{
  "creator": "Yosys 0.9+932 (git sha1 UNKNOWN, i686-w64-mingw32-g++ 7.3-posix -O3 -DNDEBUG)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:849"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:856"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:851"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:855"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:850"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1665"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1668"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1667"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1667"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1666"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1667"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1670"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1669"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1669"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1672"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1669"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "whitebox": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:180"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181$26": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$logic_and$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181$28": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        },
        "$logic_or$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181$27": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$logic_or$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181$29": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 8 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181$26_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181"
          }
        },
        "$logic_and$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181$28_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181"
          }
        },
        "$logic_or$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181$27_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181"
          }
        },
        "$logic_or$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181$29_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:181"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:180"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:180"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:180"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:180"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:190"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:195"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:195"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:194"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:201"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:206"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:206"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:206"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:205"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:285"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:290"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:290"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:290"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:289"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:290"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:315"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:320"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:320"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:320"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:319"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:320"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:269"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:274"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:274"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:274"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:273"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:274"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:299"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:304"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:304"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:304"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:303"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:304"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:331"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:336"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:336"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:335"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:342"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:347"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:347"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:347"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:346"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:426"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:431"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:431"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:431"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:430"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:431"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:456"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:461"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:461"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:461"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:460"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:461"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:410"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:415"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:415"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:415"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:414"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:415"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:440"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:445"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:445"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:445"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:444"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:445"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:368"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:373"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:373"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:372"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:373"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:396"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:401"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:401"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:400"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:401"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:354"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:359"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:359"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:358"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:359"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:382"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:387"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:387"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:386"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:387"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:227"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:232"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:232"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:231"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:232"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:255"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:259"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:260"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:213"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:218"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:218"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:217"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:218"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:241"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:246"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:246"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_arrival": 540,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:245"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:246"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1355"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1356"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1357"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:156"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:158"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:157"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:117"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:121"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:127"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:128"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:125"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:126"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:119"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:122"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:120"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:123"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:124"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:118"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1163"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1176"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1175"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1174"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1164"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1165"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1166"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1167"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1168"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1169"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1170"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1171"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1172"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1173"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1232"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1263"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1264"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1262"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1243"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1242"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1241"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1240"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1239"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1238"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1237"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1236"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1233"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1251"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1250"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1249"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1248"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1247"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1246"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1245"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1244"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1261"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1260"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1259"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1258"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1257"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1256"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1255"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1254"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1234"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1235"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1252"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1265"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1266"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1253"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1267"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1268"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:11"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:14"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:20"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:21"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:18"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:19"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:15"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:13"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:16"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:17"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:12"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1361"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1364"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1370"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1371"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1368"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1369"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1365"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1363"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1366"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1367"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1362"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1372"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1373"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1430"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1433"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1440"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1439"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1438"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1437"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1434"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1432"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1435"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1436"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1431"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1329"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1343"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1342"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1341"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1340"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1331"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1330"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1339"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1338"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1337"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1336"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1335"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1334"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1333"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1332"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1344"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1345"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1350"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1346"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1347"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1348"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1349"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1208"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1209"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1210"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1183"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1186"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1185"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1184"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "whitebox": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:171"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$ternary$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:173$22": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 8
          },
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:173"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:174$23": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:174"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 5 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:175$24": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:175"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 4 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:176$25": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:176"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$ternary$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:173$22_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:173"
          }
        },
        "$ternary$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:174$23_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:174"
          }
        },
        "$ternary$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:175$24_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:175"
          }
        },
        "$ternary$C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:176$25_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:176"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:175"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:174"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:173"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1494"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1496"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1503"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1505"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1501"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1501"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1497"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1496"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1497"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1496"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1495"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1497"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1503"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1495"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1505"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1496"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1497"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1498"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1498"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1504"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1502"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1502"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1500"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1500"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1499"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1499"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1503"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1505"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1045"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1054"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1052"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1051"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1056"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1053"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1047"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1049"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1048"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1050"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1046"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1055"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1059"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1058"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1057"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1080"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1089"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1087"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1086"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1091"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1088"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1081"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1082"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1084"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1083"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1085"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1090"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1094"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1093"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1092"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1011"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1020"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1018"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1017"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1022"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1019"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1012"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1013"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1015"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1014"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1016"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1021"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1025"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1024"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1023"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:949"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:956"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:954"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:953"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:958"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:955"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:951"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:952"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:950"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:957"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:961"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:960"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:959"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:980"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:987"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:985"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:984"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:989"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:986"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:981"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:982"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:983"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:988"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:992"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:991"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:990"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:472"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:481"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:478"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:477"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:477"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "abc9_arrival": 2146,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:477"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:480"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:479"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:479"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:481"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:479"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:643"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:652"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:649"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:648"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:648"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "abc9_arrival": 2146,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:647"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:648"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:651"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:650"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:650"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:652"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:650"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:779"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:788"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:785"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:784"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:784"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "abc9_arrival": 2146,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:783"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:784"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:787"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:786"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:786"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:788"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:786"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:711"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:720"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:717"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:716"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:716"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "abc9_arrival": 2146,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:715"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:716"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:719"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:718"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:718"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:720"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:718"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1191"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1192"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1197"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1194"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1198"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1195"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1199"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1196"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1193"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1215"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1221"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1217"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1222"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1218"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1223"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1219"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1216"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1220"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1275"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1319"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1318"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1317"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1316"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1323"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1322"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1321"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1320"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1295"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1312"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1313"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1307"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1286"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1285"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1284"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1283"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1282"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1281"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1280"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1279"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1276"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1294"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1293"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1292"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1291"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1290"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1289"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1288"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1287"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1306"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1305"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1304"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1303"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1302"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1301"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1300"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1299"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1277"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1278"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1297"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1314"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1315"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1298"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1296"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1310"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1311"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1308"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1309"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1124"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1125"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1126"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1129"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1127"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1128"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "blackbox": 1,
        "keep": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1117"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1118"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1120"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_sim.v:1119"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "dynports": 1,
        "top": 1,
        "src": "top.v:1"
      },
      "ports": {
        "gpio_37": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "gpio_43": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "DELSIG.mod_accum_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 5 ],
            "Q": [ 6 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 7 ],
            "Q": [ 8 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 9 ],
            "Q": [ 10 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 11 ],
            "Q": [ 12 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 13 ],
            "Q": [ 14 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 15 ],
            "Q": [ 16 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 17 ],
            "Q": [ 18 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 19 ],
            "Q": [ 20 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 21 ],
            "Q": [ 22 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 23 ],
            "Q": [ 24 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 25 ],
            "Q": [ 26 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 27 ],
            "Q": [ 28 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 29 ],
            "Q": [ 30 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 31 ],
            "Q": [ 32 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 33 ],
            "Q": [ 34 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 35 ],
            "Q": [ 36 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 18 ],
            "I3": [ 38 ],
            "O": [ 17 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 39 ],
            "I2": [ 6 ],
            "I3": [ 40 ],
            "O": [ 5 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 41 ],
            "I2": [ 34 ],
            "I3": [ 42 ],
            "O": [ 33 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 43 ],
            "I2": [ 36 ],
            "I3": [ 44 ],
            "O": [ 35 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 45 ],
            "I2": [ 10 ],
            "I3": [ 46 ],
            "O": [ 9 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 12 ],
            "I3": [ 48 ],
            "O": [ 11 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 14 ],
            "I3": [ 50 ],
            "O": [ 13 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 51 ],
            "I2": [ 16 ],
            "I3": [ 52 ],
            "O": [ 15 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 8 ],
            "I3": [ 54 ],
            "O": [ 7 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 22 ],
            "I3": [ 56 ],
            "O": [ 21 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 57 ],
            "I2": [ 24 ],
            "I3": [ 58 ],
            "O": [ 23 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 26 ],
            "I3": [ 60 ],
            "O": [ 25 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 61 ],
            "I2": [ 28 ],
            "I3": [ 62 ],
            "O": [ 27 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 63 ],
            "I2": [ 20 ],
            "I3": [ "0" ],
            "O": [ 19 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 30 ],
            "I3": [ 65 ],
            "O": [ 29 ]
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 66 ],
            "I2": [ 32 ],
            "I3": [ 67 ],
            "O": [ 31 ]
          }
        },
        "gpio_37_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 68 ],
            "I2": [ 69 ],
            "I3": [ 70 ],
            "O": [ 2 ]
          }
        },
        "gpio_37_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 72 ],
            "I2": [ 73 ],
            "I3": [ 74 ],
            "O": [ 68 ]
          }
        },
        "gpio_37_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 75 ],
            "I1": [ 76 ],
            "I2": [ 77 ],
            "I3": [ 78 ],
            "O": [ 69 ]
          }
        },
        "gpio_37_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 79 ],
            "I2": [ 80 ],
            "I3": [ 81 ],
            "O": [ 70 ]
          }
        },
        "gpio_43_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 82 ],
            "Q": [ 3 ]
          }
        },
        "inthfosc": {
          "hide_name": 0,
          "type": "SB_HFOSC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:13"
          },
          "port_directions": {
            "CLKHF": "output",
            "CLKHFEN": "input",
            "CLKHFPU": "input"
          },
          "connections": {
            "CLKHF": [ 4 ],
            "CLKHFEN": [ "1" ],
            "CLKHFPU": [ "1" ]
          }
        },
        "nco.SBRM.sin_samples.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0101010101100111010101000111001101010011011110000101001010000010010100011000010101010000100010000100100110010001010010001001001001000111100100110100011010010100010001011001010101000100100101010100001110010101010000101001010001000001100101000100000010010100",
            "INIT_1": "0110100100010110011010000100001101100111011010000110011010010001011001100001001001100101001100100110010001010001011000110110100001100010100001000110000110011000011000010001000101100000001000110101100100110100010110000100010001010111010100110101011001100000",
            "INIT_2": "0111100000110110011101111001010001110111010100000111011100000100011101100101011001110110000001010111010101010010011101001001100001110100010000010111001110000010011100110010000101110010010110000111000110010100011100010010011101110000010110010110100110001000",
            "INIT_3": "1000000110000110100000011000001110000001011101101000000101101000100000010101011110000001010000111000000100100111100000010000100110000000100010001000000001100101100000000011100110000000000100010111100110000001011110010100100001111001000100110111100001110110",
            "INIT_4": "0111100100010011011110010100100001111001100000011000000000010001100000000011100110000000011001011000000010001000100000010000100110000001001001111000000101000011100000010101011110000001011010001000000101110110100000011000001110000001100001101000000110001000",
            "INIT_5": "0111000001011001011100010010011101110001100101000111001001011000011100110010000101110011100000100111010001000001011101001001100001110101010100100111011000000101011101100101011001110111000001000111011101010000011101111001010001111000001101100111100001110110",
            "INIT_6": "0101011101010011010110000100010001011001001101000110000000100011011000010001000101100001100110000110001010000100011000110110100001100100010100010110010100110010011001100001001001100110100100010110011101101000011010000100001101101001000101100110100110001000",
            "INIT_7": "0100000110010100010000101001010001000011100101010100010010010101010001011001010101000110100101000100011110010011010010001001001001001001100100010101000010001000010100011000010101010010100000100101001101111000010101000111001101010101011001110101011001100000",
            "INIT_8": "0010011000100000001001110001010000101000000010010010100100000101001100000000001000110000100110010011000110010110001100101001010100110011100101000011010010010011001101011001001000110110100100100011011110010010001110001001001100111001100100110100000010010100",
            "INIT_9": "0001001001110001000100110100010000010100000110010001010010010110000101010111010100010110010101010001011100110110000110000001100100011001000000110001100110001001001000000111011000100001011001000010001001010011001000110100001100100100001101000010010100100111",
            "INIT_A": "0000001101010001000000111001001100000100001101110000010010000011000001010011000100000101100000100000011000110101000001101000100100000111010001100000100000000101000010000110011000001001001010010000100110010011000100000110000000010001001010000001000110011001",
            "INIT_B": "0000000000000001000000000000010000000000000100010000000000011001000000000011000000000000010001000000000001100000000000000111100000000000100110010000000100100010000000010100100000000001011101100000001000000110000000100011100100000010011101000000001100010001",
            "INIT_C": "0000001001110100000000100011100100000010000001100000000101110110000000010100100000000001001000100000000010011001000000000111100000000000011000000000000001000100000000000011000000000000000110010000000000010001000000000000010000000000000000010000000000000000",
            "INIT_D": "0001000100101000000100000110000000001001100100110000100100101001000010000110011000001000000001010000011101000110000001101000100100000110001101010000010110000010000001010011000100000100100000110000010000110111000000111001001100000011010100010000001100010001",
            "INIT_E": "0010010000110100001000110100001100100010010100110010000101100100001000000111011000011001100010010001100100000011000110000001100100010111001101100001011001010101000101010111010100010100100101100001010000011001000100110100010000010010011100010001000110011001",
            "INIT_F": "0011100110010011001110001001001100110111100100100011011010010010001101011001001000110100100100110011001110010100001100101001010100110001100101100011000010011001001100000000001000101001000001010010100000001001001001110001010000100110001000000010010100100111",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/brams_map.v:191|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "RADDR": [ 71, 78, 77, 76, 75, 81, 80, 79, "0", "0", "0" ],
            "RCLK": [ 4 ],
            "RCLKE": [ 83 ],
            "RDATA": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 100 ],
            "E": [ 101 ],
            "Q": [ 79 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 102 ],
            "E": [ 101 ],
            "Q": [ 80 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 103 ],
            "E": [ 101 ],
            "Q": [ 81 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 104 ],
            "E": [ 101 ],
            "Q": [ 75 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 105 ],
            "E": [ 101 ],
            "Q": [ 76 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 106 ],
            "E": [ 101 ],
            "Q": [ 77 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 107 ],
            "E": [ 101 ],
            "Q": [ 78 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 108 ],
            "E": [ 101 ],
            "Q": [ 71 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 71 ],
            "O": [ 108 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 79 ],
            "I3": [ 109 ],
            "O": [ 100 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 80 ],
            "I3": [ 110 ],
            "O": [ 102 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 81 ],
            "I3": [ 111 ],
            "O": [ 103 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 75 ],
            "I3": [ 112 ],
            "O": [ 104 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 76 ],
            "I3": [ 113 ],
            "O": [ 105 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 77 ],
            "I3": [ 114 ],
            "O": [ 106 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 78 ],
            "I3": [ 71 ],
            "O": [ 107 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 110 ],
            "CO": [ 109 ],
            "I0": [ "0" ],
            "I1": [ 80 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 111 ],
            "CO": [ 110 ],
            "I0": [ "0" ],
            "I1": [ 81 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 112 ],
            "CO": [ 111 ],
            "I0": [ "0" ],
            "I1": [ 75 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 113 ],
            "CO": [ 112 ],
            "I0": [ "0" ],
            "I1": [ 76 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 114 ],
            "CO": [ 113 ],
            "I0": [ "0" ],
            "I1": [ 77 ]
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 71 ],
            "CO": [ 114 ],
            "I0": [ "0" ],
            "I1": [ 78 ]
          }
        },
        "nco.bram_rd_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 115 ],
            "E": [ 116 ],
            "Q": [ 83 ]
          }
        },
        "nco.bram_rd_SB_DFFE_Q_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 115 ],
            "I3": [ 119 ],
            "O": [ 120 ]
          }
        },
        "nco.bram_rd_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 73 ],
            "I3": [ 74 ],
            "O": [ 115 ]
          }
        },
        "nco.bram_rd_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 73 ],
            "I3": [ 101 ],
            "O": [ 116 ]
          }
        },
        "nco.bram_rd_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 83 ],
            "I2": [ 119 ],
            "I3": [ 117 ],
            "O": [ 121 ]
          }
        },
        "nco.bram_rd_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 122 ],
            "I1": [ 123 ],
            "I2": [ 124 ],
            "I3": [ 125 ],
            "O": [ 119 ]
          }
        },
        "nco.bram_rd_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 126 ],
            "CO": [ 117 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "nco.bram_rd_SB_LUT4_I1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 117 ],
            "I3": [ 119 ],
            "O": [ 101 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 128 ],
            "E": [ 129 ],
            "Q": [ 73 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 130 ],
            "E": [ 129 ],
            "Q": [ 74 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:61|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 72 ],
            "O": [ 130 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 131 ],
            "E": [ 129 ],
            "Q": [ 72 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 101 ],
            "I3": [ 118 ],
            "O": [ 131 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 74 ],
            "I2": [ 72 ],
            "I3": [ 73 ],
            "O": [ 118 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:61|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 120 ],
            "I2": [ 73 ],
            "I3": [ 132 ],
            "O": [ 128 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:61|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 72 ],
            "CO": [ 132 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100000011"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 120 ],
            "I3": [ 133 ],
            "O": [ 129 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 133 ],
            "I3": [ 101 ],
            "O": [ 134 ]
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 74 ],
            "I3": [ 73 ],
            "O": [ 133 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 135 ],
            "CO": [ 136 ],
            "I0": [ "0" ],
            "I1": [ 137 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 138 ],
            "CO": [ 139 ],
            "I0": [ "0" ],
            "I1": [ 140 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 141 ],
            "CO": [ 138 ],
            "I0": [ "0" ],
            "I1": [ 142 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 143 ],
            "CO": [ 144 ],
            "I0": [ "0" ],
            "I1": [ 145 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 146 ],
            "CO": [ 143 ],
            "I0": [ "0" ],
            "I1": [ 147 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 139 ],
            "CO": [ 146 ],
            "I0": [ "0" ],
            "I1": [ 148 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 149 ],
            "CO": [ 141 ],
            "I0": [ "0" ],
            "I1": [ 150 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 151 ],
            "CO": [ 149 ],
            "I0": [ "0" ],
            "I1": [ 152 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 153 ],
            "CO": [ 151 ],
            "I0": [ "0" ],
            "I1": [ 154 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 155 ],
            "CO": [ 153 ],
            "I0": [ "0" ],
            "I1": [ 156 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 157 ],
            "CO": [ 155 ],
            "I0": [ "0" ],
            "I1": [ 158 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 136 ],
            "CO": [ 157 ],
            "I0": [ "0" ],
            "I1": [ 159 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 160 ],
            "CO": [ 161 ],
            "I0": [ "0" ],
            "I1": [ 162 ]
          }
        },
        "nco.nco_clk_div_acc_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 144 ],
            "CO": [ 160 ],
            "I0": [ "0" ],
            "I1": [ 163 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 164 ],
            "Q": [ 165 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 166 ],
            "Q": [ 162 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 167 ],
            "Q": [ 154 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_10_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 167 ],
            "O": [ 168 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_10_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 169 ],
            "CO": [ 170 ],
            "I0": [ "0" ],
            "I1": [ 168 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 154 ],
            "I3": [ 153 ],
            "O": [ 167 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 171 ],
            "Q": [ 156 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_11_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 171 ],
            "O": [ 172 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_11_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 173 ],
            "CO": [ 169 ],
            "I0": [ "0" ],
            "I1": [ 172 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 156 ],
            "I3": [ 155 ],
            "O": [ 171 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 174 ],
            "Q": [ 158 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_12_D_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 174 ],
            "I1": [ 135 ],
            "I2": [ 175 ],
            "I3": [ 176 ],
            "O": [ 124 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_12_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 174 ],
            "O": [ 177 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_12_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 178 ],
            "CO": [ 173 ],
            "I0": [ "1" ],
            "I1": [ 177 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 158 ],
            "I3": [ 157 ],
            "O": [ 174 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 175 ],
            "Q": [ 159 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_13_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 175 ],
            "O": [ 179 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_13_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 180 ],
            "CO": [ 178 ],
            "I0": [ "0" ],
            "I1": [ 179 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 159 ],
            "I3": [ 136 ],
            "O": [ 175 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 176 ],
            "Q": [ 137 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_14_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 176 ],
            "O": [ 181 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_14_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 135 ],
            "CO": [ 180 ],
            "I0": [ "0" ],
            "I1": [ 181 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 137 ],
            "I3": [ 135 ],
            "O": [ 176 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 182 ],
            "Q": [ 135 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 135 ],
            "O": [ 182 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_1_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 166 ],
            "O": [ 183 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_1_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 184 ],
            "CO": [ 126 ],
            "I0": [ "0" ],
            "I1": [ 183 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 162 ],
            "I3": [ 160 ],
            "O": [ 166 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 185 ],
            "Q": [ 163 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_2_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 185 ],
            "O": [ 186 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_2_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 187 ],
            "CO": [ 184 ],
            "I0": [ "0" ],
            "I1": [ 186 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 163 ],
            "I3": [ 144 ],
            "O": [ 185 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 188 ],
            "Q": [ 145 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_3_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 188 ],
            "O": [ 189 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_3_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 190 ],
            "CO": [ 187 ],
            "I0": [ "0" ],
            "I1": [ 189 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 145 ],
            "I3": [ 143 ],
            "O": [ 188 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 191 ],
            "Q": [ 147 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_4_D_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 192 ],
            "I2": [ 193 ],
            "I3": [ 194 ],
            "O": [ 123 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_4_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 191 ],
            "O": [ 195 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_4_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 196 ],
            "CO": [ 190 ],
            "I0": [ "0" ],
            "I1": [ 195 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 147 ],
            "I3": [ 146 ],
            "O": [ 191 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 192 ],
            "Q": [ 148 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_5_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 192 ],
            "O": [ 197 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 198 ],
            "CO": [ 196 ],
            "I0": [ "0" ],
            "I1": [ 197 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 148 ],
            "I3": [ 139 ],
            "O": [ 192 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 193 ],
            "Q": [ 140 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_6_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 193 ],
            "O": [ 199 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_6_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 200 ],
            "CO": [ 198 ],
            "I0": [ "0" ],
            "I1": [ 199 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 140 ],
            "I3": [ 138 ],
            "O": [ 193 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 194 ],
            "Q": [ 142 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_7_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 194 ],
            "O": [ 201 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 202 ],
            "CO": [ 200 ],
            "I0": [ "0" ],
            "I1": [ 201 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 142 ],
            "I3": [ 141 ],
            "O": [ 194 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 203 ],
            "Q": [ 150 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_8_D_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 203 ],
            "I1": [ 204 ],
            "I2": [ 167 ],
            "I3": [ 171 ],
            "O": [ 125 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_8_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 203 ],
            "O": [ 205 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_8_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 206 ],
            "CO": [ 202 ],
            "I0": [ "0" ],
            "I1": [ 205 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 150 ],
            "I3": [ 149 ],
            "O": [ 203 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 204 ],
            "Q": [ 152 ],
            "R": [ 101 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_9_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 204 ],
            "O": [ 207 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_9_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 170 ],
            "CO": [ 206 ],
            "I0": [ "0" ],
            "I1": [ 207 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 152 ],
            "I3": [ 151 ],
            "O": [ 204 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_D_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 164 ],
            "I1": [ 166 ],
            "I2": [ 185 ],
            "I3": [ 188 ],
            "O": [ 122 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 164 ],
            "O": [ 127 ]
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 161 ],
            "O": [ 164 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 65 ],
            "CO": [ 62 ],
            "I0": [ 64 ],
            "I1": [ 30 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 67 ],
            "CO": [ 65 ],
            "I0": [ 66 ],
            "I1": [ 32 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 54 ],
            "CO": [ 40 ],
            "I0": [ 53 ],
            "I1": [ 8 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 56 ],
            "CO": [ 54 ],
            "I0": [ 55 ],
            "I1": [ 22 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 58 ],
            "CO": [ 56 ],
            "I0": [ 57 ],
            "I1": [ 24 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 60 ],
            "CO": [ 58 ],
            "I0": [ 59 ],
            "I1": [ 26 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 62 ],
            "CO": [ 60 ],
            "I0": [ 61 ],
            "I1": [ 28 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 38 ],
            "I0": [ 63 ],
            "I1": [ 20 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 42 ],
            "CO": [ 67 ],
            "I0": [ 41 ],
            "I1": [ 34 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 44 ],
            "CO": [ 42 ],
            "I0": [ 43 ],
            "I1": [ 36 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 46 ],
            "CO": [ 44 ],
            "I0": [ 45 ],
            "I1": [ 10 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 48 ],
            "CO": [ 46 ],
            "I0": [ 47 ],
            "I1": [ 12 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 50 ],
            "CO": [ 48 ],
            "I0": [ 49 ],
            "I1": [ 14 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 52 ],
            "CO": [ 50 ],
            "I0": [ 51 ],
            "I1": [ 16 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 38 ],
            "CO": [ 52 ],
            "I0": [ 37 ],
            "I1": [ 18 ]
          }
        },
        "nco.nco_out_SB_CARRY_I0_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 40 ],
            "CO": [ 82 ],
            "I0": [ 39 ],
            "I1": [ 6 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 99 ],
            "E": [ 134 ],
            "Q": [ 39 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 98 ],
            "E": [ 134 ],
            "Q": [ 53 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 89 ],
            "E": [ 134 ],
            "Q": [ 45 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 88 ],
            "E": [ 134 ],
            "Q": [ 47 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 87 ],
            "E": [ 134 ],
            "Q": [ 49 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 86 ],
            "E": [ 134 ],
            "Q": [ 51 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 85 ],
            "E": [ 134 ],
            "Q": [ 37 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 84 ],
            "E": [ 134 ],
            "Q": [ 63 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 97 ],
            "E": [ 134 ],
            "Q": [ 55 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 96 ],
            "E": [ 134 ],
            "Q": [ 57 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 95 ],
            "E": [ 134 ],
            "Q": [ 59 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 94 ],
            "E": [ 134 ],
            "Q": [ 61 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 93 ],
            "E": [ 134 ],
            "Q": [ 64 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 92 ],
            "E": [ 134 ],
            "Q": [ 66 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 91 ],
            "E": [ 134 ],
            "Q": [ 41 ]
          }
        },
        "nco.nco_out_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "top.v:43|nco.v:52|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 90 ],
            "E": [ 134 ],
            "Q": [ 43 ]
          }
        }
      },
      "netnames": {
        "DELSIG.mod_accum": {
          "hide_name": 0,
          "bits": [ 20, 18, 16, 14, 12, 10, 36, 34, 32, 30, 28, 26, 24, 22, 8, 6, 3 ],
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:11"
          }
        },
        "DELSIG.mod_accum_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 19, 17, 15, 13, 11, 9, 35, 33, 31, 29, 27, 25, 23, 21, 7, 5, 82 ],
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20"
          }
        },
        "DELSIG.mod_clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:6"
          }
        },
        "DELSIG.mod_din": {
          "hide_name": 0,
          "bits": [ 63, 37, 51, 49, 47, 45, 43, 41, 66, 64, 61, 59, 57, 55, 53, 39 ],
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:7"
          }
        },
        "DELSIG.mod_dout": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:8"
          }
        },
        "clk_hf": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top.v:12"
          }
        },
        "gpio_37": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top.v:8"
          }
        },
        "gpio_37_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "gpio_37_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "gpio_37_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
          }
        },
        "gpio_43": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top.v:9"
          }
        },
        "gpio_43_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ "0", 38, 52, 50, 48, 46, 44, 42, 67, 65, 62, 60, 58, 56, 54, 40, 82 ],
          "attributes": {
            "src": "top.v:60|first_order_sigdelt_mod.v:20|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:43"
          }
        },
        "nco.SBRM.BRAM_ADDR": {
          "hide_name": 0,
          "bits": [ 71, 78, 77, 76, 75, 81, 80, 79 ],
          "attributes": {
            "src": "top.v:43|nco.v:34|sin_bram.v:10"
          }
        },
        "nco.SBRM.BRAM_OUT": {
          "hide_name": 0,
          "bits": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "top.v:43|nco.v:34|sin_bram.v:11"
          }
        },
        "nco.SBRM.bram_ce": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "top.v:43|nco.v:34|sin_bram.v:9"
          }
        },
        "nco.SBRM.bram_clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top.v:43|nco.v:34|sin_bram.v:8"
          }
        },
        "nco.bram_addr": {
          "hide_name": 0,
          "bits": [ 71, 78, 77, 76, 75, 81, 80, 79 ],
          "attributes": {
            "src": "top.v:43|nco.v:18"
          }
        },
        "nco.bram_addr_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 108, 107, 106, 105, 104, 103, 102, 100, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231 ],
          "attributes": {
            "src": "top.v:43|nco.v:59",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "nco.bram_addr_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 71, 114, 113, 112, 111, 110, 109 ],
          "attributes": {
            "src": "top.v:43|nco.v:59|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:43"
          }
        },
        "nco.bram_rd": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "top.v:43|nco.v:17"
          }
        },
        "nco.bram_rd_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "top.v:43|nco.v:64|nco.v:74|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/techmap.v:434"
          }
        },
        "nco.bram_rd_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "nco.bram_rd_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
          }
        },
        "nco.bram_rd_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "nco.bram_rd_SB_LUT4_I1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "nco.bram_rd_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
          }
        },
        "nco.bram_rd_state": {
          "hide_name": 0,
          "bits": [ 72, 74, 73 ],
          "attributes": {
            "src": "top.v:43|nco.v:22"
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "top.v:43|nco.v:52"
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "top.v:43|nco.v:52"
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "top.v:43|nco.v:64|nco.v:74|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/techmap.v:434"
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "top.v:43|nco.v:52"
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 72, 132 ],
          "attributes": {
            "src": "top.v:43|nco.v:61|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:43"
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "nco.bram_rd_state_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "nco.bramo": {
          "hide_name": 0,
          "bits": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "top.v:43|nco.v:20"
          }
        },
        "nco.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top.v:43|nco.v:8"
          }
        },
        "nco.nco_clk_div_acc": {
          "hide_name": 0,
          "bits": [ 135, 137, 159, 158, 156, 154, 152, 150, 142, 140, 148, 147, 145, 163, 162, 165 ],
          "attributes": {
            "src": "top.v:43|nco.v:16"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_10_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_11_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_12_D_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_12_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_13_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_14_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_1_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_2_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_3_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_4_D_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_4_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_5_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 135, 180, 178, 173, 169, 170, 206, 202, 200, 198, 196, 190, 187, 184, 126 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:43"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_6_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_7_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_8_D_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_8_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_9_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:37"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_D_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "top.v:43|nco.v:57|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:42"
          }
        },
        "nco.nco_clk_div_acc_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 135, 136, 157, 155, 153, 151, 149, 141, 138, 139, 146, 143, 144, 160, 161 ],
          "attributes": {
            "src": "top.v:43|nco.v:53|C:\\Users\\Ravioli\\APIO~1\\packages\\TODCD3~1\\bin\\../share/yosys/ice40/arith_map.v:43"
          }
        },
        "nco.nco_div": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:43|nco.v:9"
          }
        },
        "nco.nco_div_buffer": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:43|nco.v:14"
          }
        },
        "nco.nco_out": {
          "hide_name": 0,
          "bits": [ 63, 37, 51, 49, 47, 45, 43, 41, 66, 64, 61, 59, 57, 55, 53, 39 ],
          "attributes": {
            "src": "top.v:43|nco.v:10"
          }
        },
        "nco.ncoovfsync": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top.v:43|nco.v:11"
          }
        },
        "nco_dat": {
          "hide_name": 0,
          "bits": [ 63, 37, 51, 49, 47, 45, 43, 41, 66, 64, 61, 59, 57, 55, 53, 39 ],
          "attributes": {
            "src": "top.v:41"
          }
        },
        "nco_divvy": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:40"
          }
        }
      }
    }
  }
}
