# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV01.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port Dig_01_Ch2 = B66_L4_P (J1:130)
set_property PACKAGE_PIN G3 [get_ports Dig_01_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_01_Ch2]

# Port Dig_02_Ch2 = B66_L16_N (J1:131)
set_property PACKAGE_PIN F7 [get_ports Dig_02_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_02_Ch2]

# Port Dig_03_Ch2 = B66_L15_N (J1:134)
set_property PACKAGE_PIN F6 [get_ports Dig_03_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_03_Ch2]

# Port Dig_04_Ch2 = B66_L6_N (J1:135)
set_property PACKAGE_PIN F5 [get_ports Dig_04_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_04_Ch2]

# Port Dig_05_Ch2 = B66_L15_P (J1:136)
set_property PACKAGE_PIN G6 [get_ports Dig_05_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_05_Ch2]

# Port Dig_06_Ch2 = B66_L6_P (J1:137)
set_property PACKAGE_PIN G5 [get_ports Dig_06_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_06_Ch2]

# Port Dig_07_Ch2 = B66_L5_P (J1:140)
set_property PACKAGE_PIN E4 [get_ports Dig_07_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_07_Ch2]

# Port Dig_08_Ch2 = B66_T3 (J1:141)
set_property PACKAGE_PIN C7 [get_ports Dig_08_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_08_Ch2]

# Port Dig_09_Ch2 = B66_L5_N (J1:142)
set_property PACKAGE_PIN E3 [get_ports Dig_09_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_09_Ch2]

# Port Dig_10_Ch2 = B66_T2 (J1:143)
set_property PACKAGE_PIN E7 [get_ports Dig_10_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_10_Ch2]

# Port Dig_11_Ch2 = B66_T1 (J1:145)
set_property PACKAGE_PIN D2 [get_ports Dig_11_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_11_Ch2]

# Port Dig_12_Ch2 = B66_L14_N (J1:146)
set_property PACKAGE_PIN D5 [get_ports Dig_12_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_12_Ch2]

# Port Dig_13_Ch2 = B66_T0 (J1:147)
set_property PACKAGE_PIN G4 [get_ports Dig_13_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_13_Ch2]

# Port Dig_14_Ch2 = B66_L14_P (J1:148)
set_property PACKAGE_PIN E5 [get_ports Dig_14_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_14_Ch2]

# Port Dig_15_Ch2 = B65_T3 (J4:1)
set_property PACKAGE_PIN K5 [get_ports Dig_15_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_15_Ch2]

# Port Dig_16_Ch2 = B65_T2 (J4:3)
set_property PACKAGE_PIN P9 [get_ports Dig_16_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_16_Ch2]

# Port Dig_17_Ch2 = B65_T1 (J4:5)
set_property PACKAGE_PIN H2 [get_ports Dig_17_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_17_Ch2]

# Port Dig_18_Ch2 = B65_T0 (J4:7)
set_property PACKAGE_PIN W9 [get_ports Dig_18_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_18_Ch2]

# Port Dig_19_Ch2 = B65_L8_P (J4:11)
set_property PACKAGE_PIN J1 [get_ports Dig_19_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_19_Ch2]

# Port Dig_20_Ch2 = B65_L8_N (J4:13)
set_property PACKAGE_PIN H1 [get_ports Dig_20_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_20_Ch2]

# Port Dig_21_Ch2 = B65_L7_N (J4:23)
set_property PACKAGE_PIN K1 [get_ports Dig_21_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_21_Ch2]

# Port Dig_22_Ch2 = B65_L7_P (J4:25)
set_property PACKAGE_PIN L1 [get_ports Dig_22_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_22_Ch2]

# Port Dig_23_Ch2 = B65_L16_N (J4:41)
set_property PACKAGE_PIN P6 [get_ports Dig_23_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_23_Ch2]

# Port Dig_24_Ch2 = B65_L16_P (J4:43)
set_property PACKAGE_PIN P7 [get_ports Dig_24_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_24_Ch2]

# Port Dig_25_Ch2 = B66_L17_N (J1:122)
set_property PACKAGE_PIN E8 [get_ports Dig_25_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_25_Ch2]

# Port Dig_26_Ch2 = B66_L18_N (J1:123)
set_property PACKAGE_PIN D9 [get_ports Dig_26_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_26_Ch2]

# Port Dig_27_Ch2 = B66_L17_P (J1:124)
set_property PACKAGE_PIN F8 [get_ports Dig_27_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_27_Ch2]

# Port Dig_28_Ch2 = B66_L18_P (J1:125)
set_property PACKAGE_PIN E9 [get_ports Dig_28_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_28_Ch2]

# Port Dig_29_Ch2 = B66_L4_N (J1:128)
set_property PACKAGE_PIN F3 [get_ports Dig_29_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_29_Ch2]

# Port Dig_30_Ch2 = B66_L16_P (J1:129)
set_property PACKAGE_PIN G8 [get_ports Dig_30_Ch2]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_30_Ch2]

