

================================================================
== Vivado HLS Report for 'FC_1u_500u_10u_s'
================================================================
* Date:           Sat Aug  1 10:33:58 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.623|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1    |  5011|  5011|        13|          1|          1|  5000|    yes   |
        |- Loop 2    |     ?|     ?|         ?|          -|          -|     ?|    no    |
        | + L1       |     ?|     ?|         ?|          -|          -|     ?|    no    |
        |  ++ L1.1   |   500|   500|         2|          1|          1|   500|    yes   |
        |  ++ L2_L3  |     ?|     ?|         7|          1|          1|     ?|    yes   |
        |- Loop 3    |     ?|     ?|         2|          1|          1|     ?|    yes   |
        +------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 7
  * Pipeline-3: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
  Pipeline-2 : II = 1, D = 7, States = { 18 19 20 21 22 23 24 }
  Pipeline-3 : II = 1, D = 13, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	26  / (tmp_s)
	9  / (!tmp_s & !tmp_113)
	13  / (!tmp_s & tmp_113)
9 --> 
	10  / true
10 --> 
	12  / (exitcond)
	11  / (!exitcond)
11 --> 
	10  / true
12 --> 
13 --> 
	14  / (!exitcond5)
	12  / (exitcond5)
14 --> 
	15  / (tmp_119)
	13  / (!tmp_119)
15 --> 
	17  / (tmp_120)
	16  / (!tmp_120)
16 --> 
	15  / true
17 --> 
	18  / true
18 --> 
	25  / (exitcond_flatten8)
	19  / (!exitcond_flatten8)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	18  / true
25 --> 
	14  / true
26 --> 
	27  / true
27 --> 
	12  / (exitcond_flatten)
	28  / (!exitcond_flatten)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	27  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:26]   --->   Operation 40 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)" [LeNet_wrapper/../hw_library/fully_connected.h:28]   --->   Operation 41 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 42 [1/1] (3.63ns)   --->   "%tmp_V_180 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:30]   --->   Operation 42 'read' 'tmp_V_180' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 43 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_180)" [LeNet_wrapper/../hw_library/fully_connected.h:32]   --->   Operation 43 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 44 [1/1] (3.63ns)   --->   "%tmp_V_182 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:34]   --->   Operation 44 'read' 'tmp_V_182' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 45 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_182)" [LeNet_wrapper/../hw_library/fully_connected.h:36]   --->   Operation 45 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 46 [1/1] (3.63ns)   --->   "%tmp_V_184 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:38]   --->   Operation 46 'read' 'tmp_V_184' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 47 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_184)" [LeNet_wrapper/../hw_library/fully_connected.h:40]   --->   Operation 47 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 48 [1/1] (3.63ns)   --->   "%tmp_V_186 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:42]   --->   Operation 48 'read' 'tmp_V_186' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 49 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_186)" [LeNet_wrapper/../hw_library/fully_connected.h:44]   --->   Operation 49 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 50 [1/1] (3.63ns)   --->   "%tmp_V_188 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:46]   --->   Operation 50 'read' 'tmp_V_188' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 51 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_188)" [LeNet_wrapper/../hw_library/fully_connected.h:48]   --->   Operation 51 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 52 [1/1] (3.63ns)   --->   "%tmp_V_190 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:50]   --->   Operation 52 'read' 'tmp_V_190' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 53 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_190)" [LeNet_wrapper/../hw_library/fully_connected.h:52]   --->   Operation 53 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([50 x i8]* @A_V_0, [50 x i8]* @A_V_196, [50 x i8]* @A_V_297, [50 x i8]* @A_V_398, [50 x i8]* @A_V_4, [50 x i8]* @A_V_5, [50 x i8]* @A_V_6, [50 x i8]* @A_V_7, [50 x i8]* @A_V_8, [50 x i8]* @A_V_9, [1 x i8]* @p_str1, [15 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/fully_connected.h:17]   --->   Operation 56 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([500 x i8]* @B_V_0, [500 x i8]* @B_V_199, [500 x i8]* @B_V_2100, [500 x i8]* @B_V_3101, [500 x i8]* @B_V_4, [500 x i8]* @B_V_5, [500 x i8]* @B_V_6, [500 x i8]* @B_V_7, [500 x i8]* @B_V_8, [500 x i8]* @B_V_9, [1 x i8]* @p_str1, [13 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/fully_connected.h:18]   --->   Operation 57 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (3.63ns)   --->   "%tmp_V_192 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:54]   --->   Operation 58 'read' 'tmp_V_192' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 59 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_192)" [LeNet_wrapper/../hw_library/fully_connected.h:56]   --->   Operation 59 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 60 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 4" [LeNet_wrapper/../hw_library/fully_connected.h:72]   --->   Operation 60 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%B_COL_3_load = load i32* @B_COL_3, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 61 'load' 'B_COL_3_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%B_ROW_3_load = load i32* @B_ROW_3, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 62 'load' 'B_ROW_3_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %6" [LeNet_wrapper/../hw_library/fully_connected.h:72]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (2.47ns)   --->   "%tmp_113 = icmp eq i32 %tmp_V, 0" [LeNet_wrapper/../hw_library/fully_connected.h:95]   --->   Operation 64 'icmp' 'tmp_113' <Predicate = (!tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_113, label %.preheader320.preheader, label %16" [LeNet_wrapper/../hw_library/fully_connected.h:95]   --->   Operation 65 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (8.51ns)   --->   "%tmp10 = mul i32 %tmp_V_182, %tmp_V_182" [LeNet_wrapper/../hw_library/fully_connected.h:145]   --->   Operation 66 'mul' 'tmp10' <Predicate = (!tmp_s & !tmp_113)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (8.51ns)   --->   "%tmp11 = mul i32 %tmp_V_184, %tmp_V_188" [LeNet_wrapper/../hw_library/fully_connected.h:145]   --->   Operation 67 'mul' 'tmp11' <Predicate = (!tmp_s & !tmp_113)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %B_COL_3_load to i38" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 68 'zext' 'cast2' <Predicate = (!tmp_s & tmp_113)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (8.51ns)   --->   "%bound4 = mul i38 %cast2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 69 'mul' 'bound4' <Predicate = (!tmp_s & tmp_113)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader320" [LeNet_wrapper/../hw_library/fully_connected.h:96]   --->   Operation 70 'br' <Predicate = (!tmp_s & tmp_113)> <Delay = 1.76>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %tmp_V_188, i32* @B_COL_3, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:74]   --->   Operation 71 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_182, %tmp_V_184" [LeNet_wrapper/../hw_library/fully_connected.h:75]   --->   Operation 72 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %tmp_V_190, i32* @OFMDim_current_3, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:76]   --->   Operation 73 'store' <Predicate = (tmp_s)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 74 [1/1] (8.51ns)   --->   "%KER_bound = mul i32 %tmp11, %tmp10" [LeNet_wrapper/../hw_library/fully_connected.h:145]   --->   Operation 74 'mul' 'KER_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (1.76ns)   --->   "br label %17" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %16 ], [ %i_10, %18 ]"   --->   Operation 76 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i3, %KER_bound" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 77 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (2.55ns)   --->   "%i_10 = add i32 %i3, 1" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 78 'add' 'i_10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %18" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.26>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 80 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:151]   --->   Operation 81 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (3.63ns)   --->   "%tmp_V_195 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:152]   --->   Operation 82 'read' 'tmp_V_195' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 83 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_195)" [LeNet_wrapper/../hw_library/fully_connected.h:153]   --->   Operation 83 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp)" [LeNet_wrapper/../hw_library/fully_connected.h:154]   --->   Operation 84 'specregionend' 'empty_125' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "br label %17" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 85 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 86 'br' <Predicate = (!tmp_s & !tmp_113)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "br label %.loopexit323"   --->   Operation 87 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "br label %.loopexit323"   --->   Operation 88 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/../hw_library/fully_connected.h:156]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 8.51>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%num_imag = phi i32 [ 0, %.preheader320.preheader ], [ %num_imag_4, %.preheader320.loopexit ]"   --->   Operation 90 'phi' 'num_imag' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (2.47ns)   --->   "%exitcond5 = icmp eq i32 %num_imag, %tmp_V_180" [LeNet_wrapper/../hw_library/fully_connected.h:96]   --->   Operation 91 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (2.55ns)   --->   "%num_imag_4 = add nsw i32 %num_imag, 1" [LeNet_wrapper/../hw_library/fully_connected.h:96]   --->   Operation 92 'add' 'num_imag_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.loopexit.loopexit385, label %7" [LeNet_wrapper/../hw_library/fully_connected.h:96]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%OFMDim_current_3_loa = load i32* @OFMDim_current_3, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:98]   --->   Operation 94 'load' 'OFMDim_current_3_loa' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (8.51ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_3_loa, %OFMDim_current_3_loa" [LeNet_wrapper/../hw_library/fully_connected.h:98]   --->   Operation 95 'mul' 'A_COL_ITER' <Predicate = (!exitcond5)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "store i32 %B_ROW_3_load, i32* @A_ROW_3, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:99]   --->   Operation 96 'store' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (1.76ns)   --->   "br label %8" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 97 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 98 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.45>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%iter = phi i31 [ 0, %7 ], [ %iter_4, %.critedge ]" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 99 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%iter_cast = zext i31 %iter to i32" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 100 'zext' 'iter_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (2.47ns)   --->   "%tmp_119 = icmp slt i32 %iter_cast, %A_COL_ITER" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 101 'icmp' 'tmp_119' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (2.52ns)   --->   "%iter_4 = add i31 %iter, 1" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 102 'add' 'iter_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_119, label %.preheader318.preheader, label %.preheader320.loopexit" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader318" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 104 'br' <Predicate = (tmp_119)> <Delay = 1.76>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader320"   --->   Operation 105 'br' <Predicate = (!tmp_119)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 2.63>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%j2 = phi i9 [ %j_10, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 106 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%phi_mul = phi i19 [ %next_mul, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 107 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i19 [ %next_mul2, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 108 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%phi_urem = phi i9 [ %idx_urem, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 109 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%phi_urem2 = phi i9 [ %idx_urem2, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 110 'phi' 'phi_urem2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (1.66ns)   --->   "%tmp_120 = icmp eq i9 %j2, -12" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 111 'icmp' 'tmp_120' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500, i64 500, i64 500)"   --->   Operation 112 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (1.82ns)   --->   "%j_10 = add i9 %j2, 1" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 113 'add' 'j_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_120, label %.preheader.preheader.critedge, label %9" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%j2_cast = zext i9 %j2 to i32" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 115 'zext' 'j2_cast' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)" [LeNet_wrapper/../hw_library/fully_connected.h:106]   --->   Operation 116 'specregionbegin' 'tmp_88' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:107]   --->   Operation 117 'specpipeline' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%A_ROW_3_load = load i32* @A_ROW_3, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:108]   --->   Operation 118 'load' 'A_ROW_3_load' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (2.47ns)   --->   "%tmp_121 = icmp ult i32 %j2_cast, %A_ROW_3_load" [LeNet_wrapper/../hw_library/fully_connected.h:108]   --->   Operation 119 'icmp' 'tmp_121' <Predicate = (!tmp_120)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (2.16ns)   --->   "%next_mul = add i19 %phi_mul, 656"   --->   Operation 120 'add' 'next_mul' <Predicate = (!tmp_120)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (2.16ns)   --->   "%next_mul2 = add i19 %phi_mul2, 656"   --->   Operation 121 'add' 'next_mul2' <Predicate = (!tmp_120)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_121, label %10, label %12" [LeNet_wrapper/../hw_library/fully_connected.h:108]   --->   Operation 122 'br' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_131 = call i4 @_ssdm_op_PartSelect.i4.i19.i32.i32(i19 %phi_mul2, i32 15, i32 18)" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 123 'partselect' 'tmp_131' <Predicate = (!tmp_120 & !tmp_121)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (1.36ns)   --->   "switch i4 %tmp_131, label %branch19 [
    i4 0, label %branch10
    i4 1, label %branch11
    i4 2, label %branch12
    i4 3, label %branch13
    i4 4, label %branch14
    i4 5, label %branch15
    i4 6, label %branch16
    i4 7, label %branch17
    i4 -8, label %branch18
  ]" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 124 'switch' <Predicate = (!tmp_120 & !tmp_121)> <Delay = 1.36>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 125 'br' <Predicate = (!tmp_120 & !tmp_121 & tmp_131 == 8)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 126 'br' <Predicate = (!tmp_120 & !tmp_121 & tmp_131 == 7)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 127 'br' <Predicate = (!tmp_120 & !tmp_121 & tmp_131 == 6)> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 128 'br' <Predicate = (!tmp_120 & !tmp_121 & tmp_131 == 5)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 129 'br' <Predicate = (!tmp_120 & !tmp_121 & tmp_131 == 4)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 130 'br' <Predicate = (!tmp_120 & !tmp_121 & tmp_131 == 3)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 131 'br' <Predicate = (!tmp_120 & !tmp_121 & tmp_131 == 2)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 132 'br' <Predicate = (!tmp_120 & !tmp_121 & tmp_131 == 1)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 133 'br' <Predicate = (!tmp_120 & !tmp_121 & tmp_131 == 0)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 134 'br' <Predicate = (!tmp_120 & !tmp_121 & tmp_131 != 0 & tmp_131 != 1 & tmp_131 != 2 & tmp_131 != 3 & tmp_131 != 4 & tmp_131 != 5 & tmp_131 != 6 & tmp_131 != 7 & tmp_131 != 8)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_130 = call i4 @_ssdm_op_PartSelect.i4.i19.i32.i32(i19 %phi_mul, i32 15, i32 18)" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 135 'partselect' 'tmp_130' <Predicate = (!tmp_120 & tmp_121)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.36ns)   --->   "switch i4 %tmp_130, label %branch9 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 136 'switch' <Predicate = (!tmp_120 & tmp_121)> <Delay = 1.36>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 137 'br' <Predicate = (!tmp_120 & tmp_121 & tmp_130 == 8)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 138 'br' <Predicate = (!tmp_120 & tmp_121 & tmp_130 == 7)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 139 'br' <Predicate = (!tmp_120 & tmp_121 & tmp_130 == 6)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 140 'br' <Predicate = (!tmp_120 & tmp_121 & tmp_130 == 5)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 141 'br' <Predicate = (!tmp_120 & tmp_121 & tmp_130 == 4)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 142 'br' <Predicate = (!tmp_120 & tmp_121 & tmp_130 == 3)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 143 'br' <Predicate = (!tmp_120 & tmp_121 & tmp_130 == 2)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 144 'br' <Predicate = (!tmp_120 & tmp_121 & tmp_130 == 1)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 145 'br' <Predicate = (!tmp_120 & tmp_121 & tmp_130 == 0)> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 146 'br' <Predicate = (!tmp_120 & tmp_121 & tmp_130 != 0 & tmp_130 != 1 & tmp_130 != 2 & tmp_130 != 3 & tmp_130 != 4 & tmp_130 != 5 & tmp_130 != 6 & tmp_130 != 7 & tmp_130 != 8)> <Delay = 0.00>

State 16 <SV = 11> <Delay = 5.95>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%newIndex8 = zext i9 %phi_urem2 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 147 'zext' 'newIndex8' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%A_V_0_addr_1 = getelementptr [50 x i8]* @A_V_0, i64 0, i64 %newIndex8" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 148 'getelementptr' 'A_V_0_addr_1' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%A_V_196_addr_1 = getelementptr [50 x i8]* @A_V_196, i64 0, i64 %newIndex8" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 149 'getelementptr' 'A_V_196_addr_1' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%A_V_297_addr_1 = getelementptr [50 x i8]* @A_V_297, i64 0, i64 %newIndex8" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 150 'getelementptr' 'A_V_297_addr_1' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%A_V_398_addr_1 = getelementptr [50 x i8]* @A_V_398, i64 0, i64 %newIndex8" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 151 'getelementptr' 'A_V_398_addr_1' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%A_V_4_addr_1 = getelementptr [50 x i8]* @A_V_4, i64 0, i64 %newIndex8" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 152 'getelementptr' 'A_V_4_addr_1' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%A_V_5_addr_1 = getelementptr [50 x i8]* @A_V_5, i64 0, i64 %newIndex8" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 153 'getelementptr' 'A_V_5_addr_1' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%A_V_6_addr_1 = getelementptr [50 x i8]* @A_V_6, i64 0, i64 %newIndex8" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 154 'getelementptr' 'A_V_6_addr_1' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%A_V_7_addr_1 = getelementptr [50 x i8]* @A_V_7, i64 0, i64 %newIndex8" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 155 'getelementptr' 'A_V_7_addr_1' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%A_V_8_addr_1 = getelementptr [50 x i8]* @A_V_8, i64 0, i64 %newIndex8" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 156 'getelementptr' 'A_V_8_addr_1' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%A_V_9_addr_1 = getelementptr [50 x i8]* @A_V_9, i64 0, i64 %newIndex8" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 157 'getelementptr' 'A_V_9_addr_1' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_8_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 158 'store' <Predicate = (!tmp_121 & tmp_131 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 159 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_7_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 159 'store' <Predicate = (!tmp_121 & tmp_131 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 160 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_6_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 160 'store' <Predicate = (!tmp_121 & tmp_131 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 161 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_5_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 161 'store' <Predicate = (!tmp_121 & tmp_131 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 162 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_4_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 162 'store' <Predicate = (!tmp_121 & tmp_131 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 163 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_398_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 163 'store' <Predicate = (!tmp_121 & tmp_131 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 164 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_297_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 164 'store' <Predicate = (!tmp_121 & tmp_131 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 165 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_196_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 165 'store' <Predicate = (!tmp_121 & tmp_131 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 166 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_0_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 166 'store' <Predicate = (!tmp_121 & tmp_131 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 167 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_9_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 167 'store' <Predicate = (!tmp_121 & tmp_131 != 0 & tmp_131 != 1 & tmp_131 != 2 & tmp_131 != 3 & tmp_131 != 4 & tmp_131 != 5 & tmp_131 != 6 & tmp_131 != 7 & tmp_131 != 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 168 'br' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (3.63ns)   --->   "%tmp_V_200 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:109]   --->   Operation 169 'read' 'tmp_V_200' <Predicate = (tmp_121)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i32 %tmp_V_200 to i8" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 170 'trunc' 'tmp_129' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%newIndex6 = zext i9 %phi_urem to i64" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 171 'zext' 'newIndex6' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%A_V_0_addr = getelementptr [50 x i8]* @A_V_0, i64 0, i64 %newIndex6" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 172 'getelementptr' 'A_V_0_addr' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%A_V_196_addr = getelementptr [50 x i8]* @A_V_196, i64 0, i64 %newIndex6" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 173 'getelementptr' 'A_V_196_addr' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%A_V_297_addr = getelementptr [50 x i8]* @A_V_297, i64 0, i64 %newIndex6" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 174 'getelementptr' 'A_V_297_addr' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%A_V_398_addr = getelementptr [50 x i8]* @A_V_398, i64 0, i64 %newIndex6" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 175 'getelementptr' 'A_V_398_addr' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%A_V_4_addr = getelementptr [50 x i8]* @A_V_4, i64 0, i64 %newIndex6" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 176 'getelementptr' 'A_V_4_addr' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%A_V_5_addr = getelementptr [50 x i8]* @A_V_5, i64 0, i64 %newIndex6" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 177 'getelementptr' 'A_V_5_addr' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%A_V_6_addr = getelementptr [50 x i8]* @A_V_6, i64 0, i64 %newIndex6" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 178 'getelementptr' 'A_V_6_addr' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%A_V_7_addr = getelementptr [50 x i8]* @A_V_7, i64 0, i64 %newIndex6" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 179 'getelementptr' 'A_V_7_addr' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%A_V_8_addr = getelementptr [50 x i8]* @A_V_8, i64 0, i64 %newIndex6" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 180 'getelementptr' 'A_V_8_addr' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%A_V_9_addr = getelementptr [50 x i8]* @A_V_9, i64 0, i64 %newIndex6" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 181 'getelementptr' 'A_V_9_addr' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (2.32ns)   --->   "store i8 %tmp_129, i8* %A_V_8_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 182 'store' <Predicate = (tmp_121 & tmp_130 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 183 [1/1] (2.32ns)   --->   "store i8 %tmp_129, i8* %A_V_7_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 183 'store' <Predicate = (tmp_121 & tmp_130 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 184 [1/1] (2.32ns)   --->   "store i8 %tmp_129, i8* %A_V_6_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 184 'store' <Predicate = (tmp_121 & tmp_130 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 185 [1/1] (2.32ns)   --->   "store i8 %tmp_129, i8* %A_V_5_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 185 'store' <Predicate = (tmp_121 & tmp_130 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 186 [1/1] (2.32ns)   --->   "store i8 %tmp_129, i8* %A_V_4_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 186 'store' <Predicate = (tmp_121 & tmp_130 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 187 [1/1] (2.32ns)   --->   "store i8 %tmp_129, i8* %A_V_398_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 187 'store' <Predicate = (tmp_121 & tmp_130 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 188 [1/1] (2.32ns)   --->   "store i8 %tmp_129, i8* %A_V_297_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 188 'store' <Predicate = (tmp_121 & tmp_130 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 189 [1/1] (2.32ns)   --->   "store i8 %tmp_129, i8* %A_V_196_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 189 'store' <Predicate = (tmp_121 & tmp_130 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 190 [1/1] (2.32ns)   --->   "store i8 %tmp_129, i8* %A_V_0_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 190 'store' <Predicate = (tmp_121 & tmp_130 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 191 [1/1] (2.32ns)   --->   "store i8 %tmp_129, i8* %A_V_9_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 191 'store' <Predicate = (tmp_121 & tmp_130 != 0 & tmp_130 != 1 & tmp_130 != 2 & tmp_130 != 3 & tmp_130 != 4 & tmp_130 != 5 & tmp_130 != 6 & tmp_130 != 7 & tmp_130 != 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "br label %14" [LeNet_wrapper/../hw_library/fully_connected.h:111]   --->   Operation 192 'br' <Predicate = (tmp_121)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (1.82ns)   --->   "%next_urem2 = add i9 %phi_urem2, 1"   --->   Operation 193 'add' 'next_urem2' <Predicate = (!tmp_120)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (1.66ns)   --->   "%tmp_134 = icmp ult i9 %next_urem2, 50"   --->   Operation 194 'icmp' 'tmp_134' <Predicate = (!tmp_120)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (0.96ns)   --->   "%idx_urem2 = select i1 %tmp_134, i9 %next_urem2, i9 0"   --->   Operation 195 'select' 'idx_urem2' <Predicate = (!tmp_120)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (1.82ns)   --->   "%next_urem = add i9 %phi_urem, 1"   --->   Operation 196 'add' 'next_urem' <Predicate = (!tmp_120)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (1.66ns)   --->   "%tmp_135 = icmp ult i9 %next_urem, 50"   --->   Operation 197 'icmp' 'tmp_135' <Predicate = (!tmp_120)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.96ns)   --->   "%idx_urem = select i1 %tmp_135, i9 %next_urem, i9 0"   --->   Operation 198 'select' 'idx_urem' <Predicate = (!tmp_120)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp_88)" [LeNet_wrapper/../hw_library/fully_connected.h:115]   --->   Operation 199 'specregionend' 'empty_122' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader318" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 200 'br' <Predicate = (!tmp_120)> <Delay = 0.00>

State 17 <SV = 11> <Delay = 1.76>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str13) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:120]   --->   Operation 201 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str13)" [LeNet_wrapper/../hw_library/fully_connected.h:120]   --->   Operation 202 'specregionbegin' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (1.76ns)   --->   "br label %15" [LeNet_wrapper/../hw_library/fully_connected.h:121]   --->   Operation 203 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 12> <Delay = 4.43>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i38 [ 0, %.preheader.preheader.critedge ], [ %indvar_flatten_next7, %ifFalse ]"   --->   Operation 204 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%ib = phi i32 [ 0, %.preheader.preheader.critedge ], [ %tmp_128_mid2_v, %ifFalse ]" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 205 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%p_1 = phi i24 [ 0, %.preheader.preheader.critedge ], [ %sum_V_9, %ifFalse ]" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 206 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%ic = phi i6 [ 0, %.preheader.preheader.critedge ], [ %ic_3, %ifFalse ]"   --->   Operation 207 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (2.51ns)   --->   "%exitcond_flatten8 = icmp eq i38 %indvar_flatten6, %bound4" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 208 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (2.79ns)   --->   "%indvar_flatten_next7 = add i38 %indvar_flatten6, 1"   --->   Operation 209 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.critedge, label %.reset" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (2.55ns)   --->   "%ib_4 = add nsw i32 1, %ib" [LeNet_wrapper/../hw_library/fully_connected.h:121]   --->   Operation 211 'add' 'ib_4' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (1.42ns)   --->   "%exitcond10 = icmp eq i6 %ic, -14" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 212 'icmp' 'exitcond10' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (1.18ns)   --->   "%ic_mid2 = select i1 %exitcond10, i6 0, i6 %ic" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 213 'select' 'ic_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (0.69ns)   --->   "%tmp_128_mid2_v = select i1 %exitcond10, i32 %ib_4, i32 %ib" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 214 'select' 'tmp_128_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_132 = trunc i32 %tmp_128_mid2_v to i10" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 215 'trunc' 'tmp_132' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (1.82ns)   --->   "%ic_3 = add i6 1, %ic_mid2" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 216 'add' 'ic_3' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 217 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 9.63>
ST_19 : Operation 218 [1/1] (3.36ns) (grouped into DSP with root node tmp_123)   --->   "%tmp_122 = mul i10 50, %tmp_132" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 218 'mul' 'tmp_122' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%ic3 = zext i6 %ic_mid2 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 219 'zext' 'ic3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%ic3_cast = zext i6 %ic_mid2 to i10" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 220 'zext' 'ic3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%A_V_398_addr_2 = getelementptr [50 x i8]* @A_V_398, i64 0, i64 %ic3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 221 'getelementptr' 'A_V_398_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%A_V_8_addr_2 = getelementptr [50 x i8]* @A_V_8, i64 0, i64 %ic3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 222 'getelementptr' 'A_V_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_123 = add i10 %ic3_cast, %tmp_122" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 223 'add' 'tmp_123' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_124_cast = sext i10 %tmp_123 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 224 'sext' 'tmp_124_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%B_V_3101_addr_2 = getelementptr [500 x i8]* @B_V_3101, i64 0, i64 %tmp_124_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 225 'getelementptr' 'B_V_3101_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%B_V_4_addr_2 = getelementptr [500 x i8]* @B_V_4, i64 0, i64 %tmp_124_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 226 'getelementptr' 'B_V_4_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%B_V_8_addr_2 = getelementptr [500 x i8]* @B_V_8, i64 0, i64 %tmp_124_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 227 'getelementptr' 'B_V_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%B_V_9_addr_2 = getelementptr [500 x i8]* @B_V_9, i64 0, i64 %tmp_124_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 228 'getelementptr' 'B_V_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 229 [2/2] (2.32ns)   --->   "%A_V_398_load = load i8* %A_V_398_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 229 'load' 'A_V_398_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_19 : Operation 230 [2/2] (3.25ns)   --->   "%B_V_3101_load = load i8* %B_V_3101_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 230 'load' 'B_V_3101_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_19 : Operation 231 [2/2] (3.25ns)   --->   "%B_V_4_load = load i8* %B_V_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 231 'load' 'B_V_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_19 : Operation 232 [2/2] (2.32ns)   --->   "%A_V_8_load = load i8* %A_V_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 232 'load' 'A_V_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_19 : Operation 233 [2/2] (3.25ns)   --->   "%B_V_8_load = load i8* %B_V_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 233 'load' 'B_V_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_19 : Operation 234 [2/2] (3.25ns)   --->   "%B_V_9_load = load i8* %B_V_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 234 'load' 'B_V_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_19 : Operation 235 [1/1] (1.42ns)   --->   "%ifzero = icmp eq i6 %ic_3, -14" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 235 'icmp' 'ifzero' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 236 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 20 <SV = 14> <Delay = 3.25>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%A_V_0_addr_2 = getelementptr [50 x i8]* @A_V_0, i64 0, i64 %ic3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 237 'getelementptr' 'A_V_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%A_V_196_addr_2 = getelementptr [50 x i8]* @A_V_196, i64 0, i64 %ic3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 238 'getelementptr' 'A_V_196_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%A_V_297_addr_2 = getelementptr [50 x i8]* @A_V_297, i64 0, i64 %ic3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 239 'getelementptr' 'A_V_297_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%A_V_4_addr_2 = getelementptr [50 x i8]* @A_V_4, i64 0, i64 %ic3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 240 'getelementptr' 'A_V_4_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%A_V_5_addr_2 = getelementptr [50 x i8]* @A_V_5, i64 0, i64 %ic3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 241 'getelementptr' 'A_V_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%A_V_6_addr_2 = getelementptr [50 x i8]* @A_V_6, i64 0, i64 %ic3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 242 'getelementptr' 'A_V_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%A_V_7_addr_2 = getelementptr [50 x i8]* @A_V_7, i64 0, i64 %ic3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 243 'getelementptr' 'A_V_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%A_V_9_addr_2 = getelementptr [50 x i8]* @A_V_9, i64 0, i64 %ic3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 244 'getelementptr' 'A_V_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "%B_V_0_addr_2 = getelementptr [500 x i8]* @B_V_0, i64 0, i64 %tmp_124_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 245 'getelementptr' 'B_V_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%B_V_199_addr_2 = getelementptr [500 x i8]* @B_V_199, i64 0, i64 %tmp_124_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 246 'getelementptr' 'B_V_199_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%B_V_2100_addr_2 = getelementptr [500 x i8]* @B_V_2100, i64 0, i64 %tmp_124_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 247 'getelementptr' 'B_V_2100_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%B_V_5_addr_2 = getelementptr [500 x i8]* @B_V_5, i64 0, i64 %tmp_124_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 248 'getelementptr' 'B_V_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%B_V_6_addr_2 = getelementptr [500 x i8]* @B_V_6, i64 0, i64 %tmp_124_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 249 'getelementptr' 'B_V_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%B_V_7_addr_2 = getelementptr [500 x i8]* @B_V_7, i64 0, i64 %tmp_124_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 250 'getelementptr' 'B_V_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 251 [2/2] (2.32ns)   --->   "%A_V_0_load = load i8* %A_V_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 251 'load' 'A_V_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 252 [2/2] (3.25ns)   --->   "%B_V_0_load = load i8* %B_V_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 252 'load' 'B_V_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_20 : Operation 253 [2/2] (2.32ns)   --->   "%A_V_196_load = load i8* %A_V_196_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 253 'load' 'A_V_196_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 254 [2/2] (3.25ns)   --->   "%B_V_199_load = load i8* %B_V_199_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 254 'load' 'B_V_199_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_20 : Operation 255 [2/2] (2.32ns)   --->   "%A_V_297_load = load i8* %A_V_297_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 255 'load' 'A_V_297_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 256 [2/2] (3.25ns)   --->   "%B_V_2100_load = load i8* %B_V_2100_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 256 'load' 'B_V_2100_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_20 : Operation 257 [1/2] (2.32ns)   --->   "%A_V_398_load = load i8* %A_V_398_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 257 'load' 'A_V_398_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 258 [1/2] (3.25ns)   --->   "%B_V_3101_load = load i8* %B_V_3101_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 258 'load' 'B_V_3101_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_20 : Operation 259 [2/2] (2.32ns)   --->   "%A_V_4_load = load i8* %A_V_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 259 'load' 'A_V_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 260 [1/2] (3.25ns)   --->   "%B_V_4_load = load i8* %B_V_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 260 'load' 'B_V_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_20 : Operation 261 [2/2] (2.32ns)   --->   "%A_V_5_load = load i8* %A_V_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 261 'load' 'A_V_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 262 [2/2] (3.25ns)   --->   "%B_V_5_load = load i8* %B_V_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 262 'load' 'B_V_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_20 : Operation 263 [2/2] (2.32ns)   --->   "%A_V_6_load = load i8* %A_V_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 263 'load' 'A_V_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 264 [2/2] (3.25ns)   --->   "%B_V_6_load = load i8* %B_V_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 264 'load' 'B_V_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_20 : Operation 265 [2/2] (2.32ns)   --->   "%A_V_7_load = load i8* %A_V_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 265 'load' 'A_V_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 266 [2/2] (3.25ns)   --->   "%B_V_7_load = load i8* %B_V_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 266 'load' 'B_V_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_20 : Operation 267 [1/2] (2.32ns)   --->   "%A_V_8_load = load i8* %A_V_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 267 'load' 'A_V_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 268 [1/2] (3.25ns)   --->   "%B_V_8_load = load i8* %B_V_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 268 'load' 'B_V_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_20 : Operation 269 [2/2] (2.32ns)   --->   "%A_V_9_load = load i8* %A_V_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 269 'load' 'A_V_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 270 [1/2] (3.25ns)   --->   "%B_V_9_load = load i8* %B_V_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 270 'load' 'B_V_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>

State 21 <SV = 15> <Delay = 8.70>
ST_21 : Operation 271 [1/2] (2.32ns)   --->   "%A_V_0_load = load i8* %A_V_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 271 'load' 'A_V_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %A_V_0_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 272 'sext' 'lhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 273 [1/2] (3.25ns)   --->   "%B_V_0_load = load i8* %B_V_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 273 'load' 'B_V_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %B_V_0_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 274 'sext' 'rhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (4.17ns)   --->   "%ret_V = mul i16 %rhs_V, %lhs_V" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 275 'mul' 'ret_V' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 276 [1/2] (2.32ns)   --->   "%A_V_196_load = load i8* %A_V_196_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 276 'load' 'A_V_196_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_21 : Operation 277 [1/2] (3.25ns)   --->   "%B_V_199_load = load i8* %B_V_199_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 277 'load' 'B_V_199_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_21 : Operation 278 [1/2] (2.32ns)   --->   "%A_V_297_load = load i8* %A_V_297_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 278 'load' 'A_V_297_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_21 : Operation 279 [1/2] (3.25ns)   --->   "%B_V_2100_load = load i8* %B_V_2100_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 279 'load' 'B_V_2100_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i8 %A_V_398_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 280 'sext' 'lhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i8 %B_V_3101_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 281 'sext' 'rhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (4.17ns)   --->   "%ret_V_3 = mul i16 %rhs_V_3, %lhs_V_3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 282 'mul' 'ret_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_194_3_cast = sext i16 %ret_V_3 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 283 'sext' 'tmp_194_3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 284 [1/2] (2.32ns)   --->   "%A_V_4_load = load i8* %A_V_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 284 'load' 'A_V_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i8 %A_V_4_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 285 'sext' 'lhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i8 %B_V_4_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 286 'sext' 'rhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%ret_V_4 = mul i16 %rhs_V_4, %lhs_V_4" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 287 'mul' 'ret_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 288 [1/1] (0.00ns) (grouped into DSP with root node tmp5)   --->   "%tmp_194_4_cast = sext i16 %ret_V_4 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 288 'sext' 'tmp_194_4_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 289 [1/2] (2.32ns)   --->   "%A_V_5_load = load i8* %A_V_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 289 'load' 'A_V_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i8 %A_V_5_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 290 'sext' 'lhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 291 [1/2] (3.25ns)   --->   "%B_V_5_load = load i8* %B_V_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 291 'load' 'B_V_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i8 %B_V_5_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 292 'sext' 'rhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (4.17ns)   --->   "%ret_V_5 = mul i16 %rhs_V_5, %lhs_V_5" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 293 'mul' 'ret_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 294 [1/2] (2.32ns)   --->   "%A_V_6_load = load i8* %A_V_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 294 'load' 'A_V_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_21 : Operation 295 [1/2] (3.25ns)   --->   "%B_V_6_load = load i8* %B_V_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 295 'load' 'B_V_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_21 : Operation 296 [1/2] (2.32ns)   --->   "%A_V_7_load = load i8* %A_V_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 296 'load' 'A_V_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_21 : Operation 297 [1/2] (3.25ns)   --->   "%B_V_7_load = load i8* %B_V_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 297 'load' 'B_V_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i8 %A_V_8_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 298 'sext' 'lhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i8 %B_V_8_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 299 'sext' 'rhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (4.17ns)   --->   "%ret_V_8 = mul i16 %rhs_V_8, %lhs_V_8" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 300 'mul' 'ret_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_194_8_cast = sext i16 %ret_V_8 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 301 'sext' 'tmp_194_8_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 302 [1/2] (2.32ns)   --->   "%A_V_9_load = load i8* %A_V_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 302 'load' 'A_V_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i8 %A_V_9_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 303 'sext' 'lhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i8 %B_V_9_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 304 'sext' 'rhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_9 = mul i16 %rhs_V_9, %lhs_V_9" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 305 'mul' 'ret_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 306 [1/1] (0.00ns) (grouped into DSP with root node tmp9)   --->   "%tmp_194_9_cast = sext i16 %ret_V_9 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 306 'sext' 'tmp_194_9_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp5 = add i17 %tmp_194_3_cast, %tmp_194_4_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 307 'add' 'tmp5' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 308 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i17 %tmp_194_8_cast, %tmp_194_9_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 308 'add' 'tmp9' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 16> <Delay = 10.6>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_132_cast = sext i16 %ret_V to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 309 'sext' 'tmp_132_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i8 %A_V_196_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 310 'sext' 'lhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %B_V_199_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 311 'sext' 'rhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (3.36ns) (grouped into DSP with root node tmp3)   --->   "%ret_V_1 = mul i16 %rhs_V_1, %lhs_V_1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 312 'mul' 'ret_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 313 [1/1] (0.00ns) (grouped into DSP with root node tmp3)   --->   "%tmp_194_1_cast = sext i16 %ret_V_1 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 313 'sext' 'tmp_194_1_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i8 %A_V_297_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 314 'sext' 'lhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i8 %B_V_2100_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 315 'sext' 'rhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 316 [1/1] (3.36ns) (grouped into DSP with root node tmp4)   --->   "%ret_V_2 = mul i16 %rhs_V_2, %lhs_V_2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 316 'mul' 'ret_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 317 [1/1] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%tmp_194_2_cast = sext i16 %ret_V_2 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 317 'sext' 'tmp_194_2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_194_5_cast = sext i16 %ret_V_5 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 318 'sext' 'tmp_194_5_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i8 %A_V_6_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 319 'sext' 'lhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i8 %B_V_6_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 320 'sext' 'rhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 321 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_6 = mul i16 %rhs_V_6, %lhs_V_6" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 321 'mul' 'ret_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 322 [1/1] (0.00ns) (grouped into DSP with root node tmp7)   --->   "%tmp_194_6_cast = sext i16 %ret_V_6 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 322 'sext' 'tmp_194_6_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i8 %A_V_7_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 323 'sext' 'lhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i8 %B_V_7_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 324 'sext' 'rhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (3.36ns) (grouped into DSP with root node tmp8)   --->   "%ret_V_7 = mul i16 %rhs_V_7, %lhs_V_7" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 325 'mul' 'ret_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 326 [1/1] (0.00ns) (grouped into DSP with root node tmp8)   --->   "%tmp_194_7_cast = sext i16 %ret_V_7 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 326 'sext' 'tmp_194_7_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp3 = add i17 %tmp_132_cast, %tmp_194_1_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 327 'add' 'tmp3' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i17 %tmp3 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 328 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp4 = add i17 %tmp5, %tmp_194_2_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 329 'add' 'tmp4' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 330 'sext' 'tmp4_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (2.10ns)   --->   "%tmp2 = add i18 %tmp4_cast, %tmp3_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 331 'add' 'tmp2' <Predicate = (!exitcond_flatten8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i18 %tmp2 to i19" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 332 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i17 %tmp_194_5_cast, %tmp_194_6_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 333 'add' 'tmp7' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i17 %tmp7 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 334 'sext' 'tmp7_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp8 = add i17 %tmp9, %tmp_194_7_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 335 'add' 'tmp8' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i17 %tmp8 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 336 'sext' 'tmp8_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (2.10ns)   --->   "%tmp6 = add i18 %tmp8_cast, %tmp7_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 337 'add' 'tmp6' <Predicate = (!exitcond_flatten8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i18 %tmp6 to i19" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 338 'sext' 'tmp6_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (2.13ns)   --->   "%tmp_100 = add i19 %tmp6_cast, %tmp2_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 339 'add' 'tmp_100' <Predicate = (!exitcond_flatten8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 4.62>
ST_23 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L3_str)"   --->   Operation 340 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node sum_V_9)   --->   "%p_1_mid2 = select i1 %exitcond10, i24 0, i24 %p_1" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 341 'select' 'p_1_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str15) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 342 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str15)" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 343 'specregionbegin' 'tmp_90' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:125]   --->   Operation 344 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node sum_V_9)   --->   "%p_cast = sext i19 %tmp_100 to i24" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 345 'sext' 'p_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (2.31ns) (out node of the LUT)   --->   "%sum_V_9 = add i24 %p_1_mid2, %p_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 346 'add' 'sum_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str15, i32 %tmp_90)" [LeNet_wrapper/../hw_library/fully_connected.h:129]   --->   Operation 347 'specregionend' 'empty_123' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (2.31ns)   --->   "%p_neg = sub i24 0, %sum_V_9" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 348 'sub' 'p_neg' <Predicate = (ifzero)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_95 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %p_neg, i32 7, i32 23)" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 349 'partselect' 'tmp_95' <Predicate = (ifzero)> <Delay = 0.00>

State 24 <SV = 18> <Delay = 6.74>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sum_V_9, i32 23)" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 350 'bitselect' 'tmp_133' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_96 = sext i17 %tmp_95 to i25" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 351 'sext' 'tmp_96' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i25 %tmp_96 to i26" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 352 'zext' 'p_lshr_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (2.34ns)   --->   "%p_neg_t = sub i26 0, %p_lshr_cast" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 353 'sub' 'p_neg_t' <Predicate = (ifzero)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_98 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %sum_V_9, i32 7, i32 23)" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 354 'partselect' 'tmp_98' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_99 = sext i17 %tmp_98 to i25" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 355 'sext' 'tmp_99' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i25 %tmp_99 to i26" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 356 'zext' 'p_lshr_f_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 357 [1/1] (0.76ns)   --->   "%output_data = select i1 %tmp_133, i26 %p_neg_t, i26 %p_lshr_f_cast" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 357 'select' 'output_data' <Predicate = (ifzero)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_V_199 = sext i26 %output_data to i32" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 358 'sext' 'tmp_V_199' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 359 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_199)" [LeNet_wrapper/../hw_library/fully_connected.h:132]   --->   Operation 359 'write' <Predicate = (ifzero)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 360 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 25 <SV = 13> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str13, i32 %tmp_87)" [LeNet_wrapper/../hw_library/fully_connected.h:134]   --->   Operation 361 'specregionend' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "br label %8" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 8> <Delay = 8.51>
ST_26 : Operation 363 [1/1] (8.51ns)   --->   "%tmp_111 = mul i32 %tmp1, %tmp_V_182" [LeNet_wrapper/../hw_library/fully_connected.h:75]   --->   Operation 363 'mul' 'tmp_111' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 364 [1/1] (0.00ns)   --->   "store i32 %tmp_111, i32* @B_ROW_3, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:75]   --->   Operation 364 'store' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 365 [1/1] (1.76ns)   --->   "br label %.preheader322" [LeNet_wrapper/../hw_library/fully_connected.h:78]   --->   Operation 365 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 9> <Delay = 8.05>
ST_27 : Operation 366 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %5 ]"   --->   Operation 366 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %tmp_121_mid2_v, %5 ]" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 367 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%j = phi i9 [ 0, %0 ], [ %j_9, %5 ]"   --->   Operation 368 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 369 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i to i32" [LeNet_wrapper/../hw_library/fully_connected.h:78]   --->   Operation 369 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 370 [1/1] (2.47ns)   --->   "%tmp_114 = icmp ult i32 %i_cast, %tmp_V_188" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 370 'icmp' 'tmp_114' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 371 [1/1] (2.09ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -3192"   --->   Operation 371 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 372 [1/1] (1.67ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Operation 372 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit323.loopexit, label %.preheader322.preheader"   --->   Operation 373 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [1/1] (1.73ns)   --->   "%i_9 = add i4 %i, 1" [LeNet_wrapper/../hw_library/fully_connected.h:78]   --->   Operation 374 'add' 'i_9' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 375 [1/1] (1.66ns)   --->   "%tmp_115 = icmp eq i9 %j, -12" [LeNet_wrapper/../hw_library/fully_connected.h:79]   --->   Operation 375 'icmp' 'tmp_115' <Predicate = (!exitcond_flatten)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 376 [1/1] (0.96ns)   --->   "%j_mid2 = select i1 %tmp_115, i9 0, i9 %j" [LeNet_wrapper/../hw_library/fully_connected.h:79]   --->   Operation 376 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 377 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i4 %i_9 to i32" [LeNet_wrapper/../hw_library/fully_connected.h:78]   --->   Operation 377 'zext' 'i_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 378 [1/1] (1.02ns)   --->   "%tmp_121_mid2_v = select i1 %tmp_115, i4 %i_9, i4 %i" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 378 'select' 'tmp_121_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 379 [1/1] (2.47ns)   --->   "%tmp_122_mid1 = icmp ult i32 %i_cast_mid1, %tmp_V_188" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 379 'icmp' 'tmp_122_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_122_mid2 = select i1 %tmp_115, i1 %tmp_122_mid1, i1 %tmp_114" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 380 'select' 'tmp_122_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%j_cast = zext i9 %j_mid2 to i32" [LeNet_wrapper/../hw_library/fully_connected.h:79]   --->   Operation 381 'zext' 'j_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)" [LeNet_wrapper/../hw_library/fully_connected.h:80]   --->   Operation 382 'specregionbegin' 'tmp_86' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 383 [1/1] (2.47ns)   --->   "%tmp_116 = icmp ult i32 %j_cast, %tmp_111" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 383 'icmp' 'tmp_116' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 384 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_116, %tmp_122_mid2" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 384 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 385 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %3" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 385 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 386 [13/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 386 'urem' 'newIndex4' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 387 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_27 : Operation 388 [13/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 388 'urem' 'newIndex2' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_86)" [LeNet_wrapper/../hw_library/fully_connected.h:91]   --->   Operation 389 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 390 [1/1] (1.82ns)   --->   "%j_9 = add i9 %j_mid2, 1" [LeNet_wrapper/../hw_library/fully_connected.h:79]   --->   Operation 390 'add' 'j_9' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 391 [1/1] (0.00ns)   --->   "br label %.preheader322" [LeNet_wrapper/../hw_library/fully_connected.h:79]   --->   Operation 391 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 28 <SV = 10> <Delay = 3.74>
ST_28 : Operation 392 [12/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 392 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 393 [12/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 393 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 11> <Delay = 3.74>
ST_29 : Operation 394 [11/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 394 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [11/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 395 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 3.74>
ST_30 : Operation 396 [10/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 396 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 397 [10/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 397 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 13> <Delay = 3.74>
ST_31 : Operation 398 [9/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 398 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 399 [9/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 399 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 3.74>
ST_32 : Operation 400 [8/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 400 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 401 [8/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 401 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 3.74>
ST_33 : Operation 402 [7/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 402 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 403 [7/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 403 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 3.74>
ST_34 : Operation 404 [6/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 404 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 405 [6/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 405 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 3.74>
ST_35 : Operation 406 [5/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 406 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 407 [5/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 407 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 3.74>
ST_36 : Operation 408 [4/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 408 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 409 [4/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 409 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 19> <Delay = 3.74>
ST_37 : Operation 410 [3/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 410 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 411 [3/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 411 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 20> <Delay = 6.38>
ST_38 : Operation 412 [1/1] (0.00ns)   --->   "%zext4_cast = zext i9 %j_mid2 to i20" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 412 'zext' 'zext4_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_38 : Operation 413 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul4 = mul i20 %zext4_cast, 656" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 413 'mul' 'mul4' <Predicate = (!or_cond)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_128 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %mul4, i32 15, i32 19)" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 414 'partselect' 'tmp_128' <Predicate = (!or_cond)> <Delay = 0.00>
ST_38 : Operation 415 [2/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 415 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 416 [1/1] (0.00ns)   --->   "%zext_cast = zext i9 %j_mid2 to i20" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 416 'zext' 'zext_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_38 : Operation 417 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul = mul i20 656, %zext_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 417 'mul' 'mul' <Predicate = (or_cond)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_127 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %mul, i32 15, i32 19)" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 418 'partselect' 'tmp_127' <Predicate = (or_cond)> <Delay = 0.00>
ST_38 : Operation 419 [2/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 419 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 21> <Delay = 8.72>
ST_39 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_121_mid2_cast = zext i4 %tmp_121_mid2_v to i10" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 420 'zext' 'tmp_121_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 421 [1/1] (3.74ns)   --->   "%tmp_112 = mul i10 %tmp_121_mid2_cast, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 421 'mul' 'tmp_112' <Predicate = (!exitcond_flatten)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:81]   --->   Operation 422 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 423 [1/1] (0.00ns)   --->   "%arrayNo8 = sext i5 %tmp_128 to i9" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 423 'sext' 'arrayNo8' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 424 [1/13] (3.74ns)   --->   "%newIndex4 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 424 'urem' 'newIndex4' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 425 [1/1] (0.00ns)   --->   "%newIndex5_cast = zext i9 %newIndex4 to i10" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 425 'zext' 'newIndex5_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 426 [1/1] (1.73ns)   --->   "%tmp_118 = add i10 %newIndex5_cast, %tmp_112" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 426 'add' 'tmp_118' <Predicate = (!or_cond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_119_cast = sext i10 %tmp_118 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 427 'sext' 'tmp_119_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 428 [1/1] (0.00ns)   --->   "%B_V_0_addr_1 = getelementptr [500 x i8]* @B_V_0, i64 0, i64 %tmp_119_cast" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 428 'getelementptr' 'B_V_0_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 429 [1/1] (0.00ns)   --->   "%B_V_199_addr_1 = getelementptr [500 x i8]* @B_V_199, i64 0, i64 %tmp_119_cast" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 429 'getelementptr' 'B_V_199_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 430 [1/1] (0.00ns)   --->   "%B_V_2100_addr_1 = getelementptr [500 x i8]* @B_V_2100, i64 0, i64 %tmp_119_cast" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 430 'getelementptr' 'B_V_2100_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 431 [1/1] (0.00ns)   --->   "%B_V_3101_addr_1 = getelementptr [500 x i8]* @B_V_3101, i64 0, i64 %tmp_119_cast" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 431 'getelementptr' 'B_V_3101_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 432 [1/1] (0.00ns)   --->   "%B_V_4_addr_1 = getelementptr [500 x i8]* @B_V_4, i64 0, i64 %tmp_119_cast" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 432 'getelementptr' 'B_V_4_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 433 [1/1] (0.00ns)   --->   "%B_V_5_addr_1 = getelementptr [500 x i8]* @B_V_5, i64 0, i64 %tmp_119_cast" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 433 'getelementptr' 'B_V_5_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 434 [1/1] (0.00ns)   --->   "%B_V_6_addr_1 = getelementptr [500 x i8]* @B_V_6, i64 0, i64 %tmp_119_cast" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 434 'getelementptr' 'B_V_6_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 435 [1/1] (0.00ns)   --->   "%B_V_7_addr_1 = getelementptr [500 x i8]* @B_V_7, i64 0, i64 %tmp_119_cast" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 435 'getelementptr' 'B_V_7_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 436 [1/1] (0.00ns)   --->   "%B_V_8_addr_1 = getelementptr [500 x i8]* @B_V_8, i64 0, i64 %tmp_119_cast" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 436 'getelementptr' 'B_V_8_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 437 [1/1] (0.00ns)   --->   "%B_V_9_addr_1 = getelementptr [500 x i8]* @B_V_9, i64 0, i64 %tmp_119_cast" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 437 'getelementptr' 'B_V_9_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 438 [1/1] (1.36ns)   --->   "switch i9 %arrayNo8, label %branch39 [
    i9 0, label %branch30
    i9 1, label %branch31
    i9 2, label %branch32
    i9 3, label %branch33
    i9 4, label %branch34
    i9 5, label %branch35
    i9 6, label %branch36
    i9 7, label %branch37
    i9 8, label %branch38
  ]" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 438 'switch' <Predicate = (!or_cond)> <Delay = 1.36>
ST_39 : Operation 439 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_8_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 439 'store' <Predicate = (!or_cond & arrayNo8 == 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 440 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 440 'br' <Predicate = (!or_cond & arrayNo8 == 8)> <Delay = 0.00>
ST_39 : Operation 441 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_7_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 441 'store' <Predicate = (!or_cond & arrayNo8 == 7)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 442 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 442 'br' <Predicate = (!or_cond & arrayNo8 == 7)> <Delay = 0.00>
ST_39 : Operation 443 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_6_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 443 'store' <Predicate = (!or_cond & arrayNo8 == 6)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 444 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 444 'br' <Predicate = (!or_cond & arrayNo8 == 6)> <Delay = 0.00>
ST_39 : Operation 445 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_5_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 445 'store' <Predicate = (!or_cond & arrayNo8 == 5)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 446 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 446 'br' <Predicate = (!or_cond & arrayNo8 == 5)> <Delay = 0.00>
ST_39 : Operation 447 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_4_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 447 'store' <Predicate = (!or_cond & arrayNo8 == 4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 448 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 448 'br' <Predicate = (!or_cond & arrayNo8 == 4)> <Delay = 0.00>
ST_39 : Operation 449 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_3101_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 449 'store' <Predicate = (!or_cond & arrayNo8 == 3)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 450 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 450 'br' <Predicate = (!or_cond & arrayNo8 == 3)> <Delay = 0.00>
ST_39 : Operation 451 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_2100_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 451 'store' <Predicate = (!or_cond & arrayNo8 == 2)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 452 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 452 'br' <Predicate = (!or_cond & arrayNo8 == 2)> <Delay = 0.00>
ST_39 : Operation 453 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_199_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 453 'store' <Predicate = (!or_cond & arrayNo8 == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 454 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 454 'br' <Predicate = (!or_cond & arrayNo8 == 1)> <Delay = 0.00>
ST_39 : Operation 455 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_0_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 455 'store' <Predicate = (!or_cond & arrayNo8 == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 456 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 456 'br' <Predicate = (!or_cond & arrayNo8 == 0)> <Delay = 0.00>
ST_39 : Operation 457 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_9_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 457 'store' <Predicate = (!or_cond & arrayNo8 != 0 & arrayNo8 != 1 & arrayNo8 != 2 & arrayNo8 != 3 & arrayNo8 != 4 & arrayNo8 != 5 & arrayNo8 != 6 & arrayNo8 != 7 & arrayNo8 != 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 458 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 458 'br' <Predicate = (!or_cond & arrayNo8 != 0 & arrayNo8 != 1 & arrayNo8 != 2 & arrayNo8 != 3 & arrayNo8 != 4 & arrayNo8 != 5 & arrayNo8 != 6 & arrayNo8 != 7 & arrayNo8 != 8)> <Delay = 0.00>
ST_39 : Operation 459 [1/1] (3.63ns)   --->   "%tmp_V_196 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:83]   --->   Operation 459 'read' 'tmp_V_196' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_39 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_126 = trunc i32 %tmp_V_196 to i8" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 460 'trunc' 'tmp_126' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 461 [1/1] (0.00ns)   --->   "%arrayNo7 = sext i5 %tmp_127 to i9" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 461 'sext' 'arrayNo7' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 462 [1/13] (3.74ns)   --->   "%newIndex2 = urem i9 %j_mid2, 50" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 462 'urem' 'newIndex2' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 463 [1/1] (0.00ns)   --->   "%newIndex3_cast = zext i9 %newIndex2 to i10" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 463 'zext' 'newIndex3_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 464 [1/1] (1.73ns)   --->   "%tmp_117 = add i10 %tmp_112, %newIndex3_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 464 'add' 'tmp_117' <Predicate = (or_cond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_118_cast = sext i10 %tmp_117 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 465 'sext' 'tmp_118_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 466 [1/1] (0.00ns)   --->   "%B_V_0_addr = getelementptr [500 x i8]* @B_V_0, i64 0, i64 %tmp_118_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 466 'getelementptr' 'B_V_0_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 467 [1/1] (0.00ns)   --->   "%B_V_199_addr = getelementptr [500 x i8]* @B_V_199, i64 0, i64 %tmp_118_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 467 'getelementptr' 'B_V_199_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 468 [1/1] (0.00ns)   --->   "%B_V_2100_addr = getelementptr [500 x i8]* @B_V_2100, i64 0, i64 %tmp_118_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 468 'getelementptr' 'B_V_2100_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 469 [1/1] (0.00ns)   --->   "%B_V_3101_addr = getelementptr [500 x i8]* @B_V_3101, i64 0, i64 %tmp_118_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 469 'getelementptr' 'B_V_3101_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 470 [1/1] (0.00ns)   --->   "%B_V_4_addr = getelementptr [500 x i8]* @B_V_4, i64 0, i64 %tmp_118_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 470 'getelementptr' 'B_V_4_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 471 [1/1] (0.00ns)   --->   "%B_V_5_addr = getelementptr [500 x i8]* @B_V_5, i64 0, i64 %tmp_118_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 471 'getelementptr' 'B_V_5_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 472 [1/1] (0.00ns)   --->   "%B_V_6_addr = getelementptr [500 x i8]* @B_V_6, i64 0, i64 %tmp_118_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 472 'getelementptr' 'B_V_6_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 473 [1/1] (0.00ns)   --->   "%B_V_7_addr = getelementptr [500 x i8]* @B_V_7, i64 0, i64 %tmp_118_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 473 'getelementptr' 'B_V_7_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 474 [1/1] (0.00ns)   --->   "%B_V_8_addr = getelementptr [500 x i8]* @B_V_8, i64 0, i64 %tmp_118_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 474 'getelementptr' 'B_V_8_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 475 [1/1] (0.00ns)   --->   "%B_V_9_addr = getelementptr [500 x i8]* @B_V_9, i64 0, i64 %tmp_118_cast" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 475 'getelementptr' 'B_V_9_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 476 [1/1] (1.36ns)   --->   "switch i9 %arrayNo7, label %branch29 [
    i9 0, label %branch20
    i9 1, label %branch21
    i9 2, label %branch22
    i9 3, label %branch23
    i9 4, label %branch24
    i9 5, label %branch25
    i9 6, label %branch26
    i9 7, label %branch27
    i9 8, label %branch28
  ]" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 476 'switch' <Predicate = (or_cond)> <Delay = 1.36>
ST_39 : Operation 477 [1/1] (3.25ns)   --->   "store i8 %tmp_126, i8* %B_V_8_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 477 'store' <Predicate = (or_cond & arrayNo7 == 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 478 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 478 'br' <Predicate = (or_cond & arrayNo7 == 8)> <Delay = 0.00>
ST_39 : Operation 479 [1/1] (3.25ns)   --->   "store i8 %tmp_126, i8* %B_V_7_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 479 'store' <Predicate = (or_cond & arrayNo7 == 7)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 480 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 480 'br' <Predicate = (or_cond & arrayNo7 == 7)> <Delay = 0.00>
ST_39 : Operation 481 [1/1] (3.25ns)   --->   "store i8 %tmp_126, i8* %B_V_6_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 481 'store' <Predicate = (or_cond & arrayNo7 == 6)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 482 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 482 'br' <Predicate = (or_cond & arrayNo7 == 6)> <Delay = 0.00>
ST_39 : Operation 483 [1/1] (3.25ns)   --->   "store i8 %tmp_126, i8* %B_V_5_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 483 'store' <Predicate = (or_cond & arrayNo7 == 5)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 484 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 484 'br' <Predicate = (or_cond & arrayNo7 == 5)> <Delay = 0.00>
ST_39 : Operation 485 [1/1] (3.25ns)   --->   "store i8 %tmp_126, i8* %B_V_4_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 485 'store' <Predicate = (or_cond & arrayNo7 == 4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 486 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 486 'br' <Predicate = (or_cond & arrayNo7 == 4)> <Delay = 0.00>
ST_39 : Operation 487 [1/1] (3.25ns)   --->   "store i8 %tmp_126, i8* %B_V_3101_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 487 'store' <Predicate = (or_cond & arrayNo7 == 3)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 488 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 488 'br' <Predicate = (or_cond & arrayNo7 == 3)> <Delay = 0.00>
ST_39 : Operation 489 [1/1] (3.25ns)   --->   "store i8 %tmp_126, i8* %B_V_2100_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 489 'store' <Predicate = (or_cond & arrayNo7 == 2)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 490 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 490 'br' <Predicate = (or_cond & arrayNo7 == 2)> <Delay = 0.00>
ST_39 : Operation 491 [1/1] (3.25ns)   --->   "store i8 %tmp_126, i8* %B_V_199_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 491 'store' <Predicate = (or_cond & arrayNo7 == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 492 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 492 'br' <Predicate = (or_cond & arrayNo7 == 1)> <Delay = 0.00>
ST_39 : Operation 493 [1/1] (3.25ns)   --->   "store i8 %tmp_126, i8* %B_V_0_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 493 'store' <Predicate = (or_cond & arrayNo7 == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 494 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 494 'br' <Predicate = (or_cond & arrayNo7 == 0)> <Delay = 0.00>
ST_39 : Operation 495 [1/1] (3.25ns)   --->   "store i8 %tmp_126, i8* %B_V_9_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 495 'store' <Predicate = (or_cond & arrayNo7 != 0 & arrayNo7 != 1 & arrayNo7 != 2 & arrayNo7 != 3 & arrayNo7 != 4 & arrayNo7 != 5 & arrayNo7 != 6 & arrayNo7 != 7 & arrayNo7 != 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_39 : Operation 496 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 496 'br' <Predicate = (or_cond & arrayNo7 != 0 & arrayNo7 != 1 & arrayNo7 != 2 & arrayNo7 != 3 & arrayNo7 != 4 & arrayNo7 != 5 & arrayNo7 != 6 & arrayNo7 != 7 & arrayNo7 != 8)> <Delay = 0.00>
ST_39 : Operation 497 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_196)" [LeNet_wrapper/../hw_library/fully_connected.h:86]   --->   Operation 497 'write' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_39 : Operation 498 [1/1] (0.00ns)   --->   "br label %5" [LeNet_wrapper/../hw_library/fully_connected.h:87]   --->   Operation 498 'br' <Predicate = (or_cond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:26) [31]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:28) [32]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:30) [33]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:32) [34]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:34) [35]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:36) [36]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:38) [37]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:40) [38]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:42) [39]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:44) [40]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:46) [41]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:48) [42]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:50) [43]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:52) [44]  (3.63 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'load' operation ('B_COL_3_load', LeNet_wrapper/../hw_library/fully_connected.h:82) on static variable 'B_COL_3' [48]  (0 ns)
	'mul' operation ('bound4', LeNet_wrapper/../hw_library/fully_connected.h:82) [75]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('KER_bound', LeNet_wrapper/../hw_library/fully_connected.h:145) [57]  (8.51 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', LeNet_wrapper/../hw_library/fully_connected.h:150) [60]  (0 ns)
	'add' operation ('i', LeNet_wrapper/../hw_library/fully_connected.h:150) [62]  (2.55 ns)

 <State 11>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:152) [67]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:153) [68]  (3.63 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 8.51ns
The critical path consists of the following:
	'load' operation ('OFMDim_current_3_loa', LeNet_wrapper/../hw_library/fully_connected.h:98) on static variable 'OFMDim_current_3' [83]  (0 ns)
	'mul' operation ('A_COL_ITER', LeNet_wrapper/../hw_library/fully_connected.h:98) [84]  (8.51 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_119', LeNet_wrapper/../hw_library/fully_connected.h:102) [90]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 15>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('tmp_120', LeNet_wrapper/../hw_library/fully_connected.h:105) [101]  (1.66 ns)
	blocking operation 0.978 ns on control path)

 <State 16>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:109) [161]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/fully_connected.h:110) of variable 'tmp_129', LeNet_wrapper/../hw_library/fully_connected.h:110 on array 'A_V_8' [177]  (2.32 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [222]  (1.77 ns)

 <State 18>: 4.44ns
The critical path consists of the following:
	'phi' operation ('ic') with incoming values : ('ic', LeNet_wrapper/../hw_library/fully_connected.h:124) [225]  (0 ns)
	'icmp' operation ('exitcond10', LeNet_wrapper/../hw_library/fully_connected.h:124) [232]  (1.43 ns)
	'select' operation ('ic_mid2', LeNet_wrapper/../hw_library/fully_connected.h:124) [234]  (1.19 ns)
	'add' operation ('ic', LeNet_wrapper/../hw_library/fully_connected.h:124) [343]  (1.83 ns)

 <State 19>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[253] ('tmp_122', LeNet_wrapper/../hw_library/fully_connected.h:127) [237]  (3.36 ns)
	'add' operation of DSP[253] ('tmp_123', LeNet_wrapper/../hw_library/fully_connected.h:127) [253]  (3.02 ns)
	'getelementptr' operation ('B_V_3101_addr_2', LeNet_wrapper/../hw_library/fully_connected.h:127) [258]  (0 ns)
	'load' operation ('B_V_3101_load', LeNet_wrapper/../hw_library/fully_connected.h:127) on array 'B_V_3101' [285]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_0_addr_2', LeNet_wrapper/../hw_library/fully_connected.h:127) [255]  (0 ns)
	'load' operation ('B_V_0_load', LeNet_wrapper/../hw_library/fully_connected.h:127) on array 'B_V_0' [267]  (3.25 ns)

 <State 21>: 8.7ns
The critical path consists of the following:
	'load' operation ('A_V_4_load', LeNet_wrapper/../hw_library/fully_connected.h:127) on array 'A_V_4' [289]  (2.32 ns)
	'mul' operation of DSP[327] ('ret_V_4', LeNet_wrapper/../hw_library/fully_connected.h:127) [293]  (3.36 ns)
	'add' operation of DSP[327] ('tmp5', LeNet_wrapper/../hw_library/fully_connected.h:127) [327]  (3.02 ns)

 <State 22>: 10.6ns
The critical path consists of the following:
	'mul' operation of DSP[325] ('ret_V_1', LeNet_wrapper/../hw_library/fully_connected.h:127) [275]  (3.36 ns)
	'add' operation of DSP[325] ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [325]  (3.02 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [330]  (2.11 ns)
	'add' operation ('tmp_100', LeNet_wrapper/../hw_library/fully_connected.h:127) [339]  (2.14 ns)

 <State 23>: 4.63ns
The critical path consists of the following:
	'select' operation ('p_1_mid2', LeNet_wrapper/../hw_library/fully_connected.h:124) [233]  (0 ns)
	'add' operation ('sum_V_9', LeNet_wrapper/../hw_library/fully_connected.h:127) [341]  (2.31 ns)
	'sub' operation ('p_neg', LeNet_wrapper/../hw_library/fully_connected.h:130) [348]  (2.31 ns)

 <State 24>: 6.74ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', LeNet_wrapper/../hw_library/fully_connected.h:130) [352]  (2.34 ns)
	'select' operation ('output_data', LeNet_wrapper/../hw_library/fully_connected.h:130) [356]  (0.766 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:132) [358]  (3.63 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_111', LeNet_wrapper/../hw_library/fully_connected.h:75) [374]  (8.51 ns)

 <State 27>: 8.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', LeNet_wrapper/../hw_library/fully_connected.h:79) [381]  (0 ns)
	'icmp' operation ('tmp_115', LeNet_wrapper/../hw_library/fully_connected.h:79) [389]  (1.66 ns)
	'select' operation ('j_mid2', LeNet_wrapper/../hw_library/fully_connected.h:79) [390]  (0.968 ns)
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)
	blocking operation 1.68 ns on control path)

 <State 28>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)

 <State 29>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)

 <State 30>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)

 <State 31>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)

 <State 32>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)

 <State 33>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)

 <State 34>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)

 <State 35>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)

 <State 36>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)

 <State 37>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)

 <State 38>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[405] ('mul4', LeNet_wrapper/../hw_library/fully_connected.h:89) [405]  (6.38 ns)

 <State 39>: 8.73ns
The critical path consists of the following:
	'urem' operation ('newIndex4', LeNet_wrapper/../hw_library/fully_connected.h:89) [408]  (3.74 ns)
	'add' operation ('tmp_118', LeNet_wrapper/../hw_library/fully_connected.h:89) [410]  (1.73 ns)
	'getelementptr' operation ('B_V_8_addr_1', LeNet_wrapper/../hw_library/fully_connected.h:89) [420]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/fully_connected.h:89) of constant 0 on array 'B_V_8' [424]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
