<profile>

<section name = "Vivado HLS Report for 'QIO_accel_hw_int_s'" level="0">
<item name = "Date">Wed Jan 27 11:20:28 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">QIO</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">310, 310, 3.100 us, 3.100 us, 310, 310, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Galois_LFSR_32_33_hw_fu_156">Galois_LFSR_32_33_hw, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- QIO_hw_loop1">128, 128, 2, -, -, 64, no</column>
<column name="- QIO_hw_loop2">50, 50, 5, -, -, 10, no</column>
<column name="- QIO_hw_loop3">128, 128, 2, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 74, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 34, 99, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 131, -</column>
<column name="Register">-, -, 93, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_Galois_LFSR_32_33_hw_fu_156">Galois_LFSR_32_33_hw, 0, 0, 34, 99, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="current_val_U">QIO_accel_hw_int_bkb, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="new_val_U">QIO_accel_hw_int_bkb, 1, 0, 0, 0, 64, 32, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_187_p2">+, 0, 0, 13, 4, 1</column>
<column name="i_2_fu_199_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_fu_170_p2">+, 0, 0, 15, 7, 1</column>
<column name="icmp_ln36_fu_164_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln41_fu_181_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln70_fu_193_p2">icmp, 0, 0, 11, 7, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="current_val_address0">21, 4, 6, 24</column>
<column name="current_val_d0">15, 3, 32, 96</column>
<column name="i1_0_reg_134">9, 2, 4, 8</column>
<column name="i2_0_reg_145">9, 2, 7, 14</column>
<column name="i_0_reg_123">9, 2, 7, 14</column>
<column name="new_val_address0">15, 3, 6, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="i1_0_reg_134">4, 0, 4, 0</column>
<column name="i2_0_reg_145">7, 0, 7, 0</column>
<column name="i_0_reg_123">7, 0, 7, 0</column>
<column name="i_1_reg_247">4, 0, 4, 0</column>
<column name="i_2_reg_255">7, 0, 7, 0</column>
<column name="i_reg_213">7, 0, 7, 0</column>
<column name="new_val_load_reg_239">32, 0, 32, 0</column>
<column name="zext_ln37_reg_218">7, 0, 64, 57</column>
<column name="zext_ln71_reg_260">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, QIO_accel_hw&lt;int&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, QIO_accel_hw&lt;int&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, QIO_accel_hw&lt;int&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, QIO_accel_hw&lt;int&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, QIO_accel_hw&lt;int&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, QIO_accel_hw&lt;int&gt;, return value</column>
<column name="init_val_address0">out, 6, ap_memory, init_val, array</column>
<column name="init_val_ce0">out, 1, ap_memory, init_val, array</column>
<column name="init_val_q0">in, 32, ap_memory, init_val, array</column>
<column name="final_val_address0">out, 6, ap_memory, final_val, array</column>
<column name="final_val_ce0">out, 1, ap_memory, final_val, array</column>
<column name="final_val_we0">out, 1, ap_memory, final_val, array</column>
<column name="final_val_d0">out, 32, ap_memory, final_val, array</column>
</table>
</item>
</section>
</profile>
