verilog work "main.v"
verilog work "Enc.v"
vhdl work "encoder.vhf"
