{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 15:56:28 2004 " "Info: Processing started: Fri Jul 16 15:56:28 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off traffic_walk -c traffic_walk " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off traffic_walk -c traffic_walk" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Info: Assuming node clk is an undefined clock" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } } { "c:/quartusv40/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartusv40/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ct_mod5:output_timer\|count\[2\] register outputs\[3\] 125.0 MHz 8.0 ns Internal " "Info: Clock clk has Internal fmax of 125.0 MHz between source register ct_mod5:output_timer\|count\[2\] and destination register outputs\[3\] (period= 8.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register register " "Info: + Longest register to register delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct_mod5:output_timer\|count\[2\] 1 REG LC10 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 14; REG Node = 'ct_mod5:output_timer\|count\[2\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { ct_mod5:output_timer|count[2] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.000 ns outputs\[3\] 2 REG LC16 1 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC16; Fanout = 1; REG Node = 'outputs\[3\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.000 ns" { ct_mod5:output_timer|count[2] outputs[3] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns 75.00 % " "Info: Total cell delay = 3.000 ns ( 75.00 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 25.00 % " "Info: Total interconnect delay = 1.000 ns ( 25.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.000 ns" { ct_mod5:output_timer|count[2] outputs[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns outputs\[3\] 2 REG LC16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC16; Fanout = 1; REG Node = 'outputs\[3\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk outputs[3] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock clk to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns ct_mod5:output_timer\|count\[2\] 2 REG LC10 14 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC10; Fanout = 14; REG Node = 'ct_mod5:output_timer\|count\[2\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk ct_mod5:output_timer|count[2] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk ct_mod5:output_timer|count[2] } "NODE_NAME" } } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[3] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk ct_mod5:output_timer|count[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/ct_mod5.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.000 ns" { ct_mod5:output_timer|count[2] outputs[3] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[3] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk ct_mod5:output_timer|count[2] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "sequence~22 ew_walk_sw clk 6.000 ns register " "Info: tsu for register sequence~22 (data pin = ew_walk_sw, clock pin = clk) is 6.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns + Longest pin register " "Info: + Longest pin to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns ew_walk_sw 1 PIN Pin_81 2 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = Pin_81; Fanout = 2; PIN Node = 'ew_walk_sw'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { ew_walk_sw } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns sequence~22 2 REG LC4 12 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC4; Fanout = 12; REG Node = 'sequence~22'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.000 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns 77.78 % " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 22.22 % " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.500 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } {  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock clk to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns sequence~22 2 REG LC4 12 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4; Fanout = 12; REG Node = 'sequence~22'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk sequence~22 } "NODE_NAME" } } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.500 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk sequence~22 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ewr outputs\[1\] 9.500 ns register " "Info: tco from clock clk to destination pin ewr through register outputs\[1\] is 9.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns + Longest register " "Info: + Longest clock path from clock clk to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns outputs\[1\] 2 REG LC17 2 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC17; Fanout = 2; REG Node = 'outputs\[1\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk outputs[1] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest register pin " "Info: + Longest register to pin delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns outputs\[1\] 1 REG LC17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC17; Fanout = 2; REG Node = 'outputs\[1\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { outputs[1] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns outputs\[1\]~1 2 COMB LC19 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC19; Fanout = 1; COMB Node = 'outputs\[1\]~1'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "5.000 ns" { outputs[1] outputs[1]~1 } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns ewr 3 PIN Pin_21 0 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = Pin_21; Fanout = 0; PIN Node = 'ewr'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "2.000 ns" { outputs[1]~1 ewr } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns 85.71 % " "Info: Total cell delay = 6.000 ns ( 85.71 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 14.29 % " "Info: Total interconnect delay = 1.000 ns ( 14.29 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "7.000 ns" { outputs[1] outputs[1]~1 ewr } "NODE_NAME" } } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[1] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "7.000 ns" { outputs[1] outputs[1]~1 ewr } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "sequence~22 ew_walk_sw clk -1.000 ns register " "Info: th for register sequence~22 (data pin = ew_walk_sw, clock pin = clk) is -1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Longest register " "Info: + Longest clock path from clock clk to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns sequence~22 2 REG LC4 12 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4; Fanout = 12; REG Node = 'sequence~22'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "2.000 ns + " "Info: + Micro hold delay of destination is 2.000 ns" {  } {  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns ew_walk_sw 1 PIN Pin_81 2 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = Pin_81; Fanout = 2; PIN Node = 'ew_walk_sw'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { ew_walk_sw } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns sequence~22 2 REG LC4 12 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC4; Fanout = 12; REG Node = 'sequence~22'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.000 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns 77.78 % " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 22.22 % " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.500 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk sequence~22 } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "4.500 ns" { ew_walk_sw sequence~22 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk nsy outputs\[2\] 4.500 ns register " "Info: Minimum tco from clock clk to destination pin nsy through register outputs\[2\] is 4.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 15 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns outputs\[2\] 2 REG LC3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3; Fanout = 1; REG Node = 'outputs\[2\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "0.000 ns" { clk outputs[2] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns + Shortest register pin " "Info: + Shortest register to pin delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns outputs\[2\] 1 REG LC3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 1; REG Node = 'outputs\[2\]'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "" { outputs[2] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns nsy 2 PIN Pin_12 0 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_12; Fanout = 0; PIN Node = 'nsy'" {  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "2.000 ns" { outputs[2] nsy } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" "" "" { Text "c:/qdesigns/labs/lab30/traffic_walk/traffic_walk.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns 100.00 % " "Info: Total cell delay = 2.000 ns ( 100.00 % )" {  } {  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "2.000 ns" { outputs[2] nsy } "NODE_NAME" } } }  } 0}  } { { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "1.500 ns" { clk outputs[2] } "NODE_NAME" } } } { "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" "" "" { Report "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk_cmp.qrpt" Compiler "traffic_walk" "UNKNOWN" "V1" "c:/qdesigns/labs/lab30/traffic_walk/db/traffic_walk.quartus_db" { Floorplan "" "" "2.000 ns" { outputs[2] nsy } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 15:56:29 2004 " "Info: Processing ended: Fri Jul 16 15:56:29 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
