$date
   Mon Aug 11 14:04:07 2025
$end

$version
  2025.1.0
  $dumpfile ("dump.vcd") 
$end

$timescale
  1ps
$end

$scope module mux4x1_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 2 % sel [1:0] $end
$var wire 1 & out $end
$upscope $end
$scope module glbl $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
1!
0"
1#
1$
b0 %
1&
$end

#5000
1"
0#
b1 %

#10000
0!
0"
1#
b0 %
0&

#15000
1!
1"
b10 %
1&

#20000
0"
0$
b11 %
0&
