#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Nov 13 00:44:47 2015
# Process ID: 2120
# Current directory: C:/Users/Julian/Desktop/SmartCam/ov7670/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8036 C:\Users\Julian\Desktop\SmartCam\ov7670\project_1\project_1.xpr
# Log file: C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/vivado.log
# Journal file: C:/Users/Julian/Desktop/SmartCam/ov7670/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 774.113 ; gain = 211.016
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: ov7670_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:14 . Memory (MB): peak = 781.961 ; gain = 610.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ov7670_top' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:37]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/debounce.vhd:11' bound to instance 'btn_debounce' of component 'debounce' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:154]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Julian/Desktop/SmartCam/ov7670/debounce.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/debounce.vhd:19]
INFO: [Synth 8-3491] module 'vga' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/vga.vhd:11' bound to instance 'Inst_vga' of component 'vga' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:161]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/Julian/Desktop/SmartCam/ov7670/vga.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'vga' (2#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/vga.vhd:24]
INFO: [Synth 8-3491] module 'dual_framebuffer' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/dual_framebuffer.vhd:5' bound to instance 'framebuffer' of component 'dual_framebuffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'dual_framebuffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/dual_framebuffer.vhd:18]
	Parameter width bound to: 262144 - type: integer 
INFO: [Synth 8-3491] module 'frame_buffer' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd:5' bound to instance 'fb0' of component 'frame_buffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/dual_framebuffer.vhd:41]
INFO: [Synth 8-638] synthesizing module 'frame_buffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd:20]
	Parameter width bound to: 262144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frame_buffer' (3#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd:20]
	Parameter width bound to: 45055 - type: integer 
INFO: [Synth 8-3491] module 'frame_buffer' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd:5' bound to instance 'fb1' of component 'frame_buffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/dual_framebuffer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'frame_buffer__parameterized1' [C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd:20]
	Parameter width bound to: 45055 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frame_buffer__parameterized1' (3#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'dual_framebuffer' (4#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/dual_framebuffer.vhd:18]
INFO: [Synth 8-3491] module 'ov7670_capture' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_capture.vhd:11' bound to instance 'capture' of component 'ov7670_capture' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:187]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_capture.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (5#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_capture.vhd:23]
INFO: [Synth 8-3491] module 'ov7670_controller' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_controller.vhd:11' bound to instance 'controller' of component 'ov7670_controller' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:198]
INFO: [Synth 8-638] synthesizing module 'ov7670_controller' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_controller.vhd:24]
INFO: [Synth 8-3491] module 'i2c_sender' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/i2c_sender.vhd:11' bound to instance 'Inst_i2c_sender' of component 'i2c_sender' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_controller.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i2c_sender' [C:/Users/Julian/Desktop/SmartCam/ov7670/i2c_sender.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender' (6#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/i2c_sender.vhd:24]
INFO: [Synth 8-3491] module 'ov7670_registers' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_registers.vhd:12' bound to instance 'Inst_ov7670_registers' of component 'ov7670_registers' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_controller.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ov7670_registers' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_registers.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ov7670_registers' (7#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_registers.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ov7670_controller' (8#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_controller.vhd:24]
INFO: [Synth 8-3491] module 'clocking' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/clocking.vhd:73' bound to instance 'your_instance_name' of component 'clocking' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:211]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/Users/Julian/Desktop/SmartCam/ov7670/clocking.vhd:83]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [C:/Users/Julian/Desktop/SmartCam/ov7670/clocking.vhd:117]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/Julian/Desktop/SmartCam/ov7670/clocking.vhd:128]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [C:/Users/Julian/Desktop/SmartCam/ov7670/clocking.vhd:191]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/Julian/Desktop/SmartCam/ov7670/clocking.vhd:196]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFG' [C:/Users/Julian/Desktop/SmartCam/ov7670/clocking.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'clocking' (9#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/clocking.vhd:83]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd:5' bound to instance 'synchronize' of component 'sync' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:220]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'sync' (10#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd:13]
	Parameter m_width bound to: 3 - type: integer 
	Parameter i_width bound to: 640 - type: integer 
	Parameter d_width bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'fullbuffer' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:5' bound to instance 'fl_buffer' of component 'fullbuffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:227]
INFO: [Synth 8-638] synthesizing module 'fullbuffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:19]
	Parameter m_width bound to: 3 - type: integer 
	Parameter i_width bound to: 640 - type: integer 
	Parameter d_width bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'rgbconverter' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/rgbconverter.vhd:5' bound to instance 'rgb2grey' of component 'rgbconverter' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:77]
INFO: [Synth 8-638] synthesizing module 'rgbconverter' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/rgbconverter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'rgbconverter' (11#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/rgbconverter.vhd:12]
INFO: [Synth 8-3491] module 'shiftreg3' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftreg3.vhd:5' bound to instance 'sreg0' of component 'shiftreg3' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'shiftreg3' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftreg3.vhd:17]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/reg.vhd:5' bound to instance 'reg0' of component 'reg' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftreg3.vhd:35]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/reg.vhd:13]
INFO: [Synth 8-256] done synthesizing module '\reg ' (12#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/reg.vhd:13]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/reg.vhd:5' bound to instance 'regx' of component 'reg' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftreg3.vhd:39]
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/reg.vhd:5' bound to instance 'regx' of component 'reg' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftreg3.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'shiftreg3' (13#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftreg3.vhd:17]
INFO: [Synth 8-3491] module 'shiftreg3' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftreg3.vhd:5' bound to instance 'sregx' of component 'shiftreg3' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:96]
INFO: [Synth 8-3491] module 'shiftreg3' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftreg3.vhd:5' bound to instance 'sregx' of component 'shiftreg3' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:96]
	Parameter width bound to: 637 - type: integer 
INFO: [Synth 8-3491] module 'linebuffer' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/linebuffer.vhd:5' bound to instance 'lbx' of component 'linebuffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:111]
INFO: [Synth 8-638] synthesizing module 'linebuffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/linebuffer.vhd:16]
	Parameter width bound to: 637 - type: integer 
	Parameter width bound to: 637 - type: integer 
INFO: [Synth 8-3491] module 'frame_buffer' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd:5' bound to instance 'fb' of component 'frame_buffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/linebuffer.vhd:36]
INFO: [Synth 8-638] synthesizing module 'frame_buffer__parameterized3' [C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd:20]
	Parameter width bound to: 637 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frame_buffer__parameterized3' (13#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'linebuffer' (14#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/linebuffer.vhd:16]
	Parameter width bound to: 637 - type: integer 
INFO: [Synth 8-3491] module 'linebuffer' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/linebuffer.vhd:5' bound to instance 'lbx' of component 'linebuffer' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:111]
INFO: [Synth 8-3491] module 'sobel_filter' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/sobel_filter.vhd:5' bound to instance 'sobelx' of component 'sobel_filter' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sobel_filter' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/sobel_filter.vhd:18]
INFO: [Synth 8-3491] module 'Add2' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add2.vhd:5' bound to instance 'add01' of component 'Add2' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/sobel_filter.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Add2' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add2.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Add2' (15#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add2.vhd:13]
INFO: [Synth 8-3491] module 'Add2' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add2.vhd:5' bound to instance 'add02' of component 'Add2' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/sobel_filter.vhd:55]
INFO: [Synth 8-3491] module 'Add2' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add2.vhd:5' bound to instance 'add03' of component 'Add2' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/sobel_filter.vhd:61]
INFO: [Synth 8-3491] module 'Add3' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add3.vhd:5' bound to instance 'add04' of component 'Add3' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/sobel_filter.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Add3' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add3.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Add3' (16#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add3.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sobel_filter' (17#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/sobel_filter.vhd:18]
INFO: [Synth 8-3491] module 'sobel_filter' declared at 'C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/sobel_filter.vhd:5' bound to instance 'sobely' of component 'sobel_filter' [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'fullbuffer' (18#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ov7670_top' (19#1) [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:37]
WARNING: [Synth 8-3917] design ov7670_top has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 847.715 ; gain = 675.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 847.715 ; gain = 675.805
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 27 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670.xdc]
Finished Parsing XDC File [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1119.883 ; gain = 947.973
82 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.883 ; gain = 342.680
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add2.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add3.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/Add3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/clocking.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/debounce.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/dual_framebuffer.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/dual_framebuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/framebuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/fullbuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/i2c_sender.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/i2c_sender.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/linebuffer.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/linebuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_capture.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_capture.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_controller.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_registers.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_registers.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/ov7670_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/reg.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/rgbconverter.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/rgbconverter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftreg3.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftreg3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftregister.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/shiftregister.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/sobel_filter.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/sobel_filter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/tb_i2c_sender.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/tb_i2c_sender.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/tb_linebuffer.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/tb_linebuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/tb_ov7670_top.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/tb_ov7670_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/tb_sync.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.srcs/sources_1/new/tb_sync.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Julian/Desktop/SmartCam/ov7670/vga.vhd" into library xil_defaultlib [C:/Users/Julian/Desktop/SmartCam/ov7670/vga.vhd:1]
[Fri Nov 13 01:02:04 2015] Launched synth_2...
Run output will be captured here: C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2
[Fri Nov 13 01:02:59 2015] Launched impl_2...
Run output will be captured here: C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Fri Nov 13 01:12:08 2015] Launched impl_2...
Run output will be captured here: C:/Users/Julian/Desktop/SmartCam/ov7670/project_1/project_1.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 01:14:07 2015...
