-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\UZ_D_GaN_Inverter_reduced\UZ_D_GaN_ip_src_UZ_D_GaN_Inverter.vhd
-- Created: 2021-04-29 17:24:43
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1e-08
-- Target subsystem base rate: 1e-08
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- AXI_Gan_Temp_1_freq           ce_out        1e-08
-- AXI_Gan_Temp_1_hightime       ce_out        1e-08
-- AXI_Gan_Temp_1_lowtime        ce_out        1e-08
-- AXI_Gan_Temp_1_dutycyc        ce_out        1e-08
-- AXI_Gan_Temp_2_freq           ce_out        1e-08
-- AXI_Gan_Temp_2_hightime       ce_out        1e-08
-- AXI_Gan_Temp_2_lowtime        ce_out        1e-08
-- AXI_Gan_Temp_2_dutycyc        ce_out        1e-08
-- AXI_Gan_Temp_3_freq           ce_out        1e-08
-- AXI_Gan_Temp_3_hightime       ce_out        1e-08
-- AXI_Gan_Temp_3_lowtime        ce_out        1e-08
-- AXI_Gan_Temp_3_dutycyc        ce_out        1e-08
-- AXI_Gan_Temp_4_freq           ce_out        1e-08
-- AXI_Gan_Temp_4_hightime       ce_out        1e-08
-- AXI_Gan_Temp_4_lowtime        ce_out        1e-08
-- AXI_Gan_Temp_4_dutycyc        ce_out        1e-08
-- AXI_Gan_Temp_5_freq           ce_out        1e-08
-- AXI_Gan_Temp_5_hightime       ce_out        1e-08
-- AXI_Gan_Temp_5_lowtime        ce_out        1e-08
-- AXI_Gan_Temp_5_dutycyc        ce_out        1e-08
-- AXI_Gan_Temp_6_freq           ce_out        1e-08
-- AXI_Gan_Temp_6_hightime       ce_out        1e-08
-- AXI_Gan_Temp_6_lowtime        ce_out        1e-08
-- AXI_Gan_Temp_6_dutycyc        ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: UZ_D_GaN_ip_src_UZ_D_GaN_Inverter
-- Source Path: UZ_D_GaN_Inverter_reduced/UZ_D_GaN_Inverter
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY UZ_D_GaN_ip_src_UZ_D_GaN_Inverter IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        GaN_Temp1                         :   IN    std_logic;
        GaN_Temp2                         :   IN    std_logic;
        GaN_Temp3                         :   IN    std_logic;
        GaN_Temp4                         :   IN    std_logic;
        GaN_Temp5                         :   IN    std_logic;
        GaN_Temp6                         :   IN    std_logic;
        ce_out                            :   OUT   std_logic;
        AXI_Gan_Temp_1_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_1_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_1_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_1_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_Gan_Temp_2_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_2_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_2_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_2_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_Gan_Temp_3_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_3_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_3_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_3_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_Gan_Temp_4_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_4_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_4_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_4_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_Gan_Temp_5_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_5_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_5_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_5_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En24
        AXI_Gan_Temp_6_freq               :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_6_hightime           :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_6_lowtime            :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        AXI_Gan_Temp_6_dutycyc            :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En24
        );
END UZ_D_GaN_ip_src_UZ_D_GaN_Inverter;


ARCHITECTURE rtl OF UZ_D_GaN_ip_src_UZ_D_GaN_Inverter IS

  -- Component Declarations
  COMPONENT UZ_D_GaN_ip_src_PWMdutycycFreqDetection
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          PWMin                           :   IN    std_logic;
          AXI_freq                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
          AXI_hightime                    :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
          AXI_lowtime                     :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
          AXI_dutycyc                     :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En24
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : UZ_D_GaN_ip_src_PWMdutycycFreqDetection
    USE ENTITY work.UZ_D_GaN_ip_src_PWMdutycycFreqDetection(rtl);

  -- Signals
  SIGNAL AXI_freq                         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_hightime                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_lowtime                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_dutycyc                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_freq_1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_hightime_1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_lowtime_1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_dutycyc_1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_freq_2                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_hightime_2                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_lowtime_2                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_dutycyc_2                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_freq_3                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_hightime_3                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_lowtime_3                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_dutycyc_3                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_freq_4                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_hightime_4                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_lowtime_4                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_dutycyc_4                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_freq_5                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_hightime_5                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_lowtime_5                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_dutycyc_5                    : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_PWMdutycycFreqDetection : UZ_D_GaN_ip_src_PWMdutycycFreqDetection
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              PWMin => GaN_Temp1,
              AXI_freq => AXI_freq,  -- uint32
              AXI_hightime => AXI_hightime,  -- uint32
              AXI_lowtime => AXI_lowtime,  -- uint32
              AXI_dutycyc => AXI_dutycyc  -- sfix32_En24
              );

  u_PWMdutycycFreqDetection1 : UZ_D_GaN_ip_src_PWMdutycycFreqDetection
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              PWMin => GaN_Temp2,
              AXI_freq => AXI_freq_1,  -- uint32
              AXI_hightime => AXI_hightime_1,  -- uint32
              AXI_lowtime => AXI_lowtime_1,  -- uint32
              AXI_dutycyc => AXI_dutycyc_1  -- sfix32_En24
              );

  u_PWMdutycycFreqDetection2 : UZ_D_GaN_ip_src_PWMdutycycFreqDetection
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              PWMin => GaN_Temp3,
              AXI_freq => AXI_freq_2,  -- uint32
              AXI_hightime => AXI_hightime_2,  -- uint32
              AXI_lowtime => AXI_lowtime_2,  -- uint32
              AXI_dutycyc => AXI_dutycyc_2  -- sfix32_En24
              );

  u_PWMdutycycFreqDetection3 : UZ_D_GaN_ip_src_PWMdutycycFreqDetection
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              PWMin => GaN_Temp4,
              AXI_freq => AXI_freq_3,  -- uint32
              AXI_hightime => AXI_hightime_3,  -- uint32
              AXI_lowtime => AXI_lowtime_3,  -- uint32
              AXI_dutycyc => AXI_dutycyc_3  -- sfix32_En24
              );

  u_PWMdutycycFreqDetection4 : UZ_D_GaN_ip_src_PWMdutycycFreqDetection
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              PWMin => GaN_Temp5,
              AXI_freq => AXI_freq_4,  -- uint32
              AXI_hightime => AXI_hightime_4,  -- uint32
              AXI_lowtime => AXI_lowtime_4,  -- uint32
              AXI_dutycyc => AXI_dutycyc_4  -- sfix32_En24
              );

  u_PWMdutycycFreqDetection5 : UZ_D_GaN_ip_src_PWMdutycycFreqDetection
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              PWMin => GaN_Temp6,
              AXI_freq => AXI_freq_5,  -- uint32
              AXI_hightime => AXI_hightime_5,  -- uint32
              AXI_lowtime => AXI_lowtime_5,  -- uint32
              AXI_dutycyc => AXI_dutycyc_5  -- sfix32_En24
              );

  ce_out <= clk_enable;

  AXI_Gan_Temp_1_freq <= AXI_freq;

  AXI_Gan_Temp_1_hightime <= AXI_hightime;

  AXI_Gan_Temp_1_lowtime <= AXI_lowtime;

  AXI_Gan_Temp_1_dutycyc <= AXI_dutycyc;

  AXI_Gan_Temp_2_freq <= AXI_freq_1;

  AXI_Gan_Temp_2_hightime <= AXI_hightime_1;

  AXI_Gan_Temp_2_lowtime <= AXI_lowtime_1;

  AXI_Gan_Temp_2_dutycyc <= AXI_dutycyc_1;

  AXI_Gan_Temp_3_freq <= AXI_freq_2;

  AXI_Gan_Temp_3_hightime <= AXI_hightime_2;

  AXI_Gan_Temp_3_lowtime <= AXI_lowtime_2;

  AXI_Gan_Temp_3_dutycyc <= AXI_dutycyc_2;

  AXI_Gan_Temp_4_freq <= AXI_freq_3;

  AXI_Gan_Temp_4_hightime <= AXI_hightime_3;

  AXI_Gan_Temp_4_lowtime <= AXI_lowtime_3;

  AXI_Gan_Temp_4_dutycyc <= AXI_dutycyc_3;

  AXI_Gan_Temp_5_freq <= AXI_freq_4;

  AXI_Gan_Temp_5_hightime <= AXI_hightime_4;

  AXI_Gan_Temp_5_lowtime <= AXI_lowtime_4;

  AXI_Gan_Temp_5_dutycyc <= AXI_dutycyc_4;

  AXI_Gan_Temp_6_freq <= AXI_freq_5;

  AXI_Gan_Temp_6_hightime <= AXI_hightime_5;

  AXI_Gan_Temp_6_lowtime <= AXI_lowtime_5;

  AXI_Gan_Temp_6_dutycyc <= AXI_dutycyc_5;

END rtl;

