verilog work "pwm7bit.v"
verilog work "Clock_Divider.v"
verilog work "pid_trial.v"
verilog work "openloop7bit.vf"
verilog work "encoder_timed.v"
vhdl work "transmitter.vhd"
verilog work "speedforallmotors.v"
vhdl work "receiver.vhd"
verilog work "closed_loop.vf"
verilog work "ssl.vf"
