
Lab3_Excercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a04  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002b10  08002b10  00012b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b34  08002b34  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08002b34  08002b34  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b34  08002b34  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b34  08002b34  00012b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b38  08002b38  00012b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08002b3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  20000064  08002ba0  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000174  08002ba0  00020174  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY
 13 .debug_info   000089de  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d51  00000000  00000000  00028aae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ac0  00000000  00000000  0002a800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000818  00000000  00000000  0002b2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016cc8  00000000  00000000  0002bad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c3d8  00000000  00000000  000427a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00082632  00000000  00000000  0004eb78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000029f4  00000000  00000000  000d11ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  000d3ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08002af8 	.word	0x08002af8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08002af8 	.word	0x08002af8

0800014c <red_led_blinky>:
 *      Author: PC
 */

#include "blinky_led.h"

void red_led_blinky(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if(timer4_flag == 1) {
 8000150:	4b14      	ldr	r3, [pc, #80]	; (80001a4 <red_led_blinky+0x58>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d122      	bne.n	800019e <red_led_blinky+0x52>
		HAL_GPIO_TogglePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin);
 8000158:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800015c:	4812      	ldr	r0, [pc, #72]	; (80001a8 <red_led_blinky+0x5c>)
 800015e:	f001 fcc0 	bl	8001ae2 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 8000162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000166:	4810      	ldr	r0, [pc, #64]	; (80001a8 <red_led_blinky+0x5c>)
 8000168:	f001 fcbb 	bl	8001ae2 <HAL_GPIO_TogglePin>
		if(TIME_DURATION >= 100) {
 800016c:	4b0f      	ldr	r3, [pc, #60]	; (80001ac <red_led_blinky+0x60>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	2b63      	cmp	r3, #99	; 0x63
 8000172:	dd11      	ble.n	8000198 <red_led_blinky+0x4c>
			if(mode_led == 0) {
 8000174:	4b0e      	ldr	r3, [pc, #56]	; (80001b0 <red_led_blinky+0x64>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b00      	cmp	r3, #0
 800017a:	d103      	bne.n	8000184 <red_led_blinky+0x38>
				setTimer4(30);
 800017c:	201e      	movs	r0, #30
 800017e:	f001 f837 	bl	80011f0 <setTimer4>
 8000182:	e002      	b.n	800018a <red_led_blinky+0x3e>
			}
			else {
				setTimer4(20);
 8000184:	2014      	movs	r0, #20
 8000186:	f001 f833 	bl	80011f0 <setTimer4>
			}
			mode_led = 1 - mode_led;
 800018a:	4b09      	ldr	r3, [pc, #36]	; (80001b0 <red_led_blinky+0x64>)
 800018c:	681b      	ldr	r3, [r3, #0]
 800018e:	f1c3 0301 	rsb	r3, r3, #1
 8000192:	4a07      	ldr	r2, [pc, #28]	; (80001b0 <red_led_blinky+0x64>)
 8000194:	6013      	str	r3, [r2, #0]
		}
		else {
			setTimer4(25);
		}
	}
}
 8000196:	e002      	b.n	800019e <red_led_blinky+0x52>
			setTimer4(25);
 8000198:	2019      	movs	r0, #25
 800019a:	f001 f829 	bl	80011f0 <setTimer4>
}
 800019e:	bf00      	nop
 80001a0:	bd80      	pop	{r7, pc}
 80001a2:	bf00      	nop
 80001a4:	20000164 	.word	0x20000164
 80001a8:	40010800 	.word	0x40010800
 80001ac:	20000054 	.word	0x20000054
 80001b0:	200000a8 	.word	0x200000a8

080001b4 <amber_led_blinky>:

void amber_led_blinky(){
 80001b4:	b580      	push	{r7, lr}
 80001b6:	af00      	add	r7, sp, #0
	if(timer4_flag == 1) {
 80001b8:	4b14      	ldr	r3, [pc, #80]	; (800020c <amber_led_blinky+0x58>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	2b01      	cmp	r3, #1
 80001be:	d122      	bne.n	8000206 <amber_led_blinky+0x52>
		HAL_GPIO_TogglePin(LED_YELLOW_0_GPIO_Port, LED_YELLOW_0_Pin);
 80001c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001c4:	4812      	ldr	r0, [pc, #72]	; (8000210 <amber_led_blinky+0x5c>)
 80001c6:	f001 fc8c 	bl	8001ae2 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin);
 80001ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001ce:	4810      	ldr	r0, [pc, #64]	; (8000210 <amber_led_blinky+0x5c>)
 80001d0:	f001 fc87 	bl	8001ae2 <HAL_GPIO_TogglePin>
		if(TIME_DURATION >= 100) {
 80001d4:	4b0f      	ldr	r3, [pc, #60]	; (8000214 <amber_led_blinky+0x60>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	2b63      	cmp	r3, #99	; 0x63
 80001da:	dd11      	ble.n	8000200 <amber_led_blinky+0x4c>
			if(mode_led == 0) {
 80001dc:	4b0e      	ldr	r3, [pc, #56]	; (8000218 <amber_led_blinky+0x64>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d103      	bne.n	80001ec <amber_led_blinky+0x38>
				setTimer4(30);
 80001e4:	201e      	movs	r0, #30
 80001e6:	f001 f803 	bl	80011f0 <setTimer4>
 80001ea:	e002      	b.n	80001f2 <amber_led_blinky+0x3e>
			}
			else {
				setTimer4(20);
 80001ec:	2014      	movs	r0, #20
 80001ee:	f000 ffff 	bl	80011f0 <setTimer4>
			}
			mode_led = 1 - mode_led;
 80001f2:	4b09      	ldr	r3, [pc, #36]	; (8000218 <amber_led_blinky+0x64>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	f1c3 0301 	rsb	r3, r3, #1
 80001fa:	4a07      	ldr	r2, [pc, #28]	; (8000218 <amber_led_blinky+0x64>)
 80001fc:	6013      	str	r3, [r2, #0]
		}
		else {
			setTimer4(25);
		}
	}
}
 80001fe:	e002      	b.n	8000206 <amber_led_blinky+0x52>
			setTimer4(25);
 8000200:	2019      	movs	r0, #25
 8000202:	f000 fff5 	bl	80011f0 <setTimer4>
}
 8000206:	bf00      	nop
 8000208:	bd80      	pop	{r7, pc}
 800020a:	bf00      	nop
 800020c:	20000164 	.word	0x20000164
 8000210:	40010800 	.word	0x40010800
 8000214:	20000054 	.word	0x20000054
 8000218:	200000a8 	.word	0x200000a8

0800021c <green_led_blinky>:

void green_led_blinky(){
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
	if(timer4_flag == 1) {
 8000220:	4b14      	ldr	r3, [pc, #80]	; (8000274 <green_led_blinky+0x58>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	2b01      	cmp	r3, #1
 8000226:	d122      	bne.n	800026e <green_led_blinky+0x52>
		HAL_GPIO_TogglePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin);
 8000228:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800022c:	4812      	ldr	r0, [pc, #72]	; (8000278 <green_led_blinky+0x5c>)
 800022e:	f001 fc58 	bl	8001ae2 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 8000232:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000236:	4810      	ldr	r0, [pc, #64]	; (8000278 <green_led_blinky+0x5c>)
 8000238:	f001 fc53 	bl	8001ae2 <HAL_GPIO_TogglePin>
		if(TIME_DURATION >= 100) {
 800023c:	4b0f      	ldr	r3, [pc, #60]	; (800027c <green_led_blinky+0x60>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	2b63      	cmp	r3, #99	; 0x63
 8000242:	dd11      	ble.n	8000268 <green_led_blinky+0x4c>
			if(mode_led == 0) {
 8000244:	4b0e      	ldr	r3, [pc, #56]	; (8000280 <green_led_blinky+0x64>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	2b00      	cmp	r3, #0
 800024a:	d103      	bne.n	8000254 <green_led_blinky+0x38>
				setTimer4(30);
 800024c:	201e      	movs	r0, #30
 800024e:	f000 ffcf 	bl	80011f0 <setTimer4>
 8000252:	e002      	b.n	800025a <green_led_blinky+0x3e>
			}
			else {
				setTimer4(20);
 8000254:	2014      	movs	r0, #20
 8000256:	f000 ffcb 	bl	80011f0 <setTimer4>
			}
			mode_led = 1 - mode_led;
 800025a:	4b09      	ldr	r3, [pc, #36]	; (8000280 <green_led_blinky+0x64>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	f1c3 0301 	rsb	r3, r3, #1
 8000262:	4a07      	ldr	r2, [pc, #28]	; (8000280 <green_led_blinky+0x64>)
 8000264:	6013      	str	r3, [r2, #0]
		}
		else {
			setTimer4(25);
		}
	}
}
 8000266:	e002      	b.n	800026e <green_led_blinky+0x52>
			setTimer4(25);
 8000268:	2019      	movs	r0, #25
 800026a:	f000 ffc1 	bl	80011f0 <setTimer4>
}
 800026e:	bf00      	nop
 8000270:	bd80      	pop	{r7, pc}
 8000272:	bf00      	nop
 8000274:	20000164 	.word	0x20000164
 8000278:	40010800 	.word	0x40010800
 800027c:	20000054 	.word	0x20000054
 8000280:	200000a8 	.word	0x200000a8

08000284 <readButton>:

int button1_flag = 0;
int button2_flag = 0;
int button3_flag = 0;

GPIO_PinState readButton(int index) {
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
	if(index == 1) return HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	2b01      	cmp	r3, #1
 8000290:	d105      	bne.n	800029e <readButton+0x1a>
 8000292:	2101      	movs	r1, #1
 8000294:	480d      	ldr	r0, [pc, #52]	; (80002cc <readButton+0x48>)
 8000296:	f001 fbf5 	bl	8001a84 <HAL_GPIO_ReadPin>
 800029a:	4603      	mov	r3, r0
 800029c:	e012      	b.n	80002c4 <readButton+0x40>
	else if(index == 2) return HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	2b02      	cmp	r3, #2
 80002a2:	d105      	bne.n	80002b0 <readButton+0x2c>
 80002a4:	2102      	movs	r1, #2
 80002a6:	4809      	ldr	r0, [pc, #36]	; (80002cc <readButton+0x48>)
 80002a8:	f001 fbec 	bl	8001a84 <HAL_GPIO_ReadPin>
 80002ac:	4603      	mov	r3, r0
 80002ae:	e009      	b.n	80002c4 <readButton+0x40>
	else if(index == 3) return HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2b03      	cmp	r3, #3
 80002b4:	d105      	bne.n	80002c2 <readButton+0x3e>
 80002b6:	2104      	movs	r1, #4
 80002b8:	4804      	ldr	r0, [pc, #16]	; (80002cc <readButton+0x48>)
 80002ba:	f001 fbe3 	bl	8001a84 <HAL_GPIO_ReadPin>
 80002be:	4603      	mov	r3, r0
 80002c0:	e000      	b.n	80002c4 <readButton+0x40>
	else return GPIO_PIN_SET;
 80002c2:	2301      	movs	r3, #1
}
 80002c4:	4618      	mov	r0, r3
 80002c6:	3708      	adds	r7, #8
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40010c00 	.word	0x40010c00

080002d0 <isButton1Pressed>:

int isButton1Pressed() {
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
	if(button1_flag == 1) {
 80002d4:	4b06      	ldr	r3, [pc, #24]	; (80002f0 <isButton1Pressed+0x20>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	2b01      	cmp	r3, #1
 80002da:	d104      	bne.n	80002e6 <isButton1Pressed+0x16>
		button1_flag = 0;
 80002dc:	4b04      	ldr	r3, [pc, #16]	; (80002f0 <isButton1Pressed+0x20>)
 80002de:	2200      	movs	r2, #0
 80002e0:	601a      	str	r2, [r3, #0]
		return 1;
 80002e2:	2301      	movs	r3, #1
 80002e4:	e000      	b.n	80002e8 <isButton1Pressed+0x18>
	}
	return 0;
 80002e6:	2300      	movs	r3, #0
}
 80002e8:	4618      	mov	r0, r3
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr
 80002f0:	2000009c 	.word	0x2000009c

080002f4 <isButton2Pressed>:

int isButton2Pressed() {
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
	if(button2_flag == 1) {
 80002f8:	4b06      	ldr	r3, [pc, #24]	; (8000314 <isButton2Pressed+0x20>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	2b01      	cmp	r3, #1
 80002fe:	d104      	bne.n	800030a <isButton2Pressed+0x16>
		button2_flag = 0;
 8000300:	4b04      	ldr	r3, [pc, #16]	; (8000314 <isButton2Pressed+0x20>)
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
		return 1;
 8000306:	2301      	movs	r3, #1
 8000308:	e000      	b.n	800030c <isButton2Pressed+0x18>
	}
	return 0;
 800030a:	2300      	movs	r3, #0
}
 800030c:	4618      	mov	r0, r3
 800030e:	46bd      	mov	sp, r7
 8000310:	bc80      	pop	{r7}
 8000312:	4770      	bx	lr
 8000314:	200000a0 	.word	0x200000a0

08000318 <isButton3Pressed>:

int isButton3Pressed() {
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0
	if(button3_flag == 1) {
 800031c:	4b06      	ldr	r3, [pc, #24]	; (8000338 <isButton3Pressed+0x20>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	2b01      	cmp	r3, #1
 8000322:	d104      	bne.n	800032e <isButton3Pressed+0x16>
		button3_flag = 0;
 8000324:	4b04      	ldr	r3, [pc, #16]	; (8000338 <isButton3Pressed+0x20>)
 8000326:	2200      	movs	r2, #0
 8000328:	601a      	str	r2, [r3, #0]
		return 1;
 800032a:	2301      	movs	r3, #1
 800032c:	e000      	b.n	8000330 <isButton3Pressed+0x18>
	}
	return 0;
 800032e:	2300      	movs	r3, #0
}
 8000330:	4618      	mov	r0, r3
 8000332:	46bd      	mov	sp, r7
 8000334:	bc80      	pop	{r7}
 8000336:	4770      	bx	lr
 8000338:	200000a4 	.word	0x200000a4

0800033c <subKeyProcess1>:

void subKeyProcess1(){
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
	//TODO
	button1_flag = 1;
 8000340:	4b03      	ldr	r3, [pc, #12]	; (8000350 <subKeyProcess1+0x14>)
 8000342:	2201      	movs	r2, #1
 8000344:	601a      	str	r2, [r3, #0]
}
 8000346:	bf00      	nop
 8000348:	46bd      	mov	sp, r7
 800034a:	bc80      	pop	{r7}
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	2000009c 	.word	0x2000009c

08000354 <subKeyProcess2>:

void subKeyProcess2(){
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
	//TODO
	button2_flag = 1;
 8000358:	4b03      	ldr	r3, [pc, #12]	; (8000368 <subKeyProcess2+0x14>)
 800035a:	2201      	movs	r2, #1
 800035c:	601a      	str	r2, [r3, #0]
}
 800035e:	bf00      	nop
 8000360:	46bd      	mov	sp, r7
 8000362:	bc80      	pop	{r7}
 8000364:	4770      	bx	lr
 8000366:	bf00      	nop
 8000368:	200000a0 	.word	0x200000a0

0800036c <subKeyProcess3>:

void subKeyProcess3(){
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
	//TODO
	button3_flag = 1;
 8000370:	4b03      	ldr	r3, [pc, #12]	; (8000380 <subKeyProcess3+0x14>)
 8000372:	2201      	movs	r2, #1
 8000374:	601a      	str	r2, [r3, #0]
}
 8000376:	bf00      	nop
 8000378:	46bd      	mov	sp, r7
 800037a:	bc80      	pop	{r7}
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	200000a4 	.word	0x200000a4

08000384 <getKeyInput>:

void getKeyInput() {
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
	for(int i=0; i<NO_OF_BUTTONS; i++) {
 800038a:	2300      	movs	r3, #0
 800038c:	607b      	str	r3, [r7, #4]
 800038e:	e089      	b.n	80004a4 <getKeyInput+0x120>
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000390:	4a49      	ldr	r2, [pc, #292]	; (80004b8 <getKeyInput+0x134>)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4413      	add	r3, r2
 8000396:	7819      	ldrb	r1, [r3, #0]
 8000398:	4a48      	ldr	r2, [pc, #288]	; (80004bc <getKeyInput+0x138>)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4413      	add	r3, r2
 800039e:	460a      	mov	r2, r1
 80003a0:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 80003a2:	4a47      	ldr	r2, [pc, #284]	; (80004c0 <getKeyInput+0x13c>)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	4413      	add	r3, r2
 80003a8:	7819      	ldrb	r1, [r3, #0]
 80003aa:	4a43      	ldr	r2, [pc, #268]	; (80004b8 <getKeyInput+0x134>)
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	4413      	add	r3, r2
 80003b0:	460a      	mov	r2, r1
 80003b2:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = readButton(i+1);
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	3301      	adds	r3, #1
 80003b8:	4618      	mov	r0, r3
 80003ba:	f7ff ff63 	bl	8000284 <readButton>
 80003be:	4603      	mov	r3, r0
 80003c0:	4619      	mov	r1, r3
 80003c2:	4a3f      	ldr	r2, [pc, #252]	; (80004c0 <getKeyInput+0x13c>)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	4413      	add	r3, r2
 80003c8:	460a      	mov	r2, r1
 80003ca:	701a      	strb	r2, [r3, #0]

		if((debounceButtonBuffer1[i]==debounceButtonBuffer2[i]) && (debounceButtonBuffer1[i]==debounceButtonBuffer3[i])) {
 80003cc:	4a3c      	ldr	r2, [pc, #240]	; (80004c0 <getKeyInput+0x13c>)
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4413      	add	r3, r2
 80003d2:	781a      	ldrb	r2, [r3, #0]
 80003d4:	4938      	ldr	r1, [pc, #224]	; (80004b8 <getKeyInput+0x134>)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	440b      	add	r3, r1
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	429a      	cmp	r2, r3
 80003de:	d15e      	bne.n	800049e <getKeyInput+0x11a>
 80003e0:	4a37      	ldr	r2, [pc, #220]	; (80004c0 <getKeyInput+0x13c>)
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	4413      	add	r3, r2
 80003e6:	781a      	ldrb	r2, [r3, #0]
 80003e8:	4934      	ldr	r1, [pc, #208]	; (80004bc <getKeyInput+0x138>)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	440b      	add	r3, r1
 80003ee:	781b      	ldrb	r3, [r3, #0]
 80003f0:	429a      	cmp	r2, r3
 80003f2:	d154      	bne.n	800049e <getKeyInput+0x11a>
			if(buttonBuffer[i] != debounceButtonBuffer1[i]) {
 80003f4:	4a33      	ldr	r2, [pc, #204]	; (80004c4 <getKeyInput+0x140>)
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	4413      	add	r3, r2
 80003fa:	781a      	ldrb	r2, [r3, #0]
 80003fc:	4930      	ldr	r1, [pc, #192]	; (80004c0 <getKeyInput+0x13c>)
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	440b      	add	r3, r1
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	429a      	cmp	r2, r3
 8000406:	d02b      	beq.n	8000460 <getKeyInput+0xdc>
				buttonBuffer[i] = debounceButtonBuffer1[i];
 8000408:	4a2d      	ldr	r2, [pc, #180]	; (80004c0 <getKeyInput+0x13c>)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	4413      	add	r3, r2
 800040e:	7819      	ldrb	r1, [r3, #0]
 8000410:	4a2c      	ldr	r2, [pc, #176]	; (80004c4 <getKeyInput+0x140>)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	4413      	add	r3, r2
 8000416:	460a      	mov	r2, r1
 8000418:	701a      	strb	r2, [r3, #0]
				if(debounceButtonBuffer1[i] == PRESSED_STATE) {
 800041a:	4a29      	ldr	r2, [pc, #164]	; (80004c0 <getKeyInput+0x13c>)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	4413      	add	r3, r2
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	2b00      	cmp	r3, #0
 8000424:	d13b      	bne.n	800049e <getKeyInput+0x11a>
					switch (i) {
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2b02      	cmp	r3, #2
 800042a:	d00f      	beq.n	800044c <getKeyInput+0xc8>
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	2b02      	cmp	r3, #2
 8000430:	dc0f      	bgt.n	8000452 <getKeyInput+0xce>
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	2b00      	cmp	r3, #0
 8000436:	d003      	beq.n	8000440 <getKeyInput+0xbc>
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2b01      	cmp	r3, #1
 800043c:	d003      	beq.n	8000446 <getKeyInput+0xc2>
						break;
					case 2:
						subKeyProcess3();
						break;
					default:
						break;
 800043e:	e008      	b.n	8000452 <getKeyInput+0xce>
						subKeyProcess1();
 8000440:	f7ff ff7c 	bl	800033c <subKeyProcess1>
						break;
 8000444:	e006      	b.n	8000454 <getKeyInput+0xd0>
						subKeyProcess2();
 8000446:	f7ff ff85 	bl	8000354 <subKeyProcess2>
						break;
 800044a:	e003      	b.n	8000454 <getKeyInput+0xd0>
						subKeyProcess3();
 800044c:	f7ff ff8e 	bl	800036c <subKeyProcess3>
						break;
 8000450:	e000      	b.n	8000454 <getKeyInput+0xd0>
						break;
 8000452:	bf00      	nop
					}
					counterForButtonPressed1s[i] = 100;
 8000454:	4a1c      	ldr	r2, [pc, #112]	; (80004c8 <getKeyInput+0x144>)
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	2164      	movs	r1, #100	; 0x64
 800045a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800045e:	e01e      	b.n	800049e <getKeyInput+0x11a>
				}
			}
			else {
				counterForButtonPressed1s[i]--;
 8000460:	4a19      	ldr	r2, [pc, #100]	; (80004c8 <getKeyInput+0x144>)
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000468:	3b01      	subs	r3, #1
 800046a:	b299      	uxth	r1, r3
 800046c:	4a16      	ldr	r2, [pc, #88]	; (80004c8 <getKeyInput+0x144>)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(counterForButtonPressed1s[i] == 0) {
 8000474:	4a14      	ldr	r2, [pc, #80]	; (80004c8 <getKeyInput+0x144>)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800047c:	2b00      	cmp	r3, #0
 800047e:	d10e      	bne.n	800049e <getKeyInput+0x11a>
					counterForButtonPressed1s[i] = 100;
 8000480:	4a11      	ldr	r2, [pc, #68]	; (80004c8 <getKeyInput+0x144>)
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	2164      	movs	r1, #100	; 0x64
 8000486:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					flagForButtonPressed1s[i] = 1;
 800048a:	4a10      	ldr	r2, [pc, #64]	; (80004cc <getKeyInput+0x148>)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	4413      	add	r3, r2
 8000490:	2201      	movs	r2, #1
 8000492:	701a      	strb	r2, [r3, #0]
					buttonBuffer[i] = NORMAL_STATE;
 8000494:	4a0b      	ldr	r2, [pc, #44]	; (80004c4 <getKeyInput+0x140>)
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4413      	add	r3, r2
 800049a:	2201      	movs	r2, #1
 800049c:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<NO_OF_BUTTONS; i++) {
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	3301      	adds	r3, #1
 80004a2:	607b      	str	r3, [r7, #4]
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	2b02      	cmp	r3, #2
 80004a8:	f77f af72 	ble.w	8000390 <getKeyInput+0xc>
				}
			}
		}
	}
}
 80004ac:	bf00      	nop
 80004ae:	bf00      	nop
 80004b0:	3708      	adds	r7, #8
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	20000088 	.word	0x20000088
 80004bc:	2000008c 	.word	0x2000008c
 80004c0:	20000084 	.word	0x20000084
 80004c4:	20000080 	.word	0x20000080
 80004c8:	20000094 	.word	0x20000094
 80004cc:	20000090 	.word	0x20000090

080004d0 <enable7SEG>:

#include "display7SEG.h"
int led7SEG_buffer[] = {0, 5, 0, 3};
char AnodeNumber[] = {0xC0,0xF9,0xA4,0xB0,0x99,0x92,0x82,0xF8,0x80,0x90,0x80}; //0 - 9,dp

void enable7SEG(int num) {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, num==0?RESET:SET);
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	bf14      	ite	ne
 80004de:	2301      	movne	r3, #1
 80004e0:	2300      	moveq	r3, #0
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	461a      	mov	r2, r3
 80004e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004ea:	4815      	ldr	r0, [pc, #84]	; (8000540 <enable7SEG+0x70>)
 80004ec:	f001 fae1 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, num==1?RESET:SET);
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	2b01      	cmp	r3, #1
 80004f4:	bf14      	ite	ne
 80004f6:	2301      	movne	r3, #1
 80004f8:	2300      	moveq	r3, #0
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	461a      	mov	r2, r3
 80004fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000502:	480f      	ldr	r0, [pc, #60]	; (8000540 <enable7SEG+0x70>)
 8000504:	f001 fad5 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, num==2?RESET:SET);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2b02      	cmp	r3, #2
 800050c:	bf14      	ite	ne
 800050e:	2301      	movne	r3, #1
 8000510:	2300      	moveq	r3, #0
 8000512:	b2db      	uxtb	r3, r3
 8000514:	461a      	mov	r2, r3
 8000516:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800051a:	4809      	ldr	r0, [pc, #36]	; (8000540 <enable7SEG+0x70>)
 800051c:	f001 fac9 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, num==3?RESET:SET);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2b03      	cmp	r3, #3
 8000524:	bf14      	ite	ne
 8000526:	2301      	movne	r3, #1
 8000528:	2300      	moveq	r3, #0
 800052a:	b2db      	uxtb	r3, r3
 800052c:	461a      	mov	r2, r3
 800052e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000532:	4803      	ldr	r0, [pc, #12]	; (8000540 <enable7SEG+0x70>)
 8000534:	f001 fabd 	bl	8001ab2 <HAL_GPIO_WritePin>
}
 8000538:	bf00      	nop
 800053a:	3708      	adds	r7, #8
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	40010c00 	.word	0x40010c00

08000544 <display7SEG>:

void display7SEG(int num) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	if((num<0) || (num>9)) num=0;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	2b00      	cmp	r3, #0
 8000550:	db02      	blt.n	8000558 <display7SEG+0x14>
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2b09      	cmp	r3, #9
 8000556:	dd01      	ble.n	800055c <display7SEG+0x18>
 8000558:	2300      	movs	r3, #0
 800055a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, AnodeNumber[num]&0x01?SET:RESET);
 800055c:	4a31      	ldr	r2, [pc, #196]	; (8000624 <display7SEG+0xe0>)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4413      	add	r3, r2
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	f003 0301 	and.w	r3, r3, #1
 8000568:	b2db      	uxtb	r3, r3
 800056a:	461a      	mov	r2, r3
 800056c:	2101      	movs	r1, #1
 800056e:	482e      	ldr	r0, [pc, #184]	; (8000628 <display7SEG+0xe4>)
 8000570:	f001 fa9f 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, AnodeNumber[num]&0x02?SET:RESET);
 8000574:	4a2b      	ldr	r2, [pc, #172]	; (8000624 <display7SEG+0xe0>)
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	4413      	add	r3, r2
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	105b      	asrs	r3, r3, #1
 800057e:	b2db      	uxtb	r3, r3
 8000580:	f003 0301 	and.w	r3, r3, #1
 8000584:	b2db      	uxtb	r3, r3
 8000586:	461a      	mov	r2, r3
 8000588:	2102      	movs	r1, #2
 800058a:	4827      	ldr	r0, [pc, #156]	; (8000628 <display7SEG+0xe4>)
 800058c:	f001 fa91 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, AnodeNumber[num]&0x04?SET:RESET);
 8000590:	4a24      	ldr	r2, [pc, #144]	; (8000624 <display7SEG+0xe0>)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4413      	add	r3, r2
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	109b      	asrs	r3, r3, #2
 800059a:	b2db      	uxtb	r3, r3
 800059c:	f003 0301 	and.w	r3, r3, #1
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	461a      	mov	r2, r3
 80005a4:	2104      	movs	r1, #4
 80005a6:	4820      	ldr	r0, [pc, #128]	; (8000628 <display7SEG+0xe4>)
 80005a8:	f001 fa83 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, AnodeNumber[num]&0x08?SET:RESET);
 80005ac:	4a1d      	ldr	r2, [pc, #116]	; (8000624 <display7SEG+0xe0>)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4413      	add	r3, r2
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	10db      	asrs	r3, r3, #3
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	461a      	mov	r2, r3
 80005c0:	2108      	movs	r1, #8
 80005c2:	4819      	ldr	r0, [pc, #100]	; (8000628 <display7SEG+0xe4>)
 80005c4:	f001 fa75 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, AnodeNumber[num]&0x10?SET:RESET);
 80005c8:	4a16      	ldr	r2, [pc, #88]	; (8000624 <display7SEG+0xe0>)
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4413      	add	r3, r2
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	111b      	asrs	r3, r3, #4
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	461a      	mov	r2, r3
 80005dc:	2110      	movs	r1, #16
 80005de:	4812      	ldr	r0, [pc, #72]	; (8000628 <display7SEG+0xe4>)
 80005e0:	f001 fa67 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, AnodeNumber[num]&0x20?SET:RESET);
 80005e4:	4a0f      	ldr	r2, [pc, #60]	; (8000624 <display7SEG+0xe0>)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4413      	add	r3, r2
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	115b      	asrs	r3, r3, #5
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	461a      	mov	r2, r3
 80005f8:	2120      	movs	r1, #32
 80005fa:	480b      	ldr	r0, [pc, #44]	; (8000628 <display7SEG+0xe4>)
 80005fc:	f001 fa59 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, AnodeNumber[num]&0x40?SET:RESET);
 8000600:	4a08      	ldr	r2, [pc, #32]	; (8000624 <display7SEG+0xe0>)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4413      	add	r3, r2
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	119b      	asrs	r3, r3, #6
 800060a:	b2db      	uxtb	r3, r3
 800060c:	f003 0301 	and.w	r3, r3, #1
 8000610:	b2db      	uxtb	r3, r3
 8000612:	461a      	mov	r2, r3
 8000614:	2140      	movs	r1, #64	; 0x40
 8000616:	4804      	ldr	r0, [pc, #16]	; (8000628 <display7SEG+0xe4>)
 8000618:	f001 fa4b 	bl	8001ab2 <HAL_GPIO_WritePin>

}
 800061c:	bf00      	nop
 800061e:	3708      	adds	r7, #8
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000010 	.word	0x20000010
 8000628:	40010800 	.word	0x40010800

0800062c <updateBuffer7SEG>:

void updateBuffer7SEG(int value1, int value2) {
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	6039      	str	r1, [r7, #0]
	led7SEG_buffer[0] = value1/10;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4a18      	ldr	r2, [pc, #96]	; (800069c <updateBuffer7SEG+0x70>)
 800063a:	fb82 1203 	smull	r1, r2, r2, r3
 800063e:	1092      	asrs	r2, r2, #2
 8000640:	17db      	asrs	r3, r3, #31
 8000642:	1ad3      	subs	r3, r2, r3
 8000644:	4a16      	ldr	r2, [pc, #88]	; (80006a0 <updateBuffer7SEG+0x74>)
 8000646:	6013      	str	r3, [r2, #0]
	led7SEG_buffer[1] = value1%10;
 8000648:	6879      	ldr	r1, [r7, #4]
 800064a:	4b14      	ldr	r3, [pc, #80]	; (800069c <updateBuffer7SEG+0x70>)
 800064c:	fb83 2301 	smull	r2, r3, r3, r1
 8000650:	109a      	asrs	r2, r3, #2
 8000652:	17cb      	asrs	r3, r1, #31
 8000654:	1ad2      	subs	r2, r2, r3
 8000656:	4613      	mov	r3, r2
 8000658:	009b      	lsls	r3, r3, #2
 800065a:	4413      	add	r3, r2
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	1aca      	subs	r2, r1, r3
 8000660:	4b0f      	ldr	r3, [pc, #60]	; (80006a0 <updateBuffer7SEG+0x74>)
 8000662:	605a      	str	r2, [r3, #4]
	led7SEG_buffer[2] = value2/10;
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	4a0d      	ldr	r2, [pc, #52]	; (800069c <updateBuffer7SEG+0x70>)
 8000668:	fb82 1203 	smull	r1, r2, r2, r3
 800066c:	1092      	asrs	r2, r2, #2
 800066e:	17db      	asrs	r3, r3, #31
 8000670:	1ad3      	subs	r3, r2, r3
 8000672:	4a0b      	ldr	r2, [pc, #44]	; (80006a0 <updateBuffer7SEG+0x74>)
 8000674:	6093      	str	r3, [r2, #8]
	led7SEG_buffer[3] = value2%10;
 8000676:	6839      	ldr	r1, [r7, #0]
 8000678:	4b08      	ldr	r3, [pc, #32]	; (800069c <updateBuffer7SEG+0x70>)
 800067a:	fb83 2301 	smull	r2, r3, r3, r1
 800067e:	109a      	asrs	r2, r3, #2
 8000680:	17cb      	asrs	r3, r1, #31
 8000682:	1ad2      	subs	r2, r2, r3
 8000684:	4613      	mov	r3, r2
 8000686:	009b      	lsls	r3, r3, #2
 8000688:	4413      	add	r3, r2
 800068a:	005b      	lsls	r3, r3, #1
 800068c:	1aca      	subs	r2, r1, r3
 800068e:	4b04      	ldr	r3, [pc, #16]	; (80006a0 <updateBuffer7SEG+0x74>)
 8000690:	60da      	str	r2, [r3, #12]
}
 8000692:	bf00      	nop
 8000694:	370c      	adds	r7, #12
 8000696:	46bd      	mov	sp, r7
 8000698:	bc80      	pop	{r7}
 800069a:	4770      	bx	lr
 800069c:	66666667 	.word	0x66666667
 80006a0:	20000000 	.word	0x20000000

080006a4 <scan7SEG>:

void scan7SEG() {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
	if(index_7SEG == -1) {
 80006a8:	4b26      	ldr	r3, [pc, #152]	; (8000744 <scan7SEG+0xa0>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006b0:	d126      	bne.n	8000700 <scan7SEG+0x5c>
		updateBuffer7SEG(RED_TIME, GREEN_TIME);
 80006b2:	4b25      	ldr	r3, [pc, #148]	; (8000748 <scan7SEG+0xa4>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a25      	ldr	r2, [pc, #148]	; (800074c <scan7SEG+0xa8>)
 80006b8:	6812      	ldr	r2, [r2, #0]
 80006ba:	4611      	mov	r1, r2
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff ffb5 	bl	800062c <updateBuffer7SEG>
		HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, GPIO_PIN_SET);
 80006c2:	2201      	movs	r2, #1
 80006c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006c8:	4821      	ldr	r0, [pc, #132]	; (8000750 <scan7SEG+0xac>)
 80006ca:	f001 f9f2 	bl	8001ab2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, GPIO_PIN_SET);
 80006ce:	2201      	movs	r2, #1
 80006d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006d4:	481e      	ldr	r0, [pc, #120]	; (8000750 <scan7SEG+0xac>)
 80006d6:	f001 f9ec 	bl	8001ab2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, GPIO_PIN_SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006e0:	481b      	ldr	r0, [pc, #108]	; (8000750 <scan7SEG+0xac>)
 80006e2:	f001 f9e6 	bl	8001ab2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, GPIO_PIN_SET);
 80006e6:	2201      	movs	r2, #1
 80006e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006ec:	4818      	ldr	r0, [pc, #96]	; (8000750 <scan7SEG+0xac>)
 80006ee:	f001 f9e0 	bl	8001ab2 <HAL_GPIO_WritePin>
		index_7SEG = 0;
 80006f2:	4b14      	ldr	r3, [pc, #80]	; (8000744 <scan7SEG+0xa0>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
		setTimer5(5);
 80006f8:	2005      	movs	r0, #5
 80006fa:	f000 fd97 	bl	800122c <setTimer5>
		if(index_7SEG >= 4) index_7SEG = 0;
		enable7SEG(index_7SEG);
		display7SEG(led7SEG_buffer[index_7SEG]);

	}
}
 80006fe:	e01f      	b.n	8000740 <scan7SEG+0x9c>
		if(timer5_flag == 1) {
 8000700:	4b14      	ldr	r3, [pc, #80]	; (8000754 <scan7SEG+0xb0>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	2b01      	cmp	r3, #1
 8000706:	d107      	bne.n	8000718 <scan7SEG+0x74>
			index_7SEG++;
 8000708:	4b0e      	ldr	r3, [pc, #56]	; (8000744 <scan7SEG+0xa0>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	3301      	adds	r3, #1
 800070e:	4a0d      	ldr	r2, [pc, #52]	; (8000744 <scan7SEG+0xa0>)
 8000710:	6013      	str	r3, [r2, #0]
			setTimer5(5);
 8000712:	2005      	movs	r0, #5
 8000714:	f000 fd8a 	bl	800122c <setTimer5>
		if(index_7SEG >= 4) index_7SEG = 0;
 8000718:	4b0a      	ldr	r3, [pc, #40]	; (8000744 <scan7SEG+0xa0>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2b03      	cmp	r3, #3
 800071e:	dd02      	ble.n	8000726 <scan7SEG+0x82>
 8000720:	4b08      	ldr	r3, [pc, #32]	; (8000744 <scan7SEG+0xa0>)
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
		enable7SEG(index_7SEG);
 8000726:	4b07      	ldr	r3, [pc, #28]	; (8000744 <scan7SEG+0xa0>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff fed0 	bl	80004d0 <enable7SEG>
		display7SEG(led7SEG_buffer[index_7SEG]);
 8000730:	4b04      	ldr	r3, [pc, #16]	; (8000744 <scan7SEG+0xa0>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a08      	ldr	r2, [pc, #32]	; (8000758 <scan7SEG+0xb4>)
 8000736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff02 	bl	8000544 <display7SEG>
}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}
 8000744:	2000001c 	.word	0x2000001c
 8000748:	20000038 	.word	0x20000038
 800074c:	20000040 	.word	0x20000040
 8000750:	40010c00 	.word	0x40010c00
 8000754:	2000016c 	.word	0x2000016c
 8000758:	20000000 	.word	0x20000000

0800075c <saveNormalTime>:
//use timer2 for main_fsm
//use timer4 for blinking led

//Saves Normal Mode time variables before switching to Mode 2,3,4
//used when time adjustment is not satisfactory
void saveNormalTime() {
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
	PRE_NORMAL_RED_TIME = RED_TIME;
 8000760:	4b09      	ldr	r3, [pc, #36]	; (8000788 <saveNormalTime+0x2c>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a09      	ldr	r2, [pc, #36]	; (800078c <saveNormalTime+0x30>)
 8000766:	6013      	str	r3, [r2, #0]
	RED_OLD_TIME = RED_TIME;
 8000768:	4b07      	ldr	r3, [pc, #28]	; (8000788 <saveNormalTime+0x2c>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a08      	ldr	r2, [pc, #32]	; (8000790 <saveNormalTime+0x34>)
 800076e:	6013      	str	r3, [r2, #0]
	PRE_NORMAL_AMBER_TIME = AMBER_TIME;
 8000770:	4b08      	ldr	r3, [pc, #32]	; (8000794 <saveNormalTime+0x38>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a08      	ldr	r2, [pc, #32]	; (8000798 <saveNormalTime+0x3c>)
 8000776:	6013      	str	r3, [r2, #0]
	PRE_NORMAL_GREEN_TIME = GREEN_TIME;
 8000778:	4b08      	ldr	r3, [pc, #32]	; (800079c <saveNormalTime+0x40>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a08      	ldr	r2, [pc, #32]	; (80007a0 <saveNormalTime+0x44>)
 800077e:	6013      	str	r3, [r2, #0]
}
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	bc80      	pop	{r7}
 8000786:	4770      	bx	lr
 8000788:	20000038 	.word	0x20000038
 800078c:	20000020 	.word	0x20000020
 8000790:	2000002c 	.word	0x2000002c
 8000794:	2000003c 	.word	0x2000003c
 8000798:	20000024 	.word	0x20000024
 800079c:	20000040 	.word	0x20000040
 80007a0:	20000028 	.word	0x20000028

080007a4 <normalToMode2>:

void normalToMode2() {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	clearAllLed();
 80007a8:	f000 fb3a 	bl	8000e20 <clearAllLed>
	setTimer4(25);
 80007ac:	2019      	movs	r0, #25
 80007ae:	f000 fd1f 	bl	80011f0 <setTimer4>
	status = INC_RED;
 80007b2:	4b03      	ldr	r3, [pc, #12]	; (80007c0 <normalToMode2+0x1c>)
 80007b4:	2206      	movs	r2, #6
 80007b6:	601a      	str	r2, [r3, #0]
	saveNormalTime();
 80007b8:	f7ff ffd0 	bl	800075c <saveNormalTime>
}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20000044 	.word	0x20000044

080007c4 <count_down>:

//count down to display led 7SEG in Normal Mode
void count_down() {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
	if(timer1_flag == 1) {
 80007c8:	4b13      	ldr	r3, [pc, #76]	; (8000818 <count_down+0x54>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d121      	bne.n	8000814 <count_down+0x50>
	  setTimer1(100);
 80007d0:	2064      	movs	r0, #100	; 0x64
 80007d2:	f000 fcd1 	bl	8001178 <setTimer1>
	  counter1--;
 80007d6:	4b11      	ldr	r3, [pc, #68]	; (800081c <count_down+0x58>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	3b01      	subs	r3, #1
 80007dc:	4a0f      	ldr	r2, [pc, #60]	; (800081c <count_down+0x58>)
 80007de:	6013      	str	r3, [r2, #0]
	  counter2--;
 80007e0:	4b0f      	ldr	r3, [pc, #60]	; (8000820 <count_down+0x5c>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	3b01      	subs	r3, #1
 80007e6:	4a0e      	ldr	r2, [pc, #56]	; (8000820 <count_down+0x5c>)
 80007e8:	6013      	str	r3, [r2, #0]
	  if(counter1 >= 0 && counter2 >=0) {
 80007ea:	4b0c      	ldr	r3, [pc, #48]	; (800081c <count_down+0x58>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	db0b      	blt.n	800080a <count_down+0x46>
 80007f2:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <count_down+0x5c>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	db07      	blt.n	800080a <count_down+0x46>
		  updateBuffer7SEG(counter1, counter2);
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <count_down+0x58>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	4a08      	ldr	r2, [pc, #32]	; (8000820 <count_down+0x5c>)
 8000800:	6812      	ldr	r2, [r2, #0]
 8000802:	4611      	mov	r1, r2
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff11 	bl	800062c <updateBuffer7SEG>
	  }
	  HAL_GPIO_TogglePin(LED_TEST_GPIO_Port, LED_TEST_Pin);
 800080a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800080e:	4805      	ldr	r0, [pc, #20]	; (8000824 <count_down+0x60>)
 8000810:	f001 f967 	bl	8001ae2 <HAL_GPIO_TogglePin>
  }
}
 8000814:	bf00      	nop
 8000816:	bd80      	pop	{r7, pc}
 8000818:	2000014c 	.word	0x2000014c
 800081c:	20000048 	.word	0x20000048
 8000820:	2000004c 	.word	0x2000004c
 8000824:	40010c00 	.word	0x40010c00

08000828 <main_fsm>:

void main_fsm() {
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
	switch(status) {
 800082c:	4bab      	ldr	r3, [pc, #684]	; (8000adc <main_fsm+0x2b4>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	3b01      	subs	r3, #1
 8000832:	2b08      	cmp	r3, #8
 8000834:	f200 8266 	bhi.w	8000d04 <main_fsm+0x4dc>
 8000838:	a201      	add	r2, pc, #4	; (adr r2, 8000840 <main_fsm+0x18>)
 800083a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800083e:	bf00      	nop
 8000840:	08000865 	.word	0x08000865
 8000844:	080008a9 	.word	0x080008a9
 8000848:	08000903 	.word	0x08000903
 800084c:	08000971 	.word	0x08000971
 8000850:	080009cb 	.word	0x080009cb
 8000854:	08000a39 	.word	0x08000a39
 8000858:	08000b09 	.word	0x08000b09
 800085c:	08000bad 	.word	0x08000bad
 8000860:	08000c8f 	.word	0x08000c8f
		case INIT:
			clearAllLed();
 8000864:	f000 fadc 	bl	8000e20 <clearAllLed>
			status = RED_GREEN;
 8000868:	4b9c      	ldr	r3, [pc, #624]	; (8000adc <main_fsm+0x2b4>)
 800086a:	2202      	movs	r2, #2
 800086c:	601a      	str	r2, [r3, #0]
			setTimer1(100);
 800086e:	2064      	movs	r0, #100	; 0x64
 8000870:	f000 fc82 	bl	8001178 <setTimer1>
			setTimer2(GREEN_TIME);
 8000874:	4b9a      	ldr	r3, [pc, #616]	; (8000ae0 <main_fsm+0x2b8>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4618      	mov	r0, r3
 800087a:	f000 fc9b 	bl	80011b4 <setTimer2>
			counter1 = RED_TIME/100;
 800087e:	4b99      	ldr	r3, [pc, #612]	; (8000ae4 <main_fsm+0x2bc>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4a99      	ldr	r2, [pc, #612]	; (8000ae8 <main_fsm+0x2c0>)
 8000884:	fb82 1203 	smull	r1, r2, r2, r3
 8000888:	1152      	asrs	r2, r2, #5
 800088a:	17db      	asrs	r3, r3, #31
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	4a97      	ldr	r2, [pc, #604]	; (8000aec <main_fsm+0x2c4>)
 8000890:	6013      	str	r3, [r2, #0]
			counter2 = GREEN_TIME/100;
 8000892:	4b93      	ldr	r3, [pc, #588]	; (8000ae0 <main_fsm+0x2b8>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a94      	ldr	r2, [pc, #592]	; (8000ae8 <main_fsm+0x2c0>)
 8000898:	fb82 1203 	smull	r1, r2, r2, r3
 800089c:	1152      	asrs	r2, r2, #5
 800089e:	17db      	asrs	r3, r3, #31
 80008a0:	1ad3      	subs	r3, r2, r3
 80008a2:	4a93      	ldr	r2, [pc, #588]	; (8000af0 <main_fsm+0x2c8>)
 80008a4:	6013      	str	r3, [r2, #0]
			break;
 80008a6:	e23e      	b.n	8000d26 <main_fsm+0x4fe>
		case RED_GREEN:
			setLedOnWay1(RED_LED);
 80008a8:	200a      	movs	r0, #10
 80008aa:	f000 fa5d 	bl	8000d68 <setLedOnWay1>
			setLedOnWay2(GREEN_LED);
 80008ae:	200c      	movs	r0, #12
 80008b0:	f000 fa88 	bl	8000dc4 <setLedOnWay2>
			if(timer2_flag == 1) {
 80008b4:	4b8f      	ldr	r3, [pc, #572]	; (8000af4 <main_fsm+0x2cc>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	d119      	bne.n	80008f0 <main_fsm+0xc8>
				setTimer2(AMBER_TIME);
 80008bc:	4b8e      	ldr	r3, [pc, #568]	; (8000af8 <main_fsm+0x2d0>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4618      	mov	r0, r3
 80008c2:	f000 fc77 	bl	80011b4 <setTimer2>
				counter2 = AMBER_TIME/100;
 80008c6:	4b8c      	ldr	r3, [pc, #560]	; (8000af8 <main_fsm+0x2d0>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a87      	ldr	r2, [pc, #540]	; (8000ae8 <main_fsm+0x2c0>)
 80008cc:	fb82 1203 	smull	r1, r2, r2, r3
 80008d0:	1152      	asrs	r2, r2, #5
 80008d2:	17db      	asrs	r3, r3, #31
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	4a86      	ldr	r2, [pc, #536]	; (8000af0 <main_fsm+0x2c8>)
 80008d8:	6013      	str	r3, [r2, #0]
				updateBuffer7SEG(counter1, counter2);
 80008da:	4b84      	ldr	r3, [pc, #528]	; (8000aec <main_fsm+0x2c4>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4a84      	ldr	r2, [pc, #528]	; (8000af0 <main_fsm+0x2c8>)
 80008e0:	6812      	ldr	r2, [r2, #0]
 80008e2:	4611      	mov	r1, r2
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff fea1 	bl	800062c <updateBuffer7SEG>
				status = RED_AMBER;
 80008ea:	4b7c      	ldr	r3, [pc, #496]	; (8000adc <main_fsm+0x2b4>)
 80008ec:	2203      	movs	r2, #3
 80008ee:	601a      	str	r2, [r3, #0]
			}

			//Check Button1 press
			if(isButton1Pressed() == 1) {
 80008f0:	f7ff fcee 	bl	80002d0 <isButton1Pressed>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	f040 8206 	bne.w	8000d08 <main_fsm+0x4e0>
				normalToMode2();
 80008fc:	f7ff ff52 	bl	80007a4 <normalToMode2>
			}
			break;
 8000900:	e202      	b.n	8000d08 <main_fsm+0x4e0>
		case RED_AMBER:
			setLedOnWay1(RED_LED);
 8000902:	200a      	movs	r0, #10
 8000904:	f000 fa30 	bl	8000d68 <setLedOnWay1>
			setLedOnWay2(AMBER_LED);
 8000908:	200b      	movs	r0, #11
 800090a:	f000 fa5b 	bl	8000dc4 <setLedOnWay2>
			if(timer2_flag == 1) {
 800090e:	4b79      	ldr	r3, [pc, #484]	; (8000af4 <main_fsm+0x2cc>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	2b01      	cmp	r3, #1
 8000914:	d123      	bne.n	800095e <main_fsm+0x136>
				setTimer2(GREEN_TIME);
 8000916:	4b72      	ldr	r3, [pc, #456]	; (8000ae0 <main_fsm+0x2b8>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4618      	mov	r0, r3
 800091c:	f000 fc4a 	bl	80011b4 <setTimer2>
				counter1 = GREEN_TIME/100;
 8000920:	4b6f      	ldr	r3, [pc, #444]	; (8000ae0 <main_fsm+0x2b8>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a70      	ldr	r2, [pc, #448]	; (8000ae8 <main_fsm+0x2c0>)
 8000926:	fb82 1203 	smull	r1, r2, r2, r3
 800092a:	1152      	asrs	r2, r2, #5
 800092c:	17db      	asrs	r3, r3, #31
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	4a6e      	ldr	r2, [pc, #440]	; (8000aec <main_fsm+0x2c4>)
 8000932:	6013      	str	r3, [r2, #0]
				counter2 = RED_TIME/100;
 8000934:	4b6b      	ldr	r3, [pc, #428]	; (8000ae4 <main_fsm+0x2bc>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a6b      	ldr	r2, [pc, #428]	; (8000ae8 <main_fsm+0x2c0>)
 800093a:	fb82 1203 	smull	r1, r2, r2, r3
 800093e:	1152      	asrs	r2, r2, #5
 8000940:	17db      	asrs	r3, r3, #31
 8000942:	1ad3      	subs	r3, r2, r3
 8000944:	4a6a      	ldr	r2, [pc, #424]	; (8000af0 <main_fsm+0x2c8>)
 8000946:	6013      	str	r3, [r2, #0]
				updateBuffer7SEG(counter1, counter2);
 8000948:	4b68      	ldr	r3, [pc, #416]	; (8000aec <main_fsm+0x2c4>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a68      	ldr	r2, [pc, #416]	; (8000af0 <main_fsm+0x2c8>)
 800094e:	6812      	ldr	r2, [r2, #0]
 8000950:	4611      	mov	r1, r2
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff fe6a 	bl	800062c <updateBuffer7SEG>
				status = GREEN_RED;
 8000958:	4b60      	ldr	r3, [pc, #384]	; (8000adc <main_fsm+0x2b4>)
 800095a:	2204      	movs	r2, #4
 800095c:	601a      	str	r2, [r3, #0]
			}

			//Check Button1 press
			if(isButton1Pressed() == 1) {
 800095e:	f7ff fcb7 	bl	80002d0 <isButton1Pressed>
 8000962:	4603      	mov	r3, r0
 8000964:	2b01      	cmp	r3, #1
 8000966:	f040 81d1 	bne.w	8000d0c <main_fsm+0x4e4>
				normalToMode2();
 800096a:	f7ff ff1b 	bl	80007a4 <normalToMode2>
			}
			break;
 800096e:	e1cd      	b.n	8000d0c <main_fsm+0x4e4>
		case GREEN_RED:
			setLedOnWay1(GREEN_LED);
 8000970:	200c      	movs	r0, #12
 8000972:	f000 f9f9 	bl	8000d68 <setLedOnWay1>
			setLedOnWay2(RED_LED);
 8000976:	200a      	movs	r0, #10
 8000978:	f000 fa24 	bl	8000dc4 <setLedOnWay2>
			if(timer2_flag == 1) {
 800097c:	4b5d      	ldr	r3, [pc, #372]	; (8000af4 <main_fsm+0x2cc>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d119      	bne.n	80009b8 <main_fsm+0x190>
				setTimer2(AMBER_TIME);
 8000984:	4b5c      	ldr	r3, [pc, #368]	; (8000af8 <main_fsm+0x2d0>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f000 fc13 	bl	80011b4 <setTimer2>
				counter1 = AMBER_TIME/100;
 800098e:	4b5a      	ldr	r3, [pc, #360]	; (8000af8 <main_fsm+0x2d0>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4a55      	ldr	r2, [pc, #340]	; (8000ae8 <main_fsm+0x2c0>)
 8000994:	fb82 1203 	smull	r1, r2, r2, r3
 8000998:	1152      	asrs	r2, r2, #5
 800099a:	17db      	asrs	r3, r3, #31
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	4a53      	ldr	r2, [pc, #332]	; (8000aec <main_fsm+0x2c4>)
 80009a0:	6013      	str	r3, [r2, #0]
				updateBuffer7SEG(counter1, counter2);
 80009a2:	4b52      	ldr	r3, [pc, #328]	; (8000aec <main_fsm+0x2c4>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a52      	ldr	r2, [pc, #328]	; (8000af0 <main_fsm+0x2c8>)
 80009a8:	6812      	ldr	r2, [r2, #0]
 80009aa:	4611      	mov	r1, r2
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff fe3d 	bl	800062c <updateBuffer7SEG>
				status = AMBER_RED;
 80009b2:	4b4a      	ldr	r3, [pc, #296]	; (8000adc <main_fsm+0x2b4>)
 80009b4:	2205      	movs	r2, #5
 80009b6:	601a      	str	r2, [r3, #0]
			}

			//Check Button1 press
			if(isButton1Pressed() == 1) {
 80009b8:	f7ff fc8a 	bl	80002d0 <isButton1Pressed>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b01      	cmp	r3, #1
 80009c0:	f040 81a6 	bne.w	8000d10 <main_fsm+0x4e8>
				normalToMode2();
 80009c4:	f7ff feee 	bl	80007a4 <normalToMode2>
			}
			break;
 80009c8:	e1a2      	b.n	8000d10 <main_fsm+0x4e8>
		case AMBER_RED:
			setLedOnWay1(AMBER_LED);
 80009ca:	200b      	movs	r0, #11
 80009cc:	f000 f9cc 	bl	8000d68 <setLedOnWay1>
			setLedOnWay2(RED_LED);
 80009d0:	200a      	movs	r0, #10
 80009d2:	f000 f9f7 	bl	8000dc4 <setLedOnWay2>
			if(timer2_flag == 1) {
 80009d6:	4b47      	ldr	r3, [pc, #284]	; (8000af4 <main_fsm+0x2cc>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2b01      	cmp	r3, #1
 80009dc:	d123      	bne.n	8000a26 <main_fsm+0x1fe>
				setTimer2(GREEN_TIME);
 80009de:	4b40      	ldr	r3, [pc, #256]	; (8000ae0 <main_fsm+0x2b8>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4618      	mov	r0, r3
 80009e4:	f000 fbe6 	bl	80011b4 <setTimer2>
				counter1 = RED_TIME/100;
 80009e8:	4b3e      	ldr	r3, [pc, #248]	; (8000ae4 <main_fsm+0x2bc>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a3e      	ldr	r2, [pc, #248]	; (8000ae8 <main_fsm+0x2c0>)
 80009ee:	fb82 1203 	smull	r1, r2, r2, r3
 80009f2:	1152      	asrs	r2, r2, #5
 80009f4:	17db      	asrs	r3, r3, #31
 80009f6:	1ad3      	subs	r3, r2, r3
 80009f8:	4a3c      	ldr	r2, [pc, #240]	; (8000aec <main_fsm+0x2c4>)
 80009fa:	6013      	str	r3, [r2, #0]
				counter2 = GREEN_TIME/100;
 80009fc:	4b38      	ldr	r3, [pc, #224]	; (8000ae0 <main_fsm+0x2b8>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a39      	ldr	r2, [pc, #228]	; (8000ae8 <main_fsm+0x2c0>)
 8000a02:	fb82 1203 	smull	r1, r2, r2, r3
 8000a06:	1152      	asrs	r2, r2, #5
 8000a08:	17db      	asrs	r3, r3, #31
 8000a0a:	1ad3      	subs	r3, r2, r3
 8000a0c:	4a38      	ldr	r2, [pc, #224]	; (8000af0 <main_fsm+0x2c8>)
 8000a0e:	6013      	str	r3, [r2, #0]
				updateBuffer7SEG(counter1, counter2);
 8000a10:	4b36      	ldr	r3, [pc, #216]	; (8000aec <main_fsm+0x2c4>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a36      	ldr	r2, [pc, #216]	; (8000af0 <main_fsm+0x2c8>)
 8000a16:	6812      	ldr	r2, [r2, #0]
 8000a18:	4611      	mov	r1, r2
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff fe06 	bl	800062c <updateBuffer7SEG>
				status = RED_GREEN;
 8000a20:	4b2e      	ldr	r3, [pc, #184]	; (8000adc <main_fsm+0x2b4>)
 8000a22:	2202      	movs	r2, #2
 8000a24:	601a      	str	r2, [r3, #0]
			}

			//Check Button1 press
			if(isButton1Pressed() == 1) {
 8000a26:	f7ff fc53 	bl	80002d0 <isButton1Pressed>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	f040 8171 	bne.w	8000d14 <main_fsm+0x4ec>
				normalToMode2();
 8000a32:	f7ff feb7 	bl	80007a4 <normalToMode2>
			}
			break;
 8000a36:	e16d      	b.n	8000d14 <main_fsm+0x4ec>
		case INC_RED:							//Mode 2
			red_led_blinky();					//Blinking red led
 8000a38:	f7ff fb88 	bl	800014c <red_led_blinky>

			//The top 2 7SEG leds use to display the mode.
			//The bottom 2 7SEG leds use to display time of correspond LED.
			updateBuffer7SEG(2, RED_TIME/100);
 8000a3c:	4b29      	ldr	r3, [pc, #164]	; (8000ae4 <main_fsm+0x2bc>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a29      	ldr	r2, [pc, #164]	; (8000ae8 <main_fsm+0x2c0>)
 8000a42:	fb82 1203 	smull	r1, r2, r2, r3
 8000a46:	1152      	asrs	r2, r2, #5
 8000a48:	17db      	asrs	r3, r3, #31
 8000a4a:	1ad3      	subs	r3, r2, r3
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	2002      	movs	r0, #2
 8000a50:	f7ff fdec 	bl	800062c <updateBuffer7SEG>

			//RED_TIME is the latest value but not sure to be set or not
			if(isButton1Pressed() == 1){
 8000a54:	f7ff fc3c 	bl	80002d0 <isButton1Pressed>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d116      	bne.n	8000a8c <main_fsm+0x264>
				if(flag_red_change == 0){		//Button3 not press
 8000a5e:	4b27      	ldr	r3, [pc, #156]	; (8000afc <main_fsm+0x2d4>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d103      	bne.n	8000a6e <main_fsm+0x246>
					RED_TIME = RED_OLD_TIME;	//set the most recently saved value
 8000a66:	4b26      	ldr	r3, [pc, #152]	; (8000b00 <main_fsm+0x2d8>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a1e      	ldr	r2, [pc, #120]	; (8000ae4 <main_fsm+0x2bc>)
 8000a6c:	6013      	str	r3, [r2, #0]
				}
				flag_red_change = 0;
 8000a6e:	4b23      	ldr	r3, [pc, #140]	; (8000afc <main_fsm+0x2d4>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000a74:	f000 f9d4 	bl	8000e20 <clearAllLed>
				setTimer4(25);
 8000a78:	2019      	movs	r0, #25
 8000a7a:	f000 fbb9 	bl	80011f0 <setTimer4>
				status = INC_AMBER;
 8000a7e:	4b17      	ldr	r3, [pc, #92]	; (8000adc <main_fsm+0x2b4>)
 8000a80:	2207      	movs	r2, #7
 8000a82:	601a      	str	r2, [r3, #0]
				AMBER_OLD_TIME = AMBER_TIME;	//save value
 8000a84:	4b1c      	ldr	r3, [pc, #112]	; (8000af8 <main_fsm+0x2d0>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a1e      	ldr	r2, [pc, #120]	; (8000b04 <main_fsm+0x2dc>)
 8000a8a:	6013      	str	r3, [r2, #0]
			}
			if(isButton2Pressed() == 1){
 8000a8c:	f7ff fc32 	bl	80002f4 <isButton2Pressed>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d118      	bne.n	8000ac8 <main_fsm+0x2a0>
				if(flag_red_change == 1){
 8000a96:	4b19      	ldr	r3, [pc, #100]	; (8000afc <main_fsm+0x2d4>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d106      	bne.n	8000aac <main_fsm+0x284>
					RED_OLD_TIME = RED_TIME;	//save value
 8000a9e:	4b11      	ldr	r3, [pc, #68]	; (8000ae4 <main_fsm+0x2bc>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a17      	ldr	r2, [pc, #92]	; (8000b00 <main_fsm+0x2d8>)
 8000aa4:	6013      	str	r3, [r2, #0]
					flag_red_change = 0;
 8000aa6:	4b15      	ldr	r3, [pc, #84]	; (8000afc <main_fsm+0x2d4>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
				}
				RED_TIME += 100;
 8000aac:	4b0d      	ldr	r3, [pc, #52]	; (8000ae4 <main_fsm+0x2bc>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	3364      	adds	r3, #100	; 0x64
 8000ab2:	4a0c      	ldr	r2, [pc, #48]	; (8000ae4 <main_fsm+0x2bc>)
 8000ab4:	6013      	str	r3, [r2, #0]
				//guaranteed to be between 1-99
				if(RED_TIME >= 10000) RED_TIME = 100;
 8000ab6:	4b0b      	ldr	r3, [pc, #44]	; (8000ae4 <main_fsm+0x2bc>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f242 720f 	movw	r2, #9999	; 0x270f
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	dd02      	ble.n	8000ac8 <main_fsm+0x2a0>
 8000ac2:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <main_fsm+0x2bc>)
 8000ac4:	2264      	movs	r2, #100	; 0x64
 8000ac6:	601a      	str	r2, [r3, #0]
			}
			if(isButton3Pressed() == 1){
 8000ac8:	f7ff fc26 	bl	8000318 <isButton3Pressed>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	f040 8122 	bne.w	8000d18 <main_fsm+0x4f0>
				flag_red_change = 1;
 8000ad4:	4b09      	ldr	r3, [pc, #36]	; (8000afc <main_fsm+0x2d4>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	601a      	str	r2, [r3, #0]
			}
			break;
 8000ada:	e11d      	b.n	8000d18 <main_fsm+0x4f0>
 8000adc:	20000044 	.word	0x20000044
 8000ae0:	20000040 	.word	0x20000040
 8000ae4:	20000038 	.word	0x20000038
 8000ae8:	51eb851f 	.word	0x51eb851f
 8000aec:	20000048 	.word	0x20000048
 8000af0:	2000004c 	.word	0x2000004c
 8000af4:	20000154 	.word	0x20000154
 8000af8:	2000003c 	.word	0x2000003c
 8000afc:	200000ac 	.word	0x200000ac
 8000b00:	2000002c 	.word	0x2000002c
 8000b04:	20000030 	.word	0x20000030
		case INC_AMBER:							//Mode 3
			amber_led_blinky();					//Blinking amber led
 8000b08:	f7ff fb54 	bl	80001b4 <amber_led_blinky>
			//display mode and time for AMBER_LED
			updateBuffer7SEG(3, AMBER_TIME/100);
 8000b0c:	4b87      	ldr	r3, [pc, #540]	; (8000d2c <main_fsm+0x504>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a87      	ldr	r2, [pc, #540]	; (8000d30 <main_fsm+0x508>)
 8000b12:	fb82 1203 	smull	r1, r2, r2, r3
 8000b16:	1152      	asrs	r2, r2, #5
 8000b18:	17db      	asrs	r3, r3, #31
 8000b1a:	1ad3      	subs	r3, r2, r3
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	2003      	movs	r0, #3
 8000b20:	f7ff fd84 	bl	800062c <updateBuffer7SEG>
			//AMBER_TIME is the latest value but not sure to be set or not
			if(isButton1Pressed() == 1){
 8000b24:	f7ff fbd4 	bl	80002d0 <isButton1Pressed>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	d116      	bne.n	8000b5c <main_fsm+0x334>
				if(flag_yellow_change == 0){	//Button3 not press
 8000b2e:	4b81      	ldr	r3, [pc, #516]	; (8000d34 <main_fsm+0x50c>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d103      	bne.n	8000b3e <main_fsm+0x316>
					AMBER_TIME = AMBER_OLD_TIME;//set the most recently saved value
 8000b36:	4b80      	ldr	r3, [pc, #512]	; (8000d38 <main_fsm+0x510>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a7c      	ldr	r2, [pc, #496]	; (8000d2c <main_fsm+0x504>)
 8000b3c:	6013      	str	r3, [r2, #0]
				}
				flag_yellow_change = 0;
 8000b3e:	4b7d      	ldr	r3, [pc, #500]	; (8000d34 <main_fsm+0x50c>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
				clearAllLed();
 8000b44:	f000 f96c 	bl	8000e20 <clearAllLed>
				setTimer4(25);
 8000b48:	2019      	movs	r0, #25
 8000b4a:	f000 fb51 	bl	80011f0 <setTimer4>
				status = INC_GREEN;
 8000b4e:	4b7b      	ldr	r3, [pc, #492]	; (8000d3c <main_fsm+0x514>)
 8000b50:	2208      	movs	r2, #8
 8000b52:	601a      	str	r2, [r3, #0]
				GREEN_OLD_TIME = GREEN_TIME;	//save value
 8000b54:	4b7a      	ldr	r3, [pc, #488]	; (8000d40 <main_fsm+0x518>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a7a      	ldr	r2, [pc, #488]	; (8000d44 <main_fsm+0x51c>)
 8000b5a:	6013      	str	r3, [r2, #0]
			}
			if(isButton2Pressed() == 1){
 8000b5c:	f7ff fbca 	bl	80002f4 <isButton2Pressed>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d118      	bne.n	8000b98 <main_fsm+0x370>
				if(flag_yellow_change == 1){
 8000b66:	4b73      	ldr	r3, [pc, #460]	; (8000d34 <main_fsm+0x50c>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	d106      	bne.n	8000b7c <main_fsm+0x354>
					AMBER_OLD_TIME = AMBER_TIME;//save value
 8000b6e:	4b6f      	ldr	r3, [pc, #444]	; (8000d2c <main_fsm+0x504>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a71      	ldr	r2, [pc, #452]	; (8000d38 <main_fsm+0x510>)
 8000b74:	6013      	str	r3, [r2, #0]
					flag_yellow_change = 0;
 8000b76:	4b6f      	ldr	r3, [pc, #444]	; (8000d34 <main_fsm+0x50c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
				}
				AMBER_TIME += 100;
 8000b7c:	4b6b      	ldr	r3, [pc, #428]	; (8000d2c <main_fsm+0x504>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	3364      	adds	r3, #100	; 0x64
 8000b82:	4a6a      	ldr	r2, [pc, #424]	; (8000d2c <main_fsm+0x504>)
 8000b84:	6013      	str	r3, [r2, #0]
				//guaranteed to be between 1-99
				if(AMBER_TIME >= 10000) AMBER_TIME = 100;
 8000b86:	4b69      	ldr	r3, [pc, #420]	; (8000d2c <main_fsm+0x504>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f242 720f 	movw	r2, #9999	; 0x270f
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	dd02      	ble.n	8000b98 <main_fsm+0x370>
 8000b92:	4b66      	ldr	r3, [pc, #408]	; (8000d2c <main_fsm+0x504>)
 8000b94:	2264      	movs	r2, #100	; 0x64
 8000b96:	601a      	str	r2, [r3, #0]
			}
			if(isButton3Pressed() == 1){
 8000b98:	f7ff fbbe 	bl	8000318 <isButton3Pressed>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	f040 80bc 	bne.w	8000d1c <main_fsm+0x4f4>
				flag_yellow_change = 1;
 8000ba4:	4b63      	ldr	r3, [pc, #396]	; (8000d34 <main_fsm+0x50c>)
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	601a      	str	r2, [r3, #0]
			}
			break;
 8000baa:	e0b7      	b.n	8000d1c <main_fsm+0x4f4>
		case INC_GREEN:
			green_led_blinky();
 8000bac:	f7ff fb36 	bl	800021c <green_led_blinky>
			updateBuffer7SEG(4, GREEN_TIME/100);
 8000bb0:	4b63      	ldr	r3, [pc, #396]	; (8000d40 <main_fsm+0x518>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a5e      	ldr	r2, [pc, #376]	; (8000d30 <main_fsm+0x508>)
 8000bb6:	fb82 1203 	smull	r1, r2, r2, r3
 8000bba:	1152      	asrs	r2, r2, #5
 8000bbc:	17db      	asrs	r3, r3, #31
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	2004      	movs	r0, #4
 8000bc4:	f7ff fd32 	bl	800062c <updateBuffer7SEG>

			//display mode and time for GREEN_LED
			if(isButton1Pressed() == 1){
 8000bc8:	f7ff fb82 	bl	80002d0 <isButton1Pressed>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d136      	bne.n	8000c40 <main_fsm+0x418>
				if(flag_green_change == 0){
 8000bd2:	4b5d      	ldr	r3, [pc, #372]	; (8000d48 <main_fsm+0x520>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d103      	bne.n	8000be2 <main_fsm+0x3ba>
					GREEN_TIME = GREEN_OLD_TIME;
 8000bda:	4b5a      	ldr	r3, [pc, #360]	; (8000d44 <main_fsm+0x51c>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a58      	ldr	r2, [pc, #352]	; (8000d40 <main_fsm+0x518>)
 8000be0:	6013      	str	r3, [r2, #0]
				}
				flag_green_change = 0;
 8000be2:	4b59      	ldr	r3, [pc, #356]	; (8000d48 <main_fsm+0x520>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
				//check valid of time
				if(GREEN_TIME + AMBER_TIME != RED_TIME) {
 8000be8:	4b55      	ldr	r3, [pc, #340]	; (8000d40 <main_fsm+0x518>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b4f      	ldr	r3, [pc, #316]	; (8000d2c <main_fsm+0x504>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	441a      	add	r2, r3
 8000bf2:	4b56      	ldr	r3, [pc, #344]	; (8000d4c <main_fsm+0x524>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	d006      	beq.n	8000c08 <main_fsm+0x3e0>
				//If the time setting is not satisfied,
				//switch to TIME_ERROR state for 2 seconds to let the user know
					status = TIME_ERROR;
 8000bfa:	4b50      	ldr	r3, [pc, #320]	; (8000d3c <main_fsm+0x514>)
 8000bfc:	2209      	movs	r2, #9
 8000bfe:	601a      	str	r2, [r3, #0]
					setTimer2(200);
 8000c00:	20c8      	movs	r0, #200	; 0xc8
 8000c02:	f000 fad7 	bl	80011b4 <setTimer2>
 8000c06:	e01b      	b.n	8000c40 <main_fsm+0x418>
				}
				else {
				//If the time setting is satisfied,
				//back to Normal Mode
					status = RED_GREEN;
 8000c08:	4b4c      	ldr	r3, [pc, #304]	; (8000d3c <main_fsm+0x514>)
 8000c0a:	2202      	movs	r2, #2
 8000c0c:	601a      	str	r2, [r3, #0]
				//setTimer and counter
					setTimer2(GREEN_TIME);
 8000c0e:	4b4c      	ldr	r3, [pc, #304]	; (8000d40 <main_fsm+0x518>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4618      	mov	r0, r3
 8000c14:	f000 face 	bl	80011b4 <setTimer2>
					counter1 = RED_TIME/100;
 8000c18:	4b4c      	ldr	r3, [pc, #304]	; (8000d4c <main_fsm+0x524>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a44      	ldr	r2, [pc, #272]	; (8000d30 <main_fsm+0x508>)
 8000c1e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c22:	1152      	asrs	r2, r2, #5
 8000c24:	17db      	asrs	r3, r3, #31
 8000c26:	1ad3      	subs	r3, r2, r3
 8000c28:	4a49      	ldr	r2, [pc, #292]	; (8000d50 <main_fsm+0x528>)
 8000c2a:	6013      	str	r3, [r2, #0]
					counter2 = GREEN_TIME/100;
 8000c2c:	4b44      	ldr	r3, [pc, #272]	; (8000d40 <main_fsm+0x518>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a3f      	ldr	r2, [pc, #252]	; (8000d30 <main_fsm+0x508>)
 8000c32:	fb82 1203 	smull	r1, r2, r2, r3
 8000c36:	1152      	asrs	r2, r2, #5
 8000c38:	17db      	asrs	r3, r3, #31
 8000c3a:	1ad3      	subs	r3, r2, r3
 8000c3c:	4a45      	ldr	r2, [pc, #276]	; (8000d54 <main_fsm+0x52c>)
 8000c3e:	6013      	str	r3, [r2, #0]
				}
			}
			if(isButton2Pressed() == 1){
 8000c40:	f7ff fb58 	bl	80002f4 <isButton2Pressed>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d118      	bne.n	8000c7c <main_fsm+0x454>
				if(flag_green_change == 1){
 8000c4a:	4b3f      	ldr	r3, [pc, #252]	; (8000d48 <main_fsm+0x520>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d106      	bne.n	8000c60 <main_fsm+0x438>
					GREEN_OLD_TIME = GREEN_TIME;	//save value
 8000c52:	4b3b      	ldr	r3, [pc, #236]	; (8000d40 <main_fsm+0x518>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a3b      	ldr	r2, [pc, #236]	; (8000d44 <main_fsm+0x51c>)
 8000c58:	6013      	str	r3, [r2, #0]
					flag_green_change = 0;
 8000c5a:	4b3b      	ldr	r3, [pc, #236]	; (8000d48 <main_fsm+0x520>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
				}
				GREEN_TIME += 100;
 8000c60:	4b37      	ldr	r3, [pc, #220]	; (8000d40 <main_fsm+0x518>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	3364      	adds	r3, #100	; 0x64
 8000c66:	4a36      	ldr	r2, [pc, #216]	; (8000d40 <main_fsm+0x518>)
 8000c68:	6013      	str	r3, [r2, #0]
				//guaranteed to be between 1-99
				if(GREEN_TIME >= 10000) GREEN_TIME = 100;
 8000c6a:	4b35      	ldr	r3, [pc, #212]	; (8000d40 <main_fsm+0x518>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f242 720f 	movw	r2, #9999	; 0x270f
 8000c72:	4293      	cmp	r3, r2
 8000c74:	dd02      	ble.n	8000c7c <main_fsm+0x454>
 8000c76:	4b32      	ldr	r3, [pc, #200]	; (8000d40 <main_fsm+0x518>)
 8000c78:	2264      	movs	r2, #100	; 0x64
 8000c7a:	601a      	str	r2, [r3, #0]
			}
			if(isButton3Pressed() == 1){
 8000c7c:	f7ff fb4c 	bl	8000318 <isButton3Pressed>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d14c      	bne.n	8000d20 <main_fsm+0x4f8>
				flag_green_change = 1;
 8000c86:	4b30      	ldr	r3, [pc, #192]	; (8000d48 <main_fsm+0x520>)
 8000c88:	2201      	movs	r2, #1
 8000c8a:	601a      	str	r2, [r3, #0]
			}
			break;
 8000c8c:	e048      	b.n	8000d20 <main_fsm+0x4f8>
		case TIME_ERROR:
			//all led7SED display 0 for error
			updateBuffer7SEG(0, 0);
 8000c8e:	2100      	movs	r1, #0
 8000c90:	2000      	movs	r0, #0
 8000c92:	f7ff fccb 	bl	800062c <updateBuffer7SEG>
			//all single leds off
			clearAllLed();
 8000c96:	f000 f8c3 	bl	8000e20 <clearAllLed>
			//Ignore all changes, reassign the value of the previous Normal Mode
			RED_TIME = PRE_NORMAL_RED_TIME;
 8000c9a:	4b2f      	ldr	r3, [pc, #188]	; (8000d58 <main_fsm+0x530>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a2b      	ldr	r2, [pc, #172]	; (8000d4c <main_fsm+0x524>)
 8000ca0:	6013      	str	r3, [r2, #0]
			AMBER_TIME = PRE_NORMAL_AMBER_TIME;
 8000ca2:	4b2e      	ldr	r3, [pc, #184]	; (8000d5c <main_fsm+0x534>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a21      	ldr	r2, [pc, #132]	; (8000d2c <main_fsm+0x504>)
 8000ca8:	6013      	str	r3, [r2, #0]
			GREEN_TIME = PRE_NORMAL_GREEN_TIME;
 8000caa:	4b2d      	ldr	r3, [pc, #180]	; (8000d60 <main_fsm+0x538>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a24      	ldr	r2, [pc, #144]	; (8000d40 <main_fsm+0x518>)
 8000cb0:	6013      	str	r3, [r2, #0]
			//After 2s, back to Normal Mode
			if(timer2_flag == 1) {
 8000cb2:	4b2c      	ldr	r3, [pc, #176]	; (8000d64 <main_fsm+0x53c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d134      	bne.n	8000d24 <main_fsm+0x4fc>
				status = RED_GREEN;
 8000cba:	4b20      	ldr	r3, [pc, #128]	; (8000d3c <main_fsm+0x514>)
 8000cbc:	2202      	movs	r2, #2
 8000cbe:	601a      	str	r2, [r3, #0]
				setTimer2(GREEN_TIME);
 8000cc0:	4b1f      	ldr	r3, [pc, #124]	; (8000d40 <main_fsm+0x518>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f000 fa75 	bl	80011b4 <setTimer2>
				counter1 = RED_TIME/100;
 8000cca:	4b20      	ldr	r3, [pc, #128]	; (8000d4c <main_fsm+0x524>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a18      	ldr	r2, [pc, #96]	; (8000d30 <main_fsm+0x508>)
 8000cd0:	fb82 1203 	smull	r1, r2, r2, r3
 8000cd4:	1152      	asrs	r2, r2, #5
 8000cd6:	17db      	asrs	r3, r3, #31
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	4a1d      	ldr	r2, [pc, #116]	; (8000d50 <main_fsm+0x528>)
 8000cdc:	6013      	str	r3, [r2, #0]
				counter2 = GREEN_TIME/100;
 8000cde:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <main_fsm+0x518>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a13      	ldr	r2, [pc, #76]	; (8000d30 <main_fsm+0x508>)
 8000ce4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ce8:	1152      	asrs	r2, r2, #5
 8000cea:	17db      	asrs	r3, r3, #31
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	4a19      	ldr	r2, [pc, #100]	; (8000d54 <main_fsm+0x52c>)
 8000cf0:	6013      	str	r3, [r2, #0]
				updateBuffer7SEG(counter1, counter2);
 8000cf2:	4b17      	ldr	r3, [pc, #92]	; (8000d50 <main_fsm+0x528>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a17      	ldr	r2, [pc, #92]	; (8000d54 <main_fsm+0x52c>)
 8000cf8:	6812      	ldr	r2, [r2, #0]
 8000cfa:	4611      	mov	r1, r2
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff fc95 	bl	800062c <updateBuffer7SEG>
}
			break;
 8000d02:	e00f      	b.n	8000d24 <main_fsm+0x4fc>
		default:
			break;
 8000d04:	bf00      	nop
 8000d06:	e00e      	b.n	8000d26 <main_fsm+0x4fe>
			break;
 8000d08:	bf00      	nop
 8000d0a:	e00c      	b.n	8000d26 <main_fsm+0x4fe>
			break;
 8000d0c:	bf00      	nop
 8000d0e:	e00a      	b.n	8000d26 <main_fsm+0x4fe>
			break;
 8000d10:	bf00      	nop
 8000d12:	e008      	b.n	8000d26 <main_fsm+0x4fe>
			break;
 8000d14:	bf00      	nop
 8000d16:	e006      	b.n	8000d26 <main_fsm+0x4fe>
			break;
 8000d18:	bf00      	nop
 8000d1a:	e004      	b.n	8000d26 <main_fsm+0x4fe>
			break;
 8000d1c:	bf00      	nop
 8000d1e:	e002      	b.n	8000d26 <main_fsm+0x4fe>
			break;
 8000d20:	bf00      	nop
 8000d22:	e000      	b.n	8000d26 <main_fsm+0x4fe>
			break;
 8000d24:	bf00      	nop
		}

}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	2000003c 	.word	0x2000003c
 8000d30:	51eb851f 	.word	0x51eb851f
 8000d34:	200000b0 	.word	0x200000b0
 8000d38:	20000030 	.word	0x20000030
 8000d3c:	20000044 	.word	0x20000044
 8000d40:	20000040 	.word	0x20000040
 8000d44:	20000034 	.word	0x20000034
 8000d48:	200000b4 	.word	0x200000b4
 8000d4c:	20000038 	.word	0x20000038
 8000d50:	20000048 	.word	0x20000048
 8000d54:	2000004c 	.word	0x2000004c
 8000d58:	20000020 	.word	0x20000020
 8000d5c:	20000024 	.word	0x20000024
 8000d60:	20000028 	.word	0x20000028
 8000d64:	20000154 	.word	0x20000154

08000d68 <setLedOnWay1>:
 *      Author: PC
 */

#include "led_control.h"

void setLedOnWay1(int led) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, led==RED_LED?RESET:SET);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2b0a      	cmp	r3, #10
 8000d74:	bf14      	ite	ne
 8000d76:	2301      	movne	r3, #1
 8000d78:	2300      	moveq	r3, #0
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d82:	480f      	ldr	r0, [pc, #60]	; (8000dc0 <setLedOnWay1+0x58>)
 8000d84:	f000 fe95 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_0_GPIO_Port, LED_YELLOW_0_Pin, led==AMBER_LED?RESET:SET);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b0b      	cmp	r3, #11
 8000d8c:	bf14      	ite	ne
 8000d8e:	2301      	movne	r3, #1
 8000d90:	2300      	moveq	r3, #0
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	461a      	mov	r2, r3
 8000d96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d9a:	4809      	ldr	r0, [pc, #36]	; (8000dc0 <setLedOnWay1+0x58>)
 8000d9c:	f000 fe89 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, led==GREEN_LED?RESET:SET);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2b0c      	cmp	r3, #12
 8000da4:	bf14      	ite	ne
 8000da6:	2301      	movne	r3, #1
 8000da8:	2300      	moveq	r3, #0
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	461a      	mov	r2, r3
 8000dae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db2:	4803      	ldr	r0, [pc, #12]	; (8000dc0 <setLedOnWay1+0x58>)
 8000db4:	f000 fe7d 	bl	8001ab2 <HAL_GPIO_WritePin>
}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40010800 	.word	0x40010800

08000dc4 <setLedOnWay2>:
void setLedOnWay2(int led) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, led==RED_LED?RESET:SET);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2b0a      	cmp	r3, #10
 8000dd0:	bf14      	ite	ne
 8000dd2:	2301      	movne	r3, #1
 8000dd4:	2300      	moveq	r3, #0
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	461a      	mov	r2, r3
 8000dda:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dde:	480f      	ldr	r0, [pc, #60]	; (8000e1c <setLedOnWay2+0x58>)
 8000de0:	f000 fe67 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, led==AMBER_LED?RESET:SET);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2b0b      	cmp	r3, #11
 8000de8:	bf14      	ite	ne
 8000dea:	2301      	movne	r3, #1
 8000dec:	2300      	moveq	r3, #0
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	461a      	mov	r2, r3
 8000df2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000df6:	4809      	ldr	r0, [pc, #36]	; (8000e1c <setLedOnWay2+0x58>)
 8000df8:	f000 fe5b 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, led==GREEN_LED?RESET:SET);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2b0c      	cmp	r3, #12
 8000e00:	bf14      	ite	ne
 8000e02:	2301      	movne	r3, #1
 8000e04:	2300      	moveq	r3, #0
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	461a      	mov	r2, r3
 8000e0a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e0e:	4803      	ldr	r0, [pc, #12]	; (8000e1c <setLedOnWay2+0x58>)
 8000e10:	f000 fe4f 	bl	8001ab2 <HAL_GPIO_WritePin>

}
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40010800 	.word	0x40010800

08000e20 <clearAllLed>:

void clearAllLed() {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, SET);
 8000e24:	2201      	movs	r2, #1
 8000e26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e2a:	4811      	ldr	r0, [pc, #68]	; (8000e70 <clearAllLed+0x50>)
 8000e2c:	f000 fe41 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e36:	480e      	ldr	r0, [pc, #56]	; (8000e70 <clearAllLed+0x50>)
 8000e38:	f000 fe3b 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_0_GPIO_Port, LED_YELLOW_0_Pin, SET);
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e42:	480b      	ldr	r0, [pc, #44]	; (8000e70 <clearAllLed+0x50>)
 8000e44:	f000 fe35 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 8000e48:	2201      	movs	r2, #1
 8000e4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e4e:	4808      	ldr	r0, [pc, #32]	; (8000e70 <clearAllLed+0x50>)
 8000e50:	f000 fe2f 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, SET);
 8000e54:	2201      	movs	r2, #1
 8000e56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e5a:	4805      	ldr	r0, [pc, #20]	; (8000e70 <clearAllLed+0x50>)
 8000e5c:	f000 fe29 	bl	8001ab2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e66:	4802      	ldr	r0, [pc, #8]	; (8000e70 <clearAllLed+0x50>)
 8000e68:	f000 fe23 	bl	8001ab2 <HAL_GPIO_WritePin>
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40010800 	.word	0x40010800

08000e74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e78:	f000 fb18 	bl	80014ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e7c:	f000 f832 	bl	8000ee4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e80:	f000 f906 	bl	8001090 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e84:	f000 f86a 	bl	8000f5c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000e88:	f000 f8b4 	bl	8000ff4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000e8c:	4811      	ldr	r0, [pc, #68]	; (8000ed4 <main+0x60>)
 8000e8e:	f001 fa6f 	bl	8002370 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  setTimer1(100);
 8000e92:	2064      	movs	r0, #100	; 0x64
 8000e94:	f000 f970 	bl	8001178 <setTimer1>
  frequency = 8000000/((htim2.Init.Period+1)*(htim2.Init.Prescaler+1));
 8000e98:	4b0e      	ldr	r3, [pc, #56]	; (8000ed4 <main+0x60>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	4a0d      	ldr	r2, [pc, #52]	; (8000ed4 <main+0x60>)
 8000ea0:	6852      	ldr	r2, [r2, #4]
 8000ea2:	3201      	adds	r2, #1
 8000ea4:	fb02 f303 	mul.w	r3, r2, r3
 8000ea8:	4a0b      	ldr	r2, [pc, #44]	; (8000ed8 <main+0x64>)
 8000eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eae:	461a      	mov	r2, r3
 8000eb0:	4b0a      	ldr	r3, [pc, #40]	; (8000edc <main+0x68>)
 8000eb2:	601a      	str	r2, [r3, #0]
  TIME_DURATION = 1000/frequency; //ms
 8000eb4:	4b09      	ldr	r3, [pc, #36]	; (8000edc <main+0x68>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ebc:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ec0:	4a07      	ldr	r2, [pc, #28]	; (8000ee0 <main+0x6c>)
 8000ec2:	6013      	str	r3, [r2, #0]
  while (1)
  {

	  main_fsm();
 8000ec4:	f7ff fcb0 	bl	8000828 <main_fsm>
	  scan7SEG();
 8000ec8:	f7ff fbec 	bl	80006a4 <scan7SEG>
	  count_down();
 8000ecc:	f7ff fc7a 	bl	80007c4 <count_down>
	  main_fsm();
 8000ed0:	e7f8      	b.n	8000ec4 <main+0x50>
 8000ed2:	bf00      	nop
 8000ed4:	200000b8 	.word	0x200000b8
 8000ed8:	007a1200 	.word	0x007a1200
 8000edc:	20000050 	.word	0x20000050
 8000ee0:	20000054 	.word	0x20000054

08000ee4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b090      	sub	sp, #64	; 0x40
 8000ee8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eea:	f107 0318 	add.w	r3, r7, #24
 8000eee:	2228      	movs	r2, #40	; 0x28
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f001 fdd4 	bl	8002aa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef8:	1d3b      	adds	r3, r7, #4
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]
 8000f00:	609a      	str	r2, [r3, #8]
 8000f02:	60da      	str	r2, [r3, #12]
 8000f04:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f06:	2302      	movs	r3, #2
 8000f08:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f0e:	2310      	movs	r3, #16
 8000f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f12:	2300      	movs	r3, #0
 8000f14:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f16:	f107 0318 	add.w	r3, r7, #24
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f000 fdfa 	bl	8001b14 <HAL_RCC_OscConfig>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000f26:	f000 f921 	bl	800116c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f2a:	230f      	movs	r3, #15
 8000f2c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f32:	2300      	movs	r3, #0
 8000f34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f36:	2300      	movs	r3, #0
 8000f38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	2100      	movs	r1, #0
 8000f42:	4618      	mov	r0, r3
 8000f44:	f001 f868 	bl	8002018 <HAL_RCC_ClockConfig>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f4e:	f000 f90d 	bl	800116c <Error_Handler>
  }
}
 8000f52:	bf00      	nop
 8000f54:	3740      	adds	r7, #64	; 0x40
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
	...

08000f5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f62:	f107 0308 	add.w	r3, r7, #8
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f70:	463b      	mov	r3, r7
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f78:	4b1d      	ldr	r3, [pc, #116]	; (8000ff0 <MX_TIM2_Init+0x94>)
 8000f7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f80:	4b1b      	ldr	r3, [pc, #108]	; (8000ff0 <MX_TIM2_Init+0x94>)
 8000f82:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f86:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f88:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <MX_TIM2_Init+0x94>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f8e:	4b18      	ldr	r3, [pc, #96]	; (8000ff0 <MX_TIM2_Init+0x94>)
 8000f90:	2209      	movs	r2, #9
 8000f92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f94:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <MX_TIM2_Init+0x94>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f9a:	4b15      	ldr	r3, [pc, #84]	; (8000ff0 <MX_TIM2_Init+0x94>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fa0:	4813      	ldr	r0, [pc, #76]	; (8000ff0 <MX_TIM2_Init+0x94>)
 8000fa2:	f001 f995 	bl	80022d0 <HAL_TIM_Base_Init>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fac:	f000 f8de 	bl	800116c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fb4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fb6:	f107 0308 	add.w	r3, r7, #8
 8000fba:	4619      	mov	r1, r3
 8000fbc:	480c      	ldr	r0, [pc, #48]	; (8000ff0 <MX_TIM2_Init+0x94>)
 8000fbe:	f001 fb2b 	bl	8002618 <HAL_TIM_ConfigClockSource>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fc8:	f000 f8d0 	bl	800116c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <MX_TIM2_Init+0x94>)
 8000fda:	f001 fcf7 	bl	80029cc <HAL_TIMEx_MasterConfigSynchronization>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000fe4:	f000 f8c2 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fe8:	bf00      	nop
 8000fea:	3718      	adds	r7, #24
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	200000b8 	.word	0x200000b8

08000ff4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ffa:	f107 0308 	add.w	r3, r7, #8
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
 8001006:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001008:	463b      	mov	r3, r7
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001010:	4b1d      	ldr	r3, [pc, #116]	; (8001088 <MX_TIM3_Init+0x94>)
 8001012:	4a1e      	ldr	r2, [pc, #120]	; (800108c <MX_TIM3_Init+0x98>)
 8001014:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 8001016:	4b1c      	ldr	r3, [pc, #112]	; (8001088 <MX_TIM3_Init+0x94>)
 8001018:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800101c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800101e:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <MX_TIM3_Init+0x94>)
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001024:	4b18      	ldr	r3, [pc, #96]	; (8001088 <MX_TIM3_Init+0x94>)
 8001026:	2209      	movs	r2, #9
 8001028:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800102a:	4b17      	ldr	r3, [pc, #92]	; (8001088 <MX_TIM3_Init+0x94>)
 800102c:	2200      	movs	r2, #0
 800102e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001030:	4b15      	ldr	r3, [pc, #84]	; (8001088 <MX_TIM3_Init+0x94>)
 8001032:	2200      	movs	r2, #0
 8001034:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001036:	4814      	ldr	r0, [pc, #80]	; (8001088 <MX_TIM3_Init+0x94>)
 8001038:	f001 f94a 	bl	80022d0 <HAL_TIM_Base_Init>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001042:	f000 f893 	bl	800116c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001046:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800104a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800104c:	f107 0308 	add.w	r3, r7, #8
 8001050:	4619      	mov	r1, r3
 8001052:	480d      	ldr	r0, [pc, #52]	; (8001088 <MX_TIM3_Init+0x94>)
 8001054:	f001 fae0 	bl	8002618 <HAL_TIM_ConfigClockSource>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800105e:	f000 f885 	bl	800116c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001062:	2300      	movs	r3, #0
 8001064:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001066:	2300      	movs	r3, #0
 8001068:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800106a:	463b      	mov	r3, r7
 800106c:	4619      	mov	r1, r3
 800106e:	4806      	ldr	r0, [pc, #24]	; (8001088 <MX_TIM3_Init+0x94>)
 8001070:	f001 fcac 	bl	80029cc <HAL_TIMEx_MasterConfigSynchronization>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800107a:	f000 f877 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800107e:	bf00      	nop
 8001080:	3718      	adds	r7, #24
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000100 	.word	0x20000100
 800108c:	40000400 	.word	0x40000400

08001090 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001096:	f107 0308 	add.w	r3, r7, #8
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a4:	4b28      	ldr	r3, [pc, #160]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010a6:	699b      	ldr	r3, [r3, #24]
 80010a8:	4a27      	ldr	r2, [pc, #156]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010aa:	f043 0304 	orr.w	r3, r3, #4
 80010ae:	6193      	str	r3, [r2, #24]
 80010b0:	4b25      	ldr	r3, [pc, #148]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010bc:	4b22      	ldr	r3, [pc, #136]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	4a21      	ldr	r2, [pc, #132]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010c2:	f043 0308 	orr.w	r3, r3, #8
 80010c6:	6193      	str	r3, [r2, #24]
 80010c8:	4b1f      	ldr	r3, [pc, #124]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	f003 0308 	and.w	r3, r3, #8
 80010d0:	603b      	str	r3, [r7, #0]
 80010d2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 80010d4:	2200      	movs	r2, #0
 80010d6:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 80010da:	481c      	ldr	r0, [pc, #112]	; (800114c <MX_GPIO_Init+0xbc>)
 80010dc:	f000 fce9 	bl	8001ab2 <HAL_GPIO_WritePin>
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin|LED_RED_0_Pin
                          |LED_YELLOW_0_Pin|LED_GREEN_0_Pin|LED_RED_1_Pin|LED_YELLOW_1_Pin
                          |LED_GREEN_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_0_Pin|EN_1_Pin|EN_2_Pin|EN_3_Pin
 80010e0:	2200      	movs	r2, #0
 80010e2:	f44f 413c 	mov.w	r1, #48128	; 0xbc00
 80010e6:	481a      	ldr	r0, [pc, #104]	; (8001150 <MX_GPIO_Init+0xc0>)
 80010e8:	f000 fce3 	bl	8001ab2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SEG_0_Pin SEG_1_Pin SEG_2_Pin SEG_3_Pin
                           SEG_4_Pin SEG_5_Pin SEG_6_Pin LED_RED_0_Pin
                           LED_YELLOW_0_Pin LED_GREEN_0_Pin LED_RED_1_Pin LED_YELLOW_1_Pin
                           LED_GREEN_1_Pin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 80010ec:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 80010f0:	60bb      	str	r3, [r7, #8]
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin|LED_RED_0_Pin
                          |LED_YELLOW_0_Pin|LED_GREEN_0_Pin|LED_RED_1_Pin|LED_YELLOW_1_Pin
                          |LED_GREEN_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f2:	2301      	movs	r3, #1
 80010f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fa:	2302      	movs	r3, #2
 80010fc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fe:	f107 0308 	add.w	r3, r7, #8
 8001102:	4619      	mov	r1, r3
 8001104:	4811      	ldr	r0, [pc, #68]	; (800114c <MX_GPIO_Init+0xbc>)
 8001106:	f000 fb41 	bl	800178c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin PB3 */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin|GPIO_PIN_3;
 800110a:	230f      	movs	r3, #15
 800110c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001112:	2301      	movs	r3, #1
 8001114:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	4619      	mov	r1, r3
 800111c:	480c      	ldr	r0, [pc, #48]	; (8001150 <MX_GPIO_Init+0xc0>)
 800111e:	f000 fb35 	bl	800178c <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_0_Pin EN_1_Pin EN_2_Pin EN_3_Pin
                           LED_TEST_Pin */
  GPIO_InitStruct.Pin = EN_0_Pin|EN_1_Pin|EN_2_Pin|EN_3_Pin
 8001122:	f44f 433c 	mov.w	r3, #48128	; 0xbc00
 8001126:	60bb      	str	r3, [r7, #8]
                          |LED_TEST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001128:	2301      	movs	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	2302      	movs	r3, #2
 8001132:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001134:	f107 0308 	add.w	r3, r7, #8
 8001138:	4619      	mov	r1, r3
 800113a:	4805      	ldr	r0, [pc, #20]	; (8001150 <MX_GPIO_Init+0xc0>)
 800113c:	f000 fb26 	bl	800178c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001140:	bf00      	nop
 8001142:	3718      	adds	r7, #24
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40021000 	.word	0x40021000
 800114c:	40010800 	.word	0x40010800
 8001150:	40010c00 	.word	0x40010c00

08001154 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
	timerRun();
 800115c:	f000 f884 	bl	8001268 <timerRun>
	getKeyInput();
 8001160:	f7ff f910 	bl	8000384 <getKeyInput>
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001170:	b672      	cpsid	i
}
 8001172:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001174:	e7fe      	b.n	8001174 <Error_Handler+0x8>
	...

08001178 <setTimer1>:

int timer5_counter = 0;
int timer5_flag = 0;


void setTimer1(int duration) {
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
	timer1_counter = duration*10/TIME_DURATION;
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	4613      	mov	r3, r2
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	4413      	add	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	461a      	mov	r2, r3
 800118c:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <setTimer1+0x30>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	fb92 f3f3 	sdiv	r3, r2, r3
 8001194:	4a05      	ldr	r2, [pc, #20]	; (80011ac <setTimer1+0x34>)
 8001196:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001198:	4b05      	ldr	r3, [pc, #20]	; (80011b0 <setTimer1+0x38>)
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
}
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc80      	pop	{r7}
 80011a6:	4770      	bx	lr
 80011a8:	20000054 	.word	0x20000054
 80011ac:	20000148 	.word	0x20000148
 80011b0:	2000014c 	.word	0x2000014c

080011b4 <setTimer2>:

void setTimer2(int duration) {
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	timer2_counter = duration*10/TIME_DURATION;
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	4613      	mov	r3, r2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	4413      	add	r3, r2
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	461a      	mov	r2, r3
 80011c8:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <setTimer2+0x30>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	fb92 f3f3 	sdiv	r3, r2, r3
 80011d0:	4a05      	ldr	r2, [pc, #20]	; (80011e8 <setTimer2+0x34>)
 80011d2:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80011d4:	4b05      	ldr	r3, [pc, #20]	; (80011ec <setTimer2+0x38>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
}
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr
 80011e4:	20000054 	.word	0x20000054
 80011e8:	20000150 	.word	0x20000150
 80011ec:	20000154 	.word	0x20000154

080011f0 <setTimer4>:
void setTimer3(int duration) {
	timer3_counter = duration*10/TIME_DURATION;
	timer3_flag = 0;
}

void setTimer4(int duration) {
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	timer4_counter = duration*10/TIME_DURATION;
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	4613      	mov	r3, r2
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	4413      	add	r3, r2
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	461a      	mov	r2, r3
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <setTimer4+0x30>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	fb92 f3f3 	sdiv	r3, r2, r3
 800120c:	4a05      	ldr	r2, [pc, #20]	; (8001224 <setTimer4+0x34>)
 800120e:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001210:	4b05      	ldr	r3, [pc, #20]	; (8001228 <setTimer4+0x38>)
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
}
 8001216:	bf00      	nop
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	bc80      	pop	{r7}
 800121e:	4770      	bx	lr
 8001220:	20000054 	.word	0x20000054
 8001224:	20000160 	.word	0x20000160
 8001228:	20000164 	.word	0x20000164

0800122c <setTimer5>:

void setTimer5(int duration) {
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	timer5_counter = duration*10/TIME_DURATION;
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	4613      	mov	r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	4413      	add	r3, r2
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	461a      	mov	r2, r3
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <setTimer5+0x30>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	fb92 f3f3 	sdiv	r3, r2, r3
 8001248:	4a05      	ldr	r2, [pc, #20]	; (8001260 <setTimer5+0x34>)
 800124a:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 800124c:	4b05      	ldr	r3, [pc, #20]	; (8001264 <setTimer5+0x38>)
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
}
 8001252:	bf00      	nop
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr
 800125c:	20000054 	.word	0x20000054
 8001260:	20000168 	.word	0x20000168
 8001264:	2000016c 	.word	0x2000016c

08001268 <timerRun>:

void timerRun() {
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
	if(timer1_counter > 0) {
 800126c:	4b29      	ldr	r3, [pc, #164]	; (8001314 <timerRun+0xac>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	dd0b      	ble.n	800128c <timerRun+0x24>
		timer1_counter--;
 8001274:	4b27      	ldr	r3, [pc, #156]	; (8001314 <timerRun+0xac>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	3b01      	subs	r3, #1
 800127a:	4a26      	ldr	r2, [pc, #152]	; (8001314 <timerRun+0xac>)
 800127c:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0) {
 800127e:	4b25      	ldr	r3, [pc, #148]	; (8001314 <timerRun+0xac>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	dc02      	bgt.n	800128c <timerRun+0x24>
			timer1_flag = 1;
 8001286:	4b24      	ldr	r3, [pc, #144]	; (8001318 <timerRun+0xb0>)
 8001288:	2201      	movs	r2, #1
 800128a:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0) {
 800128c:	4b23      	ldr	r3, [pc, #140]	; (800131c <timerRun+0xb4>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	dd0b      	ble.n	80012ac <timerRun+0x44>
			timer2_counter--;
 8001294:	4b21      	ldr	r3, [pc, #132]	; (800131c <timerRun+0xb4>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	3b01      	subs	r3, #1
 800129a:	4a20      	ldr	r2, [pc, #128]	; (800131c <timerRun+0xb4>)
 800129c:	6013      	str	r3, [r2, #0]
			if(timer2_counter <= 0) {
 800129e:	4b1f      	ldr	r3, [pc, #124]	; (800131c <timerRun+0xb4>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	dc02      	bgt.n	80012ac <timerRun+0x44>
				timer2_flag = 1;
 80012a6:	4b1e      	ldr	r3, [pc, #120]	; (8001320 <timerRun+0xb8>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	601a      	str	r2, [r3, #0]
			}
		}

	if(timer3_counter > 0) {
 80012ac:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <timerRun+0xbc>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	dd0b      	ble.n	80012cc <timerRun+0x64>
			timer3_counter--;
 80012b4:	4b1b      	ldr	r3, [pc, #108]	; (8001324 <timerRun+0xbc>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	3b01      	subs	r3, #1
 80012ba:	4a1a      	ldr	r2, [pc, #104]	; (8001324 <timerRun+0xbc>)
 80012bc:	6013      	str	r3, [r2, #0]
			if(timer3_counter <= 0) {
 80012be:	4b19      	ldr	r3, [pc, #100]	; (8001324 <timerRun+0xbc>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	dc02      	bgt.n	80012cc <timerRun+0x64>
				timer3_flag = 1;
 80012c6:	4b18      	ldr	r3, [pc, #96]	; (8001328 <timerRun+0xc0>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	601a      	str	r2, [r3, #0]
			}
		}

	if(timer4_counter > 0) {
 80012cc:	4b17      	ldr	r3, [pc, #92]	; (800132c <timerRun+0xc4>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	dd0b      	ble.n	80012ec <timerRun+0x84>
			timer4_counter--;
 80012d4:	4b15      	ldr	r3, [pc, #84]	; (800132c <timerRun+0xc4>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	3b01      	subs	r3, #1
 80012da:	4a14      	ldr	r2, [pc, #80]	; (800132c <timerRun+0xc4>)
 80012dc:	6013      	str	r3, [r2, #0]
			if(timer4_counter <= 0) {
 80012de:	4b13      	ldr	r3, [pc, #76]	; (800132c <timerRun+0xc4>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	dc02      	bgt.n	80012ec <timerRun+0x84>
				timer4_flag = 1;
 80012e6:	4b12      	ldr	r3, [pc, #72]	; (8001330 <timerRun+0xc8>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	601a      	str	r2, [r3, #0]
			}
		}

	if(timer5_counter > 0) {
 80012ec:	4b11      	ldr	r3, [pc, #68]	; (8001334 <timerRun+0xcc>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	dd0b      	ble.n	800130c <timerRun+0xa4>
			timer5_counter--;
 80012f4:	4b0f      	ldr	r3, [pc, #60]	; (8001334 <timerRun+0xcc>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	3b01      	subs	r3, #1
 80012fa:	4a0e      	ldr	r2, [pc, #56]	; (8001334 <timerRun+0xcc>)
 80012fc:	6013      	str	r3, [r2, #0]
			if(timer5_counter <= 0) {
 80012fe:	4b0d      	ldr	r3, [pc, #52]	; (8001334 <timerRun+0xcc>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	dc02      	bgt.n	800130c <timerRun+0xa4>
				timer5_flag = 1;
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <timerRun+0xd0>)
 8001308:	2201      	movs	r2, #1
 800130a:	601a      	str	r2, [r3, #0]
			}
		}
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr
 8001314:	20000148 	.word	0x20000148
 8001318:	2000014c 	.word	0x2000014c
 800131c:	20000150 	.word	0x20000150
 8001320:	20000154 	.word	0x20000154
 8001324:	20000158 	.word	0x20000158
 8001328:	2000015c 	.word	0x2000015c
 800132c:	20000160 	.word	0x20000160
 8001330:	20000164 	.word	0x20000164
 8001334:	20000168 	.word	0x20000168
 8001338:	2000016c 	.word	0x2000016c

0800133c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <HAL_MspInit+0x40>)
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	4a0d      	ldr	r2, [pc, #52]	; (800137c <HAL_MspInit+0x40>)
 8001348:	f043 0301 	orr.w	r3, r3, #1
 800134c:	6193      	str	r3, [r2, #24]
 800134e:	4b0b      	ldr	r3, [pc, #44]	; (800137c <HAL_MspInit+0x40>)
 8001350:	699b      	ldr	r3, [r3, #24]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800135a:	4b08      	ldr	r3, [pc, #32]	; (800137c <HAL_MspInit+0x40>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	4a07      	ldr	r2, [pc, #28]	; (800137c <HAL_MspInit+0x40>)
 8001360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001364:	61d3      	str	r3, [r2, #28]
 8001366:	4b05      	ldr	r3, [pc, #20]	; (800137c <HAL_MspInit+0x40>)
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136e:	603b      	str	r3, [r7, #0]
 8001370:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr
 800137c:	40021000 	.word	0x40021000

08001380 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001390:	d114      	bne.n	80013bc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001392:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <HAL_TIM_Base_MspInit+0x68>)
 8001394:	69db      	ldr	r3, [r3, #28]
 8001396:	4a14      	ldr	r2, [pc, #80]	; (80013e8 <HAL_TIM_Base_MspInit+0x68>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	61d3      	str	r3, [r2, #28]
 800139e:	4b12      	ldr	r3, [pc, #72]	; (80013e8 <HAL_TIM_Base_MspInit+0x68>)
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2100      	movs	r1, #0
 80013ae:	201c      	movs	r0, #28
 80013b0:	f000 f9b5 	bl	800171e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013b4:	201c      	movs	r0, #28
 80013b6:	f000 f9ce 	bl	8001756 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80013ba:	e010      	b.n	80013de <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a0a      	ldr	r2, [pc, #40]	; (80013ec <HAL_TIM_Base_MspInit+0x6c>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d10b      	bne.n	80013de <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013c6:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <HAL_TIM_Base_MspInit+0x68>)
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	4a07      	ldr	r2, [pc, #28]	; (80013e8 <HAL_TIM_Base_MspInit+0x68>)
 80013cc:	f043 0302 	orr.w	r3, r3, #2
 80013d0:	61d3      	str	r3, [r2, #28]
 80013d2:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <HAL_TIM_Base_MspInit+0x68>)
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	60bb      	str	r3, [r7, #8]
 80013dc:	68bb      	ldr	r3, [r7, #8]
}
 80013de:	bf00      	nop
 80013e0:	3710      	adds	r7, #16
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40000400 	.word	0x40000400

080013f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013f4:	e7fe      	b.n	80013f4 <NMI_Handler+0x4>

080013f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013fa:	e7fe      	b.n	80013fa <HardFault_Handler+0x4>

080013fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001400:	e7fe      	b.n	8001400 <MemManage_Handler+0x4>

08001402 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001406:	e7fe      	b.n	8001406 <BusFault_Handler+0x4>

08001408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800140c:	e7fe      	b.n	800140c <UsageFault_Handler+0x4>

0800140e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr

0800141a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800141e:	bf00      	nop
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr

08001426 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001426:	b480      	push	{r7}
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr

08001432 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001436:	f000 f87f 	bl	8001538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001444:	4802      	ldr	r0, [pc, #8]	; (8001450 <TIM2_IRQHandler+0x10>)
 8001446:	f000 ffdf 	bl	8002408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	200000b8 	.word	0x200000b8

08001454 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001460:	f7ff fff8 	bl	8001454 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001464:	480b      	ldr	r0, [pc, #44]	; (8001494 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001466:	490c      	ldr	r1, [pc, #48]	; (8001498 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001468:	4a0c      	ldr	r2, [pc, #48]	; (800149c <LoopFillZerobss+0x16>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800146c:	e002      	b.n	8001474 <LoopCopyDataInit>

0800146e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001472:	3304      	adds	r3, #4

08001474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001478:	d3f9      	bcc.n	800146e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147a:	4a09      	ldr	r2, [pc, #36]	; (80014a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800147c:	4c09      	ldr	r4, [pc, #36]	; (80014a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001480:	e001      	b.n	8001486 <LoopFillZerobss>

08001482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001484:	3204      	adds	r2, #4

08001486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001488:	d3fb      	bcc.n	8001482 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800148a:	f001 fb11 	bl	8002ab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800148e:	f7ff fcf1 	bl	8000e74 <main>
  bx lr
 8001492:	4770      	bx	lr
  ldr r0, =_sdata
 8001494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001498:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 800149c:	08002b3c 	.word	0x08002b3c
  ldr r2, =_sbss
 80014a0:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80014a4:	20000174 	.word	0x20000174

080014a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014a8:	e7fe      	b.n	80014a8 <ADC1_2_IRQHandler>
	...

080014ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b0:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <HAL_Init+0x28>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a07      	ldr	r2, [pc, #28]	; (80014d4 <HAL_Init+0x28>)
 80014b6:	f043 0310 	orr.w	r3, r3, #16
 80014ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014bc:	2003      	movs	r0, #3
 80014be:	f000 f923 	bl	8001708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c2:	200f      	movs	r0, #15
 80014c4:	f000 f808 	bl	80014d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c8:	f7ff ff38 	bl	800133c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40022000 	.word	0x40022000

080014d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <HAL_InitTick+0x54>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <HAL_InitTick+0x58>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 f93b 	bl	8001772 <HAL_SYSTICK_Config>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e00e      	b.n	8001524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b0f      	cmp	r3, #15
 800150a:	d80a      	bhi.n	8001522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800150c:	2200      	movs	r2, #0
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	f04f 30ff 	mov.w	r0, #4294967295
 8001514:	f000 f903 	bl	800171e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001518:	4a06      	ldr	r2, [pc, #24]	; (8001534 <HAL_InitTick+0x5c>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	e000      	b.n	8001524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000058 	.word	0x20000058
 8001530:	20000060 	.word	0x20000060
 8001534:	2000005c 	.word	0x2000005c

08001538 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800153c:	4b05      	ldr	r3, [pc, #20]	; (8001554 <HAL_IncTick+0x1c>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b05      	ldr	r3, [pc, #20]	; (8001558 <HAL_IncTick+0x20>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	4a03      	ldr	r2, [pc, #12]	; (8001558 <HAL_IncTick+0x20>)
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr
 8001554:	20000060 	.word	0x20000060
 8001558:	20000170 	.word	0x20000170

0800155c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return uwTick;
 8001560:	4b02      	ldr	r3, [pc, #8]	; (800156c <HAL_GetTick+0x10>)
 8001562:	681b      	ldr	r3, [r3, #0]
}
 8001564:	4618      	mov	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr
 800156c:	20000170 	.word	0x20000170

08001570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001586:	68ba      	ldr	r2, [r7, #8]
 8001588:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800158c:	4013      	ands	r3, r2
 800158e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001598:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800159c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a2:	4a04      	ldr	r2, [pc, #16]	; (80015b4 <__NVIC_SetPriorityGrouping+0x44>)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	60d3      	str	r3, [r2, #12]
}
 80015a8:	bf00      	nop
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015bc:	4b04      	ldr	r3, [pc, #16]	; (80015d0 <__NVIC_GetPriorityGrouping+0x18>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	0a1b      	lsrs	r3, r3, #8
 80015c2:	f003 0307 	and.w	r3, r3, #7
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	db0b      	blt.n	80015fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	f003 021f 	and.w	r2, r3, #31
 80015ec:	4906      	ldr	r1, [pc, #24]	; (8001608 <__NVIC_EnableIRQ+0x34>)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	095b      	lsrs	r3, r3, #5
 80015f4:	2001      	movs	r0, #1
 80015f6:	fa00 f202 	lsl.w	r2, r0, r2
 80015fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	e000e100 	.word	0xe000e100

0800160c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	6039      	str	r1, [r7, #0]
 8001616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161c:	2b00      	cmp	r3, #0
 800161e:	db0a      	blt.n	8001636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	b2da      	uxtb	r2, r3
 8001624:	490c      	ldr	r1, [pc, #48]	; (8001658 <__NVIC_SetPriority+0x4c>)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	0112      	lsls	r2, r2, #4
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	440b      	add	r3, r1
 8001630:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001634:	e00a      	b.n	800164c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	b2da      	uxtb	r2, r3
 800163a:	4908      	ldr	r1, [pc, #32]	; (800165c <__NVIC_SetPriority+0x50>)
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	3b04      	subs	r3, #4
 8001644:	0112      	lsls	r2, r2, #4
 8001646:	b2d2      	uxtb	r2, r2
 8001648:	440b      	add	r3, r1
 800164a:	761a      	strb	r2, [r3, #24]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000e100 	.word	0xe000e100
 800165c:	e000ed00 	.word	0xe000ed00

08001660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001660:	b480      	push	{r7}
 8001662:	b089      	sub	sp, #36	; 0x24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f1c3 0307 	rsb	r3, r3, #7
 800167a:	2b04      	cmp	r3, #4
 800167c:	bf28      	it	cs
 800167e:	2304      	movcs	r3, #4
 8001680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	3304      	adds	r3, #4
 8001686:	2b06      	cmp	r3, #6
 8001688:	d902      	bls.n	8001690 <NVIC_EncodePriority+0x30>
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	3b03      	subs	r3, #3
 800168e:	e000      	b.n	8001692 <NVIC_EncodePriority+0x32>
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001694:	f04f 32ff 	mov.w	r2, #4294967295
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43da      	mvns	r2, r3
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	401a      	ands	r2, r3
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a8:	f04f 31ff 	mov.w	r1, #4294967295
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	fa01 f303 	lsl.w	r3, r1, r3
 80016b2:	43d9      	mvns	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	4313      	orrs	r3, r2
         );
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3724      	adds	r7, #36	; 0x24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr

080016c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016d4:	d301      	bcc.n	80016da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016d6:	2301      	movs	r3, #1
 80016d8:	e00f      	b.n	80016fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016da:	4a0a      	ldr	r2, [pc, #40]	; (8001704 <SysTick_Config+0x40>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016e2:	210f      	movs	r1, #15
 80016e4:	f04f 30ff 	mov.w	r0, #4294967295
 80016e8:	f7ff ff90 	bl	800160c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016ec:	4b05      	ldr	r3, [pc, #20]	; (8001704 <SysTick_Config+0x40>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f2:	4b04      	ldr	r3, [pc, #16]	; (8001704 <SysTick_Config+0x40>)
 80016f4:	2207      	movs	r2, #7
 80016f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	e000e010 	.word	0xe000e010

08001708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff ff2d 	bl	8001570 <__NVIC_SetPriorityGrouping>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800171e:	b580      	push	{r7, lr}
 8001720:	b086      	sub	sp, #24
 8001722:	af00      	add	r7, sp, #0
 8001724:	4603      	mov	r3, r0
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
 800172a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001730:	f7ff ff42 	bl	80015b8 <__NVIC_GetPriorityGrouping>
 8001734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	68b9      	ldr	r1, [r7, #8]
 800173a:	6978      	ldr	r0, [r7, #20]
 800173c:	f7ff ff90 	bl	8001660 <NVIC_EncodePriority>
 8001740:	4602      	mov	r2, r0
 8001742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001746:	4611      	mov	r1, r2
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff5f 	bl	800160c <__NVIC_SetPriority>
}
 800174e:	bf00      	nop
 8001750:	3718      	adds	r7, #24
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff35 	bl	80015d4 <__NVIC_EnableIRQ>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f7ff ffa2 	bl	80016c4 <SysTick_Config>
 8001780:	4603      	mov	r3, r0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
	...

0800178c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800178c:	b480      	push	{r7}
 800178e:	b08b      	sub	sp, #44	; 0x2c
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001796:	2300      	movs	r3, #0
 8001798:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800179a:	2300      	movs	r3, #0
 800179c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800179e:	e161      	b.n	8001a64 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017a0:	2201      	movs	r2, #1
 80017a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	69fa      	ldr	r2, [r7, #28]
 80017b0:	4013      	ands	r3, r2
 80017b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017b4:	69ba      	ldr	r2, [r7, #24]
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	f040 8150 	bne.w	8001a5e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	4a97      	ldr	r2, [pc, #604]	; (8001a20 <HAL_GPIO_Init+0x294>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d05e      	beq.n	8001886 <HAL_GPIO_Init+0xfa>
 80017c8:	4a95      	ldr	r2, [pc, #596]	; (8001a20 <HAL_GPIO_Init+0x294>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d875      	bhi.n	80018ba <HAL_GPIO_Init+0x12e>
 80017ce:	4a95      	ldr	r2, [pc, #596]	; (8001a24 <HAL_GPIO_Init+0x298>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d058      	beq.n	8001886 <HAL_GPIO_Init+0xfa>
 80017d4:	4a93      	ldr	r2, [pc, #588]	; (8001a24 <HAL_GPIO_Init+0x298>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d86f      	bhi.n	80018ba <HAL_GPIO_Init+0x12e>
 80017da:	4a93      	ldr	r2, [pc, #588]	; (8001a28 <HAL_GPIO_Init+0x29c>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d052      	beq.n	8001886 <HAL_GPIO_Init+0xfa>
 80017e0:	4a91      	ldr	r2, [pc, #580]	; (8001a28 <HAL_GPIO_Init+0x29c>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d869      	bhi.n	80018ba <HAL_GPIO_Init+0x12e>
 80017e6:	4a91      	ldr	r2, [pc, #580]	; (8001a2c <HAL_GPIO_Init+0x2a0>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d04c      	beq.n	8001886 <HAL_GPIO_Init+0xfa>
 80017ec:	4a8f      	ldr	r2, [pc, #572]	; (8001a2c <HAL_GPIO_Init+0x2a0>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d863      	bhi.n	80018ba <HAL_GPIO_Init+0x12e>
 80017f2:	4a8f      	ldr	r2, [pc, #572]	; (8001a30 <HAL_GPIO_Init+0x2a4>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d046      	beq.n	8001886 <HAL_GPIO_Init+0xfa>
 80017f8:	4a8d      	ldr	r2, [pc, #564]	; (8001a30 <HAL_GPIO_Init+0x2a4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d85d      	bhi.n	80018ba <HAL_GPIO_Init+0x12e>
 80017fe:	2b12      	cmp	r3, #18
 8001800:	d82a      	bhi.n	8001858 <HAL_GPIO_Init+0xcc>
 8001802:	2b12      	cmp	r3, #18
 8001804:	d859      	bhi.n	80018ba <HAL_GPIO_Init+0x12e>
 8001806:	a201      	add	r2, pc, #4	; (adr r2, 800180c <HAL_GPIO_Init+0x80>)
 8001808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180c:	08001887 	.word	0x08001887
 8001810:	08001861 	.word	0x08001861
 8001814:	08001873 	.word	0x08001873
 8001818:	080018b5 	.word	0x080018b5
 800181c:	080018bb 	.word	0x080018bb
 8001820:	080018bb 	.word	0x080018bb
 8001824:	080018bb 	.word	0x080018bb
 8001828:	080018bb 	.word	0x080018bb
 800182c:	080018bb 	.word	0x080018bb
 8001830:	080018bb 	.word	0x080018bb
 8001834:	080018bb 	.word	0x080018bb
 8001838:	080018bb 	.word	0x080018bb
 800183c:	080018bb 	.word	0x080018bb
 8001840:	080018bb 	.word	0x080018bb
 8001844:	080018bb 	.word	0x080018bb
 8001848:	080018bb 	.word	0x080018bb
 800184c:	080018bb 	.word	0x080018bb
 8001850:	08001869 	.word	0x08001869
 8001854:	0800187d 	.word	0x0800187d
 8001858:	4a76      	ldr	r2, [pc, #472]	; (8001a34 <HAL_GPIO_Init+0x2a8>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d013      	beq.n	8001886 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800185e:	e02c      	b.n	80018ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	623b      	str	r3, [r7, #32]
          break;
 8001866:	e029      	b.n	80018bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	3304      	adds	r3, #4
 800186e:	623b      	str	r3, [r7, #32]
          break;
 8001870:	e024      	b.n	80018bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	3308      	adds	r3, #8
 8001878:	623b      	str	r3, [r7, #32]
          break;
 800187a:	e01f      	b.n	80018bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	330c      	adds	r3, #12
 8001882:	623b      	str	r3, [r7, #32]
          break;
 8001884:	e01a      	b.n	80018bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d102      	bne.n	8001894 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800188e:	2304      	movs	r3, #4
 8001890:	623b      	str	r3, [r7, #32]
          break;
 8001892:	e013      	b.n	80018bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d105      	bne.n	80018a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800189c:	2308      	movs	r3, #8
 800189e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	69fa      	ldr	r2, [r7, #28]
 80018a4:	611a      	str	r2, [r3, #16]
          break;
 80018a6:	e009      	b.n	80018bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018a8:	2308      	movs	r3, #8
 80018aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	69fa      	ldr	r2, [r7, #28]
 80018b0:	615a      	str	r2, [r3, #20]
          break;
 80018b2:	e003      	b.n	80018bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018b4:	2300      	movs	r3, #0
 80018b6:	623b      	str	r3, [r7, #32]
          break;
 80018b8:	e000      	b.n	80018bc <HAL_GPIO_Init+0x130>
          break;
 80018ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	2bff      	cmp	r3, #255	; 0xff
 80018c0:	d801      	bhi.n	80018c6 <HAL_GPIO_Init+0x13a>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	e001      	b.n	80018ca <HAL_GPIO_Init+0x13e>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	3304      	adds	r3, #4
 80018ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	2bff      	cmp	r3, #255	; 0xff
 80018d0:	d802      	bhi.n	80018d8 <HAL_GPIO_Init+0x14c>
 80018d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	e002      	b.n	80018de <HAL_GPIO_Init+0x152>
 80018d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018da:	3b08      	subs	r3, #8
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	210f      	movs	r1, #15
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	fa01 f303 	lsl.w	r3, r1, r3
 80018ec:	43db      	mvns	r3, r3
 80018ee:	401a      	ands	r2, r3
 80018f0:	6a39      	ldr	r1, [r7, #32]
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	fa01 f303 	lsl.w	r3, r1, r3
 80018f8:	431a      	orrs	r2, r3
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001906:	2b00      	cmp	r3, #0
 8001908:	f000 80a9 	beq.w	8001a5e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800190c:	4b4a      	ldr	r3, [pc, #296]	; (8001a38 <HAL_GPIO_Init+0x2ac>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	4a49      	ldr	r2, [pc, #292]	; (8001a38 <HAL_GPIO_Init+0x2ac>)
 8001912:	f043 0301 	orr.w	r3, r3, #1
 8001916:	6193      	str	r3, [r2, #24]
 8001918:	4b47      	ldr	r3, [pc, #284]	; (8001a38 <HAL_GPIO_Init+0x2ac>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	f003 0301 	and.w	r3, r3, #1
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001924:	4a45      	ldr	r2, [pc, #276]	; (8001a3c <HAL_GPIO_Init+0x2b0>)
 8001926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001928:	089b      	lsrs	r3, r3, #2
 800192a:	3302      	adds	r3, #2
 800192c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001930:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001934:	f003 0303 	and.w	r3, r3, #3
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	220f      	movs	r2, #15
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	4013      	ands	r3, r2
 8001946:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a3d      	ldr	r2, [pc, #244]	; (8001a40 <HAL_GPIO_Init+0x2b4>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d00d      	beq.n	800196c <HAL_GPIO_Init+0x1e0>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a3c      	ldr	r2, [pc, #240]	; (8001a44 <HAL_GPIO_Init+0x2b8>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d007      	beq.n	8001968 <HAL_GPIO_Init+0x1dc>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a3b      	ldr	r2, [pc, #236]	; (8001a48 <HAL_GPIO_Init+0x2bc>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d101      	bne.n	8001964 <HAL_GPIO_Init+0x1d8>
 8001960:	2302      	movs	r3, #2
 8001962:	e004      	b.n	800196e <HAL_GPIO_Init+0x1e2>
 8001964:	2303      	movs	r3, #3
 8001966:	e002      	b.n	800196e <HAL_GPIO_Init+0x1e2>
 8001968:	2301      	movs	r3, #1
 800196a:	e000      	b.n	800196e <HAL_GPIO_Init+0x1e2>
 800196c:	2300      	movs	r3, #0
 800196e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001970:	f002 0203 	and.w	r2, r2, #3
 8001974:	0092      	lsls	r2, r2, #2
 8001976:	4093      	lsls	r3, r2
 8001978:	68fa      	ldr	r2, [r7, #12]
 800197a:	4313      	orrs	r3, r2
 800197c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800197e:	492f      	ldr	r1, [pc, #188]	; (8001a3c <HAL_GPIO_Init+0x2b0>)
 8001980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001982:	089b      	lsrs	r3, r3, #2
 8001984:	3302      	adds	r3, #2
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d006      	beq.n	80019a6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001998:	4b2c      	ldr	r3, [pc, #176]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 800199a:	689a      	ldr	r2, [r3, #8]
 800199c:	492b      	ldr	r1, [pc, #172]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	608b      	str	r3, [r1, #8]
 80019a4:	e006      	b.n	80019b4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019a6:	4b29      	ldr	r3, [pc, #164]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 80019a8:	689a      	ldr	r2, [r3, #8]
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	43db      	mvns	r3, r3
 80019ae:	4927      	ldr	r1, [pc, #156]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 80019b0:	4013      	ands	r3, r2
 80019b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d006      	beq.n	80019ce <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019c0:	4b22      	ldr	r3, [pc, #136]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 80019c2:	68da      	ldr	r2, [r3, #12]
 80019c4:	4921      	ldr	r1, [pc, #132]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	60cb      	str	r3, [r1, #12]
 80019cc:	e006      	b.n	80019dc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019ce:	4b1f      	ldr	r3, [pc, #124]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 80019d0:	68da      	ldr	r2, [r3, #12]
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	43db      	mvns	r3, r3
 80019d6:	491d      	ldr	r1, [pc, #116]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 80019d8:	4013      	ands	r3, r2
 80019da:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d006      	beq.n	80019f6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019e8:	4b18      	ldr	r3, [pc, #96]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	4917      	ldr	r1, [pc, #92]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	604b      	str	r3, [r1, #4]
 80019f4:	e006      	b.n	8001a04 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019f6:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 80019f8:	685a      	ldr	r2, [r3, #4]
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	43db      	mvns	r3, r3
 80019fe:	4913      	ldr	r1, [pc, #76]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 8001a00:	4013      	ands	r3, r2
 8001a02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d01f      	beq.n	8001a50 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a10:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	490d      	ldr	r1, [pc, #52]	; (8001a4c <HAL_GPIO_Init+0x2c0>)
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	600b      	str	r3, [r1, #0]
 8001a1c:	e01f      	b.n	8001a5e <HAL_GPIO_Init+0x2d2>
 8001a1e:	bf00      	nop
 8001a20:	10320000 	.word	0x10320000
 8001a24:	10310000 	.word	0x10310000
 8001a28:	10220000 	.word	0x10220000
 8001a2c:	10210000 	.word	0x10210000
 8001a30:	10120000 	.word	0x10120000
 8001a34:	10110000 	.word	0x10110000
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	40010000 	.word	0x40010000
 8001a40:	40010800 	.word	0x40010800
 8001a44:	40010c00 	.word	0x40010c00
 8001a48:	40011000 	.word	0x40011000
 8001a4c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a50:	4b0b      	ldr	r3, [pc, #44]	; (8001a80 <HAL_GPIO_Init+0x2f4>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	43db      	mvns	r3, r3
 8001a58:	4909      	ldr	r1, [pc, #36]	; (8001a80 <HAL_GPIO_Init+0x2f4>)
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a60:	3301      	adds	r3, #1
 8001a62:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f47f ae96 	bne.w	80017a0 <HAL_GPIO_Init+0x14>
  }
}
 8001a74:	bf00      	nop
 8001a76:	bf00      	nop
 8001a78:	372c      	adds	r7, #44	; 0x2c
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr
 8001a80:	40010400 	.word	0x40010400

08001a84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689a      	ldr	r2, [r3, #8]
 8001a94:	887b      	ldrh	r3, [r7, #2]
 8001a96:	4013      	ands	r3, r2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d002      	beq.n	8001aa2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	73fb      	strb	r3, [r7, #15]
 8001aa0:	e001      	b.n	8001aa6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr

08001ab2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b083      	sub	sp, #12
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
 8001aba:	460b      	mov	r3, r1
 8001abc:	807b      	strh	r3, [r7, #2]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ac2:	787b      	ldrb	r3, [r7, #1]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ac8:	887a      	ldrh	r2, [r7, #2]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ace:	e003      	b.n	8001ad8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ad0:	887b      	ldrh	r3, [r7, #2]
 8001ad2:	041a      	lsls	r2, r3, #16
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	611a      	str	r2, [r3, #16]
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr

08001ae2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	b085      	sub	sp, #20
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
 8001aea:	460b      	mov	r3, r1
 8001aec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001af4:	887a      	ldrh	r2, [r7, #2]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	4013      	ands	r3, r2
 8001afa:	041a      	lsls	r2, r3, #16
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	43d9      	mvns	r1, r3
 8001b00:	887b      	ldrh	r3, [r7, #2]
 8001b02:	400b      	ands	r3, r1
 8001b04:	431a      	orrs	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	611a      	str	r2, [r3, #16]
}
 8001b0a:	bf00      	nop
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e272      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 8087 	beq.w	8001c42 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b34:	4b92      	ldr	r3, [pc, #584]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f003 030c 	and.w	r3, r3, #12
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d00c      	beq.n	8001b5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b40:	4b8f      	ldr	r3, [pc, #572]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f003 030c 	and.w	r3, r3, #12
 8001b48:	2b08      	cmp	r3, #8
 8001b4a:	d112      	bne.n	8001b72 <HAL_RCC_OscConfig+0x5e>
 8001b4c:	4b8c      	ldr	r3, [pc, #560]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b58:	d10b      	bne.n	8001b72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b5a:	4b89      	ldr	r3, [pc, #548]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d06c      	beq.n	8001c40 <HAL_RCC_OscConfig+0x12c>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d168      	bne.n	8001c40 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e24c      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b7a:	d106      	bne.n	8001b8a <HAL_RCC_OscConfig+0x76>
 8001b7c:	4b80      	ldr	r3, [pc, #512]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a7f      	ldr	r2, [pc, #508]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b86:	6013      	str	r3, [r2, #0]
 8001b88:	e02e      	b.n	8001be8 <HAL_RCC_OscConfig+0xd4>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0x98>
 8001b92:	4b7b      	ldr	r3, [pc, #492]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a7a      	ldr	r2, [pc, #488]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001b98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	4b78      	ldr	r3, [pc, #480]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a77      	ldr	r2, [pc, #476]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	e01d      	b.n	8001be8 <HAL_RCC_OscConfig+0xd4>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bb4:	d10c      	bne.n	8001bd0 <HAL_RCC_OscConfig+0xbc>
 8001bb6:	4b72      	ldr	r3, [pc, #456]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a71      	ldr	r2, [pc, #452]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bc0:	6013      	str	r3, [r2, #0]
 8001bc2:	4b6f      	ldr	r3, [pc, #444]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a6e      	ldr	r2, [pc, #440]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bcc:	6013      	str	r3, [r2, #0]
 8001bce:	e00b      	b.n	8001be8 <HAL_RCC_OscConfig+0xd4>
 8001bd0:	4b6b      	ldr	r3, [pc, #428]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a6a      	ldr	r2, [pc, #424]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	4b68      	ldr	r3, [pc, #416]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a67      	ldr	r2, [pc, #412]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001be2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001be6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d013      	beq.n	8001c18 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf0:	f7ff fcb4 	bl	800155c <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf8:	f7ff fcb0 	bl	800155c <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b64      	cmp	r3, #100	; 0x64
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e200      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0a:	4b5d      	ldr	r3, [pc, #372]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d0f0      	beq.n	8001bf8 <HAL_RCC_OscConfig+0xe4>
 8001c16:	e014      	b.n	8001c42 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c18:	f7ff fca0 	bl	800155c <HAL_GetTick>
 8001c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c20:	f7ff fc9c 	bl	800155c <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b64      	cmp	r3, #100	; 0x64
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e1ec      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c32:	4b53      	ldr	r3, [pc, #332]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d1f0      	bne.n	8001c20 <HAL_RCC_OscConfig+0x10c>
 8001c3e:	e000      	b.n	8001c42 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d063      	beq.n	8001d16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c4e:	4b4c      	ldr	r3, [pc, #304]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f003 030c 	and.w	r3, r3, #12
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00b      	beq.n	8001c72 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c5a:	4b49      	ldr	r3, [pc, #292]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f003 030c 	and.w	r3, r3, #12
 8001c62:	2b08      	cmp	r3, #8
 8001c64:	d11c      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x18c>
 8001c66:	4b46      	ldr	r3, [pc, #280]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d116      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c72:	4b43      	ldr	r3, [pc, #268]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d005      	beq.n	8001c8a <HAL_RCC_OscConfig+0x176>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d001      	beq.n	8001c8a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e1c0      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c8a:	4b3d      	ldr	r3, [pc, #244]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	4939      	ldr	r1, [pc, #228]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9e:	e03a      	b.n	8001d16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d020      	beq.n	8001cea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca8:	4b36      	ldr	r3, [pc, #216]	; (8001d84 <HAL_RCC_OscConfig+0x270>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cae:	f7ff fc55 	bl	800155c <HAL_GetTick>
 8001cb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb6:	f7ff fc51 	bl	800155c <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e1a1      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc8:	4b2d      	ldr	r3, [pc, #180]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0f0      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd4:	4b2a      	ldr	r3, [pc, #168]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	695b      	ldr	r3, [r3, #20]
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	4927      	ldr	r1, [pc, #156]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	600b      	str	r3, [r1, #0]
 8001ce8:	e015      	b.n	8001d16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cea:	4b26      	ldr	r3, [pc, #152]	; (8001d84 <HAL_RCC_OscConfig+0x270>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf0:	f7ff fc34 	bl	800155c <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf8:	f7ff fc30 	bl	800155c <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e180      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0a:	4b1d      	ldr	r3, [pc, #116]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d03a      	beq.n	8001d98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d019      	beq.n	8001d5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d2a:	4b17      	ldr	r3, [pc, #92]	; (8001d88 <HAL_RCC_OscConfig+0x274>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d30:	f7ff fc14 	bl	800155c <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d38:	f7ff fc10 	bl	800155c <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e160      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d4a:	4b0d      	ldr	r3, [pc, #52]	; (8001d80 <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d56:	2001      	movs	r0, #1
 8001d58:	f000 fa9c 	bl	8002294 <RCC_Delay>
 8001d5c:	e01c      	b.n	8001d98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d5e:	4b0a      	ldr	r3, [pc, #40]	; (8001d88 <HAL_RCC_OscConfig+0x274>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d64:	f7ff fbfa 	bl	800155c <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d6a:	e00f      	b.n	8001d8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6c:	f7ff fbf6 	bl	800155c <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d908      	bls.n	8001d8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e146      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000
 8001d84:	42420000 	.word	0x42420000
 8001d88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d8c:	4b92      	ldr	r3, [pc, #584]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d1e9      	bne.n	8001d6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	f000 80a6 	beq.w	8001ef2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001da6:	2300      	movs	r3, #0
 8001da8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001daa:	4b8b      	ldr	r3, [pc, #556]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10d      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001db6:	4b88      	ldr	r3, [pc, #544]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	4a87      	ldr	r2, [pc, #540]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001dbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dc0:	61d3      	str	r3, [r2, #28]
 8001dc2:	4b85      	ldr	r3, [pc, #532]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd2:	4b82      	ldr	r3, [pc, #520]	; (8001fdc <HAL_RCC_OscConfig+0x4c8>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d118      	bne.n	8001e10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dde:	4b7f      	ldr	r3, [pc, #508]	; (8001fdc <HAL_RCC_OscConfig+0x4c8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a7e      	ldr	r2, [pc, #504]	; (8001fdc <HAL_RCC_OscConfig+0x4c8>)
 8001de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dea:	f7ff fbb7 	bl	800155c <HAL_GetTick>
 8001dee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df0:	e008      	b.n	8001e04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001df2:	f7ff fbb3 	bl	800155c <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	2b64      	cmp	r3, #100	; 0x64
 8001dfe:	d901      	bls.n	8001e04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e103      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e04:	4b75      	ldr	r3, [pc, #468]	; (8001fdc <HAL_RCC_OscConfig+0x4c8>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d0f0      	beq.n	8001df2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d106      	bne.n	8001e26 <HAL_RCC_OscConfig+0x312>
 8001e18:	4b6f      	ldr	r3, [pc, #444]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	4a6e      	ldr	r2, [pc, #440]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	6213      	str	r3, [r2, #32]
 8001e24:	e02d      	b.n	8001e82 <HAL_RCC_OscConfig+0x36e>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d10c      	bne.n	8001e48 <HAL_RCC_OscConfig+0x334>
 8001e2e:	4b6a      	ldr	r3, [pc, #424]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e30:	6a1b      	ldr	r3, [r3, #32]
 8001e32:	4a69      	ldr	r2, [pc, #420]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e34:	f023 0301 	bic.w	r3, r3, #1
 8001e38:	6213      	str	r3, [r2, #32]
 8001e3a:	4b67      	ldr	r3, [pc, #412]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	4a66      	ldr	r2, [pc, #408]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e40:	f023 0304 	bic.w	r3, r3, #4
 8001e44:	6213      	str	r3, [r2, #32]
 8001e46:	e01c      	b.n	8001e82 <HAL_RCC_OscConfig+0x36e>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	2b05      	cmp	r3, #5
 8001e4e:	d10c      	bne.n	8001e6a <HAL_RCC_OscConfig+0x356>
 8001e50:	4b61      	ldr	r3, [pc, #388]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	4a60      	ldr	r2, [pc, #384]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e56:	f043 0304 	orr.w	r3, r3, #4
 8001e5a:	6213      	str	r3, [r2, #32]
 8001e5c:	4b5e      	ldr	r3, [pc, #376]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	4a5d      	ldr	r2, [pc, #372]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	6213      	str	r3, [r2, #32]
 8001e68:	e00b      	b.n	8001e82 <HAL_RCC_OscConfig+0x36e>
 8001e6a:	4b5b      	ldr	r3, [pc, #364]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e6c:	6a1b      	ldr	r3, [r3, #32]
 8001e6e:	4a5a      	ldr	r2, [pc, #360]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e70:	f023 0301 	bic.w	r3, r3, #1
 8001e74:	6213      	str	r3, [r2, #32]
 8001e76:	4b58      	ldr	r3, [pc, #352]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	4a57      	ldr	r2, [pc, #348]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001e7c:	f023 0304 	bic.w	r3, r3, #4
 8001e80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d015      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e8a:	f7ff fb67 	bl	800155c <HAL_GetTick>
 8001e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e90:	e00a      	b.n	8001ea8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e92:	f7ff fb63 	bl	800155c <HAL_GetTick>
 8001e96:	4602      	mov	r2, r0
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d901      	bls.n	8001ea8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e0b1      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea8:	4b4b      	ldr	r3, [pc, #300]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	f003 0302 	and.w	r3, r3, #2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d0ee      	beq.n	8001e92 <HAL_RCC_OscConfig+0x37e>
 8001eb4:	e014      	b.n	8001ee0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eb6:	f7ff fb51 	bl	800155c <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ebc:	e00a      	b.n	8001ed4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ebe:	f7ff fb4d 	bl	800155c <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e09b      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed4:	4b40      	ldr	r3, [pc, #256]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001ed6:	6a1b      	ldr	r3, [r3, #32]
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1ee      	bne.n	8001ebe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ee0:	7dfb      	ldrb	r3, [r7, #23]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d105      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee6:	4b3c      	ldr	r3, [pc, #240]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001ee8:	69db      	ldr	r3, [r3, #28]
 8001eea:	4a3b      	ldr	r2, [pc, #236]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001eec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ef0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69db      	ldr	r3, [r3, #28]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f000 8087 	beq.w	800200a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001efc:	4b36      	ldr	r3, [pc, #216]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f003 030c 	and.w	r3, r3, #12
 8001f04:	2b08      	cmp	r3, #8
 8001f06:	d061      	beq.n	8001fcc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	69db      	ldr	r3, [r3, #28]
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d146      	bne.n	8001f9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f10:	4b33      	ldr	r3, [pc, #204]	; (8001fe0 <HAL_RCC_OscConfig+0x4cc>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f16:	f7ff fb21 	bl	800155c <HAL_GetTick>
 8001f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f1c:	e008      	b.n	8001f30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f1e:	f7ff fb1d 	bl	800155c <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e06d      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f30:	4b29      	ldr	r3, [pc, #164]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1f0      	bne.n	8001f1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a1b      	ldr	r3, [r3, #32]
 8001f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f44:	d108      	bne.n	8001f58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f46:	4b24      	ldr	r3, [pc, #144]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	4921      	ldr	r1, [pc, #132]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001f54:	4313      	orrs	r3, r2
 8001f56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f58:	4b1f      	ldr	r3, [pc, #124]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a19      	ldr	r1, [r3, #32]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f68:	430b      	orrs	r3, r1
 8001f6a:	491b      	ldr	r1, [pc, #108]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f70:	4b1b      	ldr	r3, [pc, #108]	; (8001fe0 <HAL_RCC_OscConfig+0x4cc>)
 8001f72:	2201      	movs	r2, #1
 8001f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f76:	f7ff faf1 	bl	800155c <HAL_GetTick>
 8001f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f7c:	e008      	b.n	8001f90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7e:	f7ff faed 	bl	800155c <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d901      	bls.n	8001f90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e03d      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f90:	4b11      	ldr	r3, [pc, #68]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d0f0      	beq.n	8001f7e <HAL_RCC_OscConfig+0x46a>
 8001f9c:	e035      	b.n	800200a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f9e:	4b10      	ldr	r3, [pc, #64]	; (8001fe0 <HAL_RCC_OscConfig+0x4cc>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa4:	f7ff fada 	bl	800155c <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fac:	f7ff fad6 	bl	800155c <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e026      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fbe:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <HAL_RCC_OscConfig+0x4c4>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1f0      	bne.n	8001fac <HAL_RCC_OscConfig+0x498>
 8001fca:	e01e      	b.n	800200a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69db      	ldr	r3, [r3, #28]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d107      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e019      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	40007000 	.word	0x40007000
 8001fe0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fe4:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <HAL_RCC_OscConfig+0x500>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a1b      	ldr	r3, [r3, #32]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d106      	bne.n	8002006 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002002:	429a      	cmp	r2, r3
 8002004:	d001      	beq.n	800200a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e000      	b.n	800200c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40021000 	.word	0x40021000

08002018 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d101      	bne.n	800202c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e0d0      	b.n	80021ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800202c:	4b6a      	ldr	r3, [pc, #424]	; (80021d8 <HAL_RCC_ClockConfig+0x1c0>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	429a      	cmp	r2, r3
 8002038:	d910      	bls.n	800205c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203a:	4b67      	ldr	r3, [pc, #412]	; (80021d8 <HAL_RCC_ClockConfig+0x1c0>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f023 0207 	bic.w	r2, r3, #7
 8002042:	4965      	ldr	r1, [pc, #404]	; (80021d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	4313      	orrs	r3, r2
 8002048:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800204a:	4b63      	ldr	r3, [pc, #396]	; (80021d8 <HAL_RCC_ClockConfig+0x1c0>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0307 	and.w	r3, r3, #7
 8002052:	683a      	ldr	r2, [r7, #0]
 8002054:	429a      	cmp	r2, r3
 8002056:	d001      	beq.n	800205c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e0b8      	b.n	80021ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	2b00      	cmp	r3, #0
 8002066:	d020      	beq.n	80020aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0304 	and.w	r3, r3, #4
 8002070:	2b00      	cmp	r3, #0
 8002072:	d005      	beq.n	8002080 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002074:	4b59      	ldr	r3, [pc, #356]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	4a58      	ldr	r2, [pc, #352]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 800207a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800207e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0308 	and.w	r3, r3, #8
 8002088:	2b00      	cmp	r3, #0
 800208a:	d005      	beq.n	8002098 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800208c:	4b53      	ldr	r3, [pc, #332]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	4a52      	ldr	r2, [pc, #328]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 8002092:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002096:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002098:	4b50      	ldr	r3, [pc, #320]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	494d      	ldr	r1, [pc, #308]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d040      	beq.n	8002138 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d107      	bne.n	80020ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020be:	4b47      	ldr	r3, [pc, #284]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d115      	bne.n	80020f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e07f      	b.n	80021ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d107      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d6:	4b41      	ldr	r3, [pc, #260]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d109      	bne.n	80020f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e073      	b.n	80021ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e6:	4b3d      	ldr	r3, [pc, #244]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e06b      	b.n	80021ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020f6:	4b39      	ldr	r3, [pc, #228]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f023 0203 	bic.w	r2, r3, #3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	4936      	ldr	r1, [pc, #216]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 8002104:	4313      	orrs	r3, r2
 8002106:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002108:	f7ff fa28 	bl	800155c <HAL_GetTick>
 800210c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210e:	e00a      	b.n	8002126 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002110:	f7ff fa24 	bl	800155c <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	f241 3288 	movw	r2, #5000	; 0x1388
 800211e:	4293      	cmp	r3, r2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e053      	b.n	80021ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002126:	4b2d      	ldr	r3, [pc, #180]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f003 020c 	and.w	r2, r3, #12
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	429a      	cmp	r2, r3
 8002136:	d1eb      	bne.n	8002110 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002138:	4b27      	ldr	r3, [pc, #156]	; (80021d8 <HAL_RCC_ClockConfig+0x1c0>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0307 	and.w	r3, r3, #7
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	d210      	bcs.n	8002168 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002146:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f023 0207 	bic.w	r2, r3, #7
 800214e:	4922      	ldr	r1, [pc, #136]	; (80021d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	4313      	orrs	r3, r2
 8002154:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002156:	4b20      	ldr	r3, [pc, #128]	; (80021d8 <HAL_RCC_ClockConfig+0x1c0>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	d001      	beq.n	8002168 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e032      	b.n	80021ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0304 	and.w	r3, r3, #4
 8002170:	2b00      	cmp	r3, #0
 8002172:	d008      	beq.n	8002186 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002174:	4b19      	ldr	r3, [pc, #100]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	4916      	ldr	r1, [pc, #88]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 8002182:	4313      	orrs	r3, r2
 8002184:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0308 	and.w	r3, r3, #8
 800218e:	2b00      	cmp	r3, #0
 8002190:	d009      	beq.n	80021a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002192:	4b12      	ldr	r3, [pc, #72]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	490e      	ldr	r1, [pc, #56]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021a6:	f000 f821 	bl	80021ec <HAL_RCC_GetSysClockFreq>
 80021aa:	4602      	mov	r2, r0
 80021ac:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	091b      	lsrs	r3, r3, #4
 80021b2:	f003 030f 	and.w	r3, r3, #15
 80021b6:	490a      	ldr	r1, [pc, #40]	; (80021e0 <HAL_RCC_ClockConfig+0x1c8>)
 80021b8:	5ccb      	ldrb	r3, [r1, r3]
 80021ba:	fa22 f303 	lsr.w	r3, r2, r3
 80021be:	4a09      	ldr	r2, [pc, #36]	; (80021e4 <HAL_RCC_ClockConfig+0x1cc>)
 80021c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021c2:	4b09      	ldr	r3, [pc, #36]	; (80021e8 <HAL_RCC_ClockConfig+0x1d0>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff f986 	bl	80014d8 <HAL_InitTick>

  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40022000 	.word	0x40022000
 80021dc:	40021000 	.word	0x40021000
 80021e0:	08002b10 	.word	0x08002b10
 80021e4:	20000058 	.word	0x20000058
 80021e8:	2000005c 	.word	0x2000005c

080021ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b087      	sub	sp, #28
 80021f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	2300      	movs	r3, #0
 80021f8:	60bb      	str	r3, [r7, #8]
 80021fa:	2300      	movs	r3, #0
 80021fc:	617b      	str	r3, [r7, #20]
 80021fe:	2300      	movs	r3, #0
 8002200:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002202:	2300      	movs	r3, #0
 8002204:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002206:	4b1e      	ldr	r3, [pc, #120]	; (8002280 <HAL_RCC_GetSysClockFreq+0x94>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f003 030c 	and.w	r3, r3, #12
 8002212:	2b04      	cmp	r3, #4
 8002214:	d002      	beq.n	800221c <HAL_RCC_GetSysClockFreq+0x30>
 8002216:	2b08      	cmp	r3, #8
 8002218:	d003      	beq.n	8002222 <HAL_RCC_GetSysClockFreq+0x36>
 800221a:	e027      	b.n	800226c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800221c:	4b19      	ldr	r3, [pc, #100]	; (8002284 <HAL_RCC_GetSysClockFreq+0x98>)
 800221e:	613b      	str	r3, [r7, #16]
      break;
 8002220:	e027      	b.n	8002272 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	0c9b      	lsrs	r3, r3, #18
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	4a17      	ldr	r2, [pc, #92]	; (8002288 <HAL_RCC_GetSysClockFreq+0x9c>)
 800222c:	5cd3      	ldrb	r3, [r2, r3]
 800222e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d010      	beq.n	800225c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800223a:	4b11      	ldr	r3, [pc, #68]	; (8002280 <HAL_RCC_GetSysClockFreq+0x94>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	0c5b      	lsrs	r3, r3, #17
 8002240:	f003 0301 	and.w	r3, r3, #1
 8002244:	4a11      	ldr	r2, [pc, #68]	; (800228c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002246:	5cd3      	ldrb	r3, [r2, r3]
 8002248:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a0d      	ldr	r2, [pc, #52]	; (8002284 <HAL_RCC_GetSysClockFreq+0x98>)
 800224e:	fb03 f202 	mul.w	r2, r3, r2
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	fbb2 f3f3 	udiv	r3, r2, r3
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	e004      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a0c      	ldr	r2, [pc, #48]	; (8002290 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002260:	fb02 f303 	mul.w	r3, r2, r3
 8002264:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	613b      	str	r3, [r7, #16]
      break;
 800226a:	e002      	b.n	8002272 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800226c:	4b05      	ldr	r3, [pc, #20]	; (8002284 <HAL_RCC_GetSysClockFreq+0x98>)
 800226e:	613b      	str	r3, [r7, #16]
      break;
 8002270:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002272:	693b      	ldr	r3, [r7, #16]
}
 8002274:	4618      	mov	r0, r3
 8002276:	371c      	adds	r7, #28
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	40021000 	.word	0x40021000
 8002284:	007a1200 	.word	0x007a1200
 8002288:	08002b20 	.word	0x08002b20
 800228c:	08002b30 	.word	0x08002b30
 8002290:	003d0900 	.word	0x003d0900

08002294 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800229c:	4b0a      	ldr	r3, [pc, #40]	; (80022c8 <RCC_Delay+0x34>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a0a      	ldr	r2, [pc, #40]	; (80022cc <RCC_Delay+0x38>)
 80022a2:	fba2 2303 	umull	r2, r3, r2, r3
 80022a6:	0a5b      	lsrs	r3, r3, #9
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	fb02 f303 	mul.w	r3, r2, r3
 80022ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022b0:	bf00      	nop
  }
  while (Delay --);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	1e5a      	subs	r2, r3, #1
 80022b6:	60fa      	str	r2, [r7, #12]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d1f9      	bne.n	80022b0 <RCC_Delay+0x1c>
}
 80022bc:	bf00      	nop
 80022be:	bf00      	nop
 80022c0:	3714      	adds	r7, #20
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr
 80022c8:	20000058 	.word	0x20000058
 80022cc:	10624dd3 	.word	0x10624dd3

080022d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e041      	b.n	8002366 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d106      	bne.n	80022fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff f842 	bl	8001380 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2202      	movs	r2, #2
 8002300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3304      	adds	r3, #4
 800230c:	4619      	mov	r1, r3
 800230e:	4610      	mov	r0, r2
 8002310:	f000 fa6e 	bl	80027f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
	...

08002370 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800237e:	b2db      	uxtb	r3, r3
 8002380:	2b01      	cmp	r3, #1
 8002382:	d001      	beq.n	8002388 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e035      	b.n	80023f4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2202      	movs	r2, #2
 800238c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	68da      	ldr	r2, [r3, #12]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f042 0201 	orr.w	r2, r2, #1
 800239e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a16      	ldr	r2, [pc, #88]	; (8002400 <HAL_TIM_Base_Start_IT+0x90>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d009      	beq.n	80023be <HAL_TIM_Base_Start_IT+0x4e>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023b2:	d004      	beq.n	80023be <HAL_TIM_Base_Start_IT+0x4e>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a12      	ldr	r2, [pc, #72]	; (8002404 <HAL_TIM_Base_Start_IT+0x94>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d111      	bne.n	80023e2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2b06      	cmp	r3, #6
 80023ce:	d010      	beq.n	80023f2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f042 0201 	orr.w	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023e0:	e007      	b.n	80023f2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f042 0201 	orr.w	r2, r2, #1
 80023f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bc80      	pop	{r7}
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	40012c00 	.word	0x40012c00
 8002404:	40000400 	.word	0x40000400

08002408 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b02      	cmp	r3, #2
 800241c:	d122      	bne.n	8002464 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f003 0302 	and.w	r3, r3, #2
 8002428:	2b02      	cmp	r3, #2
 800242a:	d11b      	bne.n	8002464 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f06f 0202 	mvn.w	r2, #2
 8002434:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	f003 0303 	and.w	r3, r3, #3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f9b4 	bl	80027b8 <HAL_TIM_IC_CaptureCallback>
 8002450:	e005      	b.n	800245e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f9a7 	bl	80027a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f9b6 	bl	80027ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	2b04      	cmp	r3, #4
 8002470:	d122      	bne.n	80024b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	2b04      	cmp	r3, #4
 800247e:	d11b      	bne.n	80024b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f06f 0204 	mvn.w	r2, #4
 8002488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2202      	movs	r2, #2
 800248e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f98a 	bl	80027b8 <HAL_TIM_IC_CaptureCallback>
 80024a4:	e005      	b.n	80024b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 f97d 	bl	80027a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f000 f98c 	bl	80027ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	2b08      	cmp	r3, #8
 80024c4:	d122      	bne.n	800250c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	f003 0308 	and.w	r3, r3, #8
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	d11b      	bne.n	800250c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f06f 0208 	mvn.w	r2, #8
 80024dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2204      	movs	r2, #4
 80024e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	69db      	ldr	r3, [r3, #28]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 f960 	bl	80027b8 <HAL_TIM_IC_CaptureCallback>
 80024f8:	e005      	b.n	8002506 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f000 f953 	bl	80027a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f962 	bl	80027ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	f003 0310 	and.w	r3, r3, #16
 8002516:	2b10      	cmp	r3, #16
 8002518:	d122      	bne.n	8002560 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	f003 0310 	and.w	r3, r3, #16
 8002524:	2b10      	cmp	r3, #16
 8002526:	d11b      	bne.n	8002560 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f06f 0210 	mvn.w	r2, #16
 8002530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2208      	movs	r2, #8
 8002536:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 f936 	bl	80027b8 <HAL_TIM_IC_CaptureCallback>
 800254c:	e005      	b.n	800255a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 f929 	bl	80027a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f000 f938 	bl	80027ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b01      	cmp	r3, #1
 800256c:	d10e      	bne.n	800258c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b01      	cmp	r3, #1
 800257a:	d107      	bne.n	800258c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f06f 0201 	mvn.w	r2, #1
 8002584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f7fe fde4 	bl	8001154 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002596:	2b80      	cmp	r3, #128	; 0x80
 8002598:	d10e      	bne.n	80025b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025a4:	2b80      	cmp	r3, #128	; 0x80
 80025a6:	d107      	bne.n	80025b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 fa6b 	bl	8002a8e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c2:	2b40      	cmp	r3, #64	; 0x40
 80025c4:	d10e      	bne.n	80025e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025d0:	2b40      	cmp	r3, #64	; 0x40
 80025d2:	d107      	bne.n	80025e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f000 f8fc 	bl	80027dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	f003 0320 	and.w	r3, r3, #32
 80025ee:	2b20      	cmp	r3, #32
 80025f0:	d10e      	bne.n	8002610 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	f003 0320 	and.w	r3, r3, #32
 80025fc:	2b20      	cmp	r3, #32
 80025fe:	d107      	bne.n	8002610 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f06f 0220 	mvn.w	r2, #32
 8002608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f000 fa36 	bl	8002a7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002622:	2300      	movs	r3, #0
 8002624:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800262c:	2b01      	cmp	r3, #1
 800262e:	d101      	bne.n	8002634 <HAL_TIM_ConfigClockSource+0x1c>
 8002630:	2302      	movs	r3, #2
 8002632:	e0b4      	b.n	800279e <HAL_TIM_ConfigClockSource+0x186>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2202      	movs	r2, #2
 8002640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002652:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800265a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68ba      	ldr	r2, [r7, #8]
 8002662:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800266c:	d03e      	beq.n	80026ec <HAL_TIM_ConfigClockSource+0xd4>
 800266e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002672:	f200 8087 	bhi.w	8002784 <HAL_TIM_ConfigClockSource+0x16c>
 8002676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800267a:	f000 8086 	beq.w	800278a <HAL_TIM_ConfigClockSource+0x172>
 800267e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002682:	d87f      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x16c>
 8002684:	2b70      	cmp	r3, #112	; 0x70
 8002686:	d01a      	beq.n	80026be <HAL_TIM_ConfigClockSource+0xa6>
 8002688:	2b70      	cmp	r3, #112	; 0x70
 800268a:	d87b      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x16c>
 800268c:	2b60      	cmp	r3, #96	; 0x60
 800268e:	d050      	beq.n	8002732 <HAL_TIM_ConfigClockSource+0x11a>
 8002690:	2b60      	cmp	r3, #96	; 0x60
 8002692:	d877      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x16c>
 8002694:	2b50      	cmp	r3, #80	; 0x50
 8002696:	d03c      	beq.n	8002712 <HAL_TIM_ConfigClockSource+0xfa>
 8002698:	2b50      	cmp	r3, #80	; 0x50
 800269a:	d873      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x16c>
 800269c:	2b40      	cmp	r3, #64	; 0x40
 800269e:	d058      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x13a>
 80026a0:	2b40      	cmp	r3, #64	; 0x40
 80026a2:	d86f      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x16c>
 80026a4:	2b30      	cmp	r3, #48	; 0x30
 80026a6:	d064      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x15a>
 80026a8:	2b30      	cmp	r3, #48	; 0x30
 80026aa:	d86b      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x16c>
 80026ac:	2b20      	cmp	r3, #32
 80026ae:	d060      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x15a>
 80026b0:	2b20      	cmp	r3, #32
 80026b2:	d867      	bhi.n	8002784 <HAL_TIM_ConfigClockSource+0x16c>
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d05c      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x15a>
 80026b8:	2b10      	cmp	r3, #16
 80026ba:	d05a      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x15a>
 80026bc:	e062      	b.n	8002784 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026ce:	f000 f95e 	bl	800298e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	609a      	str	r2, [r3, #8]
      break;
 80026ea:	e04f      	b.n	800278c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026fc:	f000 f947 	bl	800298e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800270e:	609a      	str	r2, [r3, #8]
      break;
 8002710:	e03c      	b.n	800278c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800271e:	461a      	mov	r2, r3
 8002720:	f000 f8be 	bl	80028a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2150      	movs	r1, #80	; 0x50
 800272a:	4618      	mov	r0, r3
 800272c:	f000 f915 	bl	800295a <TIM_ITRx_SetConfig>
      break;
 8002730:	e02c      	b.n	800278c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800273e:	461a      	mov	r2, r3
 8002740:	f000 f8dc 	bl	80028fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2160      	movs	r1, #96	; 0x60
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f905 	bl	800295a <TIM_ITRx_SetConfig>
      break;
 8002750:	e01c      	b.n	800278c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800275e:	461a      	mov	r2, r3
 8002760:	f000 f89e 	bl	80028a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2140      	movs	r1, #64	; 0x40
 800276a:	4618      	mov	r0, r3
 800276c:	f000 f8f5 	bl	800295a <TIM_ITRx_SetConfig>
      break;
 8002770:	e00c      	b.n	800278c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4619      	mov	r1, r3
 800277c:	4610      	mov	r0, r2
 800277e:	f000 f8ec 	bl	800295a <TIM_ITRx_SetConfig>
      break;
 8002782:	e003      	b.n	800278c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	73fb      	strb	r3, [r7, #15]
      break;
 8002788:	e000      	b.n	800278c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800278a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800279c:	7bfb      	ldrb	r3, [r7, #15]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr

080027b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bc80      	pop	{r7}
 80027c8:	4770      	bx	lr

080027ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027ca:	b480      	push	{r7}
 80027cc:	b083      	sub	sp, #12
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr

080027dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr
	...

080027f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a25      	ldr	r2, [pc, #148]	; (8002898 <TIM_Base_SetConfig+0xa8>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d007      	beq.n	8002818 <TIM_Base_SetConfig+0x28>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800280e:	d003      	beq.n	8002818 <TIM_Base_SetConfig+0x28>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a22      	ldr	r2, [pc, #136]	; (800289c <TIM_Base_SetConfig+0xac>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d108      	bne.n	800282a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800281e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	4313      	orrs	r3, r2
 8002828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a1a      	ldr	r2, [pc, #104]	; (8002898 <TIM_Base_SetConfig+0xa8>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d007      	beq.n	8002842 <TIM_Base_SetConfig+0x52>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002838:	d003      	beq.n	8002842 <TIM_Base_SetConfig+0x52>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a17      	ldr	r2, [pc, #92]	; (800289c <TIM_Base_SetConfig+0xac>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d108      	bne.n	8002854 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	4313      	orrs	r3, r2
 8002852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	4313      	orrs	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	689a      	ldr	r2, [r3, #8]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a07      	ldr	r2, [pc, #28]	; (8002898 <TIM_Base_SetConfig+0xa8>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d103      	bne.n	8002888 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	691a      	ldr	r2, [r3, #16]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	615a      	str	r2, [r3, #20]
}
 800288e:	bf00      	nop
 8002890:	3714      	adds	r7, #20
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr
 8002898:	40012c00 	.word	0x40012c00
 800289c:	40000400 	.word	0x40000400

080028a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b087      	sub	sp, #28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6a1b      	ldr	r3, [r3, #32]
 80028b6:	f023 0201 	bic.w	r2, r3, #1
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	011b      	lsls	r3, r3, #4
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f023 030a 	bic.w	r3, r3, #10
 80028dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	621a      	str	r2, [r3, #32]
}
 80028f2:	bf00      	nop
 80028f4:	371c      	adds	r7, #28
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b087      	sub	sp, #28
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	f023 0210 	bic.w	r2, r3, #16
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002926:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	031b      	lsls	r3, r3, #12
 800292c:	693a      	ldr	r2, [r7, #16]
 800292e:	4313      	orrs	r3, r2
 8002930:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002938:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	4313      	orrs	r3, r2
 8002942:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	621a      	str	r2, [r3, #32]
}
 8002950:	bf00      	nop
 8002952:	371c      	adds	r7, #28
 8002954:	46bd      	mov	sp, r7
 8002956:	bc80      	pop	{r7}
 8002958:	4770      	bx	lr

0800295a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800295a:	b480      	push	{r7}
 800295c:	b085      	sub	sp, #20
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
 8002962:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002970:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002972:	683a      	ldr	r2, [r7, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	4313      	orrs	r3, r2
 8002978:	f043 0307 	orr.w	r3, r3, #7
 800297c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	609a      	str	r2, [r3, #8]
}
 8002984:	bf00      	nop
 8002986:	3714      	adds	r7, #20
 8002988:	46bd      	mov	sp, r7
 800298a:	bc80      	pop	{r7}
 800298c:	4770      	bx	lr

0800298e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800298e:	b480      	push	{r7}
 8002990:	b087      	sub	sp, #28
 8002992:	af00      	add	r7, sp, #0
 8002994:	60f8      	str	r0, [r7, #12]
 8002996:	60b9      	str	r1, [r7, #8]
 8002998:	607a      	str	r2, [r7, #4]
 800299a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029a8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	021a      	lsls	r2, r3, #8
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	431a      	orrs	r2, r3
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	609a      	str	r2, [r3, #8]
}
 80029c2:	bf00      	nop
 80029c4:	371c      	adds	r7, #28
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr

080029cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e041      	b.n	8002a68 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2202      	movs	r2, #2
 80029f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68fa      	ldr	r2, [r7, #12]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a14      	ldr	r2, [pc, #80]	; (8002a74 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d009      	beq.n	8002a3c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a30:	d004      	beq.n	8002a3c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a10      	ldr	r2, [pc, #64]	; (8002a78 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d10c      	bne.n	8002a56 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a42:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	68ba      	ldr	r2, [r7, #8]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68ba      	ldr	r2, [r7, #8]
 8002a54:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3714      	adds	r7, #20
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	40012c00 	.word	0x40012c00
 8002a78:	40000400 	.word	0x40000400

08002a7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr

08002a8e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b083      	sub	sp, #12
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <memset>:
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	4402      	add	r2, r0
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d100      	bne.n	8002aaa <memset+0xa>
 8002aa8:	4770      	bx	lr
 8002aaa:	f803 1b01 	strb.w	r1, [r3], #1
 8002aae:	e7f9      	b.n	8002aa4 <memset+0x4>

08002ab0 <__libc_init_array>:
 8002ab0:	b570      	push	{r4, r5, r6, lr}
 8002ab2:	2600      	movs	r6, #0
 8002ab4:	4d0c      	ldr	r5, [pc, #48]	; (8002ae8 <__libc_init_array+0x38>)
 8002ab6:	4c0d      	ldr	r4, [pc, #52]	; (8002aec <__libc_init_array+0x3c>)
 8002ab8:	1b64      	subs	r4, r4, r5
 8002aba:	10a4      	asrs	r4, r4, #2
 8002abc:	42a6      	cmp	r6, r4
 8002abe:	d109      	bne.n	8002ad4 <__libc_init_array+0x24>
 8002ac0:	f000 f81a 	bl	8002af8 <_init>
 8002ac4:	2600      	movs	r6, #0
 8002ac6:	4d0a      	ldr	r5, [pc, #40]	; (8002af0 <__libc_init_array+0x40>)
 8002ac8:	4c0a      	ldr	r4, [pc, #40]	; (8002af4 <__libc_init_array+0x44>)
 8002aca:	1b64      	subs	r4, r4, r5
 8002acc:	10a4      	asrs	r4, r4, #2
 8002ace:	42a6      	cmp	r6, r4
 8002ad0:	d105      	bne.n	8002ade <__libc_init_array+0x2e>
 8002ad2:	bd70      	pop	{r4, r5, r6, pc}
 8002ad4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ad8:	4798      	blx	r3
 8002ada:	3601      	adds	r6, #1
 8002adc:	e7ee      	b.n	8002abc <__libc_init_array+0xc>
 8002ade:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ae2:	4798      	blx	r3
 8002ae4:	3601      	adds	r6, #1
 8002ae6:	e7f2      	b.n	8002ace <__libc_init_array+0x1e>
 8002ae8:	08002b34 	.word	0x08002b34
 8002aec:	08002b34 	.word	0x08002b34
 8002af0:	08002b34 	.word	0x08002b34
 8002af4:	08002b38 	.word	0x08002b38

08002af8 <_init>:
 8002af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002afa:	bf00      	nop
 8002afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002afe:	bc08      	pop	{r3}
 8002b00:	469e      	mov	lr, r3
 8002b02:	4770      	bx	lr

08002b04 <_fini>:
 8002b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b06:	bf00      	nop
 8002b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b0a:	bc08      	pop	{r3}
 8002b0c:	469e      	mov	lr, r3
 8002b0e:	4770      	bx	lr
