{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1377865022114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1377865022114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 17:47:01 2013 " "Processing started: Fri Aug 30 17:47:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1377865022114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1377865022114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monitor -c monitor " "Command: quartus_map --read_settings_files=on --write_settings_files=off monitor -c monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1377865022114 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1377865023625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1377865024005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1377865024005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_pattern5.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_pattern5.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pattern5 " "Found entity 1: VGA_Pattern5" {  } { { "VGA_Controller/VGA_Pattern5.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/VGA_Controller/VGA_Pattern5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1377865024005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1377865024005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_pattern4.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_pattern4.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pattern4 " "Found entity 1: VGA_Pattern4" {  } { { "VGA_Controller/VGA_Pattern4.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/VGA_Controller/VGA_Pattern4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1377865024015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1377865024015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_pattern3.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_pattern3.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pattern3 " "Found entity 1: VGA_Pattern3" {  } { { "VGA_Controller/VGA_Pattern3.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/VGA_Controller/VGA_Pattern3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1377865024015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1377865024015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_pattern2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_pattern2.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pattern2 " "Found entity 1: VGA_Pattern2" {  } { { "VGA_Controller/VGA_Pattern2.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/VGA_Controller/VGA_Pattern2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1377865024025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1377865024025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pattern " "Found entity 1: VGA_Pattern" {  } { { "VGA_Controller/VGA_Pattern.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/VGA_Controller/VGA_Pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1377865024025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1377865024025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/VGA_Controller/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1377865024045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1377865024045 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "monitor monitor.v(31) " "Verilog Module Declaration warning at monitor.v(31): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"monitor\"" {  } { { "monitor.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/monitor.v" 31 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1377865024085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "monitor.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/monitor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1377865024085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1377865024085 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 monitor.v(20) " "Verilog HDL error at monitor.v(20): object \"HEX0\" is not declared" {  } { { "monitor.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/monitor.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1377865024095 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX1 monitor.v(21) " "Verilog HDL error at monitor.v(21): object \"HEX1\" is not declared" {  } { { "monitor.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/monitor.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1377865024095 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX2 monitor.v(22) " "Verilog HDL error at monitor.v(22): object \"HEX2\" is not declared" {  } { { "monitor.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/monitor.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1377865024095 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX3 monitor.v(23) " "Verilog HDL error at monitor.v(23): object \"HEX3\" is not declared" {  } { { "monitor.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/monitor.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1377865024095 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDG monitor.v(25) " "Verilog HDL error at monitor.v(25): object \"LEDG\" is not declared" {  } { { "monitor.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/monitor.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1377865024095 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDR monitor.v(26) " "Verilog HDL error at monitor.v(26): object \"LEDR\" is not declared" {  } { { "monitor.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/monitor.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1377865024095 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "PS2_DAT monitor.v(29) " "Verilog HDL error at monitor.v(29): object \"PS2_DAT\" is not declared" {  } { { "monitor.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/monitor.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1377865024095 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "PS2_CLK monitor.v(30) " "Verilog HDL error at monitor.v(30): object \"PS2_CLK\" is not declared" {  } { { "monitor.v" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/vga_interface/monitor.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1377865024095 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1377865024515 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 30 17:47:04 2013 " "Processing ended: Fri Aug 30 17:47:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1377865024515 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1377865024515 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1377865024515 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1377865024515 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 2 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1377865025165 ""}
