m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
<<<<<<< Updated upstream
Z0 dE:/ECE550_Project1/Reg-file/simulation/qsim
vregfile
Z1 !s110 1633618032
=======
Z0 dC:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim
vregfile
Z1 !s110 1633631544
>>>>>>> Stashed changes
!i10b 1
!s100 YVR>LDcJDUJPe?UkN>SdJ3
I4i9=`KSaVK<URneXEmLE]1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
<<<<<<< Updated upstream
w1633618029
8regfile.vo
Fregfile.vo
L0 32
Z3 OV;L;10.4d;61
r1
!s85 0
31
!s108 1633618031.000000
!s107 regfile.vo|
!s90 -work|work|regfile.vo|
!i113 1
Z4 o-work work
vregfile_vlg_vec_tst
R1
!i10b 1
!s100 0h0jVNki=FMl7>;5DX[?d2
IdAWGB9k`9gC?0Z<NB2bXe0
R2
R0
w1633618027
8Waveform.vwf.vt
FWaveform.vwf.vt
L0 30
R3
r1
!s85 0
31
!s108 1633618032.000000
!s107 Waveform.vwf.vt|
!s90 -work|work|Waveform.vwf.vt|
!i113 1
R4
=======
w1633631543
Z3 8regfile.vo
Z4 Fregfile.vo
Z5 L0 32
Z6 OV;L;10.4d;61
r1
!s85 0
31
Z7 !s108 1633631544.000000
Z8 !s107 regfile.vo|
Z9 !s90 -work|work|regfile.vo|
!i113 1
Z10 o-work work
vregfile_vlg_vec_tst
R1
!i10b 1
!s100 VBLHli8QidY9HH4AUlmnH2
Ifco:dWTKU4=GX38n:j]V81
R2
R0
w1633631542
Z11 8regFile.vwf.vt
Z12 FregFile.vwf.vt
Z13 L0 30
R6
r1
!s85 0
31
R7
!s107 regFile.vwf.vt|
Z14 !s90 -work|work|regFile.vwf.vt|
!i113 1
R10
vregister
Z15 !s110 1633200914
!i10b 1
!s100 nEJXIIYgzFPI2d>:bci?>3
Ijkc_G4HPoN2<O]>MBUbHA3
R2
R0
Z16 w1633200913
R3
R4
R5
R6
r1
!s85 0
31
Z17 !s108 1633200914.000000
R8
R9
!i113 1
R10
vregister_vlg_vec_tst
R15
!i10b 1
!s100 4^Oz<KAFK?KQPllimE:`Z2
IBodVD<g_c?3cXGQiT_lZA2
R2
R0
R16
R11
R12
R13
R6
r1
!s85 0
31
R17
!s107 regFile.vwf.vt|
R14
!i113 1
R10
>>>>>>> Stashed changes
