Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 20 02:25:14 2023
| Host         : DESKTOP-6BOE7R7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             272 |           83 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             619 |          168 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------+------------------+------------------+----------------+
|  clk_sys_IBUF_BUFG | btn_left_state/E[0]                  | rst_IBUF         |                1 |              4 |
|  clk_sys_IBUF_BUFG | btn_left_state/btn_reg_0[0]          | rst_IBUF         |                1 |              4 |
|  clk_sys_IBUF_BUFG | btn_left_state/input_focal_reg[0][0] | rst_IBUF         |                3 |              4 |
|  clk_sys_IBUF_BUFG | freq_div_fsm/E[0]                    | rst_IBUF         |                2 |              4 |
|  clk_sys_IBUF_BUFG | freq_div_fsm/input_focal_reg[0]_1[0] | rst_IBUF         |                1 |              4 |
|  clk_sys_IBUF_BUFG | freq_div_fsm/input_focal_reg[0]_2[0] | rst_IBUF         |                1 |              4 |
|  clk_sys_IBUF_BUFG | freq_div_fsm/input_focal_reg[0]_0[0] | rst_IBUF         |                1 |              4 |
|  clk_sys_IBUF_BUFG | freq_div_fsm/input_focal_reg[0][0]   | rst_IBUF         |                2 |              4 |
|  clk_sys_IBUF_BUFG | display/freq_div/E[0]                | rst_IBUF         |               12 |             31 |
|  clk_sys_IBUF_BUFG | btn_left_state/btn_reg_1[0]          | rst_IBUF         |               11 |             32 |
|  clk_sys_IBUF_BUFG | btn_left_state/btn_reg_3[0]          | rst_IBUF         |               11 |             32 |
|  clk_sys_IBUF_BUFG | func/f_reg[a1]0                      | rst_IBUF         |               37 |            142 |
|  clk_sys_IBUF_BUFG |                                      | rst_IBUF         |               83 |            272 |
|  clk_sys_IBUF_BUFG | func/n0                              | rst_IBUF         |               85 |            350 |
+--------------------+--------------------------------------+------------------+------------------+----------------+


