{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737032387582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737032387582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 13:59:47 2025 " "Processing started: Thu Jan 16 13:59:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737032387582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737032387582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pract1 -c Pract1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pract1 -c Pract1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737032387583 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737032387996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorflanco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectorflanco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorFlanco-behavioral " "Found design unit 1: DetectorFlanco-behavioral" {  } { { "DetectorFlanco.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/DetectorFlanco.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388422 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorFlanco " "Found entity 1: DetectorFlanco" {  } { { "DetectorFlanco.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/DetectorFlanco.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737032388422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regparser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regparser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegParSer-behavioral " "Found design unit 1: RegParSer-behavioral" {  } { { "RegParSer.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/RegParSer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388425 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegParSer " "Found entity 1: RegParSer" {  } { { "RegParSer.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/RegParSer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737032388425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcparidad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcparidad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalcParidad-behavioral " "Found design unit 1: CalcParidad-behavioral" {  } { { "CalcParidad.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/CalcParidad.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388427 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalcParidad " "Found entity 1: CalcParidad" {  } { { "CalcParidad.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/CalcParidad.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737032388427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexor-behavioral " "Found design unit 1: multiplexor-behavioral" {  } { { "multiplexor.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/multiplexor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388429 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/multiplexor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737032388429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadControl-behavioral " "Found design unit 1: UnidadControl-behavioral" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/UnidadControl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388432 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/UnidadControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737032388432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador1bit-behavioral " "Found design unit 1: Contador1bit-behavioral" {  } { { "Contador1bit.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/Contador1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador1bit " "Found entity 1: Contador1bit" {  } { { "Contador1bit.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/Contador1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737032388434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador8bit-behavioral " "Found design unit 1: Contador8bit-behavioral" {  } { { "Contador8bit.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/Contador8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador8bit " "Found entity 1: Contador8bit" {  } { { "Contador8bit.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/Contador8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737032388436 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl1.vhd " "Can't analyze file -- file Vhdl1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1737032388439 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pract1.vhd 2 1 " "Using design file pract1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pract1-behavioral " "Found design unit 1: Pract1-behavioral" {  } { { "pract1.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/pract1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388473 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pract1 " "Found entity 1: Pract1" {  } { { "pract1.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/pract1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737032388473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737032388473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pract1 " "Elaborating entity \"Pract1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737032388475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegParSer RegParSer:i1 " "Elaborating entity \"RegParSer\" for hierarchy \"RegParSer:i1\"" {  } { { "Pract1.vhd" "i1" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/Pract1.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737032388477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalcParidad CalcParidad:i2 " "Elaborating entity \"CalcParidad\" for hierarchy \"CalcParidad:i2\"" {  } { { "Pract1.vhd" "i2" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/Pract1.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737032388479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor multiplexor:i3 " "Elaborating entity \"multiplexor\" for hierarchy \"multiplexor:i3\"" {  } { { "Pract1.vhd" "i3" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/Pract1.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737032388481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador8bit Contador8bit:i4 " "Elaborating entity \"Contador8bit\" for hierarchy \"Contador8bit:i4\"" {  } { { "Pract1.vhd" "i4" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/Pract1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737032388482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador1bit Contador1bit:i5 " "Elaborating entity \"Contador1bit\" for hierarchy \"Contador1bit:i5\"" {  } { { "Pract1.vhd" "i5" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/Pract1.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737032388484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl UnidadControl:UnidadControl " "Elaborating entity \"UnidadControl\" for hierarchy \"UnidadControl:UnidadControl\"" {  } { { "Pract1.vhd" "UnidadControl" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/Pract1.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737032388486 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boton UnidadControl.vhd(39) " "VHDL Process Statement warning at UnidadControl.vhd(39): signal \"boton\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/UnidadControl.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1737032388487 "|Pract1|UnidadControl:UnidadControl"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "estado_act " "Can't recognize finite state machine \"estado_act\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1737032388487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorFlanco UnidadControl:UnidadControl\|DetectorFlanco:i1 " "Elaborating entity \"DetectorFlanco\" for hierarchy \"UnidadControl:UnidadControl\|DetectorFlanco:i1\"" {  } { { "UnidadControl.vhd" "i1" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/UnidadControl.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737032388488 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UnidadControl:UnidadControl\|estado_act.Start1 UnidadControl:UnidadControl\|estado_act.Start1~_emulated UnidadControl:UnidadControl\|estado_act.Start1~1 " "Register \"UnidadControl:UnidadControl\|estado_act.Start1\" is converted into an equivalent circuit using register \"UnidadControl:UnidadControl\|estado_act.Start1~_emulated\" and latch \"UnidadControl:UnidadControl\|estado_act.Start1~1\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/UnidadControl.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1737032388940 "|Pract1|UnidadControl:UnidadControl|estado_act.Start1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UnidadControl:UnidadControl\|estado_act.Reposo UnidadControl:UnidadControl\|estado_act.Reposo~_emulated UnidadControl:UnidadControl\|estado_act.Reposo~1 " "Register \"UnidadControl:UnidadControl\|estado_act.Reposo\" is converted into an equivalent circuit using register \"UnidadControl:UnidadControl\|estado_act.Reposo~_emulated\" and latch \"UnidadControl:UnidadControl\|estado_act.Reposo~1\"" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract1/UnidadControl.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1737032388940 "|Pract1|UnidadControl:UnidadControl|estado_act.Reposo"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1737032388940 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1737032389060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737032389337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737032389337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737032389587 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737032389587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1737032389587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737032389587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737032389618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 13:59:49 2025 " "Processing ended: Thu Jan 16 13:59:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737032389618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737032389618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737032389618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737032389618 ""}
