<!-- ⚡ Typing Effect Header -->
<h1 align="center">
  <img src="typing2" alt="Typing SVG" />
</h1>

---

<!-- 🌌 Gradient Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=00FFFF,000000&height=60&section=header"/>
</p>

## 🧠 About Me  
💼 **RTL Design & Verification Engineer** passionate about **Semiconductor Design** and **SoC Verification**.  
⚙️ Proficient in **Verilog, SystemVerilog, UVM**, and **Functional Verification**.  
🎓 B.Tech in **Electronics & Communication Engineering**, Raghu Engineering College.  
🚀 Exploring **DFT, STA**, and **Advanced Verification Methodologies**.  

---

## 🧰 Tech Stack & Tools  

<p align="center">
  <img src="https://skillicons.dev/icons?i=linux,git,c,java,python,vscode&theme=dark" />
</p>

<p align="center">
  <img src="https://img.shields.io/badge/Verilog-%2300599C.svg?style=for-the-badge&logoColor=white"/>
  <img src="https://img.shields.io/badge/SystemVerilog-%2300599C.svg?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/UVM-EDA-blue?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/DFT-yellow?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Vivado-orange?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/QuestaSim-darkblue?style=for-the-badge"/>
</p>

---

## 🧩 Featured Projects  

| 🧠 Project | 📘 Description |
|------------|----------------|
| **UART – RTL Design (Verilog)** | Full-duplex UART Tx/Rx with protocol-compliant simulation. |
| **APB → AHB Bridge (UVM)** | UVM-based protocol conversion testbench with high coverage. |
| **Router Verification (UVM)** | Verified router with assertions, scoreboards; 96% functional coverage. |
| **Router Design (Verilog)** | Packet-switching logic, FIFO buffering, latency reduction. |
| **Up–Down Counter (Verification)** | Self-checking testbench, 100% assertion coverage. |

---

## 📚 Education  
🎓 **B.Tech in ECE**, Raghu Engineering College (2020–2024)  
📈 CGPA: **7.34 / 10**

---

## 🧾 Certifications  
🏅 Maven Silicon — *Advanced VLSI Design & Verification (2024–25)*  
🏅 Udemy — *System Design through Verilog*  
🏅 Udemy — *Assertions in SystemVerilog*  
🏅 Prov Logic — *Protocol Verification Workshop (SoC/IP Level)*  

---

## 🌐 Connect with Me  

<p align="center">
  <a href="https://linkedin.com/in/kalluru-ravi-kiran-b02338217" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-00BFFF?style=for-the-badge&logo=linkedin&logoColor=white"/>
  </a>
  <a href="mailto:krk5679@gmail.com">
    <img src="https://img.shields.io/badge/Gmail-FF4B4B?style=for-the-badge&logo=gmail&logoColor=white"/>
  </a>
  <a href="https://github.com/RaviKiran5689">
    <img src="https://img.shields.io/badge/GitHub-171515?style=for-the-badge&logo=github&logoColor=white"/>
  </a>
</p>

---

## 📊 GitHub Insights  

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=RaviKiran5689&show_icons=true&theme=radical&border_color=00FFFF" width="48%">
  <img src="https://github-readme-streak-stats.herokuapp.com?user=RaviKiran5689&theme=radical&border_color=00FFFF" width="48%">
</p>

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=RaviKiran5689&theme=react-dark&bg_color=000000&color=00FFFF&line=00FFFF&point=FFFFFF&hide_border=true" width="95%"/>
</p>

---

## 🎯 My Goals  
🚩 To contribute to **ASIC & SoC Verification** projects.  
📘 To master **UVM**, **Formal Verification**, and **Advanced STA Techniques**.  
🎓 To pursue **M.Tech in VLSI Design** at **IIT Bombay**.  

---

<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=00FFFF,0D0D0D&height=100&section=footer"/>
</p>
