MAYBE


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉
  Temp_Vars:  Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_1, lt_12_post, lt_13_1, lt_13_post, lt_14_1, lt_14_post, lt_16_1, lt_16_post, lt_17_1, lt_17_post, lt_18_1, lt_18_post, ntStatus_8_post
  Locations:  l0, l1, l2, l3, l4, l5, l6, l7, l8
  Return Locations:  
  Transitions:
  t₉: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉) → l2(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₇ ∧ X₈ ≤ cnt_27_post ∧ cnt_27_post ≤ X₈ ∧ X₉ ≤ cnt_32_post ∧ cnt_32_post ≤ X₉ ∧ X₁₀ ≤ ct_15_post ∧ ct_15_post ≤ X₁₀ ∧ X₁₁ ≤ ct_49_post ∧ ct_49_post ≤ X₁₁ ∧ X₁₂ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₂ ∧ X₁₃ ≤ lt_12_post ∧ lt_12_post ≤ X₁₃ ∧ X₁₄ ≤ lt_13_post ∧ lt_13_post ≤ X₁₄ ∧ X₁₅ ≤ lt_14_post ∧ lt_14_post ≤ X₁₅ ∧ X₁₆ ≤ lt_16_post ∧ lt_16_post ≤ X₁₆ ∧ X₁₇ ≤ lt_17_post ∧ lt_17_post ≤ X₁₇ ∧ X₁₈ ≤ lt_18_post ∧ lt_18_post ≤ X₁₈ ∧ X₁₉ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₉
  t₁: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉) → l3(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ 1 ≤ lt_14_1 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₇ ∧ X₈ ≤ cnt_27_post ∧ cnt_27_post ≤ X₈ ∧ X₉ ≤ cnt_32_post ∧ cnt_32_post ≤ X₉ ∧ X₁₁ ≤ ct_49_post ∧ ct_49_post ≤ X₁₁ ∧ X₁₂ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₂ ∧ X₁₃ ≤ lt_12_post ∧ lt_12_post ≤ X₁₃ ∧ X₁₁ ≤ lt_13_post ∧ lt_13_post ≤ X₁₁ ∧ X₁₁ ≤ lt_14_1 ∧ lt_14_1 ≤ X₁₁ ∧ X₈ ≤ lt_16_1 ∧ lt_16_1 ≤ X₈ ∧ X₈ ≤ lt_17_1 ∧ lt_17_1 ≤ X₈ ∧ X₉ ≤ lt_18_1 ∧ lt_18_1 ≤ X₉ ∧ X₁₉ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₉
  t₄: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉) → l4(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₇ ∧ X₈ ≤ cnt_27_post ∧ cnt_27_post ≤ X₈ ∧ X₉ ≤ cnt_32_post ∧ cnt_32_post ≤ X₉ ∧ X₁₁ ≤ ct_49_post ∧ ct_49_post ≤ X₁₁ ∧ X₁₂ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₂ ∧ X₁₃ ≤ lt_12_post ∧ lt_12_post ≤ X₁₃ ∧ X₁₄ ≤ lt_13_post ∧ lt_13_post ≤ X₁₄ ∧ X₁₁ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₁₁ ∧ X₈ ≤ lt_16_1 ∧ lt_16_1 ≤ X₈ ∧ X₈ ≤ lt_17_1 ∧ lt_17_1 ≤ X₈ ∧ X₉ ≤ lt_18_1 ∧ lt_18_1 ≤ X₉ ∧ X₁₉ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₉
  t₆: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉) → l5(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ 1 ≤ lt_14_1 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₇ ∧ X₈ ≤ cnt_27_post ∧ cnt_27_post ≤ X₈ ∧ X₉ ≤ cnt_32_post ∧ cnt_32_post ≤ X₉ ∧ X₁₁ ≤ ct_49_post ∧ ct_49_post ≤ X₁₁ ∧ X₁₂ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₂ ∧ X₁₃ ≤ lt_12_post ∧ lt_12_post ≤ X₁₃ ∧ X₅ ≤ lt_13_1 ∧ X₁₁ ≤ lt_13_1 ∧ lt_13_1 ≤ X₅ ∧ lt_13_1 ≤ X₁₁ ∧ X₁₁ ≤ lt_14_1 ∧ lt_14_1 ≤ X₁₁ ∧ X₈ ≤ lt_16_1 ∧ lt_16_1 ≤ X₈ ∧ X₈ ≤ lt_17_1 ∧ lt_17_1 ≤ X₈ ∧ X₉ ≤ lt_18_1 ∧ lt_18_1 ≤ X₉ ∧ X₁₉ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₉
  t₈: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉) → l6(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ __cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ __cil_tmp2_11_post ∧ __retres1_10_post ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ __retres1_10_post ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ 0 ≤ __retres1_10_post ∧ __retres1_10_post ≤ 0 ∧ X₈ ≤ cnt_27_post ∧ cnt_27_post ≤ X₈ ∧ X₉ ≤ cnt_32_post ∧ cnt_32_post ≤ X₉ ∧ X₁₀ ≤ ct_15_post ∧ ct_15_post ≤ X₁₀ ∧ X₁₁ ≤ ct_49_post ∧ ct_49_post ≤ X₁₁ ∧ X₁₂ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₂ ∧ X₁₃ ≤ lt_12_post ∧ lt_12_post ≤ X₁₃ ∧ X₁₄ ≤ lt_13_post ∧ lt_13_post ≤ X₁₄ ∧ X₁₅ ≤ lt_14_post ∧ lt_14_post ≤ X₁₅ ∧ X₁₆ ≤ lt_16_post ∧ lt_16_post ≤ X₁₆ ∧ lt_18_1 ≤ lt_17_1 ∧ X₈ ≤ lt_17_1 ∧ lt_17_1 ≤ X₈ ∧ X₉ ≤ lt_18_1 ∧ lt_18_1 ≤ X₉ ∧ X₁₉ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₉
  t₀: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₇ ∧ X₈ ≤ cnt_27_post ∧ cnt_27_post ≤ X₈ ∧ X₉ ≤ cnt_32_post ∧ cnt_32_post ≤ X₉ ∧ X₁₀ ≤ ct_15_post ∧ ct_15_post ≤ X₁₀ ∧ X₁₁ ≤ ct_49_post ∧ ct_49_post ≤ X₁₁ ∧ X₁₃ ≤ lt_12_post ∧ lt_12_post ≤ X₁₃ ∧ X₁₄ ≤ lt_13_post ∧ lt_13_post ≤ X₁₄ ∧ X₁₅ ≤ lt_14_post ∧ lt_14_post ≤ X₁₅ ∧ X₁₆ ≤ lt_16_post ∧ lt_16_post ≤ X₁₆ ∧ X₁₇ ≤ lt_17_post ∧ lt_17_post ≤ X₁₇ ∧ X₁₈ ≤ lt_18_post ∧ lt_18_post ≤ X₁₈
  t₂: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉) → l7(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₇ ∧ X₈ ≤ cnt_27_post ∧ cnt_27_post ≤ X₈ ∧ X₉ ≤ cnt_32_post ∧ cnt_32_post ≤ X₉ ∧ X₁₀ ≤ ct_15_post ∧ ct_15_post ≤ X₁₀ ∧ X₁₁ ≤ ct_49_post ∧ ct_49_post ≤ X₁₁ ∧ X₁₂ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₂ ∧ X₁₃ ≤ lt_12_post ∧ lt_12_post ≤ X₁₃ ∧ X₁₄ ≤ lt_13_post ∧ lt_13_post ≤ X₁₄ ∧ X₁₅ ≤ lt_14_post ∧ lt_14_post ≤ X₁₅ ∧ X₁₆ ≤ lt_16_post ∧ lt_16_post ≤ X₁₆ ∧ X₁₇ ≤ lt_17_post ∧ lt_17_post ≤ X₁₇ ∧ X₁₈ ≤ lt_18_post ∧ lt_18_post ≤ X₁₈ ∧ X₁₉ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₉
  t₅: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₇ ∧ X₈ ≤ cnt_27_post ∧ cnt_27_post ≤ X₈ ∧ X₉ ≤ cnt_32_post ∧ cnt_32_post ≤ X₉ ∧ X₁₀ ≤ ct_15_post ∧ ct_15_post ≤ X₁₀ ∧ X₁₁ ≤ ct_49_post ∧ ct_49_post ≤ X₁₁ ∧ X₁₂ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₂ ∧ X₁₃ ≤ lt_12_post ∧ lt_12_post ≤ X₁₃ ∧ X₁₄ ≤ lt_13_post ∧ lt_13_post ≤ X₁₄ ∧ X₁₅ ≤ lt_14_post ∧ lt_14_post ≤ X₁₅ ∧ X₁₆ ≤ lt_16_post ∧ lt_16_post ≤ X₁₆ ∧ X₁₇ ≤ lt_17_post ∧ lt_17_post ≤ X₁₇ ∧ X₁₈ ≤ lt_18_post ∧ lt_18_post ≤ X₁₈ ∧ X₁₉ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₉
  t₇: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₇ ∧ X₈ ≤ cnt_27_post ∧ cnt_27_post ≤ X₈ ∧ X₉ ≤ cnt_32_post ∧ cnt_32_post ≤ X₉ ∧ X₁₀ ≤ ct_15_post ∧ ct_15_post ≤ X₁₀ ∧ X₁₁ ≤ ct_49_post ∧ ct_49_post ≤ X₁₁ ∧ X₁₂ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₂ ∧ X₁₃ ≤ lt_12_post ∧ lt_12_post ≤ X₁₃ ∧ X₁₄ ≤ lt_13_post ∧ lt_13_post ≤ X₁₄ ∧ X₁₅ ≤ lt_14_post ∧ lt_14_post ≤ X₁₅ ∧ X₁₆ ≤ lt_16_post ∧ lt_16_post ≤ X₁₆ ∧ X₁₇ ≤ lt_17_post ∧ lt_17_post ≤ X₁₇ ∧ X₁₈ ≤ lt_18_post ∧ lt_18_post ≤ X₁₈ ∧ X₁₉ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₉
  t₃: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉) → l8(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ __cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ __cil_tmp2_11_post ∧ __retres1_10_post ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ __retres1_10_post ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ lt_12_1 ≤ __retres1_10_post ∧ __retres1_10_post ≤ lt_12_1 ∧ X₈ ≤ cnt_27_post ∧ cnt_27_post ≤ X₈ ∧ X₉ ≤ cnt_32_post ∧ cnt_32_post ≤ X₉ ∧ X₁₀ ≤ ct_15_post ∧ ct_15_post ≤ X₁₀ ∧ X₁₁ ≤ ct_49_post ∧ ct_49_post ≤ X₁₁ ∧ X₁₂ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₂ ∧ X₁₁ ≤ lt_12_1 ∧ lt_12_1 ≤ X₁₁ ∧ X₁₅ ≤ lt_14_post ∧ lt_14_post ≤ X₁₅ ∧ X₁₆ ≤ lt_16_post ∧ lt_16_post ≤ X₁₆ ∧ X₁₇ ≤ lt_17_post ∧ lt_17_post ≤ X₁₇ ∧ X₁₈ ≤ lt_18_post ∧ lt_18_post ≤ X₁₈ ∧ X₁₉ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₉


Preprocessing
  Eliminate variables [Dc_6_post; InterfaceType_5_post; MaximumInterfaceType_9_post; ct_15_post; fdoExtension_7_post; lt_12_post; lt_13_post; lt_14_post; lt_16_post; lt_17_post; lt_18_post; ntStatus_8_post; X₀; X₁; X₂; X₃; X₄; X₆; X₇; X₁₀; X₁₂; X₁₃; X₁₄; X₁₅; X₁₆; X₁₇; X₁₈; X₁₉] that do not contribute to the problem


  Found invariant X₂ ≤ X₁ for location l6


  Found invariant 1 ≤ X₃ ∧ 1+X₁ ≤ X₂ for location l7


  Found invariant X₃ ≤ X₀ ∧ 1 ≤ X₃ ∧ 2 ≤ X₀+X₃ ∧ X₀ ≤ X₃ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₀ for location l5


  Found invariant 1 ≤ X₃ ∧ 1+X₁ ≤ X₂ for location l8


  Found invariant X₃ ≤ 0 ∧ 1+X₁ ≤ X₂ for location l4


  Found invariant 1 ≤ X₃ ∧ 1+X₁ ≤ X₂ for location l3


Problem after Preprocessing
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃
  Temp_Vars:  Result_4_post, __cil_tmp2_11_post, __retres1_10_post, lt_12_1, lt_13_1, lt_14_1, lt_16_1, lt_17_1, lt_18_1
  Locations:  l0, l1, l2, l3, l4, l5, l6, l7, l8
  Return Locations:  
  Transitions:
  t₂₀: l0(X₀, X₁, X₂, X₃) → l2(X₀, X₁, X₂, X₃)
  t₂₁: l1(X₀, X₁, X₂, X₃) → l3(X₀, X₁, X₂, X₃) :|: 0 ≤ 0 ∧ 1 ≤ lt_14_1 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ X₃ ≤ lt_14_1 ∧ lt_14_1 ≤ X₃ ∧ X₁ ≤ lt_16_1 ∧ lt_16_1 ≤ X₁ ∧ X₁ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁ ∧ X₂ ≤ lt_18_1 ∧ lt_18_1 ≤ X₂
  t₂₂: l1(X₀, X₁, X₂, X₃) → l4(X₀, X₁, X₂, X₃) :|: 0 ≤ 0 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ X₃ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₃ ∧ X₁ ≤ lt_16_1 ∧ lt_16_1 ≤ X₁ ∧ X₁ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁ ∧ X₂ ≤ lt_18_1 ∧ lt_18_1 ≤ X₂
  t₂₃: l1(X₀, X₁, X₂, X₃) → l5(X₀, X₁, X₂, X₃) :|: 0 ≤ 0 ∧ 1 ≤ lt_14_1 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ X₀ ≤ lt_13_1 ∧ X₃ ≤ lt_13_1 ∧ lt_13_1 ≤ X₀ ∧ lt_13_1 ≤ X₃ ∧ X₃ ≤ lt_14_1 ∧ lt_14_1 ≤ X₃ ∧ X₁ ≤ lt_16_1 ∧ lt_16_1 ≤ X₁ ∧ X₁ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁ ∧ X₂ ≤ lt_18_1 ∧ lt_18_1 ≤ X₂
  t₂₄: l1(X₀, X₁, X₂, X₃) → l6(X₀, X₁, X₂, X₃) :|: 0 ≤ 0 ∧ __cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ __cil_tmp2_11_post ∧ __retres1_10_post ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ __retres1_10_post ∧ 0 ≤ __retres1_10_post ∧ __retres1_10_post ≤ 0 ∧ lt_18_1 ≤ lt_17_1 ∧ X₁ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁ ∧ X₂ ≤ lt_18_1 ∧ lt_18_1 ≤ X₂
  t₂₅: l2(X₀, X₁, X₂, X₃) → l1(X₀, X₁, X₂, X₃) :|: 0 ≤ 0
  t₂₆: l3(X₀, X₁, X₂, X₃) → l7(X₀, X₁, X₂, X₃) :|: 1+X₁ ≤ X₂ ∧ 1 ≤ X₃
  t₂₇: l4(X₀, X₁, X₂, X₃) → l1(X₀, X₁, X₂, X₃) :|: 1+X₁ ≤ X₂ ∧ X₃ ≤ 0
  t₂₈: l5(X₀, X₁, X₂, X₃) → l1(X₀, X₁, X₂, X₃) :|: 1 ≤ X₀ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₃ ∧ 2 ≤ X₀+X₃ ∧ X₃ ≤ X₀ ∧ X₀ ≤ X₃
  t₂₉: l7(X₀, X₁, X₂, X₃) → l8(X₀, X₁, X₂, X₃) :|: 0 ≤ 0 ∧ __cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ __cil_tmp2_11_post ∧ __retres1_10_post ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ __retres1_10_post ∧ lt_12_1 ≤ __retres1_10_post ∧ __retres1_10_post ≤ lt_12_1 ∧ X₃ ≤ lt_12_1 ∧ lt_12_1 ≤ X₃ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₃


  Found invariant X₃ ≤ X₀ ∧ 1 ≤ X₃ ∧ 2 ≤ X₀+X₃ ∧ X₀ ≤ X₃ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₀ for location l1_v2


  Found invariant X₃ ≤ 0 ∧ 1+X₁ ≤ X₂ for location l1_v1


  Found invariant X₂ ≤ X₁ for location l6


  Found invariant X₃ ≤ X₀ ∧ 1 ≤ X₃ ∧ 2 ≤ X₀+X₃ ∧ X₀ ≤ X₃ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₀ for location l5_v1


  Found invariant X₃ ≤ 0 ∧ 1+X₁ ≤ X₂ for location l4_v1


  Found invariant 1 ≤ X₃ ∧ 1+X₁ ≤ X₂ for location l7


  Found invariant 1 ≤ X₃ ∧ 1+X₁ ≤ X₂ for location l8


  Found invariant 1 ≤ X₃ ∧ 1+X₁ ≤ X₂ for location l3


All Bounds
Termination behavior
  Overall termination: Infinite
    t₂₀: Finite
    t₂₁: Finite
    t₂₂: Infinite
    t₂₃: Infinite
    t₂₄: Finite
    t₂₅: Finite
    t₂₆: Finite
    t₂₇: Infinite
    t₂₈: Infinite
    t₂₉: Finite



