
PM_ANOMALY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015250  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001114  080154a0  080154a0  000164a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080165b4  080165b4  00018380  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080165b4  080165b4  000175b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080165bc  080165bc  00018380  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080165bc  080165bc  000175bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080165c0  080165c0  000175c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000027c  20000000  080165c4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .neai         00000104  2000027c  08016840  0001827c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000f20  20000380  08016944  00018380  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200012a0  08016944  000192a0  2**0
                  ALLOC
 12 .ARM.attributes 00000036  00000000  00000000  00018380  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025f6f  00000000  00000000  000183b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004924  00000000  00000000  0003e325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001cd0  00000000  00000000  00042c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000164d  00000000  00000000  00044920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003994f  00000000  00000000  00045f6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026607  00000000  00000000  0007f8bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0015f14f  00000000  00000000  000a5ec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000087  00000000  00000000  00205012  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008e5c  00000000  00000000  0020509c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007c  00000000  00000000  0020def8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	20000380 	.word	0x20000380
 800026c:	00000000 	.word	0x00000000
 8000270:	08015488 	.word	0x08015488

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000384 	.word	0x20000384
 800028c:	08015488 	.word	0x08015488

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b9b0 	b.w	8000fe0 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c9c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c9e:	4688      	mov	r8, r1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	468e      	mov	lr, r1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d14a      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4617      	mov	r7, r2
 8000cac:	d95f      	bls.n	8000d6e <__udivmoddi4+0xd6>
 8000cae:	fab2 f682 	clz	r6, r2
 8000cb2:	b14e      	cbz	r6, 8000cc8 <__udivmoddi4+0x30>
 8000cb4:	f1c6 0320 	rsb	r3, r6, #32
 8000cb8:	fa01 fe06 	lsl.w	lr, r1, r6
 8000cbc:	40b7      	lsls	r7, r6
 8000cbe:	40b4      	lsls	r4, r6
 8000cc0:	fa20 f303 	lsr.w	r3, r0, r3
 8000cc4:	ea43 0e0e 	orr.w	lr, r3, lr
 8000cc8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ccc:	fa1f fc87 	uxth.w	ip, r7
 8000cd0:	0c23      	lsrs	r3, r4, #16
 8000cd2:	fbbe f1f8 	udiv	r1, lr, r8
 8000cd6:	fb08 ee11 	mls	lr, r8, r1, lr
 8000cda:	fb01 f20c 	mul.w	r2, r1, ip
 8000cde:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x5e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x5c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 8154 	bhi.w	8000f9c <__udivmoddi4+0x304>
 8000cf4:	4601      	mov	r1, r0
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	b2a2      	uxth	r2, r4
 8000cfa:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfe:	fb08 3310 	mls	r3, r8, r0, r3
 8000d02:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d06:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d0a:	4594      	cmp	ip, r2
 8000d0c:	d90b      	bls.n	8000d26 <__udivmoddi4+0x8e>
 8000d0e:	18ba      	adds	r2, r7, r2
 8000d10:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d14:	bf2c      	ite	cs
 8000d16:	2401      	movcs	r4, #1
 8000d18:	2400      	movcc	r4, #0
 8000d1a:	4594      	cmp	ip, r2
 8000d1c:	d902      	bls.n	8000d24 <__udivmoddi4+0x8c>
 8000d1e:	2c00      	cmp	r4, #0
 8000d20:	f000 813f 	beq.w	8000fa2 <__udivmoddi4+0x30a>
 8000d24:	4618      	mov	r0, r3
 8000d26:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2a:	eba2 020c 	sub.w	r2, r2, ip
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b11d      	cbz	r5, 8000d3a <__udivmoddi4+0xa2>
 8000d32:	40f2      	lsrs	r2, r6
 8000d34:	2300      	movs	r3, #0
 8000d36:	e9c5 2300 	strd	r2, r3, [r5]
 8000d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d905      	bls.n	8000d4e <__udivmoddi4+0xb6>
 8000d42:	b10d      	cbz	r5, 8000d48 <__udivmoddi4+0xb0>
 8000d44:	e9c5 0100 	strd	r0, r1, [r5]
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	e7f5      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d4e:	fab3 f183 	clz	r1, r3
 8000d52:	2900      	cmp	r1, #0
 8000d54:	d14e      	bne.n	8000df4 <__udivmoddi4+0x15c>
 8000d56:	4543      	cmp	r3, r8
 8000d58:	f0c0 8112 	bcc.w	8000f80 <__udivmoddi4+0x2e8>
 8000d5c:	4282      	cmp	r2, r0
 8000d5e:	f240 810f 	bls.w	8000f80 <__udivmoddi4+0x2e8>
 8000d62:	4608      	mov	r0, r1
 8000d64:	2d00      	cmp	r5, #0
 8000d66:	d0e8      	beq.n	8000d3a <__udivmoddi4+0xa2>
 8000d68:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6c:	e7e5      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d6e:	2a00      	cmp	r2, #0
 8000d70:	f000 80ac 	beq.w	8000ecc <__udivmoddi4+0x234>
 8000d74:	fab2 f682 	clz	r6, r2
 8000d78:	2e00      	cmp	r6, #0
 8000d7a:	f040 80bb 	bne.w	8000ef4 <__udivmoddi4+0x25c>
 8000d7e:	1a8b      	subs	r3, r1, r2
 8000d80:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d84:	b2bc      	uxth	r4, r7
 8000d86:	2101      	movs	r1, #1
 8000d88:	0c02      	lsrs	r2, r0, #16
 8000d8a:	b280      	uxth	r0, r0
 8000d8c:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d90:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d94:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000d98:	fb04 f20c 	mul.w	r2, r4, ip
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d90e      	bls.n	8000dbe <__udivmoddi4+0x126>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000da6:	bf2c      	ite	cs
 8000da8:	f04f 0901 	movcs.w	r9, #1
 8000dac:	f04f 0900 	movcc.w	r9, #0
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d903      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000db4:	f1b9 0f00 	cmp.w	r9, #0
 8000db8:	f000 80ec 	beq.w	8000f94 <__udivmoddi4+0x2fc>
 8000dbc:	46c4      	mov	ip, r8
 8000dbe:	1a9b      	subs	r3, r3, r2
 8000dc0:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dc8:	fb04 f408 	mul.w	r4, r4, r8
 8000dcc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000dd0:	4294      	cmp	r4, r2
 8000dd2:	d90b      	bls.n	8000dec <__udivmoddi4+0x154>
 8000dd4:	18ba      	adds	r2, r7, r2
 8000dd6:	f108 33ff 	add.w	r3, r8, #4294967295
 8000dda:	bf2c      	ite	cs
 8000ddc:	2001      	movcs	r0, #1
 8000dde:	2000      	movcc	r0, #0
 8000de0:	4294      	cmp	r4, r2
 8000de2:	d902      	bls.n	8000dea <__udivmoddi4+0x152>
 8000de4:	2800      	cmp	r0, #0
 8000de6:	f000 80d1 	beq.w	8000f8c <__udivmoddi4+0x2f4>
 8000dea:	4698      	mov	r8, r3
 8000dec:	1b12      	subs	r2, r2, r4
 8000dee:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000df2:	e79d      	b.n	8000d30 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa08 f401 	lsl.w	r4, r8, r1
 8000dfe:	fa00 f901 	lsl.w	r9, r0, r1
 8000e02:	fa22 f706 	lsr.w	r7, r2, r6
 8000e06:	fa28 f806 	lsr.w	r8, r8, r6
 8000e0a:	408a      	lsls	r2, r1
 8000e0c:	431f      	orrs	r7, r3
 8000e0e:	fa20 f306 	lsr.w	r3, r0, r6
 8000e12:	0c38      	lsrs	r0, r7, #16
 8000e14:	4323      	orrs	r3, r4
 8000e16:	fa1f fc87 	uxth.w	ip, r7
 8000e1a:	0c1c      	lsrs	r4, r3, #16
 8000e1c:	fbb8 fef0 	udiv	lr, r8, r0
 8000e20:	fb00 881e 	mls	r8, r0, lr, r8
 8000e24:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e28:	fb0e f80c 	mul.w	r8, lr, ip
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d90e      	bls.n	8000e4e <__udivmoddi4+0x1b6>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e36:	bf2c      	ite	cs
 8000e38:	f04f 0b01 	movcs.w	fp, #1
 8000e3c:	f04f 0b00 	movcc.w	fp, #0
 8000e40:	45a0      	cmp	r8, r4
 8000e42:	d903      	bls.n	8000e4c <__udivmoddi4+0x1b4>
 8000e44:	f1bb 0f00 	cmp.w	fp, #0
 8000e48:	f000 80b8 	beq.w	8000fbc <__udivmoddi4+0x324>
 8000e4c:	46d6      	mov	lr, sl
 8000e4e:	eba4 0408 	sub.w	r4, r4, r8
 8000e52:	fa1f f883 	uxth.w	r8, r3
 8000e56:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e5a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e5e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e62:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e66:	45a4      	cmp	ip, r4
 8000e68:	d90e      	bls.n	8000e88 <__udivmoddi4+0x1f0>
 8000e6a:	193c      	adds	r4, r7, r4
 8000e6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e70:	bf2c      	ite	cs
 8000e72:	f04f 0801 	movcs.w	r8, #1
 8000e76:	f04f 0800 	movcc.w	r8, #0
 8000e7a:	45a4      	cmp	ip, r4
 8000e7c:	d903      	bls.n	8000e86 <__udivmoddi4+0x1ee>
 8000e7e:	f1b8 0f00 	cmp.w	r8, #0
 8000e82:	f000 809f 	beq.w	8000fc4 <__udivmoddi4+0x32c>
 8000e86:	4603      	mov	r3, r0
 8000e88:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8c:	eba4 040c 	sub.w	r4, r4, ip
 8000e90:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e94:	4564      	cmp	r4, ip
 8000e96:	4673      	mov	r3, lr
 8000e98:	46e0      	mov	r8, ip
 8000e9a:	d302      	bcc.n	8000ea2 <__udivmoddi4+0x20a>
 8000e9c:	d107      	bne.n	8000eae <__udivmoddi4+0x216>
 8000e9e:	45f1      	cmp	r9, lr
 8000ea0:	d205      	bcs.n	8000eae <__udivmoddi4+0x216>
 8000ea2:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea6:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	46e0      	mov	r8, ip
 8000eae:	b15d      	cbz	r5, 8000ec8 <__udivmoddi4+0x230>
 8000eb0:	ebb9 0203 	subs.w	r2, r9, r3
 8000eb4:	eb64 0408 	sbc.w	r4, r4, r8
 8000eb8:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebc:	fa22 f301 	lsr.w	r3, r2, r1
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	431e      	orrs	r6, r3
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e736      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000ecc:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ed0:	0c01      	lsrs	r1, r0, #16
 8000ed2:	4614      	mov	r4, r2
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	4696      	mov	lr, r2
 8000ed8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000edc:	2620      	movs	r6, #32
 8000ede:	4690      	mov	r8, r2
 8000ee0:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000ee4:	4610      	mov	r0, r2
 8000ee6:	fbb1 f1f2 	udiv	r1, r1, r2
 8000eea:	eba3 0308 	sub.w	r3, r3, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e74b      	b.n	8000d8c <__udivmoddi4+0xf4>
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	f1c6 0320 	rsb	r3, r6, #32
 8000efa:	fa01 f206 	lsl.w	r2, r1, r6
 8000efe:	fa21 f803 	lsr.w	r8, r1, r3
 8000f02:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f06:	fa20 f303 	lsr.w	r3, r0, r3
 8000f0a:	b2bc      	uxth	r4, r7
 8000f0c:	40b0      	lsls	r0, r6
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	0c02      	lsrs	r2, r0, #16
 8000f12:	0c19      	lsrs	r1, r3, #16
 8000f14:	b280      	uxth	r0, r0
 8000f16:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f1a:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f1e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f22:	fb09 f804 	mul.w	r8, r9, r4
 8000f26:	4588      	cmp	r8, r1
 8000f28:	d951      	bls.n	8000fce <__udivmoddi4+0x336>
 8000f2a:	1879      	adds	r1, r7, r1
 8000f2c:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f30:	bf2c      	ite	cs
 8000f32:	f04f 0a01 	movcs.w	sl, #1
 8000f36:	f04f 0a00 	movcc.w	sl, #0
 8000f3a:	4588      	cmp	r8, r1
 8000f3c:	d902      	bls.n	8000f44 <__udivmoddi4+0x2ac>
 8000f3e:	f1ba 0f00 	cmp.w	sl, #0
 8000f42:	d031      	beq.n	8000fa8 <__udivmoddi4+0x310>
 8000f44:	eba1 0108 	sub.w	r1, r1, r8
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f5a:	4543      	cmp	r3, r8
 8000f5c:	d235      	bcs.n	8000fca <__udivmoddi4+0x332>
 8000f5e:	18fb      	adds	r3, r7, r3
 8000f60:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f64:	bf2c      	ite	cs
 8000f66:	f04f 0a01 	movcs.w	sl, #1
 8000f6a:	f04f 0a00 	movcc.w	sl, #0
 8000f6e:	4543      	cmp	r3, r8
 8000f70:	d2bb      	bcs.n	8000eea <__udivmoddi4+0x252>
 8000f72:	f1ba 0f00 	cmp.w	sl, #0
 8000f76:	d1b8      	bne.n	8000eea <__udivmoddi4+0x252>
 8000f78:	f1a9 0102 	sub.w	r1, r9, #2
 8000f7c:	443b      	add	r3, r7
 8000f7e:	e7b4      	b.n	8000eea <__udivmoddi4+0x252>
 8000f80:	1a84      	subs	r4, r0, r2
 8000f82:	eb68 0203 	sbc.w	r2, r8, r3
 8000f86:	2001      	movs	r0, #1
 8000f88:	4696      	mov	lr, r2
 8000f8a:	e6eb      	b.n	8000d64 <__udivmoddi4+0xcc>
 8000f8c:	443a      	add	r2, r7
 8000f8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f92:	e72b      	b.n	8000dec <__udivmoddi4+0x154>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e710      	b.n	8000dbe <__udivmoddi4+0x126>
 8000f9c:	3902      	subs	r1, #2
 8000f9e:	443b      	add	r3, r7
 8000fa0:	e6a9      	b.n	8000cf6 <__udivmoddi4+0x5e>
 8000fa2:	443a      	add	r2, r7
 8000fa4:	3802      	subs	r0, #2
 8000fa6:	e6be      	b.n	8000d26 <__udivmoddi4+0x8e>
 8000fa8:	eba7 0808 	sub.w	r8, r7, r8
 8000fac:	f1a9 0c02 	sub.w	ip, r9, #2
 8000fb0:	4441      	add	r1, r8
 8000fb2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb6:	fb09 f804 	mul.w	r8, r9, r4
 8000fba:	e7c9      	b.n	8000f50 <__udivmoddi4+0x2b8>
 8000fbc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fc0:	443c      	add	r4, r7
 8000fc2:	e744      	b.n	8000e4e <__udivmoddi4+0x1b6>
 8000fc4:	3b02      	subs	r3, #2
 8000fc6:	443c      	add	r4, r7
 8000fc8:	e75e      	b.n	8000e88 <__udivmoddi4+0x1f0>
 8000fca:	4649      	mov	r1, r9
 8000fcc:	e78d      	b.n	8000eea <__udivmoddi4+0x252>
 8000fce:	eba1 0108 	sub.w	r1, r1, r8
 8000fd2:	46cc      	mov	ip, r9
 8000fd4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd8:	fb09 f804 	mul.w	r8, r9, r4
 8000fdc:	e7b8      	b.n	8000f50 <__udivmoddi4+0x2b8>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b098      	sub	sp, #96	@ 0x60
 8000fe8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fea:	f005 fb79 	bl	80066e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fee:	f000 f9bf 	bl	8001370 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff2:	f000 fa9d 	bl	8001530 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000ff6:	f000 fa2b 	bl	8001450 <MX_ADC1_Init>
  MX_ICACHE_Init();
 8000ffa:	f000 fa8d 	bl	8001518 <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */
  neai_anomalydetection_init();
 8000ffe:	f011 f90b 	bl	8012218 <neai_anomalydetection_init>
  printf("NanoEdge AI Initialized.\r\n");
 8001002:	48c3      	ldr	r0, [pc, #780]	@ (8001310 <main+0x32c>)
 8001004:	f011 ff34 	bl	8012e70 <puts>
  char displayBuffer[40];
  char learnbuffer[40];
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8001008:	2000      	movs	r0, #0
 800100a:	f002 ff4f 	bl	8003eac <BSP_LED_Init>
  BSP_LED_Init(LED_ORANGE);
 800100e:	2001      	movs	r0, #1
 8001010:	f002 ff4c 	bl	8003eac <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8001014:	2002      	movs	r0, #2
 8001016:	f002 ff49 	bl	8003eac <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 800101a:	2003      	movs	r0, #3
 800101c:	f002 ff46 	bl	8003eac <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8001020:	2101      	movs	r1, #1
 8001022:	2000      	movs	r0, #0
 8001024:	f002 ffd0 	bl	8003fc8 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8001028:	4bba      	ldr	r3, [pc, #744]	@ (8001314 <main+0x330>)
 800102a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800102e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8001030:	4bb8      	ldr	r3, [pc, #736]	@ (8001314 <main+0x330>)
 8001032:	2200      	movs	r2, #0
 8001034:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8001036:	4bb7      	ldr	r3, [pc, #732]	@ (8001314 <main+0x330>)
 8001038:	2200      	movs	r2, #0
 800103a:	721a      	strb	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800103c:	4bb5      	ldr	r3, [pc, #724]	@ (8001314 <main+0x330>)
 800103e:	2200      	movs	r2, #0
 8001040:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8001042:	4bb4      	ldr	r3, [pc, #720]	@ (8001314 <main+0x330>)
 8001044:	2200      	movs	r2, #0
 8001046:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8001048:	49b2      	ldr	r1, [pc, #712]	@ (8001314 <main+0x330>)
 800104a:	2000      	movs	r0, #0
 800104c:	f003 f860 	bl	8004110 <BSP_COM_Init>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <main+0x76>
  {
    Error_Handler();
 8001056:	f000 fd3b 	bl	8001ad0 <Error_Handler>
  }

  /* Initialize LCD to black */
  if (BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE) != BSP_ERROR_NONE)
 800105a:	2102      	movs	r1, #2
 800105c:	2000      	movs	r0, #0
 800105e:	f003 fd91 	bl	8004b84 <BSP_LCD_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <main+0x88>
  {
    Error_Handler();
 8001068:	f000 fd32 	bl	8001ad0 <Error_Handler>
  }
  // Set function driver (VERY IMPORTANT)
  UTIL_LCD_SetFuncDriver(&LCD_Driver);
 800106c:	48aa      	ldr	r0, [pc, #680]	@ (8001318 <main+0x334>)
 800106e:	f00f ff25 	bl	8010ebc <UTIL_LCD_SetFuncDriver>

  // Select device index
  UTIL_LCD_SetDevice(0);
 8001072:	2000      	movs	r0, #0
 8001074:	f00f ff96 	bl	8010fa4 <UTIL_LCD_SetDevice>

  // Select active layer
  UTIL_LCD_SetLayer(0);
 8001078:	2000      	movs	r0, #0
 800107a:	f00f ff75 	bl	8010f68 <UTIL_LCD_SetLayer>
  /* Initialize Touch screen with interrupts */
  BspTSInit.Orientation = TS_ORIENTATION_LANDSCAPE;
 800107e:	4ba7      	ldr	r3, [pc, #668]	@ (800131c <main+0x338>)
 8001080:	2203      	movs	r2, #3
 8001082:	609a      	str	r2, [r3, #8]
  BspTSInit.Accuracy = 5;
 8001084:	4ba5      	ldr	r3, [pc, #660]	@ (800131c <main+0x338>)
 8001086:	2205      	movs	r2, #5
 8001088:	60da      	str	r2, [r3, #12]
  BspTSInit.Width = LCD_DEFAULT_WIDTH;
 800108a:	4ba4      	ldr	r3, [pc, #656]	@ (800131c <main+0x338>)
 800108c:	22f0      	movs	r2, #240	@ 0xf0
 800108e:	601a      	str	r2, [r3, #0]
  BspTSInit.Height = LCD_DEFAULT_HEIGHT;
 8001090:	4ba2      	ldr	r3, [pc, #648]	@ (800131c <main+0x338>)
 8001092:	22f0      	movs	r2, #240	@ 0xf0
 8001094:	605a      	str	r2, [r3, #4]
  if (BSP_TS_Init(0, &BspTSInit) != BSP_ERROR_NONE)
 8001096:	49a1      	ldr	r1, [pc, #644]	@ (800131c <main+0x338>)
 8001098:	2000      	movs	r0, #0
 800109a:	f005 f901 	bl	80062a0 <BSP_TS_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <main+0xc4>
  {
    Error_Handler();
 80010a4:	f000 fd14 	bl	8001ad0 <Error_Handler>
  }
  BSP_TS_EnableIT(0);
 80010a8:	2000      	movs	r0, #0
 80010aa:	f005 f9e1 	bl	8006470 <BSP_TS_EnableIT>

  /* Initialize OCTAL NOR memory */
  BspOSPINORInit.InterfaceMode = BSP_OSPI_NOR_OPI_MODE;
 80010ae:	4b9c      	ldr	r3, [pc, #624]	@ (8001320 <main+0x33c>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	701a      	strb	r2, [r3, #0]
  BspOSPINORInit.TransferRate = BSP_OSPI_NOR_DTR_TRANSFER;
 80010b4:	4b9a      	ldr	r3, [pc, #616]	@ (8001320 <main+0x33c>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	705a      	strb	r2, [r3, #1]
  if (BSP_OSPI_NOR_Init(0, &BspOSPINORInit) != BSP_ERROR_NONE)
 80010ba:	4999      	ldr	r1, [pc, #612]	@ (8001320 <main+0x33c>)
 80010bc:	2000      	movs	r0, #0
 80010be:	f004 facf 	bl	8005660 <BSP_OSPI_NOR_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <main+0xe8>
  {
    Error_Handler();
 80010c8:	f000 fd02 	bl	8001ad0 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  UTIL_LCD_Clear(UTIL_LCD_COLOR_BLACK);
 80010cc:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80010d0:	f00f ffe0 	bl	8011094 <UTIL_LCD_Clear>
  UTIL_LCD_SetBackColor(UTIL_LCD_COLOR_BLACK);
 80010d4:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80010d8:	f00f ff98 	bl	801100c <UTIL_LCD_SetBackColor>
  UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
 80010dc:	f04f 30ff 	mov.w	r0, #4294967295
 80010e0:	f00f ff80 	bl	8010fe4 <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetFont(&Font16);
 80010e4:	488f      	ldr	r0, [pc, #572]	@ (8001324 <main+0x340>)
 80010e6:	f00f ffa5 	bl	8011034 <UTIL_LCD_SetFont>
  while (1)
  {

	  HAL_ADC_Start(&hadc1);
 80010ea:	488f      	ldr	r0, [pc, #572]	@ (8001328 <main+0x344>)
 80010ec:	f005 ff80 	bl	8006ff0 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 10);
 80010f0:	210a      	movs	r1, #10
 80010f2:	488d      	ldr	r0, [pc, #564]	@ (8001328 <main+0x344>)
 80010f4:	f006 f836 	bl	8007164 <HAL_ADC_PollForConversion>

	  uint32_t adc_val = HAL_ADC_GetValue(&hadc1);
 80010f8:	488b      	ldr	r0, [pc, #556]	@ (8001328 <main+0x344>)
 80010fa:	f006 f90b 	bl	8007314 <HAL_ADC_GetValue>
 80010fe:	6578      	str	r0, [r7, #84]	@ 0x54

	  float voltage = (float)adc_val *3.3f/4095.0f;
 8001100:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001102:	ee07 3a90 	vmov	s15, r3
 8001106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800110a:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 800132c <main+0x348>
 800110e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001112:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001330 <main+0x34c>
 8001116:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800111a:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50


         // ----- Build NEAI input -----
            neai_buffer[0] = (float)adc_val;  // Axis 1
 800111e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001120:	ee07 3a90 	vmov	s15, r3
 8001124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001128:	4b82      	ldr	r3, [pc, #520]	@ (8001334 <main+0x350>)
 800112a:	edc3 7a00 	vstr	s15, [r3]
            neai_buffer[1] = voltage;         // Axis 2
 800112e:	4a81      	ldr	r2, [pc, #516]	@ (8001334 <main+0x350>)
 8001130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001132:	6053      	str	r3, [r2, #4]
            // ----- LEARNING PHASE -----
               if (learn_count < MINIMUM_ITERATION_CALLS_FOR_EFFICIENT_LEARNING)
 8001134:	4b80      	ldr	r3, [pc, #512]	@ (8001338 <main+0x354>)
 8001136:	881b      	ldrh	r3, [r3, #0]
 8001138:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800113c:	d227      	bcs.n	800118e <main+0x1aa>
               {
                   neai_anomalydetection_learn(neai_buffer);
 800113e:	487d      	ldr	r0, [pc, #500]	@ (8001334 <main+0x350>)
 8001140:	f010 faf6 	bl	8011730 <neai_anomalydetection_learn>
                   learn_count++;
 8001144:	4b7c      	ldr	r3, [pc, #496]	@ (8001338 <main+0x354>)
 8001146:	881b      	ldrh	r3, [r3, #0]
 8001148:	3301      	adds	r3, #1
 800114a:	b29a      	uxth	r2, r3
 800114c:	4b7a      	ldr	r3, [pc, #488]	@ (8001338 <main+0x354>)
 800114e:	801a      	strh	r2, [r3, #0]
                   printf("Learning... %d / %d\r\n",
 8001150:	4b79      	ldr	r3, [pc, #484]	@ (8001338 <main+0x354>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001158:	4619      	mov	r1, r3
 800115a:	4878      	ldr	r0, [pc, #480]	@ (800133c <main+0x358>)
 800115c:	f011 fe20 	bl	8012da0 <iprintf>
                          learn_count, MINIMUM_ITERATION_CALLS_FOR_EFFICIENT_LEARNING);

                   UTIL_LCD_FillRect(0, 20, LCD_DEFAULT_WIDTH, 20, UTIL_LCD_COLOR_BLACK);
 8001160:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	2314      	movs	r3, #20
 8001168:	22f0      	movs	r2, #240	@ 0xf0
 800116a:	2114      	movs	r1, #20
 800116c:	2000      	movs	r0, #0
 800116e:	f010 f88b 	bl	8011288 <UTIL_LCD_FillRect>
                   snprintf(learnbuffer, sizeof(learnbuffer), "Finished: %d/320", learn_count);
 8001172:	4b71      	ldr	r3, [pc, #452]	@ (8001338 <main+0x354>)
 8001174:	881b      	ldrh	r3, [r3, #0]
 8001176:	4638      	mov	r0, r7
 8001178:	4a71      	ldr	r2, [pc, #452]	@ (8001340 <main+0x35c>)
 800117a:	2128      	movs	r1, #40	@ 0x28
 800117c:	f011 fe80 	bl	8012e80 <sniprintf>
                   UTIL_LCD_DisplayStringAt(0, 20, (uint8_t *)learnbuffer, CENTER_MODE);
 8001180:	463a      	mov	r2, r7
 8001182:	2301      	movs	r3, #1
 8001184:	2114      	movs	r1, #20
 8001186:	2000      	movs	r0, #0
 8001188:	f00f ffd0 	bl	801112c <UTIL_LCD_DisplayStringAt>
 800118c:	e0bc      	b.n	8001308 <main+0x324>

               // ----- DETECTION PHASE -----
               else
               {
            	   static uint8_t cleared = 0;
            	      if (!cleared)
 800118e:	4b6d      	ldr	r3, [pc, #436]	@ (8001344 <main+0x360>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d106      	bne.n	80011a4 <main+0x1c0>
            	      {
            	    	  UTIL_LCD_Clear(UTIL_LCD_COLOR_BLACK);  // Clear "Finished" message
 8001196:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800119a:	f00f ff7b 	bl	8011094 <UTIL_LCD_Clear>
            	          cleared = 1;
 800119e:	4b69      	ldr	r3, [pc, #420]	@ (8001344 <main+0x360>)
 80011a0:	2201      	movs	r2, #1
 80011a2:	701a      	strb	r2, [r3, #0]
            	      }

            	      // Now normal detection prints
            	      UTIL_LCD_FillRect(0, 20, LCD_DEFAULT_WIDTH, 20, UTIL_LCD_COLOR_BLACK);
 80011a4:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	2314      	movs	r3, #20
 80011ac:	22f0      	movs	r2, #240	@ 0xf0
 80011ae:	2114      	movs	r1, #20
 80011b0:	2000      	movs	r0, #0
 80011b2:	f010 f869 	bl	8011288 <UTIL_LCD_FillRect>
            	      snprintf(learnbuffer, sizeof(learnbuffer), "Detection mode");
 80011b6:	463b      	mov	r3, r7
 80011b8:	4a63      	ldr	r2, [pc, #396]	@ (8001348 <main+0x364>)
 80011ba:	2128      	movs	r1, #40	@ 0x28
 80011bc:	4618      	mov	r0, r3
 80011be:	f011 fe5f 	bl	8012e80 <sniprintf>
            	      UTIL_LCD_DisplayStringAt(0, 20, (uint8_t *)learnbuffer, CENTER_MODE);
 80011c2:	463a      	mov	r2, r7
 80011c4:	2301      	movs	r3, #1
 80011c6:	2114      	movs	r1, #20
 80011c8:	2000      	movs	r0, #0
 80011ca:	f00f ffaf 	bl	801112c <UTIL_LCD_DisplayStringAt>

            	      neai_anomalydetection_detect(neai_buffer, &similarity);
 80011ce:	495f      	ldr	r1, [pc, #380]	@ (800134c <main+0x368>)
 80011d0:	4858      	ldr	r0, [pc, #352]	@ (8001334 <main+0x350>)
 80011d2:	f010 fec5 	bl	8011f60 <neai_anomalydetection_detect>


                   	  printf("ADC:   %lu  ||  VOLT:    %3f\r\n ", adc_val,voltage);
 80011d6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80011d8:	f7ff f9c6 	bl	8000568 <__aeabi_f2d>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80011e2:	485b      	ldr	r0, [pc, #364]	@ (8001350 <main+0x36c>)
 80011e4:	f011 fddc 	bl	8012da0 <iprintf>

                   	  HAL_Delay(20);
 80011e8:	2014      	movs	r0, #20
 80011ea:	f005 fb37 	bl	800685c <HAL_Delay>

                   	  // Print to LCD

                   	  UTIL_LCD_FillRect(0, 40, LCD_DEFAULT_WIDTH, 20, UTIL_LCD_COLOR_BLACK);
 80011ee:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2314      	movs	r3, #20
 80011f6:	22f0      	movs	r2, #240	@ 0xf0
 80011f8:	2128      	movs	r1, #40	@ 0x28
 80011fa:	2000      	movs	r0, #0
 80011fc:	f010 f844 	bl	8011288 <UTIL_LCD_FillRect>
                      snprintf(displayBuffer, sizeof(displayBuffer), "ADC: %lu", adc_val);
 8001200:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8001204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001206:	4a53      	ldr	r2, [pc, #332]	@ (8001354 <main+0x370>)
 8001208:	2128      	movs	r1, #40	@ 0x28
 800120a:	f011 fe39 	bl	8012e80 <sniprintf>
                      UTIL_LCD_DisplayStringAt(0, 40, (uint8_t *)displayBuffer, CENTER_MODE);
 800120e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001212:	2301      	movs	r3, #1
 8001214:	2128      	movs	r1, #40	@ 0x28
 8001216:	2000      	movs	r0, #0
 8001218:	f00f ff88 	bl	801112c <UTIL_LCD_DisplayStringAt>


                      UTIL_LCD_FillRect(0, 60, LCD_DEFAULT_WIDTH, 20, UTIL_LCD_COLOR_BLACK);
 800121c:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	2314      	movs	r3, #20
 8001224:	22f0      	movs	r2, #240	@ 0xf0
 8001226:	213c      	movs	r1, #60	@ 0x3c
 8001228:	2000      	movs	r0, #0
 800122a:	f010 f82d 	bl	8011288 <UTIL_LCD_FillRect>
                      snprintf(displayBuffer, sizeof(displayBuffer), "Volt: %.3f V", voltage);
 800122e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001230:	f7ff f99a 	bl	8000568 <__aeabi_f2d>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800123c:	e9cd 2300 	strd	r2, r3, [sp]
 8001240:	4a45      	ldr	r2, [pc, #276]	@ (8001358 <main+0x374>)
 8001242:	2128      	movs	r1, #40	@ 0x28
 8001244:	f011 fe1c 	bl	8012e80 <sniprintf>
                      UTIL_LCD_DisplayStringAt(0, 60, (uint8_t *)displayBuffer, CENTER_MODE);
 8001248:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800124c:	2301      	movs	r3, #1
 800124e:	213c      	movs	r1, #60	@ 0x3c
 8001250:	2000      	movs	r0, #0
 8001252:	f00f ff6b 	bl	801112c <UTIL_LCD_DisplayStringAt>


                      UTIL_LCD_FillRect(0, 80, LCD_DEFAULT_WIDTH, 20, UTIL_LCD_COLOR_BLACK);
 8001256:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	2314      	movs	r3, #20
 800125e:	22f0      	movs	r2, #240	@ 0xf0
 8001260:	2150      	movs	r1, #80	@ 0x50
 8001262:	2000      	movs	r0, #0
 8001264:	f010 f810 	bl	8011288 <UTIL_LCD_FillRect>
                      snprintf(displayBuffer, sizeof(displayBuffer), "similarity: %d %%", similarity);
 8001268:	4b38      	ldr	r3, [pc, #224]	@ (800134c <main+0x368>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8001270:	4a3a      	ldr	r2, [pc, #232]	@ (800135c <main+0x378>)
 8001272:	2128      	movs	r1, #40	@ 0x28
 8001274:	f011 fe04 	bl	8012e80 <sniprintf>
                      UTIL_LCD_DisplayStringAt(0, 80, (uint8_t *)displayBuffer, CENTER_MODE);
 8001278:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800127c:	2301      	movs	r3, #1
 800127e:	2150      	movs	r1, #80	@ 0x50
 8001280:	2000      	movs	r0, #0
 8001282:	f00f ff53 	bl	801112c <UTIL_LCD_DisplayStringAt>

//                   // Anomoly result
                      UTIL_LCD_FillRect(0, 100, LCD_DEFAULT_WIDTH, 20, UTIL_LCD_COLOR_BLACK);
 8001286:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 800128a:	9300      	str	r3, [sp, #0]
 800128c:	2314      	movs	r3, #20
 800128e:	22f0      	movs	r2, #240	@ 0xf0
 8001290:	2164      	movs	r1, #100	@ 0x64
 8001292:	2000      	movs	r0, #0
 8001294:	f00f fff8 	bl	8011288 <UTIL_LCD_FillRect>
                   if (similarity> 90.0f){
 8001298:	4b2c      	ldr	r3, [pc, #176]	@ (800134c <main+0x368>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	ee07 3a90 	vmov	s15, r3
 80012a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a4:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001360 <main+0x37c>
 80012a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b0:	dd12      	ble.n	80012d8 <main+0x2f4>

                       snprintf(learnbuffer, sizeof(learnbuffer), "ANOMOLY : NO");
 80012b2:	463b      	mov	r3, r7
 80012b4:	4a2b      	ldr	r2, [pc, #172]	@ (8001364 <main+0x380>)
 80012b6:	2128      	movs	r1, #40	@ 0x28
 80012b8:	4618      	mov	r0, r3
 80012ba:	f011 fde1 	bl	8012e80 <sniprintf>
                	   HAL_GPIO_WritePin(GPIOI, GPIO_PIN_9, GPIO_PIN_RESET);   // DANGER
 80012be:	2200      	movs	r2, #0
 80012c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012c4:	4828      	ldr	r0, [pc, #160]	@ (8001368 <main+0x384>)
 80012c6:	f007 f973 	bl	80085b0 <HAL_GPIO_WritePin>
                       HAL_GPIO_WritePin(GPIOI, GPIO_PIN_8, GPIO_PIN_SET);
 80012ca:	2201      	movs	r2, #1
 80012cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012d0:	4825      	ldr	r0, [pc, #148]	@ (8001368 <main+0x384>)
 80012d2:	f007 f96d 	bl	80085b0 <HAL_GPIO_WritePin>
 80012d6:	e011      	b.n	80012fc <main+0x318>

                   }
                   else{
                	   snprintf(learnbuffer, sizeof(learnbuffer), "ANOMOLY : YES");
 80012d8:	463b      	mov	r3, r7
 80012da:	4a24      	ldr	r2, [pc, #144]	@ (800136c <main+0x388>)
 80012dc:	2128      	movs	r1, #40	@ 0x28
 80012de:	4618      	mov	r0, r3
 80012e0:	f011 fdce 	bl	8012e80 <sniprintf>
                	   HAL_GPIO_WritePin(GPIOI, GPIO_PIN_8, GPIO_PIN_RESET);     // SAFE
 80012e4:	2200      	movs	r2, #0
 80012e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012ea:	481f      	ldr	r0, [pc, #124]	@ (8001368 <main+0x384>)
 80012ec:	f007 f960 	bl	80085b0 <HAL_GPIO_WritePin>
                       HAL_GPIO_WritePin(GPIOI, GPIO_PIN_9, GPIO_PIN_SET);
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012f6:	481c      	ldr	r0, [pc, #112]	@ (8001368 <main+0x384>)
 80012f8:	f007 f95a 	bl	80085b0 <HAL_GPIO_WritePin>
                   }
                   	   UTIL_LCD_DisplayStringAt(0, 100, (uint8_t *)learnbuffer, CENTER_MODE);
 80012fc:	463a      	mov	r2, r7
 80012fe:	2301      	movs	r3, #1
 8001300:	2164      	movs	r1, #100	@ 0x64
 8001302:	2000      	movs	r0, #0
 8001304:	f00f ff12 	bl	801112c <UTIL_LCD_DisplayStringAt>
               }



	     HAL_Delay(200);
 8001308:	20c8      	movs	r0, #200	@ 0xc8
 800130a:	f005 faa7 	bl	800685c <HAL_Delay>
  {
 800130e:	e6ec      	b.n	80010ea <main+0x106>
 8001310:	080154a0 	.word	0x080154a0
 8001314:	2000039c 	.word	0x2000039c
 8001318:	08015618 	.word	0x08015618
 800131c:	200003ac 	.word	0x200003ac
 8001320:	200003bc 	.word	0x200003bc
 8001324:	200000a8 	.word	0x200000a8
 8001328:	200003c0 	.word	0x200003c0
 800132c:	40533333 	.word	0x40533333
 8001330:	457ff000 	.word	0x457ff000
 8001334:	2000042c 	.word	0x2000042c
 8001338:	20000434 	.word	0x20000434
 800133c:	080154bc 	.word	0x080154bc
 8001340:	080154d4 	.word	0x080154d4
 8001344:	20000436 	.word	0x20000436
 8001348:	080154e8 	.word	0x080154e8
 800134c:	20000428 	.word	0x20000428
 8001350:	080154f8 	.word	0x080154f8
 8001354:	08015518 	.word	0x08015518
 8001358:	08015524 	.word	0x08015524
 800135c:	08015534 	.word	0x08015534
 8001360:	42b40000 	.word	0x42b40000
 8001364:	08015548 	.word	0x08015548
 8001368:	42022000 	.word	0x42022000
 800136c:	08015558 	.word	0x08015558

08001370 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b09c      	sub	sp, #112	@ 0x70
 8001374:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001376:	f107 0320 	add.w	r3, r7, #32
 800137a:	2250      	movs	r2, #80	@ 0x50
 800137c:	2100      	movs	r1, #0
 800137e:	4618      	mov	r0, r3
 8001380:	f011 fe8c 	bl	801309c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001384:	f107 0308 	add.w	r3, r7, #8
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
 8001394:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001396:	4b2c      	ldr	r3, [pc, #176]	@ (8001448 <SystemClock_Config+0xd8>)
 8001398:	691b      	ldr	r3, [r3, #16]
 800139a:	4a2b      	ldr	r2, [pc, #172]	@ (8001448 <SystemClock_Config+0xd8>)
 800139c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80013a0:	6113      	str	r3, [r2, #16]
 80013a2:	4b29      	ldr	r3, [pc, #164]	@ (8001448 <SystemClock_Config+0xd8>)
 80013a4:	691b      	ldr	r3, [r3, #16]
 80013a6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80013aa:	607b      	str	r3, [r7, #4]
 80013ac:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80013ae:	bf00      	nop
 80013b0:	4b25      	ldr	r3, [pc, #148]	@ (8001448 <SystemClock_Config+0xd8>)
 80013b2:	695b      	ldr	r3, [r3, #20]
 80013b4:	f003 0308 	and.w	r3, r3, #8
 80013b8:	2b08      	cmp	r3, #8
 80013ba:	d1f9      	bne.n	80013b0 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013bc:	2301      	movs	r3, #1
 80013be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIGITAL;
 80013c0:	f44f 13a8 	mov.w	r3, #1376256	@ 0x150000
 80013c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c6:	2302      	movs	r3, #2
 80013c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80013ca:	2303      	movs	r3, #3
 80013cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80013ce:	2305      	movs	r3, #5
 80013d0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80013d2:	2364      	movs	r3, #100	@ 0x64
 80013d4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80013d6:	2302      	movs	r3, #2
 80013d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80013da:	2302      	movs	r3, #2
 80013dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013de:	2302      	movs	r3, #2
 80013e0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80013e2:	2308      	movs	r3, #8
 80013e4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ee:	f107 0320 	add.w	r3, r7, #32
 80013f2:	4618      	mov	r0, r3
 80013f4:	f007 ff96 	bl	8009324 <HAL_RCC_OscConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80013fe:	f000 fb67 	bl	8001ad0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001402:	231f      	movs	r3, #31
 8001404:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001406:	2303      	movs	r3, #3
 8001408:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001412:	2300      	movs	r3, #0
 8001414:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800141a:	f107 0308 	add.w	r3, r7, #8
 800141e:	2105      	movs	r1, #5
 8001420:	4618      	mov	r0, r3
 8001422:	f008 fbb7 	bl	8009b94 <HAL_RCC_ClockConfig>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800142c:	f000 fb50 	bl	8001ad0 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <SystemClock_Config+0xdc>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001438:	4a04      	ldr	r2, [pc, #16]	@ (800144c <SystemClock_Config+0xdc>)
 800143a:	f043 0320 	orr.w	r3, r3, #32
 800143e:	6013      	str	r3, [r2, #0]
}
 8001440:	bf00      	nop
 8001442:	3770      	adds	r7, #112	@ 0x70
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	44020800 	.word	0x44020800
 800144c:	40022000 	.word	0x40022000

08001450 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b088      	sub	sp, #32
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001456:	463b      	mov	r3, r7
 8001458:	2220      	movs	r2, #32
 800145a:	2100      	movs	r1, #0
 800145c:	4618      	mov	r0, r3
 800145e:	f011 fe1d 	bl	801309c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001462:	4b2b      	ldr	r3, [pc, #172]	@ (8001510 <MX_ADC1_Init+0xc0>)
 8001464:	4a2b      	ldr	r2, [pc, #172]	@ (8001514 <MX_ADC1_Init+0xc4>)
 8001466:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001468:	4b29      	ldr	r3, [pc, #164]	@ (8001510 <MX_ADC1_Init+0xc0>)
 800146a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800146e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001470:	4b27      	ldr	r3, [pc, #156]	@ (8001510 <MX_ADC1_Init+0xc0>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001476:	4b26      	ldr	r3, [pc, #152]	@ (8001510 <MX_ADC1_Init+0xc0>)
 8001478:	2200      	movs	r2, #0
 800147a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800147c:	4b24      	ldr	r3, [pc, #144]	@ (8001510 <MX_ADC1_Init+0xc0>)
 800147e:	2200      	movs	r2, #0
 8001480:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001482:	4b23      	ldr	r3, [pc, #140]	@ (8001510 <MX_ADC1_Init+0xc0>)
 8001484:	2204      	movs	r2, #4
 8001486:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001488:	4b21      	ldr	r3, [pc, #132]	@ (8001510 <MX_ADC1_Init+0xc0>)
 800148a:	2200      	movs	r2, #0
 800148c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800148e:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <MX_ADC1_Init+0xc0>)
 8001490:	2200      	movs	r2, #0
 8001492:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001494:	4b1e      	ldr	r3, [pc, #120]	@ (8001510 <MX_ADC1_Init+0xc0>)
 8001496:	2201      	movs	r2, #1
 8001498:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800149a:	4b1d      	ldr	r3, [pc, #116]	@ (8001510 <MX_ADC1_Init+0xc0>)
 800149c:	2200      	movs	r2, #0
 800149e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <MX_ADC1_Init+0xc0>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014a8:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <MX_ADC1_Init+0xc0>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014ae:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <MX_ADC1_Init+0xc0>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80014b6:	4b16      	ldr	r3, [pc, #88]	@ (8001510 <MX_ADC1_Init+0xc0>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014bc:	4b14      	ldr	r3, [pc, #80]	@ (8001510 <MX_ADC1_Init+0xc0>)
 80014be:	2200      	movs	r2, #0
 80014c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80014c2:	4b13      	ldr	r3, [pc, #76]	@ (8001510 <MX_ADC1_Init+0xc0>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014ca:	4811      	ldr	r0, [pc, #68]	@ (8001510 <MX_ADC1_Init+0xc0>)
 80014cc:	f005 fc3c 	bl	8006d48 <HAL_ADC_Init>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80014d6:	f000 fafb 	bl	8001ad0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80014da:	2301      	movs	r3, #1
 80014dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014de:	2306      	movs	r3, #6
 80014e0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014e6:	237f      	movs	r3, #127	@ 0x7f
 80014e8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014ea:	2304      	movs	r3, #4
 80014ec:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f2:	463b      	mov	r3, r7
 80014f4:	4619      	mov	r1, r3
 80014f6:	4806      	ldr	r0, [pc, #24]	@ (8001510 <MX_ADC1_Init+0xc0>)
 80014f8:	f005 ff1a 	bl	8007330 <HAL_ADC_ConfigChannel>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001502:	f000 fae5 	bl	8001ad0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001506:	bf00      	nop
 8001508:	3720      	adds	r7, #32
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200003c0 	.word	0x200003c0
 8001514:	42028000 	.word	0x42028000

08001518 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 800151c:	f007 fef2 	bl	8009304 <HAL_ICACHE_Enable>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8001526:	f000 fad3 	bl	8001ad0 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
	...

08001530 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08e      	sub	sp, #56	@ 0x38
 8001534:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001536:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	609a      	str	r2, [r3, #8]
 8001542:	60da      	str	r2, [r3, #12]
 8001544:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001546:	4bbd      	ldr	r3, [pc, #756]	@ (800183c <MX_GPIO_Init+0x30c>)
 8001548:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800154c:	4abb      	ldr	r2, [pc, #748]	@ (800183c <MX_GPIO_Init+0x30c>)
 800154e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001552:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001556:	4bb9      	ldr	r3, [pc, #740]	@ (800183c <MX_GPIO_Init+0x30c>)
 8001558:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800155c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001560:	623b      	str	r3, [r7, #32]
 8001562:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001564:	4bb5      	ldr	r3, [pc, #724]	@ (800183c <MX_GPIO_Init+0x30c>)
 8001566:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800156a:	4ab4      	ldr	r2, [pc, #720]	@ (800183c <MX_GPIO_Init+0x30c>)
 800156c:	f043 0302 	orr.w	r3, r3, #2
 8001570:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001574:	4bb1      	ldr	r3, [pc, #708]	@ (800183c <MX_GPIO_Init+0x30c>)
 8001576:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001582:	4bae      	ldr	r3, [pc, #696]	@ (800183c <MX_GPIO_Init+0x30c>)
 8001584:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001588:	4aac      	ldr	r2, [pc, #688]	@ (800183c <MX_GPIO_Init+0x30c>)
 800158a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800158e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001592:	4baa      	ldr	r3, [pc, #680]	@ (800183c <MX_GPIO_Init+0x30c>)
 8001594:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800159c:	61bb      	str	r3, [r7, #24]
 800159e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015a0:	4ba6      	ldr	r3, [pc, #664]	@ (800183c <MX_GPIO_Init+0x30c>)
 80015a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015a6:	4aa5      	ldr	r2, [pc, #660]	@ (800183c <MX_GPIO_Init+0x30c>)
 80015a8:	f043 0310 	orr.w	r3, r3, #16
 80015ac:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015b0:	4ba2      	ldr	r3, [pc, #648]	@ (800183c <MX_GPIO_Init+0x30c>)
 80015b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015b6:	f003 0310 	and.w	r3, r3, #16
 80015ba:	617b      	str	r3, [r7, #20]
 80015bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015be:	4b9f      	ldr	r3, [pc, #636]	@ (800183c <MX_GPIO_Init+0x30c>)
 80015c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015c4:	4a9d      	ldr	r2, [pc, #628]	@ (800183c <MX_GPIO_Init+0x30c>)
 80015c6:	f043 0308 	orr.w	r3, r3, #8
 80015ca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015ce:	4b9b      	ldr	r3, [pc, #620]	@ (800183c <MX_GPIO_Init+0x30c>)
 80015d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015d4:	f003 0308 	and.w	r3, r3, #8
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015dc:	4b97      	ldr	r3, [pc, #604]	@ (800183c <MX_GPIO_Init+0x30c>)
 80015de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015e2:	4a96      	ldr	r2, [pc, #600]	@ (800183c <MX_GPIO_Init+0x30c>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015ec:	4b93      	ldr	r3, [pc, #588]	@ (800183c <MX_GPIO_Init+0x30c>)
 80015ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fa:	4b90      	ldr	r3, [pc, #576]	@ (800183c <MX_GPIO_Init+0x30c>)
 80015fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001600:	4a8e      	ldr	r2, [pc, #568]	@ (800183c <MX_GPIO_Init+0x30c>)
 8001602:	f043 0304 	orr.w	r3, r3, #4
 8001606:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800160a:	4b8c      	ldr	r3, [pc, #560]	@ (800183c <MX_GPIO_Init+0x30c>)
 800160c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001610:	f003 0304 	and.w	r3, r3, #4
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001618:	4b88      	ldr	r3, [pc, #544]	@ (800183c <MX_GPIO_Init+0x30c>)
 800161a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800161e:	4a87      	ldr	r2, [pc, #540]	@ (800183c <MX_GPIO_Init+0x30c>)
 8001620:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001624:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001628:	4b84      	ldr	r3, [pc, #528]	@ (800183c <MX_GPIO_Init+0x30c>)
 800162a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800162e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001636:	4b81      	ldr	r3, [pc, #516]	@ (800183c <MX_GPIO_Init+0x30c>)
 8001638:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800163c:	4a7f      	ldr	r2, [pc, #508]	@ (800183c <MX_GPIO_Init+0x30c>)
 800163e:	f043 0320 	orr.w	r3, r3, #32
 8001642:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001646:	4b7d      	ldr	r3, [pc, #500]	@ (800183c <MX_GPIO_Init+0x30c>)
 8001648:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800164c:	f003 0320 	and.w	r3, r3, #32
 8001650:	603b      	str	r3, [r7, #0]
 8001652:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARD_D2_Pin|ARD_D8_Pin|LCD_CTP_RST_Pin|ARD_D7_Pin
 8001654:	2200      	movs	r2, #0
 8001656:	f248 1139 	movw	r1, #33081	@ 0x8139
 800165a:	4879      	ldr	r0, [pc, #484]	@ (8001840 <MX_GPIO_Init+0x310>)
 800165c:	f006 ffa8 	bl	80085b0 <HAL_GPIO_WritePin>
                          |ARD_D4_Pin|UCPD_PWR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, MEMS_LED_Pin|DETECTN_Pin, GPIO_PIN_RESET);
 8001660:	2200      	movs	r2, #0
 8001662:	2103      	movs	r1, #3
 8001664:	4877      	ldr	r0, [pc, #476]	@ (8001844 <MX_GPIO_Init+0x314>)
 8001666:	f006 ffa3 	bl	80085b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AUDIO_NRST_GPIO_Port, AUDIO_NRST_Pin, GPIO_PIN_RESET);
 800166a:	2200      	movs	r2, #0
 800166c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001670:	4875      	ldr	r0, [pc, #468]	@ (8001848 <MX_GPIO_Init+0x318>)
 8001672:	f006 ff9d 	bl	80085b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STMOD_17_GPIO_Port, STMOD_17_Pin, GPIO_PIN_RESET);
 8001676:	2200      	movs	r2, #0
 8001678:	2108      	movs	r1, #8
 800167a:	4874      	ldr	r0, [pc, #464]	@ (800184c <MX_GPIO_Init+0x31c>)
 800167c:	f006 ff98 	bl	80085b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, STMOD_11_INT_Pin|STMOD_14_PWM_Pin|STMOD_20_Pin|STMOD_12_Pin
 8001680:	2200      	movs	r2, #0
 8001682:	f241 2170 	movw	r1, #4720	@ 0x1270
 8001686:	4872      	ldr	r0, [pc, #456]	@ (8001850 <MX_GPIO_Init+0x320>)
 8001688:	f006 ff92 	bl	80085b0 <HAL_GPIO_WritePin>
                          |STMOD_19_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SAI2_FS_A_Pin SAI2_SCK_A_Pin SAI2_MCLK_A_Pin SAI2_SD_A_Pin */
  GPIO_InitStruct.Pin = SAI2_FS_A_Pin|SAI2_SCK_A_Pin|SAI2_MCLK_A_Pin|SAI2_SD_A_Pin;
 800168c:	23f0      	movs	r3, #240	@ 0xf0
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001690:	2302      	movs	r3, #2
 8001692:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001698:	2300      	movs	r3, #0
 800169a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800169c:	230a      	movs	r3, #10
 800169e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80016a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a4:	4619      	mov	r1, r3
 80016a6:	4868      	ldr	r0, [pc, #416]	@ (8001848 <MX_GPIO_Init+0x318>)
 80016a8:	f006 fd68 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 80016ac:	2320      	movs	r3, #32
 80016ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b0:	2302      	movs	r3, #2
 80016b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	2300      	movs	r3, #0
 80016ba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016bc:	2302      	movs	r3, #2
 80016be:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 80016c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016c4:	4619      	mov	r1, r3
 80016c6:	4863      	ldr	r0, [pc, #396]	@ (8001854 <MX_GPIO_Init+0x324>)
 80016c8:	f006 fd58 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D2_Pin ARD_D8_Pin LCD_CTP_RST_Pin ARD_D7_Pin
                           ARD_D4_Pin UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = ARD_D2_Pin|ARD_D8_Pin|LCD_CTP_RST_Pin|ARD_D7_Pin
 80016cc:	f248 1339 	movw	r3, #33081	@ 0x8139
 80016d0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |ARD_D4_Pin|UCPD_PWR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d2:	2301      	movs	r3, #1
 80016d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016da:	2300      	movs	r3, #0
 80016dc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e2:	4619      	mov	r1, r3
 80016e4:	4856      	ldr	r0, [pc, #344]	@ (8001840 <MX_GPIO_Init+0x310>)
 80016e6:	f006 fd49 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SD_B_Pin */
  GPIO_InitStruct.Pin = SAI2_SD_B_Pin;
 80016ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f0:	2302      	movs	r3, #2
 80016f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f8:	2300      	movs	r3, #0
 80016fa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80016fc:	230a      	movs	r3, #10
 80016fe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SAI2_SD_B_GPIO_Port, &GPIO_InitStruct);
 8001700:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001704:	4619      	mov	r1, r3
 8001706:	484e      	ldr	r0, [pc, #312]	@ (8001840 <MX_GPIO_Init+0x310>)
 8001708:	f006 fd38 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin;
 800170c:	2306      	movs	r3, #6
 800170e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001710:	2302      	movs	r3, #2
 8001712:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800171c:	2305      	movs	r3, #5
 800171e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001720:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001724:	4619      	mov	r1, r3
 8001726:	4848      	ldr	r0, [pc, #288]	@ (8001848 <MX_GPIO_Init+0x318>)
 8001728:	f006 fd28 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_LED_Pin DETECTN_Pin */
  GPIO_InitStruct.Pin = MEMS_LED_Pin|DETECTN_Pin;
 800172c:	2303      	movs	r3, #3
 800172e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001730:	2301      	movs	r3, #1
 8001732:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001734:	2300      	movs	r3, #0
 8001736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001738:	2300      	movs	r3, #0
 800173a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800173c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001740:	4619      	mov	r1, r3
 8001742:	4840      	ldr	r0, [pc, #256]	@ (8001844 <MX_GPIO_Init+0x314>)
 8001744:	f006 fd1a 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001748:	23c0      	movs	r3, #192	@ 0xc0
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800174c:	2312      	movs	r3, #18
 800174e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001754:	2300      	movs	r3, #0
 8001756:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001758:	2304      	movs	r3, #4
 800175a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001760:	4619      	mov	r1, r3
 8001762:	483c      	ldr	r0, [pc, #240]	@ (8001854 <MX_GPIO_Init+0x324>)
 8001764:	f006 fd0a 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TX_EN_Pin;
 8001768:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800176c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176e:	2302      	movs	r3, #2
 8001770:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001776:	2302      	movs	r3, #2
 8001778:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800177a:	230b      	movs	r3, #11
 800177c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800177e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001782:	4619      	mov	r1, r3
 8001784:	482e      	ldr	r0, [pc, #184]	@ (8001840 <MX_GPIO_Init+0x310>)
 8001786:	f006 fcf9 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800178a:	2340      	movs	r3, #64	@ 0x40
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178e:	2302      	movs	r3, #2
 8001790:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001792:	2300      	movs	r3, #0
 8001794:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001796:	2300      	movs	r3, #0
 8001798:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800179a:	2306      	movs	r3, #6
 800179c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800179e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017a2:	4619      	mov	r1, r3
 80017a4:	482c      	ldr	r0, [pc, #176]	@ (8001858 <MX_GPIO_Init+0x328>)
 80017a6:	f006 fce9 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80017aa:	2310      	movs	r3, #16
 80017ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ae:	2302      	movs	r3, #2
 80017b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 80017ba:	2302      	movs	r3, #2
 80017bc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c2:	4619      	mov	r1, r3
 80017c4:	481f      	ldr	r0, [pc, #124]	@ (8001844 <MX_GPIO_Init+0x314>)
 80017c6:	f006 fcd9 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO1_CMD_Pin */
  GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 80017ca:	2304      	movs	r3, #4
 80017cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ce:	2302      	movs	r3, #2
 80017d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017d6:	2302      	movs	r3, #2
 80017d8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80017da:	230c      	movs	r3, #12
 80017dc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e2:	4619      	mov	r1, r3
 80017e4:	481c      	ldr	r0, [pc, #112]	@ (8001858 <MX_GPIO_Init+0x328>)
 80017e6:	f006 fcc9 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDIO1_CK_Pin SDIO1_D3_Pin SDIO1_D2_Pin SDIO1_D1_Pin
                           SDIO1_D0_Pin */
  GPIO_InitStruct.Pin = SDIO1_CK_Pin|SDIO1_D3_Pin|SDIO1_D2_Pin|SDIO1_D1_Pin
 80017ea:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80017ee:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDIO1_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	2302      	movs	r3, #2
 80017f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017f8:	2302      	movs	r3, #2
 80017fa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80017fc:	230c      	movs	r3, #12
 80017fe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001800:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001804:	4619      	mov	r1, r3
 8001806:	4815      	ldr	r0, [pc, #84]	@ (800185c <MX_GPIO_Init+0x32c>)
 8001808:	f006 fcb8 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_P_Pin USB_FS_N_Pin */
  GPIO_InitStruct.Pin = USB_FS_P_Pin|USB_FS_N_Pin;
 800180c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181a:	2300      	movs	r3, #0
 800181c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800181e:	230a      	movs	r3, #10
 8001820:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001822:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001826:	4619      	mov	r1, r3
 8001828:	480d      	ldr	r0, [pc, #52]	@ (8001860 <MX_GPIO_Init+0x330>)
 800182a:	f006 fca7 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_DETECT_Pin */
  GPIO_InitStruct.Pin = uSD_DETECT_Pin;
 800182e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001832:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001834:	4b0b      	ldr	r3, [pc, #44]	@ (8001864 <MX_GPIO_Init+0x334>)
 8001836:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	e015      	b.n	8001868 <MX_GPIO_Init+0x338>
 800183c:	44020c00 	.word	0x44020c00
 8001840:	42021800 	.word	0x42021800
 8001844:	42021000 	.word	0x42021000
 8001848:	42022000 	.word	0x42022000
 800184c:	42021400 	.word	0x42021400
 8001850:	42021c00 	.word	0x42021c00
 8001854:	42020400 	.word	0x42020400
 8001858:	42020c00 	.word	0x42020c00
 800185c:	42020800 	.word	0x42020800
 8001860:	42020000 	.word	0x42020000
 8001864:	10110000 	.word	0x10110000
 8001868:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(uSD_DETECT_GPIO_Port, &GPIO_InitStruct);
 800186a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800186e:	4619      	mov	r1, r3
 8001870:	488e      	ldr	r0, [pc, #568]	@ (8001aac <MX_GPIO_Init+0x57c>)
 8001872:	f006 fc83 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_NRST_Pin */
  GPIO_InitStruct.Pin = AUDIO_NRST_Pin;
 8001876:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187c:	2301      	movs	r3, #1
 800187e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001884:	2300      	movs	r3, #0
 8001886:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(AUDIO_NRST_GPIO_Port, &GPIO_InitStruct);
 8001888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800188c:	4619      	mov	r1, r3
 800188e:	4888      	ldr	r0, [pc, #544]	@ (8001ab0 <MX_GPIO_Init+0x580>)
 8001890:	f006 fc74 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RX_ER_Pin */
  GPIO_InitStruct.Pin = RMII_RX_ER_Pin;
 8001894:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001898:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189a:	2302      	movs	r3, #2
 800189c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018a2:	2302      	movs	r3, #2
 80018a4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018a6:	230b      	movs	r3, #11
 80018a8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 80018aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ae:	4619      	mov	r1, r3
 80018b0:	487f      	ldr	r0, [pc, #508]	@ (8001ab0 <MX_GPIO_Init+0x580>)
 80018b2:	f006 fc63 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 80018b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c4:	2300      	movs	r3, #0
 80018c6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80018c8:	2301      	movs	r3, #1
 80018ca:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 80018cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018d0:	4619      	mov	r1, r3
 80018d2:	4878      	ldr	r0, [pc, #480]	@ (8001ab4 <MX_GPIO_Init+0x584>)
 80018d4:	f006 fc52 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_17_Pin */
  GPIO_InitStruct.Pin = STMOD_17_Pin;
 80018d8:	2308      	movs	r3, #8
 80018da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018dc:	2301      	movs	r3, #1
 80018de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e4:	2300      	movs	r3, #0
 80018e6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(STMOD_17_GPIO_Port, &GPIO_InitStruct);
 80018e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ec:	4619      	mov	r1, r3
 80018ee:	4872      	ldr	r0, [pc, #456]	@ (8001ab8 <MX_GPIO_Init+0x588>)
 80018f0:	f006 fc44 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80018f4:	2332      	movs	r3, #50	@ 0x32
 80018f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f8:	2302      	movs	r3, #2
 80018fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001900:	2302      	movs	r3, #2
 8001902:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001904:	230b      	movs	r3, #11
 8001906:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001908:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800190c:	4619      	mov	r1, r3
 800190e:	486b      	ldr	r0, [pc, #428]	@ (8001abc <MX_GPIO_Init+0x58c>)
 8001910:	f006 fc34 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001914:	2386      	movs	r3, #134	@ 0x86
 8001916:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001920:	2302      	movs	r3, #2
 8001922:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001924:	230b      	movs	r3, #11
 8001926:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001928:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800192c:	4619      	mov	r1, r3
 800192e:	4861      	ldr	r0, [pc, #388]	@ (8001ab4 <MX_GPIO_Init+0x584>)
 8001930:	f006 fc24 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_18_Pin */
  GPIO_InitStruct.Pin = STMOD_18_Pin;
 8001934:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001938:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800193a:	4b61      	ldr	r3, [pc, #388]	@ (8001ac0 <MX_GPIO_Init+0x590>)
 800193c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(STMOD_18_GPIO_Port, &GPIO_InitStruct);
 8001942:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001946:	4619      	mov	r1, r3
 8001948:	485e      	ldr	r0, [pc, #376]	@ (8001ac4 <MX_GPIO_Init+0x594>)
 800194a:	f006 fc17 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800194e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001952:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001954:	2302      	movs	r3, #2
 8001956:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	2300      	movs	r3, #0
 800195a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195c:	2300      	movs	r3, #0
 800195e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 8001960:	2302      	movs	r3, #2
 8001962:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001964:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001968:	4619      	mov	r1, r3
 800196a:	4857      	ldr	r0, [pc, #348]	@ (8001ac8 <MX_GPIO_Init+0x598>)
 800196c:	f006 fc06 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001970:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001974:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001976:	2302      	movs	r3, #2
 8001978:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197a:	2300      	movs	r3, #0
 800197c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197e:	2300      	movs	r3, #0
 8001980:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001982:	2307      	movs	r3, #7
 8001984:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001986:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800198a:	4619      	mov	r1, r3
 800198c:	484d      	ldr	r0, [pc, #308]	@ (8001ac4 <MX_GPIO_Init+0x594>)
 800198e:	f006 fbf5 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : STMOD_11_INT_Pin STMOD_14_PWM_Pin STMOD_20_Pin STMOD_12_Pin
                           STMOD_19_Pin */
  GPIO_InitStruct.Pin = STMOD_11_INT_Pin|STMOD_14_PWM_Pin|STMOD_20_Pin|STMOD_12_Pin
 8001992:	f241 2370 	movw	r3, #4720	@ 0x1270
 8001996:	627b      	str	r3, [r7, #36]	@ 0x24
                          |STMOD_19_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001998:	2301      	movs	r3, #1
 800199a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a0:	2300      	movs	r3, #0
 80019a2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80019a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019a8:	4619      	mov	r1, r3
 80019aa:	4840      	ldr	r0, [pc, #256]	@ (8001aac <MX_GPIO_Init+0x57c>)
 80019ac:	f006 fbe6 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D11_Pin;
 80019b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b6:	2302      	movs	r3, #2
 80019b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019be:	2300      	movs	r3, #0
 80019c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019c2:	2305      	movs	r3, #5
 80019c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D11_GPIO_Port, &GPIO_InitStruct);
 80019c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019ca:	4619      	mov	r1, r3
 80019cc:	483d      	ldr	r0, [pc, #244]	@ (8001ac4 <MX_GPIO_Init+0x594>)
 80019ce:	f006 fbd5 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_SAI1_SD3_Pin */
  GPIO_InitStruct.Pin = PDM_SAI1_SD3_Pin;
 80019d2:	2308      	movs	r3, #8
 80019d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d6:	2302      	movs	r3, #2
 80019d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019de:	2300      	movs	r3, #0
 80019e0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 80019e2:	2302      	movs	r3, #2
 80019e4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(PDM_SAI1_SD3_GPIO_Port, &GPIO_InitStruct);
 80019e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019ea:	4619      	mov	r1, r3
 80019ec:	4833      	ldr	r0, [pc, #204]	@ (8001abc <MX_GPIO_Init+0x58c>)
 80019ee:	f006 fbc5 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D10_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin;
 80019f2:	2308      	movs	r3, #8
 80019f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f6:	2302      	movs	r3, #2
 80019f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fe:	2300      	movs	r3, #0
 8001a00:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a02:	2305      	movs	r3, #5
 8001a04:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D10_GPIO_Port, &GPIO_InitStruct);
 8001a06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4829      	ldr	r0, [pc, #164]	@ (8001ab4 <MX_GPIO_Init+0x584>)
 8001a0e:	f006 fbb5 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : STMOD_9_MISOs_Pin STMOD_12_RST_Pin */
  GPIO_InitStruct.Pin = STMOD_9_MISOs_Pin|STMOD_12_RST_Pin;
 8001a12:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001a16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a20:	2300      	movs	r3, #0
 8001a22:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001a24:	2305      	movs	r3, #5
 8001a26:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001a28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	481f      	ldr	r0, [pc, #124]	@ (8001aac <MX_GPIO_Init+0x57c>)
 8001a30:	f006 fba4 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D6_Pin ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin|ARD_D5_Pin;
 8001a34:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a42:	2300      	movs	r3, #0
 8001a44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001a46:	2302      	movs	r3, #2
 8001a48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001a4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4816      	ldr	r0, [pc, #88]	@ (8001aac <MX_GPIO_Init+0x57c>)
 8001a52:	f006 fb93 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC2_Pin UCPD_CC1_Pin */
  GPIO_InitStruct.Pin = UCPD_CC2_Pin|UCPD_CC1_Pin;
 8001a56:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4816      	ldr	r0, [pc, #88]	@ (8001ac4 <MX_GPIO_Init+0x594>)
 8001a6c:	f006 fb86 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : IBUS_SENSE_Pin VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = IBUS_SENSE_Pin|VBUS_SENSE_Pin;
 8001a70:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001a74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a76:	2303      	movs	r3, #3
 8001a78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a82:	4619      	mov	r1, r3
 8001a84:	480c      	ldr	r0, [pc, #48]	@ (8001ab8 <MX_GPIO_Init+0x588>)
 8001a86:	f006 fb79 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <MX_GPIO_Init+0x590>)
 8001a90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8001a96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	480b      	ldr	r0, [pc, #44]	@ (8001acc <MX_GPIO_Init+0x59c>)
 8001a9e:	f006 fb6d 	bl	800817c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001aa2:	bf00      	nop
 8001aa4:	3738      	adds	r7, #56	@ 0x38
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	42021c00 	.word	0x42021c00
 8001ab0:	42022000 	.word	0x42022000
 8001ab4:	42020000 	.word	0x42020000
 8001ab8:	42021400 	.word	0x42021400
 8001abc:	42020800 	.word	0x42020800
 8001ac0:	10110000 	.word	0x10110000
 8001ac4:	42020400 	.word	0x42020400
 8001ac8:	42020c00 	.word	0x42020c00
 8001acc:	42021800 	.word	0x42021800

08001ad0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ad4:	b672      	cpsid	i
}
 8001ad6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ad8:	bf00      	nop
 8001ada:	e7fd      	b.n	8001ad8 <Error_Handler+0x8>

08001adc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
	...

08001aec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b0ce      	sub	sp, #312	@ 0x138
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001af6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001afa:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001b10:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001b14:	4618      	mov	r0, r3
 8001b16:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	f011 fabd 	bl	801309c <memset>
  if(hadc->Instance==ADC1)
 8001b22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001b26:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a57      	ldr	r2, [pc, #348]	@ (8001c8c <HAL_ADC_MspInit+0x1a0>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	f040 80a5 	bne.w	8001c80 <HAL_ADC_MspInit+0x194>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001b36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001b3a:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001b3e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b42:	f04f 0300 	mov.w	r3, #0
 8001b46:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8001b4a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001b4e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001b52:	2200      	movs	r2, #0
 8001b54:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b58:	f107 0318 	add.w	r3, r7, #24
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f008 fb5b 	bl	800a218 <HAL_RCCEx_PeriphCLKConfig>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_ADC_MspInit+0x80>
    {
      Error_Handler();
 8001b68:	f7ff ffb2 	bl	8001ad0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001b6c:	4b48      	ldr	r3, [pc, #288]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001b6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b72:	4a47      	ldr	r2, [pc, #284]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001b74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b78:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b7c:	4b44      	ldr	r3, [pc, #272]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001b7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b82:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8001b86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001b8a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001b94:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001b98:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ba0:	4a3b      	ldr	r2, [pc, #236]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001ba2:	f043 0301 	orr.w	r3, r3, #1
 8001ba6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001baa:	4b39      	ldr	r3, [pc, #228]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bb0:	f003 0201 	and.w	r2, r3, #1
 8001bb4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001bb8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001bc2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001bc6:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bc8:	4b31      	ldr	r3, [pc, #196]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001bca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bce:	4a30      	ldr	r2, [pc, #192]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001bd0:	f043 0320 	orr.w	r3, r3, #32
 8001bd4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001bda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bde:	f003 0220 	and.w	r2, r3, #32
 8001be2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001be6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001bf0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001bf4:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf6:	4b26      	ldr	r3, [pc, #152]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001bf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bfc:	4a24      	ldr	r2, [pc, #144]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001bfe:	f043 0302 	orr.w	r3, r3, #2
 8001c02:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c06:	4b22      	ldr	r3, [pc, #136]	@ (8001c90 <HAL_ADC_MspInit+0x1a4>)
 8001c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c0c:	f003 0202 	and.w	r2, r3, #2
 8001c10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001c14:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001c1e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001c22:	681b      	ldr	r3, [r3, #0]
    PA6     ------> ADC1_INP3
    PA5     ------> ADC1_INP19
    PB0     ------> ADC1_INP9
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = ARD_A1_Pin|GPIO_PIN_0|ARD_A4_Pin|ARD_A3_Pin;
 8001c24:	2371      	movs	r3, #113	@ 0x71
 8001c26:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c36:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4815      	ldr	r0, [pc, #84]	@ (8001c94 <HAL_ADC_MspInit+0x1a8>)
 8001c3e:	f006 fa9d 	bl	800817c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A5_Pin|STMOD_13_Pin;
 8001c42:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001c46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c56:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	480e      	ldr	r0, [pc, #56]	@ (8001c98 <HAL_ADC_MspInit+0x1ac>)
 8001c5e:	f006 fa8d 	bl	800817c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A0_Pin;
 8001c62:	2301      	movs	r3, #1
 8001c64:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(ARD_A0_GPIO_Port, &GPIO_InitStruct);
 8001c74:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4808      	ldr	r0, [pc, #32]	@ (8001c9c <HAL_ADC_MspInit+0x1b0>)
 8001c7c:	f006 fa7e 	bl	800817c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c80:	bf00      	nop
 8001c82:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	42028000 	.word	0x42028000
 8001c90:	44020c00 	.word	0x44020c00
 8001c94:	42020000 	.word	0x42020000
 8001c98:	42021400 	.word	0x42021400
 8001c9c:	42020400 	.word	0x42020400

08001ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ca4:	bf00      	nop
 8001ca6:	e7fd      	b.n	8001ca4 <NMI_Handler+0x4>

08001ca8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cac:	bf00      	nop
 8001cae:	e7fd      	b.n	8001cac <HardFault_Handler+0x4>

08001cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb4:	bf00      	nop
 8001cb6:	e7fd      	b.n	8001cb4 <MemManage_Handler+0x4>

08001cb8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cbc:	bf00      	nop
 8001cbe:	e7fd      	b.n	8001cbc <BusFault_Handler+0x4>

08001cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc4:	bf00      	nop
 8001cc6:	e7fd      	b.n	8001cc4 <UsageFault_Handler+0x4>

08001cc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ce8:	bf00      	nop
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cf6:	f004 fd91 	bl	800681c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  BSP_TS_IRQHandler(0);
 8001d02:	2000      	movs	r0, #0
 8001d04:	f004 fc2a 	bl	800655c <BSP_TS_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 8001d08:	bf00      	nop
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001d10:	2000      	movs	r0, #0
 8001d12:	f002 f9db 	bl	80040cc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0
  return 1;
 8001d1e:	2301      	movs	r3, #1
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <_kill>:

int _kill(int pid, int sig)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b082      	sub	sp, #8
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
 8001d32:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d34:	f011 fa04 	bl	8013140 <__errno>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2216      	movs	r2, #22
 8001d3c:	601a      	str	r2, [r3, #0]
  return -1;
 8001d3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <_exit>:

void _exit (int status)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b082      	sub	sp, #8
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d52:	f04f 31ff 	mov.w	r1, #4294967295
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f7ff ffe7 	bl	8001d2a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d5c:	bf00      	nop
 8001d5e:	e7fd      	b.n	8001d5c <_exit+0x12>

08001d60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
 8001d70:	e00a      	b.n	8001d88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d72:	f3af 8000 	nop.w
 8001d76:	4601      	mov	r1, r0
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	1c5a      	adds	r2, r3, #1
 8001d7c:	60ba      	str	r2, [r7, #8]
 8001d7e:	b2ca      	uxtb	r2, r1
 8001d80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	3301      	adds	r3, #1
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	697a      	ldr	r2, [r7, #20]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	dbf0      	blt.n	8001d72 <_read+0x12>
  }

  return len;
 8001d90:	687b      	ldr	r3, [r7, #4]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3718      	adds	r7, #24
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	e009      	b.n	8001dc0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	1c5a      	adds	r2, r3, #1
 8001db0:	60ba      	str	r2, [r7, #8]
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f002 fa13 	bl	80041e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	697a      	ldr	r2, [r7, #20]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	dbf1      	blt.n	8001dac <_write+0x12>
  }
  return len;
 8001dc8:	687b      	ldr	r3, [r7, #4]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <_close>:

int _close(int file)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dea:	b480      	push	{r7}
 8001dec:	b083      	sub	sp, #12
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
 8001df2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dfa:	605a      	str	r2, [r3, #4]
  return 0;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <_isatty>:

int _isatty(int file)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e12:	2301      	movs	r3, #1
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3714      	adds	r7, #20
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
	...

08001e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e44:	4a14      	ldr	r2, [pc, #80]	@ (8001e98 <_sbrk+0x5c>)
 8001e46:	4b15      	ldr	r3, [pc, #84]	@ (8001e9c <_sbrk+0x60>)
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e50:	4b13      	ldr	r3, [pc, #76]	@ (8001ea0 <_sbrk+0x64>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d102      	bne.n	8001e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e58:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <_sbrk+0x64>)
 8001e5a:	4a12      	ldr	r2, [pc, #72]	@ (8001ea4 <_sbrk+0x68>)
 8001e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ea0 <_sbrk+0x64>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4413      	add	r3, r2
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d207      	bcs.n	8001e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e6c:	f011 f968 	bl	8013140 <__errno>
 8001e70:	4603      	mov	r3, r0
 8001e72:	220c      	movs	r2, #12
 8001e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e76:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7a:	e009      	b.n	8001e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ea0 <_sbrk+0x64>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e82:	4b07      	ldr	r3, [pc, #28]	@ (8001ea0 <_sbrk+0x64>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	4a05      	ldr	r2, [pc, #20]	@ (8001ea0 <_sbrk+0x64>)
 8001e8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3718      	adds	r7, #24
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	200a0000 	.word	0x200a0000
 8001e9c:	00000400 	.word	0x00000400
 8001ea0:	20000438 	.word	0x20000438
 8001ea4:	200012a0 	.word	0x200012a0

08001ea8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001eae:	4b35      	ldr	r3, [pc, #212]	@ (8001f84 <SystemInit+0xdc>)
 8001eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eb4:	4a33      	ldr	r2, [pc, #204]	@ (8001f84 <SystemInit+0xdc>)
 8001eb6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001eba:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001ebe:	4b32      	ldr	r3, [pc, #200]	@ (8001f88 <SystemInit+0xe0>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001ec4:	4b30      	ldr	r3, [pc, #192]	@ (8001f88 <SystemInit+0xe0>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001eca:	4b2f      	ldr	r3, [pc, #188]	@ (8001f88 <SystemInit+0xe0>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8001f88 <SystemInit+0xe0>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	492c      	ldr	r1, [pc, #176]	@ (8001f88 <SystemInit+0xe0>)
 8001ed6:	4b2d      	ldr	r3, [pc, #180]	@ (8001f8c <SystemInit+0xe4>)
 8001ed8:	4013      	ands	r3, r2
 8001eda:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001edc:	4b2a      	ldr	r3, [pc, #168]	@ (8001f88 <SystemInit+0xe0>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001ee2:	4b29      	ldr	r3, [pc, #164]	@ (8001f88 <SystemInit+0xe0>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001ee8:	4b27      	ldr	r3, [pc, #156]	@ (8001f88 <SystemInit+0xe0>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001eee:	4b26      	ldr	r3, [pc, #152]	@ (8001f88 <SystemInit+0xe0>)
 8001ef0:	4a27      	ldr	r2, [pc, #156]	@ (8001f90 <SystemInit+0xe8>)
 8001ef2:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001ef4:	4b24      	ldr	r3, [pc, #144]	@ (8001f88 <SystemInit+0xe0>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001efa:	4b23      	ldr	r3, [pc, #140]	@ (8001f88 <SystemInit+0xe0>)
 8001efc:	4a24      	ldr	r2, [pc, #144]	@ (8001f90 <SystemInit+0xe8>)
 8001efe:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001f00:	4b21      	ldr	r3, [pc, #132]	@ (8001f88 <SystemInit+0xe0>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8001f06:	4b20      	ldr	r3, [pc, #128]	@ (8001f88 <SystemInit+0xe0>)
 8001f08:	4a21      	ldr	r2, [pc, #132]	@ (8001f90 <SystemInit+0xe8>)
 8001f0a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001f0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001f88 <SystemInit+0xe0>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001f12:	4b1d      	ldr	r3, [pc, #116]	@ (8001f88 <SystemInit+0xe0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a1c      	ldr	r2, [pc, #112]	@ (8001f88 <SystemInit+0xe0>)
 8001f18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f1c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <SystemInit+0xe0>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f24:	4b17      	ldr	r3, [pc, #92]	@ (8001f84 <SystemInit+0xdc>)
 8001f26:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001f2a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001f2c:	4b19      	ldr	r3, [pc, #100]	@ (8001f94 <SystemInit+0xec>)
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001f34:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001f3c:	d003      	beq.n	8001f46 <SystemInit+0x9e>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001f44:	d117      	bne.n	8001f76 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001f46:	4b13      	ldr	r3, [pc, #76]	@ (8001f94 <SystemInit+0xec>)
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d005      	beq.n	8001f5e <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001f52:	4b10      	ldr	r3, [pc, #64]	@ (8001f94 <SystemInit+0xec>)
 8001f54:	4a10      	ldr	r2, [pc, #64]	@ (8001f98 <SystemInit+0xf0>)
 8001f56:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001f58:	4b0e      	ldr	r3, [pc, #56]	@ (8001f94 <SystemInit+0xec>)
 8001f5a:	4a10      	ldr	r2, [pc, #64]	@ (8001f9c <SystemInit+0xf4>)
 8001f5c:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f94 <SystemInit+0xec>)
 8001f60:	69db      	ldr	r3, [r3, #28]
 8001f62:	4a0c      	ldr	r2, [pc, #48]	@ (8001f94 <SystemInit+0xec>)
 8001f64:	f043 0302 	orr.w	r3, r3, #2
 8001f68:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f94 <SystemInit+0xec>)
 8001f6c:	69db      	ldr	r3, [r3, #28]
 8001f6e:	4a09      	ldr	r2, [pc, #36]	@ (8001f94 <SystemInit+0xec>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	61d3      	str	r3, [r2, #28]
  }
}
 8001f76:	bf00      	nop
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	e000ed00 	.word	0xe000ed00
 8001f88:	44020c00 	.word	0x44020c00
 8001f8c:	eae2eae3 	.word	0xeae2eae3
 8001f90:	01010280 	.word	0x01010280
 8001f94:	40022000 	.word	0x40022000
 8001f98:	08192a3b 	.word	0x08192a3b
 8001f9c:	4c5d6e7f 	.word	0x4c5d6e7f

08001fa0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001fa0:	480d      	ldr	r0, [pc, #52]	@ (8001fd8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001fa2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001fa4:	f7ff ff80 	bl	8001ea8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fa8:	480c      	ldr	r0, [pc, #48]	@ (8001fdc <LoopForever+0x6>)
  ldr r1, =_edata
 8001faa:	490d      	ldr	r1, [pc, #52]	@ (8001fe0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fac:	4a0d      	ldr	r2, [pc, #52]	@ (8001fe4 <LoopForever+0xe>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fb0:	e002      	b.n	8001fb8 <LoopCopyDataInit>

08001fb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb6:	3304      	adds	r3, #4

08001fb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fbc:	d3f9      	bcc.n	8001fb2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fc0:	4c0a      	ldr	r4, [pc, #40]	@ (8001fec <LoopForever+0x16>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc4:	e001      	b.n	8001fca <LoopFillZerobss>

08001fc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc8:	3204      	adds	r2, #4

08001fca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fcc:	d3fb      	bcc.n	8001fc6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001fce:	f011 f8bd 	bl	801314c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fd2:	f7ff f807 	bl	8000fe4 <main>

08001fd6 <LoopForever>:

LoopForever:
    b LoopForever
 8001fd6:	e7fe      	b.n	8001fd6 <LoopForever>
  ldr   r0, =_estack
 8001fd8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001fdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fe0:	2000027c 	.word	0x2000027c
  ldr r2, =_sidata
 8001fe4:	080165c4 	.word	0x080165c4
  ldr r2, =_sbss
 8001fe8:	20000380 	.word	0x20000380
  ldr r4, =_ebss
 8001fec:	200012a0 	.word	0x200012a0

08001ff0 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ff0:	e7fe      	b.n	8001ff0 <ADC1_IRQHandler>
	...

08001ff4 <FT6X06_RegisterBusIO>:
  * @brief  Register IO bus to component object
  * @param  Component object pointer
  * @retval error status
  */
int32_t FT6X06_RegisterBusIO (FT6X06_Object_t *pObj, FT6X06_IO_t *pIO)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  if (pObj == NULL)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d103      	bne.n	800200c <FT6X06_RegisterBusIO+0x18>
  {
    ret = FT6X06_ERROR;
 8002004:	f04f 33ff 	mov.w	r3, #4294967295
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	e02c      	b.n	8002066 <FT6X06_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	891a      	ldrh	r2, [r3, #8]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	68da      	ldr	r2, [r3, #12]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	691a      	ldr	r2, [r3, #16]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	695a      	ldr	r2, [r3, #20]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	615a      	str	r2, [r3, #20]
    
    pObj->Ctx.ReadReg  = ReadRegWrap;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a0c      	ldr	r2, [pc, #48]	@ (8002070 <FT6X06_RegisterBusIO+0x7c>)
 8002040:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = WriteRegWrap;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a0b      	ldr	r2, [pc, #44]	@ (8002074 <FT6X06_RegisterBusIO+0x80>)
 8002046:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	621a      	str	r2, [r3, #32]
    
    if(pObj->IO.Init != NULL)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d004      	beq.n	8002060 <FT6X06_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4798      	blx	r3
 800205c:	60f8      	str	r0, [r7, #12]
 800205e:	e002      	b.n	8002066 <FT6X06_RegisterBusIO+0x72>
    }
    else
    {
      ret = FT6X06_ERROR;
 8002060:	f04f 33ff 	mov.w	r3, #4294967295
 8002064:	60fb      	str	r3, [r7, #12]
    }
  }    
  
  return ret;
 8002066:	68fb      	ldr	r3, [r7, #12]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	08002403 	.word	0x08002403
 8002074:	08002437 	.word	0x08002437

08002078 <FT6X06_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to FT6X06 sensor capabilities
  * @retval Component status
  */
int32_t FT6X06_GetCapabilities(const FT6X06_Object_t *pObj, FT6X06_Capabilities_t *Capabilities)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Store component's capabilities */
  Capabilities->MultiTouch = 1;
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	2201      	movs	r2, #1
 8002086:	701a      	strb	r2, [r3, #0]
  Capabilities->Gesture    = 0;  /* Gesture feature is currently not activated on FW chipset */
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	2200      	movs	r2, #0
 800208c:	705a      	strb	r2, [r3, #1]
  Capabilities->MaxTouch   = FT6X06_MAX_NB_TOUCH;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	2202      	movs	r2, #2
 8002092:	709a      	strb	r2, [r3, #2]
  Capabilities->MaxXl      = FT6X06_MAX_X_LENGTH;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	22f0      	movs	r2, #240	@ 0xf0
 8002098:	605a      	str	r2, [r3, #4]
  Capabilities->MaxYl      = FT6X06_MAX_Y_LENGTH;
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	22f0      	movs	r2, #240	@ 0xf0
 800209e:	609a      	str	r2, [r3, #8]
  
  return FT6X06_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <FT6X06_Init>:
  *         from MCU to FT6X06 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_Init(FT6X06_Object_t *pObj)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b084      	sub	sp, #16
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
  int32_t ret = FT6X06_OK;
 80020b6:	2300      	movs	r3, #0
 80020b8:	60fb      	str	r3, [r7, #12]
  
  if(pObj->IsInitialized == 0U)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d10d      	bne.n	80020e0 <FT6X06_Init+0x32>
  {    
    /* Initialize IO BUS layer */
    pObj->IO.Init();
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4798      	blx	r3
    /* This is called internal calibration of the touch screen                 */
    ret += FT6X06_TS_Calibration(pObj);
#endif /* (FT6X06_AUTO_CALIBRATION_ENABLED == 1) */    
    /* By default set FT6X06 IC in Polling mode : no INT generation on FT6X06 for new touch available */
    /* Note TS_INT is active low                                                                      */
    ret += FT6X06_DisableIT(pObj);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f954 	bl	8002378 <FT6X06_DisableIT>
 80020d0:	4602      	mov	r2, r0
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	4413      	add	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]
    
    pObj->IsInitialized = 1;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  if(ret != FT6X06_OK)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d002      	beq.n	80020ec <FT6X06_Init+0x3e>
  {
    ret = FT6X06_ERROR;
 80020e6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ea:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 80020ec:	68fb      	ldr	r3, [r7, #12]
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <FT6X06_DeInit>:
  *         from MCU to FT6X06 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_DeInit(FT6X06_Object_t *pObj)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  if(pObj->IsInitialized == 1U)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002104:	2b01      	cmp	r3, #1
 8002106:	d103      	bne.n	8002110 <FT6X06_DeInit+0x1a>
  {
    pObj->IsInitialized = 0;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  return FT6X06_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <FT6X06_GestureConfig>:
  * @param  pObj  Component object pointer
  * @param  GestureInit Gesture init structure
  * @retval Component status
  */
int32_t FT6X06_GestureConfig(FT6X06_Object_t *pObj, FT6X06_Gesture_Init_t *GestureInit)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b084      	sub	sp, #16
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft6x06_radian_value(&pObj->Ctx, (uint8_t)GestureInit->Radian);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f103 0218 	add.w	r2, r3, #24
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	b2db      	uxtb	r3, r3
 8002134:	4619      	mov	r1, r3
 8002136:	4610      	mov	r0, r2
 8002138:	f000 f9f4 	bl	8002524 <ft6x06_radian_value>
 800213c:	60f8      	str	r0, [r7, #12]
  ret += ft6x06_offset_left_right(&pObj->Ctx, (uint8_t)GestureInit->OffsetLeftRight);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f103 0218 	add.w	r2, r3, #24
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	b2db      	uxtb	r3, r3
 800214a:	4619      	mov	r1, r3
 800214c:	4610      	mov	r0, r2
 800214e:	f000 f9fa 	bl	8002546 <ft6x06_offset_left_right>
 8002152:	4602      	mov	r2, r0
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4413      	add	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_offset_up_down(&pObj->Ctx, (uint8_t)GestureInit->OffsetUpDown);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f103 0218 	add.w	r2, r3, #24
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	b2db      	uxtb	r3, r3
 8002166:	4619      	mov	r1, r3
 8002168:	4610      	mov	r0, r2
 800216a:	f000 f9fd 	bl	8002568 <ft6x06_offset_up_down>
 800216e:	4602      	mov	r2, r0
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	4413      	add	r3, r2
 8002174:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_disatnce_left_right(&pObj->Ctx, (uint8_t)GestureInit->DistanceLeftRight);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f103 0218 	add.w	r2, r3, #24
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	b2db      	uxtb	r3, r3
 8002182:	4619      	mov	r1, r3
 8002184:	4610      	mov	r0, r2
 8002186:	f000 fa00 	bl	800258a <ft6x06_disatnce_left_right>
 800218a:	4602      	mov	r2, r0
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4413      	add	r3, r2
 8002190:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_distance_up_down(&pObj->Ctx, (uint8_t)GestureInit->DistanceUpDown);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f103 0218 	add.w	r2, r3, #24
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	b2db      	uxtb	r3, r3
 800219e:	4619      	mov	r1, r3
 80021a0:	4610      	mov	r0, r2
 80021a2:	f000 fa03 	bl	80025ac <ft6x06_distance_up_down>
 80021a6:	4602      	mov	r2, r0
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	4413      	add	r3, r2
 80021ac:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_distance_zoom(&pObj->Ctx, (uint8_t)GestureInit->DistanceZoom);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f103 0218 	add.w	r2, r3, #24
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	695b      	ldr	r3, [r3, #20]
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	4619      	mov	r1, r3
 80021bc:	4610      	mov	r0, r2
 80021be:	f000 fa06 	bl	80025ce <ft6x06_distance_zoom>
 80021c2:	4602      	mov	r2, r0
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	4413      	add	r3, r2
 80021c8:	60fb      	str	r3, [r7, #12]
  
  if(ret != FT6X06_OK)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d002      	beq.n	80021d6 <FT6X06_GestureConfig+0xb8>
  {
    ret = FT6X06_ERROR;
 80021d0:	f04f 33ff 	mov.w	r3, #4294967295
 80021d4:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;   
 80021d6:	68fb      	ldr	r3, [r7, #12]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <FT6X06_ReadID>:
  * @param  pObj Component object pointer
  * @param  Id Pointer to component's ID
  * @retval Component status
  */
int32_t FT6X06_ReadID(FT6X06_Object_t *pObj, uint32_t *Id)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t ft6x06_id;

  ret = ft6x06_chip_id(&pObj->Ctx, &ft6x06_id);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3318      	adds	r3, #24
 80021ee:	f107 020b 	add.w	r2, r7, #11
 80021f2:	4611      	mov	r1, r2
 80021f4:	4618      	mov	r0, r3
 80021f6:	f000 fa0c 	bl	8002612 <ft6x06_chip_id>
 80021fa:	60f8      	str	r0, [r7, #12]
  *Id = (uint32_t) ft6x06_id;
 80021fc:	7afb      	ldrb	r3, [r7, #11]
 80021fe:	461a      	mov	r2, r3
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	601a      	str	r2, [r3, #0]

  return ret;
 8002204:	68fb      	ldr	r3, [r7, #12]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <FT6X06_GetState>:
  * @param  pObj Component object pointer
  * @param  State Single Touch structure pointer
  * @retval Component status.
  */
int32_t FT6X06_GetState(FT6X06_Object_t *pObj, FT6X06_State_t *State)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b084      	sub	sp, #16
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
 8002216:	6039      	str	r1, [r7, #0]
  int32_t ret = FT6X06_OK;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]
  uint8_t  data[4];
  
  State->TouchDetected = (uint32_t)FT6X06_DetectTouch(pObj);
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 f8d0 	bl	80023c2 <FT6X06_DetectTouch>
 8002222:	4603      	mov	r3, r0
 8002224:	461a      	mov	r2, r3
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	601a      	str	r2, [r3, #0]
  if(ft6x06_read_reg(&pObj->Ctx, FT6X06_P1_XH_REG, data, (uint16_t)sizeof(data)) != FT6X06_OK)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f103 0018 	add.w	r0, r3, #24
 8002230:	f107 0208 	add.w	r2, r7, #8
 8002234:	2304      	movs	r3, #4
 8002236:	2103      	movs	r1, #3
 8002238:	f000 f917 	bl	800246a <ft6x06_read_reg>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <FT6X06_GetState+0x3c>
  {
    ret = FT6X06_ERROR;
 8002242:	f04f 33ff 	mov.w	r3, #4294967295
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	e00f      	b.n	800226a <FT6X06_GetState+0x5c>
  }
  else
  {
    /* Send back first ready X position to caller */
    State->TouchX = (((uint32_t)data[0] & FT6X06_P1_XH_TP_BIT_MASK) << 8) | ((uint32_t)data[1] & FT6X06_P1_XL_TP_BIT_MASK);
 800224a:	7a3b      	ldrb	r3, [r7, #8]
 800224c:	021b      	lsls	r3, r3, #8
 800224e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002252:	7a7a      	ldrb	r2, [r7, #9]
 8002254:	431a      	orrs	r2, r3
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	605a      	str	r2, [r3, #4]
    /* Send back first ready Y position to caller */
    State->TouchY = (((uint32_t)data[2] & FT6X06_P1_YH_TP_BIT_MASK) << 8) | ((uint32_t)data[3] & FT6X06_P1_YL_TP_BIT_MASK);
 800225a:	7abb      	ldrb	r3, [r7, #10]
 800225c:	021b      	lsls	r3, r3, #8
 800225e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002262:	7afa      	ldrb	r2, [r7, #11]
 8002264:	431a      	orrs	r2, r3
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	609a      	str	r2, [r3, #8]
  }
  
  return ret;
 800226a:	68fb      	ldr	r3, [r7, #12]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3710      	adds	r7, #16
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <FT6X06_GetMultiTouchState>:
  * @param  pObj Component object pointer
  * @param  State Multi Touch structure pointer
  * @retval Component status.
  */
int32_t FT6X06_GetMultiTouchState(FT6X06_Object_t *pObj, FT6X06_MultiTouch_State_t *State)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  int32_t ret = FT6X06_OK;  
 800227e:	2300      	movs	r3, #0
 8002280:	617b      	str	r3, [r7, #20]
  uint8_t  data[12];
  
  State->TouchDetected = (uint32_t)FT6X06_DetectTouch(pObj);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 f89d 	bl	80023c2 <FT6X06_DetectTouch>
 8002288:	4603      	mov	r3, r0
 800228a:	461a      	mov	r2, r3
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	601a      	str	r2, [r3, #0]
  
  if(ft6x06_read_reg(&pObj->Ctx, FT6X06_P1_XH_REG, data, (uint16_t)sizeof(data)) != FT6X06_OK)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f103 0018 	add.w	r0, r3, #24
 8002296:	f107 0208 	add.w	r2, r7, #8
 800229a:	230c      	movs	r3, #12
 800229c:	2103      	movs	r1, #3
 800229e:	f000 f8e4 	bl	800246a <ft6x06_read_reg>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d003      	beq.n	80022b0 <FT6X06_GetMultiTouchState+0x3c>
  {
    ret = FT6X06_ERROR;
 80022a8:	f04f 33ff 	mov.w	r3, #4294967295
 80022ac:	617b      	str	r3, [r7, #20]
 80022ae:	e03f      	b.n	8002330 <FT6X06_GetMultiTouchState+0xbc>
  }
  else
  {  
    /* Send back first ready X position to caller */
    State->TouchX[0] = (((uint32_t)data[0] & FT6X06_P1_XH_TP_BIT_MASK) << 8) | ((uint32_t)data[1] & FT6X06_P1_XL_TP_BIT_MASK);
 80022b0:	7a3b      	ldrb	r3, [r7, #8]
 80022b2:	021b      	lsls	r3, r3, #8
 80022b4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80022b8:	7a7a      	ldrb	r2, [r7, #9]
 80022ba:	431a      	orrs	r2, r3
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	605a      	str	r2, [r3, #4]
    /* Send back first ready Y position to caller */
    State->TouchY[0] = (((uint32_t)data[2] & FT6X06_P1_YH_TP_BIT_MASK) << 8) | ((uint32_t)data[3] & FT6X06_P1_YL_TP_BIT_MASK);
 80022c0:	7abb      	ldrb	r3, [r7, #10]
 80022c2:	021b      	lsls	r3, r3, #8
 80022c4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80022c8:	7afa      	ldrb	r2, [r7, #11]
 80022ca:	431a      	orrs	r2, r3
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	60da      	str	r2, [r3, #12]
    /* Send back first ready Event to caller */  
    State->TouchEvent[0] = (((uint32_t)data[0] & FT6X06_P1_XH_EF_BIT_MASK) >> FT6X06_P1_XH_EF_BIT_POSITION);
 80022d0:	7a3b      	ldrb	r3, [r7, #8]
 80022d2:	099b      	lsrs	r3, r3, #6
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	461a      	mov	r2, r3
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	61da      	str	r2, [r3, #28]
    /* Send back first ready Weight to caller */  
    State->TouchWeight[0] = ((uint32_t)data[4] & FT6X06_P1_WEIGHT_BIT_MASK);
 80022dc:	7b3b      	ldrb	r3, [r7, #12]
 80022de:	461a      	mov	r2, r3
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	615a      	str	r2, [r3, #20]
    /* Send back first ready Area to caller */  
    State->TouchArea[0] = ((uint32_t)data[5] & FT6X06_P1_MISC_BIT_MASK) >> FT6X06_P1_MISC_BIT_POSITION;
 80022e4:	7b7b      	ldrb	r3, [r7, #13]
 80022e6:	091b      	lsrs	r3, r3, #4
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	461a      	mov	r2, r3
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	625a      	str	r2, [r3, #36]	@ 0x24
    
    /* Send back first ready X position to caller */
    State->TouchX[1] = (((uint32_t)data[6] & FT6X06_P2_XH_TP_BIT_MASK) << 8) | ((uint32_t)data[7] & FT6X06_P2_XL_TP_BIT_MASK);
 80022f0:	7bbb      	ldrb	r3, [r7, #14]
 80022f2:	021b      	lsls	r3, r3, #8
 80022f4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80022f8:	7bfa      	ldrb	r2, [r7, #15]
 80022fa:	431a      	orrs	r2, r3
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	609a      	str	r2, [r3, #8]
    /* Send back first ready Y position to caller */
    State->TouchY[1] = (((uint32_t)data[8] & FT6X06_P2_YH_TP_BIT_MASK) << 8) | ((uint32_t)data[9] & FT6X06_P2_YL_TP_BIT_MASK);
 8002300:	7c3b      	ldrb	r3, [r7, #16]
 8002302:	021b      	lsls	r3, r3, #8
 8002304:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002308:	7c7a      	ldrb	r2, [r7, #17]
 800230a:	431a      	orrs	r2, r3
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	611a      	str	r2, [r3, #16]
    /* Send back first ready Event to caller */  
    State->TouchEvent[1] = (((uint32_t)data[6] & FT6X06_P2_XH_EF_BIT_MASK) >> FT6X06_P2_XH_EF_BIT_POSITION);
 8002310:	7bbb      	ldrb	r3, [r7, #14]
 8002312:	099b      	lsrs	r3, r3, #6
 8002314:	b2db      	uxtb	r3, r3
 8002316:	461a      	mov	r2, r3
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	621a      	str	r2, [r3, #32]
    /* Send back first ready Weight to caller */  
    State->TouchWeight[1] = ((uint32_t)data[10] & FT6X06_P2_WEIGHT_BIT_MASK);
 800231c:	7cbb      	ldrb	r3, [r7, #18]
 800231e:	461a      	mov	r2, r3
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	619a      	str	r2, [r3, #24]
    /* Send back first ready Area to caller */  
    State->TouchArea[1] = ((uint32_t)data[11] & FT6X06_P2_MISC_BIT_MASK) >> FT6X06_P2_MISC_BIT_POSITION;
 8002324:	7cfb      	ldrb	r3, [r7, #19]
 8002326:	091b      	lsrs	r3, r3, #4
 8002328:	b2db      	uxtb	r3, r3
 800232a:	461a      	mov	r2, r3
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  
  return ret;  
 8002330:	697b      	ldr	r3, [r7, #20]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3718      	adds	r7, #24
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <FT6X06_GetGesture>:
  * @param  pObj Component object pointer
  * @param  GestureId gesture ID
  * @retval Component status
  */
int32_t FT6X06_GetGesture(FT6X06_Object_t *pObj, uint8_t *GestureId)
{  
 800233a:	b580      	push	{r7, lr}
 800233c:	b082      	sub	sp, #8
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
 8002342:	6039      	str	r1, [r7, #0]
  return ft6x06_gest_id(&pObj->Ctx, GestureId);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3318      	adds	r3, #24
 8002348:	6839      	ldr	r1, [r7, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f000 f8bb 	bl	80024c6 <ft6x06_gest_id>
 8002350:	4603      	mov	r3, r0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <FT6X06_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_EnableIT(FT6X06_Object_t *pObj)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b082      	sub	sp, #8
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
  return ft6x06_g_mode(&pObj->Ctx, FT6X06_G_MODE_INTERRUPT_TRIGGER);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	3318      	adds	r3, #24
 8002366:	2101      	movs	r1, #1
 8002368:	4618      	mov	r0, r3
 800236a:	f000 f941 	bl	80025f0 <ft6x06_g_mode>
 800236e:	4603      	mov	r3, r0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <FT6X06_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_DisableIT(FT6X06_Object_t *pObj)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  return ft6x06_g_mode(&pObj->Ctx, FT6X06_G_MODE_INTERRUPT_POLLING);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3318      	adds	r3, #24
 8002384:	2100      	movs	r1, #0
 8002386:	4618      	mov	r0, r3
 8002388:	f000 f932 	bl	80025f0 <ft6x06_g_mode>
 800238c:	4603      	mov	r3, r0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <FT6X06_ITStatus>:
  *         @note : This feature is not supported by FT6X06.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_ITStatus(const FT6X06_Object_t *pObj)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Always return FT6X06_OK as feature not supported by FT6X06 */
  return FT6X06_OK;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <FT6X06_ClearIT>:
  *         @note : This feature is not supported by FT6X06.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_ClearIT(const FT6X06_Object_t *pObj)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Always return FT6X06_OK as feature not supported by FT6X06 */
  return FT6X06_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <FT6X06_DetectTouch>:
  * @param  pObj Component object pointer
  * @retval Number of active touches detected (can be 0, 1 or 2) or FT6X06_ERROR
  *         in case of error
  */
static int32_t FT6X06_DetectTouch(FT6X06_Object_t *pObj)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b084      	sub	sp, #16
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t nb_touch;
  
  /* Read register FT6X06_TD_STAT_REG to check number of touches detection */
  if(ft6x06_td_status(&pObj->Ctx, &nb_touch) != FT6X06_OK)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	3318      	adds	r3, #24
 80023ce:	f107 020b 	add.w	r2, r7, #11
 80023d2:	4611      	mov	r1, r2
 80023d4:	4618      	mov	r0, r3
 80023d6:	f000 f886 	bl	80024e6 <ft6x06_td_status>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d003      	beq.n	80023e8 <FT6X06_DetectTouch+0x26>
  {
    ret = FT6X06_ERROR;
 80023e0:	f04f 33ff 	mov.w	r3, #4294967295
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	e007      	b.n	80023f8 <FT6X06_DetectTouch+0x36>
  }
  else
  {
    if(nb_touch > FT6X06_MAX_NB_TOUCH)
 80023e8:	7afb      	ldrb	r3, [r7, #11]
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d902      	bls.n	80023f4 <FT6X06_DetectTouch+0x32>
    {
      /* If invalid number of touch detected, set it to zero */
      ret = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	60fb      	str	r3, [r7, #12]
 80023f2:	e001      	b.n	80023f8 <FT6X06_DetectTouch+0x36>
    }
    else
    {
      ret = (int32_t)nb_touch;
 80023f4:	7afb      	ldrb	r3, [r7, #11]
 80023f6:	60fb      	str	r3, [r7, #12]
    }
  }
  return ret;
 80023f8:	68fb      	ldr	r3, [r7, #12]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <ReadRegWrap>:
  * @param  pData The target register value to be read
  * @param  Length buffer size to be read
  * @retval Component status.
  */
static int32_t ReadRegWrap(const void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 8002402:	b590      	push	{r4, r7, lr}
 8002404:	b087      	sub	sp, #28
 8002406:	af00      	add	r7, sp, #0
 8002408:	60f8      	str	r0, [r7, #12]
 800240a:	607a      	str	r2, [r7, #4]
 800240c:	461a      	mov	r2, r3
 800240e:	460b      	mov	r3, r1
 8002410:	72fb      	strb	r3, [r7, #11]
 8002412:	4613      	mov	r3, r2
 8002414:	813b      	strh	r3, [r7, #8]
  const FT6X06_Object_t *pObj = (const FT6X06_Object_t *)handle;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	691c      	ldr	r4, [r3, #16]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	8918      	ldrh	r0, [r3, #8]
 8002422:	7afb      	ldrb	r3, [r7, #11]
 8002424:	b299      	uxth	r1, r3
 8002426:	893b      	ldrh	r3, [r7, #8]
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	47a0      	blx	r4
 800242c:	4603      	mov	r3, r0
}
 800242e:	4618      	mov	r0, r3
 8002430:	371c      	adds	r7, #28
 8002432:	46bd      	mov	sp, r7
 8002434:	bd90      	pop	{r4, r7, pc}

08002436 <WriteRegWrap>:
  * @param  pData The target register value to be written
  * @param  Length buffer size to be written
  * @retval Component status.
  */
static int32_t WriteRegWrap(const void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 8002436:	b590      	push	{r4, r7, lr}
 8002438:	b087      	sub	sp, #28
 800243a:	af00      	add	r7, sp, #0
 800243c:	60f8      	str	r0, [r7, #12]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	461a      	mov	r2, r3
 8002442:	460b      	mov	r3, r1
 8002444:	72fb      	strb	r3, [r7, #11]
 8002446:	4613      	mov	r3, r2
 8002448:	813b      	strh	r3, [r7, #8]
  const FT6X06_Object_t *pObj = (const FT6X06_Object_t *)handle;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	68dc      	ldr	r4, [r3, #12]
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	8918      	ldrh	r0, [r3, #8]
 8002456:	7afb      	ldrb	r3, [r7, #11]
 8002458:	b299      	uxth	r1, r3
 800245a:	893b      	ldrh	r3, [r7, #8]
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	47a0      	blx	r4
 8002460:	4603      	mov	r3, r0
}
 8002462:	4618      	mov	r0, r3
 8002464:	371c      	adds	r7, #28
 8002466:	46bd      	mov	sp, r7
 8002468:	bd90      	pop	{r4, r7, pc}

0800246a <ft6x06_read_reg>:
*                 I2C or SPI reading functions
* Input         : Register Address, length of buffer
* Output        : pdata Read
*******************************************************************************/
int32_t ft6x06_read_reg(const ft6x06_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint16_t length)
{
 800246a:	b590      	push	{r4, r7, lr}
 800246c:	b085      	sub	sp, #20
 800246e:	af00      	add	r7, sp, #0
 8002470:	60f8      	str	r0, [r7, #12]
 8002472:	607a      	str	r2, [r7, #4]
 8002474:	461a      	mov	r2, r3
 8002476:	460b      	mov	r3, r1
 8002478:	72fb      	strb	r3, [r7, #11]
 800247a:	4613      	mov	r3, r2
 800247c:	813b      	strh	r3, [r7, #8]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	685c      	ldr	r4, [r3, #4]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6898      	ldr	r0, [r3, #8]
 8002486:	893b      	ldrh	r3, [r7, #8]
 8002488:	7af9      	ldrb	r1, [r7, #11]
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	47a0      	blx	r4
 800248e:	4603      	mov	r3, r0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	bd90      	pop	{r4, r7, pc}

08002498 <ft6x06_write_reg>:
*                 I2C or SPI writing function
* Input         : Register Address, pdata to be written, length of buffer
* Output        : None
*******************************************************************************/
int32_t ft6x06_write_reg(const ft6x06_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint16_t length)
{
 8002498:	b590      	push	{r4, r7, lr}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	607a      	str	r2, [r7, #4]
 80024a2:	461a      	mov	r2, r3
 80024a4:	460b      	mov	r3, r1
 80024a6:	72fb      	strb	r3, [r7, #11]
 80024a8:	4613      	mov	r3, r2
 80024aa:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681c      	ldr	r4, [r3, #0]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6898      	ldr	r0, [r3, #8]
 80024b4:	893b      	ldrh	r3, [r7, #8]
 80024b6:	7af9      	ldrb	r1, [r7, #11]
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	47a0      	blx	r4
 80024bc:	4603      	mov	r3, r0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3714      	adds	r7, #20
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd90      	pop	{r4, r7, pc}

080024c6 <ft6x06_gest_id>:
* Input          : Pointer to uint8_t
* Output         : Status of GEST_ID register
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_gest_id(const ft6x06_ctx_t *ctx, uint8_t *value)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
 80024ce:	6039      	str	r1, [r7, #0]
  return ft6x06_read_reg(ctx, FT6X06_GEST_ID_REG, value, 1);
 80024d0:	2301      	movs	r3, #1
 80024d2:	683a      	ldr	r2, [r7, #0]
 80024d4:	2101      	movs	r1, #1
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f7ff ffc7 	bl	800246a <ft6x06_read_reg>
 80024dc:	4603      	mov	r3, r0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <ft6x06_td_status>:
* Input          : Pointer to uint8_t
* Output         : Status of TD_STATUS register
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_td_status(const ft6x06_ctx_t *ctx, uint8_t *value)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b084      	sub	sp, #16
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
 80024ee:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft6x06_read_reg(ctx, FT6X06_TD_STAT_REG, (uint8_t *)value, 1);
 80024f0:	2301      	movs	r3, #1
 80024f2:	683a      	ldr	r2, [r7, #0]
 80024f4:	2102      	movs	r1, #2
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f7ff ffb7 	bl	800246a <ft6x06_read_reg>
 80024fc:	60f8      	str	r0, [r7, #12]
  
  if(ret == 0)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d10a      	bne.n	800251a <ft6x06_td_status+0x34>
  {
    *value &= FT6X06_TD_STATUS_BIT_MASK; 
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	f003 030f 	and.w	r3, r3, #15
 800250c:	b2da      	uxtb	r2, r3
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	701a      	strb	r2, [r3, #0]
    *value = *value >> FT6X06_TD_STATUS_BIT_POSITION; 
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	781a      	ldrb	r2, [r3, #0]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 800251a:	68fb      	ldr	r3, [r7, #12]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <ft6x06_radian_value>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_radian_value(const ft6x06_ctx_t *ctx, uint8_t value)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	460b      	mov	r3, r1
 800252e:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_RADIAN_VALUE_REG, &value, 1);
 8002530:	1cfa      	adds	r2, r7, #3
 8002532:	2301      	movs	r3, #1
 8002534:	2191      	movs	r1, #145	@ 0x91
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7ff ffae 	bl	8002498 <ft6x06_write_reg>
 800253c:	4603      	mov	r3, r0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <ft6x06_offset_left_right>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_offset_left_right(const ft6x06_ctx_t *ctx, uint8_t value)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
 800254e:	460b      	mov	r3, r1
 8002550:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_OFFSET_LR_REG, &value, 1);
 8002552:	1cfa      	adds	r2, r7, #3
 8002554:	2301      	movs	r3, #1
 8002556:	2192      	movs	r1, #146	@ 0x92
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f7ff ff9d 	bl	8002498 <ft6x06_write_reg>
 800255e:	4603      	mov	r3, r0
}
 8002560:	4618      	mov	r0, r3
 8002562:	3708      	adds	r7, #8
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <ft6x06_offset_up_down>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_offset_up_down(const ft6x06_ctx_t *ctx, uint8_t value)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	460b      	mov	r3, r1
 8002572:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_OFFSET_UD_REG, &value, 1);
 8002574:	1cfa      	adds	r2, r7, #3
 8002576:	2301      	movs	r3, #1
 8002578:	2193      	movs	r1, #147	@ 0x93
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7ff ff8c 	bl	8002498 <ft6x06_write_reg>
 8002580:	4603      	mov	r3, r0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <ft6x06_disatnce_left_right>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_disatnce_left_right(const ft6x06_ctx_t *ctx, uint8_t value)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b082      	sub	sp, #8
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	460b      	mov	r3, r1
 8002594:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_DISTANCE_LR_REG, &value, 1);
 8002596:	1cfa      	adds	r2, r7, #3
 8002598:	2301      	movs	r3, #1
 800259a:	2194      	movs	r1, #148	@ 0x94
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7ff ff7b 	bl	8002498 <ft6x06_write_reg>
 80025a2:	4603      	mov	r3, r0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3708      	adds	r7, #8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <ft6x06_distance_up_down>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_distance_up_down(const ft6x06_ctx_t *ctx, uint8_t value)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	460b      	mov	r3, r1
 80025b6:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_DISTANCE_UD_REG, &value, 1);
 80025b8:	1cfa      	adds	r2, r7, #3
 80025ba:	2301      	movs	r3, #1
 80025bc:	2195      	movs	r1, #149	@ 0x95
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7ff ff6a 	bl	8002498 <ft6x06_write_reg>
 80025c4:	4603      	mov	r3, r0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <ft6x06_distance_zoom>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_distance_zoom(const ft6x06_ctx_t *ctx, uint8_t value)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b082      	sub	sp, #8
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
 80025d6:	460b      	mov	r3, r1
 80025d8:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_DISTANCE_ZOOM_REG, &value, 1);
 80025da:	1cfa      	adds	r2, r7, #3
 80025dc:	2301      	movs	r3, #1
 80025de:	2196      	movs	r1, #150	@ 0x96
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7ff ff59 	bl	8002498 <ft6x06_write_reg>
 80025e6:	4603      	mov	r3, r0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <ft6x06_g_mode>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_g_mode(const ft6x06_ctx_t *ctx, uint8_t value)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	460b      	mov	r3, r1
 80025fa:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_GMODE_REG, &value, 1);
 80025fc:	1cfa      	adds	r2, r7, #3
 80025fe:	2301      	movs	r3, #1
 8002600:	21a4      	movs	r1, #164	@ 0xa4
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7ff ff48 	bl	8002498 <ft6x06_write_reg>
 8002608:	4603      	mov	r3, r0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <ft6x06_chip_id>:
* Input          : Pointer to uint8_t
* Output         : Status of FT6X06_CHIP_ID register
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_chip_id(const ft6x06_ctx_t *ctx, uint8_t *value)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b084      	sub	sp, #16
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
 800261a:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft6x06_read_reg(ctx, FT6X06_CHIP_ID_REG, (uint8_t *)value, 1);
 800261c:	2301      	movs	r3, #1
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	21a8      	movs	r1, #168	@ 0xa8
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff ff21 	bl	800246a <ft6x06_read_reg>
 8002628:	60f8      	str	r0, [r7, #12]
  
  if(ret == 0)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d107      	bne.n	8002640 <ft6x06_chip_id+0x2e>
  {
    *value &= FT6X06_CHIP_ID_BIT_MASK; 
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	781a      	ldrb	r2, [r3, #0]
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	701a      	strb	r2, [r3, #0]
    *value = *value >> FT6X06_CHIP_ID_BIT_POSITION; 
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	781a      	ldrb	r2, [r3, #0]
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 8002640:	68fb      	ldr	r3, [r7, #12]
}
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <MX25LM51245G_GetFlashInfo>:
  * @brief  Get Flash information
  * @param  pInfo pointer to information structure
  * @retval error status
  */
int32_t MX25LM51245G_GetFlashInfo(MX25LM51245G_Info_t *pInfo)
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
  /* Configure the structure with the memory configuration */
  pInfo->FlashSize              = MX25LM51245G_FLASH_SIZE;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002658:	601a      	str	r2, [r3, #0]
  pInfo->EraseSectorSize        = MX25LM51245G_SECTOR_64K;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002660:	605a      	str	r2, [r3, #4]
  pInfo->EraseSectorsNumber     = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SECTOR_64K);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002668:	609a      	str	r2, [r3, #8]
  pInfo->EraseSubSectorSize     = MX25LM51245G_SUBSECTOR_4K;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002670:	60da      	str	r2, [r3, #12]
  pInfo->EraseSubSectorNumber   = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SUBSECTOR_4K);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002678:	611a      	str	r2, [r3, #16]
  pInfo->EraseSubSector1Size    = MX25LM51245G_SUBSECTOR_4K;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002680:	615a      	str	r2, [r3, #20]
  pInfo->EraseSubSector1Number  = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SUBSECTOR_4K);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002688:	619a      	str	r2, [r3, #24]
  pInfo->ProgPageSize           = MX25LM51245G_PAGE_SIZE;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002690:	61da      	str	r2, [r3, #28]
  pInfo->ProgPagesNumber        = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_PAGE_SIZE);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002698:	621a      	str	r2, [r3, #32]

  return MX25LM51245G_OK;
 800269a:	2300      	movs	r3, #0
};
 800269c:	4618      	mov	r0, r3
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <MX25LM51245G_AutoPollingMemReady>:
  * @param  Rate Transfer rate
  * @retval error status
  */
int32_t MX25LM51245G_AutoPollingMemReady(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                         MX25LM51245G_Transfer_t Rate)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b09c      	sub	sp, #112	@ 0x70
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	70fb      	strb	r3, [r7, #3]
 80026b4:	4613      	mov	r3, r2
 80026b6:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef  s_command = {0};
 80026b8:	f107 0320 	add.w	r3, r7, #32
 80026bc:	2250      	movs	r2, #80	@ 0x50
 80026be:	2100      	movs	r1, #0
 80026c0:	4618      	mov	r0, r3
 80026c2:	f010 fceb 	bl	801309c <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
 80026c6:	f107 030c 	add.w	r3, r7, #12
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	605a      	str	r2, [r3, #4]
 80026d0:	609a      	str	r2, [r3, #8]
 80026d2:	60da      	str	r2, [r3, #12]
 80026d4:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 80026d6:	78fb      	ldrb	r3, [r7, #3]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d105      	bne.n	80026e8 <MX25LM51245G_AutoPollingMemReady+0x40>
 80026dc:	78bb      	ldrb	r3, [r7, #2]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d102      	bne.n	80026e8 <MX25LM51245G_AutoPollingMemReady+0x40>
  {
    return MX25LM51245G_ERROR;
 80026e2:	f04f 33ff 	mov.w	r3, #4294967295
 80026e6:	e08d      	b.n	8002804 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  /* Configure automatic polling mode to wait for memory ready */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 80026e8:	2300      	movs	r3, #0
 80026ea:	623b      	str	r3, [r7, #32]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 80026ec:	2300      	movs	r3, #0
 80026ee:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 80026f0:	78fb      	ldrb	r3, [r7, #3]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <MX25LM51245G_AutoPollingMemReady+0x52>
 80026f6:	2301      	movs	r3, #1
 80026f8:	e000      	b.n	80026fc <MX25LM51245G_AutoPollingMemReady+0x54>
 80026fa:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 80026fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80026fe:	78bb      	ldrb	r3, [r7, #2]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d101      	bne.n	8002708 <MX25LM51245G_AutoPollingMemReady+0x60>
 8002704:	2308      	movs	r3, #8
 8002706:	e000      	b.n	800270a <MX25LM51245G_AutoPollingMemReady+0x62>
 8002708:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 800270a:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 800270c:	78fb      	ldrb	r3, [r7, #3]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <MX25LM51245G_AutoPollingMemReady+0x6e>
 8002712:	2300      	movs	r3, #0
 8002714:	e000      	b.n	8002718 <MX25LM51245G_AutoPollingMemReady+0x70>
 8002716:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002718:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_READ_STATUS_REG_CMD
                                 : MX25LM51245G_OCTA_READ_STATUS_REG_CMD;
 800271a:	78fb      	ldrb	r3, [r7, #3]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <MX25LM51245G_AutoPollingMemReady+0x7c>
 8002720:	2305      	movs	r3, #5
 8002722:	e001      	b.n	8002728 <MX25LM51245G_AutoPollingMemReady+0x80>
 8002724:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002728:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
 800272a:	78fb      	ldrb	r3, [r7, #3]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <MX25LM51245G_AutoPollingMemReady+0x8c>
 8002730:	2300      	movs	r3, #0
 8002732:	e001      	b.n	8002738 <MX25LM51245G_AutoPollingMemReady+0x90>
 8002734:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002738:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
 800273a:	78bb      	ldrb	r3, [r7, #2]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d102      	bne.n	8002746 <MX25LM51245G_AutoPollingMemReady+0x9e>
 8002740:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002744:	e000      	b.n	8002748 <MX25LM51245G_AutoPollingMemReady+0xa0>
 8002746:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002748:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 800274a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800274e:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Address            = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002754:	2300      	movs	r3, #0
 8002756:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 8002758:	78fb      	ldrb	r3, [r7, #3]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d102      	bne.n	8002764 <MX25LM51245G_AutoPollingMemReady+0xbc>
 800275e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002762:	e001      	b.n	8002768 <MX25LM51245G_AutoPollingMemReady+0xc0>
 8002764:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002768:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
 800276a:	78bb      	ldrb	r3, [r7, #2]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d102      	bne.n	8002776 <MX25LM51245G_AutoPollingMemReady+0xce>
 8002770:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002774:	e000      	b.n	8002778 <MX25LM51245G_AutoPollingMemReady+0xd0>
 8002776:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002778:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25LM51245G_DTR_TRANSFER)
 800277a:	78fb      	ldrb	r3, [r7, #3]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d006      	beq.n	800278e <MX25LM51245G_AutoPollingMemReady+0xe6>
 8002780:	78bb      	ldrb	r3, [r7, #2]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d101      	bne.n	800278a <MX25LM51245G_AutoPollingMemReady+0xe2>
 8002786:	2305      	movs	r3, #5
 8002788:	e002      	b.n	8002790 <MX25LM51245G_AutoPollingMemReady+0xe8>
 800278a:	2304      	movs	r3, #4
 800278c:	e000      	b.n	8002790 <MX25LM51245G_AutoPollingMemReady+0xe8>
 800278e:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
 8002790:	667b      	str	r3, [r7, #100]	@ 0x64
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
 8002792:	78bb      	ldrb	r3, [r7, #2]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d101      	bne.n	800279c <MX25LM51245G_AutoPollingMemReady+0xf4>
 8002798:	2302      	movs	r3, #2
 800279a:	e000      	b.n	800279e <MX25LM51245G_AutoPollingMemReady+0xf6>
 800279c:	2301      	movs	r3, #1
 800279e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DQSMode            = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 80027a0:	78bb      	ldrb	r3, [r7, #2]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d102      	bne.n	80027ac <MX25LM51245G_AutoPollingMemReady+0x104>
 80027a6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80027aa:	e000      	b.n	80027ae <MX25LM51245G_AutoPollingMemReady+0x106>
 80027ac:	2300      	movs	r3, #0
 80027ae:	66bb      	str	r3, [r7, #104]	@ 0x68
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 80027b0:	2300      	movs	r3, #0
 80027b2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  s_config.MatchValue         = 0U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	60fb      	str	r3, [r7, #12]
  s_config.MatchMask          = MX25LM51245G_SR_WIP;
 80027b8:	2301      	movs	r3, #1
 80027ba:	613b      	str	r3, [r7, #16]
  s_config.MatchMode          = HAL_XSPI_MATCH_MODE_AND;
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
  s_config.IntervalTime      = MX25LM51245G_AUTOPOLLING_INTERVAL_TIME;
 80027c0:	2310      	movs	r3, #16
 80027c2:	61fb      	str	r3, [r7, #28]
  s_config.AutomaticStop = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
 80027c4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80027c8:	61bb      	str	r3, [r7, #24]

  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80027ca:	f107 0320 	add.w	r3, r7, #32
 80027ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027d2:	4619      	mov	r1, r3
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f00d fc0f 	bl	800fff8 <HAL_XSPI_Command>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d002      	beq.n	80027e6 <MX25LM51245G_AutoPollingMemReady+0x13e>
  {
    return MX25LM51245G_ERROR;
 80027e0:	f04f 33ff 	mov.w	r3, #4294967295
 80027e4:	e00e      	b.n	8002804 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80027e6:	f107 030c 	add.w	r3, r7, #12
 80027ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ee:	4619      	mov	r1, r3
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f00d fda7 	bl	8010344 <HAL_XSPI_AutoPolling>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d002      	beq.n	8002802 <MX25LM51245G_AutoPollingMemReady+0x15a>
  {
    return MX25LM51245G_ERROR;
 80027fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002800:	e000      	b.n	8002804 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  return MX25LM51245G_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3770      	adds	r7, #112	@ 0x70
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <MX25LM51245G_WriteEnable>:
  * @param  Mode Interface mode
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_WriteEnable(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b09c      	sub	sp, #112	@ 0x70
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	70fb      	strb	r3, [r7, #3]
 8002818:	4613      	mov	r3, r2
 800281a:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef     s_command = {0};
 800281c:	f107 0320 	add.w	r3, r7, #32
 8002820:	2250      	movs	r2, #80	@ 0x50
 8002822:	2100      	movs	r1, #0
 8002824:	4618      	mov	r0, r3
 8002826:	f010 fc39 	bl	801309c <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
 800282a:	f107 030c 	add.w	r3, r7, #12
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	605a      	str	r2, [r3, #4]
 8002834:	609a      	str	r2, [r3, #8]
 8002836:	60da      	str	r2, [r3, #12]
 8002838:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 800283a:	78fb      	ldrb	r3, [r7, #3]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d105      	bne.n	800284c <MX25LM51245G_WriteEnable+0x40>
 8002840:	78bb      	ldrb	r3, [r7, #2]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d102      	bne.n	800284c <MX25LM51245G_WriteEnable+0x40>
  {
    return MX25LM51245G_ERROR;
 8002846:	f04f 33ff 	mov.w	r3, #4294967295
 800284a:	e0ab      	b.n	80029a4 <MX25LM51245G_WriteEnable+0x198>
  }

  /* Initialize the write enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 800284c:	2300      	movs	r3, #0
 800284e:	623b      	str	r3, [r7, #32]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002850:	2300      	movs	r3, #0
 8002852:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002854:	78fb      	ldrb	r3, [r7, #3]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <MX25LM51245G_WriteEnable+0x52>
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <MX25LM51245G_WriteEnable+0x54>
 800285e:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002860:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002862:	78bb      	ldrb	r3, [r7, #2]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d101      	bne.n	800286c <MX25LM51245G_WriteEnable+0x60>
 8002868:	2308      	movs	r3, #8
 800286a:	e000      	b.n	800286e <MX25LM51245G_WriteEnable+0x62>
 800286c:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 800286e:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002870:	78fb      	ldrb	r3, [r7, #3]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <MX25LM51245G_WriteEnable+0x6e>
 8002876:	2300      	movs	r3, #0
 8002878:	e000      	b.n	800287c <MX25LM51245G_WriteEnable+0x70>
 800287a:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 800287c:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_WRITE_ENABLE_CMD
                                 : MX25LM51245G_OCTA_WRITE_ENABLE_CMD;
 800287e:	78fb      	ldrb	r3, [r7, #3]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <MX25LM51245G_WriteEnable+0x7c>
 8002884:	2306      	movs	r3, #6
 8002886:	e001      	b.n	800288c <MX25LM51245G_WriteEnable+0x80>
 8002888:	f240 63f9 	movw	r3, #1785	@ 0x6f9
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 800288c:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 800288e:	2300      	movs	r3, #0
 8002890:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002892:	2300      	movs	r3, #0
 8002894:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8002896:	2300      	movs	r3, #0
 8002898:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DummyCycles        = 0U;
 800289a:	2300      	movs	r3, #0
 800289c:	667b      	str	r3, [r7, #100]	@ 0x64
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 800289e:	2300      	movs	r3, #0
 80028a0:	66bb      	str	r3, [r7, #104]	@ 0x68
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 80028a2:	2300      	movs	r3, #0
 80028a4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80028a6:	f107 0320 	add.w	r3, r7, #32
 80028aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ae:	4619      	mov	r1, r3
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f00d fba1 	bl	800fff8 <HAL_XSPI_Command>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d002      	beq.n	80028c2 <MX25LM51245G_WriteEnable+0xb6>
  {
    return MX25LM51245G_ERROR;
 80028bc:	f04f 33ff 	mov.w	r3, #4294967295
 80028c0:	e070      	b.n	80029a4 <MX25LM51245G_WriteEnable+0x198>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_command.Instruction    = (Mode == MX25LM51245G_SPI_MODE)
                             ? MX25LM51245G_READ_STATUS_REG_CMD
                             : MX25LM51245G_OCTA_READ_STATUS_REG_CMD;
 80028c2:	78fb      	ldrb	r3, [r7, #3]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <MX25LM51245G_WriteEnable+0xc0>
 80028c8:	2305      	movs	r3, #5
 80028ca:	e001      	b.n	80028d0 <MX25LM51245G_WriteEnable+0xc4>
 80028cc:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction    = (Mode == MX25LM51245G_SPI_MODE)
 80028d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode    = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
 80028d2:	78fb      	ldrb	r3, [r7, #3]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d101      	bne.n	80028dc <MX25LM51245G_WriteEnable+0xd0>
 80028d8:	2300      	movs	r3, #0
 80028da:	e001      	b.n	80028e0 <MX25LM51245G_WriteEnable+0xd4>
 80028dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AddressDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                             ? HAL_XSPI_ADDRESS_DTR_ENABLE
                             : HAL_XSPI_ADDRESS_DTR_DISABLE;
 80028e2:	78bb      	ldrb	r3, [r7, #2]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d102      	bne.n	80028ee <MX25LM51245G_WriteEnable+0xe2>
 80028e8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80028ec:	e000      	b.n	80028f0 <MX25LM51245G_WriteEnable+0xe4>
 80028ee:	2300      	movs	r3, #0
  s_command.AddressDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 80028f0:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AddressWidth    = HAL_XSPI_ADDRESS_32_BITS;
 80028f2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80028f6:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Address        = 0U;
 80028f8:	2300      	movs	r3, #0
 80028fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DataMode       = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 80028fc:	78fb      	ldrb	r3, [r7, #3]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d102      	bne.n	8002908 <MX25LM51245G_WriteEnable+0xfc>
 8002902:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002906:	e001      	b.n	800290c <MX25LM51245G_WriteEnable+0x100>
 8002908:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800290c:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DataDTRMode    = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DATA_DTR_ENABLE : HAL_XSPI_DATA_DTR_DISABLE;
 800290e:	78bb      	ldrb	r3, [r7, #2]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d102      	bne.n	800291a <MX25LM51245G_WriteEnable+0x10e>
 8002914:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002918:	e000      	b.n	800291c <MX25LM51245G_WriteEnable+0x110>
 800291a:	2300      	movs	r3, #0
 800291c:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DummyCycles    = (Mode == MX25LM51245G_SPI_MODE)
                             ? 0U
                             : ((Rate == MX25LM51245G_DTR_TRANSFER)
 800291e:	78fb      	ldrb	r3, [r7, #3]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d006      	beq.n	8002932 <MX25LM51245G_WriteEnable+0x126>
 8002924:	78bb      	ldrb	r3, [r7, #2]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d101      	bne.n	800292e <MX25LM51245G_WriteEnable+0x122>
 800292a:	2305      	movs	r3, #5
 800292c:	e002      	b.n	8002934 <MX25LM51245G_WriteEnable+0x128>
 800292e:	2304      	movs	r3, #4
 8002930:	e000      	b.n	8002934 <MX25LM51245G_WriteEnable+0x128>
 8002932:	2300      	movs	r3, #0
  s_command.DummyCycles    = (Mode == MX25LM51245G_SPI_MODE)
 8002934:	667b      	str	r3, [r7, #100]	@ 0x64
                                ? DUMMY_CYCLES_REG_OCTAL_DTR
                                : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength         = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
 8002936:	78bb      	ldrb	r3, [r7, #2]
 8002938:	2b01      	cmp	r3, #1
 800293a:	d101      	bne.n	8002940 <MX25LM51245G_WriteEnable+0x134>
 800293c:	2302      	movs	r3, #2
 800293e:	e000      	b.n	8002942 <MX25LM51245G_WriteEnable+0x136>
 8002940:	2301      	movs	r3, #1
 8002942:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DQSMode        = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 8002944:	78bb      	ldrb	r3, [r7, #2]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d102      	bne.n	8002950 <MX25LM51245G_WriteEnable+0x144>
 800294a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800294e:	e000      	b.n	8002952 <MX25LM51245G_WriteEnable+0x146>
 8002950:	2300      	movs	r3, #0
 8002952:	66bb      	str	r3, [r7, #104]	@ 0x68

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002954:	f107 0320 	add.w	r3, r7, #32
 8002958:	f241 3288 	movw	r2, #5000	@ 0x1388
 800295c:	4619      	mov	r1, r3
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f00d fb4a 	bl	800fff8 <HAL_XSPI_Command>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <MX25LM51245G_WriteEnable+0x164>
  {
    return MX25LM51245G_ERROR;
 800296a:	f04f 33ff 	mov.w	r3, #4294967295
 800296e:	e019      	b.n	80029a4 <MX25LM51245G_WriteEnable+0x198>
  }

  s_config.MatchValue           = 2U;
 8002970:	2302      	movs	r3, #2
 8002972:	60fb      	str	r3, [r7, #12]
  s_config.MatchMask            = 2U;
 8002974:	2302      	movs	r3, #2
 8002976:	613b      	str	r3, [r7, #16]
  s_config.MatchMode       = HAL_XSPI_MATCH_MODE_AND;
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]
  s_config.IntervalTime        = MX25LM51245G_AUTOPOLLING_INTERVAL_TIME;
 800297c:	2310      	movs	r3, #16
 800297e:	61fb      	str	r3, [r7, #28]
  s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
 8002980:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002984:	61bb      	str	r3, [r7, #24]

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002986:	f107 030c 	add.w	r3, r7, #12
 800298a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800298e:	4619      	mov	r1, r3
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f00d fcd7 	bl	8010344 <HAL_XSPI_AutoPolling>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d002      	beq.n	80029a2 <MX25LM51245G_WriteEnable+0x196>
  {
    return MX25LM51245G_ERROR;
 800299c:	f04f 33ff 	mov.w	r3, #4294967295
 80029a0:	e000      	b.n	80029a4 <MX25LM51245G_WriteEnable+0x198>
  }

  return MX25LM51245G_OK;
 80029a2:	2300      	movs	r3, #0
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3770      	adds	r7, #112	@ 0x70
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <MX25LM51245G_WriteCfg2Register>:
  * @param  Value Value to write to configuration register
  * @retval error status
  */
int32_t MX25LM51245G_WriteCfg2Register(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                       MX25LM51245G_Transfer_t Rate, uint32_t WriteAddr, uint8_t Value)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b098      	sub	sp, #96	@ 0x60
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	607b      	str	r3, [r7, #4]
 80029b6:	460b      	mov	r3, r1
 80029b8:	72fb      	strb	r3, [r7, #11]
 80029ba:	4613      	mov	r3, r2
 80029bc:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
 80029be:	f107 0310 	add.w	r3, r7, #16
 80029c2:	2250      	movs	r2, #80	@ 0x50
 80029c4:	2100      	movs	r1, #0
 80029c6:	4618      	mov	r0, r3
 80029c8:	f010 fb68 	bl	801309c <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 80029cc:	7afb      	ldrb	r3, [r7, #11]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d105      	bne.n	80029de <MX25LM51245G_WriteCfg2Register+0x32>
 80029d2:	7abb      	ldrb	r3, [r7, #10]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d102      	bne.n	80029de <MX25LM51245G_WriteCfg2Register+0x32>
  {
    return MX25LM51245G_ERROR;
 80029d8:	f04f 33ff 	mov.w	r3, #4294967295
 80029dc:	e077      	b.n	8002ace <MX25LM51245G_WriteCfg2Register+0x122>
  }

  /* Initialize the writing of configuration register 2 */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 80029de:	2300      	movs	r3, #0
 80029e0:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 80029e6:	7afb      	ldrb	r3, [r7, #11]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d101      	bne.n	80029f0 <MX25LM51245G_WriteCfg2Register+0x44>
 80029ec:	2301      	movs	r3, #1
 80029ee:	e000      	b.n	80029f2 <MX25LM51245G_WriteCfg2Register+0x46>
 80029f0:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 80029f2:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80029f4:	7abb      	ldrb	r3, [r7, #10]
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d101      	bne.n	80029fe <MX25LM51245G_WriteCfg2Register+0x52>
 80029fa:	2308      	movs	r3, #8
 80029fc:	e000      	b.n	8002a00 <MX25LM51245G_WriteCfg2Register+0x54>
 80029fe:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002a00:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002a02:	7afb      	ldrb	r3, [r7, #11]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d101      	bne.n	8002a0c <MX25LM51245G_WriteCfg2Register+0x60>
 8002a08:	2300      	movs	r3, #0
 8002a0a:	e000      	b.n	8002a0e <MX25LM51245G_WriteCfg2Register+0x62>
 8002a0c:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002a0e:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_WRITE_CFG_REG2_CMD
                                 : MX25LM51245G_OCTA_WRITE_CFG_REG2_CMD;
 8002a10:	7afb      	ldrb	r3, [r7, #11]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <MX25LM51245G_WriteCfg2Register+0x6e>
 8002a16:	2372      	movs	r3, #114	@ 0x72
 8002a18:	e001      	b.n	8002a1e <MX25LM51245G_WriteCfg2Register+0x72>
 8002a1a:	f247 238d 	movw	r3, #29325	@ 0x728d
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002a1e:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
 8002a20:	7afb      	ldrb	r3, [r7, #11]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d102      	bne.n	8002a2c <MX25LM51245G_WriteCfg2Register+0x80>
 8002a26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a2a:	e001      	b.n	8002a30 <MX25LM51245G_WriteCfg2Register+0x84>
 8002a2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
 8002a32:	7abb      	ldrb	r3, [r7, #10]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d102      	bne.n	8002a3e <MX25LM51245G_WriteCfg2Register+0x92>
 8002a38:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a3c:	e000      	b.n	8002a40 <MX25LM51245G_WriteCfg2Register+0x94>
 8002a3e:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002a40:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8002a42:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002a46:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = WriteAddr;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 8002a50:	7afb      	ldrb	r3, [r7, #11]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d102      	bne.n	8002a5c <MX25LM51245G_WriteCfg2Register+0xb0>
 8002a56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a5a:	e001      	b.n	8002a60 <MX25LM51245G_WriteCfg2Register+0xb4>
 8002a5c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002a60:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
 8002a62:	7abb      	ldrb	r3, [r7, #10]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d102      	bne.n	8002a6e <MX25LM51245G_WriteCfg2Register+0xc2>
 8002a68:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002a6c:	e000      	b.n	8002a70 <MX25LM51245G_WriteCfg2Register+0xc4>
 8002a6e:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002a70:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength             = (Mode == MX25LM51245G_SPI_MODE) ? 1U : ((Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U);
 8002a76:	7afb      	ldrb	r3, [r7, #11]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d006      	beq.n	8002a8a <MX25LM51245G_WriteCfg2Register+0xde>
 8002a7c:	7abb      	ldrb	r3, [r7, #10]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d101      	bne.n	8002a86 <MX25LM51245G_WriteCfg2Register+0xda>
 8002a82:	2302      	movs	r3, #2
 8002a84:	e002      	b.n	8002a8c <MX25LM51245G_WriteCfg2Register+0xe0>
 8002a86:	2301      	movs	r3, #1
 8002a88:	e000      	b.n	8002a8c <MX25LM51245G_WriteCfg2Register+0xe0>
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002a92:	2300      	movs	r3, #0
 8002a94:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a96:	f107 0310 	add.w	r3, r7, #16
 8002a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f00d faa9 	bl	800fff8 <HAL_XSPI_Command>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d002      	beq.n	8002ab2 <MX25LM51245G_WriteCfg2Register+0x106>
  {
    return MX25LM51245G_ERROR;
 8002aac:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab0:	e00d      	b.n	8002ace <MX25LM51245G_WriteCfg2Register+0x122>
  }

  if (HAL_XSPI_Transmit(Ctx, &Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ab6:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f00d fb2c 	bl	8010118 <HAL_XSPI_Transmit>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d002      	beq.n	8002acc <MX25LM51245G_WriteCfg2Register+0x120>
  {
    return MX25LM51245G_ERROR;
 8002ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8002aca:	e000      	b.n	8002ace <MX25LM51245G_WriteCfg2Register+0x122>
  }

  return MX25LM51245G_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3760      	adds	r7, #96	@ 0x60
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <MX25LM51245G_ReadCfg2Register>:
  * @param  Value configuration register 2 value pointer
  * @retval error status
  */
int32_t MX25LM51245G_ReadCfg2Register(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                      MX25LM51245G_Transfer_t Rate, uint32_t ReadAddr, uint8_t *Value)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b098      	sub	sp, #96	@ 0x60
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	60f8      	str	r0, [r7, #12]
 8002ade:	607b      	str	r3, [r7, #4]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	72fb      	strb	r3, [r7, #11]
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002ae8:	f107 0310 	add.w	r3, r7, #16
 8002aec:	2250      	movs	r2, #80	@ 0x50
 8002aee:	2100      	movs	r1, #0
 8002af0:	4618      	mov	r0, r3
 8002af2:	f010 fad3 	bl	801309c <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 8002af6:	7afb      	ldrb	r3, [r7, #11]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d105      	bne.n	8002b08 <MX25LM51245G_ReadCfg2Register+0x32>
 8002afc:	7abb      	ldrb	r3, [r7, #10]
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d102      	bne.n	8002b08 <MX25LM51245G_ReadCfg2Register+0x32>
  {
    return MX25LM51245G_ERROR;
 8002b02:	f04f 33ff 	mov.w	r3, #4294967295
 8002b06:	e081      	b.n	8002c0c <MX25LM51245G_ReadCfg2Register+0x136>
  }

  /* Initialize the reading of status register */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002b10:	7afb      	ldrb	r3, [r7, #11]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <MX25LM51245G_ReadCfg2Register+0x44>
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <MX25LM51245G_ReadCfg2Register+0x46>
 8002b1a:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002b1c:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002b1e:	7abb      	ldrb	r3, [r7, #10]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d101      	bne.n	8002b28 <MX25LM51245G_ReadCfg2Register+0x52>
 8002b24:	2308      	movs	r3, #8
 8002b26:	e000      	b.n	8002b2a <MX25LM51245G_ReadCfg2Register+0x54>
 8002b28:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002b2c:	7afb      	ldrb	r3, [r7, #11]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <MX25LM51245G_ReadCfg2Register+0x60>
 8002b32:	2300      	movs	r3, #0
 8002b34:	e000      	b.n	8002b38 <MX25LM51245G_ReadCfg2Register+0x62>
 8002b36:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002b38:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_READ_CFG_REG2_CMD
                                 : MX25LM51245G_OCTA_READ_CFG_REG2_CMD;
 8002b3a:	7afb      	ldrb	r3, [r7, #11]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <MX25LM51245G_ReadCfg2Register+0x6e>
 8002b40:	2371      	movs	r3, #113	@ 0x71
 8002b42:	e001      	b.n	8002b48 <MX25LM51245G_ReadCfg2Register+0x72>
 8002b44:	f247 138e 	movw	r3, #29070	@ 0x718e
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002b48:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
 8002b4a:	7afb      	ldrb	r3, [r7, #11]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d102      	bne.n	8002b56 <MX25LM51245G_ReadCfg2Register+0x80>
 8002b50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b54:	e001      	b.n	8002b5a <MX25LM51245G_ReadCfg2Register+0x84>
 8002b56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
 8002b5c:	7abb      	ldrb	r3, [r7, #10]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d102      	bne.n	8002b68 <MX25LM51245G_ReadCfg2Register+0x92>
 8002b62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b66:	e000      	b.n	8002b6a <MX25LM51245G_ReadCfg2Register+0x94>
 8002b68:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002b6a:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8002b6c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002b70:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = ReadAddr;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002b76:	2300      	movs	r3, #0
 8002b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 8002b7a:	7afb      	ldrb	r3, [r7, #11]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d102      	bne.n	8002b86 <MX25LM51245G_ReadCfg2Register+0xb0>
 8002b80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b84:	e001      	b.n	8002b8a <MX25LM51245G_ReadCfg2Register+0xb4>
 8002b86:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
 8002b8c:	7abb      	ldrb	r3, [r7, #10]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d102      	bne.n	8002b98 <MX25LM51245G_ReadCfg2Register+0xc2>
 8002b92:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002b96:	e000      	b.n	8002b9a <MX25LM51245G_ReadCfg2Register+0xc4>
 8002b98:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002b9a:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25LM51245G_DTR_TRANSFER)
 8002b9c:	7afb      	ldrb	r3, [r7, #11]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d006      	beq.n	8002bb0 <MX25LM51245G_ReadCfg2Register+0xda>
 8002ba2:	7abb      	ldrb	r3, [r7, #10]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d101      	bne.n	8002bac <MX25LM51245G_ReadCfg2Register+0xd6>
 8002ba8:	2305      	movs	r3, #5
 8002baa:	e002      	b.n	8002bb2 <MX25LM51245G_ReadCfg2Register+0xdc>
 8002bac:	2304      	movs	r3, #4
 8002bae:	e000      	b.n	8002bb2 <MX25LM51245G_ReadCfg2Register+0xdc>
 8002bb0:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
 8002bb2:	657b      	str	r3, [r7, #84]	@ 0x54
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
 8002bb4:	7abb      	ldrb	r3, [r7, #10]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d101      	bne.n	8002bbe <MX25LM51245G_ReadCfg2Register+0xe8>
 8002bba:	2302      	movs	r3, #2
 8002bbc:	e000      	b.n	8002bc0 <MX25LM51245G_ReadCfg2Register+0xea>
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 8002bc2:	7abb      	ldrb	r3, [r7, #10]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d102      	bne.n	8002bce <MX25LM51245G_ReadCfg2Register+0xf8>
 8002bc8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002bcc:	e000      	b.n	8002bd0 <MX25LM51245G_ReadCfg2Register+0xfa>
 8002bce:	2300      	movs	r3, #0
 8002bd0:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002bd6:	f107 0310 	add.w	r3, r7, #16
 8002bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bde:	4619      	mov	r1, r3
 8002be0:	68f8      	ldr	r0, [r7, #12]
 8002be2:	f00d fa09 	bl	800fff8 <HAL_XSPI_Command>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d002      	beq.n	8002bf2 <MX25LM51245G_ReadCfg2Register+0x11c>
  {
    return MX25LM51245G_ERROR;
 8002bec:	f04f 33ff 	mov.w	r3, #4294967295
 8002bf0:	e00c      	b.n	8002c0c <MX25LM51245G_ReadCfg2Register+0x136>
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bf6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f00d fb00 	bl	80101fe <HAL_XSPI_Receive>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d002      	beq.n	8002c0a <MX25LM51245G_ReadCfg2Register+0x134>
  {
    return MX25LM51245G_ERROR;
 8002c04:	f04f 33ff 	mov.w	r3, #4294967295
 8002c08:	e000      	b.n	8002c0c <MX25LM51245G_ReadCfg2Register+0x136>
  }

  return MX25LM51245G_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3760      	adds	r7, #96	@ 0x60
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <MX25LM51245G_ResetEnable>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_ResetEnable(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b096      	sub	sp, #88	@ 0x58
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	70fb      	strb	r3, [r7, #3]
 8002c20:	4613      	mov	r3, r2
 8002c22:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002c24:	f107 0308 	add.w	r3, r7, #8
 8002c28:	2250      	movs	r2, #80	@ 0x50
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f010 fa35 	bl	801309c <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 8002c32:	78fb      	ldrb	r3, [r7, #3]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d105      	bne.n	8002c44 <MX25LM51245G_ResetEnable+0x30>
 8002c38:	78bb      	ldrb	r3, [r7, #2]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d102      	bne.n	8002c44 <MX25LM51245G_ResetEnable+0x30>
  {
    return MX25LM51245G_ERROR;
 8002c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c42:	e03b      	b.n	8002cbc <MX25LM51245G_ResetEnable+0xa8>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002c44:	2300      	movs	r3, #0
 8002c46:	60bb      	str	r3, [r7, #8]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	60fb      	str	r3, [r7, #12]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002c4c:	78fb      	ldrb	r3, [r7, #3]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d101      	bne.n	8002c56 <MX25LM51245G_ResetEnable+0x42>
 8002c52:	2301      	movs	r3, #1
 8002c54:	e000      	b.n	8002c58 <MX25LM51245G_ResetEnable+0x44>
 8002c56:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002c58:	617b      	str	r3, [r7, #20]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002c5a:	78bb      	ldrb	r3, [r7, #2]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d101      	bne.n	8002c64 <MX25LM51245G_ResetEnable+0x50>
 8002c60:	2308      	movs	r3, #8
 8002c62:	e000      	b.n	8002c66 <MX25LM51245G_ResetEnable+0x52>
 8002c64:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002c66:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002c68:	78fb      	ldrb	r3, [r7, #3]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <MX25LM51245G_ResetEnable+0x5e>
 8002c6e:	2300      	movs	r3, #0
 8002c70:	e000      	b.n	8002c74 <MX25LM51245G_ResetEnable+0x60>
 8002c72:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002c74:	61bb      	str	r3, [r7, #24]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_RESET_ENABLE_CMD
                                 : MX25LM51245G_OCTA_RESET_ENABLE_CMD;
 8002c76:	78fb      	ldrb	r3, [r7, #3]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d101      	bne.n	8002c80 <MX25LM51245G_ResetEnable+0x6c>
 8002c7c:	2366      	movs	r3, #102	@ 0x66
 8002c7e:	e001      	b.n	8002c84 <MX25LM51245G_ResetEnable+0x70>
 8002c80:	f246 6399 	movw	r3, #26265	@ 0x6699
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002c84:	613b      	str	r3, [r7, #16]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8002c86:	2300      	movs	r3, #0
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DummyCycles        = 0U;
 8002c92:	2300      	movs	r3, #0
 8002c94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002c96:	2300      	movs	r3, #0
 8002c98:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002c9e:	f107 0308 	add.w	r3, r7, #8
 8002ca2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f00d f9a5 	bl	800fff8 <HAL_XSPI_Command>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d002      	beq.n	8002cba <MX25LM51245G_ResetEnable+0xa6>
  {
    return MX25LM51245G_ERROR;
 8002cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb8:	e000      	b.n	8002cbc <MX25LM51245G_ResetEnable+0xa8>
  }

  return MX25LM51245G_OK;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3758      	adds	r7, #88	@ 0x58
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <MX25LM51245G_ResetMemory>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_ResetMemory(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b096      	sub	sp, #88	@ 0x58
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	460b      	mov	r3, r1
 8002cce:	70fb      	strb	r3, [r7, #3]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002cd4:	f107 0308 	add.w	r3, r7, #8
 8002cd8:	2250      	movs	r2, #80	@ 0x50
 8002cda:	2100      	movs	r1, #0
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f010 f9dd 	bl	801309c <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 8002ce2:	78fb      	ldrb	r3, [r7, #3]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d105      	bne.n	8002cf4 <MX25LM51245G_ResetMemory+0x30>
 8002ce8:	78bb      	ldrb	r3, [r7, #2]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d102      	bne.n	8002cf4 <MX25LM51245G_ResetMemory+0x30>
  {
    return MX25LM51245G_ERROR;
 8002cee:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf2:	e03b      	b.n	8002d6c <MX25LM51245G_ResetMemory+0xa8>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	60bb      	str	r3, [r7, #8]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	60fb      	str	r3, [r7, #12]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002cfc:	78fb      	ldrb	r3, [r7, #3]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <MX25LM51245G_ResetMemory+0x42>
 8002d02:	2301      	movs	r3, #1
 8002d04:	e000      	b.n	8002d08 <MX25LM51245G_ResetMemory+0x44>
 8002d06:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002d08:	617b      	str	r3, [r7, #20]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002d0a:	78bb      	ldrb	r3, [r7, #2]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d101      	bne.n	8002d14 <MX25LM51245G_ResetMemory+0x50>
 8002d10:	2308      	movs	r3, #8
 8002d12:	e000      	b.n	8002d16 <MX25LM51245G_ResetMemory+0x52>
 8002d14:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002d16:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002d18:	78fb      	ldrb	r3, [r7, #3]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <MX25LM51245G_ResetMemory+0x5e>
 8002d1e:	2300      	movs	r3, #0
 8002d20:	e000      	b.n	8002d24 <MX25LM51245G_ResetMemory+0x60>
 8002d22:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002d24:	61bb      	str	r3, [r7, #24]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_RESET_MEMORY_CMD
                                 : MX25LM51245G_OCTA_RESET_MEMORY_CMD;
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d101      	bne.n	8002d30 <MX25LM51245G_ResetMemory+0x6c>
 8002d2c:	2399      	movs	r3, #153	@ 0x99
 8002d2e:	e001      	b.n	8002d34 <MX25LM51245G_ResetMemory+0x70>
 8002d30:	f649 1366 	movw	r3, #39270	@ 0x9966
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002d34:	613b      	str	r3, [r7, #16]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8002d36:	2300      	movs	r3, #0
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DummyCycles        = 0U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002d46:	2300      	movs	r3, #0
 8002d48:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002d4e:	f107 0308 	add.w	r3, r7, #8
 8002d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d56:	4619      	mov	r1, r3
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f00d f94d 	bl	800fff8 <HAL_XSPI_Command>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d002      	beq.n	8002d6a <MX25LM51245G_ResetMemory+0xa6>
  {
    return MX25LM51245G_ERROR;
 8002d64:	f04f 33ff 	mov.w	r3, #4294967295
 8002d68:	e000      	b.n	8002d6c <MX25LM51245G_ResetMemory+0xa8>
  }

  return MX25LM51245G_OK;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3758      	adds	r7, #88	@ 0x58
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <ST7789H2_RegisterBusIO>:
  * @param  pObj Component object pointer.
  * @param  pIO  Component IO pointer.
  * @retval Error status.
  */
int32_t ST7789H2_RegisterBusIO(ST7789H2_Object_t *pObj, ST7789H2_IO_t *pIO)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d103      	bne.n	8002d8c <ST7789H2_RegisterBusIO+0x18>
  {
    ret = ST7789H2_ERROR;
 8002d84:	f04f 33ff 	mov.w	r3, #4294967295
 8002d88:	60fb      	str	r3, [r7, #12]
 8002d8a:	e033      	b.n	8002df4 <ST7789H2_RegisterBusIO+0x80>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	891a      	ldrh	r2, [r3, #8]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	68da      	ldr	r2, [r3, #12]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	691a      	ldr	r2, [r3, #16]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	695a      	ldr	r2, [r3, #20]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	699a      	ldr	r2, [r3, #24]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	619a      	str	r2, [r3, #24]

    pObj->Ctx.ReadReg   = ST7789H2_ReadRegWrap;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a0e      	ldr	r2, [pc, #56]	@ (8002e00 <ST7789H2_RegisterBusIO+0x8c>)
 8002dc8:	621a      	str	r2, [r3, #32]
    pObj->Ctx.WriteReg  = ST7789H2_WriteRegWrap;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8002e04 <ST7789H2_RegisterBusIO+0x90>)
 8002dce:	61da      	str	r2, [r3, #28]
    pObj->Ctx.SendData  = ST7789H2_SendDataWrap;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8002e08 <ST7789H2_RegisterBusIO+0x94>)
 8002dd4:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.handle    = pObj;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	629a      	str	r2, [r3, #40]	@ 0x28

    if (pObj->IO.Init != NULL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d004      	beq.n	8002dee <ST7789H2_RegisterBusIO+0x7a>
    {
      ret = pObj->IO.Init();
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4798      	blx	r3
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	e002      	b.n	8002df4 <ST7789H2_RegisterBusIO+0x80>
    }
    else
    {
      ret = ST7789H2_ERROR;
 8002dee:	f04f 33ff 	mov.w	r3, #4294967295
 8002df2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002df4:	68fb      	ldr	r3, [r7, #12]
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	08003d7f 	.word	0x08003d7f
 8002e04:	08003dad 	.word	0x08003dad
 8002e08:	08003ddb 	.word	0x08003ddb

08002e0c <ST7789H2_Init>:
  * @param  ColorCoding Color coding.
  * @param  Orientation Orientation.
  * @retval Component status.
  */
int32_t ST7789H2_Init(ST7789H2_Object_t *pObj, uint32_t ColorCoding, uint32_t Orientation)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08c      	sub	sp, #48	@ 0x30
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
  int32_t ret = ST7789H2_OK;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t parameter[28];

  if (pObj->IsInitialized == 0U)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f040 8235 	bne.w	8003292 <ST7789H2_Init+0x486>
  {
    /* Sleep In Command */
    parameter[1] = 0;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	747b      	strb	r3, [r7, #17]
    parameter[0] = ST7789H2_SLEEP_IN;
 8002e2c:	2310      	movs	r3, #16
 8002e2e:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	331c      	adds	r3, #28
 8002e34:	f107 0110 	add.w	r1, r7, #16
 8002e38:	2201      	movs	r2, #1
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f001 f823 	bl	8003e86 <st7789h2_send_data>
 8002e40:	4602      	mov	r2, r0
 8002e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e44:	4413      	add	r3, r2
 8002e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Wait for 10ms */
    ST7789H2_Delay(pObj, 10);
 8002e48:	210a      	movs	r1, #10
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 ffd7 	bl	8003dfe <ST7789H2_Delay>

    /* SW Reset Command */
    parameter[0] = ST7789H2_SW_RESET;
 8002e50:	2301      	movs	r3, #1
 8002e52:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	331c      	adds	r3, #28
 8002e58:	f107 0110 	add.w	r1, r7, #16
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f001 f811 	bl	8003e86 <st7789h2_send_data>
 8002e64:	4602      	mov	r2, r0
 8002e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e68:	4413      	add	r3, r2
 8002e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Wait for 200ms */
    ST7789H2_Delay(pObj, 200);
 8002e6c:	21c8      	movs	r1, #200	@ 0xc8
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f000 ffc5 	bl	8003dfe <ST7789H2_Delay>

    /* Sleep Out Command */
    parameter[0] = ST7789H2_SLEEP_OUT;
 8002e74:	2311      	movs	r3, #17
 8002e76:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	331c      	adds	r3, #28
 8002e7c:	f107 0110 	add.w	r1, r7, #16
 8002e80:	2201      	movs	r2, #1
 8002e82:	4618      	mov	r0, r3
 8002e84:	f000 ffff 	bl	8003e86 <st7789h2_send_data>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e8c:	4413      	add	r3, r2
 8002e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Wait for 120ms */
    ST7789H2_Delay(pObj, 120);
 8002e90:	2178      	movs	r1, #120	@ 0x78
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f000 ffb3 	bl	8003dfe <ST7789H2_Delay>

    /* Memory access control */
    if (Orientation == ST7789H2_ORIENTATION_PORTRAIT)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d102      	bne.n	8002ea4 <ST7789H2_Init+0x98>
    {
      parameter[0] = 0x00; /* MY = 0, MX = 0, MV = 0 */
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	743b      	strb	r3, [r7, #16]
 8002ea2:	e00d      	b.n	8002ec0 <ST7789H2_Init+0xb4>
    }
    else if (Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d102      	bne.n	8002eb0 <ST7789H2_Init+0xa4>
    {
      parameter[0] = 0xA0; /* MY = 1, MX = 0, MV = 1 */
 8002eaa:	23a0      	movs	r3, #160	@ 0xa0
 8002eac:	743b      	strb	r3, [r7, #16]
 8002eae:	e007      	b.n	8002ec0 <ST7789H2_Init+0xb4>
    }
    else if (Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d102      	bne.n	8002ebc <ST7789H2_Init+0xb0>
    {
      parameter[0] = 0xC0; /* MY = 1, MX = 1, MV = 0 */
 8002eb6:	23c0      	movs	r3, #192	@ 0xc0
 8002eb8:	743b      	strb	r3, [r7, #16]
 8002eba:	e001      	b.n	8002ec0 <ST7789H2_Init+0xb4>
    }
    else /* Orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180 */
    {
      parameter[0] = 0x60; /* MY = 0, MX = 1, MV = 1 */
 8002ebc:	2360      	movs	r3, #96	@ 0x60
 8002ebe:	743b      	strb	r3, [r7, #16]
    }
    parameter[1] = 0x00;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f103 001c 	add.w	r0, r3, #28
 8002eca:	f107 0210 	add.w	r2, r7, #16
 8002ece:	2301      	movs	r3, #1
 8002ed0:	2136      	movs	r1, #54	@ 0x36
 8002ed2:	f000 ffc3 	bl	8003e5c <st7789h2_write_reg>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eda:	4413      	add	r3, r2
 8002edc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Color mode 16bits/pixel */
    parameter[0] = (uint8_t) ColorCoding;
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_COLOR_MODE, parameter, 1);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f103 001c 	add.w	r0, r3, #28
 8002eea:	f107 0210 	add.w	r2, r7, #16
 8002eee:	2301      	movs	r3, #1
 8002ef0:	213a      	movs	r1, #58	@ 0x3a
 8002ef2:	f000 ffb3 	bl	8003e5c <st7789h2_write_reg>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002efa:	4413      	add	r3, r2
 8002efc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Display inversion On */
    parameter[0] = ST7789H2_DISPLAY_INVERSION_ON;
 8002efe:	2321      	movs	r3, #33	@ 0x21
 8002f00:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	331c      	adds	r3, #28
 8002f06:	f107 0110 	add.w	r1, r7, #16
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f000 ffba 	bl	8003e86 <st7789h2_send_data>
 8002f12:	4602      	mov	r2, r0
 8002f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f16:	4413      	add	r3, r2
 8002f18:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set Column address CASET */
    if (Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d110      	bne.n	8002f42 <ST7789H2_Init+0x136>
    {
      parameter[0] = 0x00; /* XS[15:8] */
 8002f20:	2300      	movs	r3, #0
 8002f22:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 8002f24:	2300      	movs	r3, #0
 8002f26:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x50; /* XS[7:0] */
 8002f28:	2350      	movs	r3, #80	@ 0x50
 8002f2a:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x01; /* XE[15:8] */
 8002f30:	2301      	movs	r3, #1
 8002f32:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 8002f34:	2300      	movs	r3, #0
 8002f36:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0x3F; /* XE[7:0] */
 8002f38:	233f      	movs	r3, #63	@ 0x3f
 8002f3a:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	75fb      	strb	r3, [r7, #23]
 8002f40:	e00f      	b.n	8002f62 <ST7789H2_Init+0x156>
    }
    else
    {
      parameter[0] = 0x00; /* XS[15:8] */
 8002f42:	2300      	movs	r3, #0
 8002f44:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 8002f46:	2300      	movs	r3, #0
 8002f48:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x00; /* XS[7:0] */
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x00; /* XE[15:8] */
 8002f52:	2300      	movs	r3, #0
 8002f54:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 8002f56:	2300      	movs	r3, #0
 8002f58:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0xEF; /* XE[7:0] */
 8002f5a:	23ef      	movs	r3, #239	@ 0xef
 8002f5c:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	75fb      	strb	r3, [r7, #23]
    }
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f103 001c 	add.w	r0, r3, #28
 8002f68:	f107 0210 	add.w	r2, r7, #16
 8002f6c:	2304      	movs	r3, #4
 8002f6e:	212a      	movs	r1, #42	@ 0x2a
 8002f70:	f000 ff74 	bl	8003e5c <st7789h2_write_reg>
 8002f74:	4602      	mov	r2, r0
 8002f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f78:	4413      	add	r3, r2
 8002f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set Row address RASET */
    if (Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d110      	bne.n	8002fa4 <ST7789H2_Init+0x198>
    {
      parameter[0] = 0x00; /* YS[15:8] */
 8002f82:	2300      	movs	r3, #0
 8002f84:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 8002f86:	2300      	movs	r3, #0
 8002f88:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x50; /* YS[7:0] */
 8002f8a:	2350      	movs	r3, #80	@ 0x50
 8002f8c:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x01; /* YE[15:8] */
 8002f92:	2301      	movs	r3, #1
 8002f94:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 8002f96:	2300      	movs	r3, #0
 8002f98:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0x3F; /* YE[7:0] */
 8002f9a:	233f      	movs	r3, #63	@ 0x3f
 8002f9c:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	75fb      	strb	r3, [r7, #23]
 8002fa2:	e00f      	b.n	8002fc4 <ST7789H2_Init+0x1b8>
    }
    else
    {
      parameter[0] = 0x00; /* YS[15:8] */
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x00; /* YS[7:0] */
 8002fac:	2300      	movs	r3, #0
 8002fae:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x00; /* YE[15:8] */
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0xEF; /* YE[7:0] */
 8002fbc:	23ef      	movs	r3, #239	@ 0xef
 8002fbe:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	75fb      	strb	r3, [r7, #23]
    }
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f103 001c 	add.w	r0, r3, #28
 8002fca:	f107 0210 	add.w	r2, r7, #16
 8002fce:	2304      	movs	r3, #4
 8002fd0:	212b      	movs	r1, #43	@ 0x2b
 8002fd2:	f000 ff43 	bl	8003e5c <st7789h2_write_reg>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fda:	4413      	add	r3, r2
 8002fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*--------------- ST7789H2 Frame rate setting ----------------------------*/
    /* PORCH control setting */
    parameter[0] = 0x0C;
 8002fde:	230c      	movs	r3, #12
 8002fe0:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	747b      	strb	r3, [r7, #17]
    parameter[2] = 0x0C;
 8002fe6:	230c      	movs	r3, #12
 8002fe8:	74bb      	strb	r3, [r7, #18]
    parameter[3] = 0x00;
 8002fea:	2300      	movs	r3, #0
 8002fec:	74fb      	strb	r3, [r7, #19]
    parameter[4] = 0x00;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	753b      	strb	r3, [r7, #20]
    parameter[5] = 0x00;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	757b      	strb	r3, [r7, #21]
    parameter[6] = 0x33;
 8002ff6:	2333      	movs	r3, #51	@ 0x33
 8002ff8:	75bb      	strb	r3, [r7, #22]
    parameter[7] = 0x00;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	75fb      	strb	r3, [r7, #23]
    parameter[8] = 0x33;
 8002ffe:	2333      	movs	r3, #51	@ 0x33
 8003000:	763b      	strb	r3, [r7, #24]
    parameter[9] = 0x00;
 8003002:	2300      	movs	r3, #0
 8003004:	767b      	strb	r3, [r7, #25]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_PORCH_CTRL, parameter, 5);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f103 001c 	add.w	r0, r3, #28
 800300c:	f107 0210 	add.w	r2, r7, #16
 8003010:	2305      	movs	r3, #5
 8003012:	21b2      	movs	r1, #178	@ 0xb2
 8003014:	f000 ff22 	bl	8003e5c <st7789h2_write_reg>
 8003018:	4602      	mov	r2, r0
 800301a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800301c:	4413      	add	r3, r2
 800301e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* GATE control setting */
    parameter[0] = 0x35;
 8003020:	2335      	movs	r3, #53	@ 0x35
 8003022:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 8003024:	2300      	movs	r3, #0
 8003026:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_GATE_CTRL, parameter, 1);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f103 001c 	add.w	r0, r3, #28
 800302e:	f107 0210 	add.w	r2, r7, #16
 8003032:	2301      	movs	r3, #1
 8003034:	21b7      	movs	r1, #183	@ 0xb7
 8003036:	f000 ff11 	bl	8003e5c <st7789h2_write_reg>
 800303a:	4602      	mov	r2, r0
 800303c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800303e:	4413      	add	r3, r2
 8003040:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*--------------- ST7789H2 Power setting ---------------------------------*/
    /* VCOM setting */
    parameter[0] = 0x1F;
 8003042:	231f      	movs	r3, #31
 8003044:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 8003046:	2300      	movs	r3, #0
 8003048:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_VCOM_SET, parameter, 1);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f103 001c 	add.w	r0, r3, #28
 8003050:	f107 0210 	add.w	r2, r7, #16
 8003054:	2301      	movs	r3, #1
 8003056:	21bb      	movs	r1, #187	@ 0xbb
 8003058:	f000 ff00 	bl	8003e5c <st7789h2_write_reg>
 800305c:	4602      	mov	r2, r0
 800305e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003060:	4413      	add	r3, r2
 8003062:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* LCM Control setting */
    parameter[0] = 0x2C;
 8003064:	232c      	movs	r3, #44	@ 0x2c
 8003066:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 8003068:	2300      	movs	r3, #0
 800306a:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_LCM_CTRL, parameter, 1);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	f103 001c 	add.w	r0, r3, #28
 8003072:	f107 0210 	add.w	r2, r7, #16
 8003076:	2301      	movs	r3, #1
 8003078:	21c0      	movs	r1, #192	@ 0xc0
 800307a:	f000 feef 	bl	8003e5c <st7789h2_write_reg>
 800307e:	4602      	mov	r2, r0
 8003080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003082:	4413      	add	r3, r2
 8003084:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* VDV and VRH Command Enable */
    parameter[0] = 0x01;
 8003086:	2301      	movs	r3, #1
 8003088:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 800308a:	2300      	movs	r3, #0
 800308c:	747b      	strb	r3, [r7, #17]
    parameter[2] = 0xC3;
 800308e:	23c3      	movs	r3, #195	@ 0xc3
 8003090:	74bb      	strb	r3, [r7, #18]
    parameter[3] = 0x00;
 8003092:	2300      	movs	r3, #0
 8003094:	74fb      	strb	r3, [r7, #19]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_VDV_VRH_EN, parameter, 2);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f103 001c 	add.w	r0, r3, #28
 800309c:	f107 0210 	add.w	r2, r7, #16
 80030a0:	2302      	movs	r3, #2
 80030a2:	21c2      	movs	r1, #194	@ 0xc2
 80030a4:	f000 feda 	bl	8003e5c <st7789h2_write_reg>
 80030a8:	4602      	mov	r2, r0
 80030aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ac:	4413      	add	r3, r2
 80030ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* VDV Set */
    parameter[0] = 0x20;
 80030b0:	2320      	movs	r3, #32
 80030b2:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 80030b4:	2300      	movs	r3, #0
 80030b6:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_VDV_SET, parameter, 1);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f103 001c 	add.w	r0, r3, #28
 80030be:	f107 0210 	add.w	r2, r7, #16
 80030c2:	2301      	movs	r3, #1
 80030c4:	21c4      	movs	r1, #196	@ 0xc4
 80030c6:	f000 fec9 	bl	8003e5c <st7789h2_write_reg>
 80030ca:	4602      	mov	r2, r0
 80030cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ce:	4413      	add	r3, r2
 80030d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Frame Rate Control in normal mode */
    parameter[0] = 0x0F;
 80030d2:	230f      	movs	r3, #15
 80030d4:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 80030d6:	2300      	movs	r3, #0
 80030d8:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_FR_CTRL, parameter, 1);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f103 001c 	add.w	r0, r3, #28
 80030e0:	f107 0210 	add.w	r2, r7, #16
 80030e4:	2301      	movs	r3, #1
 80030e6:	21c6      	movs	r1, #198	@ 0xc6
 80030e8:	f000 feb8 	bl	8003e5c <st7789h2_write_reg>
 80030ec:	4602      	mov	r2, r0
 80030ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030f0:	4413      	add	r3, r2
 80030f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Power Control */
    parameter[0] = 0xA4;
 80030f4:	23a4      	movs	r3, #164	@ 0xa4
 80030f6:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 80030f8:	2300      	movs	r3, #0
 80030fa:	747b      	strb	r3, [r7, #17]
    parameter[2] = 0xA1;
 80030fc:	23a1      	movs	r3, #161	@ 0xa1
 80030fe:	74bb      	strb	r3, [r7, #18]
    parameter[3] = 0x00;
 8003100:	2300      	movs	r3, #0
 8003102:	74fb      	strb	r3, [r7, #19]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_POWER_CTRL, parameter, 2);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f103 001c 	add.w	r0, r3, #28
 800310a:	f107 0210 	add.w	r2, r7, #16
 800310e:	2302      	movs	r3, #2
 8003110:	21d0      	movs	r1, #208	@ 0xd0
 8003112:	f000 fea3 	bl	8003e5c <st7789h2_write_reg>
 8003116:	4602      	mov	r2, r0
 8003118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800311a:	4413      	add	r3, r2
 800311c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*--------------- ST7789H2 Gamma setting ---------------------------------*/
    /* Positive Voltage Gamma Control */
    parameter[0]  = 0xD0;
 800311e:	23d0      	movs	r3, #208	@ 0xd0
 8003120:	743b      	strb	r3, [r7, #16]
    parameter[1]  = 0x00;
 8003122:	2300      	movs	r3, #0
 8003124:	747b      	strb	r3, [r7, #17]
    parameter[2]  = 0x08;
 8003126:	2308      	movs	r3, #8
 8003128:	74bb      	strb	r3, [r7, #18]
    parameter[3]  = 0x00;
 800312a:	2300      	movs	r3, #0
 800312c:	74fb      	strb	r3, [r7, #19]
    parameter[4]  = 0x11;
 800312e:	2311      	movs	r3, #17
 8003130:	753b      	strb	r3, [r7, #20]
    parameter[5]  = 0x00;
 8003132:	2300      	movs	r3, #0
 8003134:	757b      	strb	r3, [r7, #21]
    parameter[6]  = 0x08;
 8003136:	2308      	movs	r3, #8
 8003138:	75bb      	strb	r3, [r7, #22]
    parameter[7]  = 0x00;
 800313a:	2300      	movs	r3, #0
 800313c:	75fb      	strb	r3, [r7, #23]
    parameter[8]  = 0x0C;
 800313e:	230c      	movs	r3, #12
 8003140:	763b      	strb	r3, [r7, #24]
    parameter[9]  = 0x00;
 8003142:	2300      	movs	r3, #0
 8003144:	767b      	strb	r3, [r7, #25]
    parameter[10] = 0x15;
 8003146:	2315      	movs	r3, #21
 8003148:	76bb      	strb	r3, [r7, #26]
    parameter[11] = 0x00;
 800314a:	2300      	movs	r3, #0
 800314c:	76fb      	strb	r3, [r7, #27]
    parameter[12] = 0x39;
 800314e:	2339      	movs	r3, #57	@ 0x39
 8003150:	773b      	strb	r3, [r7, #28]
    parameter[13] = 0x00;
 8003152:	2300      	movs	r3, #0
 8003154:	777b      	strb	r3, [r7, #29]
    parameter[14] = 0x33;
 8003156:	2333      	movs	r3, #51	@ 0x33
 8003158:	77bb      	strb	r3, [r7, #30]
    parameter[15] = 0x00;
 800315a:	2300      	movs	r3, #0
 800315c:	77fb      	strb	r3, [r7, #31]
    parameter[16] = 0x50;
 800315e:	2350      	movs	r3, #80	@ 0x50
 8003160:	f887 3020 	strb.w	r3, [r7, #32]
    parameter[17] = 0x00;
 8003164:	2300      	movs	r3, #0
 8003166:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    parameter[18] = 0x36;
 800316a:	2336      	movs	r3, #54	@ 0x36
 800316c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    parameter[19] = 0x00;
 8003170:	2300      	movs	r3, #0
 8003172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    parameter[20] = 0x13;
 8003176:	2313      	movs	r3, #19
 8003178:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    parameter[21] = 0x00;
 800317c:	2300      	movs	r3, #0
 800317e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    parameter[22] = 0x14;
 8003182:	2314      	movs	r3, #20
 8003184:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    parameter[23] = 0x00;
 8003188:	2300      	movs	r3, #0
 800318a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    parameter[24] = 0x29;
 800318e:	2329      	movs	r3, #41	@ 0x29
 8003190:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    parameter[25] = 0x00;
 8003194:	2300      	movs	r3, #0
 8003196:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    parameter[26] = 0x2D;
 800319a:	232d      	movs	r3, #45	@ 0x2d
 800319c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    parameter[27] = 0x00;
 80031a0:	2300      	movs	r3, #0
 80031a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_PV_GAMMA_CTRL, parameter, 14);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f103 001c 	add.w	r0, r3, #28
 80031ac:	f107 0210 	add.w	r2, r7, #16
 80031b0:	230e      	movs	r3, #14
 80031b2:	21e0      	movs	r1, #224	@ 0xe0
 80031b4:	f000 fe52 	bl	8003e5c <st7789h2_write_reg>
 80031b8:	4602      	mov	r2, r0
 80031ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031bc:	4413      	add	r3, r2
 80031be:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Negative Voltage Gamma Control */
    parameter[0]  = 0xD0;
 80031c0:	23d0      	movs	r3, #208	@ 0xd0
 80031c2:	743b      	strb	r3, [r7, #16]
    parameter[1]  = 0x00;
 80031c4:	2300      	movs	r3, #0
 80031c6:	747b      	strb	r3, [r7, #17]
    parameter[2]  = 0x08;
 80031c8:	2308      	movs	r3, #8
 80031ca:	74bb      	strb	r3, [r7, #18]
    parameter[3]  = 0x00;
 80031cc:	2300      	movs	r3, #0
 80031ce:	74fb      	strb	r3, [r7, #19]
    parameter[4]  = 0x10;
 80031d0:	2310      	movs	r3, #16
 80031d2:	753b      	strb	r3, [r7, #20]
    parameter[5]  = 0x00;
 80031d4:	2300      	movs	r3, #0
 80031d6:	757b      	strb	r3, [r7, #21]
    parameter[6]  = 0x08;
 80031d8:	2308      	movs	r3, #8
 80031da:	75bb      	strb	r3, [r7, #22]
    parameter[7]  = 0x00;
 80031dc:	2300      	movs	r3, #0
 80031de:	75fb      	strb	r3, [r7, #23]
    parameter[8]  = 0x06;
 80031e0:	2306      	movs	r3, #6
 80031e2:	763b      	strb	r3, [r7, #24]
    parameter[9]  = 0x00;
 80031e4:	2300      	movs	r3, #0
 80031e6:	767b      	strb	r3, [r7, #25]
    parameter[10] = 0x06;
 80031e8:	2306      	movs	r3, #6
 80031ea:	76bb      	strb	r3, [r7, #26]
    parameter[11] = 0x00;
 80031ec:	2300      	movs	r3, #0
 80031ee:	76fb      	strb	r3, [r7, #27]
    parameter[12] = 0x39;
 80031f0:	2339      	movs	r3, #57	@ 0x39
 80031f2:	773b      	strb	r3, [r7, #28]
    parameter[13] = 0x00;
 80031f4:	2300      	movs	r3, #0
 80031f6:	777b      	strb	r3, [r7, #29]
    parameter[14] = 0x44;
 80031f8:	2344      	movs	r3, #68	@ 0x44
 80031fa:	77bb      	strb	r3, [r7, #30]
    parameter[15] = 0x00;
 80031fc:	2300      	movs	r3, #0
 80031fe:	77fb      	strb	r3, [r7, #31]
    parameter[16] = 0x51;
 8003200:	2351      	movs	r3, #81	@ 0x51
 8003202:	f887 3020 	strb.w	r3, [r7, #32]
    parameter[17] = 0x00;
 8003206:	2300      	movs	r3, #0
 8003208:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    parameter[18] = 0x0B;
 800320c:	230b      	movs	r3, #11
 800320e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    parameter[19] = 0x00;
 8003212:	2300      	movs	r3, #0
 8003214:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    parameter[20] = 0x16;
 8003218:	2316      	movs	r3, #22
 800321a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    parameter[21] = 0x00;
 800321e:	2300      	movs	r3, #0
 8003220:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    parameter[22] = 0x14;
 8003224:	2314      	movs	r3, #20
 8003226:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    parameter[23] = 0x00;
 800322a:	2300      	movs	r3, #0
 800322c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    parameter[24] = 0x2F;
 8003230:	232f      	movs	r3, #47	@ 0x2f
 8003232:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    parameter[25] = 0x00;
 8003236:	2300      	movs	r3, #0
 8003238:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    parameter[26] = 0x31;
 800323c:	2331      	movs	r3, #49	@ 0x31
 800323e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    parameter[27] = 0x00;
 8003242:	2300      	movs	r3, #0
 8003244:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_NV_GAMMA_CTRL, parameter, 14);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f103 001c 	add.w	r0, r3, #28
 800324e:	f107 0210 	add.w	r2, r7, #16
 8003252:	230e      	movs	r3, #14
 8003254:	21e1      	movs	r1, #225	@ 0xe1
 8003256:	f000 fe01 	bl	8003e5c <st7789h2_write_reg>
 800325a:	4602      	mov	r2, r0
 800325c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800325e:	4413      	add	r3, r2
 8003260:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Tearing Effect Line On: Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
    parameter[0] = 0x01;
 8003262:	2301      	movs	r3, #1
 8003264:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 8003266:	2300      	movs	r3, #0
 8003268:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_TE_LINE_ON, parameter, 1);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f103 001c 	add.w	r0, r3, #28
 8003270:	f107 0210 	add.w	r2, r7, #16
 8003274:	2301      	movs	r3, #1
 8003276:	2135      	movs	r1, #53	@ 0x35
 8003278:	f000 fdf0 	bl	8003e5c <st7789h2_write_reg>
 800327c:	4602      	mov	r2, r0
 800327e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003280:	4413      	add	r3, r2
 8003282:	62fb      	str	r3, [r7, #44]	@ 0x2c

    pObj->IsInitialized = 1U;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    pObj->Orientation   = Orientation;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  if (ret != ST7789H2_OK)
 8003292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003294:	2b00      	cmp	r3, #0
 8003296:	d002      	beq.n	800329e <ST7789H2_Init+0x492>
  {
    ret = ST7789H2_ERROR;
 8003298:	f04f 33ff 	mov.w	r3, #4294967295
 800329c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  return ret;
 800329e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3730      	adds	r7, #48	@ 0x30
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <ST7789H2_DeInit>:
  * @brief  De-Initialize the st7789h2 LCD Component.
  * @param  pObj pointer to component object.
  * @retval Component status.
  */
int32_t ST7789H2_DeInit(ST7789H2_Object_t *pObj)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  int32_t ret = ST7789H2_OK;
 80032b0:	2300      	movs	r3, #0
 80032b2:	60fb      	str	r3, [r7, #12]
  uint8_t parameter[2];

  if (pObj->IsInitialized != 0U)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d01e      	beq.n	80032fc <ST7789H2_DeInit+0x54>
  {
    ret += ST7789H2_DisplayOff(pObj);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f000 f879 	bl	80033b6 <ST7789H2_DisplayOff>
 80032c4:	4602      	mov	r2, r0
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	4413      	add	r3, r2
 80032ca:	60fb      	str	r3, [r7, #12]

    /* Power Off sequence ----------------------------------------------------*/
    /* Sleep In Command */
    parameter[1] = 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	727b      	strb	r3, [r7, #9]
    parameter[0] = ST7789H2_SLEEP_IN;
 80032d0:	2310      	movs	r3, #16
 80032d2:	723b      	strb	r3, [r7, #8]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	331c      	adds	r3, #28
 80032d8:	f107 0108 	add.w	r1, r7, #8
 80032dc:	2201      	movs	r2, #1
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 fdd1 	bl	8003e86 <st7789h2_send_data>
 80032e4:	4602      	mov	r2, r0
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	4413      	add	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]
    /* Wait for 10ms */
    ST7789H2_Delay(pObj, 10);
 80032ec:	210a      	movs	r1, #10
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 fd85 	bl	8003dfe <ST7789H2_Delay>

    pObj->IsInitialized = 0;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  }

  if (ret != ST7789H2_OK)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d002      	beq.n	8003308 <ST7789H2_DeInit+0x60>
  {
    ret = ST7789H2_ERROR;
 8003302:	f04f 33ff 	mov.w	r3, #4294967295
 8003306:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003308:	68fb      	ldr	r3, [r7, #12]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <ST7789H2_ReadID>:
  * @param  pObj pointer to component object.
  * @param  Id   pointer to component id.
  * @retval Component status.
  */
int32_t ST7789H2_ReadID(ST7789H2_Object_t *pObj, uint32_t *Id)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b084      	sub	sp, #16
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
 800331a:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t st7789h2_id[4] = {0};
 800331c:	2300      	movs	r3, #0
 800331e:	60bb      	str	r3, [r7, #8]

  /* Get ID from component */
  ret = st7789h2_read_reg(&pObj->Ctx, ST7789H2_READ_ID1, st7789h2_id, 2);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f103 001c 	add.w	r0, r3, #28
 8003326:	f107 0208 	add.w	r2, r7, #8
 800332a:	2302      	movs	r3, #2
 800332c:	21da      	movs	r1, #218	@ 0xda
 800332e:	f000 fd80 	bl	8003e32 <st7789h2_read_reg>
 8003332:	60f8      	str	r0, [r7, #12]

  *Id = (uint32_t)st7789h2_id[2] | ((uint32_t)st7789h2_id[3] << 8U);
 8003334:	7abb      	ldrb	r3, [r7, #10]
 8003336:	461a      	mov	r2, r3
 8003338:	7afb      	ldrb	r3, [r7, #11]
 800333a:	021b      	lsls	r3, r3, #8
 800333c:	431a      	orrs	r2, r3
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	601a      	str	r2, [r3, #0]

  if (ret != ST7789H2_OK)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <ST7789H2_ReadID+0x3c>
  {
    ret = ST7789H2_ERROR;
 8003348:	f04f 33ff 	mov.w	r3, #4294967295
 800334c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800334e:	68fb      	ldr	r3, [r7, #12]
}
 8003350:	4618      	mov	r0, r3
 8003352:	3710      	adds	r7, #16
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <ST7789H2_DisplayOn>:
  * @brief  Set the display on.
  * @param  pObj pointer to component object.
  * @retval Component status.
  */
int32_t ST7789H2_DisplayOn(ST7789H2_Object_t *pObj)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  int32_t ret = ST7789H2_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	60fb      	str	r3, [r7, #12]
  uint8_t parameter[2];

  parameter[1] = 0x00U;
 8003364:	2300      	movs	r3, #0
 8003366:	727b      	strb	r3, [r7, #9]

  /* Display ON command */
  parameter[0] = ST7789H2_DISPLAY_ON;
 8003368:	2329      	movs	r3, #41	@ 0x29
 800336a:	723b      	strb	r3, [r7, #8]
  ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	331c      	adds	r3, #28
 8003370:	f107 0108 	add.w	r1, r7, #8
 8003374:	2201      	movs	r2, #1
 8003376:	4618      	mov	r0, r3
 8003378:	f000 fd85 	bl	8003e86 <st7789h2_send_data>
 800337c:	4602      	mov	r2, r0
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	4413      	add	r3, r2
 8003382:	60fb      	str	r3, [r7, #12]

  /* Sleep Out command */
  parameter[0] = ST7789H2_SLEEP_OUT;
 8003384:	2311      	movs	r3, #17
 8003386:	723b      	strb	r3, [r7, #8]
  ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	331c      	adds	r3, #28
 800338c:	f107 0108 	add.w	r1, r7, #8
 8003390:	2201      	movs	r2, #1
 8003392:	4618      	mov	r0, r3
 8003394:	f000 fd77 	bl	8003e86 <st7789h2_send_data>
 8003398:	4602      	mov	r2, r0
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	4413      	add	r3, r2
 800339e:	60fb      	str	r3, [r7, #12]

  if (ret != ST7789H2_OK)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d002      	beq.n	80033ac <ST7789H2_DisplayOn+0x54>
  {
    ret = ST7789H2_ERROR;
 80033a6:	f04f 33ff 	mov.w	r3, #4294967295
 80033aa:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80033ac:	68fb      	ldr	r3, [r7, #12]
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <ST7789H2_DisplayOff>:
  * @brief  Set the display off.
  * @param  pObj pointer to component object.
  * @retval Component status.
  */
int32_t ST7789H2_DisplayOff(ST7789H2_Object_t *pObj)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b084      	sub	sp, #16
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  int32_t ret = ST7789H2_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	60fb      	str	r3, [r7, #12]
  uint8_t parameter[2];

  /* Display OFF command */
  parameter[0] = 0xFEU;
 80033c2:	23fe      	movs	r3, #254	@ 0xfe
 80033c4:	723b      	strb	r3, [r7, #8]
  parameter[1] = 0x00U;
 80033c6:	2300      	movs	r3, #0
 80033c8:	727b      	strb	r3, [r7, #9]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_DISPLAY_OFF_PWR_SAVE, parameter, 1);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f103 001c 	add.w	r0, r3, #28
 80033d0:	f107 0208 	add.w	r2, r7, #8
 80033d4:	2301      	movs	r3, #1
 80033d6:	21bd      	movs	r1, #189	@ 0xbd
 80033d8:	f000 fd40 	bl	8003e5c <st7789h2_write_reg>
 80033dc:	4602      	mov	r2, r0
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	4413      	add	r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]

  /* Sleep In Command */
  parameter[0] = ST7789H2_SLEEP_IN;
 80033e4:	2310      	movs	r3, #16
 80033e6:	723b      	strb	r3, [r7, #8]
  ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	331c      	adds	r3, #28
 80033ec:	f107 0108 	add.w	r1, r7, #8
 80033f0:	2201      	movs	r2, #1
 80033f2:	4618      	mov	r0, r3
 80033f4:	f000 fd47 	bl	8003e86 <st7789h2_send_data>
 80033f8:	4602      	mov	r2, r0
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	4413      	add	r3, r2
 80033fe:	60fb      	str	r3, [r7, #12]

  /* Wait for 10ms */
  ST7789H2_Delay(pObj, 10);
 8003400:	210a      	movs	r1, #10
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 fcfb 	bl	8003dfe <ST7789H2_Delay>

  if (ret != ST7789H2_OK)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d002      	beq.n	8003414 <ST7789H2_DisplayOff+0x5e>
  {
    ret = ST7789H2_ERROR;
 800340e:	f04f 33ff 	mov.w	r3, #4294967295
 8003412:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003414:	68fb      	ldr	r3, [r7, #12]
}
 8003416:	4618      	mov	r0, r3
 8003418:	3710      	adds	r7, #16
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <ST7789H2_SetBrightness>:
  * @param  pObj Pointer to component object.
  * @param  Brightness Display brightness to be set.
  * @retval Component status.
  */
int32_t ST7789H2_SetBrightness(const ST7789H2_Object_t *pObj, uint32_t Brightness)
{
 800341e:	b480      	push	{r7}
 8003420:	b083      	sub	sp, #12
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
 8003426:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return ST7789H2_ERROR;
 8003428:	f04f 33ff 	mov.w	r3, #4294967295
}
 800342c:	4618      	mov	r0, r3
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <ST7789H2_GetBrightness>:
  * @param  pObj Pointer to component object.
  * @param  Brightness Current display brightness.
  * @retval Component status.
  */
int32_t ST7789H2_GetBrightness(const ST7789H2_Object_t *pObj, const uint32_t *Brightness)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return ST7789H2_ERROR;
 8003442:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003446:	4618      	mov	r0, r3
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr

08003452 <ST7789H2_SetOrientation>:
  * @param  pObj Pointer to component object.
  * @param  Orientation Display orientation to be set.
  * @retval Component status.
  */
int32_t ST7789H2_SetOrientation(ST7789H2_Object_t *pObj, uint32_t Orientation)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	b084      	sub	sp, #16
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
 800345a:	6039      	str	r1, [r7, #0]
  int32_t ret = ST7789H2_OK;
 800345c:	2300      	movs	r3, #0
 800345e:	60fb      	str	r3, [r7, #12]
  uint8_t   parameter[2];

  /* Memory access control */
  if (Orientation == ST7789H2_ORIENTATION_PORTRAIT)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d102      	bne.n	800346c <ST7789H2_SetOrientation+0x1a>
  {
    parameter[0] = 0x00U; /* MY = 0, MX = 0, MV = 0 */
 8003466:	2300      	movs	r3, #0
 8003468:	723b      	strb	r3, [r7, #8]
 800346a:	e00d      	b.n	8003488 <ST7789H2_SetOrientation+0x36>
  }
  else if (Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d102      	bne.n	8003478 <ST7789H2_SetOrientation+0x26>
  {
    parameter[0] = 0xA0U; /* MY = 1, MX = 0, MV = 1 */
 8003472:	23a0      	movs	r3, #160	@ 0xa0
 8003474:	723b      	strb	r3, [r7, #8]
 8003476:	e007      	b.n	8003488 <ST7789H2_SetOrientation+0x36>
  }
  else if (Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	2b02      	cmp	r3, #2
 800347c:	d102      	bne.n	8003484 <ST7789H2_SetOrientation+0x32>
  {
    parameter[0] = 0xC0U; /* MY = 1, MX = 1, MV = 0 */
 800347e:	23c0      	movs	r3, #192	@ 0xc0
 8003480:	723b      	strb	r3, [r7, #8]
 8003482:	e001      	b.n	8003488 <ST7789H2_SetOrientation+0x36>
  }
  else /* Orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180 */
  {
    parameter[0] = 0x60U; /* MY = 0, MX = 1, MV = 1 */
 8003484:	2360      	movs	r3, #96	@ 0x60
 8003486:	723b      	strb	r3, [r7, #8]
  }
  parameter[1] = 0x00U;
 8003488:	2300      	movs	r3, #0
 800348a:	727b      	strb	r3, [r7, #9]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f103 001c 	add.w	r0, r3, #28
 8003492:	f107 0208 	add.w	r2, r7, #8
 8003496:	2301      	movs	r3, #1
 8003498:	2136      	movs	r1, #54	@ 0x36
 800349a:	f000 fcdf 	bl	8003e5c <st7789h2_write_reg>
 800349e:	4602      	mov	r2, r0
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4413      	add	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]

  pObj->Orientation = Orientation;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	631a      	str	r2, [r3, #48]	@ 0x30

  return ret;
 80034ac:	68fb      	ldr	r3, [r7, #12]
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <ST7789H2_GetOrientation>:
  * @param  pObj Pointer to component object.
  * @param  Orientation Current display orientation.
  * @retval Component status.
  */
int32_t ST7789H2_GetOrientation(ST7789H2_Object_t *pObj, uint32_t *Orientation)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b085      	sub	sp, #20
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
 80034be:	6039      	str	r1, [r7, #0]
  int32_t ret = ST7789H2_OK;
 80034c0:	2300      	movs	r3, #0
 80034c2:	60fb      	str	r3, [r7, #12]

  *Orientation = pObj->Orientation;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	601a      	str	r2, [r3, #0]

  return ret;
 80034cc:	68fb      	ldr	r3, [r7, #12]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3714      	adds	r7, #20
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr

080034da <ST7789H2_SetCursor>:
  * @param  Xpos X position on LCD.
  * @param  Ypos Y position on LCD.
  * @retval Component status.
  */
int32_t ST7789H2_SetCursor(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b088      	sub	sp, #32
 80034de:	af00      	add	r7, sp, #0
 80034e0:	60f8      	str	r0, [r7, #12]
 80034e2:	60b9      	str	r1, [r7, #8]
 80034e4:	607a      	str	r2, [r7, #4]
  int32_t ret = ST7789H2_OK;
 80034e6:	2300      	movs	r3, #0
 80034e8:	61fb      	str	r3, [r7, #28]
  uint8_t parameter[8];

  /* CASET: Column Address Set */
  if (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d116      	bne.n	8003520 <ST7789H2_SetCursor+0x46>
  {
    parameter[0] = (uint8_t)((Xpos + 0x50U) >> 8);  /* XS[15:8] */
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	3350      	adds	r3, #80	@ 0x50
 80034f6:	0a1b      	lsrs	r3, r3, #8
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80034fc:	2300      	movs	r3, #0
 80034fe:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t)(Xpos + 0x50U);         /* XS[7:0] */
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	b2db      	uxtb	r3, r3
 8003504:	3350      	adds	r3, #80	@ 0x50
 8003506:	b2db      	uxtb	r3, r3
 8003508:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 800350a:	2300      	movs	r3, #0
 800350c:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01;                            /* XE[15:8] */
 800350e:	2301      	movs	r3, #1
 8003510:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003512:	2300      	movs	r3, #0
 8003514:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F;                            /* XE[7:0] */
 8003516:	233f      	movs	r3, #63	@ 0x3f
 8003518:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 800351a:	2300      	movs	r3, #0
 800351c:	76fb      	strb	r3, [r7, #27]
 800351e:	e012      	b.n	8003546 <ST7789H2_SetCursor+0x6c>
  }
  else
  {
    parameter[0] = (uint8_t)(Xpos >> 8);  /* XS[15:8] */
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	0a1b      	lsrs	r3, r3, #8
 8003524:	b2db      	uxtb	r3, r3
 8003526:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003528:	2300      	movs	r3, #0
 800352a:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t) Xpos;        /* XS[7:0] */
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	b2db      	uxtb	r3, r3
 8003530:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003532:	2300      	movs	r3, #0
 8003534:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00;                  /* XE[15:8] */
 8003536:	2300      	movs	r3, #0
 8003538:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 800353a:	2300      	movs	r3, #0
 800353c:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF;                  /* XE[7:0] */
 800353e:	23ef      	movs	r3, #239	@ 0xef
 8003540:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003542:	2300      	movs	r3, #0
 8003544:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f103 001c 	add.w	r0, r3, #28
 800354c:	f107 0214 	add.w	r2, r7, #20
 8003550:	2304      	movs	r3, #4
 8003552:	212a      	movs	r1, #42	@ 0x2a
 8003554:	f000 fc82 	bl	8003e5c <st7789h2_write_reg>
 8003558:	4602      	mov	r2, r0
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	4413      	add	r3, r2
 800355e:	61fb      	str	r3, [r7, #28]

  /* RASET: Row Address Set */
  if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003564:	2b02      	cmp	r3, #2
 8003566:	d116      	bne.n	8003596 <ST7789H2_SetCursor+0xbc>
  {
    parameter[0] = (uint8_t)((Ypos + 0x50U) >> 8);  /* YS[15:8] */
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	3350      	adds	r3, #80	@ 0x50
 800356c:	0a1b      	lsrs	r3, r3, #8
 800356e:	b2db      	uxtb	r3, r3
 8003570:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003572:	2300      	movs	r3, #0
 8003574:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t)(Ypos + 0x50U);         /* YS[7:0] */
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	3350      	adds	r3, #80	@ 0x50
 800357c:	b2db      	uxtb	r3, r3
 800357e:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003580:	2300      	movs	r3, #0
 8003582:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01;                            /* YE[15:8] */
 8003584:	2301      	movs	r3, #1
 8003586:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003588:	2300      	movs	r3, #0
 800358a:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F;                            /* YE[7:0] */
 800358c:	233f      	movs	r3, #63	@ 0x3f
 800358e:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003590:	2300      	movs	r3, #0
 8003592:	76fb      	strb	r3, [r7, #27]
 8003594:	e012      	b.n	80035bc <ST7789H2_SetCursor+0xe2>
  }
  else
  {
    parameter[0] = (uint8_t)(Ypos >> 8);  /* YS[15:8] */
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	0a1b      	lsrs	r3, r3, #8
 800359a:	b2db      	uxtb	r3, r3
 800359c:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 800359e:	2300      	movs	r3, #0
 80035a0:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t) Ypos;        /* YS[7:0] */
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 80035a8:	2300      	movs	r3, #0
 80035aa:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00;                  /* YE[15:8] */
 80035ac:	2300      	movs	r3, #0
 80035ae:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 80035b0:	2300      	movs	r3, #0
 80035b2:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF;                  /* YE[7:0] */
 80035b4:	23ef      	movs	r3, #239	@ 0xef
 80035b6:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 80035b8:	2300      	movs	r3, #0
 80035ba:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f103 001c 	add.w	r0, r3, #28
 80035c2:	f107 0214 	add.w	r2, r7, #20
 80035c6:	2304      	movs	r3, #4
 80035c8:	212b      	movs	r1, #43	@ 0x2b
 80035ca:	f000 fc47 	bl	8003e5c <st7789h2_write_reg>
 80035ce:	4602      	mov	r2, r0
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	4413      	add	r3, r2
 80035d4:	61fb      	str	r3, [r7, #28]

  if (ret != ST7789H2_OK)
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d002      	beq.n	80035e2 <ST7789H2_SetCursor+0x108>
  {
    ret = ST7789H2_ERROR;
 80035dc:	f04f 33ff 	mov.w	r3, #4294967295
 80035e0:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 80035e2:	69fb      	ldr	r3, [r7, #28]
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3720      	adds	r7, #32
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <ST7789H2_DrawBitmap>:
  * @param  Ypos Y position on LCD.
  * @param  pBmp Pointer to bitmap.
  * @retval Component status.
  */
int32_t ST7789H2_DrawBitmap(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b08e      	sub	sp, #56	@ 0x38
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
 80035f8:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 80035fa:	2300      	movs	r3, #0
 80035fc:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index, size;
  uint32_t width, height;
  uint32_t Ystart, Ystop;

  /* Read file size */
  size = ((uint32_t)pBmp[5] << 24) | ((uint32_t)pBmp[4] << 16) | ((uint32_t)pBmp[3] << 8) | (uint32_t)pBmp[2];
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	3305      	adds	r3, #5
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	061a      	lsls	r2, r3, #24
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	3304      	adds	r3, #4
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	041b      	lsls	r3, r3, #16
 800360e:	431a      	orrs	r2, r3
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	3303      	adds	r3, #3
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	021b      	lsls	r3, r3, #8
 8003618:	4313      	orrs	r3, r2
 800361a:	683a      	ldr	r2, [r7, #0]
 800361c:	3202      	adds	r2, #2
 800361e:	7812      	ldrb	r2, [r2, #0]
 8003620:	4313      	orrs	r3, r2
 8003622:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Get bitmap data address offset */
  index = ((uint32_t)pBmp[13] << 24) | ((uint32_t)pBmp[12] << 16) | ((uint32_t)pBmp[11] << 8) | (uint32_t)pBmp[10];
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	330d      	adds	r3, #13
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	061a      	lsls	r2, r3, #24
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	330c      	adds	r3, #12
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	041b      	lsls	r3, r3, #16
 8003634:	431a      	orrs	r2, r3
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	330b      	adds	r3, #11
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	021b      	lsls	r3, r3, #8
 800363e:	4313      	orrs	r3, r2
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	320a      	adds	r2, #10
 8003644:	7812      	ldrb	r2, [r2, #0]
 8003646:	4313      	orrs	r3, r2
 8003648:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Get image width */
  width = ((uint32_t)pBmp[21] << 24) | ((uint32_t)pBmp[20] << 16) | ((uint32_t)pBmp[19] << 8) | (uint32_t)pBmp[18];
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	3315      	adds	r3, #21
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	061a      	lsls	r2, r3, #24
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	3314      	adds	r3, #20
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	041b      	lsls	r3, r3, #16
 800365a:	431a      	orrs	r2, r3
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	3313      	adds	r3, #19
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	021b      	lsls	r3, r3, #8
 8003664:	4313      	orrs	r3, r2
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	3212      	adds	r2, #18
 800366a:	7812      	ldrb	r2, [r2, #0]
 800366c:	4313      	orrs	r3, r2
 800366e:	623b      	str	r3, [r7, #32]
  width--;
 8003670:	6a3b      	ldr	r3, [r7, #32]
 8003672:	3b01      	subs	r3, #1
 8003674:	623b      	str	r3, [r7, #32]
  /* Get image height */
  height = ((uint32_t)pBmp[25] << 24) | ((uint32_t)pBmp[24] << 16) | ((uint32_t)pBmp[23] << 8) | (uint32_t)pBmp[22];
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	3319      	adds	r3, #25
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	061a      	lsls	r2, r3, #24
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	3318      	adds	r3, #24
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	041b      	lsls	r3, r3, #16
 8003686:	431a      	orrs	r2, r3
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	3317      	adds	r3, #23
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	021b      	lsls	r3, r3, #8
 8003690:	4313      	orrs	r3, r2
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	3216      	adds	r2, #22
 8003696:	7812      	ldrb	r2, [r2, #0]
 8003698:	4313      	orrs	r3, r2
 800369a:	61fb      	str	r3, [r7, #28]
  height--;
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	3b01      	subs	r3, #1
 80036a0:	61fb      	str	r3, [r7, #28]
  /* Get size of data */
  size = size - index;
 80036a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  size = size / 2U;
 80036aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ac:	085b      	lsrs	r3, r3, #1
 80036ae:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute new Y start and stop values */
  if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d10c      	bne.n	80036d2 <ST7789H2_DrawBitmap+0xe6>
  {
    Ystart = 319U - (Ypos + height);
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	4413      	add	r3, r2
 80036be:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80036c2:	3301      	adds	r3, #1
 80036c4:	633b      	str	r3, [r7, #48]	@ 0x30
    Ystop  = 319U - Ypos;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80036cc:	3301      	adds	r3, #1
 80036ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036d0:	e018      	b.n	8003704 <ST7789H2_DrawBitmap+0x118>
  }
  else if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d10a      	bne.n	80036f0 <ST7789H2_DrawBitmap+0x104>
  {
    Ystart = 319U - (Ypos + 0x50U + height);
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	4413      	add	r3, r2
 80036e0:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80036e4:	633b      	str	r3, [r7, #48]	@ 0x30
    Ystop  = 319U - (Ypos + 0x50U);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80036ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036ee:	e009      	b.n	8003704 <ST7789H2_DrawBitmap+0x118>
  }
  else
  {
    Ystart = 239U - (Ypos + height);
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	4413      	add	r3, r2
 80036f6:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80036fa:	633b      	str	r3, [r7, #48]	@ 0x30
    Ystop  = 239U - Ypos;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8003702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set GRAM Area - Partial Display Control */
  if (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003708:	2b01      	cmp	r3, #1
 800370a:	d122      	bne.n	8003752 <ST7789H2_DrawBitmap+0x166>
  {
    parameter[0] = (uint8_t)((Xpos + 0x50U) >> 8);          /* XS[15:8] */
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	3350      	adds	r3, #80	@ 0x50
 8003710:	0a1b      	lsrs	r3, r3, #8
 8003712:	b2db      	uxtb	r3, r3
 8003714:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003716:	2300      	movs	r3, #0
 8003718:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t)(Xpos + 0x50U);                 /* XS[7:0] */
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	b2db      	uxtb	r3, r3
 800371e:	3350      	adds	r3, #80	@ 0x50
 8003720:	b2db      	uxtb	r3, r3
 8003722:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003724:	2300      	movs	r3, #0
 8003726:	75fb      	strb	r3, [r7, #23]
    parameter[4] = (uint8_t)((Xpos + width + 0x50U) >> 8);  /* XE[15:8] */
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	6a3b      	ldr	r3, [r7, #32]
 800372c:	4413      	add	r3, r2
 800372e:	3350      	adds	r3, #80	@ 0x50
 8003730:	0a1b      	lsrs	r3, r3, #8
 8003732:	b2db      	uxtb	r3, r3
 8003734:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003736:	2300      	movs	r3, #0
 8003738:	767b      	strb	r3, [r7, #25]
    parameter[6] = (uint8_t)(Xpos + width + 0x50U);         /* XE[7:0] */
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	b2da      	uxtb	r2, r3
 800373e:	6a3b      	ldr	r3, [r7, #32]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	4413      	add	r3, r2
 8003744:	b2db      	uxtb	r3, r3
 8003746:	3350      	adds	r3, #80	@ 0x50
 8003748:	b2db      	uxtb	r3, r3
 800374a:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 800374c:	2300      	movs	r3, #0
 800374e:	76fb      	strb	r3, [r7, #27]
 8003750:	e01b      	b.n	800378a <ST7789H2_DrawBitmap+0x19e>
  }
  else
  {
    parameter[0] = (uint8_t)(Xpos >> 8);            /* XS[15:8] */
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	0a1b      	lsrs	r3, r3, #8
 8003756:	b2db      	uxtb	r3, r3
 8003758:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 800375a:	2300      	movs	r3, #0
 800375c:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t) Xpos;                  /* XS[7:0] */
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	b2db      	uxtb	r3, r3
 8003762:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003764:	2300      	movs	r3, #0
 8003766:	75fb      	strb	r3, [r7, #23]
    parameter[4] = (uint8_t)((Xpos + width) >> 8);  /* XE[15:8] */
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	6a3b      	ldr	r3, [r7, #32]
 800376c:	4413      	add	r3, r2
 800376e:	0a1b      	lsrs	r3, r3, #8
 8003770:	b2db      	uxtb	r3, r3
 8003772:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003774:	2300      	movs	r3, #0
 8003776:	767b      	strb	r3, [r7, #25]
    parameter[6] = (uint8_t)(Xpos + width);         /* XE[7:0] */
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	b2da      	uxtb	r2, r3
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	b2db      	uxtb	r3, r3
 8003780:	4413      	add	r3, r2
 8003782:	b2db      	uxtb	r3, r3
 8003784:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003786:	2300      	movs	r3, #0
 8003788:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f103 001c 	add.w	r0, r3, #28
 8003790:	f107 0214 	add.w	r2, r7, #20
 8003794:	2304      	movs	r3, #4
 8003796:	212a      	movs	r1, #42	@ 0x2a
 8003798:	f000 fb60 	bl	8003e5c <st7789h2_write_reg>
 800379c:	4602      	mov	r2, r0
 800379e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037a0:	4413      	add	r3, r2
 80037a2:	637b      	str	r3, [r7, #52]	@ 0x34
  parameter[0] = (uint8_t)(Ystart >> 8);  /* YS[15:8] */
 80037a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a6:	0a1b      	lsrs	r3, r3, #8
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	753b      	strb	r3, [r7, #20]
  parameter[1] = 0x00;
 80037ac:	2300      	movs	r3, #0
 80037ae:	757b      	strb	r3, [r7, #21]
  parameter[2] = (uint8_t) Ystart;        /* YS[7:0] */
 80037b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	75bb      	strb	r3, [r7, #22]
  parameter[3] = 0x00;
 80037b6:	2300      	movs	r3, #0
 80037b8:	75fb      	strb	r3, [r7, #23]
  parameter[4] = (uint8_t)(Ystop >> 8);   /* YE[15:8] */
 80037ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037bc:	0a1b      	lsrs	r3, r3, #8
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	763b      	strb	r3, [r7, #24]
  parameter[5] = 0x00;
 80037c2:	2300      	movs	r3, #0
 80037c4:	767b      	strb	r3, [r7, #25]
  parameter[6] = (uint8_t) Ystop;         /* YE[7:0] */
 80037c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	76bb      	strb	r3, [r7, #26]
  parameter[7] = 0x00;
 80037cc:	2300      	movs	r3, #0
 80037ce:	76fb      	strb	r3, [r7, #27]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f103 001c 	add.w	r0, r3, #28
 80037d6:	f107 0214 	add.w	r2, r7, #20
 80037da:	2304      	movs	r3, #4
 80037dc:	212b      	movs	r1, #43	@ 0x2b
 80037de:	f000 fb3d 	bl	8003e5c <st7789h2_write_reg>
 80037e2:	4602      	mov	r2, r0
 80037e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e6:	4413      	add	r3, r2
 80037e8:	637b      	str	r3, [r7, #52]	@ 0x34
  if ((pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) || (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180))
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <ST7789H2_DrawBitmap+0x20e>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d117      	bne.n	800382a <ST7789H2_DrawBitmap+0x23e>
  {
    /* Memory access control: Invert MY */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) ? 0x80U : 0x40U;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <ST7789H2_DrawBitmap+0x21a>
 8003802:	2380      	movs	r3, #128	@ 0x80
 8003804:	e000      	b.n	8003808 <ST7789H2_DrawBitmap+0x21c>
 8003806:	2340      	movs	r3, #64	@ 0x40
 8003808:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 800380a:	2300      	movs	r3, #0
 800380c:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f103 001c 	add.w	r0, r3, #28
 8003814:	f107 0214 	add.w	r2, r7, #20
 8003818:	2301      	movs	r3, #1
 800381a:	2136      	movs	r1, #54	@ 0x36
 800381c:	f000 fb1e 	bl	8003e5c <st7789h2_write_reg>
 8003820:	4602      	mov	r2, r0
 8003822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003824:	4413      	add	r3, r2
 8003826:	637b      	str	r3, [r7, #52]	@ 0x34
 8003828:	e016      	b.n	8003858 <ST7789H2_DrawBitmap+0x26c>
  }
  else
  {
    /* Memory access control: Invert MX */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE) ? 0xE0U : 0x20U;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382e:	2b01      	cmp	r3, #1
 8003830:	d101      	bne.n	8003836 <ST7789H2_DrawBitmap+0x24a>
 8003832:	23e0      	movs	r3, #224	@ 0xe0
 8003834:	e000      	b.n	8003838 <ST7789H2_DrawBitmap+0x24c>
 8003836:	2320      	movs	r3, #32
 8003838:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 800383a:	2300      	movs	r3, #0
 800383c:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f103 001c 	add.w	r0, r3, #28
 8003844:	f107 0214 	add.w	r2, r7, #20
 8003848:	2301      	movs	r3, #1
 800384a:	2136      	movs	r1, #54	@ 0x36
 800384c:	f000 fb06 	bl	8003e5c <st7789h2_write_reg>
 8003850:	4602      	mov	r2, r0
 8003852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003854:	4413      	add	r3, r2
 8003856:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Write GRAM */
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, &pBmp[index], size);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f103 001c 	add.w	r0, r3, #28
 800385e:	683a      	ldr	r2, [r7, #0]
 8003860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003862:	441a      	add	r2, r3
 8003864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003866:	212c      	movs	r1, #44	@ 0x2c
 8003868:	f000 faf8 	bl	8003e5c <st7789h2_write_reg>
 800386c:	4602      	mov	r2, r0
 800386e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003870:	4413      	add	r3, r2
 8003872:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Restore GRAM Area - Partial Display Control */
  if (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003878:	2b01      	cmp	r3, #1
 800387a:	d110      	bne.n	800389e <ST7789H2_DrawBitmap+0x2b2>
  {
    parameter[0] = 0x00; /* XS[15:8] */
 800387c:	2300      	movs	r3, #0
 800387e:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003880:	2300      	movs	r3, #0
 8003882:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x50; /* XS[7:0] */
 8003884:	2350      	movs	r3, #80	@ 0x50
 8003886:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003888:	2300      	movs	r3, #0
 800388a:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01; /* XE[15:8] */
 800388c:	2301      	movs	r3, #1
 800388e:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003890:	2300      	movs	r3, #0
 8003892:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F; /* XE[7:0] */
 8003894:	233f      	movs	r3, #63	@ 0x3f
 8003896:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003898:	2300      	movs	r3, #0
 800389a:	76fb      	strb	r3, [r7, #27]
 800389c:	e00f      	b.n	80038be <ST7789H2_DrawBitmap+0x2d2>
  }
  else
  {
    parameter[0] = 0x00; /* XS[15:8] */
 800389e:	2300      	movs	r3, #0
 80038a0:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80038a2:	2300      	movs	r3, #0
 80038a4:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x00; /* XS[7:0] */
 80038a6:	2300      	movs	r3, #0
 80038a8:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 80038aa:	2300      	movs	r3, #0
 80038ac:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00; /* XE[15:8] */
 80038ae:	2300      	movs	r3, #0
 80038b0:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 80038b2:	2300      	movs	r3, #0
 80038b4:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF; /* XE[7:0] */
 80038b6:	23ef      	movs	r3, #239	@ 0xef
 80038b8:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 80038ba:	2300      	movs	r3, #0
 80038bc:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f103 001c 	add.w	r0, r3, #28
 80038c4:	f107 0214 	add.w	r2, r7, #20
 80038c8:	2304      	movs	r3, #4
 80038ca:	212a      	movs	r1, #42	@ 0x2a
 80038cc:	f000 fac6 	bl	8003e5c <st7789h2_write_reg>
 80038d0:	4602      	mov	r2, r0
 80038d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038d4:	4413      	add	r3, r2
 80038d6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d110      	bne.n	8003902 <ST7789H2_DrawBitmap+0x316>
  {
    parameter[0] = 0x00; /* YS[15:8] */
 80038e0:	2300      	movs	r3, #0
 80038e2:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80038e4:	2300      	movs	r3, #0
 80038e6:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x50; /* YS[7:0] */
 80038e8:	2350      	movs	r3, #80	@ 0x50
 80038ea:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 80038ec:	2300      	movs	r3, #0
 80038ee:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01; /* YE[15:8] */
 80038f0:	2301      	movs	r3, #1
 80038f2:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 80038f4:	2300      	movs	r3, #0
 80038f6:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F; /* YE[7:0] */
 80038f8:	233f      	movs	r3, #63	@ 0x3f
 80038fa:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 80038fc:	2300      	movs	r3, #0
 80038fe:	76fb      	strb	r3, [r7, #27]
 8003900:	e00f      	b.n	8003922 <ST7789H2_DrawBitmap+0x336>
  }
  else
  {
    parameter[0] = 0x00; /* YS[15:8] */
 8003902:	2300      	movs	r3, #0
 8003904:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003906:	2300      	movs	r3, #0
 8003908:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x00; /* YS[7:0] */
 800390a:	2300      	movs	r3, #0
 800390c:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 800390e:	2300      	movs	r3, #0
 8003910:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00; /* YE[15:8] */
 8003912:	2300      	movs	r3, #0
 8003914:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003916:	2300      	movs	r3, #0
 8003918:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF; /* YE[7:0] */
 800391a:	23ef      	movs	r3, #239	@ 0xef
 800391c:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 800391e:	2300      	movs	r3, #0
 8003920:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f103 001c 	add.w	r0, r3, #28
 8003928:	f107 0214 	add.w	r2, r7, #20
 800392c:	2304      	movs	r3, #4
 800392e:	212b      	movs	r1, #43	@ 0x2b
 8003930:	f000 fa94 	bl	8003e5c <st7789h2_write_reg>
 8003934:	4602      	mov	r2, r0
 8003936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003938:	4413      	add	r3, r2
 800393a:	637b      	str	r3, [r7, #52]	@ 0x34
  if ((pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) || (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180))
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003940:	2b00      	cmp	r3, #0
 8003942:	d003      	beq.n	800394c <ST7789H2_DrawBitmap+0x360>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003948:	2b02      	cmp	r3, #2
 800394a:	d117      	bne.n	800397c <ST7789H2_DrawBitmap+0x390>
  {
    /* Memory access control: Re-invert MY */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) ? 0x00U : 0xC0U;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003950:	2b00      	cmp	r3, #0
 8003952:	d101      	bne.n	8003958 <ST7789H2_DrawBitmap+0x36c>
 8003954:	2300      	movs	r3, #0
 8003956:	e000      	b.n	800395a <ST7789H2_DrawBitmap+0x36e>
 8003958:	23c0      	movs	r3, #192	@ 0xc0
 800395a:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 800395c:	2300      	movs	r3, #0
 800395e:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f103 001c 	add.w	r0, r3, #28
 8003966:	f107 0214 	add.w	r2, r7, #20
 800396a:	2301      	movs	r3, #1
 800396c:	2136      	movs	r1, #54	@ 0x36
 800396e:	f000 fa75 	bl	8003e5c <st7789h2_write_reg>
 8003972:	4602      	mov	r2, r0
 8003974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003976:	4413      	add	r3, r2
 8003978:	637b      	str	r3, [r7, #52]	@ 0x34
 800397a:	e016      	b.n	80039aa <ST7789H2_DrawBitmap+0x3be>
  }
  else
  {
    /* Memory access control: Re-invert MX */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE) ? 0xA0U : 0x60U;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003980:	2b01      	cmp	r3, #1
 8003982:	d101      	bne.n	8003988 <ST7789H2_DrawBitmap+0x39c>
 8003984:	23a0      	movs	r3, #160	@ 0xa0
 8003986:	e000      	b.n	800398a <ST7789H2_DrawBitmap+0x39e>
 8003988:	2360      	movs	r3, #96	@ 0x60
 800398a:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 800398c:	2300      	movs	r3, #0
 800398e:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f103 001c 	add.w	r0, r3, #28
 8003996:	f107 0214 	add.w	r2, r7, #20
 800399a:	2301      	movs	r3, #1
 800399c:	2136      	movs	r1, #54	@ 0x36
 800399e:	f000 fa5d 	bl	8003e5c <st7789h2_write_reg>
 80039a2:	4602      	mov	r2, r0
 80039a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a6:	4413      	add	r3, r2
 80039a8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  if (ret != ST7789H2_OK)
 80039aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d002      	beq.n	80039b6 <ST7789H2_DrawBitmap+0x3ca>
  {
    ret = ST7789H2_ERROR;
 80039b0:	f04f 33ff 	mov.w	r3, #4294967295
 80039b4:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  return ret;
 80039b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3738      	adds	r7, #56	@ 0x38
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <ST7789H2_FillRGBRect>:
  * @param  Width Width of the rectangle.
  * @param  Height Height of the rectangle.
  * @retval Component status.
  */
int32_t ST7789H2_FillRGBRect(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80039c0:	b590      	push	{r4, r7, lr}
 80039c2:	f5ad 7d01 	sub.w	sp, sp, #516	@ 0x204
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	f507 7400 	add.w	r4, r7, #512	@ 0x200
 80039cc:	f5a4 74fa 	sub.w	r4, r4, #500	@ 0x1f4
 80039d0:	6020      	str	r0, [r4, #0]
 80039d2:	f507 7000 	add.w	r0, r7, #512	@ 0x200
 80039d6:	f5a0 70fc 	sub.w	r0, r0, #504	@ 0x1f8
 80039da:	6001      	str	r1, [r0, #0]
 80039dc:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 80039e0:	f5a1 71fe 	sub.w	r1, r1, #508	@ 0x1fc
 80039e4:	600a      	str	r2, [r1, #0]
 80039e6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039ea:	f5a2 7200 	sub.w	r2, r2, #512	@ 0x200
 80039ee:	6013      	str	r3, [r2, #0]
  int32_t  ret = ST7789H2_OK;
 80039f0:	2300      	movs	r3, #0
 80039f2:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  uint8_t  buffer[480];
  uint8_t *rect; 
  uint32_t i, j;

  rect = pData;
 80039f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039fa:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
  
  for(i = 0; i < Height; i++)
 8003a04:	2300      	movs	r3, #0
 8003a06:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8003a0a:	e062      	b.n	8003ad2 <ST7789H2_FillRGBRect+0x112>
  {
    /* Set Cursor */
    ret += ST7789H2_SetCursor(pObj, Xpos, Ypos + i);
 8003a0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a1a:	441a      	add	r2, r3
 8003a1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a20:	f5a3 71fc 	sub.w	r1, r3, #504	@ 0x1f8
 8003a24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a28:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003a2c:	6809      	ldr	r1, [r1, #0]
 8003a2e:	6818      	ldr	r0, [r3, #0]
 8003a30:	f7ff fd53 	bl	80034da <ST7789H2_SetCursor>
 8003a34:	4602      	mov	r2, r0
 8003a36:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003a3a:	4413      	add	r3, r2
 8003a3c:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc

    /* Sent a complete line */
    for(j = 0; j < Width; j++)
 8003a40:	2300      	movs	r3, #0
 8003a42:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8003a46:	e025      	b.n	8003a94 <ST7789H2_FillRGBRect+0xd4>
    {
      buffer[2U*j]      = *rect;
 8003a48:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 8003a52:	7811      	ldrb	r1, [r2, #0]
 8003a54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a58:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003a5c:	54d1      	strb	r1, [r2, r3]
      rect++;
 8003a5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a62:	3301      	adds	r3, #1
 8003a64:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
      buffer[(2U*j)+1U] = *rect;
 8003a68:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	3301      	adds	r3, #1
 8003a70:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 8003a74:	7811      	ldrb	r1, [r2, #0]
 8003a76:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a7a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003a7e:	54d1      	strb	r1, [r2, r3]
      rect++;
 8003a80:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a84:	3301      	adds	r3, #1
 8003a86:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
    for(j = 0; j < Width; j++)
 8003a8a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003a8e:	3301      	adds	r3, #1
 8003a90:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8003a94:	f8d7 21f0 	ldr.w	r2, [r7, #496]	@ 0x1f0
 8003a98:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d3d3      	bcc.n	8003a48 <ST7789H2_FillRGBRect+0x88>
    }
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, buffer, Width);
 8003aa0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aa4:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f103 001c 	add.w	r0, r3, #28
 8003aae:	f107 0210 	add.w	r2, r7, #16
 8003ab2:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8003ab6:	212c      	movs	r1, #44	@ 0x2c
 8003ab8:	f000 f9d0 	bl	8003e5c <st7789h2_write_reg>
 8003abc:	4602      	mov	r2, r0
 8003abe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003ac2:	4413      	add	r3, r2
 8003ac4:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  for(i = 0; i < Height; i++)
 8003ac8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003acc:	3301      	adds	r3, #1
 8003ace:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8003ad2:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8003ad6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d396      	bcc.n	8003a0c <ST7789H2_FillRGBRect+0x4c>
  }

  if(ret != ST7789H2_OK)
 8003ade:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <ST7789H2_FillRGBRect+0x12e>
  {
    ret = ST7789H2_ERROR;
 8003ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8003aea:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  }

  return ret;
 8003aee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	f507 7701 	add.w	r7, r7, #516	@ 0x204
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd90      	pop	{r4, r7, pc}

08003afc <ST7789H2_DrawHLine>:
  * @param  Length Length of the line.
  * @param  Color  Color of the line.
  * @retval Component status.
  */
int32_t ST7789H2_DrawHLine(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b088      	sub	sp, #32
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]
 8003b08:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	61fb      	str	r3, [r7, #28]
  uint8_t  parameter[2];
  uint32_t i;

  /* Set Cursor */
  ret += ST7789H2_SetCursor(pObj, Xpos, Ypos);
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	68b9      	ldr	r1, [r7, #8]
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f7ff fce1 	bl	80034da <ST7789H2_SetCursor>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	61fb      	str	r3, [r7, #28]

  /* Sent a complete line */
  parameter[0] = (uint8_t)(Color & 0xFFU);
 8003b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	753b      	strb	r3, [r7, #20]
  parameter[1] = (uint8_t)((Color >> 8) & 0xFFU);
 8003b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b28:	0a1b      	lsrs	r3, r3, #8
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	757b      	strb	r3, [r7, #21]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, parameter, 1);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f103 001c 	add.w	r0, r3, #28
 8003b34:	f107 0214 	add.w	r2, r7, #20
 8003b38:	2301      	movs	r3, #1
 8003b3a:	212c      	movs	r1, #44	@ 0x2c
 8003b3c:	f000 f98e 	bl	8003e5c <st7789h2_write_reg>
 8003b40:	4602      	mov	r2, r0
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	4413      	add	r3, r2
 8003b46:	61fb      	str	r3, [r7, #28]
  for (i = 1; i < Length; i++)
 8003b48:	2301      	movs	r3, #1
 8003b4a:	61bb      	str	r3, [r7, #24]
 8003b4c:	e00f      	b.n	8003b6e <ST7789H2_DrawHLine+0x72>
  {
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM_CONTINUE, parameter, 1);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f103 001c 	add.w	r0, r3, #28
 8003b54:	f107 0214 	add.w	r2, r7, #20
 8003b58:	2301      	movs	r3, #1
 8003b5a:	213c      	movs	r1, #60	@ 0x3c
 8003b5c:	f000 f97e 	bl	8003e5c <st7789h2_write_reg>
 8003b60:	4602      	mov	r2, r0
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	4413      	add	r3, r2
 8003b66:	61fb      	str	r3, [r7, #28]
  for (i = 1; i < Length; i++)
 8003b68:	69bb      	ldr	r3, [r7, #24]
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	61bb      	str	r3, [r7, #24]
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d3eb      	bcc.n	8003b4e <ST7789H2_DrawHLine+0x52>
  }

  /* Workaround for last pixel */
  if ((Xpos + Length) == 240U)
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	2bf0      	cmp	r3, #240	@ 0xf0
 8003b7e:	d119      	bne.n	8003bb4 <ST7789H2_DrawHLine+0xb8>
  {
    /* Write last pixel */
    ret += ST7789H2_SetCursor(pObj, (Xpos + Length - 1U), Ypos);
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	4413      	add	r3, r2
 8003b86:	3b01      	subs	r3, #1
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f7ff fca4 	bl	80034da <ST7789H2_SetCursor>
 8003b92:	4602      	mov	r2, r0
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	4413      	add	r3, r2
 8003b98:	61fb      	str	r3, [r7, #28]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, parameter, 1);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f103 001c 	add.w	r0, r3, #28
 8003ba0:	f107 0214 	add.w	r2, r7, #20
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	212c      	movs	r1, #44	@ 0x2c
 8003ba8:	f000 f958 	bl	8003e5c <st7789h2_write_reg>
 8003bac:	4602      	mov	r2, r0
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	61fb      	str	r3, [r7, #28]
  }
  
  if (ret != ST7789H2_OK)
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d002      	beq.n	8003bc0 <ST7789H2_DrawHLine+0xc4>
  {
    ret = ST7789H2_ERROR;
 8003bba:	f04f 33ff 	mov.w	r3, #4294967295
 8003bbe:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8003bc0:	69fb      	ldr	r3, [r7, #28]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3720      	adds	r7, #32
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <ST7789H2_DrawVLine>:
  * @param  Length Length of the line.
  * @param  Color  Color of the line.
  * @retval Component status.
  */
int32_t ST7789H2_DrawVLine(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b086      	sub	sp, #24
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	60f8      	str	r0, [r7, #12]
 8003bd2:	60b9      	str	r1, [r7, #8]
 8003bd4:	607a      	str	r2, [r7, #4]
 8003bd6:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]
  uint32_t i;

  /* Sent a complete line */
  for (i = 0; i < Length; i++)
 8003bdc:	2300      	movs	r3, #0
 8003bde:	613b      	str	r3, [r7, #16]
 8003be0:	e00e      	b.n	8003c00 <ST7789H2_DrawVLine+0x36>
  {
    ret += ST7789H2_SetPixel(pObj, Xpos, (Ypos + i), Color);
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	441a      	add	r2, r3
 8003be8:	6a3b      	ldr	r3, [r7, #32]
 8003bea:	68b9      	ldr	r1, [r7, #8]
 8003bec:	68f8      	ldr	r0, [r7, #12]
 8003bee:	f000 f83f 	bl	8003c70 <ST7789H2_SetPixel>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	617b      	str	r3, [r7, #20]
  for (i = 0; i < Length; i++)
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	613b      	str	r3, [r7, #16]
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d3ec      	bcc.n	8003be2 <ST7789H2_DrawVLine+0x18>
  }

  if (ret != ST7789H2_OK)
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d002      	beq.n	8003c14 <ST7789H2_DrawVLine+0x4a>
  {
    ret = ST7789H2_ERROR;
 8003c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c12:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003c14:	697b      	ldr	r3, [r7, #20]
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3718      	adds	r7, #24
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <ST7789H2_FillRect>:
  * @param  Height Height of the rectangle.
  * @param  Color  Color of the rectangle.
  * @retval Component status.
  */
int32_t ST7789H2_FillRect(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b088      	sub	sp, #32
 8003c22:	af02      	add	r7, sp, #8
 8003c24:	60f8      	str	r0, [r7, #12]
 8003c26:	60b9      	str	r1, [r7, #8]
 8003c28:	607a      	str	r2, [r7, #4]
 8003c2a:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	617b      	str	r3, [r7, #20]
  uint32_t i;

  for (i = 0U; i < Height; i++)
 8003c30:	2300      	movs	r3, #0
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	e013      	b.n	8003c5e <ST7789H2_FillRect+0x40>
  {
    if (ST7789H2_DrawHLine(pObj, Xpos, (i + Ypos), Width, Color) != ST7789H2_OK)
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	441a      	add	r2, r3
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	68b9      	ldr	r1, [r7, #8]
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f7ff ff59 	bl	8003afc <ST7789H2_DrawHLine>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <ST7789H2_FillRect+0x3a>
    {
      ret = ST7789H2_ERROR;
 8003c50:	f04f 33ff 	mov.w	r3, #4294967295
 8003c54:	617b      	str	r3, [r7, #20]
      break;
 8003c56:	e006      	b.n	8003c66 <ST7789H2_FillRect+0x48>
  for (i = 0U; i < Height; i++)
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	613b      	str	r3, [r7, #16]
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	6a3b      	ldr	r3, [r7, #32]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d3e7      	bcc.n	8003c36 <ST7789H2_FillRect+0x18>
    }
  }

  return ret;
 8003c66:	697b      	ldr	r3, [r7, #20]
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3718      	adds	r7, #24
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <ST7789H2_SetPixel>:
  * @param  Ypos Y position on LCD.
  * @param  Color Color of the pixel.
  * @retval Component status.
  */
int32_t ST7789H2_SetPixel(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
 8003c7c:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7789H2_OK;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	617b      	str	r3, [r7, #20]

  /* Set Cursor */
  ret += ST7789H2_SetCursor(pObj, Xpos, Ypos);
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	68b9      	ldr	r1, [r7, #8]
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f7ff fc27 	bl	80034da <ST7789H2_SetCursor>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	4413      	add	r3, r2
 8003c92:	617b      	str	r3, [r7, #20]

  /* write pixel */
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, (uint8_t *) &Color, 1);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f103 001c 	add.w	r0, r3, #28
 8003c9a:	463a      	mov	r2, r7
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	212c      	movs	r1, #44	@ 0x2c
 8003ca0:	f000 f8dc 	bl	8003e5c <st7789h2_write_reg>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	4413      	add	r3, r2
 8003caa:	617b      	str	r3, [r7, #20]

  if (ret != ST7789H2_OK)
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d002      	beq.n	8003cb8 <ST7789H2_SetPixel+0x48>
  {
    ret = ST7789H2_ERROR;
 8003cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb6:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003cb8:	697b      	ldr	r3, [r7, #20]
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3718      	adds	r7, #24
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <ST7789H2_GetPixel>:
  * @param  Ypos Y position on LCD.
  * @param  Color Color of the pixel.
  * @retval Component status.
  */
int32_t ST7789H2_GetPixel(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b088      	sub	sp, #32
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	60f8      	str	r0, [r7, #12]
 8003cca:	60b9      	str	r1, [r7, #8]
 8003ccc:	607a      	str	r2, [r7, #4]
 8003cce:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7789H2_OK;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	61fb      	str	r3, [r7, #28]
  uint8_t parameter[6] = {0};
 8003cd4:	f107 0314 	add.w	r3, r7, #20
 8003cd8:	2200      	movs	r2, #0
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	809a      	strh	r2, [r3, #4]

  /* Set Cursor */
  ret += ST7789H2_SetCursor(pObj, Xpos, Ypos);
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	68b9      	ldr	r1, [r7, #8]
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f7ff fbf9 	bl	80034da <ST7789H2_SetCursor>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	4413      	add	r3, r2
 8003cee:	61fb      	str	r3, [r7, #28]

  /* read pixel */
  ret += st7789h2_read_reg(&pObj->Ctx, ST7789H2_READ_RAM, parameter, 3);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f103 001c 	add.w	r0, r3, #28
 8003cf6:	f107 0214 	add.w	r2, r7, #20
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	212e      	movs	r1, #46	@ 0x2e
 8003cfe:	f000 f898 	bl	8003e32 <st7789h2_read_reg>
 8003d02:	4602      	mov	r2, r0
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	4413      	add	r3, r2
 8003d08:	61fb      	str	r3, [r7, #28]

  /* Set color in RGB565 format */
  *Color = ((((uint32_t)parameter[3] << 8) & 0xF800U) |
 8003d0a:	7dfb      	ldrb	r3, [r7, #23]
 8003d0c:	021b      	lsls	r3, r3, #8
 8003d0e:	f403 4278 	and.w	r2, r3, #63488	@ 0xf800
            (((uint32_t)parameter[2] << 3) & 0x07E0U) |
 8003d12:	7dbb      	ldrb	r3, [r7, #22]
 8003d14:	00db      	lsls	r3, r3, #3
 8003d16:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
  *Color = ((((uint32_t)parameter[3] << 8) & 0xF800U) |
 8003d1a:	431a      	orrs	r2, r3
            (((uint32_t)parameter[5] >> 3) & 0x001FU));
 8003d1c:	7e7b      	ldrb	r3, [r7, #25]
 8003d1e:	08db      	lsrs	r3, r3, #3
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	f003 031f 	and.w	r3, r3, #31
            (((uint32_t)parameter[2] << 3) & 0x07E0U) |
 8003d26:	431a      	orrs	r2, r3
  *Color = ((((uint32_t)parameter[3] << 8) & 0xF800U) |
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	601a      	str	r2, [r3, #0]

  if (ret != ST7789H2_OK)
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d002      	beq.n	8003d38 <ST7789H2_GetPixel+0x76>
  {
    ret = ST7789H2_ERROR;
 8003d32:	f04f 33ff 	mov.w	r3, #4294967295
 8003d36:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8003d38:	69fb      	ldr	r3, [r7, #28]
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3720      	adds	r7, #32
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <ST7789H2_GetXSize>:
  * @param  pObj Pointer to component object.
  * @param  Xsize X size of LCD.
  * @retval Component status.
  */
int32_t ST7789H2_GetXSize(const ST7789H2_Object_t *pObj, uint32_t *XSize)
{
 8003d42:	b480      	push	{r7}
 8003d44:	b083      	sub	sp, #12
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
 8003d4a:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = 240;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	22f0      	movs	r2, #240	@ 0xf0
 8003d50:	601a      	str	r2, [r3, #0]

  return ST7789H2_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <ST7789H2_GetYSize>:
  * @param  pObj Pointer to component object.
  * @param  Ysize Y size of LCD.
  * @retval Component status.
  */
int32_t ST7789H2_GetYSize(const ST7789H2_Object_t *pObj, uint32_t *YSize)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = 240;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	22f0      	movs	r2, #240	@ 0xf0
 8003d6e:	601a      	str	r2, [r3, #0]

  return ST7789H2_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <ST7789H2_ReadRegWrap>:
  * @param  pData   The target register value to be red.
  * @param  Length  Buffer size to be red.
  * @retval error status.
  */
static int32_t ST7789H2_ReadRegWrap(const void *handle, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 8003d7e:	b590      	push	{r4, r7, lr}
 8003d80:	b087      	sub	sp, #28
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	60f8      	str	r0, [r7, #12]
 8003d86:	607a      	str	r2, [r7, #4]
 8003d88:	603b      	str	r3, [r7, #0]
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	817b      	strh	r3, [r7, #10]
  const ST7789H2_Object_t *pObj = (const ST7789H2_Object_t *)handle;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	691c      	ldr	r4, [r3, #16]
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	8918      	ldrh	r0, [r3, #8]
 8003d9a:	8979      	ldrh	r1, [r7, #10]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	47a0      	blx	r4
 8003da2:	4603      	mov	r3, r0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	371c      	adds	r7, #28
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd90      	pop	{r4, r7, pc}

08003dac <ST7789H2_WriteRegWrap>:
  * @param  pData  The target register value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t ST7789H2_WriteRegWrap(const void *handle, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 8003dac:	b590      	push	{r4, r7, lr}
 8003dae:	b087      	sub	sp, #28
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	607a      	str	r2, [r7, #4]
 8003db6:	603b      	str	r3, [r7, #0]
 8003db8:	460b      	mov	r3, r1
 8003dba:	817b      	strh	r3, [r7, #10]
  const ST7789H2_Object_t *pObj = (const ST7789H2_Object_t *)handle;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	68dc      	ldr	r4, [r3, #12]
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	8918      	ldrh	r0, [r3, #8]
 8003dc8:	8979      	ldrh	r1, [r7, #10]
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	47a0      	blx	r4
 8003dd0:	4603      	mov	r3, r0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	371c      	adds	r7, #28
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd90      	pop	{r4, r7, pc}

08003dda <ST7789H2_SendDataWrap>:
  * @param  pData  The value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t ST7789H2_SendDataWrap(const void *handle, uint8_t *pData, uint32_t Length)
{
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b086      	sub	sp, #24
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	607a      	str	r2, [r7, #4]
  const ST7789H2_Object_t *pObj = (const ST7789H2_Object_t *)handle;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	68b8      	ldr	r0, [r7, #8]
 8003df2:	4798      	blx	r3
 8003df4:	4603      	mov	r3, r0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3718      	adds	r7, #24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <ST7789H2_Delay>:
  * @brief  ST7789H2 delay
  * @param  Delay Delay in ms
  * @retval Component error status
  */
static void ST7789H2_Delay(const ST7789H2_Object_t *pObj, uint32_t Delay)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b084      	sub	sp, #16
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
 8003e06:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	4798      	blx	r3
 8003e0e:	4603      	mov	r3, r0
 8003e10:	60fb      	str	r3, [r7, #12]
  while ((pObj->IO.GetTick() - tickstart) < Delay)
 8003e12:	bf00      	nop
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	4798      	blx	r3
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d8f5      	bhi.n	8003e14 <ST7789H2_Delay+0x16>
  {
  }
}
 8003e28:	bf00      	nop
 8003e2a:	bf00      	nop
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <st7789h2_read_reg>:
* Description   : Generic Reading function.
* Input         : Driver context, register Address, length of buffer
* Output        : Status.
*******************************************************************************/
int32_t st7789h2_read_reg(const ST7789H2_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint32_t length)
{
 8003e32:	b590      	push	{r4, r7, lr}
 8003e34:	b085      	sub	sp, #20
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	60f8      	str	r0, [r7, #12]
 8003e3a:	607a      	str	r2, [r7, #4]
 8003e3c:	603b      	str	r3, [r7, #0]
 8003e3e:	460b      	mov	r3, r1
 8003e40:	817b      	strh	r3, [r7, #10]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	685c      	ldr	r4, [r3, #4]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	68d8      	ldr	r0, [r3, #12]
 8003e4a:	8979      	ldrh	r1, [r7, #10]
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	47a0      	blx	r4
 8003e52:	4603      	mov	r3, r0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3714      	adds	r7, #20
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd90      	pop	{r4, r7, pc}

08003e5c <st7789h2_write_reg>:
* Input         : Driver context, Register Address, data to be written,
*                 length of buffer.
* Output        : Status.
*******************************************************************************/
int32_t st7789h2_write_reg(const ST7789H2_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint32_t length)
{
 8003e5c:	b590      	push	{r4, r7, lr}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	607a      	str	r2, [r7, #4]
 8003e66:	603b      	str	r3, [r7, #0]
 8003e68:	460b      	mov	r3, r1
 8003e6a:	817b      	strh	r3, [r7, #10]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681c      	ldr	r4, [r3, #0]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	68d8      	ldr	r0, [r3, #12]
 8003e74:	8979      	ldrh	r1, [r7, #10]
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	47a0      	blx	r4
 8003e7c:	4603      	mov	r3, r0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd90      	pop	{r4, r7, pc}

08003e86 <st7789h2_send_data>:
* Description   : Generic Send function.
* Input         : Driver context, data to be written, length of buffer.
* Output        : Status.
*******************************************************************************/
int32_t st7789h2_send_data(const ST7789H2_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b084      	sub	sp, #16
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	60f8      	str	r0, [r7, #12]
 8003e8e:	60b9      	str	r1, [r7, #8]
 8003e90:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	68d0      	ldr	r0, [r2, #12]
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	68b9      	ldr	r1, [r7, #8]
 8003e9e:	4798      	blx	r3
 8003ea0:	4603      	mov	r3, r0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3710      	adds	r7, #16
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
	...

08003eac <BSP_LED_Init>:
  *            @arg  LED3
  *            @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b08c      	sub	sp, #48	@ 0x30
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if ((Led != LED1) && (Led != LED2) && (Led != LED3) && (Led != LED4))
 8003eba:	79fb      	ldrb	r3, [r7, #7]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00c      	beq.n	8003eda <BSP_LED_Init+0x2e>
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d009      	beq.n	8003eda <BSP_LED_Init+0x2e>
 8003ec6:	79fb      	ldrb	r3, [r7, #7]
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d006      	beq.n	8003eda <BSP_LED_Init+0x2e>
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
 8003ece:	2b03      	cmp	r3, #3
 8003ed0:	d003      	beq.n	8003eda <BSP_LED_Init+0x2e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003ed2:	f06f 0301 	mvn.w	r3, #1
 8003ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ed8:	e06b      	b.n	8003fb2 <BSP_LED_Init+0x106>
  }
  else
  {
    switch (Led)
 8003eda:	79fb      	ldrb	r3, [r7, #7]
 8003edc:	2b03      	cmp	r3, #3
 8003ede:	d026      	beq.n	8003f2e <BSP_LED_Init+0x82>
 8003ee0:	2b03      	cmp	r3, #3
 8003ee2:	dc34      	bgt.n	8003f4e <BSP_LED_Init+0xa2>
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d002      	beq.n	8003eee <BSP_LED_Init+0x42>
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d010      	beq.n	8003f0e <BSP_LED_Init+0x62>
 8003eec:	e02f      	b.n	8003f4e <BSP_LED_Init+0xa2>
    {
      case LED2:
        /* Enable the LED2 GPIO clock */
        LED2_GPIO_CLK_ENABLE();
 8003eee:	4b33      	ldr	r3, [pc, #204]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003ef0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ef4:	4a31      	ldr	r2, [pc, #196]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003ef6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003efa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003efe:	4b2f      	ldr	r3, [pc, #188]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003f00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	697b      	ldr	r3, [r7, #20]
        break;
 8003f0c:	e02f      	b.n	8003f6e <BSP_LED_Init+0xc2>
      case LED3:
        /* Enable the LED3 GPIO clock */
        LED3_GPIO_CLK_ENABLE();
 8003f0e:	4b2b      	ldr	r3, [pc, #172]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003f10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f14:	4a29      	ldr	r2, [pc, #164]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003f16:	f043 0320 	orr.w	r3, r3, #32
 8003f1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003f1e:	4b27      	ldr	r3, [pc, #156]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003f20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f24:	f003 0320 	and.w	r3, r3, #32
 8003f28:	613b      	str	r3, [r7, #16]
 8003f2a:	693b      	ldr	r3, [r7, #16]
        break;
 8003f2c:	e01f      	b.n	8003f6e <BSP_LED_Init+0xc2>
      case LED4:
        /* Enable the LED4 GPIO clock */
        LED4_GPIO_CLK_ENABLE();
 8003f2e:	4b23      	ldr	r3, [pc, #140]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003f30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f34:	4a21      	ldr	r2, [pc, #132]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003f36:	f043 0320 	orr.w	r3, r3, #32
 8003f3a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003f40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f44:	f003 0320 	and.w	r3, r3, #32
 8003f48:	60fb      	str	r3, [r7, #12]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
        break;
 8003f4c:	e00f      	b.n	8003f6e <BSP_LED_Init+0xc2>
      case LED1:
      default:
        /* Enable the LED1 GPIO clock */
        LED1_GPIO_CLK_ENABLE();
 8003f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003f50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f54:	4a19      	ldr	r2, [pc, #100]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003f56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f5a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003f5e:	4b17      	ldr	r3, [pc, #92]	@ (8003fbc <BSP_LED_Init+0x110>)
 8003f60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f68:	60bb      	str	r3, [r7, #8]
 8003f6a:	68bb      	ldr	r3, [r7, #8]
        break;
 8003f6c:	bf00      	nop
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003f72:	2300      	movs	r3, #0
 8003f74:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f76:	2302      	movs	r3, #2
 8003f78:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Pin = LED_PIN [Led];
 8003f7a:	79fb      	ldrb	r3, [r7, #7]
 8003f7c:	4a10      	ldr	r2, [pc, #64]	@ (8003fc0 <BSP_LED_Init+0x114>)
 8003f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f82:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8003f84:	79fb      	ldrb	r3, [r7, #7]
 8003f86:	4a0f      	ldr	r2, [pc, #60]	@ (8003fc4 <BSP_LED_Init+0x118>)
 8003f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f8c:	f107 0218 	add.w	r2, r7, #24
 8003f90:	4611      	mov	r1, r2
 8003f92:	4618      	mov	r0, r3
 8003f94:	f004 f8f2 	bl	800817c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN[Led], GPIO_PIN_SET);
 8003f98:	79fb      	ldrb	r3, [r7, #7]
 8003f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8003fc4 <BSP_LED_Init+0x118>)
 8003f9c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	4a07      	ldr	r2, [pc, #28]	@ (8003fc0 <BSP_LED_Init+0x114>)
 8003fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	2201      	movs	r2, #1
 8003fac:	4619      	mov	r1, r3
 8003fae:	f004 faff 	bl	80085b0 <HAL_GPIO_WritePin>
  }

  return ret;
 8003fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3730      	adds	r7, #48	@ 0x30
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	44020c00 	.word	0x44020c00
 8003fc0:	08015580 	.word	0x08015580
 8003fc4:	20000084 	.word	0x20000084

08003fc8 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b08a      	sub	sp, #40	@ 0x28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	4603      	mov	r3, r0
 8003fd0:	460a      	mov	r2, r1
 8003fd2:	71fb      	strb	r3, [r7, #7]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef gpio_init_structure;
  static BSP_EXTI_LineCallback ButtonCallback[BUTTON_NBR] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTON_NBR] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTON_NBR] = {BUTTON_USER_EXTI_LINE};

  if (Button != BUTTON_USER)
 8003fdc:	79fb      	ldrb	r3, [r7, #7]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <BSP_PB_Init+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003fe2:	f06f 0301 	mvn.w	r3, #1
 8003fe6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fe8:	e05c      	b.n	80040a4 <BSP_PB_Init+0xdc>
  }
  else
  {
    /* Enable the BUTTON clock*/
    BUTTON_USER_GPIO_CLK_ENABLE();
 8003fea:	4b31      	ldr	r3, [pc, #196]	@ (80040b0 <BSP_PB_Init+0xe8>)
 8003fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ff0:	4a2f      	ldr	r2, [pc, #188]	@ (80040b0 <BSP_PB_Init+0xe8>)
 8003ff2:	f043 0304 	orr.w	r3, r3, #4
 8003ff6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003ffa:	4b2d      	ldr	r3, [pc, #180]	@ (80040b0 <BSP_PB_Init+0xe8>)
 8003ffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004000:	f003 0304 	and.w	r3, r3, #4
 8004004:	60fb      	str	r3, [r7, #12]
 8004006:	68fb      	ldr	r3, [r7, #12]

    gpio_init_structure.Pin = BUTTON_PIN [Button];
 8004008:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800400c:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLDOWN;
 800400e:	2302      	movs	r3, #2
 8004010:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004012:	2302      	movs	r3, #2
 8004014:	61fb      	str	r3, [r7, #28]

    if (ButtonMode == BUTTON_MODE_GPIO)
 8004016:	79bb      	ldrb	r3, [r7, #6]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d10c      	bne.n	8004036 <BSP_PB_Init+0x6e>
    {
      /* Configure Button pin as input */
      gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800401c:	2300      	movs	r3, #0
 800401e:	617b      	str	r3, [r7, #20]
      HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8004020:	79fb      	ldrb	r3, [r7, #7]
 8004022:	4a24      	ldr	r2, [pc, #144]	@ (80040b4 <BSP_PB_Init+0xec>)
 8004024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004028:	f107 0210 	add.w	r2, r7, #16
 800402c:	4611      	mov	r1, r2
 800402e:	4618      	mov	r0, r3
 8004030:	f004 f8a4 	bl	800817c <HAL_GPIO_Init>
 8004034:	e036      	b.n	80040a4 <BSP_PB_Init+0xdc>
    }
    else /* (ButtonMode == BUTTON_MODE_EXTI) */
    {
      /* Configure Button pin as input with External interrupt */
      gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8004036:	4b20      	ldr	r3, [pc, #128]	@ (80040b8 <BSP_PB_Init+0xf0>)
 8004038:	617b      	str	r3, [r7, #20]

      HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800403a:	79fb      	ldrb	r3, [r7, #7]
 800403c:	4a1d      	ldr	r2, [pc, #116]	@ (80040b4 <BSP_PB_Init+0xec>)
 800403e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004042:	f107 0210 	add.w	r2, r7, #16
 8004046:	4611      	mov	r1, r2
 8004048:	4618      	mov	r0, r3
 800404a:	f004 f897 	bl	800817c <HAL_GPIO_Init>

      (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800404e:	79fa      	ldrb	r2, [r7, #7]
 8004050:	4613      	mov	r3, r2
 8004052:	005b      	lsls	r3, r3, #1
 8004054:	4413      	add	r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	4a18      	ldr	r2, [pc, #96]	@ (80040bc <BSP_PB_Init+0xf4>)
 800405a:	441a      	add	r2, r3
 800405c:	79fb      	ldrb	r3, [r7, #7]
 800405e:	4918      	ldr	r1, [pc, #96]	@ (80040c0 <BSP_PB_Init+0xf8>)
 8004060:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004064:	4619      	mov	r1, r3
 8004066:	4610      	mov	r0, r2
 8004068:	f004 f82c 	bl	80080c4 <HAL_EXTI_GetHandle>
      (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800406c:	79fa      	ldrb	r2, [r7, #7]
 800406e:	4613      	mov	r3, r2
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	4413      	add	r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	4a11      	ldr	r2, [pc, #68]	@ (80040bc <BSP_PB_Init+0xf4>)
 8004078:	1898      	adds	r0, r3, r2
 800407a:	79fb      	ldrb	r3, [r7, #7]
 800407c:	4a11      	ldr	r2, [pc, #68]	@ (80040c4 <BSP_PB_Init+0xfc>)
 800407e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004082:	461a      	mov	r2, r3
 8004084:	2100      	movs	r1, #0
 8004086:	f003 fff1 	bl	800806c <HAL_EXTI_RegisterCallback>

      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800408a:	2018      	movs	r0, #24
 800408c:	79fb      	ldrb	r3, [r7, #7]
 800408e:	4a0e      	ldr	r2, [pc, #56]	@ (80040c8 <BSP_PB_Init+0x100>)
 8004090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004094:	2200      	movs	r2, #0
 8004096:	4619      	mov	r1, r3
 8004098:	f003 fe94 	bl	8007dc4 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800409c:	2318      	movs	r3, #24
 800409e:	4618      	mov	r0, r3
 80040a0:	f003 feaa 	bl	8007df8 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 80040a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3728      	adds	r7, #40	@ 0x28
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	44020c00 	.word	0x44020c00
 80040b4:	20000094 	.word	0x20000094
 80040b8:	10110000 	.word	0x10110000
 80040bc:	2000043c 	.word	0x2000043c
 80040c0:	08015590 	.word	0x08015590
 80040c4:	20000098 	.word	0x20000098
 80040c8:	2000009c 	.word	0x2000009c

080040cc <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	4603      	mov	r3, r0
 80040d4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80040d6:	79fa      	ldrb	r2, [r7, #7]
 80040d8:	4613      	mov	r3, r2
 80040da:	005b      	lsls	r3, r3, #1
 80040dc:	4413      	add	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4a04      	ldr	r2, [pc, #16]	@ (80040f4 <BSP_PB_IRQHandler+0x28>)
 80040e2:	4413      	add	r3, r2
 80040e4:	4618      	mov	r0, r3
 80040e6:	f004 f801 	bl	80080ec <HAL_EXTI_IRQHandler>
}
 80040ea:	bf00      	nop
 80040ec:	3708      	adds	r7, #8
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	2000043c 	.word	0x2000043c

080040f8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	4603      	mov	r3, r0
 8004100:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);
  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8004102:	bf00      	nop
 8004104:	370c      	adds	r7, #12
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
	...

08004110 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified LPUART peripheral.
  * @retval BSP status
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	4603      	mov	r3, r0
 8004118:	6039      	str	r1, [r7, #0]
 800411a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800411c:	2300      	movs	r3, #0
 800411e:	60fb      	str	r3, [r7, #12]

  if (COM >= COM_NBR)
 8004120:	79fb      	ldrb	r3, [r7, #7]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d003      	beq.n	800412e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004126:	f06f 0301 	mvn.w	r3, #1
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	e023      	b.n	8004176 <BSP_COM_Init+0x66>
  }
  else
  {
    /* Set the COM Instance */
    hcom_uart[COM].Instance = COM_UART[COM];
 800412e:	79fa      	ldrb	r2, [r7, #7]
 8004130:	79fb      	ldrb	r3, [r7, #7]
 8004132:	4913      	ldr	r1, [pc, #76]	@ (8004180 <BSP_COM_Init+0x70>)
 8004134:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004138:	4912      	ldr	r1, [pc, #72]	@ (8004184 <BSP_COM_Init+0x74>)
 800413a:	2094      	movs	r0, #148	@ 0x94
 800413c:	fb00 f303 	mul.w	r3, r0, r3
 8004140:	440b      	add	r3, r1
 8004142:	601a      	str	r2, [r3, #0]

    /* Init the UART Msp */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    USART1_MspInit(&hcom_uart[COM]);
 8004144:	79fb      	ldrb	r3, [r7, #7]
 8004146:	2294      	movs	r2, #148	@ 0x94
 8004148:	fb02 f303 	mul.w	r3, r2, r3
 800414c:	4a0d      	ldr	r2, [pc, #52]	@ (8004184 <BSP_COM_Init+0x74>)
 800414e:	4413      	add	r3, r2
 8004150:	4618      	mov	r0, r3
 8004152:	f000 f869 	bl	8004228 <USART1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8004156:	79fb      	ldrb	r3, [r7, #7]
 8004158:	2294      	movs	r2, #148	@ 0x94
 800415a:	fb02 f303 	mul.w	r3, r2, r3
 800415e:	4a09      	ldr	r2, [pc, #36]	@ (8004184 <BSP_COM_Init+0x74>)
 8004160:	4413      	add	r3, r2
 8004162:	6839      	ldr	r1, [r7, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	f000 f80f 	bl	8004188 <MX_USART1_Init>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d002      	beq.n	8004176 <BSP_COM_Init+0x66>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004170:	f06f 0303 	mvn.w	r3, #3
 8004174:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004176:	68fb      	ldr	r3, [r7, #12]
}
 8004178:	4618      	mov	r0, r3
 800417a:	3710      	adds	r7, #16
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	20000080 	.word	0x20000080
 8004184:	20000448 	.word	0x20000448

08004188 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified LPUART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  /* UART configuration */
  huart->Init.BaudRate     = COM_Init->BaudRate;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	605a      	str	r2, [r3, #4]
  huart->Init.Mode         = UART_MODE_TX_RX;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	220c      	movs	r2, #12
 800419e:	615a      	str	r2, [r3, #20]
  huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	895b      	ldrh	r3, [r3, #10]
 80041a4:	461a      	mov	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685a      	ldr	r2, [r3, #4]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	7a1b      	ldrb	r3, [r3, #8]
 80041b6:	461a      	mov	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	899b      	ldrh	r3, [r3, #12]
 80041c0:	461a      	mov	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80041cc:	61da      	str	r2, [r3, #28]

  return HAL_UART_Init(huart);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f00b f909 	bl	800f3e6 <HAL_UART_Init>
 80041d4:	4603      	mov	r3, r0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
	...

080041e0 <__io_putchar>:

/**
  * @brief  Retargets the C library printf function to the USART.
  */
PUTCHAR_PROTOTYPE
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80041e8:	4b09      	ldr	r3, [pc, #36]	@ (8004210 <__io_putchar+0x30>)
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	461a      	mov	r2, r3
 80041ee:	2394      	movs	r3, #148	@ 0x94
 80041f0:	fb02 f303 	mul.w	r3, r2, r3
 80041f4:	4a07      	ldr	r2, [pc, #28]	@ (8004214 <__io_putchar+0x34>)
 80041f6:	1898      	adds	r0, r3, r2
 80041f8:	1d39      	adds	r1, r7, #4
 80041fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041fe:	2201      	movs	r2, #1
 8004200:	f00b f94b 	bl	800f49a <HAL_UART_Transmit>
  return ch;
 8004204:	687b      	ldr	r3, [r7, #4]
}
 8004206:	4618      	mov	r0, r3
 8004208:	3708      	adds	r7, #8
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	200004dc 	.word	0x200004dc
 8004214:	20000448 	.word	0x20000448

08004218 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  KEY EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800421c:	2000      	movs	r0, #0
 800421e:	f7ff ff6b 	bl	80040f8 <BSP_PB_Callback>
}
 8004222:	bf00      	nop
 8004224:	bd80      	pop	{r7, pc}
	...

08004228 <USART1_MspInit>:
  * @brief  Initializes USART MSP.
  * @param  huart UART handle
  * @retval None
  */
static void USART1_MspInit(UART_HandleTypeDef *huart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b08a      	sub	sp, #40	@ 0x28
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef gpio_init_structure;

  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8004230:	4b27      	ldr	r3, [pc, #156]	@ (80042d0 <USART1_MspInit+0xa8>)
 8004232:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004236:	4a26      	ldr	r2, [pc, #152]	@ (80042d0 <USART1_MspInit+0xa8>)
 8004238:	f043 0301 	orr.w	r3, r3, #1
 800423c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004240:	4b23      	ldr	r3, [pc, #140]	@ (80042d0 <USART1_MspInit+0xa8>)
 8004242:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	613b      	str	r3, [r7, #16]
 800424c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800424e:	4b20      	ldr	r3, [pc, #128]	@ (80042d0 <USART1_MspInit+0xa8>)
 8004250:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004254:	4a1e      	ldr	r2, [pc, #120]	@ (80042d0 <USART1_MspInit+0xa8>)
 8004256:	f043 0301 	orr.w	r3, r3, #1
 800425a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800425e:	4b1c      	ldr	r3, [pc, #112]	@ (80042d0 <USART1_MspInit+0xa8>)
 8004260:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	60fb      	str	r3, [r7, #12]
 800426a:	68fb      	ldr	r3, [r7, #12]

  /* Enable UART clock */
  COM1_CLK_ENABLE();
 800426c:	4b18      	ldr	r3, [pc, #96]	@ (80042d0 <USART1_MspInit+0xa8>)
 800426e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004272:	4a17      	ldr	r2, [pc, #92]	@ (80042d0 <USART1_MspInit+0xa8>)
 8004274:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004278:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800427c:	4b14      	ldr	r3, [pc, #80]	@ (80042d0 <USART1_MspInit+0xa8>)
 800427e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004282:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004286:	60bb      	str	r3, [r7, #8]
 8004288:	68bb      	ldr	r3, [r7, #8]

  /* Configure UART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800428a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800428e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004290:	2302      	movs	r3, #2
 8004292:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8004294:	2302      	movs	r3, #2
 8004296:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8004298:	2301      	movs	r3, #1
 800429a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 800429c:	2307      	movs	r3, #7
 800429e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80042a0:	f107 0314 	add.w	r3, r7, #20
 80042a4:	4619      	mov	r1, r3
 80042a6:	480b      	ldr	r0, [pc, #44]	@ (80042d4 <USART1_MspInit+0xac>)
 80042a8:	f003 ff68 	bl	800817c <HAL_GPIO_Init>

  /* Configure UART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 80042ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042b0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80042b2:	2302      	movs	r3, #2
 80042b4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80042b6:	2307      	movs	r3, #7
 80042b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80042ba:	f107 0314 	add.w	r3, r7, #20
 80042be:	4619      	mov	r1, r3
 80042c0:	4804      	ldr	r0, [pc, #16]	@ (80042d4 <USART1_MspInit+0xac>)
 80042c2:	f003 ff5b 	bl	800817c <HAL_GPIO_Init>
}
 80042c6:	bf00      	nop
 80042c8:	3728      	adds	r7, #40	@ 0x28
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	44020c00 	.word	0x44020c00
 80042d4:	42020000 	.word	0x42020000

080042d8 <BSP_I2C4_Init>:
/**
  * @brief  Initializes I2C4 HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_Init(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80042de:	2300      	movs	r3, #0
 80042e0:	607b      	str	r3, [r7, #4]

  hbus_i2c4.Instance = BUS_I2C4;
 80042e2:	4b16      	ldr	r3, [pc, #88]	@ (800433c <BSP_I2C4_Init+0x64>)
 80042e4:	4a16      	ldr	r2, [pc, #88]	@ (8004340 <BSP_I2C4_Init+0x68>)
 80042e6:	601a      	str	r2, [r3, #0]

  if (I2c4InitCounter == 0U)
 80042e8:	4b16      	ldr	r3, [pc, #88]	@ (8004344 <BSP_I2C4_Init+0x6c>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d11f      	bne.n	8004330 <BSP_I2C4_Init+0x58>
  {
    I2c4InitCounter++;
 80042f0:	4b14      	ldr	r3, [pc, #80]	@ (8004344 <BSP_I2C4_Init+0x6c>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	3301      	adds	r3, #1
 80042f6:	4a13      	ldr	r2, [pc, #76]	@ (8004344 <BSP_I2C4_Init+0x6c>)
 80042f8:	6013      	str	r3, [r2, #0]

    if (HAL_I2C_GetState(&hbus_i2c4) == HAL_I2C_STATE_RESET)
 80042fa:	4810      	ldr	r0, [pc, #64]	@ (800433c <BSP_I2C4_Init+0x64>)
 80042fc:	f004 fc8e 	bl	8008c1c <HAL_I2C_GetState>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d114      	bne.n	8004330 <BSP_I2C4_Init+0x58>
        BspI2cSemaphore = osSemaphoreCreate(osSemaphore(BSP_I2C_SEM), 1);
      }
#endif /* BSP_USE_CMSIS_OS */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C4 Msp */
      I2C4_MspInit(&hbus_i2c4);
 8004306:	480d      	ldr	r0, [pc, #52]	@ (800433c <BSP_I2C4_Init+0x64>)
 8004308:	f000 fb60 	bl	80049cc <I2C4_MspInit>
        }
      }
      if (ret == BSP_ERROR_NONE)
      {
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      if (MX_I2C4_Init(&hbus_i2c4, I2C_GetTiming(HAL_RCC_GetPCLK1Freq(), BUS_I2C4_FREQUENCY)) != HAL_OK)
 800430c:	f005 ff42 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 8004310:	4603      	mov	r3, r0
 8004312:	490d      	ldr	r1, [pc, #52]	@ (8004348 <BSP_I2C4_Init+0x70>)
 8004314:	4618      	mov	r0, r3
 8004316:	f000 f8e3 	bl	80044e0 <I2C_GetTiming>
 800431a:	4603      	mov	r3, r0
 800431c:	4619      	mov	r1, r3
 800431e:	4807      	ldr	r0, [pc, #28]	@ (800433c <BSP_I2C4_Init+0x64>)
 8004320:	f000 f838 	bl	8004394 <MX_I2C4_Init>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d002      	beq.n	8004330 <BSP_I2C4_Init+0x58>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 800432a:	f06f 0307 	mvn.w	r3, #7
 800432e:	607b      	str	r3, [r7, #4]
#if (USE_HAL_I2C_REGISTER_CALLBACKS > 0)
    }
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
return ret;
 8004330:	687b      	ldr	r3, [r7, #4]
}
 8004332:	4618      	mov	r0, r3
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	20000ee8 	.word	0x20000ee8
 8004340:	44002c00 	.word	0x44002c00
 8004344:	200004e0 	.word	0x200004e0
 8004348:	000186a0 	.word	0x000186a0

0800434c <BSP_I2C4_DeInit>:
/**
  * @brief  DeInitializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_DeInit(void)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
  int32_t ret  = BSP_ERROR_NONE;
 8004352:	2300      	movs	r3, #0
 8004354:	607b      	str	r3, [r7, #4]

  I2c4InitCounter--;
 8004356:	4b0d      	ldr	r3, [pc, #52]	@ (800438c <BSP_I2C4_DeInit+0x40>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	3b01      	subs	r3, #1
 800435c:	4a0b      	ldr	r2, [pc, #44]	@ (800438c <BSP_I2C4_DeInit+0x40>)
 800435e:	6013      	str	r3, [r2, #0]

  if (I2c4InitCounter == 0U)
 8004360:	4b0a      	ldr	r3, [pc, #40]	@ (800438c <BSP_I2C4_DeInit+0x40>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10b      	bne.n	8004380 <BSP_I2C4_DeInit+0x34>
  {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    I2C4_MspDeInit(&hbus_i2c4);
 8004368:	4809      	ldr	r0, [pc, #36]	@ (8004390 <BSP_I2C4_DeInit+0x44>)
 800436a:	f000 fb9b 	bl	8004aa4 <I2C4_MspDeInit>
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 0) */

    /* Init the I2C */
    if (HAL_I2C_DeInit(&hbus_i2c4) != HAL_OK)
 800436e:	4808      	ldr	r0, [pc, #32]	@ (8004390 <BSP_I2C4_DeInit+0x44>)
 8004370:	f004 f9e3 	bl	800873a <HAL_I2C_DeInit>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d002      	beq.n	8004380 <BSP_I2C4_DeInit+0x34>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 800437a:	f06f 0307 	mvn.w	r3, #7
 800437e:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 8004380:	687b      	ldr	r3, [r7, #4]
}
 8004382:	4618      	mov	r0, r3
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	200004e0 	.word	0x200004e0
 8004390:	20000ee8 	.word	0x20000ee8

08004394 <MX_I2C4_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C4_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800439e:	2300      	movs	r3, #0
 80043a0:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	683a      	ldr	r2, [r7, #0]
 80043a6:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f004 f916 	bl	8008604 <HAL_I2C_Init>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d002      	beq.n	80043e4 <MX_I2C4_Init+0x50>
  {
    status = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	73fb      	strb	r3, [r7, #15]
 80043e2:	e014      	b.n	800440e <MX_I2C4_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = I2C_ANALOGFILTER_ENABLE;
 80043e4:	2300      	movs	r3, #0
 80043e6:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 80043e8:	68b9      	ldr	r1, [r7, #8]
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f004 fef2 	bl	80091d4 <HAL_I2CEx_ConfigAnalogFilter>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d002      	beq.n	80043fc <MX_I2C4_Init+0x68>
    {
      status = HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	73fb      	strb	r3, [r7, #15]
 80043fa:	e008      	b.n	800440e <MX_I2C4_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 80043fc:	2100      	movs	r1, #0
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f004 ff33 	bl	800926a <HAL_I2CEx_ConfigDigitalFilter>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <MX_I2C4_Init+0x7a>
      {
        status = HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 800440e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004410:	4618      	mov	r0, r3
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <BSP_I2C4_WriteReg>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval BSP status
  */
int32_t BSP_I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b088      	sub	sp, #32
 800441c:	af02      	add	r7, sp, #8
 800441e:	60ba      	str	r2, [r7, #8]
 8004420:	461a      	mov	r2, r3
 8004422:	4603      	mov	r3, r0
 8004424:	81fb      	strh	r3, [r7, #14]
 8004426:	460b      	mov	r3, r1
 8004428:	81bb      	strh	r3, [r7, #12]
 800442a:	4613      	mov	r3, r2
 800442c:	80fb      	strh	r3, [r7, #6]

#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif /* BSP_USE_CMSIS_OS */
  if (I2C4_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 800442e:	89b9      	ldrh	r1, [r7, #12]
 8004430:	89f8      	ldrh	r0, [r7, #14]
 8004432:	88fb      	ldrh	r3, [r7, #6]
 8004434:	9300      	str	r3, [sp, #0]
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	2201      	movs	r2, #1
 800443a:	f000 fb57 	bl	8004aec <I2C4_WriteReg>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d102      	bne.n	800444a <BSP_I2C4_WriteReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 8004444:	2300      	movs	r3, #0
 8004446:	617b      	str	r3, [r7, #20]
 8004448:	e00c      	b.n	8004464 <BSP_I2C4_WriteReg+0x4c>
  }
  else
  {
    if (HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 800444a:	4809      	ldr	r0, [pc, #36]	@ (8004470 <BSP_I2C4_WriteReg+0x58>)
 800444c:	f004 fbf4 	bl	8008c38 <HAL_I2C_GetError>
 8004450:	4603      	mov	r3, r0
 8004452:	2b04      	cmp	r3, #4
 8004454:	d103      	bne.n	800445e <BSP_I2C4_WriteReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8004456:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800445a:	617b      	str	r3, [r7, #20]
 800445c:	e002      	b.n	8004464 <BSP_I2C4_WriteReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800445e:	f06f 0303 	mvn.w	r3, #3
 8004462:	617b      	str	r3, [r7, #20]
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif /* BSP_USE_CMSIS_OS */

  return ret;
 8004464:	697b      	ldr	r3, [r7, #20]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	20000ee8 	.word	0x20000ee8

08004474 <BSP_I2C4_ReadReg>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b088      	sub	sp, #32
 8004478:	af02      	add	r7, sp, #8
 800447a:	60ba      	str	r2, [r7, #8]
 800447c:	461a      	mov	r2, r3
 800447e:	4603      	mov	r3, r0
 8004480:	81fb      	strh	r3, [r7, #14]
 8004482:	460b      	mov	r3, r1
 8004484:	81bb      	strh	r3, [r7, #12]
 8004486:	4613      	mov	r3, r2
 8004488:	80fb      	strh	r3, [r7, #6]

#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif /* BSP_USE_CMSIS_OS */
  if (I2C4_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 800448a:	89b9      	ldrh	r1, [r7, #12]
 800448c:	89f8      	ldrh	r0, [r7, #14]
 800448e:	88fb      	ldrh	r3, [r7, #6]
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2201      	movs	r2, #1
 8004496:	f000 fb4f 	bl	8004b38 <I2C4_ReadReg>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d102      	bne.n	80044a6 <BSP_I2C4_ReadReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 80044a0:	2300      	movs	r3, #0
 80044a2:	617b      	str	r3, [r7, #20]
 80044a4:	e00c      	b.n	80044c0 <BSP_I2C4_ReadReg+0x4c>
  }
  else
  {
    if (HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 80044a6:	4809      	ldr	r0, [pc, #36]	@ (80044cc <BSP_I2C4_ReadReg+0x58>)
 80044a8:	f004 fbc6 	bl	8008c38 <HAL_I2C_GetError>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b04      	cmp	r3, #4
 80044b0:	d103      	bne.n	80044ba <BSP_I2C4_ReadReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80044b2:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 80044b6:	617b      	str	r3, [r7, #20]
 80044b8:	e002      	b.n	80044c0 <BSP_I2C4_ReadReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 80044ba:	f06f 0303 	mvn.w	r3, #3
 80044be:	617b      	str	r3, [r7, #20]
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif /* BSP_USE_CMSIS_OS */

  return ret;
 80044c0:	697b      	ldr	r3, [r7, #20]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3718      	adds	r7, #24
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	20000ee8 	.word	0x20000ee8

080044d0 <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 80044d4:	f002 f9b6 	bl	8006844 <HAL_GetTick>
 80044d8:	4603      	mov	r3, r0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	bd80      	pop	{r7, pc}
	...

080044e0 <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 80044ea:	2300      	movs	r3, #0
 80044ec:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if ((clock_src_freq != 0U) && (i2c_freq != 0U))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d06b      	beq.n	80045cc <I2C_GetTiming+0xec>
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d068      	beq.n	80045cc <I2C_GetTiming+0xec>
  {
    for (speed = 0 ; speed <= (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 80044fa:	2300      	movs	r3, #0
 80044fc:	613b      	str	r3, [r7, #16]
 80044fe:	e060      	b.n	80045c2 <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 8004500:	4a35      	ldr	r2, [pc, #212]	@ (80045d8 <I2C_GetTiming+0xf8>)
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	212c      	movs	r1, #44	@ 0x2c
 8004506:	fb01 f303 	mul.w	r3, r1, r3
 800450a:	4413      	add	r3, r2
 800450c:	3304      	adds	r3, #4
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	d352      	bcc.n	80045bc <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 8004516:	4a30      	ldr	r2, [pc, #192]	@ (80045d8 <I2C_GetTiming+0xf8>)
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	212c      	movs	r1, #44	@ 0x2c
 800451c:	fb01 f303 	mul.w	r3, r1, r3
 8004520:	4413      	add	r3, r2
 8004522:	3308      	adds	r3, #8
 8004524:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	429a      	cmp	r2, r3
 800452a:	d847      	bhi.n	80045bc <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 800452c:	6939      	ldr	r1, [r7, #16]
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 f856 	bl	80045e0 <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 8004534:	6939      	ldr	r1, [r7, #16]
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f940 	bl	80047bc <I2C_Compute_SCLL_SCLH>
 800453c:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2b7f      	cmp	r3, #127	@ 0x7f
 8004542:	d842      	bhi.n	80045ca <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 8004544:	4925      	ldr	r1, [pc, #148]	@ (80045dc <I2C_GetTiming+0xfc>)
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	4613      	mov	r3, r2
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	4413      	add	r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) | \
 8004556:	4821      	ldr	r0, [pc, #132]	@ (80045dc <I2C_GetTiming+0xfc>)
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	4613      	mov	r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	4403      	add	r3, r0
 8004564:	3304      	adds	r3, #4
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	051b      	lsls	r3, r3, #20
 800456a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 800456e:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) | \
 8004570:	481a      	ldr	r0, [pc, #104]	@ (80045dc <I2C_GetTiming+0xfc>)
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	4613      	mov	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4413      	add	r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	4403      	add	r3, r0
 800457e:	3308      	adds	r3, #8
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	041b      	lsls	r3, r3, #16
 8004584:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) | \
 8004588:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) | \
 800458a:	4814      	ldr	r0, [pc, #80]	@ (80045dc <I2C_GetTiming+0xfc>)
 800458c:	68fa      	ldr	r2, [r7, #12]
 800458e:	4613      	mov	r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	4413      	add	r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	4403      	add	r3, r0
 8004598:	330c      	adds	r3, #12
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	021b      	lsls	r3, r3, #8
 800459e:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) | \
 80045a0:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 80045a2:	480e      	ldr	r0, [pc, #56]	@ (80045dc <I2C_GetTiming+0xfc>)
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	4613      	mov	r3, r2
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	4413      	add	r3, r2
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	4403      	add	r3, r0
 80045b0:	3310      	adds	r3, #16
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 80045b6:	430b      	orrs	r3, r1
 80045b8:	617b      	str	r3, [r7, #20]
        }
        break;
 80045ba:	e006      	b.n	80045ca <I2C_GetTiming+0xea>
    for (speed = 0 ; speed <= (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	3301      	adds	r3, #1
 80045c0:	613b      	str	r3, [r7, #16]
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d99b      	bls.n	8004500 <I2C_GetTiming+0x20>
 80045c8:	e000      	b.n	80045cc <I2C_GetTiming+0xec>
        break;
 80045ca:	bf00      	nop
      }
    }
  }

  return ret;
 80045cc:	697b      	ldr	r3, [r7, #20]
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3718      	adds	r7, #24
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	08015594 	.word	0x08015594
 80045dc:	200004e4 	.word	0x200004e4

080045e0 <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b08f      	sub	sp, #60	@ 0x3c
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 80045ea:	2310      	movs	r3, #16
 80045ec:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t scldel;
  uint32_t sdadel;
  uint32_t tafdel_min;
  uint32_t tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U)) / clock_src_freq;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	085a      	lsrs	r2, r3, #1
 80045f2:	4b6e      	ldr	r3, [pc, #440]	@ (80047ac <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 80045f4:	4413      	add	r3, r2
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80045fc:	61fb      	str	r3, [r7, #28]

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 80045fe:	2332      	movs	r3, #50	@ 0x32
 8004600:	61bb      	str	r3, [r7, #24]
  tafdel_max = I2C_ANALOG_FILTER_DELAY_MAX;
 8004602:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8004606:	617b      	str	r3, [r7, #20]

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8004608:	4a69      	ldr	r2, [pc, #420]	@ (80047b0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	212c      	movs	r1, #44	@ 0x2c
 800460e:	fb01 f303 	mul.w	r3, r1, r3
 8004612:	4413      	add	r3, r2
 8004614:	3324      	adds	r3, #36	@ 0x24
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4618      	mov	r0, r3
 800461a:	4a65      	ldr	r2, [pc, #404]	@ (80047b0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	212c      	movs	r1, #44	@ 0x2c
 8004620:	fb01 f303 	mul.w	r3, r1, r3
 8004624:	4413      	add	r3, r2
 8004626:	330c      	adds	r3, #12
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	18c2      	adds	r2, r0, r3
                (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 800462c:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 800462e:	1ad2      	subs	r2, r2, r3
                (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8004630:	495f      	ldr	r1, [pc, #380]	@ (80047b0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	202c      	movs	r0, #44	@ 0x2c
 8004636:	fb00 f303 	mul.w	r3, r0, r3
 800463a:	440b      	add	r3, r1
 800463c:	3328      	adds	r3, #40	@ 0x28
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	3303      	adds	r3, #3
 8004642:	69f9      	ldr	r1, [r7, #28]
 8004644:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	633b      	str	r3, [r7, #48]	@ 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800464c:	4a58      	ldr	r2, [pc, #352]	@ (80047b0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	212c      	movs	r1, #44	@ 0x2c
 8004652:	fb01 f303 	mul.w	r3, r1, r3
 8004656:	4413      	add	r3, r2
 8004658:	3310      	adds	r3, #16
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4618      	mov	r0, r3
 800465e:	4a54      	ldr	r2, [pc, #336]	@ (80047b0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	212c      	movs	r1, #44	@ 0x2c
 8004664:	fb01 f303 	mul.w	r3, r1, r3
 8004668:	4413      	add	r3, r2
 800466a:	3320      	adds	r3, #32
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	1ac2      	subs	r2, r0, r3
                (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8004670:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8004672:	1ad2      	subs	r2, r2, r3
                (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8004674:	494e      	ldr	r1, [pc, #312]	@ (80047b0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	202c      	movs	r0, #44	@ 0x2c
 800467a:	fb00 f303 	mul.w	r3, r0, r3
 800467e:	440b      	add	r3, r1
 8004680:	3328      	adds	r3, #40	@ 0x28
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	3304      	adds	r3, #4
 8004686:	69f9      	ldr	r1, [r7, #28]
 8004688:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	62fb      	str	r3, [r7, #44]	@ 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 8004690:	4a47      	ldr	r2, [pc, #284]	@ (80047b0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	212c      	movs	r1, #44	@ 0x2c
 8004696:	fb01 f303 	mul.w	r3, r1, r3
 800469a:	4413      	add	r3, r2
 800469c:	3320      	adds	r3, #32
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	4a43      	ldr	r2, [pc, #268]	@ (80047b0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	212c      	movs	r1, #44	@ 0x2c
 80046a8:	fb01 f303 	mul.w	r3, r1, r3
 80046ac:	4413      	add	r3, r2
 80046ae:	3314      	adds	r3, #20
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4403      	add	r3, r0
 80046b4:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 80046b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	dc01      	bgt.n	80046c0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 80046bc:	2300      	movs	r3, #0
 80046be:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (tsdadel_max <= 0)
 80046c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	dc01      	bgt.n	80046ca <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 80046c6:	2300      	movs	r3, #0
 80046c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 80046ca:	2300      	movs	r3, #0
 80046cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046ce:	e062      	b.n	8004796 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 80046d0:	2300      	movs	r3, #0
 80046d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80046d4:	e059      	b.n	800478a <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 80046d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d8:	3301      	adds	r3, #1
 80046da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046dc:	3201      	adds	r2, #1
 80046de:	fb03 f202 	mul.w	r2, r3, r2
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	fb02 f303 	mul.w	r3, r2, r3
 80046e8:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d348      	bcc.n	8004784 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 80046f2:	2300      	movs	r3, #0
 80046f4:	623b      	str	r3, [r7, #32]
 80046f6:	e042      	b.n	800477e <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 80046f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fa:	3301      	adds	r3, #1
 80046fc:	6a3a      	ldr	r2, [r7, #32]
 80046fe:	fb03 f202 	mul.w	r2, r3, r2
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	fb02 f303 	mul.w	r3, r2, r3
 8004708:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 800470a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800470c:	68ba      	ldr	r2, [r7, #8]
 800470e:	429a      	cmp	r2, r3
 8004710:	d332      	bcc.n	8004778 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 8004712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004714:	68ba      	ldr	r2, [r7, #8]
 8004716:	429a      	cmp	r2, r3
 8004718:	d82e      	bhi.n	8004778 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if (presc != prev_presc)
 800471a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800471c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800471e:	429a      	cmp	r2, r3
 8004720:	d02a      	beq.n	8004778 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 8004722:	4b24      	ldr	r3, [pc, #144]	@ (80047b4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	4924      	ldr	r1, [pc, #144]	@ (80047b8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8004728:	4613      	mov	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004734:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 8004736:	4b1f      	ldr	r3, [pc, #124]	@ (80047b4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	491f      	ldr	r1, [pc, #124]	@ (80047b8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 800473c:	4613      	mov	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	4413      	add	r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	440b      	add	r3, r1
 8004746:	3304      	adds	r3, #4
 8004748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800474a:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 800474c:	4b19      	ldr	r3, [pc, #100]	@ (80047b4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	4919      	ldr	r1, [pc, #100]	@ (80047b8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8004752:	4613      	mov	r3, r2
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	4413      	add	r3, r2
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	440b      	add	r3, r1
 800475c:	3308      	adds	r3, #8
 800475e:	6a3a      	ldr	r2, [r7, #32]
 8004760:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 8004762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004764:	637b      	str	r3, [r7, #52]	@ 0x34
              I2c_valid_timing_nbr ++;
 8004766:	4b13      	ldr	r3, [pc, #76]	@ (80047b4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3301      	adds	r3, #1
 800476c:	4a11      	ldr	r2, [pc, #68]	@ (80047b4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800476e:	6013      	str	r3, [r2, #0]

              if (I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8004770:	4b10      	ldr	r3, [pc, #64]	@ (80047b4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2b7f      	cmp	r3, #127	@ 0x7f
 8004776:	d812      	bhi.n	800479e <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8004778:	6a3b      	ldr	r3, [r7, #32]
 800477a:	3301      	adds	r3, #1
 800477c:	623b      	str	r3, [r7, #32]
 800477e:	6a3b      	ldr	r3, [r7, #32]
 8004780:	2b0f      	cmp	r3, #15
 8004782:	d9b9      	bls.n	80046f8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8004784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004786:	3301      	adds	r3, #1
 8004788:	627b      	str	r3, [r7, #36]	@ 0x24
 800478a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478c:	2b0f      	cmp	r3, #15
 800478e:	d9a2      	bls.n	80046d6 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8004790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004792:	3301      	adds	r3, #1
 8004794:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004798:	2b0f      	cmp	r3, #15
 800479a:	d999      	bls.n	80046d0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 800479c:	e000      	b.n	80047a0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 800479e:	bf00      	nop
          }
        }
      }
    }
  }
}
 80047a0:	373c      	adds	r7, #60	@ 0x3c
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	3b9aca00 	.word	0x3b9aca00
 80047b0:	08015594 	.word	0x08015594
 80047b4:	20000ee4 	.word	0x20000ee4
 80047b8:	200004e4 	.word	0x200004e4

080047bc <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 80047bc:	b480      	push	{r7}
 80047be:	b093      	sub	sp, #76	@ 0x4c
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0xFFFFFFFFU;
 80047c6:	f04f 33ff 	mov.w	r3, #4294967295
 80047ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t clk_max;
  uint32_t scll;
  uint32_t sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U)) / clock_src_freq;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	085a      	lsrs	r2, r3, #1
 80047d0:	4b7a      	ldr	r3, [pc, #488]	@ (80049bc <I2C_Compute_SCLL_SCLH+0x200>)
 80047d2:	4413      	add	r3, r2
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80047da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U)) / I2C_Charac[I2C_speed].freq;
 80047dc:	4a78      	ldr	r2, [pc, #480]	@ (80049c0 <I2C_Compute_SCLL_SCLH+0x204>)
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	212c      	movs	r1, #44	@ 0x2c
 80047e2:	fb01 f303 	mul.w	r3, r1, r3
 80047e6:	4413      	add	r3, r2
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	085a      	lsrs	r2, r3, #1
 80047ec:	4b73      	ldr	r3, [pc, #460]	@ (80049bc <I2C_Compute_SCLL_SCLH+0x200>)
 80047ee:	4413      	add	r3, r2
 80047f0:	4973      	ldr	r1, [pc, #460]	@ (80049c0 <I2C_Compute_SCLL_SCLH+0x204>)
 80047f2:	683a      	ldr	r2, [r7, #0]
 80047f4:	202c      	movs	r0, #44	@ 0x2c
 80047f6:	fb00 f202 	mul.w	r2, r0, r2
 80047fa:	440a      	add	r2, r1
 80047fc:	6812      	ldr	r2, [r2, #0]
 80047fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8004802:	62bb      	str	r3, [r7, #40]	@ 0x28

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8004804:	2332      	movs	r3, #50	@ 0x32
 8004806:	627b      	str	r3, [r7, #36]	@ 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 8004808:	4a6d      	ldr	r2, [pc, #436]	@ (80049c0 <I2C_Compute_SCLL_SCLH+0x204>)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	212c      	movs	r1, #44	@ 0x2c
 800480e:	fb01 f303 	mul.w	r3, r1, r3
 8004812:	4413      	add	r3, r2
 8004814:	3328      	adds	r3, #40	@ 0x28
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800481a:	fb02 f303 	mul.w	r3, r2, r3
 800481e:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 8004820:	4a67      	ldr	r2, [pc, #412]	@ (80049c0 <I2C_Compute_SCLL_SCLH+0x204>)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	212c      	movs	r1, #44	@ 0x2c
 8004826:	fb01 f303 	mul.w	r3, r1, r3
 800482a:	4413      	add	r3, r2
 800482c:	3304      	adds	r3, #4
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a62      	ldr	r2, [pc, #392]	@ (80049bc <I2C_Compute_SCLL_SCLH+0x200>)
 8004832:	fbb2 f3f3 	udiv	r3, r2, r3
 8004836:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 8004838:	4a61      	ldr	r2, [pc, #388]	@ (80049c0 <I2C_Compute_SCLL_SCLH+0x204>)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	212c      	movs	r1, #44	@ 0x2c
 800483e:	fb01 f303 	mul.w	r3, r1, r3
 8004842:	4413      	add	r3, r2
 8004844:	3308      	adds	r3, #8
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a5c      	ldr	r2, [pc, #368]	@ (80049bc <I2C_Compute_SCLL_SCLH+0x200>)
 800484a:	fbb2 f3f3 	udiv	r3, r2, r3
 800484e:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 8004850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004852:	643b      	str	r3, [r7, #64]	@ 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8004854:	2300      	movs	r3, #0
 8004856:	637b      	str	r3, [r7, #52]	@ 0x34
 8004858:	e0a3      	b.n	80049a2 <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 800485a:	495a      	ldr	r1, [pc, #360]	@ (80049c4 <I2C_Compute_SCLL_SCLH+0x208>)
 800485c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800485e:	4613      	mov	r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	4413      	add	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	440b      	add	r3, r1
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	1c5a      	adds	r2, r3, #1
 800486c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800486e:	fb02 f303 	mul.w	r3, r2, r3
 8004872:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8004874:	2300      	movs	r3, #0
 8004876:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004878:	e08c      	b.n	8004994 <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 800487a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800487c:	6a3b      	ldr	r3, [r7, #32]
 800487e:	441a      	add	r2, r3
 8004880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004882:	3301      	adds	r3, #1
 8004884:	6979      	ldr	r1, [r7, #20]
 8004886:	fb03 f101 	mul.w	r1, r3, r1
 800488a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800488c:	005b      	lsls	r3, r3, #1
 800488e:	440b      	add	r3, r1
 8004890:	4413      	add	r3, r2
 8004892:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 8004894:	4a4a      	ldr	r2, [pc, #296]	@ (80049c0 <I2C_Compute_SCLL_SCLH+0x204>)
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	212c      	movs	r1, #44	@ 0x2c
 800489a:	fb01 f303 	mul.w	r3, r1, r3
 800489e:	4413      	add	r3, r2
 80048a0:	3318      	adds	r3, #24
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	693a      	ldr	r2, [r7, #16]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d971      	bls.n	800498e <I2C_Compute_SCLL_SCLH+0x1d2>
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ae:	1ad2      	subs	r2, r2, r3
 80048b0:	6a3b      	ldr	r3, [r7, #32]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	089b      	lsrs	r3, r3, #2
 80048b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d268      	bcs.n	800498e <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 80048bc:	2300      	movs	r3, #0
 80048be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048c0:	e062      	b.n	8004988 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 80048c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048c4:	6a3b      	ldr	r3, [r7, #32]
 80048c6:	441a      	add	r2, r3
 80048c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ca:	3301      	adds	r3, #1
 80048cc:	6979      	ldr	r1, [r7, #20]
 80048ce:	fb03 f101 	mul.w	r1, r3, r1
 80048d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048d4:	005b      	lsls	r3, r3, #1
 80048d6:	440b      	add	r3, r1
 80048d8:	4413      	add	r3, r2
 80048da:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	441a      	add	r2, r3
 80048e2:	4937      	ldr	r1, [pc, #220]	@ (80049c0 <I2C_Compute_SCLL_SCLH+0x204>)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	202c      	movs	r0, #44	@ 0x2c
 80048e8:	fb00 f303 	mul.w	r3, r0, r3
 80048ec:	440b      	add	r3, r1
 80048ee:	3320      	adds	r3, #32
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	441a      	add	r2, r3
 80048f4:	4932      	ldr	r1, [pc, #200]	@ (80049c0 <I2C_Compute_SCLL_SCLH+0x204>)
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	202c      	movs	r0, #44	@ 0x2c
 80048fa:	fb00 f303 	mul.w	r3, r0, r3
 80048fe:	440b      	add	r3, r1
 8004900:	3324      	adds	r3, #36	@ 0x24
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4413      	add	r3, r2
 8004906:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min)
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	69bb      	ldr	r3, [r7, #24]
 800490c:	429a      	cmp	r2, r3
 800490e:	d338      	bcc.n	8004982 <I2C_Compute_SCLL_SCLH+0x1c6>
 8004910:	68ba      	ldr	r2, [r7, #8]
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	429a      	cmp	r2, r3
 8004916:	d834      	bhi.n	8004982 <I2C_Compute_SCLL_SCLH+0x1c6>
 8004918:	4a29      	ldr	r2, [pc, #164]	@ (80049c0 <I2C_Compute_SCLL_SCLH+0x204>)
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	212c      	movs	r1, #44	@ 0x2c
 800491e:	fb01 f303 	mul.w	r3, r1, r3
 8004922:	4413      	add	r3, r2
 8004924:	331c      	adds	r3, #28
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	429a      	cmp	r2, r3
 800492c:	d329      	bcc.n	8004982 <I2C_Compute_SCLL_SCLH+0x1c6>
              && (ti2cclk < tscl_h))
 800492e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	429a      	cmp	r2, r3
 8004934:	d225      	bcs.n	8004982 <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	633b      	str	r3, [r7, #48]	@ 0x30

            if (error < 0)
 800493e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004940:	2b00      	cmp	r3, #0
 8004942:	da02      	bge.n	800494a <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 8004944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004946:	425b      	negs	r3, r3
 8004948:	633b      	str	r3, [r7, #48]	@ 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 800494a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800494c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800494e:	429a      	cmp	r2, r3
 8004950:	d917      	bls.n	8004982 <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 8004952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004954:	643b      	str	r3, [r7, #64]	@ 0x40
              I2c_valid_timing[count].scll = scll;
 8004956:	491b      	ldr	r1, [pc, #108]	@ (80049c4 <I2C_Compute_SCLL_SCLH+0x208>)
 8004958:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800495a:	4613      	mov	r3, r2
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	4413      	add	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	440b      	add	r3, r1
 8004964:	3310      	adds	r3, #16
 8004966:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004968:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 800496a:	4916      	ldr	r1, [pc, #88]	@ (80049c4 <I2C_Compute_SCLL_SCLH+0x208>)
 800496c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800496e:	4613      	mov	r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	4413      	add	r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	440b      	add	r3, r1
 8004978:	330c      	adds	r3, #12
 800497a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800497c:	601a      	str	r2, [r3, #0]
              ret = count;
 800497e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004980:	647b      	str	r3, [r7, #68]	@ 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8004982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004984:	3301      	adds	r3, #1
 8004986:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800498a:	2bff      	cmp	r3, #255	@ 0xff
 800498c:	d999      	bls.n	80048c2 <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 800498e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004990:	3301      	adds	r3, #1
 8004992:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004996:	2bff      	cmp	r3, #255	@ 0xff
 8004998:	f67f af6f 	bls.w	800487a <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 800499c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800499e:	3301      	adds	r3, #1
 80049a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80049a2:	4b09      	ldr	r3, [pc, #36]	@ (80049c8 <I2C_Compute_SCLL_SCLH+0x20c>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80049a8:	429a      	cmp	r2, r3
 80049aa:	f4ff af56 	bcc.w	800485a <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 80049ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	374c      	adds	r7, #76	@ 0x4c
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr
 80049bc:	3b9aca00 	.word	0x3b9aca00
 80049c0:	08015594 	.word	0x08015594
 80049c4:	200004e4 	.word	0x200004e4
 80049c8:	20000ee4 	.word	0x20000ee4

080049cc <I2C4_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C4_MspInit(I2C_HandleTypeDef *hI2c)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b08a      	sub	sp, #40	@ 0x28
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C4_SCL_GPIO_CLK_ENABLE();
 80049d4:	4b31      	ldr	r3, [pc, #196]	@ (8004a9c <I2C4_MspInit+0xd0>)
 80049d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049da:	4a30      	ldr	r2, [pc, #192]	@ (8004a9c <I2C4_MspInit+0xd0>)
 80049dc:	f043 0302 	orr.w	r3, r3, #2
 80049e0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80049e4:	4b2d      	ldr	r3, [pc, #180]	@ (8004a9c <I2C4_MspInit+0xd0>)
 80049e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	613b      	str	r3, [r7, #16]
 80049f0:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C4_SDA_GPIO_CLK_ENABLE();
 80049f2:	4b2a      	ldr	r3, [pc, #168]	@ (8004a9c <I2C4_MspInit+0xd0>)
 80049f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049f8:	4a28      	ldr	r2, [pc, #160]	@ (8004a9c <I2C4_MspInit+0xd0>)
 80049fa:	f043 0302 	orr.w	r3, r3, #2
 80049fe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004a02:	4b26      	ldr	r3, [pc, #152]	@ (8004a9c <I2C4_MspInit+0xd0>)
 8004a04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a08:	f003 0302 	and.w	r3, r3, #2
 8004a0c:	60fb      	str	r3, [r7, #12]
 8004a0e:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin               = BUS_I2C4_SCL_PIN;
 8004a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a14:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode              = GPIO_MODE_AF_OD;
 8004a16:	2312      	movs	r3, #18
 8004a18:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull              = GPIO_PULLUP;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed             = GPIO_SPEED_FREQ_HIGH;
 8004a1e:	2302      	movs	r3, #2
 8004a20:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate         = BUS_I2C4_SCL_AF;
 8004a22:	2306      	movs	r3, #6
 8004a24:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C4_SCL_GPIO_PORT, &gpio_init_structure);
 8004a26:	f107 0314 	add.w	r3, r7, #20
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	481c      	ldr	r0, [pc, #112]	@ (8004aa0 <I2C4_MspInit+0xd4>)
 8004a2e:	f003 fba5 	bl	800817c <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin               = BUS_I2C4_SDA_PIN;
 8004a32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a36:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode              = GPIO_MODE_AF_OD;
 8004a38:	2312      	movs	r3, #18
 8004a3a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull              = GPIO_PULLUP;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed             = GPIO_SPEED_FREQ_HIGH;
 8004a40:	2302      	movs	r3, #2
 8004a42:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate         = BUS_I2C4_SDA_AF;
 8004a44:	2306      	movs	r3, #6
 8004a46:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C4_SDA_GPIO_PORT, &gpio_init_structure);
 8004a48:	f107 0314 	add.w	r3, r7, #20
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	4814      	ldr	r0, [pc, #80]	@ (8004aa0 <I2C4_MspInit+0xd4>)
 8004a50:	f003 fb94 	bl	800817c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C4_CLK_ENABLE();
 8004a54:	4b11      	ldr	r3, [pc, #68]	@ (8004a9c <I2C4_MspInit+0xd0>)
 8004a56:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004a5a:	4a10      	ldr	r2, [pc, #64]	@ (8004a9c <I2C4_MspInit+0xd0>)
 8004a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a60:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8004a64:	4b0d      	ldr	r3, [pc, #52]	@ (8004a9c <I2C4_MspInit+0xd0>)
 8004a66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a6e:	60bb      	str	r3, [r7, #8]
 8004a70:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C4_FORCE_RESET();
 8004a72:	4b0a      	ldr	r3, [pc, #40]	@ (8004a9c <I2C4_MspInit+0xd0>)
 8004a74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a78:	4a08      	ldr	r2, [pc, #32]	@ (8004a9c <I2C4_MspInit+0xd0>)
 8004a7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a7e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Release the I2C peripheral clock reset */
  BUS_I2C4_RELEASE_RESET();
 8004a82:	4b06      	ldr	r3, [pc, #24]	@ (8004a9c <I2C4_MspInit+0xd0>)
 8004a84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a88:	4a04      	ldr	r2, [pc, #16]	@ (8004a9c <I2C4_MspInit+0xd0>)
 8004a8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a8e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 8004a92:	bf00      	nop
 8004a94:	3728      	adds	r7, #40	@ 0x28
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	44020c00 	.word	0x44020c00
 8004aa0:	42020400 	.word	0x42020400

08004aa4 <I2C4_MspDeInit>:
  * @brief  DeInitializes I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C4_MspDeInit(I2C_HandleTypeDef *hI2c)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b088      	sub	sp, #32
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C4_SCL_PIN;
 8004aac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004ab0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SCL_GPIO_PORT, gpio_init_structure.Pin);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	480b      	ldr	r0, [pc, #44]	@ (8004ae4 <I2C4_MspDeInit+0x40>)
 8004ab8:	f003 fcbe 	bl	8008438 <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C4_SDA_PIN;
 8004abc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ac0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SDA_GPIO_PORT, gpio_init_structure.Pin);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	4807      	ldr	r0, [pc, #28]	@ (8004ae4 <I2C4_MspDeInit+0x40>)
 8004ac8:	f003 fcb6 	bl	8008438 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C4_CLK_DISABLE();
 8004acc:	4b06      	ldr	r3, [pc, #24]	@ (8004ae8 <I2C4_MspDeInit+0x44>)
 8004ace:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004ad2:	4a05      	ldr	r2, [pc, #20]	@ (8004ae8 <I2C4_MspDeInit+0x44>)
 8004ad4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ad8:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
}
 8004adc:	bf00      	nop
 8004ade:	3720      	adds	r7, #32
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	42020400 	.word	0x42020400
 8004ae8:	44020c00 	.word	0x44020c00

08004aec <I2C4_WriteReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b088      	sub	sp, #32
 8004af0:	af04      	add	r7, sp, #16
 8004af2:	607b      	str	r3, [r7, #4]
 8004af4:	4603      	mov	r3, r0
 8004af6:	81fb      	strh	r3, [r7, #14]
 8004af8:	460b      	mov	r3, r1
 8004afa:	81bb      	strh	r3, [r7, #12]
 8004afc:	4613      	mov	r3, r2
 8004afe:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Write(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 8004b00:	8978      	ldrh	r0, [r7, #10]
 8004b02:	89ba      	ldrh	r2, [r7, #12]
 8004b04:	89f9      	ldrh	r1, [r7, #14]
 8004b06:	f242 7310 	movw	r3, #10000	@ 0x2710
 8004b0a:	9302      	str	r3, [sp, #8]
 8004b0c:	8b3b      	ldrh	r3, [r7, #24]
 8004b0e:	9301      	str	r3, [sp, #4]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	9300      	str	r3, [sp, #0]
 8004b14:	4603      	mov	r3, r0
 8004b16:	4807      	ldr	r0, [pc, #28]	@ (8004b34 <I2C4_WriteReg+0x48>)
 8004b18:	f003 fe52 	bl	80087c0 <HAL_I2C_Mem_Write>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <I2C4_WriteReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8004b22:	2300      	movs	r3, #0
 8004b24:	e001      	b.n	8004b2a <I2C4_WriteReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8004b26:	f06f 0307 	mvn.w	r3, #7
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	20000ee8 	.word	0x20000ee8

08004b38 <I2C4_ReadReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b088      	sub	sp, #32
 8004b3c:	af04      	add	r7, sp, #16
 8004b3e:	607b      	str	r3, [r7, #4]
 8004b40:	4603      	mov	r3, r0
 8004b42:	81fb      	strh	r3, [r7, #14]
 8004b44:	460b      	mov	r3, r1
 8004b46:	81bb      	strh	r3, [r7, #12]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 8004b4c:	8978      	ldrh	r0, [r7, #10]
 8004b4e:	89ba      	ldrh	r2, [r7, #12]
 8004b50:	89f9      	ldrh	r1, [r7, #14]
 8004b52:	f242 7310 	movw	r3, #10000	@ 0x2710
 8004b56:	9302      	str	r3, [sp, #8]
 8004b58:	8b3b      	ldrh	r3, [r7, #24]
 8004b5a:	9301      	str	r3, [sp, #4]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	9300      	str	r3, [sp, #0]
 8004b60:	4603      	mov	r3, r0
 8004b62:	4807      	ldr	r0, [pc, #28]	@ (8004b80 <I2C4_ReadReg+0x48>)
 8004b64:	f003 ff40 	bl	80089e8 <HAL_I2C_Mem_Read>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <I2C4_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	e001      	b.n	8004b76 <I2C4_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8004b72:	f06f 0307 	mvn.w	r3, #7
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	20000ee8 	.word	0x20000ee8

08004b84 <BSP_LCD_Init>:
  * @param  Orientation LCD_ORIENTATION_PORTRAIT, LCD_ORIENTATION_PORTRAIT_ROT180
  *         LCD_ORIENTATION_LANDSCAPE or LCD_ORIENTATION_LANDSCAPE_ROT180
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((Orientation > LCD_ORIENTATION_PORTRAIT) || (Instance >= LCD_INSTANCES_NBR))
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	2b03      	cmp	r3, #3
 8004b92:	d802      	bhi.n	8004b9a <BSP_LCD_Init+0x16>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d003      	beq.n	8004ba2 <BSP_LCD_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004b9a:	f06f 0301 	mvn.w	r3, #1
 8004b9e:	60fb      	str	r3, [r7, #12]
 8004ba0:	e023      	b.n	8004bea <BSP_LCD_Init+0x66>
  }
  else
  {
    Lcd_Ctx[Instance].PixelFormat = LCD_PIXEL_FORMAT_RGB565;
 8004ba2:	4a14      	ldr	r2, [pc, #80]	@ (8004bf4 <BSP_LCD_Init+0x70>)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	011b      	lsls	r3, r3, #4
 8004ba8:	4413      	add	r3, r2
 8004baa:	3308      	adds	r3, #8
 8004bac:	2202      	movs	r2, #2
 8004bae:	601a      	str	r2, [r3, #0]
    Lcd_Ctx[Instance].XSize       = LCD_DEFAULT_WIDTH;
 8004bb0:	4a10      	ldr	r2, [pc, #64]	@ (8004bf4 <BSP_LCD_Init+0x70>)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	4413      	add	r3, r2
 8004bb8:	22f0      	movs	r2, #240	@ 0xf0
 8004bba:	601a      	str	r2, [r3, #0]
    Lcd_Ctx[Instance].YSize       = LCD_DEFAULT_HEIGHT;
 8004bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8004bf4 <BSP_LCD_Init+0x70>)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	011b      	lsls	r3, r3, #4
 8004bc2:	4413      	add	r3, r2
 8004bc4:	3304      	adds	r3, #4
 8004bc6:	22f0      	movs	r2, #240	@ 0xf0
 8004bc8:	601a      	str	r2, [r3, #0]

    /* Initialize LCD special pins GPIOs */
    ST7789H2_PowerUp();
 8004bca:	f000 faa5 	bl	8005118 <ST7789H2_PowerUp>

    if (ST7789H2_Probe(Orientation) != BSP_ERROR_NONE)
 8004bce:	6838      	ldr	r0, [r7, #0]
 8004bd0:	f000 fb1c 	bl	800520c <ST7789H2_Probe>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d003      	beq.n	8004be2 <BSP_LCD_Init+0x5e>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8004bda:	f06f 0306 	mvn.w	r3, #6
 8004bde:	60fb      	str	r3, [r7, #12]
 8004be0:	e003      	b.n	8004bea <BSP_LCD_Init+0x66>
    }
    else
    {
      ret = BSP_LCD_DisplayOn(Instance);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f000 fa66 	bl	80050b4 <BSP_LCD_DisplayOn>
 8004be8:	60f8      	str	r0, [r7, #12]
    }
  }

  return ret;
 8004bea:	68fb      	ldr	r3, [r7, #12]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3710      	adds	r7, #16
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	20000f9c 	.word	0x20000f9c

08004bf8 <MX_FMC_BANK1_Init>:
  * @brief  Initializes LCD IOs.
  * @param  hsram SRAM handle
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_FMC_BANK1_Init(SRAM_HandleTypeDef *hsram)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  static FMC_NORSRAM_TimingTypeDef  sram_timing = {0};

  /* SRAM device configuration */
  hsram->Init.DataAddressMux         = FMC_DATA_ADDRESS_MUX_DISABLE;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	60da      	str	r2, [r3, #12]
  hsram->Init.MemoryType             = FMC_MEMORY_TYPE_SRAM;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	611a      	str	r2, [r3, #16]
  hsram->Init.MemoryDataWidth        = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2210      	movs	r2, #16
 8004c10:	615a      	str	r2, [r3, #20]
  hsram->Init.BurstAccessMode        = FMC_BURST_ACCESS_MODE_DISABLE;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	619a      	str	r2, [r3, #24]
  hsram->Init.WaitSignalPolarity     = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	61da      	str	r2, [r3, #28]
  hsram->Init.WaitSignalActive       = FMC_WAIT_TIMING_BEFORE_WS;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	621a      	str	r2, [r3, #32]
  hsram->Init.WriteOperation         = FMC_WRITE_OPERATION_ENABLE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004c2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram->Init.WaitSignal             = FMC_WAIT_SIGNAL_DISABLE;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram->Init.ExtendedMode           = FMC_EXTENDED_MODE_DISABLE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram->Init.AsynchronousWait       = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram->Init.WriteBurst             = FMC_WRITE_BURST_DISABLE;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram->Init.ContinuousClock        = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram->Init.WriteFifo              = FMC_WRITE_FIFO_DISABLE;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004c50:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram->Init.PageSize               = FMC_PAGE_SIZE_NONE;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	641a      	str	r2, [r3, #64]	@ 0x40
  hsram->Init.NBLSetupTime           = FMC_NBL_SETUPTIME_0;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	645a      	str	r2, [r3, #68]	@ 0x44
  hsram->Init.MaxChipSelectPulse     = DISABLE;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  hsram->Init.MaxChipSelectPulseTime = 1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	64da      	str	r2, [r3, #76]	@ 0x4c

  sram_timing.AddressSetupTime       = 10;
 8004c6c:	4b10      	ldr	r3, [pc, #64]	@ (8004cb0 <MX_FMC_BANK1_Init+0xb8>)
 8004c6e:	220a      	movs	r2, #10
 8004c70:	601a      	str	r2, [r3, #0]
  sram_timing.AddressHoldTime        = 7;
 8004c72:	4b0f      	ldr	r3, [pc, #60]	@ (8004cb0 <MX_FMC_BANK1_Init+0xb8>)
 8004c74:	2207      	movs	r2, #7
 8004c76:	605a      	str	r2, [r3, #4]
  sram_timing.DataSetupTime          = 7;
 8004c78:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb0 <MX_FMC_BANK1_Init+0xb8>)
 8004c7a:	2207      	movs	r2, #7
 8004c7c:	609a      	str	r2, [r3, #8]
  sram_timing.DataHoldTime           = 2;
 8004c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb0 <MX_FMC_BANK1_Init+0xb8>)
 8004c80:	2202      	movs	r2, #2
 8004c82:	60da      	str	r2, [r3, #12]
  sram_timing.BusTurnAroundDuration  = 4;
 8004c84:	4b0a      	ldr	r3, [pc, #40]	@ (8004cb0 <MX_FMC_BANK1_Init+0xb8>)
 8004c86:	2204      	movs	r2, #4
 8004c88:	611a      	str	r2, [r3, #16]
  sram_timing.CLKDivision            = 2;
 8004c8a:	4b09      	ldr	r3, [pc, #36]	@ (8004cb0 <MX_FMC_BANK1_Init+0xb8>)
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	615a      	str	r2, [r3, #20]
  sram_timing.DataLatency            = 2;
 8004c90:	4b07      	ldr	r3, [pc, #28]	@ (8004cb0 <MX_FMC_BANK1_Init+0xb8>)
 8004c92:	2202      	movs	r2, #2
 8004c94:	619a      	str	r2, [r3, #24]
  sram_timing.AccessMode             = FMC_ACCESS_MODE_A;
 8004c96:	4b06      	ldr	r3, [pc, #24]	@ (8004cb0 <MX_FMC_BANK1_Init+0xb8>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	61da      	str	r2, [r3, #28]

  return HAL_SRAM_Init(hsram, &sram_timing, &sram_timing);
 8004c9c:	4a04      	ldr	r2, [pc, #16]	@ (8004cb0 <MX_FMC_BANK1_Init+0xb8>)
 8004c9e:	4904      	ldr	r1, [pc, #16]	@ (8004cb0 <MX_FMC_BANK1_Init+0xb8>)
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f00a fb11 	bl	800f2c8 <HAL_SRAM_Init>
 8004ca6:	4603      	mov	r3, r0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	20000fac 	.word	0x20000fac

08004cb4 <BSP_LCD_GetPixelFormat>:
  * @param  Instance    LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004cc8:	f06f 0301 	mvn.w	r3, #1
 8004ccc:	60fb      	str	r3, [r7, #12]
 8004cce:	e002      	b.n	8004cd6 <BSP_LCD_GetPixelFormat+0x22>
  }
  else
  {
    /* Only RGB565 format is supported */
    *PixelFormat = LCD_PIXEL_FORMAT_RGB565;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	2202      	movs	r2, #2
 8004cd4:	601a      	str	r2, [r3, #0]
  }

  return ret;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3714      	adds	r7, #20
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <BSP_LCD_GetXSize>:
  * @param  Instance  LCD Instance
  * @param  XSize     LCD width
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *XSize)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d003      	beq.n	8004d00 <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004cf8:	f06f 0301 	mvn.w	r3, #1
 8004cfc:	60fb      	str	r3, [r7, #12]
 8004cfe:	e011      	b.n	8004d24 <BSP_LCD_GetXSize+0x40>
  }
  else
  {
    if (Lcd_Drv[Instance]->GetXSize(Lcd_CompObj[Instance], XSize) != BSP_ERROR_NONE)
 8004d00:	4a0b      	ldr	r2, [pc, #44]	@ (8004d30 <BSP_LCD_GetXSize+0x4c>)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0a:	490a      	ldr	r1, [pc, #40]	@ (8004d34 <BSP_LCD_GetXSize+0x50>)
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004d12:	6839      	ldr	r1, [r7, #0]
 8004d14:	4610      	mov	r0, r2
 8004d16:	4798      	blx	r3
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d002      	beq.n	8004d24 <BSP_LCD_GetXSize+0x40>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004d1e:	f06f 0304 	mvn.w	r3, #4
 8004d22:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004d24:	68fb      	ldr	r3, [r7, #12]
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	20000f40 	.word	0x20000f40
 8004d34:	20000f3c 	.word	0x20000f3c

08004d38 <BSP_LCD_GetYSize>:
  * @param  Instance  LCD Instance
  * @param  YSize     LCD Height
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *YSize)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004d42:	2300      	movs	r3, #0
 8004d44:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d003      	beq.n	8004d54 <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004d4c:	f06f 0301 	mvn.w	r3, #1
 8004d50:	60fb      	str	r3, [r7, #12]
 8004d52:	e011      	b.n	8004d78 <BSP_LCD_GetYSize+0x40>
  }
  else
  {
    if (Lcd_Drv[Instance]->GetYSize(Lcd_CompObj[Instance], YSize) != BSP_ERROR_NONE)
 8004d54:	4a0b      	ldr	r2, [pc, #44]	@ (8004d84 <BSP_LCD_GetYSize+0x4c>)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d5e:	490a      	ldr	r1, [pc, #40]	@ (8004d88 <BSP_LCD_GetYSize+0x50>)
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004d66:	6839      	ldr	r1, [r7, #0]
 8004d68:	4610      	mov	r0, r2
 8004d6a:	4798      	blx	r3
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <BSP_LCD_GetYSize+0x40>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004d72:	f06f 0304 	mvn.w	r3, #4
 8004d76:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004d78:	68fb      	ldr	r3, [r7, #12]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	20000f40 	.word	0x20000f40
 8004d88:	20000f3c 	.word	0x20000f3c

08004d8c <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8004d8c:	b590      	push	{r4, r7, lr}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
 8004d98:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <BSP_LCD_ReadPixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004da4:	f06f 0301 	mvn.w	r3, #1
 8004da8:	617b      	str	r3, [r7, #20]
 8004daa:	e01d      	b.n	8004de8 <BSP_LCD_ReadPixel+0x5c>
  }
  else if (Lcd_Drv[Instance]->GetPixel != NULL)
 8004dac:	4a11      	ldr	r2, [pc, #68]	@ (8004df4 <BSP_LCD_ReadPixel+0x68>)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004db4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d013      	beq.n	8004de2 <BSP_LCD_ReadPixel+0x56>
  {
    if (Lcd_Drv[Instance]->GetPixel(Lcd_CompObj[Instance], Xpos, Ypos, Color) != BSP_ERROR_NONE)
 8004dba:	4a0e      	ldr	r2, [pc, #56]	@ (8004df4 <BSP_LCD_ReadPixel+0x68>)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dc2:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
 8004dc4:	4a0c      	ldr	r2, [pc, #48]	@ (8004df8 <BSP_LCD_ReadPixel+0x6c>)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	68b9      	ldr	r1, [r7, #8]
 8004dd2:	47a0      	blx	r4
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d006      	beq.n	8004de8 <BSP_LCD_ReadPixel+0x5c>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004dda:	f06f 0304 	mvn.w	r3, #4
 8004dde:	617b      	str	r3, [r7, #20]
 8004de0:	e002      	b.n	8004de8 <BSP_LCD_ReadPixel+0x5c>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004de2:	f06f 030a 	mvn.w	r3, #10
 8004de6:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004de8:	697b      	ldr	r3, [r7, #20]
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	371c      	adds	r7, #28
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd90      	pop	{r4, r7, pc}
 8004df2:	bf00      	nop
 8004df4:	20000f40 	.word	0x20000f40
 8004df8:	20000f3c 	.word	0x20000f3c

08004dfc <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color Pixel color in RGB mode (5-6-5)
  * @retval BSP status
  */
int32_t BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8004dfc:	b590      	push	{r4, r7, lr}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
 8004e08:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <BSP_LCD_WritePixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004e14:	f06f 0301 	mvn.w	r3, #1
 8004e18:	617b      	str	r3, [r7, #20]
 8004e1a:	e01d      	b.n	8004e58 <BSP_LCD_WritePixel+0x5c>
  }
  else if (Lcd_Drv[Instance]->SetPixel != NULL)
 8004e1c:	4a11      	ldr	r2, [pc, #68]	@ (8004e64 <BSP_LCD_WritePixel+0x68>)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d013      	beq.n	8004e52 <BSP_LCD_WritePixel+0x56>
  {
    if (Lcd_Drv[Instance]->SetPixel(Lcd_CompObj[Instance], Xpos, Ypos, Color) != BSP_ERROR_NONE)
 8004e2a:	4a0e      	ldr	r2, [pc, #56]	@ (8004e64 <BSP_LCD_WritePixel+0x68>)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e32:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8004e34:	4a0c      	ldr	r2, [pc, #48]	@ (8004e68 <BSP_LCD_WritePixel+0x6c>)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	47a0      	blx	r4
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d006      	beq.n	8004e58 <BSP_LCD_WritePixel+0x5c>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004e4a:	f06f 0304 	mvn.w	r3, #4
 8004e4e:	617b      	str	r3, [r7, #20]
 8004e50:	e002      	b.n	8004e58 <BSP_LCD_WritePixel+0x5c>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004e52:	f06f 030a 	mvn.w	r3, #10
 8004e56:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004e58:	697b      	ldr	r3, [r7, #20]
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	371c      	adds	r7, #28
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd90      	pop	{r4, r7, pc}
 8004e62:	bf00      	nop
 8004e64:	20000f40 	.word	0x20000f40
 8004e68:	20000f3c 	.word	0x20000f3c

08004e6c <BSP_LCD_DrawHLine>:
  * @param  Length Line length
  * @param  Color Pixel color in RGB mode (5-6-5)
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8004e6c:	b590      	push	{r4, r7, lr}
 8004e6e:	b089      	sub	sp, #36	@ 0x24
 8004e70:	af02      	add	r7, sp, #8
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]
 8004e78:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d003      	beq.n	8004e8c <BSP_LCD_DrawHLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004e84:	f06f 0301 	mvn.w	r3, #1
 8004e88:	617b      	str	r3, [r7, #20]
 8004e8a:	e01f      	b.n	8004ecc <BSP_LCD_DrawHLine+0x60>
  }
  else if (Lcd_Drv[Instance]->DrawHLine != NULL)
 8004e8c:	4a12      	ldr	r2, [pc, #72]	@ (8004ed8 <BSP_LCD_DrawHLine+0x6c>)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d015      	beq.n	8004ec6 <BSP_LCD_DrawHLine+0x5a>
  {
    if (Lcd_Drv[Instance]->DrawHLine(Lcd_CompObj[Instance], Xpos, Ypos, Length, Color) != BSP_ERROR_NONE)
 8004e9a:	4a0f      	ldr	r2, [pc, #60]	@ (8004ed8 <BSP_LCD_DrawHLine+0x6c>)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ea2:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8004ea4:	4a0d      	ldr	r2, [pc, #52]	@ (8004edc <BSP_LCD_DrawHLine+0x70>)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	68b9      	ldr	r1, [r7, #8]
 8004eb6:	47a0      	blx	r4
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d006      	beq.n	8004ecc <BSP_LCD_DrawHLine+0x60>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004ebe:	f06f 0304 	mvn.w	r3, #4
 8004ec2:	617b      	str	r3, [r7, #20]
 8004ec4:	e002      	b.n	8004ecc <BSP_LCD_DrawHLine+0x60>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004ec6:	f06f 030a 	mvn.w	r3, #10
 8004eca:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004ecc:	697b      	ldr	r3, [r7, #20]
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	371c      	adds	r7, #28
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd90      	pop	{r4, r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	20000f40 	.word	0x20000f40
 8004edc:	20000f3c 	.word	0x20000f3c

08004ee0 <BSP_LCD_DrawVLine>:
  * @param  Length Line length
  * @param  Color Pixel color in RGB mode (5-6-5)
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8004ee0:	b590      	push	{r4, r7, lr}
 8004ee2:	b089      	sub	sp, #36	@ 0x24
 8004ee4:	af02      	add	r7, sp, #8
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]
 8004eec:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d003      	beq.n	8004f00 <BSP_LCD_DrawVLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004ef8:	f06f 0301 	mvn.w	r3, #1
 8004efc:	617b      	str	r3, [r7, #20]
 8004efe:	e01f      	b.n	8004f40 <BSP_LCD_DrawVLine+0x60>
  }
  else if (Lcd_Drv[Instance]->DrawVLine != NULL)
 8004f00:	4a12      	ldr	r2, [pc, #72]	@ (8004f4c <BSP_LCD_DrawVLine+0x6c>)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d015      	beq.n	8004f3a <BSP_LCD_DrawVLine+0x5a>
  {
    if (Lcd_Drv[Instance]->DrawVLine(Lcd_CompObj[Instance], Xpos, Ypos, Length, Color) != BSP_ERROR_NONE)
 8004f0e:	4a0f      	ldr	r2, [pc, #60]	@ (8004f4c <BSP_LCD_DrawVLine+0x6c>)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f16:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8004f18:	4a0d      	ldr	r2, [pc, #52]	@ (8004f50 <BSP_LCD_DrawVLine+0x70>)
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f22:	9300      	str	r3, [sp, #0]
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	68b9      	ldr	r1, [r7, #8]
 8004f2a:	47a0      	blx	r4
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d006      	beq.n	8004f40 <BSP_LCD_DrawVLine+0x60>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004f32:	f06f 0304 	mvn.w	r3, #4
 8004f36:	617b      	str	r3, [r7, #20]
 8004f38:	e002      	b.n	8004f40 <BSP_LCD_DrawVLine+0x60>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004f3a:	f06f 030a 	mvn.w	r3, #10
 8004f3e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004f40:	697b      	ldr	r3, [r7, #20]
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	371c      	adds	r7, #28
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd90      	pop	{r4, r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	20000f40 	.word	0x20000f40
 8004f50:	20000f3c 	.word	0x20000f3c

08004f54 <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address.
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8004f54:	b590      	push	{r4, r7, lr}
 8004f56:	b087      	sub	sp, #28
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	607a      	str	r2, [r7, #4]
 8004f60:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004f62:	2300      	movs	r3, #0
 8004f64:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d003      	beq.n	8004f74 <BSP_LCD_DrawBitmap+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004f6c:	f06f 0301 	mvn.w	r3, #1
 8004f70:	617b      	str	r3, [r7, #20]
 8004f72:	e01d      	b.n	8004fb0 <BSP_LCD_DrawBitmap+0x5c>
  }
  else if (Lcd_Drv[Instance]->DrawBitmap != NULL)
 8004f74:	4a11      	ldr	r2, [pc, #68]	@ (8004fbc <BSP_LCD_DrawBitmap+0x68>)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d013      	beq.n	8004faa <BSP_LCD_DrawBitmap+0x56>
  {
    if (Lcd_Drv[Instance]->DrawBitmap(Lcd_CompObj[Instance], Xpos, Ypos, pBmp) != BSP_ERROR_NONE)
 8004f82:	4a0e      	ldr	r2, [pc, #56]	@ (8004fbc <BSP_LCD_DrawBitmap+0x68>)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f8a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8004f8c:	4a0c      	ldr	r2, [pc, #48]	@ (8004fc0 <BSP_LCD_DrawBitmap+0x6c>)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	68b9      	ldr	r1, [r7, #8]
 8004f9a:	47a0      	blx	r4
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d006      	beq.n	8004fb0 <BSP_LCD_DrawBitmap+0x5c>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004fa2:	f06f 0304 	mvn.w	r3, #4
 8004fa6:	617b      	str	r3, [r7, #20]
 8004fa8:	e002      	b.n	8004fb0 <BSP_LCD_DrawBitmap+0x5c>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004faa:	f06f 030a 	mvn.w	r3, #10
 8004fae:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004fb0:	697b      	ldr	r3, [r7, #20]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	371c      	adds	r7, #28
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd90      	pop	{r4, r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	20000f40 	.word	0x20000f40
 8004fc0:	20000f3c 	.word	0x20000f3c

08004fc4 <BSP_LCD_FillRGBRect>:
  * @param  Height Rectangle Height.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width,
                            uint32_t Height)
{
 8004fc4:	b590      	push	{r4, r7, lr}
 8004fc6:	b089      	sub	sp, #36	@ 0x24
 8004fc8:	af02      	add	r7, sp, #8
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	607a      	str	r2, [r7, #4]
 8004fd0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d003      	beq.n	8004fe4 <BSP_LCD_FillRGBRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004fdc:	f06f 0301 	mvn.w	r3, #1
 8004fe0:	617b      	str	r3, [r7, #20]
 8004fe2:	e021      	b.n	8005028 <BSP_LCD_FillRGBRect+0x64>
  }
  else if (Lcd_Drv[Instance]->FillRect != NULL)
 8004fe4:	4a13      	ldr	r2, [pc, #76]	@ (8005034 <BSP_LCD_FillRGBRect+0x70>)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d017      	beq.n	8005022 <BSP_LCD_FillRGBRect+0x5e>
  {
    if (Lcd_Drv[Instance]->FillRGBRect(Lcd_CompObj[Instance], Xpos, Ypos, pData, Width, Height) != BSP_ERROR_NONE)
 8004ff2:	4a10      	ldr	r2, [pc, #64]	@ (8005034 <BSP_LCD_FillRGBRect+0x70>)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ffa:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8004ffc:	4a0e      	ldr	r2, [pc, #56]	@ (8005038 <BSP_LCD_FillRGBRect+0x74>)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005006:	9301      	str	r3, [sp, #4]
 8005008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	68b9      	ldr	r1, [r7, #8]
 8005012:	47a0      	blx	r4
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d006      	beq.n	8005028 <BSP_LCD_FillRGBRect+0x64>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800501a:	f06f 0304 	mvn.w	r3, #4
 800501e:	617b      	str	r3, [r7, #20]
 8005020:	e002      	b.n	8005028 <BSP_LCD_FillRGBRect+0x64>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8005022:	f06f 030a 	mvn.w	r3, #10
 8005026:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8005028:	697b      	ldr	r3, [r7, #20]
}
 800502a:	4618      	mov	r0, r3
 800502c:	371c      	adds	r7, #28
 800502e:	46bd      	mov	sp, r7
 8005030:	bd90      	pop	{r4, r7, pc}
 8005032:	bf00      	nop
 8005034:	20000f40 	.word	0x20000f40
 8005038:	20000f3c 	.word	0x20000f3c

0800503c <BSP_LCD_FillRect>:
  * @param  Color Pixel color in RGB mode (5-6-5)
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height,
                         uint32_t Color)
{
 800503c:	b590      	push	{r4, r7, lr}
 800503e:	b089      	sub	sp, #36	@ 0x24
 8005040:	af02      	add	r7, sp, #8
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
 8005048:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800504a:	2300      	movs	r3, #0
 800504c:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d003      	beq.n	800505c <BSP_LCD_FillRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005054:	f06f 0301 	mvn.w	r3, #1
 8005058:	617b      	str	r3, [r7, #20]
 800505a:	e021      	b.n	80050a0 <BSP_LCD_FillRect+0x64>
  }
  else if (Lcd_Drv[Instance]->FillRect != NULL)
 800505c:	4a13      	ldr	r2, [pc, #76]	@ (80050ac <BSP_LCD_FillRect+0x70>)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005066:	2b00      	cmp	r3, #0
 8005068:	d017      	beq.n	800509a <BSP_LCD_FillRect+0x5e>
  {
    if (Lcd_Drv[Instance]->FillRect(Lcd_CompObj[Instance], Xpos, Ypos, Width, Height, Color) != BSP_ERROR_NONE)
 800506a:	4a10      	ldr	r2, [pc, #64]	@ (80050ac <BSP_LCD_FillRect+0x70>)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005072:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8005074:	4a0e      	ldr	r2, [pc, #56]	@ (80050b0 <BSP_LCD_FillRect+0x74>)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800507c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800507e:	9301      	str	r3, [sp, #4]
 8005080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005082:	9300      	str	r3, [sp, #0]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	47a0      	blx	r4
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d006      	beq.n	80050a0 <BSP_LCD_FillRect+0x64>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005092:	f06f 0304 	mvn.w	r3, #4
 8005096:	617b      	str	r3, [r7, #20]
 8005098:	e002      	b.n	80050a0 <BSP_LCD_FillRect+0x64>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800509a:	f06f 030a 	mvn.w	r3, #10
 800509e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80050a0:	697b      	ldr	r3, [r7, #20]
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	371c      	adds	r7, #28
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd90      	pop	{r4, r7, pc}
 80050aa:	bf00      	nop
 80050ac:	20000f40 	.word	0x20000f40
 80050b0:	20000f3c 	.word	0x20000f3c

080050b4 <BSP_LCD_DisplayOn>:
  * @brief  Enables the display.
  * @param  Instance    LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_DisplayOn(uint32_t Instance)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80050bc:	2300      	movs	r3, #0
 80050be:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d003      	beq.n	80050ce <BSP_LCD_DisplayOn+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80050c6:	f06f 0301 	mvn.w	r3, #1
 80050ca:	60fb      	str	r3, [r7, #12]
 80050cc:	e01b      	b.n	8005106 <BSP_LCD_DisplayOn+0x52>
  }
  else if (Lcd_Drv[Instance]->DisplayOn != NULL)
 80050ce:	4a10      	ldr	r2, [pc, #64]	@ (8005110 <BSP_LCD_DisplayOn+0x5c>)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d011      	beq.n	8005100 <BSP_LCD_DisplayOn+0x4c>
  {
    if (Lcd_Drv[Instance]->DisplayOn(Lcd_CompObj[Instance]) != BSP_ERROR_NONE)
 80050dc:	4a0c      	ldr	r2, [pc, #48]	@ (8005110 <BSP_LCD_DisplayOn+0x5c>)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	490b      	ldr	r1, [pc, #44]	@ (8005114 <BSP_LCD_DisplayOn+0x60>)
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80050ee:	4610      	mov	r0, r2
 80050f0:	4798      	blx	r3
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d006      	beq.n	8005106 <BSP_LCD_DisplayOn+0x52>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80050f8:	f06f 0304 	mvn.w	r3, #4
 80050fc:	60fb      	str	r3, [r7, #12]
 80050fe:	e002      	b.n	8005106 <BSP_LCD_DisplayOn+0x52>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8005100:	f06f 030a 	mvn.w	r3, #10
 8005104:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8005106:	68fb      	ldr	r3, [r7, #12]
}
 8005108:	4618      	mov	r0, r3
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	20000f40 	.word	0x20000f40
 8005114:	20000f3c 	.word	0x20000f3c

08005118 <ST7789H2_PowerUp>:
/**
  * @brief  Reset ST7789H2 and activate backlight.
  * @retval None
  */
static void ST7789H2_PowerUp(void)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b088      	sub	sp, #32
 800511c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIOs clock */
  LCD_RESET_GPIO_CLK_ENABLE();
 800511e:	4b37      	ldr	r3, [pc, #220]	@ (80051fc <ST7789H2_PowerUp+0xe4>)
 8005120:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005124:	4a35      	ldr	r2, [pc, #212]	@ (80051fc <ST7789H2_PowerUp+0xe4>)
 8005126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800512a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800512e:	4b33      	ldr	r3, [pc, #204]	@ (80051fc <ST7789H2_PowerUp+0xe4>)
 8005130:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005134:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005138:	60bb      	str	r3, [r7, #8]
 800513a:	68bb      	ldr	r3, [r7, #8]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800513c:	4b2f      	ldr	r3, [pc, #188]	@ (80051fc <ST7789H2_PowerUp+0xe4>)
 800513e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005142:	4a2e      	ldr	r2, [pc, #184]	@ (80051fc <ST7789H2_PowerUp+0xe4>)
 8005144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005148:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800514c:	4b2b      	ldr	r3, [pc, #172]	@ (80051fc <ST7789H2_PowerUp+0xe4>)
 800514e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005156:	607b      	str	r3, [r7, #4]
 8005158:	687b      	ldr	r3, [r7, #4]
  LCD_PWR_ON_GPIO_CLK_ENABLE();
 800515a:	4b28      	ldr	r3, [pc, #160]	@ (80051fc <ST7789H2_PowerUp+0xe4>)
 800515c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005160:	4a26      	ldr	r2, [pc, #152]	@ (80051fc <ST7789H2_PowerUp+0xe4>)
 8005162:	f043 0304 	orr.w	r3, r3, #4
 8005166:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800516a:	4b24      	ldr	r3, [pc, #144]	@ (80051fc <ST7789H2_PowerUp+0xe4>)
 800516c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005170:	f003 0304 	and.w	r3, r3, #4
 8005174:	603b      	str	r3, [r7, #0]
 8005176:	683b      	ldr	r3, [r7, #0]

  /* Initialize and configure the ST7789H2 power pin */
  gpio_init_structure.Pin       = LCD_PWR_ON_PIN;
 8005178:	2340      	movs	r3, #64	@ 0x40
 800517a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800517c:	2301      	movs	r3, #1
 800517e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8005180:	2303      	movs	r3, #3
 8005182:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8005184:	2301      	movs	r3, #1
 8005186:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_PWR_ON_GPIO_PORT, &gpio_init_structure);
 8005188:	f107 030c 	add.w	r3, r7, #12
 800518c:	4619      	mov	r1, r3
 800518e:	481c      	ldr	r0, [pc, #112]	@ (8005200 <ST7789H2_PowerUp+0xe8>)
 8005190:	f002 fff4 	bl	800817c <HAL_GPIO_Init>

  /* Power on the ST7789H2 */
  HAL_GPIO_WritePin(LCD_PWR_ON_GPIO_PORT, LCD_PWR_ON_PIN, GPIO_PIN_RESET);
 8005194:	2200      	movs	r2, #0
 8005196:	2140      	movs	r1, #64	@ 0x40
 8005198:	4819      	ldr	r0, [pc, #100]	@ (8005200 <ST7789H2_PowerUp+0xe8>)
 800519a:	f003 fa09 	bl	80085b0 <HAL_GPIO_WritePin>

  /* Initialize and configure the ST7789H2 reset pin */
  gpio_init_structure.Pin       = LCD_RESET_PIN;
 800519e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80051a2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT, &gpio_init_structure);
 80051a4:	f107 030c 	add.w	r3, r7, #12
 80051a8:	4619      	mov	r1, r3
 80051aa:	4816      	ldr	r0, [pc, #88]	@ (8005204 <ST7789H2_PowerUp+0xec>)
 80051ac:	f002 ffe6 	bl	800817c <HAL_GPIO_Init>

  /* Reset the ST7789H2 */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_RESET);
 80051b0:	2200      	movs	r2, #0
 80051b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80051b6:	4813      	ldr	r0, [pc, #76]	@ (8005204 <ST7789H2_PowerUp+0xec>)
 80051b8:	f003 f9fa 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_Delay(1); /* wait at least 10us according ST7789H2 datasheet */
 80051bc:	2001      	movs	r0, #1
 80051be:	f001 fb4d 	bl	800685c <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_SET);
 80051c2:	2201      	movs	r2, #1
 80051c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80051c8:	480e      	ldr	r0, [pc, #56]	@ (8005204 <ST7789H2_PowerUp+0xec>)
 80051ca:	f003 f9f1 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_Delay(120); /* wait maximum 120ms according ST7789H2 datasheet */
 80051ce:	2078      	movs	r0, #120	@ 0x78
 80051d0:	f001 fb44 	bl	800685c <HAL_Delay>

  /* Initialize GPIO for backlight control and enable backlight */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;
 80051d4:	2308      	movs	r3, #8
 80051d6:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull      = GPIO_PULLDOWN;
 80051d8:	2302      	movs	r3, #2
 80051da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80051dc:	f107 030c 	add.w	r3, r7, #12
 80051e0:	4619      	mov	r1, r3
 80051e2:	4809      	ldr	r0, [pc, #36]	@ (8005208 <ST7789H2_PowerUp+0xf0>)
 80051e4:	f002 ffca 	bl	800817c <HAL_GPIO_Init>

  /* Backlight control signal assertion */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 80051e8:	2201      	movs	r2, #1
 80051ea:	2108      	movs	r1, #8
 80051ec:	4806      	ldr	r0, [pc, #24]	@ (8005208 <ST7789H2_PowerUp+0xf0>)
 80051ee:	f003 f9df 	bl	80085b0 <HAL_GPIO_WritePin>
}
 80051f2:	bf00      	nop
 80051f4:	3720      	adds	r7, #32
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	44020c00 	.word	0x44020c00
 8005200:	42020800 	.word	0x42020800
 8005204:	42021c00 	.word	0x42021c00
 8005208:	42022000 	.word	0x42022000

0800520c <ST7789H2_Probe>:
  * @param  Orientation LCD_ORIENTATION_PORTRAIT, LCD_ORIENTATION_LANDSCAPE,
  *                     LCD_ORIENTATION_PORTRAIT_ROT180 or LCD_ORIENTATION_LANDSCAPE_ROT180.
  * @retval BSP status.
  */
static int32_t ST7789H2_Probe(uint32_t Orientation)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08c      	sub	sp, #48	@ 0x30
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  ST7789H2_IO_t            IOCtx;
  uint32_t                 st7789h2_id;
  static ST7789H2_Object_t ST7789H2Obj;

  /* Configure the LCD driver */
  IOCtx.Address     = LCD_FMC_ADDRESS;
 8005214:	2301      	movs	r3, #1
 8005216:	833b      	strh	r3, [r7, #24]
  IOCtx.Init        = LCD_FMC_Init;
 8005218:	4b24      	ldr	r3, [pc, #144]	@ (80052ac <ST7789H2_Probe+0xa0>)
 800521a:	613b      	str	r3, [r7, #16]
  IOCtx.DeInit      = LCD_FMC_DeInit;
 800521c:	4b24      	ldr	r3, [pc, #144]	@ (80052b0 <ST7789H2_Probe+0xa4>)
 800521e:	617b      	str	r3, [r7, #20]
  IOCtx.ReadReg     = LCD_FMC_ReadReg16;
 8005220:	4b24      	ldr	r3, [pc, #144]	@ (80052b4 <ST7789H2_Probe+0xa8>)
 8005222:	623b      	str	r3, [r7, #32]
  IOCtx.WriteReg    = LCD_FMC_WriteReg16;
 8005224:	4b24      	ldr	r3, [pc, #144]	@ (80052b8 <ST7789H2_Probe+0xac>)
 8005226:	61fb      	str	r3, [r7, #28]
  IOCtx.SendData    = LCD_FMC_Send;
 8005228:	4b24      	ldr	r3, [pc, #144]	@ (80052bc <ST7789H2_Probe+0xb0>)
 800522a:	627b      	str	r3, [r7, #36]	@ 0x24
  IOCtx.GetTick     = LCD_FMC_GetTick;
 800522c:	4b24      	ldr	r3, [pc, #144]	@ (80052c0 <ST7789H2_Probe+0xb4>)
 800522e:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (ST7789H2_RegisterBusIO(&ST7789H2Obj, &IOCtx) != ST7789H2_OK)
 8005230:	f107 0310 	add.w	r3, r7, #16
 8005234:	4619      	mov	r1, r3
 8005236:	4823      	ldr	r0, [pc, #140]	@ (80052c4 <ST7789H2_Probe+0xb8>)
 8005238:	f7fd fd9c 	bl	8002d74 <ST7789H2_RegisterBusIO>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d003      	beq.n	800524a <ST7789H2_Probe+0x3e>
  {
    status = BSP_ERROR_BUS_FAILURE;
 8005242:	f06f 0307 	mvn.w	r3, #7
 8005246:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005248:	e02a      	b.n	80052a0 <ST7789H2_Probe+0x94>
  }
  else if (ST7789H2_ReadID(&ST7789H2Obj, &st7789h2_id) != ST7789H2_OK)
 800524a:	f107 030c 	add.w	r3, r7, #12
 800524e:	4619      	mov	r1, r3
 8005250:	481c      	ldr	r0, [pc, #112]	@ (80052c4 <ST7789H2_Probe+0xb8>)
 8005252:	f7fe f85e 	bl	8003312 <ST7789H2_ReadID>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d003      	beq.n	8005264 <ST7789H2_Probe+0x58>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 800525c:	f06f 0304 	mvn.w	r3, #4
 8005260:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005262:	e01d      	b.n	80052a0 <ST7789H2_Probe+0x94>
  }
  else if (st7789h2_id != ST7789H2_ID)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2b85      	cmp	r3, #133	@ 0x85
 8005268:	d003      	beq.n	8005272 <ST7789H2_Probe+0x66>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 800526a:	f06f 0306 	mvn.w	r3, #6
 800526e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005270:	e016      	b.n	80052a0 <ST7789H2_Probe+0x94>
  }
  else
  {
    Lcd_CompObj[0] = &ST7789H2Obj;
 8005272:	4b15      	ldr	r3, [pc, #84]	@ (80052c8 <ST7789H2_Probe+0xbc>)
 8005274:	4a13      	ldr	r2, [pc, #76]	@ (80052c4 <ST7789H2_Probe+0xb8>)
 8005276:	601a      	str	r2, [r3, #0]
    Lcd_Drv[0] = (LCD_Drv_t *) &ST7789H2_Driver;
 8005278:	4b14      	ldr	r3, [pc, #80]	@ (80052cc <ST7789H2_Probe+0xc0>)
 800527a:	4a15      	ldr	r2, [pc, #84]	@ (80052d0 <ST7789H2_Probe+0xc4>)
 800527c:	601a      	str	r2, [r3, #0]

    if (Lcd_Drv[0]->Init(Lcd_CompObj[0], ST7789H2_FORMAT_RBG565, Orientation) < 0)
 800527e:	4b13      	ldr	r3, [pc, #76]	@ (80052cc <ST7789H2_Probe+0xc0>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a10      	ldr	r2, [pc, #64]	@ (80052c8 <ST7789H2_Probe+0xbc>)
 8005286:	6810      	ldr	r0, [r2, #0]
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	2105      	movs	r1, #5
 800528c:	4798      	blx	r3
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	da03      	bge.n	800529c <ST7789H2_Probe+0x90>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 8005294:	f06f 0304 	mvn.w	r3, #4
 8005298:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800529a:	e001      	b.n	80052a0 <ST7789H2_Probe+0x94>
    }
    else
    {
      status = BSP_ERROR_NONE;
 800529c:	2300      	movs	r3, #0
 800529e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }

  return status;
 80052a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3730      	adds	r7, #48	@ 0x30
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	080052d5 	.word	0x080052d5
 80052b0:	0800532d 	.word	0x0800532d
 80052b4:	080053d1 	.word	0x080053d1
 80052b8:	08005351 	.word	0x08005351
 80052bc:	08005455 	.word	0x08005455
 80052c0:	080054bb 	.word	0x080054bb
 80052c4:	20000fcc 	.word	0x20000fcc
 80052c8:	20000f3c 	.word	0x20000f3c
 80052cc:	20000f40 	.word	0x20000f40
 80052d0:	20000034 	.word	0x20000034

080052d4 <LCD_FMC_Init>:
/**
  * @brief  Initialize FMC.
  * @retval BSP status.
  */
static int32_t LCD_FMC_Init(void)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 80052da:	2300      	movs	r3, #0
 80052dc:	607b      	str	r3, [r7, #4]

  hlcd_sram[0].Instance    = FMC_NORSRAM_DEVICE;
 80052de:	4b10      	ldr	r3, [pc, #64]	@ (8005320 <LCD_FMC_Init+0x4c>)
 80052e0:	4a10      	ldr	r2, [pc, #64]	@ (8005324 <LCD_FMC_Init+0x50>)
 80052e2:	601a      	str	r2, [r3, #0]
  hlcd_sram[0].Extended    = FMC_NORSRAM_EXTENDED_DEVICE;
 80052e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005320 <LCD_FMC_Init+0x4c>)
 80052e6:	4a10      	ldr	r2, [pc, #64]	@ (8005328 <LCD_FMC_Init+0x54>)
 80052e8:	605a      	str	r2, [r3, #4]
  hlcd_sram[0].Init.NSBank = FMC_NORSRAM_BANK1;
 80052ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005320 <LCD_FMC_Init+0x4c>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	609a      	str	r2, [r3, #8]

  if (HAL_SRAM_GetState(&hlcd_sram[0]) == HAL_SRAM_STATE_RESET)
 80052f0:	480b      	ldr	r0, [pc, #44]	@ (8005320 <LCD_FMC_Init+0x4c>)
 80052f2:	f00a f86a 	bl	800f3ca <HAL_SRAM_GetState>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10b      	bne.n	8005314 <LCD_FMC_Init+0x40>
      }
    }
    if (status == BSP_ERROR_NONE)
#else
    /* Init the FMC Msp */
    FMC_BANK1_MspInit(&hlcd_sram[0]);
 80052fc:	4808      	ldr	r0, [pc, #32]	@ (8005320 <LCD_FMC_Init+0x4c>)
 80052fe:	f000 f8e3 	bl	80054c8 <FMC_BANK1_MspInit>
#endif /* (USE_HAL_SRAM_REGISTER_CALLBACKS == 1) */
    {
      if (MX_FMC_BANK1_Init(&hlcd_sram[0]) != HAL_OK)
 8005302:	4807      	ldr	r0, [pc, #28]	@ (8005320 <LCD_FMC_Init+0x4c>)
 8005304:	f7ff fc78 	bl	8004bf8 <MX_FMC_BANK1_Init>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d002      	beq.n	8005314 <LCD_FMC_Init+0x40>
      {
        status = BSP_ERROR_BUS_FAILURE;
 800530e:	f06f 0307 	mvn.w	r3, #7
 8005312:	607b      	str	r3, [r7, #4]
      }
    }
  }

  return status;
 8005314:	687b      	ldr	r3, [r7, #4]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3708      	adds	r7, #8
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	20000f44 	.word	0x20000f44
 8005324:	47000400 	.word	0x47000400
 8005328:	47000504 	.word	0x47000504

0800532c <LCD_FMC_DeInit>:
/**
  * @brief  DeInitialize BSP FMC.
  * @retval BSP status.
  */
static int32_t LCD_FMC_DeInit(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 8005332:	2300      	movs	r3, #0
 8005334:	607b      	str	r3, [r7, #4]

#if (USE_HAL_SRAM_REGISTER_CALLBACKS == 0)
  FMC_BANK1_MspDeInit(&hlcd_sram[0]);
 8005336:	4805      	ldr	r0, [pc, #20]	@ (800534c <LCD_FMC_DeInit+0x20>)
 8005338:	f000 f95a 	bl	80055f0 <FMC_BANK1_MspDeInit>
#endif /* (USE_HAL_SRAM_REGISTER_CALLBACKS == 0) */

  /* De-Init the FMC */
  (void)HAL_SRAM_DeInit(&hlcd_sram[0]);
 800533c:	4803      	ldr	r0, [pc, #12]	@ (800534c <LCD_FMC_DeInit+0x20>)
 800533e:	f00a f813 	bl	800f368 <HAL_SRAM_DeInit>

  return status;
 8005342:	687b      	ldr	r3, [r7, #4]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3708      	adds	r7, #8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}
 800534c:	20000f44 	.word	0x20000f44

08005350 <LCD_FMC_WriteReg16>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
static int32_t LCD_FMC_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 8005350:	b480      	push	{r7}
 8005352:	b087      	sub	sp, #28
 8005354:	af00      	add	r7, sp, #0
 8005356:	60ba      	str	r2, [r7, #8]
 8005358:	607b      	str	r3, [r7, #4]
 800535a:	4603      	mov	r3, r0
 800535c:	81fb      	strh	r3, [r7, #14]
 800535e:	460b      	mov	r3, r1
 8005360:	81bb      	strh	r3, [r7, #12]
  int32_t  ret = BSP_ERROR_NONE;
 8005362:	2300      	movs	r3, #0
 8005364:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8005366:	2300      	movs	r3, #0
 8005368:	613b      	str	r3, [r7, #16]

  if ((DevAddr != LCD_FMC_ADDRESS) || (pData == NULL) || (Length == 0U))
 800536a:	89fb      	ldrh	r3, [r7, #14]
 800536c:	2b01      	cmp	r3, #1
 800536e:	d105      	bne.n	800537c <LCD_FMC_WriteReg16+0x2c>
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d002      	beq.n	800537c <LCD_FMC_WriteReg16+0x2c>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d103      	bne.n	8005384 <LCD_FMC_WriteReg16+0x34>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800537c:	f06f 0301 	mvn.w	r3, #1
 8005380:	617b      	str	r3, [r7, #20]
 8005382:	e01c      	b.n	80053be <LCD_FMC_WriteReg16+0x6e>
  }
  else
  {
    /* Write register address */
    *(uint16_t *)LCD_REGISTER_ADDR = Reg;
 8005384:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8005388:	89bb      	ldrh	r3, [r7, #12]
 800538a:	8013      	strh	r3, [r2, #0]
    while (i < (2U * Length))
 800538c:	e012      	b.n	80053b4 <LCD_FMC_WriteReg16+0x64>
    {
      /* Write register value */
      *(uint16_t *)LCD_DATA_ADDR = (((uint16_t)pData[i + 1U] << 8U) & 0xFF00U) | ((uint16_t)pData[i] & 0x00FFU);
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	3301      	adds	r3, #1
 8005392:	68ba      	ldr	r2, [r7, #8]
 8005394:	4413      	add	r3, r2
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	021b      	lsls	r3, r3, #8
 800539a:	b29b      	uxth	r3, r3
 800539c:	68b9      	ldr	r1, [r7, #8]
 800539e:	693a      	ldr	r2, [r7, #16]
 80053a0:	440a      	add	r2, r1
 80053a2:	7812      	ldrb	r2, [r2, #0]
 80053a4:	4611      	mov	r1, r2
 80053a6:	4a09      	ldr	r2, [pc, #36]	@ (80053cc <LCD_FMC_WriteReg16+0x7c>)
 80053a8:	430b      	orrs	r3, r1
 80053aa:	b29b      	uxth	r3, r3
 80053ac:	8013      	strh	r3, [r2, #0]
      /* Update data pointer */
      i += 2U;
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	3302      	adds	r3, #2
 80053b2:	613b      	str	r3, [r7, #16]
    while (i < (2U * Length))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d3e7      	bcc.n	800538e <LCD_FMC_WriteReg16+0x3e>
    }
  }

  /* BSP status */
  return ret;
 80053be:	697b      	ldr	r3, [r7, #20]
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	371c      	adds	r7, #28
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr
 80053cc:	60000002 	.word	0x60000002

080053d0 <LCD_FMC_ReadReg16>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
static int32_t LCD_FMC_ReadReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b089      	sub	sp, #36	@ 0x24
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	60ba      	str	r2, [r7, #8]
 80053d8:	607b      	str	r3, [r7, #4]
 80053da:	4603      	mov	r3, r0
 80053dc:	81fb      	strh	r3, [r7, #14]
 80053de:	460b      	mov	r3, r1
 80053e0:	81bb      	strh	r3, [r7, #12]
  int32_t  ret = BSP_ERROR_NONE;
 80053e2:	2300      	movs	r3, #0
 80053e4:	61fb      	str	r3, [r7, #28]
  uint32_t i = 0;
 80053e6:	2300      	movs	r3, #0
 80053e8:	61bb      	str	r3, [r7, #24]
  uint16_t tmp;

  if ((DevAddr != LCD_FMC_ADDRESS) || (pData == NULL) || (Length == 0U))
 80053ea:	89fb      	ldrh	r3, [r7, #14]
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d105      	bne.n	80053fc <LCD_FMC_ReadReg16+0x2c>
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d002      	beq.n	80053fc <LCD_FMC_ReadReg16+0x2c>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d103      	bne.n	8005404 <LCD_FMC_ReadReg16+0x34>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80053fc:	f06f 0301 	mvn.w	r3, #1
 8005400:	61fb      	str	r3, [r7, #28]
 8005402:	e01e      	b.n	8005442 <LCD_FMC_ReadReg16+0x72>
  }
  else
  {
    /* Write register address */
    *(uint16_t *)LCD_REGISTER_ADDR = Reg;
 8005404:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8005408:	89bb      	ldrh	r3, [r7, #12]
 800540a:	8013      	strh	r3, [r2, #0]
    while (i < (2U * Length))
 800540c:	e014      	b.n	8005438 <LCD_FMC_ReadReg16+0x68>
    {
      tmp = *(uint16_t *)LCD_DATA_ADDR;
 800540e:	4b10      	ldr	r3, [pc, #64]	@ (8005450 <LCD_FMC_ReadReg16+0x80>)
 8005410:	881b      	ldrh	r3, [r3, #0]
 8005412:	82fb      	strh	r3, [r7, #22]
      pData[i]    = (uint8_t) tmp;
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	4413      	add	r3, r2
 800541a:	8afa      	ldrh	r2, [r7, #22]
 800541c:	b2d2      	uxtb	r2, r2
 800541e:	701a      	strb	r2, [r3, #0]
      pData[i + 1U] = (uint8_t)(tmp >> 8U);
 8005420:	8afb      	ldrh	r3, [r7, #22]
 8005422:	0a1b      	lsrs	r3, r3, #8
 8005424:	b299      	uxth	r1, r3
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	3301      	adds	r3, #1
 800542a:	68ba      	ldr	r2, [r7, #8]
 800542c:	4413      	add	r3, r2
 800542e:	b2ca      	uxtb	r2, r1
 8005430:	701a      	strb	r2, [r3, #0]
      /* Update data pointer */
      i += 2U;
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	3302      	adds	r3, #2
 8005436:	61bb      	str	r3, [r7, #24]
    while (i < (2U * Length))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	005b      	lsls	r3, r3, #1
 800543c:	69ba      	ldr	r2, [r7, #24]
 800543e:	429a      	cmp	r2, r3
 8005440:	d3e5      	bcc.n	800540e <LCD_FMC_ReadReg16+0x3e>
    }
  }

  /* BSP status */
  return ret;
 8005442:	69fb      	ldr	r3, [r7, #28]
}
 8005444:	4618      	mov	r0, r3
 8005446:	3724      	adds	r7, #36	@ 0x24
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr
 8005450:	60000002 	.word	0x60000002

08005454 <LCD_FMC_Send>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
static int32_t LCD_FMC_Send(uint8_t *pData, uint32_t Length)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  int32_t  ret = BSP_ERROR_NONE;
 800545e:	2300      	movs	r3, #0
 8005460:	60fb      	str	r3, [r7, #12]
  uint32_t i = 0;
 8005462:	2300      	movs	r3, #0
 8005464:	60bb      	str	r3, [r7, #8]

  if ((pData == NULL) || (Length == 0U))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d002      	beq.n	8005472 <LCD_FMC_Send+0x1e>
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d117      	bne.n	80054a2 <LCD_FMC_Send+0x4e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005472:	f06f 0301 	mvn.w	r3, #1
 8005476:	60fb      	str	r3, [r7, #12]
 8005478:	e018      	b.n	80054ac <LCD_FMC_Send+0x58>
  else
  {
    while (i < (2U * Length))
    {
      /* Send value */
      *(uint16_t *)LCD_REGISTER_ADDR = (((uint16_t)pData[i + 1U] << 8U) & 0xFF00U) | ((uint16_t)pData[i] & 0x00FFU);
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	3301      	adds	r3, #1
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	4413      	add	r3, r2
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	021b      	lsls	r3, r3, #8
 8005486:	b29b      	uxth	r3, r3
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	440a      	add	r2, r1
 800548e:	7812      	ldrb	r2, [r2, #0]
 8005490:	4611      	mov	r1, r2
 8005492:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8005496:	430b      	orrs	r3, r1
 8005498:	b29b      	uxth	r3, r3
 800549a:	8013      	strh	r3, [r2, #0]
      /* Update data pointer */
      i += 2U;
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	3302      	adds	r3, #2
 80054a0:	60bb      	str	r3, [r7, #8]
    while (i < (2U * Length))
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	005b      	lsls	r3, r3, #1
 80054a6:	68ba      	ldr	r2, [r7, #8]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d3e6      	bcc.n	800547a <LCD_FMC_Send+0x26>
    }
  }

  /* BSP status */
  return ret;
 80054ac:	68fb      	ldr	r3, [r7, #12]
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3714      	adds	r7, #20
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr

080054ba <LCD_FMC_GetTick>:
/**
  * @brief  Provide a tick value in millisecond.
  * @retval Tick value.
  */
static int32_t LCD_FMC_GetTick(void)
{
 80054ba:	b580      	push	{r7, lr}
 80054bc:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 80054be:	f001 f9c1 	bl	8006844 <HAL_GetTick>
 80054c2:	4603      	mov	r3, r0
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <FMC_BANK1_MspInit>:

/**
  * @brief  Initializes FMC_BANK1 MSP.
  */
static void FMC_BANK1_MspInit(SRAM_HandleTypeDef *hsram)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b08c      	sub	sp, #48	@ 0x30
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsram);

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80054d0:	4b42      	ldr	r3, [pc, #264]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 80054d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054d6:	4a41      	ldr	r2, [pc, #260]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 80054d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80054e0:	4b3e      	ldr	r3, [pc, #248]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 80054e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054ea:	61bb      	str	r3, [r7, #24]
 80054ec:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80054ee:	4b3b      	ldr	r3, [pc, #236]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 80054f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054f4:	4a39      	ldr	r2, [pc, #228]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 80054f6:	f043 0304 	orr.w	r3, r3, #4
 80054fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80054fe:	4b37      	ldr	r3, [pc, #220]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 8005500:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005504:	f003 0304 	and.w	r3, r3, #4
 8005508:	617b      	str	r3, [r7, #20]
 800550a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800550c:	4b33      	ldr	r3, [pc, #204]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 800550e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005512:	4a32      	ldr	r2, [pc, #200]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 8005514:	f043 0308 	orr.w	r3, r3, #8
 8005518:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800551c:	4b2f      	ldr	r3, [pc, #188]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 800551e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005522:	f003 0308 	and.w	r3, r3, #8
 8005526:	613b      	str	r3, [r7, #16]
 8005528:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800552a:	4b2c      	ldr	r3, [pc, #176]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 800552c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005530:	4a2a      	ldr	r2, [pc, #168]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 8005532:	f043 0310 	orr.w	r3, r3, #16
 8005536:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800553a:	4b28      	ldr	r3, [pc, #160]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 800553c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005540:	f003 0310 	and.w	r3, r3, #16
 8005544:	60fb      	str	r3, [r7, #12]
 8005546:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005548:	4b24      	ldr	r3, [pc, #144]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 800554a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800554e:	4a23      	ldr	r2, [pc, #140]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 8005550:	f043 0320 	orr.w	r3, r3, #32
 8005554:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005558:	4b20      	ldr	r3, [pc, #128]	@ (80055dc <FMC_BANK1_MspInit+0x114>)
 800555a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800555e:	f003 0320 	and.w	r3, r3, #32
 8005562:	60bb      	str	r3, [r7, #8]
 8005564:	68bb      	ldr	r3, [r7, #8]

  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005566:	2302      	movs	r3, #2
 8005568:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800556a:	2303      	movs	r3, #3
 800556c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = GPIO_AF9_FMC;
 800556e:	2309      	movs	r3, #9
 8005570:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8005572:	2301      	movs	r3, #1
 8005574:	627b      	str	r3, [r7, #36]	@ 0x24

  /*## NE configuration #######*/
  /* NE1 : LCD */
  gpio_init_structure.Pin = GPIO_PIN_7;
 8005576:	2380      	movs	r3, #128	@ 0x80
 8005578:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800557a:	f107 031c 	add.w	r3, r7, #28
 800557e:	4619      	mov	r1, r3
 8005580:	4817      	ldr	r0, [pc, #92]	@ (80055e0 <FMC_BANK1_MspInit+0x118>)
 8005582:	f002 fdfb 	bl	800817c <HAL_GPIO_Init>

  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8005586:	230c      	movs	r3, #12
 8005588:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800558a:	2300      	movs	r3, #0
 800558c:	627b      	str	r3, [r7, #36]	@ 0x24

  /*## NOE and NWE configuration #######*/
  gpio_init_structure.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 800558e:	2330      	movs	r3, #48	@ 0x30
 8005590:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005592:	f107 031c 	add.w	r3, r7, #28
 8005596:	4619      	mov	r1, r3
 8005598:	4812      	ldr	r0, [pc, #72]	@ (80055e4 <FMC_BANK1_MspInit+0x11c>)
 800559a:	f002 fdef 	bl	800817c <HAL_GPIO_Init>

  /*## RS configuration #######*/
  gpio_init_structure.Pin = GPIO_PIN_0;
 800559e:	2301      	movs	r3, #1
 80055a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80055a2:	f107 031c 	add.w	r3, r7, #28
 80055a6:	4619      	mov	r1, r3
 80055a8:	480f      	ldr	r0, [pc, #60]	@ (80055e8 <FMC_BANK1_MspInit+0x120>)
 80055aa:	f002 fde7 	bl	800817c <HAL_GPIO_Init>

  /*## Data Bus #######*/
  /* GPIOD configuration */
  gpio_init_structure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_8 | GPIO_PIN_9 | \
 80055ae:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80055b2:	61fb      	str	r3, [r7, #28]
                            GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80055b4:	f107 031c 	add.w	r3, r7, #28
 80055b8:	4619      	mov	r1, r3
 80055ba:	480a      	ldr	r0, [pc, #40]	@ (80055e4 <FMC_BANK1_MspInit+0x11c>)
 80055bc:	f002 fdde 	bl	800817c <HAL_GPIO_Init>

  /* GPIOE configuration */
  gpio_init_structure.Pin = GPIO_PIN_7  | GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 | \
 80055c0:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80055c4:	61fb      	str	r3, [r7, #28]
                            GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | \
                            GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80055c6:	f107 031c 	add.w	r3, r7, #28
 80055ca:	4619      	mov	r1, r3
 80055cc:	4807      	ldr	r0, [pc, #28]	@ (80055ec <FMC_BANK1_MspInit+0x124>)
 80055ce:	f002 fdd5 	bl	800817c <HAL_GPIO_Init>
}
 80055d2:	bf00      	nop
 80055d4:	3730      	adds	r7, #48	@ 0x30
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	44020c00 	.word	0x44020c00
 80055e0:	42020800 	.word	0x42020800
 80055e4:	42020c00 	.word	0x42020c00
 80055e8:	42021400 	.word	0x42021400
 80055ec:	42021000 	.word	0x42021000

080055f0 <FMC_BANK1_MspDeInit>:

/**
  * @brief  Initializes FMC_BANK1 MSP.
  */
static void FMC_BANK1_MspDeInit(SRAM_HandleTypeDef *hsram)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b088      	sub	sp, #32
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsram);

  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_7;
 80055f8:	2380      	movs	r3, #128	@ 0x80
 80055fa:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(GPIOC, gpio_init_structure.Pin);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	4619      	mov	r1, r3
 8005600:	4812      	ldr	r0, [pc, #72]	@ (800564c <FMC_BANK1_MspDeInit+0x5c>)
 8005602:	f002 ff19 	bl	8008438 <HAL_GPIO_DeInit>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | \
 8005606:	f24c 7333 	movw	r3, #50995	@ 0xc733
 800560a:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;

  HAL_GPIO_DeInit(GPIOD, gpio_init_structure.Pin);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	4619      	mov	r1, r3
 8005610:	480f      	ldr	r0, [pc, #60]	@ (8005650 <FMC_BANK1_MspDeInit+0x60>)
 8005612:	f002 ff11 	bl	8008438 <HAL_GPIO_DeInit>

  /* GPIOE configuration */
  gpio_init_structure.Pin   = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
 8005616:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800561a:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_DeInit(GPIOE, gpio_init_structure.Pin);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	4619      	mov	r1, r3
 8005620:	480c      	ldr	r0, [pc, #48]	@ (8005654 <FMC_BANK1_MspDeInit+0x64>)
 8005622:	f002 ff09 	bl	8008438 <HAL_GPIO_DeInit>

  /* GPIOF configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0;
 8005626:	2301      	movs	r3, #1
 8005628:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(GPIOF, gpio_init_structure.Pin);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	4619      	mov	r1, r3
 800562e:	480a      	ldr	r0, [pc, #40]	@ (8005658 <FMC_BANK1_MspDeInit+0x68>)
 8005630:	f002 ff02 	bl	8008438 <HAL_GPIO_DeInit>

  /* Disable FMC clock */
  __HAL_RCC_FMC_CLK_DISABLE();
 8005634:	4b09      	ldr	r3, [pc, #36]	@ (800565c <FMC_BANK1_MspDeInit+0x6c>)
 8005636:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800563a:	4a08      	ldr	r2, [pc, #32]	@ (800565c <FMC_BANK1_MspDeInit+0x6c>)
 800563c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005640:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005644:	bf00      	nop
 8005646:	3720      	adds	r7, #32
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	42020800 	.word	0x42020800
 8005650:	42020c00 	.word	0x42020c00
 8005654:	42021000 	.word	0x42021000
 8005658:	42021400 	.word	0x42021400
 800565c:	44020c00 	.word	0x44020c00

08005660 <BSP_OSPI_NOR_Init>:
  * @param  Instance   OSPI Instance
  * @param  Init       OSPI Init structure
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_Init(uint32_t Instance, BSP_OSPI_NOR_Init_t *Init)
{
 8005660:	b590      	push	{r4, r7, lr}
 8005662:	b095      	sub	sp, #84	@ 0x54
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
  int32_t ret;
  BSP_OSPI_NOR_Info_t pInfo;
  MX_OSPI_InitTypeDef ospi_init;

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d003      	beq.n	8005678 <BSP_OSPI_NOR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005670:	f06f 0301 	mvn.w	r3, #1
 8005674:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005676:	e083      	b.n	8005780 <BSP_OSPI_NOR_Init+0x120>
  }
  else
  {
    /* Check if the instance is already initialized */
    if (Ospi_Nor_Ctx[Instance].IsInitialized == OSPI_ACCESS_NONE)
 8005678:	4944      	ldr	r1, [pc, #272]	@ (800578c <BSP_OSPI_NOR_Init+0x12c>)
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	4613      	mov	r3, r2
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	4413      	add	r3, r2
 8005682:	440b      	add	r3, r1
 8005684:	781b      	ldrb	r3, [r3, #0]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d178      	bne.n	800577c <BSP_OSPI_NOR_Init+0x11c>
    {
#if (USE_HAL_XSPI_REGISTER_CALLBACKS == 0)
      /* Msp OSPI initialization */
      OSPI_NOR_MspInit(&hospi_nor[Instance]);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	225c      	movs	r2, #92	@ 0x5c
 800568e:	fb02 f303 	mul.w	r3, r2, r3
 8005692:	4a3f      	ldr	r2, [pc, #252]	@ (8005790 <BSP_OSPI_NOR_Init+0x130>)
 8005694:	4413      	add	r3, r2
 8005696:	4618      	mov	r0, r3
 8005698:	f000 f94e 	bl	8005938 <OSPI_NOR_MspInit>
        }
      }
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

      /* Get Flash information of one memory */
      (void)MX25LM51245G_GetFlashInfo(&pInfo);
 800569c:	f107 031c 	add.w	r3, r7, #28
 80056a0:	4618      	mov	r0, r3
 80056a2:	f7fc ffd2 	bl	800264a <MX25LM51245G_GetFlashInfo>

      /* Fill config structure */
      ospi_init.ClockPrescaler = 1;
 80056a6:	2301      	movs	r3, #1
 80056a8:	613b      	str	r3, [r7, #16]
      ospi_init.MemorySize     = (uint32_t)POSITION_VAL((uint32_t)pInfo.FlashSize);
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056b0:	fa93 f3a3 	rbit	r3, r3
 80056b4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80056b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80056ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d101      	bne.n	80056c4 <BSP_OSPI_NOR_Init+0x64>
    return 32U;
 80056c0:	2320      	movs	r3, #32
 80056c2:	e003      	b.n	80056cc <BSP_OSPI_NOR_Init+0x6c>
  return __builtin_clz(value);
 80056c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056c6:	fab3 f383 	clz	r3, r3
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	60fb      	str	r3, [r7, #12]
      ospi_init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 80056ce:	2300      	movs	r3, #0
 80056d0:	617b      	str	r3, [r7, #20]
      ospi_init.TransferRate   = (uint32_t)Init->TransferRate;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	785b      	ldrb	r3, [r3, #1]
 80056d6:	61bb      	str	r3, [r7, #24]

      /* STM32 OSPI interface initialization */
      if (MX_OSPI_NOR_Init(&hospi_nor[Instance], &ospi_init) != HAL_OK)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	225c      	movs	r2, #92	@ 0x5c
 80056dc:	fb02 f303 	mul.w	r3, r2, r3
 80056e0:	4a2b      	ldr	r2, [pc, #172]	@ (8005790 <BSP_OSPI_NOR_Init+0x130>)
 80056e2:	4413      	add	r3, r2
 80056e4:	f107 020c 	add.w	r2, r7, #12
 80056e8:	4611      	mov	r1, r2
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 f852 	bl	8005794 <MX_OSPI_NOR_Init>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <BSP_OSPI_NOR_Init+0x9e>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 80056f6:	f06f 0303 	mvn.w	r3, #3
 80056fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056fc:	e040      	b.n	8005780 <BSP_OSPI_NOR_Init+0x120>
      }
      else
      {
        /* OSPI Delay Block enable */
        OSPI1_DLYB_Enable(Instance);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 fda8 	bl	8006254 <OSPI1_DLYB_Enable>

        /* OSPI memory reset */
        if (OSPI_NOR_ResetMemory(Instance) != BSP_ERROR_NONE)
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 fa99 	bl	8005c3c <OSPI_NOR_ResetMemory>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d003      	beq.n	8005718 <BSP_OSPI_NOR_Init+0xb8>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 8005710:	f06f 0304 	mvn.w	r3, #4
 8005714:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005716:	e033      	b.n	8005780 <BSP_OSPI_NOR_Init+0x120>
        }/* Check if memory is ready */
        else if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	225c      	movs	r2, #92	@ 0x5c
 800571c:	fb02 f303 	mul.w	r3, r2, r3
 8005720:	4a1b      	ldr	r2, [pc, #108]	@ (8005790 <BSP_OSPI_NOR_Init+0x130>)
 8005722:	1898      	adds	r0, r3, r2
 8005724:	4919      	ldr	r1, [pc, #100]	@ (800578c <BSP_OSPI_NOR_Init+0x12c>)
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	4613      	mov	r3, r2
 800572a:	005b      	lsls	r3, r3, #1
 800572c:	4413      	add	r3, r2
 800572e:	440b      	add	r3, r1
 8005730:	3301      	adds	r3, #1
 8005732:	7819      	ldrb	r1, [r3, #0]
 8005734:	4c15      	ldr	r4, [pc, #84]	@ (800578c <BSP_OSPI_NOR_Init+0x12c>)
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	4613      	mov	r3, r2
 800573a:	005b      	lsls	r3, r3, #1
 800573c:	4413      	add	r3, r2
 800573e:	4423      	add	r3, r4
 8005740:	3302      	adds	r3, #2
 8005742:	781b      	ldrb	r3, [r3, #0]
 8005744:	461a      	mov	r2, r3
 8005746:	f7fc ffaf 	bl	80026a8 <MX25LM51245G_AutoPollingMemReady>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d003      	beq.n	8005758 <BSP_OSPI_NOR_Init+0xf8>
                                                  Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 8005750:	f06f 0304 	mvn.w	r3, #4
 8005754:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005756:	e013      	b.n	8005780 <BSP_OSPI_NOR_Init+0x120>
        }/* Configure the memory */
        else if (BSP_OSPI_NOR_ConfigFlash(Instance, Init->InterfaceMode, Init->TransferRate) != BSP_ERROR_NONE)
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	7819      	ldrb	r1, [r3, #0]
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	785b      	ldrb	r3, [r3, #1]
 8005760:	461a      	mov	r2, r3
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f85c 	bl	8005820 <BSP_OSPI_NOR_ConfigFlash>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <BSP_OSPI_NOR_Init+0x116>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800576e:	f06f 0304 	mvn.w	r3, #4
 8005772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005774:	e004      	b.n	8005780 <BSP_OSPI_NOR_Init+0x120>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8005776:	2300      	movs	r3, #0
 8005778:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800577a:	e001      	b.n	8005780 <BSP_OSPI_NOR_Init+0x120>
        }
      }
    }
    else
    {
      ret = BSP_ERROR_NONE;
 800577c:	2300      	movs	r3, #0
 800577e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }

  /* Return BSP status */
  return ret;
 8005780:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8005782:	4618      	mov	r0, r3
 8005784:	3754      	adds	r7, #84	@ 0x54
 8005786:	46bd      	mov	sp, r7
 8005788:	bd90      	pop	{r4, r7, pc}
 800578a:	bf00      	nop
 800578c:	2000105c 	.word	0x2000105c
 8005790:	20001000 	.word	0x20001000

08005794 <MX_OSPI_NOR_Init>:
  * @param  hospi          OSPI handle
  * @param  Init           OSPI config structure
  * @retval BSP status
  */
__weak HAL_StatusTypeDef MX_OSPI_NOR_Init(XSPI_HandleTypeDef *hospi, MX_OSPI_InitTypeDef *Init)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  /* OctoSPI initialization */
  hospi->Instance = OCTOSPI1;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a1e      	ldr	r2, [pc, #120]	@ (800581c <MX_OSPI_NOR_Init+0x88>)
 80057a2:	601a      	str	r2, [r3, #0]

  hospi->Init.FifoThresholdByte       = 1;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	605a      	str	r2, [r3, #4]
  hospi->Init.MemoryMode              = HAL_XSPI_SINGLE_MEM;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	609a      	str	r2, [r3, #8]
  hospi->Init.MemorySize              = Init->MemorySize; /* 512 MBits */
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	611a      	str	r2, [r3, #16]
  hospi->Init.ChipSelectHighTimeCycle = 2;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2202      	movs	r2, #2
 80057bc:	615a      	str	r2, [r3, #20]
  hospi->Init.FreeRunningClock        = HAL_XSPI_FREERUNCLK_DISABLE;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	619a      	str	r2, [r3, #24]
  hospi->Init.ClockMode               = HAL_XSPI_CLOCK_MODE_0;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	61da      	str	r2, [r3, #28]
  hospi->Init.WrapSize                = HAL_XSPI_WRAP_NOT_SUPPORTED;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	621a      	str	r2, [r3, #32]
  hospi->Init.ClockPrescaler          = Init->ClockPrescaler;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi->Init.SampleShifting          = Init->SampleShifting;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	689a      	ldr	r2, [r3, #8]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi->Init.ChipSelectBoundary      = 0;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	631a      	str	r2, [r3, #48]	@ 0x30

  if (Init->TransferRate == (uint32_t) BSP_OSPI_NOR_DTR_TRANSFER)
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d108      	bne.n	8005800 <MX_OSPI_NOR_Init+0x6c>
  {
    hospi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80057f4:	60da      	str	r2, [r3, #12]
    hospi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80057fe:	e005      	b.n	800580c <MX_OSPI_NOR_Init+0x78>
  }
  else
  {
    hospi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	60da      	str	r2, [r3, #12]
    hospi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  return HAL_XSPI_Init(hospi);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f00a fb11 	bl	800fe34 <HAL_XSPI_Init>
 8005812:	4603      	mov	r3, r0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3708      	adds	r7, #8
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	47001400 	.word	0x47001400

08005820 <BSP_OSPI_NOR_ConfigFlash>:
  * @param  Mode      OSPI mode
  * @param  Rate      OSPI transfer rate
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_ConfigFlash(uint32_t Instance, BSP_OSPI_NOR_Interface_t Mode, BSP_OSPI_NOR_Transfer_t Rate)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	460b      	mov	r3, r1
 800582a:	70fb      	strb	r3, [r7, #3]
 800582c:	4613      	mov	r3, r2
 800582e:	70bb      	strb	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 8005830:	2300      	movs	r3, #0
 8005832:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <BSP_OSPI_NOR_ConfigFlash+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800583a:	f06f 0301 	mvn.w	r3, #1
 800583e:	60fb      	str	r3, [r7, #12]
 8005840:	e072      	b.n	8005928 <BSP_OSPI_NOR_ConfigFlash+0x108>
  }
  else
  {
    /* Check if MMP mode locked ************************************************/
    if (Ospi_Nor_Ctx[Instance].IsInitialized == OSPI_ACCESS_MMP)
 8005842:	493c      	ldr	r1, [pc, #240]	@ (8005934 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	4613      	mov	r3, r2
 8005848:	005b      	lsls	r3, r3, #1
 800584a:	4413      	add	r3, r2
 800584c:	440b      	add	r3, r1
 800584e:	781b      	ldrb	r3, [r3, #0]
 8005850:	2b02      	cmp	r3, #2
 8005852:	d103      	bne.n	800585c <BSP_OSPI_NOR_ConfigFlash+0x3c>
    {
      ret = BSP_ERROR_OSPI_MMP_LOCK_FAILURE;
 8005854:	f06f 0319 	mvn.w	r3, #25
 8005858:	60fb      	str	r3, [r7, #12]
 800585a:	e065      	b.n	8005928 <BSP_OSPI_NOR_ConfigFlash+0x108>
    }
    else
    {
      /* Setup Flash interface ***************************************************/
      switch (Ospi_Nor_Ctx[Instance].InterfaceMode)
 800585c:	4935      	ldr	r1, [pc, #212]	@ (8005934 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	4613      	mov	r3, r2
 8005862:	005b      	lsls	r3, r3, #1
 8005864:	4413      	add	r3, r2
 8005866:	440b      	add	r3, r1
 8005868:	3301      	adds	r3, #1
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d12b      	bne.n	80058c8 <BSP_OSPI_NOR_ConfigFlash+0xa8>
      {
        case BSP_OSPI_NOR_OPI_MODE :  /* 8-8-8 commands */
          if ((Mode != BSP_OSPI_NOR_OPI_MODE) || (Rate != Ospi_Nor_Ctx[Instance].TransferRate))
 8005870:	78fb      	ldrb	r3, [r7, #3]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d10a      	bne.n	800588c <BSP_OSPI_NOR_ConfigFlash+0x6c>
 8005876:	492f      	ldr	r1, [pc, #188]	@ (8005934 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	4613      	mov	r3, r2
 800587c:	005b      	lsls	r3, r3, #1
 800587e:	4413      	add	r3, r2
 8005880:	440b      	add	r3, r1
 8005882:	3302      	adds	r3, #2
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	78ba      	ldrb	r2, [r7, #2]
 8005888:	429a      	cmp	r2, r3
 800588a:	d02d      	beq.n	80058e8 <BSP_OSPI_NOR_ConfigFlash+0xc8>
          {
            /* Exit OPI mode */
            ret = OSPI_NOR_ExitOPIMode(Instance);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 fc31 	bl	80060f4 <OSPI_NOR_ExitOPIMode>
 8005892:	60f8      	str	r0, [r7, #12]

            if ((ret == BSP_ERROR_NONE) && (Mode == BSP_OSPI_NOR_OPI_MODE))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d126      	bne.n	80058e8 <BSP_OSPI_NOR_ConfigFlash+0xc8>
 800589a:	78fb      	ldrb	r3, [r7, #3]
 800589c:	2b01      	cmp	r3, #1
 800589e:	d123      	bne.n	80058e8 <BSP_OSPI_NOR_ConfigFlash+0xc8>
            {

              if (Ospi_Nor_Ctx[Instance].TransferRate == BSP_OSPI_NOR_STR_TRANSFER)
 80058a0:	4924      	ldr	r1, [pc, #144]	@ (8005934 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	4613      	mov	r3, r2
 80058a6:	005b      	lsls	r3, r3, #1
 80058a8:	4413      	add	r3, r2
 80058aa:	440b      	add	r3, r1
 80058ac:	3302      	adds	r3, #2
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d104      	bne.n	80058be <BSP_OSPI_NOR_ConfigFlash+0x9e>
              {
                /* Enter DTR OPI mode */
                ret = OSPI_NOR_EnterDOPIMode(Instance);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f000 fa75 	bl	8005da4 <OSPI_NOR_EnterDOPIMode>
 80058ba:	60f8      	str	r0, [r7, #12]
                /* Enter STR OPI mode */
                ret = OSPI_NOR_EnterSOPIMode(Instance);
              }
            }
          }
          break;
 80058bc:	e014      	b.n	80058e8 <BSP_OSPI_NOR_ConfigFlash+0xc8>
                ret = OSPI_NOR_EnterSOPIMode(Instance);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 fb56 	bl	8005f70 <OSPI_NOR_EnterSOPIMode>
 80058c4:	60f8      	str	r0, [r7, #12]
          break;
 80058c6:	e00f      	b.n	80058e8 <BSP_OSPI_NOR_ConfigFlash+0xc8>

        case BSP_OSPI_NOR_SPI_MODE :  /* 1-1-1 commands, Power on H/W default setting */
        default :
          if (Mode == BSP_OSPI_NOR_OPI_MODE)
 80058c8:	78fb      	ldrb	r3, [r7, #3]
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d10e      	bne.n	80058ec <BSP_OSPI_NOR_ConfigFlash+0xcc>
          {
            if (Rate == BSP_OSPI_NOR_STR_TRANSFER)
 80058ce:	78bb      	ldrb	r3, [r7, #2]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d104      	bne.n	80058de <BSP_OSPI_NOR_ConfigFlash+0xbe>
            {
              /* Enter STR OPI mode */
              ret = OSPI_NOR_EnterSOPIMode(Instance);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 fb4b 	bl	8005f70 <OSPI_NOR_EnterSOPIMode>
 80058da:	60f8      	str	r0, [r7, #12]
            {
              /* Enter DTR OPI mode */
              ret = OSPI_NOR_EnterDOPIMode(Instance);
            }
          }
          break;
 80058dc:	e006      	b.n	80058ec <BSP_OSPI_NOR_ConfigFlash+0xcc>
              ret = OSPI_NOR_EnterDOPIMode(Instance);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fa60 	bl	8005da4 <OSPI_NOR_EnterDOPIMode>
 80058e4:	60f8      	str	r0, [r7, #12]
          break;
 80058e6:	e001      	b.n	80058ec <BSP_OSPI_NOR_ConfigFlash+0xcc>
          break;
 80058e8:	bf00      	nop
 80058ea:	e000      	b.n	80058ee <BSP_OSPI_NOR_ConfigFlash+0xce>
          break;
 80058ec:	bf00      	nop
      }

      /* Update OSPI context if all operations are well done */
      if (ret == BSP_ERROR_NONE)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d119      	bne.n	8005928 <BSP_OSPI_NOR_ConfigFlash+0x108>
      {
        /* Update current status parameter *****************************************/
        Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_INDIRECT;
 80058f4:	490f      	ldr	r1, [pc, #60]	@ (8005934 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	4613      	mov	r3, r2
 80058fa:	005b      	lsls	r3, r3, #1
 80058fc:	4413      	add	r3, r2
 80058fe:	440b      	add	r3, r1
 8005900:	2201      	movs	r2, #1
 8005902:	701a      	strb	r2, [r3, #0]
        Ospi_Nor_Ctx[Instance].InterfaceMode = Mode;
 8005904:	490b      	ldr	r1, [pc, #44]	@ (8005934 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	4613      	mov	r3, r2
 800590a:	005b      	lsls	r3, r3, #1
 800590c:	4413      	add	r3, r2
 800590e:	440b      	add	r3, r1
 8005910:	3301      	adds	r3, #1
 8005912:	78fa      	ldrb	r2, [r7, #3]
 8005914:	701a      	strb	r2, [r3, #0]
        Ospi_Nor_Ctx[Instance].TransferRate  = Rate;
 8005916:	4907      	ldr	r1, [pc, #28]	@ (8005934 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	4613      	mov	r3, r2
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	4413      	add	r3, r2
 8005920:	440b      	add	r3, r1
 8005922:	3302      	adds	r3, #2
 8005924:	78ba      	ldrb	r2, [r7, #2]
 8005926:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Return BSP status */
  return ret;
 8005928:	68fb      	ldr	r3, [r7, #12]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	2000105c 	.word	0x2000105c

08005938 <OSPI_NOR_MspInit>:
  * @brief  Initializes the OSPI MSP.
  * @param  hospi OSPI handle
  * @retval None
  */
static void OSPI_NOR_MspInit(XSPI_HandleTypeDef *hospi)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b094      	sub	sp, #80	@ 0x50
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]

  /* hospi unused argument(s) compilation warning */
  UNUSED(hospi);

  /* Enable the OctoSPI memory interface clock */
  OSPI_NOR_CLK_ENABLE();
 8005940:	4bb7      	ldr	r3, [pc, #732]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005942:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005946:	4ab6      	ldr	r2, [pc, #728]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005948:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800594c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005950:	4bb3      	ldr	r3, [pc, #716]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005952:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005956:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800595a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800595c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

  /* Reset the OctoSPI memory interface */
  OSPI_NOR_FORCE_RESET();
 800595e:	4bb0      	ldr	r3, [pc, #704]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005960:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005962:	4aaf      	ldr	r2, [pc, #700]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005964:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005968:	66d3      	str	r3, [r2, #108]	@ 0x6c
  OSPI_NOR_RELEASE_RESET();
 800596a:	4bad      	ldr	r3, [pc, #692]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 800596c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800596e:	4aac      	ldr	r2, [pc, #688]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005970:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005974:	66d3      	str	r3, [r2, #108]	@ 0x6c

  /* Enable GPIO clocks */
  OSPI_NOR_CLK_GPIO_CLK_ENABLE();
 8005976:	4baa      	ldr	r3, [pc, #680]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005978:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800597c:	4aa8      	ldr	r2, [pc, #672]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 800597e:	f043 0320 	orr.w	r3, r3, #32
 8005982:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005986:	4ba6      	ldr	r3, [pc, #664]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005988:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800598c:	f003 0320 	and.w	r3, r3, #32
 8005990:	637b      	str	r3, [r7, #52]	@ 0x34
 8005992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
  OSPI_NOR_DQS_GPIO_CLK_ENABLE();
 8005994:	4ba2      	ldr	r3, [pc, #648]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005996:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800599a:	4aa1      	ldr	r2, [pc, #644]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 800599c:	f043 0302 	orr.w	r3, r3, #2
 80059a0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80059a4:	4b9e      	ldr	r3, [pc, #632]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 80059a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059aa:	f003 0302 	and.w	r3, r3, #2
 80059ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80059b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  OSPI_NOR_CS_GPIO_CLK_ENABLE();
 80059b2:	4b9b      	ldr	r3, [pc, #620]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 80059b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059b8:	4a99      	ldr	r2, [pc, #612]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 80059ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80059c2:	4b97      	ldr	r3, [pc, #604]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 80059c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  OSPI_NOR_D0_GPIO_CLK_ENABLE();
 80059d0:	4b93      	ldr	r3, [pc, #588]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 80059d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059d6:	4a92      	ldr	r2, [pc, #584]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 80059d8:	f043 0302 	orr.w	r3, r3, #2
 80059dc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80059e0:	4b8f      	ldr	r3, [pc, #572]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 80059e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059e6:	f003 0302 	and.w	r3, r3, #2
 80059ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  OSPI_NOR_D1_GPIO_CLK_ENABLE();
 80059ee:	4b8c      	ldr	r3, [pc, #560]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 80059f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059f4:	4a8a      	ldr	r2, [pc, #552]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 80059f6:	f043 0308 	orr.w	r3, r3, #8
 80059fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80059fe:	4b88      	ldr	r3, [pc, #544]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a04:	f003 0308 	and.w	r3, r3, #8
 8005a08:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  OSPI_NOR_D2_GPIO_CLK_ENABLE();
 8005a0c:	4b84      	ldr	r3, [pc, #528]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a12:	4a83      	ldr	r2, [pc, #524]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a14:	f043 0304 	orr.w	r3, r3, #4
 8005a18:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005a1c:	4b80      	ldr	r3, [pc, #512]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a22:	f003 0304 	and.w	r3, r3, #4
 8005a26:	623b      	str	r3, [r7, #32]
 8005a28:	6a3b      	ldr	r3, [r7, #32]
  OSPI_NOR_D3_GPIO_CLK_ENABLE();
 8005a2a:	4b7d      	ldr	r3, [pc, #500]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a30:	4a7b      	ldr	r2, [pc, #492]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a32:	f043 0308 	orr.w	r3, r3, #8
 8005a36:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005a3a:	4b79      	ldr	r3, [pc, #484]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a40:	f003 0308 	and.w	r3, r3, #8
 8005a44:	61fb      	str	r3, [r7, #28]
 8005a46:	69fb      	ldr	r3, [r7, #28]
  OSPI_NOR_D4_GPIO_CLK_ENABLE();
 8005a48:	4b75      	ldr	r3, [pc, #468]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a4e:	4a74      	ldr	r2, [pc, #464]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a54:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005a58:	4b71      	ldr	r3, [pc, #452]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a62:	61bb      	str	r3, [r7, #24]
 8005a64:	69bb      	ldr	r3, [r7, #24]
  OSPI_NOR_D5_GPIO_CLK_ENABLE();
 8005a66:	4b6e      	ldr	r3, [pc, #440]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a6c:	4a6c      	ldr	r2, [pc, #432]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005a76:	4b6a      	ldr	r3, [pc, #424]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a80:	617b      	str	r3, [r7, #20]
 8005a82:	697b      	ldr	r3, [r7, #20]
  OSPI_NOR_D6_GPIO_CLK_ENABLE();
 8005a84:	4b66      	ldr	r3, [pc, #408]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a8a:	4a65      	ldr	r2, [pc, #404]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a90:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005a94:	4b62      	ldr	r3, [pc, #392]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005a96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a9e:	613b      	str	r3, [r7, #16]
 8005aa0:	693b      	ldr	r3, [r7, #16]
  OSPI_NOR_D7_GPIO_CLK_ENABLE();
 8005aa2:	4b5f      	ldr	r3, [pc, #380]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005aa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005aa8:	4a5d      	ldr	r2, [pc, #372]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005aaa:	f043 0304 	orr.w	r3, r3, #4
 8005aae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005ab2:	4b5b      	ldr	r3, [pc, #364]	@ (8005c20 <OSPI_NOR_MspInit+0x2e8>)
 8005ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ab8:	f003 0304 	and.w	r3, r3, #4
 8005abc:	60fb      	str	r3, [r7, #12]
 8005abe:	68fb      	ldr	r3, [r7, #12]

  /* Activate HSLV */
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_CS_GPIO_PORT, OSPI_NOR_CS_PIN);
 8005ac0:	2140      	movs	r1, #64	@ 0x40
 8005ac2:	4858      	ldr	r0, [pc, #352]	@ (8005c24 <OSPI_NOR_MspInit+0x2ec>)
 8005ac4:	f002 fd8c 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_CLK_GPIO_PORT, OSPI_NOR_CLK_PIN);
 8005ac8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005acc:	4856      	ldr	r0, [pc, #344]	@ (8005c28 <OSPI_NOR_MspInit+0x2f0>)
 8005ace:	f002 fd87 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D0_GPIO_PORT, OSPI_NOR_D0_PIN);
 8005ad2:	2102      	movs	r1, #2
 8005ad4:	4855      	ldr	r0, [pc, #340]	@ (8005c2c <OSPI_NOR_MspInit+0x2f4>)
 8005ad6:	f002 fd83 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D1_GPIO_PORT, OSPI_NOR_D1_PIN);
 8005ada:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005ade:	4854      	ldr	r0, [pc, #336]	@ (8005c30 <OSPI_NOR_MspInit+0x2f8>)
 8005ae0:	f002 fd7e 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D2_GPIO_PORT, OSPI_NOR_D3_PIN);
 8005ae4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005ae8:	4852      	ldr	r0, [pc, #328]	@ (8005c34 <OSPI_NOR_MspInit+0x2fc>)
 8005aea:	f002 fd79 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D3_GPIO_PORT, OSPI_NOR_D3_PIN);
 8005aee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005af2:	484f      	ldr	r0, [pc, #316]	@ (8005c30 <OSPI_NOR_MspInit+0x2f8>)
 8005af4:	f002 fd74 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D4_GPIO_PORT, OSPI_NOR_D4_PIN);
 8005af8:	2104      	movs	r1, #4
 8005afa:	484f      	ldr	r0, [pc, #316]	@ (8005c38 <OSPI_NOR_MspInit+0x300>)
 8005afc:	f002 fd70 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D5_GPIO_PORT, OSPI_NOR_D5_PIN);
 8005b00:	2108      	movs	r1, #8
 8005b02:	484d      	ldr	r0, [pc, #308]	@ (8005c38 <OSPI_NOR_MspInit+0x300>)
 8005b04:	f002 fd6c 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D6_GPIO_PORT, OSPI_NOR_D6_PIN);
 8005b08:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005b0c:	4845      	ldr	r0, [pc, #276]	@ (8005c24 <OSPI_NOR_MspInit+0x2ec>)
 8005b0e:	f002 fd67 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D7_GPIO_PORT, OSPI_NOR_D7_PIN);
 8005b12:	2101      	movs	r1, #1
 8005b14:	4847      	ldr	r0, [pc, #284]	@ (8005c34 <OSPI_NOR_MspInit+0x2fc>)
 8005b16:	f002 fd63 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_DQS_GPIO_PORT, OSPI_NOR_DQS_PIN);
 8005b1a:	2104      	movs	r1, #4
 8005b1c:	4843      	ldr	r0, [pc, #268]	@ (8005c2c <OSPI_NOR_MspInit+0x2f4>)
 8005b1e:	f002 fd5f 	bl	80085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>

  /* OctoSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_CS_PIN;
 8005b22:	2340      	movs	r3, #64	@ 0x40
 8005b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8005b26:	2302      	movs	r3, #2
 8005b28:	643b      	str	r3, [r7, #64]	@ 0x40
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	647b      	str	r3, [r7, #68]	@ 0x44
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8005b2e:	2302      	movs	r3, #2
 8005b30:	64bb      	str	r3, [r7, #72]	@ 0x48
  GPIO_InitStruct.Alternate = OSPI_NOR_CS_PIN_AF;
 8005b32:	230a      	movs	r3, #10
 8005b34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_CS_GPIO_PORT, &GPIO_InitStruct);
 8005b36:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	4839      	ldr	r0, [pc, #228]	@ (8005c24 <OSPI_NOR_MspInit+0x2ec>)
 8005b3e:	f002 fb1d 	bl	800817c <HAL_GPIO_Init>

  /* OctoSPI DQS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_DQS_PIN;
 8005b42:	2304      	movs	r3, #4
 8005b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_DQS_PIN_AF;
 8005b46:	230a      	movs	r3, #10
 8005b48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_DQS_GPIO_PORT, &GPIO_InitStruct);
 8005b4a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005b4e:	4619      	mov	r1, r3
 8005b50:	4836      	ldr	r0, [pc, #216]	@ (8005c2c <OSPI_NOR_MspInit+0x2f4>)
 8005b52:	f002 fb13 	bl	800817c <HAL_GPIO_Init>

  /* OctoSPI CLK GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_CLK_PIN;
 8005b56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	647b      	str	r3, [r7, #68]	@ 0x44
  GPIO_InitStruct.Alternate = OSPI_NOR_CLK_PIN_AF;
 8005b60:	2309      	movs	r3, #9
 8005b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_CLK_GPIO_PORT, &GPIO_InitStruct);
 8005b64:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005b68:	4619      	mov	r1, r3
 8005b6a:	482f      	ldr	r0, [pc, #188]	@ (8005c28 <OSPI_NOR_MspInit+0x2f0>)
 8005b6c:	f002 fb06 	bl	800817c <HAL_GPIO_Init>

  /* OctoSPI D0 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D0_PIN;
 8005b70:	2302      	movs	r3, #2
 8005b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D0_PIN_AF;
 8005b74:	2306      	movs	r3, #6
 8005b76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D0_GPIO_PORT, &GPIO_InitStruct);
 8005b78:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	482b      	ldr	r0, [pc, #172]	@ (8005c2c <OSPI_NOR_MspInit+0x2f4>)
 8005b80:	f002 fafc 	bl	800817c <HAL_GPIO_Init>

  /* OctoSPI D1 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D1_PIN;
 8005b84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D1_PIN_AF;
 8005b8a:	2309      	movs	r3, #9
 8005b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D1_GPIO_PORT, &GPIO_InitStruct);
 8005b8e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005b92:	4619      	mov	r1, r3
 8005b94:	4826      	ldr	r0, [pc, #152]	@ (8005c30 <OSPI_NOR_MspInit+0x2f8>)
 8005b96:	f002 faf1 	bl	800817c <HAL_GPIO_Init>

  /* OctoSPI D2 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D2_PIN;
 8005b9a:	2304      	movs	r3, #4
 8005b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D2_PIN_AF;
 8005b9e:	2309      	movs	r3, #9
 8005ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D2_GPIO_PORT, &GPIO_InitStruct);
 8005ba2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	4822      	ldr	r0, [pc, #136]	@ (8005c34 <OSPI_NOR_MspInit+0x2fc>)
 8005baa:	f002 fae7 	bl	800817c <HAL_GPIO_Init>

  /* OctoSPI D3 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D3_PIN;
 8005bae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D3_PIN_AF;
 8005bb4:	2309      	movs	r3, #9
 8005bb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D3_GPIO_PORT, &GPIO_InitStruct);
 8005bb8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	481c      	ldr	r0, [pc, #112]	@ (8005c30 <OSPI_NOR_MspInit+0x2f8>)
 8005bc0:	f002 fadc 	bl	800817c <HAL_GPIO_Init>

  /* OctoSPI D4 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D4_PIN;
 8005bc4:	2304      	movs	r3, #4
 8005bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D4_PIN_AF;
 8005bc8:	2309      	movs	r3, #9
 8005bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D4_GPIO_PORT, &GPIO_InitStruct);
 8005bcc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4819      	ldr	r0, [pc, #100]	@ (8005c38 <OSPI_NOR_MspInit+0x300>)
 8005bd4:	f002 fad2 	bl	800817c <HAL_GPIO_Init>

  /* OctoSPI D5 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D5_PIN;
 8005bd8:	2308      	movs	r3, #8
 8005bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D5_PIN_AF;
 8005bdc:	2309      	movs	r3, #9
 8005bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D5_GPIO_PORT, &GPIO_InitStruct);
 8005be0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005be4:	4619      	mov	r1, r3
 8005be6:	4814      	ldr	r0, [pc, #80]	@ (8005c38 <OSPI_NOR_MspInit+0x300>)
 8005be8:	f002 fac8 	bl	800817c <HAL_GPIO_Init>

  /* OctoSPI D6 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D6_PIN;
 8005bec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D6_PIN_AF;
 8005bf2:	2309      	movs	r3, #9
 8005bf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D6_GPIO_PORT, &GPIO_InitStruct);
 8005bf6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	4809      	ldr	r0, [pc, #36]	@ (8005c24 <OSPI_NOR_MspInit+0x2ec>)
 8005bfe:	f002 fabd 	bl	800817c <HAL_GPIO_Init>

  /* OctoSPI D7 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D7_PIN;
 8005c02:	2301      	movs	r3, #1
 8005c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D7_PIN_AF;
 8005c06:	230a      	movs	r3, #10
 8005c08:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D7_GPIO_PORT, &GPIO_InitStruct);
 8005c0a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005c0e:	4619      	mov	r1, r3
 8005c10:	4808      	ldr	r0, [pc, #32]	@ (8005c34 <OSPI_NOR_MspInit+0x2fc>)
 8005c12:	f002 fab3 	bl	800817c <HAL_GPIO_Init>
}
 8005c16:	bf00      	nop
 8005c18:	3750      	adds	r7, #80	@ 0x50
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	44020c00 	.word	0x44020c00
 8005c24:	42021800 	.word	0x42021800
 8005c28:	42021400 	.word	0x42021400
 8005c2c:	42020400 	.word	0x42020400
 8005c30:	42020c00 	.word	0x42020c00
 8005c34:	42020800 	.word	0x42020800
 8005c38:	42021c00 	.word	0x42021c00

08005c3c <OSPI_NOR_ResetMemory>:
  * @brief  This function reset the OSPI memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_ResetMemory(uint32_t Instance)
{
 8005c3c:	b590      	push	{r4, r7, lr}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8005c44:	2300      	movs	r3, #0
 8005c46:	60fb      	str	r3, [r7, #12]

  if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	225c      	movs	r2, #92	@ 0x5c
 8005c4c:	fb02 f303 	mul.w	r3, r2, r3
 8005c50:	4a52      	ldr	r2, [pc, #328]	@ (8005d9c <OSPI_NOR_ResetMemory+0x160>)
 8005c52:	4413      	add	r3, r2
 8005c54:	2200      	movs	r2, #0
 8005c56:	2100      	movs	r1, #0
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7fc ffdb 	bl	8002c14 <MX25LM51245G_ResetEnable>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d003      	beq.n	8005c6c <OSPI_NOR_ResetMemory+0x30>
                               BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005c64:	f06f 0304 	mvn.w	r3, #4
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	e092      	b.n	8005d92 <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	225c      	movs	r2, #92	@ 0x5c
 8005c70:	fb02 f303 	mul.w	r3, r2, r3
 8005c74:	4a49      	ldr	r2, [pc, #292]	@ (8005d9c <OSPI_NOR_ResetMemory+0x160>)
 8005c76:	4413      	add	r3, r2
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7fd f821 	bl	8002cc4 <MX25LM51245G_ResetMemory>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d003      	beq.n	8005c90 <OSPI_NOR_ResetMemory+0x54>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005c88:	f06f 0304 	mvn.w	r3, #4
 8005c8c:	60fb      	str	r3, [r7, #12]
 8005c8e:	e080      	b.n	8005d92 <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	225c      	movs	r2, #92	@ 0x5c
 8005c94:	fb02 f303 	mul.w	r3, r2, r3
 8005c98:	4a40      	ldr	r2, [pc, #256]	@ (8005d9c <OSPI_NOR_ResetMemory+0x160>)
 8005c9a:	4413      	add	r3, r2
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	2101      	movs	r1, #1
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f7fc ffb7 	bl	8002c14 <MX25LM51245G_ResetEnable>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d003      	beq.n	8005cb4 <OSPI_NOR_ResetMemory+0x78>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005cac:	f06f 0304 	mvn.w	r3, #4
 8005cb0:	60fb      	str	r3, [r7, #12]
 8005cb2:	e06e      	b.n	8005d92 <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	225c      	movs	r2, #92	@ 0x5c
 8005cb8:	fb02 f303 	mul.w	r3, r2, r3
 8005cbc:	4a37      	ldr	r2, [pc, #220]	@ (8005d9c <OSPI_NOR_ResetMemory+0x160>)
 8005cbe:	4413      	add	r3, r2
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	2101      	movs	r1, #1
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7fc fffd 	bl	8002cc4 <MX25LM51245G_ResetMemory>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d003      	beq.n	8005cd8 <OSPI_NOR_ResetMemory+0x9c>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005cd0:	f06f 0304 	mvn.w	r3, #4
 8005cd4:	60fb      	str	r3, [r7, #12]
 8005cd6:	e05c      	b.n	8005d92 <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	225c      	movs	r2, #92	@ 0x5c
 8005cdc:	fb02 f303 	mul.w	r3, r2, r3
 8005ce0:	4a2e      	ldr	r2, [pc, #184]	@ (8005d9c <OSPI_NOR_ResetMemory+0x160>)
 8005ce2:	4413      	add	r3, r2
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	2101      	movs	r1, #1
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f7fc ff93 	bl	8002c14 <MX25LM51245G_ResetEnable>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <OSPI_NOR_ResetMemory+0xc0>
                                    BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005cf4:	f06f 0304 	mvn.w	r3, #4
 8005cf8:	60fb      	str	r3, [r7, #12]
 8005cfa:	e04a      	b.n	8005d92 <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	225c      	movs	r2, #92	@ 0x5c
 8005d00:	fb02 f303 	mul.w	r3, r2, r3
 8005d04:	4a25      	ldr	r2, [pc, #148]	@ (8005d9c <OSPI_NOR_ResetMemory+0x160>)
 8005d06:	4413      	add	r3, r2
 8005d08:	2201      	movs	r2, #1
 8005d0a:	2101      	movs	r1, #1
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7fc ffd9 	bl	8002cc4 <MX25LM51245G_ResetMemory>
 8005d12:	4603      	mov	r3, r0
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d003      	beq.n	8005d20 <OSPI_NOR_ResetMemory+0xe4>
                                    BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005d18:	f06f 0304 	mvn.w	r3, #4
 8005d1c:	60fb      	str	r3, [r7, #12]
 8005d1e:	e038      	b.n	8005d92 <OSPI_NOR_ResetMemory+0x156>
  }
  else
  {
    Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_INDIRECT;     /* After reset S/W setting to indirect access  */
 8005d20:	491f      	ldr	r1, [pc, #124]	@ (8005da0 <OSPI_NOR_ResetMemory+0x164>)
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	4613      	mov	r3, r2
 8005d26:	005b      	lsls	r3, r3, #1
 8005d28:	4413      	add	r3, r2
 8005d2a:	440b      	add	r3, r1
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	701a      	strb	r2, [r3, #0]
    Ospi_Nor_Ctx[Instance].InterfaceMode = BSP_OSPI_NOR_SPI_MODE;    /* After reset H/W back to SPI mode by default */
 8005d30:	491b      	ldr	r1, [pc, #108]	@ (8005da0 <OSPI_NOR_ResetMemory+0x164>)
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	4613      	mov	r3, r2
 8005d36:	005b      	lsls	r3, r3, #1
 8005d38:	4413      	add	r3, r2
 8005d3a:	440b      	add	r3, r1
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	2200      	movs	r2, #0
 8005d40:	701a      	strb	r2, [r3, #0]
    Ospi_Nor_Ctx[Instance].TransferRate  = BSP_OSPI_NOR_STR_TRANSFER; /* After reset S/W setting to STR mode        */
 8005d42:	4917      	ldr	r1, [pc, #92]	@ (8005da0 <OSPI_NOR_ResetMemory+0x164>)
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	4613      	mov	r3, r2
 8005d48:	005b      	lsls	r3, r3, #1
 8005d4a:	4413      	add	r3, r2
 8005d4c:	440b      	add	r3, r1
 8005d4e:	3302      	adds	r3, #2
 8005d50:	2200      	movs	r2, #0
 8005d52:	701a      	strb	r2, [r3, #0]

    /* Wait SWreset CMD is effective and check that memory is ready */
    if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	225c      	movs	r2, #92	@ 0x5c
 8005d58:	fb02 f303 	mul.w	r3, r2, r3
 8005d5c:	4a0f      	ldr	r2, [pc, #60]	@ (8005d9c <OSPI_NOR_ResetMemory+0x160>)
 8005d5e:	1898      	adds	r0, r3, r2
 8005d60:	490f      	ldr	r1, [pc, #60]	@ (8005da0 <OSPI_NOR_ResetMemory+0x164>)
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	4613      	mov	r3, r2
 8005d66:	005b      	lsls	r3, r3, #1
 8005d68:	4413      	add	r3, r2
 8005d6a:	440b      	add	r3, r1
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	7819      	ldrb	r1, [r3, #0]
 8005d70:	4c0b      	ldr	r4, [pc, #44]	@ (8005da0 <OSPI_NOR_ResetMemory+0x164>)
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	4613      	mov	r3, r2
 8005d76:	005b      	lsls	r3, r3, #1
 8005d78:	4413      	add	r3, r2
 8005d7a:	4423      	add	r3, r4
 8005d7c:	3302      	adds	r3, #2
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	461a      	mov	r2, r3
 8005d82:	f7fc fc91 	bl	80026a8 <MX25LM51245G_AutoPollingMemReady>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d002      	beq.n	8005d92 <OSPI_NOR_ResetMemory+0x156>
                                         Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005d8c:	f06f 0304 	mvn.w	r3, #4
 8005d90:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
 8005d92:	68fb      	ldr	r3, [r7, #12]
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3714      	adds	r7, #20
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd90      	pop	{r4, r7, pc}
 8005d9c:	20001000 	.word	0x20001000
 8005da0:	2000105c 	.word	0x2000105c

08005da4 <OSPI_NOR_EnterDOPIMode>:
  * @brief  This function enables the octal DTR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_EnterDOPIMode(uint32_t Instance)
{
 8005da4:	b590      	push	{r4, r7, lr}
 8005da6:	b087      	sub	sp, #28
 8005da8:	af02      	add	r7, sp, #8
 8005daa:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	225c      	movs	r2, #92	@ 0x5c
 8005db0:	fb02 f303 	mul.w	r3, r2, r3
 8005db4:	4a6c      	ldr	r2, [pc, #432]	@ (8005f68 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005db6:	1898      	adds	r0, r3, r2
 8005db8:	496c      	ldr	r1, [pc, #432]	@ (8005f6c <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	005b      	lsls	r3, r3, #1
 8005dc0:	4413      	add	r3, r2
 8005dc2:	440b      	add	r3, r1
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	7819      	ldrb	r1, [r3, #0]
 8005dc8:	4c68      	ldr	r4, [pc, #416]	@ (8005f6c <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	4613      	mov	r3, r2
 8005dce:	005b      	lsls	r3, r3, #1
 8005dd0:	4413      	add	r3, r2
 8005dd2:	4423      	add	r3, r4
 8005dd4:	3302      	adds	r3, #2
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	461a      	mov	r2, r3
 8005dda:	f7fc fd17 	bl	800280c <MX25LM51245G_WriteEnable>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d003      	beq.n	8005dec <OSPI_NOR_EnterDOPIMode+0x48>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005de4:	f06f 0304 	mvn.w	r3, #4
 8005de8:	60fb      	str	r3, [r7, #12]
 8005dea:	e0b8      	b.n	8005f5e <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	225c      	movs	r2, #92	@ 0x5c
 8005df0:	fb02 f303 	mul.w	r3, r2, r3
 8005df4:	4a5c      	ldr	r2, [pc, #368]	@ (8005f68 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005df6:	1898      	adds	r0, r3, r2
 8005df8:	495c      	ldr	r1, [pc, #368]	@ (8005f6c <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	005b      	lsls	r3, r3, #1
 8005e00:	4413      	add	r3, r2
 8005e02:	440b      	add	r3, r1
 8005e04:	3301      	adds	r3, #1
 8005e06:	7819      	ldrb	r1, [r3, #0]
 8005e08:	4c58      	ldr	r4, [pc, #352]	@ (8005f6c <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	005b      	lsls	r3, r3, #1
 8005e10:	4413      	add	r3, r2
 8005e12:	4423      	add	r3, r4
 8005e14:	3302      	adds	r3, #2
 8005e16:	781a      	ldrb	r2, [r3, #0]
 8005e18:	2307      	movs	r3, #7
 8005e1a:	9300      	str	r3, [sp, #0]
 8005e1c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005e20:	f7fc fdc4 	bl	80029ac <MX25LM51245G_WriteCfg2Register>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d003      	beq.n	8005e32 <OSPI_NOR_EnterDOPIMode+0x8e>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG3_ADDR,
                                          MX25LM51245G_CR2_DC_6_CYCLES) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005e2a:	f06f 0304 	mvn.w	r3, #4
 8005e2e:	60fb      	str	r3, [r7, #12]
 8005e30:	e095      	b.n	8005f5e <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Enable write operations */
  else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	225c      	movs	r2, #92	@ 0x5c
 8005e36:	fb02 f303 	mul.w	r3, r2, r3
 8005e3a:	4a4b      	ldr	r2, [pc, #300]	@ (8005f68 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005e3c:	1898      	adds	r0, r3, r2
 8005e3e:	494b      	ldr	r1, [pc, #300]	@ (8005f6c <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005e40:	687a      	ldr	r2, [r7, #4]
 8005e42:	4613      	mov	r3, r2
 8005e44:	005b      	lsls	r3, r3, #1
 8005e46:	4413      	add	r3, r2
 8005e48:	440b      	add	r3, r1
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	7819      	ldrb	r1, [r3, #0]
 8005e4e:	4c47      	ldr	r4, [pc, #284]	@ (8005f6c <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	4613      	mov	r3, r2
 8005e54:	005b      	lsls	r3, r3, #1
 8005e56:	4413      	add	r3, r2
 8005e58:	4423      	add	r3, r4
 8005e5a:	3302      	adds	r3, #2
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	461a      	mov	r2, r3
 8005e60:	f7fc fcd4 	bl	800280c <MX25LM51245G_WriteEnable>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d003      	beq.n	8005e72 <OSPI_NOR_EnterDOPIMode+0xce>
                                    Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005e6a:	f06f 0304 	mvn.w	r3, #4
 8005e6e:	60fb      	str	r3, [r7, #12]
 8005e70:	e075      	b.n	8005f5e <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	225c      	movs	r2, #92	@ 0x5c
 8005e76:	fb02 f303 	mul.w	r3, r2, r3
 8005e7a:	4a3b      	ldr	r2, [pc, #236]	@ (8005f68 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005e7c:	1898      	adds	r0, r3, r2
 8005e7e:	493b      	ldr	r1, [pc, #236]	@ (8005f6c <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	4613      	mov	r3, r2
 8005e84:	005b      	lsls	r3, r3, #1
 8005e86:	4413      	add	r3, r2
 8005e88:	440b      	add	r3, r1
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	7819      	ldrb	r1, [r3, #0]
 8005e8e:	4c37      	ldr	r4, [pc, #220]	@ (8005f6c <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	4613      	mov	r3, r2
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	4413      	add	r3, r2
 8005e98:	4423      	add	r3, r4
 8005e9a:	3302      	adds	r3, #2
 8005e9c:	781a      	ldrb	r2, [r3, #0]
 8005e9e:	2302      	movs	r3, #2
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	f7fc fd82 	bl	80029ac <MX25LM51245G_WriteCfg2Register>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <OSPI_NOR_EnterDOPIMode+0x112>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                          MX25LM51245G_CR2_DOPI) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005eae:	f06f 0304 	mvn.w	r3, #4
 8005eb2:	60fb      	str	r3, [r7, #12]
 8005eb4:	e053      	b.n	8005f5e <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  else
  {
    /* Reconfigure the memory type of the peripheral */
    hospi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
 8005eb6:	4a2c      	ldr	r2, [pc, #176]	@ (8005f68 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	215c      	movs	r1, #92	@ 0x5c
 8005ebc:	fb01 f303 	mul.w	r3, r1, r3
 8005ec0:	4413      	add	r3, r2
 8005ec2:	330c      	adds	r3, #12
 8005ec4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005ec8:	601a      	str	r2, [r3, #0]
    hospi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 8005eca:	4a27      	ldr	r2, [pc, #156]	@ (8005f68 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	215c      	movs	r1, #92	@ 0x5c
 8005ed0:	fb01 f303 	mul.w	r3, r1, r3
 8005ed4:	4413      	add	r3, r2
 8005ed6:	332c      	adds	r3, #44	@ 0x2c
 8005ed8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005edc:	601a      	str	r2, [r3, #0]
    if (HAL_XSPI_Init(&hospi_nor[Instance]) != HAL_OK)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	225c      	movs	r2, #92	@ 0x5c
 8005ee2:	fb02 f303 	mul.w	r3, r2, r3
 8005ee6:	4a20      	ldr	r2, [pc, #128]	@ (8005f68 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005ee8:	4413      	add	r3, r2
 8005eea:	4618      	mov	r0, r3
 8005eec:	f009 ffa2 	bl	800fe34 <HAL_XSPI_Init>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d003      	beq.n	8005efe <OSPI_NOR_EnterDOPIMode+0x15a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8005ef6:	f06f 0303 	mvn.w	r3, #3
 8005efa:	60fb      	str	r3, [r7, #12]
 8005efc:	e02f      	b.n	8005f5e <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    /* Check Flash busy ? */
    else if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	225c      	movs	r2, #92	@ 0x5c
 8005f02:	fb02 f303 	mul.w	r3, r2, r3
 8005f06:	4a18      	ldr	r2, [pc, #96]	@ (8005f68 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005f08:	4413      	add	r3, r2
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	2101      	movs	r1, #1
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f7fc fbca 	bl	80026a8 <MX25LM51245G_AutoPollingMemReady>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d003      	beq.n	8005f22 <OSPI_NOR_EnterDOPIMode+0x17e>
                                              BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005f1a:	f06f 0304 	mvn.w	r3, #4
 8005f1e:	60fb      	str	r3, [r7, #12]
 8005f20:	e01d      	b.n	8005f5e <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    /* Check the configuration has been correctly done */
    else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE, BSP_OSPI_NOR_DTR_TRANSFER,
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	225c      	movs	r2, #92	@ 0x5c
 8005f26:	fb02 f303 	mul.w	r3, r2, r3
 8005f2a:	4a0f      	ldr	r2, [pc, #60]	@ (8005f68 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005f2c:	1898      	adds	r0, r3, r2
 8005f2e:	f107 0308 	add.w	r3, r7, #8
 8005f32:	9300      	str	r3, [sp, #0]
 8005f34:	2300      	movs	r3, #0
 8005f36:	2201      	movs	r2, #1
 8005f38:	2101      	movs	r1, #1
 8005f3a:	f7fc fdcc 	bl	8002ad6 <MX25LM51245G_ReadCfg2Register>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d003      	beq.n	8005f4c <OSPI_NOR_EnterDOPIMode+0x1a8>
                                           MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005f44:	f06f 0304 	mvn.w	r3, #4
 8005f48:	60fb      	str	r3, [r7, #12]
 8005f4a:	e008      	b.n	8005f5e <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    else if (reg[0] != MX25LM51245G_CR2_DOPI)
 8005f4c:	7a3b      	ldrb	r3, [r7, #8]
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d003      	beq.n	8005f5a <OSPI_NOR_EnterDOPIMode+0x1b6>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005f52:	f06f 0304 	mvn.w	r3, #4
 8005f56:	60fb      	str	r3, [r7, #12]
 8005f58:	e001      	b.n	8005f5e <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    else
    {
      ret = BSP_ERROR_NONE;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3714      	adds	r7, #20
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd90      	pop	{r4, r7, pc}
 8005f68:	20001000 	.word	0x20001000
 8005f6c:	2000105c 	.word	0x2000105c

08005f70 <OSPI_NOR_EnterSOPIMode>:
  * @brief  This function enables the octal STR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_EnterSOPIMode(uint32_t Instance)
{
 8005f70:	b590      	push	{r4, r7, lr}
 8005f72:	b087      	sub	sp, #28
 8005f74:	af02      	add	r7, sp, #8
 8005f76:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	225c      	movs	r2, #92	@ 0x5c
 8005f7c:	fb02 f303 	mul.w	r3, r2, r3
 8005f80:	4a5a      	ldr	r2, [pc, #360]	@ (80060ec <OSPI_NOR_EnterSOPIMode+0x17c>)
 8005f82:	1898      	adds	r0, r3, r2
 8005f84:	495a      	ldr	r1, [pc, #360]	@ (80060f0 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	4613      	mov	r3, r2
 8005f8a:	005b      	lsls	r3, r3, #1
 8005f8c:	4413      	add	r3, r2
 8005f8e:	440b      	add	r3, r1
 8005f90:	3301      	adds	r3, #1
 8005f92:	7819      	ldrb	r1, [r3, #0]
 8005f94:	4c56      	ldr	r4, [pc, #344]	@ (80060f0 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	4613      	mov	r3, r2
 8005f9a:	005b      	lsls	r3, r3, #1
 8005f9c:	4413      	add	r3, r2
 8005f9e:	4423      	add	r3, r4
 8005fa0:	3302      	adds	r3, #2
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	f7fc fc31 	bl	800280c <MX25LM51245G_WriteEnable>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d003      	beq.n	8005fb8 <OSPI_NOR_EnterSOPIMode+0x48>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005fb0:	f06f 0304 	mvn.w	r3, #4
 8005fb4:	60fb      	str	r3, [r7, #12]
 8005fb6:	e094      	b.n	80060e2 <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	225c      	movs	r2, #92	@ 0x5c
 8005fbc:	fb02 f303 	mul.w	r3, r2, r3
 8005fc0:	4a4a      	ldr	r2, [pc, #296]	@ (80060ec <OSPI_NOR_EnterSOPIMode+0x17c>)
 8005fc2:	1898      	adds	r0, r3, r2
 8005fc4:	494a      	ldr	r1, [pc, #296]	@ (80060f0 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	4613      	mov	r3, r2
 8005fca:	005b      	lsls	r3, r3, #1
 8005fcc:	4413      	add	r3, r2
 8005fce:	440b      	add	r3, r1
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	7819      	ldrb	r1, [r3, #0]
 8005fd4:	4c46      	ldr	r4, [pc, #280]	@ (80060f0 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	4613      	mov	r3, r2
 8005fda:	005b      	lsls	r3, r3, #1
 8005fdc:	4413      	add	r3, r2
 8005fde:	4423      	add	r3, r4
 8005fe0:	3302      	adds	r3, #2
 8005fe2:	781a      	ldrb	r2, [r3, #0]
 8005fe4:	2307      	movs	r3, #7
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005fec:	f7fc fcde 	bl	80029ac <MX25LM51245G_WriteCfg2Register>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d003      	beq.n	8005ffe <OSPI_NOR_EnterSOPIMode+0x8e>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG3_ADDR,
                                          MX25LM51245G_CR2_DC_6_CYCLES) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005ff6:	f06f 0304 	mvn.w	r3, #4
 8005ffa:	60fb      	str	r3, [r7, #12]
 8005ffc:	e071      	b.n	80060e2 <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Enable write operations */
  else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	225c      	movs	r2, #92	@ 0x5c
 8006002:	fb02 f303 	mul.w	r3, r2, r3
 8006006:	4a39      	ldr	r2, [pc, #228]	@ (80060ec <OSPI_NOR_EnterSOPIMode+0x17c>)
 8006008:	1898      	adds	r0, r3, r2
 800600a:	4939      	ldr	r1, [pc, #228]	@ (80060f0 <OSPI_NOR_EnterSOPIMode+0x180>)
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	4613      	mov	r3, r2
 8006010:	005b      	lsls	r3, r3, #1
 8006012:	4413      	add	r3, r2
 8006014:	440b      	add	r3, r1
 8006016:	3301      	adds	r3, #1
 8006018:	7819      	ldrb	r1, [r3, #0]
 800601a:	4c35      	ldr	r4, [pc, #212]	@ (80060f0 <OSPI_NOR_EnterSOPIMode+0x180>)
 800601c:	687a      	ldr	r2, [r7, #4]
 800601e:	4613      	mov	r3, r2
 8006020:	005b      	lsls	r3, r3, #1
 8006022:	4413      	add	r3, r2
 8006024:	4423      	add	r3, r4
 8006026:	3302      	adds	r3, #2
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	461a      	mov	r2, r3
 800602c:	f7fc fbee 	bl	800280c <MX25LM51245G_WriteEnable>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d003      	beq.n	800603e <OSPI_NOR_EnterSOPIMode+0xce>
                                    Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006036:	f06f 0304 	mvn.w	r3, #4
 800603a:	60fb      	str	r3, [r7, #12]
 800603c:	e051      	b.n	80060e2 <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	225c      	movs	r2, #92	@ 0x5c
 8006042:	fb02 f303 	mul.w	r3, r2, r3
 8006046:	4a29      	ldr	r2, [pc, #164]	@ (80060ec <OSPI_NOR_EnterSOPIMode+0x17c>)
 8006048:	1898      	adds	r0, r3, r2
 800604a:	4929      	ldr	r1, [pc, #164]	@ (80060f0 <OSPI_NOR_EnterSOPIMode+0x180>)
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	4613      	mov	r3, r2
 8006050:	005b      	lsls	r3, r3, #1
 8006052:	4413      	add	r3, r2
 8006054:	440b      	add	r3, r1
 8006056:	3301      	adds	r3, #1
 8006058:	7819      	ldrb	r1, [r3, #0]
 800605a:	4c25      	ldr	r4, [pc, #148]	@ (80060f0 <OSPI_NOR_EnterSOPIMode+0x180>)
 800605c:	687a      	ldr	r2, [r7, #4]
 800605e:	4613      	mov	r3, r2
 8006060:	005b      	lsls	r3, r3, #1
 8006062:	4413      	add	r3, r2
 8006064:	4423      	add	r3, r4
 8006066:	3302      	adds	r3, #2
 8006068:	781a      	ldrb	r2, [r3, #0]
 800606a:	2301      	movs	r3, #1
 800606c:	9300      	str	r3, [sp, #0]
 800606e:	2300      	movs	r3, #0
 8006070:	f7fc fc9c 	bl	80029ac <MX25LM51245G_WriteCfg2Register>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d003      	beq.n	8006082 <OSPI_NOR_EnterSOPIMode+0x112>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                          MX25LM51245G_CR2_SOPI) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800607a:	f06f 0304 	mvn.w	r3, #4
 800607e:	60fb      	str	r3, [r7, #12]
 8006080:	e02f      	b.n	80060e2 <OSPI_NOR_EnterSOPIMode+0x172>
  }
  else
  {
    /* Check Flash busy ? */
    if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	225c      	movs	r2, #92	@ 0x5c
 8006086:	fb02 f303 	mul.w	r3, r2, r3
 800608a:	4a18      	ldr	r2, [pc, #96]	@ (80060ec <OSPI_NOR_EnterSOPIMode+0x17c>)
 800608c:	4413      	add	r3, r2
 800608e:	2200      	movs	r2, #0
 8006090:	2101      	movs	r1, #1
 8006092:	4618      	mov	r0, r3
 8006094:	f7fc fb08 	bl	80026a8 <MX25LM51245G_AutoPollingMemReady>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d003      	beq.n	80060a6 <OSPI_NOR_EnterSOPIMode+0x136>
                                         BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800609e:	f06f 0304 	mvn.w	r3, #4
 80060a2:	60fb      	str	r3, [r7, #12]
 80060a4:	e01d      	b.n	80060e2 <OSPI_NOR_EnterSOPIMode+0x172>
    }
    /* Check the configuration has been correctly done */
    else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE, BSP_OSPI_NOR_STR_TRANSFER,
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	225c      	movs	r2, #92	@ 0x5c
 80060aa:	fb02 f303 	mul.w	r3, r2, r3
 80060ae:	4a0f      	ldr	r2, [pc, #60]	@ (80060ec <OSPI_NOR_EnterSOPIMode+0x17c>)
 80060b0:	1898      	adds	r0, r3, r2
 80060b2:	f107 0308 	add.w	r3, r7, #8
 80060b6:	9300      	str	r3, [sp, #0]
 80060b8:	2300      	movs	r3, #0
 80060ba:	2200      	movs	r2, #0
 80060bc:	2101      	movs	r1, #1
 80060be:	f7fc fd0a 	bl	8002ad6 <MX25LM51245G_ReadCfg2Register>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d003      	beq.n	80060d0 <OSPI_NOR_EnterSOPIMode+0x160>
                                           MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80060c8:	f06f 0304 	mvn.w	r3, #4
 80060cc:	60fb      	str	r3, [r7, #12]
 80060ce:	e008      	b.n	80060e2 <OSPI_NOR_EnterSOPIMode+0x172>
    }
    else if (reg[0] != MX25LM51245G_CR2_SOPI)
 80060d0:	7a3b      	ldrb	r3, [r7, #8]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d003      	beq.n	80060de <OSPI_NOR_EnterSOPIMode+0x16e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80060d6:	f06f 0304 	mvn.w	r3, #4
 80060da:	60fb      	str	r3, [r7, #12]
 80060dc:	e001      	b.n	80060e2 <OSPI_NOR_EnterSOPIMode+0x172>
    }
    else
    {
      ret = BSP_ERROR_NONE;
 80060de:	2300      	movs	r3, #0
 80060e0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
 80060e2:	68fb      	ldr	r3, [r7, #12]
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3714      	adds	r7, #20
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd90      	pop	{r4, r7, pc}
 80060ec:	20001000 	.word	0x20001000
 80060f0:	2000105c 	.word	0x2000105c

080060f4 <OSPI_NOR_ExitOPIMode>:
  * @brief  This function disables the octal DTR or STR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_ExitOPIMode(uint32_t Instance)
{
 80060f4:	b590      	push	{r4, r7, lr}
 80060f6:	b087      	sub	sp, #28
 80060f8:	af02      	add	r7, sp, #8
 80060fa:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80060fc:	2300      	movs	r3, #0
 80060fe:	60fb      	str	r3, [r7, #12]
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	225c      	movs	r2, #92	@ 0x5c
 8006104:	fb02 f303 	mul.w	r3, r2, r3
 8006108:	4a50      	ldr	r2, [pc, #320]	@ (800624c <OSPI_NOR_ExitOPIMode+0x158>)
 800610a:	1898      	adds	r0, r3, r2
 800610c:	4950      	ldr	r1, [pc, #320]	@ (8006250 <OSPI_NOR_ExitOPIMode+0x15c>)
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	4613      	mov	r3, r2
 8006112:	005b      	lsls	r3, r3, #1
 8006114:	4413      	add	r3, r2
 8006116:	440b      	add	r3, r1
 8006118:	3301      	adds	r3, #1
 800611a:	7819      	ldrb	r1, [r3, #0]
 800611c:	4c4c      	ldr	r4, [pc, #304]	@ (8006250 <OSPI_NOR_ExitOPIMode+0x15c>)
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	4613      	mov	r3, r2
 8006122:	005b      	lsls	r3, r3, #1
 8006124:	4413      	add	r3, r2
 8006126:	4423      	add	r3, r4
 8006128:	3302      	adds	r3, #2
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	461a      	mov	r2, r3
 800612e:	f7fc fb6d 	bl	800280c <MX25LM51245G_WriteEnable>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d003      	beq.n	8006140 <OSPI_NOR_ExitOPIMode+0x4c>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006138:	f06f 0304 	mvn.w	r3, #4
 800613c:	60fb      	str	r3, [r7, #12]
 800613e:	e080      	b.n	8006242 <OSPI_NOR_ExitOPIMode+0x14e>
  }
  else
  {
    /* Write Configuration register 2 (with SPI protocol) */
    reg[0] = 0;
 8006140:	2300      	movs	r3, #0
 8006142:	723b      	strb	r3, [r7, #8]
    reg[1] = 0;
 8006144:	2300      	movs	r3, #0
 8006146:	727b      	strb	r3, [r7, #9]
    if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	225c      	movs	r2, #92	@ 0x5c
 800614c:	fb02 f303 	mul.w	r3, r2, r3
 8006150:	4a3e      	ldr	r2, [pc, #248]	@ (800624c <OSPI_NOR_ExitOPIMode+0x158>)
 8006152:	1898      	adds	r0, r3, r2
 8006154:	493e      	ldr	r1, [pc, #248]	@ (8006250 <OSPI_NOR_ExitOPIMode+0x15c>)
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	4613      	mov	r3, r2
 800615a:	005b      	lsls	r3, r3, #1
 800615c:	4413      	add	r3, r2
 800615e:	440b      	add	r3, r1
 8006160:	3301      	adds	r3, #1
 8006162:	7819      	ldrb	r1, [r3, #0]
 8006164:	4c3a      	ldr	r4, [pc, #232]	@ (8006250 <OSPI_NOR_ExitOPIMode+0x15c>)
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	4613      	mov	r3, r2
 800616a:	005b      	lsls	r3, r3, #1
 800616c:	4413      	add	r3, r2
 800616e:	4423      	add	r3, r4
 8006170:	3302      	adds	r3, #2
 8006172:	781a      	ldrb	r2, [r3, #0]
 8006174:	7a3b      	ldrb	r3, [r7, #8]
 8006176:	9300      	str	r3, [sp, #0]
 8006178:	2300      	movs	r3, #0
 800617a:	f7fc fc17 	bl	80029ac <MX25LM51245G_WriteCfg2Register>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d003      	beq.n	800618c <OSPI_NOR_ExitOPIMode+0x98>
                                       Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                       reg[0]) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006184:	f06f 0304 	mvn.w	r3, #4
 8006188:	60fb      	str	r3, [r7, #12]
 800618a:	e05a      	b.n	8006242 <OSPI_NOR_ExitOPIMode+0x14e>
    }
    else
    {
      if (Ospi_Nor_Ctx[Instance].TransferRate == BSP_OSPI_NOR_DTR_TRANSFER)
 800618c:	4930      	ldr	r1, [pc, #192]	@ (8006250 <OSPI_NOR_ExitOPIMode+0x15c>)
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	4613      	mov	r3, r2
 8006192:	005b      	lsls	r3, r3, #1
 8006194:	4413      	add	r3, r2
 8006196:	440b      	add	r3, r1
 8006198:	3302      	adds	r3, #2
 800619a:	781b      	ldrb	r3, [r3, #0]
 800619c:	2b01      	cmp	r3, #1
 800619e:	d120      	bne.n	80061e2 <OSPI_NOR_ExitOPIMode+0xee>
      {
        /* Reconfigure the memory type of the peripheral */
        hospi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
 80061a0:	4a2a      	ldr	r2, [pc, #168]	@ (800624c <OSPI_NOR_ExitOPIMode+0x158>)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	215c      	movs	r1, #92	@ 0x5c
 80061a6:	fb01 f303 	mul.w	r3, r1, r3
 80061aa:	4413      	add	r3, r2
 80061ac:	330c      	adds	r3, #12
 80061ae:	2200      	movs	r2, #0
 80061b0:	601a      	str	r2, [r3, #0]
        hospi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 80061b2:	4a26      	ldr	r2, [pc, #152]	@ (800624c <OSPI_NOR_ExitOPIMode+0x158>)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	215c      	movs	r1, #92	@ 0x5c
 80061b8:	fb01 f303 	mul.w	r3, r1, r3
 80061bc:	4413      	add	r3, r2
 80061be:	332c      	adds	r3, #44	@ 0x2c
 80061c0:	2200      	movs	r2, #0
 80061c2:	601a      	str	r2, [r3, #0]
        if (HAL_XSPI_Init(&hospi_nor[Instance]) != HAL_OK)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	225c      	movs	r2, #92	@ 0x5c
 80061c8:	fb02 f303 	mul.w	r3, r2, r3
 80061cc:	4a1f      	ldr	r2, [pc, #124]	@ (800624c <OSPI_NOR_ExitOPIMode+0x158>)
 80061ce:	4413      	add	r3, r2
 80061d0:	4618      	mov	r0, r3
 80061d2:	f009 fe2f 	bl	800fe34 <HAL_XSPI_Init>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d002      	beq.n	80061e2 <OSPI_NOR_ExitOPIMode+0xee>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 80061dc:	f06f 0303 	mvn.w	r3, #3
 80061e0:	60fb      	str	r3, [r7, #12]
        }
      }

      if (ret == BSP_ERROR_NONE)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d12c      	bne.n	8006242 <OSPI_NOR_ExitOPIMode+0x14e>
      {
        /* Check Flash busy ? */
        if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	225c      	movs	r2, #92	@ 0x5c
 80061ec:	fb02 f303 	mul.w	r3, r2, r3
 80061f0:	4a16      	ldr	r2, [pc, #88]	@ (800624c <OSPI_NOR_ExitOPIMode+0x158>)
 80061f2:	4413      	add	r3, r2
 80061f4:	2200      	movs	r2, #0
 80061f6:	2100      	movs	r1, #0
 80061f8:	4618      	mov	r0, r3
 80061fa:	f7fc fa55 	bl	80026a8 <MX25LM51245G_AutoPollingMemReady>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d003      	beq.n	800620c <OSPI_NOR_ExitOPIMode+0x118>
                                             BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 8006204:	f06f 0304 	mvn.w	r3, #4
 8006208:	60fb      	str	r3, [r7, #12]
 800620a:	e01a      	b.n	8006242 <OSPI_NOR_ExitOPIMode+0x14e>
        }
        /* Check the configuration has been correctly done */
        else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE, BSP_OSPI_NOR_STR_TRANSFER,
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	225c      	movs	r2, #92	@ 0x5c
 8006210:	fb02 f303 	mul.w	r3, r2, r3
 8006214:	4a0d      	ldr	r2, [pc, #52]	@ (800624c <OSPI_NOR_ExitOPIMode+0x158>)
 8006216:	1898      	adds	r0, r3, r2
 8006218:	f107 0308 	add.w	r3, r7, #8
 800621c:	9300      	str	r3, [sp, #0]
 800621e:	2300      	movs	r3, #0
 8006220:	2200      	movs	r2, #0
 8006222:	2100      	movs	r1, #0
 8006224:	f7fc fc57 	bl	8002ad6 <MX25LM51245G_ReadCfg2Register>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d003      	beq.n	8006236 <OSPI_NOR_ExitOPIMode+0x142>
                                               MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800622e:	f06f 0304 	mvn.w	r3, #4
 8006232:	60fb      	str	r3, [r7, #12]
 8006234:	e005      	b.n	8006242 <OSPI_NOR_ExitOPIMode+0x14e>
        }
        else if (reg[0] != 0U)
 8006236:	7a3b      	ldrb	r3, [r7, #8]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d002      	beq.n	8006242 <OSPI_NOR_ExitOPIMode+0x14e>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800623c:	f06f 0304 	mvn.w	r3, #4
 8006240:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Return BSP status */
  return ret;
 8006242:	68fb      	ldr	r3, [r7, #12]
}
 8006244:	4618      	mov	r0, r3
 8006246:	3714      	adds	r7, #20
 8006248:	46bd      	mov	sp, r7
 800624a:	bd90      	pop	{r4, r7, pc}
 800624c:	20001000 	.word	0x20001000
 8006250:	2000105c 	.word	0x2000105c

08006254 <OSPI1_DLYB_Enable>:
  * @brief  This function enables delay block.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static void OSPI1_DLYB_Enable(uint32_t Instance)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  HAL_XSPI_DLYB_CfgTypeDef  dlyb_cfg;

  (void)HAL_XSPI_DLYB_GetClockPeriod(&hospi_nor[Instance], &dlyb_cfg);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	225c      	movs	r2, #92	@ 0x5c
 8006260:	fb02 f303 	mul.w	r3, r2, r3
 8006264:	4a0d      	ldr	r2, [pc, #52]	@ (800629c <OSPI1_DLYB_Enable+0x48>)
 8006266:	4413      	add	r3, r2
 8006268:	f107 0208 	add.w	r2, r7, #8
 800626c:	4611      	mov	r1, r2
 800626e:	4618      	mov	r0, r3
 8006270:	f00a f9c4 	bl	80105fc <HAL_XSPI_DLYB_GetClockPeriod>

  /*when DTR, PhaseSel is divided by 4 (emperic value)*/
  dlyb_cfg.PhaseSel /= 4U;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	089b      	lsrs	r3, r3, #2
 8006278:	60fb      	str	r3, [r7, #12]

  /*set delay block configuration*/
  (void)HAL_XSPI_DLYB_SetConfig(&hospi_nor[Instance], &dlyb_cfg);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	225c      	movs	r2, #92	@ 0x5c
 800627e:	fb02 f303 	mul.w	r3, r2, r3
 8006282:	4a06      	ldr	r2, [pc, #24]	@ (800629c <OSPI1_DLYB_Enable+0x48>)
 8006284:	4413      	add	r3, r2
 8006286:	f107 0208 	add.w	r2, r7, #8
 800628a:	4611      	mov	r1, r2
 800628c:	4618      	mov	r0, r3
 800628e:	f00a f979 	bl	8010584 <HAL_XSPI_DLYB_SetConfig>
}
 8006292:	bf00      	nop
 8006294:	3710      	adds	r7, #16
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	20001000 	.word	0x20001000

080062a0 <BSP_TS_Init>:
  * @param  Instance TS instance. Could be only 0.
  * @param  TS_Init  TS Init structure
  * @retval BSP status
  */
int32_t BSP_TS_Init(uint32_t Instance, TS_Init_t *TS_Init)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b088      	sub	sp, #32
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80062aa:	2300      	movs	r3, #0
 80062ac:	61fb      	str	r3, [r7, #28]

  if ((Instance >= TS_INSTANCES_NBR) || (TS_Init->Width == 0U) || (TS_Init->Width > TS_MAX_WIDTH) || \
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d11a      	bne.n	80062ea <BSP_TS_Init+0x4a>
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d016      	beq.n	80062ea <BSP_TS_Init+0x4a>
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2bf0      	cmp	r3, #240	@ 0xf0
 80062c2:	d812      	bhi.n	80062ea <BSP_TS_Init+0x4a>
      (TS_Init->Height == 0U) || (TS_Init->Height > TS_MAX_HEIGHT) || \
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	685b      	ldr	r3, [r3, #4]
  if ((Instance >= TS_INSTANCES_NBR) || (TS_Init->Width == 0U) || (TS_Init->Width > TS_MAX_WIDTH) || \
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00e      	beq.n	80062ea <BSP_TS_Init+0x4a>
      (TS_Init->Height == 0U) || (TS_Init->Height > TS_MAX_HEIGHT) || \
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	2bf0      	cmp	r3, #240	@ 0xf0
 80062d2:	d80a      	bhi.n	80062ea <BSP_TS_Init+0x4a>
      (TS_Init->Accuracy > TS_MIN((TS_Init->Width), (TS_Init->Height))))
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	68da      	ldr	r2, [r3, #12]
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	6819      	ldr	r1, [r3, #0]
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	428b      	cmp	r3, r1
 80062e2:	bf28      	it	cs
 80062e4:	460b      	movcs	r3, r1
      (TS_Init->Height == 0U) || (TS_Init->Height > TS_MAX_HEIGHT) || \
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d903      	bls.n	80062f2 <BSP_TS_Init+0x52>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80062ea:	f06f 0301 	mvn.w	r3, #1
 80062ee:	61fb      	str	r3, [r7, #28]
 80062f0:	e0b3      	b.n	800645a <BSP_TS_Init+0x1ba>
  }
  else
  {
    TS_RESET_MspInit();
 80062f2:	f000 f9bd 	bl	8006670 <TS_RESET_MspInit>

    if (FT6X06_Probe(Instance) != BSP_ERROR_NONE)
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 f944 	bl	8006584 <FT6X06_Probe>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d003      	beq.n	800630a <BSP_TS_Init+0x6a>
    {
      ret = BSP_ERROR_NO_INIT;
 8006302:	f04f 33ff 	mov.w	r3, #4294967295
 8006306:	61fb      	str	r3, [r7, #28]
 8006308:	e0a7      	b.n	800645a <BSP_TS_Init+0x1ba>
    else
    {
      TS_Capabilities_t Capabilities;
      uint32_t i;
      /* Store parameters on TS context */
      Ts_Ctx[Instance].Width       = TS_Init->Width;
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	6819      	ldr	r1, [r3, #0]
 800630e:	4855      	ldr	r0, [pc, #340]	@ (8006464 <BSP_TS_Init+0x1c4>)
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	4613      	mov	r3, r2
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	4413      	add	r3, r2
 8006318:	00db      	lsls	r3, r3, #3
 800631a:	4403      	add	r3, r0
 800631c:	6019      	str	r1, [r3, #0]
      Ts_Ctx[Instance].Height      = TS_Init->Height;
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	6859      	ldr	r1, [r3, #4]
 8006322:	4850      	ldr	r0, [pc, #320]	@ (8006464 <BSP_TS_Init+0x1c4>)
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	4613      	mov	r3, r2
 8006328:	009b      	lsls	r3, r3, #2
 800632a:	4413      	add	r3, r2
 800632c:	00db      	lsls	r3, r3, #3
 800632e:	4403      	add	r3, r0
 8006330:	3304      	adds	r3, #4
 8006332:	6019      	str	r1, [r3, #0]
      Ts_Ctx[Instance].Accuracy    = TS_Init->Accuracy;
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	68d9      	ldr	r1, [r3, #12]
 8006338:	484a      	ldr	r0, [pc, #296]	@ (8006464 <BSP_TS_Init+0x1c4>)
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	4613      	mov	r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	4413      	add	r3, r2
 8006342:	00db      	lsls	r3, r3, #3
 8006344:	4403      	add	r3, r0
 8006346:	330c      	adds	r3, #12
 8006348:	6019      	str	r1, [r3, #0]
      if (TS_Init->Orientation == TS_ORIENTATION_LANDSCAPE_ROT180)
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	2b01      	cmp	r3, #1
 8006350:	d10a      	bne.n	8006368 <BSP_TS_Init+0xc8>
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_XY | TS_SWAP_Y;
 8006352:	4944      	ldr	r1, [pc, #272]	@ (8006464 <BSP_TS_Init+0x1c4>)
 8006354:	687a      	ldr	r2, [r7, #4]
 8006356:	4613      	mov	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4413      	add	r3, r2
 800635c:	00db      	lsls	r3, r3, #3
 800635e:	440b      	add	r3, r1
 8006360:	3308      	adds	r3, #8
 8006362:	220c      	movs	r2, #12
 8006364:	601a      	str	r2, [r3, #0]
 8006366:	e027      	b.n	80063b8 <BSP_TS_Init+0x118>
      }
      else if (TS_Init->Orientation == TS_ORIENTATION_LANDSCAPE)
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	2b03      	cmp	r3, #3
 800636e:	d10a      	bne.n	8006386 <BSP_TS_Init+0xe6>
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_XY | TS_SWAP_X;
 8006370:	493c      	ldr	r1, [pc, #240]	@ (8006464 <BSP_TS_Init+0x1c4>)
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	4613      	mov	r3, r2
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	4413      	add	r3, r2
 800637a:	00db      	lsls	r3, r3, #3
 800637c:	440b      	add	r3, r1
 800637e:	3308      	adds	r3, #8
 8006380:	220a      	movs	r2, #10
 8006382:	601a      	str	r2, [r3, #0]
 8006384:	e018      	b.n	80063b8 <BSP_TS_Init+0x118>
      }
      else if (TS_Init->Orientation == TS_ORIENTATION_PORTRAIT_ROT180)
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10a      	bne.n	80063a4 <BSP_TS_Init+0x104>
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_NONE;
 800638e:	4935      	ldr	r1, [pc, #212]	@ (8006464 <BSP_TS_Init+0x1c4>)
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	4613      	mov	r3, r2
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	4413      	add	r3, r2
 8006398:	00db      	lsls	r3, r3, #3
 800639a:	440b      	add	r3, r1
 800639c:	3308      	adds	r3, #8
 800639e:	2201      	movs	r2, #1
 80063a0:	601a      	str	r2, [r3, #0]
 80063a2:	e009      	b.n	80063b8 <BSP_TS_Init+0x118>
      }
      else /* (Orientation == TS_ORIENTATION_PORTRAIT) */
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_Y | TS_SWAP_X;
 80063a4:	492f      	ldr	r1, [pc, #188]	@ (8006464 <BSP_TS_Init+0x1c4>)
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	4613      	mov	r3, r2
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	4413      	add	r3, r2
 80063ae:	00db      	lsls	r3, r3, #3
 80063b0:	440b      	add	r3, r1
 80063b2:	3308      	adds	r3, #8
 80063b4:	2206      	movs	r2, #6
 80063b6:	601a      	str	r2, [r3, #0]
      }

      /* Get capabilities to retrieve maximum values of X and Y */
      if (Ts_Drv->GetCapabilities(Ts_CompObj[Instance], &Capabilities) < 0)
 80063b8:	4b2b      	ldr	r3, [pc, #172]	@ (8006468 <BSP_TS_Init+0x1c8>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	69db      	ldr	r3, [r3, #28]
 80063be:	492b      	ldr	r1, [pc, #172]	@ (800646c <BSP_TS_Init+0x1cc>)
 80063c0:	687a      	ldr	r2, [r7, #4]
 80063c2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80063c6:	f107 010c 	add.w	r1, r7, #12
 80063ca:	4610      	mov	r0, r2
 80063cc:	4798      	blx	r3
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	da03      	bge.n	80063dc <BSP_TS_Init+0x13c>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80063d4:	f06f 0304 	mvn.w	r3, #4
 80063d8:	61fb      	str	r3, [r7, #28]
 80063da:	e03e      	b.n	800645a <BSP_TS_Init+0x1ba>
      }
      else
      {
        /* Store maximum X and Y on context */
        Ts_Ctx[Instance].MaxX = Capabilities.MaxXl;
 80063dc:	6939      	ldr	r1, [r7, #16]
 80063de:	4821      	ldr	r0, [pc, #132]	@ (8006464 <BSP_TS_Init+0x1c4>)
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	4613      	mov	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4413      	add	r3, r2
 80063e8:	00db      	lsls	r3, r3, #3
 80063ea:	4403      	add	r3, r0
 80063ec:	3310      	adds	r3, #16
 80063ee:	6019      	str	r1, [r3, #0]
        Ts_Ctx[Instance].MaxY = Capabilities.MaxYl;
 80063f0:	6979      	ldr	r1, [r7, #20]
 80063f2:	481c      	ldr	r0, [pc, #112]	@ (8006464 <BSP_TS_Init+0x1c4>)
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	4613      	mov	r3, r2
 80063f8:	009b      	lsls	r3, r3, #2
 80063fa:	4413      	add	r3, r2
 80063fc:	00db      	lsls	r3, r3, #3
 80063fe:	4403      	add	r3, r0
 8006400:	3314      	adds	r3, #20
 8006402:	6019      	str	r1, [r3, #0]
        /* Initialize previous position in order to always detect first touch */
        for (i = 0; i < TS_TOUCH_NBR; i++)
 8006404:	2300      	movs	r3, #0
 8006406:	61bb      	str	r3, [r7, #24]
 8006408:	e024      	b.n	8006454 <BSP_TS_Init+0x1b4>
        {
          Ts_Ctx[Instance].PrevX[i] = TS_Init->Width + TS_Init->Accuracy + 1U;
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	4413      	add	r3, r2
 8006414:	1c59      	adds	r1, r3, #1
 8006416:	4813      	ldr	r0, [pc, #76]	@ (8006464 <BSP_TS_Init+0x1c4>)
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	4613      	mov	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	4413      	add	r3, r2
 8006420:	005b      	lsls	r3, r3, #1
 8006422:	69ba      	ldr	r2, [r7, #24]
 8006424:	4413      	add	r3, r2
 8006426:	3306      	adds	r3, #6
 8006428:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
          Ts_Ctx[Instance].PrevY[i] = TS_Init->Height + TS_Init->Accuracy + 1U;
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	685a      	ldr	r2, [r3, #4]
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	4413      	add	r3, r2
 8006436:	1c59      	adds	r1, r3, #1
 8006438:	480a      	ldr	r0, [pc, #40]	@ (8006464 <BSP_TS_Init+0x1c4>)
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	4613      	mov	r3, r2
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	4413      	add	r3, r2
 8006442:	005b      	lsls	r3, r3, #1
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	4413      	add	r3, r2
 8006448:	3308      	adds	r3, #8
 800644a:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        for (i = 0; i < TS_TOUCH_NBR; i++)
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	3301      	adds	r3, #1
 8006452:	61bb      	str	r3, [r7, #24]
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d9d7      	bls.n	800640a <BSP_TS_Init+0x16a>
        }
      }
    }
  }

  return ret;
 800645a:	69fb      	ldr	r3, [r7, #28]
}
 800645c:	4618      	mov	r0, r3
 800645e:	3720      	adds	r7, #32
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	20001074 	.word	0x20001074
 8006468:	20001060 	.word	0x20001060
 800646c:	20001070 	.word	0x20001070

08006470 <BSP_TS_EnableIT>:
  * @brief  Configures and enables the touch screen interrupts.
  * @param  Instance TS instance. Could be only 0.
  * @retval BSP status
  */
int32_t BSP_TS_EnableIT(uint32_t Instance)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b088      	sub	sp, #32
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006478:	2300      	movs	r3, #0
 800647a:	61fb      	str	r3, [r7, #28]
  GPIO_InitTypeDef gpio_init_structure;

  if (Instance >= TS_INSTANCES_NBR)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d003      	beq.n	800648a <BSP_TS_EnableIT+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006482:	f06f 0301 	mvn.w	r3, #1
 8006486:	61fb      	str	r3, [r7, #28]
 8006488:	e04a      	b.n	8006520 <BSP_TS_EnableIT+0xb0>
  }
  else
  {
    /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
    /* TS_INT pin is active on low level on new touch available */
    gpio_init_structure.Pin   = TS_INT_PIN;
 800648a:	2380      	movs	r3, #128	@ 0x80
 800648c:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800648e:	2300      	movs	r3, #0
 8006490:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8006492:	2302      	movs	r3, #2
 8006494:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Mode  = GPIO_MODE_IT_FALLING;
 8006496:	4b25      	ldr	r3, [pc, #148]	@ (800652c <BSP_TS_EnableIT+0xbc>)
 8006498:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 800649a:	f107 0308 	add.w	r3, r7, #8
 800649e:	4619      	mov	r1, r3
 80064a0:	4823      	ldr	r0, [pc, #140]	@ (8006530 <BSP_TS_EnableIT+0xc0>)
 80064a2:	f001 fe6b 	bl	800817c <HAL_GPIO_Init>

    if (Ts_Drv->EnableIT(Ts_CompObj[Instance]) < 0)
 80064a6:	4b23      	ldr	r3, [pc, #140]	@ (8006534 <BSP_TS_EnableIT+0xc4>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	6a1b      	ldr	r3, [r3, #32]
 80064ac:	4922      	ldr	r1, [pc, #136]	@ (8006538 <BSP_TS_EnableIT+0xc8>)
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80064b4:	4610      	mov	r0, r2
 80064b6:	4798      	blx	r3
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	da03      	bge.n	80064c6 <BSP_TS_EnableIT+0x56>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80064be:	f06f 0304 	mvn.w	r3, #4
 80064c2:	61fb      	str	r3, [r7, #28]
 80064c4:	e02c      	b.n	8006520 <BSP_TS_EnableIT+0xb0>
    }
    else
    {
      if (HAL_EXTI_GetHandle(&hts_exti[Instance], TS_EXTI_LINE) != HAL_OK)
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	4613      	mov	r3, r2
 80064ca:	005b      	lsls	r3, r3, #1
 80064cc:	4413      	add	r3, r2
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	4a1a      	ldr	r2, [pc, #104]	@ (800653c <BSP_TS_EnableIT+0xcc>)
 80064d2:	4413      	add	r3, r2
 80064d4:	491a      	ldr	r1, [pc, #104]	@ (8006540 <BSP_TS_EnableIT+0xd0>)
 80064d6:	4618      	mov	r0, r3
 80064d8:	f001 fdf4 	bl	80080c4 <HAL_EXTI_GetHandle>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <BSP_TS_EnableIT+0x7a>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 80064e2:	f06f 0303 	mvn.w	r3, #3
 80064e6:	61fb      	str	r3, [r7, #28]
 80064e8:	e01a      	b.n	8006520 <BSP_TS_EnableIT+0xb0>
      }
      else if (HAL_EXTI_RegisterCallback(&hts_exti[Instance],  HAL_EXTI_COMMON_CB_ID, TS_EXTI_Callback) != HAL_OK)
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	4613      	mov	r3, r2
 80064ee:	005b      	lsls	r3, r3, #1
 80064f0:	4413      	add	r3, r2
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	4a11      	ldr	r2, [pc, #68]	@ (800653c <BSP_TS_EnableIT+0xcc>)
 80064f6:	4413      	add	r3, r2
 80064f8:	4a12      	ldr	r2, [pc, #72]	@ (8006544 <BSP_TS_EnableIT+0xd4>)
 80064fa:	2100      	movs	r1, #0
 80064fc:	4618      	mov	r0, r3
 80064fe:	f001 fdb5 	bl	800806c <HAL_EXTI_RegisterCallback>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d003      	beq.n	8006510 <BSP_TS_EnableIT+0xa0>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 8006508:	f06f 0303 	mvn.w	r3, #3
 800650c:	61fb      	str	r3, [r7, #28]
 800650e:	e007      	b.n	8006520 <BSP_TS_EnableIT+0xb0>
      }
      else
      {
        /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
        HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), BSP_TS_IT_PRIORITY, 0x00);
 8006510:	2200      	movs	r2, #0
 8006512:	210f      	movs	r1, #15
 8006514:	2012      	movs	r0, #18
 8006516:	f001 fc55 	bl	8007dc4 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 800651a:	2012      	movs	r0, #18
 800651c:	f001 fc6c 	bl	8007df8 <HAL_NVIC_EnableIRQ>
      }
    }
  }

  return ret;
 8006520:	69fb      	ldr	r3, [r7, #28]
}
 8006522:	4618      	mov	r0, r3
 8006524:	3720      	adds	r7, #32
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	10210000 	.word	0x10210000
 8006530:	42021800 	.word	0x42021800
 8006534:	20001060 	.word	0x20001060
 8006538:	20001070 	.word	0x20001070
 800653c:	20001064 	.word	0x20001064
 8006540:	06000007 	.word	0x06000007
 8006544:	0800664d 	.word	0x0800664d

08006548 <BSP_TS_Callback>:
  * @brief  BSP TS Callback.
  * @param  Instance  TS instance. Could be only 0.
  * @retval None.
  */
__weak void BSP_TS_Callback(uint32_t Instance)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on TS touch detection */
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <BSP_TS_IRQHandler>:
  * @brief  BSP TS interrupt handler.
  * @param  Instance TS Instance.
  * @retval None.
  */
void BSP_TS_IRQHandler(uint32_t Instance)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  HAL_EXTI_IRQHandler(&hts_exti[Instance]);
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	4613      	mov	r3, r2
 8006568:	005b      	lsls	r3, r3, #1
 800656a:	4413      	add	r3, r2
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	4a04      	ldr	r2, [pc, #16]	@ (8006580 <BSP_TS_IRQHandler+0x24>)
 8006570:	4413      	add	r3, r2
 8006572:	4618      	mov	r0, r3
 8006574:	f001 fdba 	bl	80080ec <HAL_EXTI_IRQHandler>
}
 8006578:	bf00      	nop
 800657a:	3708      	adds	r7, #8
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}
 8006580:	20001064 	.word	0x20001064

08006584 <FT6X06_Probe>:
  * @brief  Probe the FT6X06 TS driver.
  * @param  Instance TS Instance.
  * @retval BSP status.
  */
static int32_t FT6X06_Probe(uint32_t Instance)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b08a      	sub	sp, #40	@ 0x28
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  int32_t ret              = BSP_ERROR_NONE;
 800658c:	2300      	movs	r3, #0
 800658e:	627b      	str	r3, [r7, #36]	@ 0x24
  FT6X06_IO_t              IOCtx;
  static FT6X06_Object_t   FT6X06Obj;
  uint32_t ft6x06_id       = 0;
 8006590:	2300      	movs	r3, #0
 8006592:	60bb      	str	r3, [r7, #8]

  /* Configure the TS driver */
  IOCtx.Address     = TS_I2C_ADDRESS;
 8006594:	2370      	movs	r3, #112	@ 0x70
 8006596:	82bb      	strh	r3, [r7, #20]
  IOCtx.Init        = BSP_I2C4_Init;
 8006598:	4b23      	ldr	r3, [pc, #140]	@ (8006628 <FT6X06_Probe+0xa4>)
 800659a:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = BSP_I2C4_DeInit;
 800659c:	4b23      	ldr	r3, [pc, #140]	@ (800662c <FT6X06_Probe+0xa8>)
 800659e:	613b      	str	r3, [r7, #16]
  IOCtx.ReadReg     = BSP_I2C4_ReadReg;
 80065a0:	4b23      	ldr	r3, [pc, #140]	@ (8006630 <FT6X06_Probe+0xac>)
 80065a2:	61fb      	str	r3, [r7, #28]
  IOCtx.WriteReg    = BSP_I2C4_WriteReg;
 80065a4:	4b23      	ldr	r3, [pc, #140]	@ (8006634 <FT6X06_Probe+0xb0>)
 80065a6:	61bb      	str	r3, [r7, #24]
  IOCtx.GetTick     = BSP_GetTick;
 80065a8:	4b23      	ldr	r3, [pc, #140]	@ (8006638 <FT6X06_Probe+0xb4>)
 80065aa:	623b      	str	r3, [r7, #32]

  if (FT6X06_RegisterBusIO(&FT6X06Obj, &IOCtx) != FT6X06_OK)
 80065ac:	f107 030c 	add.w	r3, r7, #12
 80065b0:	4619      	mov	r1, r3
 80065b2:	4822      	ldr	r0, [pc, #136]	@ (800663c <FT6X06_Probe+0xb8>)
 80065b4:	f7fb fd1e 	bl	8001ff4 <FT6X06_RegisterBusIO>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d003      	beq.n	80065c6 <FT6X06_Probe+0x42>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 80065be:	f06f 0307 	mvn.w	r3, #7
 80065c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80065c4:	e02b      	b.n	800661e <FT6X06_Probe+0x9a>
  }
  else if (FT6X06_ReadID(&FT6X06Obj, &ft6x06_id) != FT6X06_OK)
 80065c6:	f107 0308 	add.w	r3, r7, #8
 80065ca:	4619      	mov	r1, r3
 80065cc:	481b      	ldr	r0, [pc, #108]	@ (800663c <FT6X06_Probe+0xb8>)
 80065ce:	f7fb fe07 	bl	80021e0 <FT6X06_ReadID>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d003      	beq.n	80065e0 <FT6X06_Probe+0x5c>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 80065d8:	f06f 0304 	mvn.w	r3, #4
 80065dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80065de:	e01e      	b.n	800661e <FT6X06_Probe+0x9a>
  }
  else if ((uint8_t)ft6x06_id != FT6X06_ID)
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	2b11      	cmp	r3, #17
 80065e6:	d003      	beq.n	80065f0 <FT6X06_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80065e8:	f06f 0306 	mvn.w	r3, #6
 80065ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80065ee:	e016      	b.n	800661e <FT6X06_Probe+0x9a>
  }
  else
  {
    Ts_CompObj[Instance] = &FT6X06Obj;
 80065f0:	4a13      	ldr	r2, [pc, #76]	@ (8006640 <FT6X06_Probe+0xbc>)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4911      	ldr	r1, [pc, #68]	@ (800663c <FT6X06_Probe+0xb8>)
 80065f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    Ts_Drv = (TS_Drv_t *) &FT6X06_TS_Driver;
 80065fa:	4b12      	ldr	r3, [pc, #72]	@ (8006644 <FT6X06_Probe+0xc0>)
 80065fc:	4a12      	ldr	r2, [pc, #72]	@ (8006648 <FT6X06_Probe+0xc4>)
 80065fe:	601a      	str	r2, [r3, #0]
    if (Ts_Drv->Init(Ts_CompObj[Instance]) < 0)
 8006600:	4b10      	ldr	r3, [pc, #64]	@ (8006644 <FT6X06_Probe+0xc0>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	490e      	ldr	r1, [pc, #56]	@ (8006640 <FT6X06_Probe+0xbc>)
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800660e:	4610      	mov	r0, r2
 8006610:	4798      	blx	r3
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	da02      	bge.n	800661e <FT6X06_Probe+0x9a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006618:	f06f 0304 	mvn.w	r3, #4
 800661c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }

  return ret;
 800661e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006620:	4618      	mov	r0, r3
 8006622:	3728      	adds	r7, #40	@ 0x28
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}
 8006628:	080042d9 	.word	0x080042d9
 800662c:	0800434d 	.word	0x0800434d
 8006630:	08004475 	.word	0x08004475
 8006634:	08004419 	.word	0x08004419
 8006638:	080044d1 	.word	0x080044d1
 800663c:	2000109c 	.word	0x2000109c
 8006640:	20001070 	.word	0x20001070
 8006644:	20001060 	.word	0x20001060
 8006648:	20000004 	.word	0x20000004

0800664c <TS_EXTI_Callback>:
/**
  * @brief  TS EXTI callback.
  * @retval None.
  */
static void TS_EXTI_Callback(void)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	af00      	add	r7, sp, #0
  BSP_TS_Callback(0);
 8006650:	2000      	movs	r0, #0
 8006652:	f7ff ff79 	bl	8006548 <BSP_TS_Callback>

  /* Clear interrupt on TS driver */
  if (Ts_Drv->ClearIT(Ts_CompObj[0]) < 0)
 8006656:	4b04      	ldr	r3, [pc, #16]	@ (8006668 <TS_EXTI_Callback+0x1c>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800665c:	4a03      	ldr	r2, [pc, #12]	@ (800666c <TS_EXTI_Callback+0x20>)
 800665e:	6812      	ldr	r2, [r2, #0]
 8006660:	4610      	mov	r0, r2
 8006662:	4798      	blx	r3
  {
    /* Nothing to do */
  }
}
 8006664:	bf00      	nop
 8006666:	bd80      	pop	{r7, pc}
 8006668:	20001060 	.word	0x20001060
 800666c:	20001070 	.word	0x20001070

08006670 <TS_RESET_MspInit>:
/**
  * @brief  Initializes the TS_RESET pin MSP.
  * @retval None
  */
static void TS_RESET_MspInit(void)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  TS_RESET_GPIO_CLK_ENABLE();
 8006676:	4b18      	ldr	r3, [pc, #96]	@ (80066d8 <TS_RESET_MspInit+0x68>)
 8006678:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800667c:	4a16      	ldr	r2, [pc, #88]	@ (80066d8 <TS_RESET_MspInit+0x68>)
 800667e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006682:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006686:	4b14      	ldr	r3, [pc, #80]	@ (80066d8 <TS_RESET_MspInit+0x68>)
 8006688:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800668c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006690:	603b      	str	r3, [r7, #0]
 8006692:	683b      	ldr	r3, [r7, #0]

  /* GPIO configuration in output for TouchScreen reset signal on TS_RESET pin */
  gpio_init_structure.Pin = TS_RESET_GPIO_PIN;
 8006694:	2308      	movs	r3, #8
 8006696:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8006698:	2301      	movs	r3, #1
 800669a:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800669c:	2300      	movs	r3, #0
 800669e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_LOW;
 80066a0:	2300      	movs	r3, #0
 80066a2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_RESET_GPIO_PORT, &gpio_init_structure);
 80066a4:	1d3b      	adds	r3, r7, #4
 80066a6:	4619      	mov	r1, r3
 80066a8:	480c      	ldr	r0, [pc, #48]	@ (80066dc <TS_RESET_MspInit+0x6c>)
 80066aa:	f001 fd67 	bl	800817c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(TS_RESET_GPIO_PORT, TS_RESET_GPIO_PIN, GPIO_PIN_RESET);
 80066ae:	2200      	movs	r2, #0
 80066b0:	2108      	movs	r1, #8
 80066b2:	480a      	ldr	r0, [pc, #40]	@ (80066dc <TS_RESET_MspInit+0x6c>)
 80066b4:	f001 ff7c 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80066b8:	200a      	movs	r0, #10
 80066ba:	f000 f8cf 	bl	800685c <HAL_Delay>
  HAL_GPIO_WritePin(TS_RESET_GPIO_PORT, TS_RESET_GPIO_PIN, GPIO_PIN_SET);
 80066be:	2201      	movs	r2, #1
 80066c0:	2108      	movs	r1, #8
 80066c2:	4806      	ldr	r0, [pc, #24]	@ (80066dc <TS_RESET_MspInit+0x6c>)
 80066c4:	f001 ff74 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 80066c8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80066cc:	f000 f8c6 	bl	800685c <HAL_Delay>
}
 80066d0:	bf00      	nop
 80066d2:	3718      	adds	r7, #24
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	44020c00 	.word	0x44020c00
 80066dc:	42021800 	.word	0x42021800

080066e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80066e4:	2003      	movs	r0, #3
 80066e6:	f001 fb62 	bl	8007dae <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80066ea:	f003 fc0b 	bl	8009f04 <HAL_RCC_GetSysClockFreq>
 80066ee:	4602      	mov	r2, r0
 80066f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006724 <HAL_Init+0x44>)
 80066f2:	6a1b      	ldr	r3, [r3, #32]
 80066f4:	f003 030f 	and.w	r3, r3, #15
 80066f8:	490b      	ldr	r1, [pc, #44]	@ (8006728 <HAL_Init+0x48>)
 80066fa:	5ccb      	ldrb	r3, [r1, r3]
 80066fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006700:	4a0a      	ldr	r2, [pc, #40]	@ (800672c <HAL_Init+0x4c>)
 8006702:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8006704:	2004      	movs	r0, #4
 8006706:	f001 fba7 	bl	8007e58 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800670a:	200f      	movs	r0, #15
 800670c:	f000 f810 	bl	8006730 <HAL_InitTick>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d001      	beq.n	800671a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e002      	b.n	8006720 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800671a:	f7fb f9df 	bl	8001adc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800671e:	2300      	movs	r3, #0
}
 8006720:	4618      	mov	r0, r3
 8006722:	bd80      	pop	{r7, pc}
 8006724:	44020c00 	.word	0x44020c00
 8006728:	08015568 	.word	0x08015568
 800672c:	20000000 	.word	0x20000000

08006730 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8006738:	2300      	movs	r3, #0
 800673a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800673c:	4b33      	ldr	r3, [pc, #204]	@ (800680c <HAL_InitTick+0xdc>)
 800673e:	781b      	ldrb	r3, [r3, #0]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d101      	bne.n	8006748 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e05c      	b.n	8006802 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8006748:	4b31      	ldr	r3, [pc, #196]	@ (8006810 <HAL_InitTick+0xe0>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 0304 	and.w	r3, r3, #4
 8006750:	2b04      	cmp	r3, #4
 8006752:	d10c      	bne.n	800676e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8006754:	4b2f      	ldr	r3, [pc, #188]	@ (8006814 <HAL_InitTick+0xe4>)
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	4b2c      	ldr	r3, [pc, #176]	@ (800680c <HAL_InitTick+0xdc>)
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	4619      	mov	r1, r3
 800675e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006762:	fbb3 f3f1 	udiv	r3, r3, r1
 8006766:	fbb2 f3f3 	udiv	r3, r2, r3
 800676a:	60fb      	str	r3, [r7, #12]
 800676c:	e037      	b.n	80067de <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800676e:	f001 fbcb 	bl	8007f08 <HAL_SYSTICK_GetCLKSourceConfig>
 8006772:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	2b02      	cmp	r3, #2
 8006778:	d023      	beq.n	80067c2 <HAL_InitTick+0x92>
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	2b02      	cmp	r3, #2
 800677e:	d82d      	bhi.n	80067dc <HAL_InitTick+0xac>
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d003      	beq.n	800678e <HAL_InitTick+0x5e>
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	2b01      	cmp	r3, #1
 800678a:	d00d      	beq.n	80067a8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800678c:	e026      	b.n	80067dc <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800678e:	4b21      	ldr	r3, [pc, #132]	@ (8006814 <HAL_InitTick+0xe4>)
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	4b1e      	ldr	r3, [pc, #120]	@ (800680c <HAL_InitTick+0xdc>)
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	4619      	mov	r1, r3
 8006798:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800679c:	fbb3 f3f1 	udiv	r3, r3, r1
 80067a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067a4:	60fb      	str	r3, [r7, #12]
        break;
 80067a6:	e01a      	b.n	80067de <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80067a8:	4b18      	ldr	r3, [pc, #96]	@ (800680c <HAL_InitTick+0xdc>)
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	461a      	mov	r2, r3
 80067ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80067b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80067b6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80067ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80067be:	60fb      	str	r3, [r7, #12]
        break;
 80067c0:	e00d      	b.n	80067de <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80067c2:	4b12      	ldr	r3, [pc, #72]	@ (800680c <HAL_InitTick+0xdc>)
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	461a      	mov	r2, r3
 80067c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80067cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80067d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80067d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067d8:	60fb      	str	r3, [r7, #12]
        break;
 80067da:	e000      	b.n	80067de <HAL_InitTick+0xae>
        break;
 80067dc:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80067de:	68f8      	ldr	r0, [r7, #12]
 80067e0:	f001 fb18 	bl	8007e14 <HAL_SYSTICK_Config>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d001      	beq.n	80067ee <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e009      	b.n	8006802 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80067ee:	2200      	movs	r2, #0
 80067f0:	6879      	ldr	r1, [r7, #4]
 80067f2:	f04f 30ff 	mov.w	r0, #4294967295
 80067f6:	f001 fae5 	bl	8007dc4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80067fa:	4a07      	ldr	r2, [pc, #28]	@ (8006818 <HAL_InitTick+0xe8>)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3710      	adds	r7, #16
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
 800680a:	bf00      	nop
 800680c:	200000a4 	.word	0x200000a4
 8006810:	e000e010 	.word	0xe000e010
 8006814:	20000000 	.word	0x20000000
 8006818:	200000a0 	.word	0x200000a0

0800681c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800681c:	b480      	push	{r7}
 800681e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006820:	4b06      	ldr	r3, [pc, #24]	@ (800683c <HAL_IncTick+0x20>)
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	461a      	mov	r2, r3
 8006826:	4b06      	ldr	r3, [pc, #24]	@ (8006840 <HAL_IncTick+0x24>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4413      	add	r3, r2
 800682c:	4a04      	ldr	r2, [pc, #16]	@ (8006840 <HAL_IncTick+0x24>)
 800682e:	6013      	str	r3, [r2, #0]
}
 8006830:	bf00      	nop
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop
 800683c:	200000a4 	.word	0x200000a4
 8006840:	200010c4 	.word	0x200010c4

08006844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006844:	b480      	push	{r7}
 8006846:	af00      	add	r7, sp, #0
  return uwTick;
 8006848:	4b03      	ldr	r3, [pc, #12]	@ (8006858 <HAL_GetTick+0x14>)
 800684a:	681b      	ldr	r3, [r3, #0]
}
 800684c:	4618      	mov	r0, r3
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr
 8006856:	bf00      	nop
 8006858:	200010c4 	.word	0x200010c4

0800685c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006864:	f7ff ffee 	bl	8006844 <HAL_GetTick>
 8006868:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006874:	d005      	beq.n	8006882 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006876:	4b0a      	ldr	r3, [pc, #40]	@ (80068a0 <HAL_Delay+0x44>)
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	461a      	mov	r2, r3
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	4413      	add	r3, r2
 8006880:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006882:	bf00      	nop
 8006884:	f7ff ffde 	bl	8006844 <HAL_GetTick>
 8006888:	4602      	mov	r2, r0
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	429a      	cmp	r2, r3
 8006892:	d8f7      	bhi.n	8006884 <HAL_Delay+0x28>
  {
  }
}
 8006894:	bf00      	nop
 8006896:	bf00      	nop
 8006898:	3710      	adds	r7, #16
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	200000a4 	.word	0x200000a4

080068a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	431a      	orrs	r2, r3
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	609a      	str	r2, [r3, #8]
}
 80068be:	bf00      	nop
 80068c0:	370c      	adds	r7, #12
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80068ca:	b480      	push	{r7}
 80068cc:	b083      	sub	sp, #12
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
 80068d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	431a      	orrs	r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	609a      	str	r2, [r3, #8]
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006900:	4618      	mov	r0, r3
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800691a:	f043 0201 	orr.w	r2, r3, #1
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8006924:	bf00      	nop
 8006926:	370c      	adds	r7, #12
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr

08006930 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8006938:	4b06      	ldr	r3, [pc, #24]	@ (8006954 <LL_ADC_EnableChannel0_GPIO+0x24>)
 800693a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800693e:	4a05      	ldr	r2, [pc, #20]	@ (8006954 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8006940:	f043 0301 	orr.w	r3, r3, #1
 8006944:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr
 8006954:	42028000 	.word	0x42028000

08006958 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006958:	b480      	push	{r7}
 800695a:	b087      	sub	sp, #28
 800695c:	af00      	add	r7, sp, #0
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	60b9      	str	r1, [r7, #8]
 8006962:	607a      	str	r2, [r7, #4]
 8006964:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	3360      	adds	r3, #96	@ 0x60
 800696a:	461a      	mov	r2, r3
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	4413      	add	r3, r2
 8006972:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	4b08      	ldr	r3, [pc, #32]	@ (800699c <LL_ADC_SetOffset+0x44>)
 800697a:	4013      	ands	r3, r2
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006982:	683a      	ldr	r2, [r7, #0]
 8006984:	430a      	orrs	r2, r1
 8006986:	4313      	orrs	r3, r2
 8006988:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006990:	bf00      	nop
 8006992:	371c      	adds	r7, #28
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr
 800699c:	03fff000 	.word	0x03fff000

080069a0 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b085      	sub	sp, #20
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	3360      	adds	r3, #96	@ 0x60
 80069ae:	461a      	mov	r2, r3
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	4413      	add	r3, r2
 80069b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3714      	adds	r7, #20
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b087      	sub	sp, #28
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	3360      	adds	r3, #96	@ 0x60
 80069dc:	461a      	mov	r2, r3
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	4413      	add	r3, r2
 80069e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	431a      	orrs	r2, r3
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80069f6:	bf00      	nop
 80069f8:	371c      	adds	r7, #28
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr

08006a02 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006a02:	b480      	push	{r7}
 8006a04:	b087      	sub	sp, #28
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	60f8      	str	r0, [r7, #12]
 8006a0a:	60b9      	str	r1, [r7, #8]
 8006a0c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	3360      	adds	r3, #96	@ 0x60
 8006a12:	461a      	mov	r2, r3
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	4413      	add	r3, r2
 8006a1a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	431a      	orrs	r2, r3
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006a2c:	bf00      	nop
 8006a2e:	371c      	adds	r7, #28
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b087      	sub	sp, #28
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	3360      	adds	r3, #96	@ 0x60
 8006a48:	461a      	mov	r2, r3
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	4413      	add	r3, r2
 8006a50:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	431a      	orrs	r2, r3
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006a62:	bf00      	nop
 8006a64:	371c      	adds	r7, #28
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr

08006a6e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b083      	sub	sp, #12
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
 8006a76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	695b      	ldr	r3, [r3, #20]
 8006a7c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	431a      	orrs	r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	615a      	str	r2, [r3, #20]
}
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d101      	bne.n	8006aac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e000      	b.n	8006aae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	370c      	adds	r7, #12
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b087      	sub	sp, #28
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	60f8      	str	r0, [r7, #12]
 8006ac2:	60b9      	str	r1, [r7, #8]
 8006ac4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	3330      	adds	r3, #48	@ 0x30
 8006aca:	461a      	mov	r2, r3
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	0a1b      	lsrs	r3, r3, #8
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	f003 030c 	and.w	r3, r3, #12
 8006ad6:	4413      	add	r3, r2
 8006ad8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	f003 031f 	and.w	r3, r3, #31
 8006ae4:	211f      	movs	r1, #31
 8006ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8006aea:	43db      	mvns	r3, r3
 8006aec:	401a      	ands	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	0e9b      	lsrs	r3, r3, #26
 8006af2:	f003 011f 	and.w	r1, r3, #31
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	f003 031f 	and.w	r3, r3, #31
 8006afc:	fa01 f303 	lsl.w	r3, r1, r3
 8006b00:	431a      	orrs	r2, r3
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006b06:	bf00      	nop
 8006b08:	371c      	adds	r7, #28
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr

08006b12 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006b12:	b480      	push	{r7}
 8006b14:	b087      	sub	sp, #28
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	60f8      	str	r0, [r7, #12]
 8006b1a:	60b9      	str	r1, [r7, #8]
 8006b1c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	3314      	adds	r3, #20
 8006b22:	461a      	mov	r2, r3
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	0e5b      	lsrs	r3, r3, #25
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	f003 0304 	and.w	r3, r3, #4
 8006b2e:	4413      	add	r3, r2
 8006b30:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	0d1b      	lsrs	r3, r3, #20
 8006b3a:	f003 031f 	and.w	r3, r3, #31
 8006b3e:	2107      	movs	r1, #7
 8006b40:	fa01 f303 	lsl.w	r3, r1, r3
 8006b44:	43db      	mvns	r3, r3
 8006b46:	401a      	ands	r2, r3
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	0d1b      	lsrs	r3, r3, #20
 8006b4c:	f003 031f 	and.w	r3, r3, #31
 8006b50:	6879      	ldr	r1, [r7, #4]
 8006b52:	fa01 f303 	lsl.w	r3, r1, r3
 8006b56:	431a      	orrs	r2, r3
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006b5c:	bf00      	nop
 8006b5e:	371c      	adds	r7, #28
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b80:	43db      	mvns	r3, r3
 8006b82:	401a      	ands	r2, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f003 0318 	and.w	r3, r3, #24
 8006b8a:	4908      	ldr	r1, [pc, #32]	@ (8006bac <LL_ADC_SetChannelSingleDiff+0x44>)
 8006b8c:	40d9      	lsrs	r1, r3
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	400b      	ands	r3, r1
 8006b92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b96:	431a      	orrs	r2, r3
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006b9e:	bf00      	nop
 8006ba0:	3714      	adds	r7, #20
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	000fffff 	.word	0x000fffff

08006bb0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f003 031f 	and.w	r3, r3, #31
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	370c      	adds	r7, #12
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b083      	sub	sp, #12
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006bf8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	6093      	str	r3, [r2, #8]
}
 8006c00:	bf00      	nop
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr

08006c0c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c20:	d101      	bne.n	8006c26 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006c22:	2301      	movs	r3, #1
 8006c24:	e000      	b.n	8006c28 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	370c      	adds	r7, #12
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr

08006c34 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b083      	sub	sp, #12
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006c44:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006c48:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006c50:	bf00      	nop
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c70:	d101      	bne.n	8006c76 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006c72:	2301      	movs	r3, #1
 8006c74:	e000      	b.n	8006c78 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006c98:	f043 0201 	orr.w	r2, r3, #1
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	f003 0301 	and.w	r3, r3, #1
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d101      	bne.n	8006cc4 <LL_ADC_IsEnabled+0x18>
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e000      	b.n	8006cc6 <LL_ADC_IsEnabled+0x1a>
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	370c      	adds	r7, #12
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd0:	4770      	bx	lr

08006cd2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006cd2:	b480      	push	{r7}
 8006cd4:	b083      	sub	sp, #12
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ce2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006ce6:	f043 0204 	orr.w	r2, r3, #4
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006cee:	bf00      	nop
 8006cf0:	370c      	adds	r7, #12
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr

08006cfa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b083      	sub	sp, #12
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	f003 0304 	and.w	r3, r3, #4
 8006d0a:	2b04      	cmp	r3, #4
 8006d0c:	d101      	bne.n	8006d12 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e000      	b.n	8006d14 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b083      	sub	sp, #12
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	f003 0308 	and.w	r3, r3, #8
 8006d30:	2b08      	cmp	r3, #8
 8006d32:	d101      	bne.n	8006d38 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006d34:	2301      	movs	r3, #1
 8006d36:	e000      	b.n	8006d3a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	370c      	adds	r7, #12
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr
	...

08006d48 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006d48:	b590      	push	{r4, r7, lr}
 8006d4a:	b089      	sub	sp, #36	@ 0x24
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006d50:	2300      	movs	r3, #0
 8006d52:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006d54:	2300      	movs	r3, #0
 8006d56:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d101      	bne.n	8006d62 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e136      	b.n	8006fd0 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d109      	bne.n	8006d84 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f7fa febb 	bl	8001aec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7ff ff3f 	bl	8006c0c <LL_ADC_IsDeepPowerDownEnabled>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d004      	beq.n	8006d9e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7ff ff25 	bl	8006be8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4618      	mov	r0, r3
 8006da4:	f7ff ff5a 	bl	8006c5c <LL_ADC_IsInternalRegulatorEnabled>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d115      	bne.n	8006dda <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4618      	mov	r0, r3
 8006db4:	f7ff ff3e 	bl	8006c34 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006db8:	4b87      	ldr	r3, [pc, #540]	@ (8006fd8 <HAL_ADC_Init+0x290>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	099b      	lsrs	r3, r3, #6
 8006dbe:	4a87      	ldr	r2, [pc, #540]	@ (8006fdc <HAL_ADC_Init+0x294>)
 8006dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc4:	099b      	lsrs	r3, r3, #6
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	005b      	lsls	r3, r3, #1
 8006dca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006dcc:	e002      	b.n	8006dd4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1f9      	bne.n	8006dce <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7ff ff3c 	bl	8006c5c <LL_ADC_IsInternalRegulatorEnabled>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d10d      	bne.n	8006e06 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dee:	f043 0210 	orr.w	r2, r3, #16
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dfa:	f043 0201 	orr.w	r2, r3, #1
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f7ff ff75 	bl	8006cfa <LL_ADC_REG_IsConversionOngoing>
 8006e10:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e16:	f003 0310 	and.w	r3, r3, #16
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	f040 80cf 	bne.w	8006fbe <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	f040 80cb 	bne.w	8006fbe <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e2c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006e30:	f043 0202 	orr.w	r2, r3, #2
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7ff ff35 	bl	8006cac <LL_ADC_IsEnabled>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d110      	bne.n	8006e6a <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006e48:	4865      	ldr	r0, [pc, #404]	@ (8006fe0 <HAL_ADC_Init+0x298>)
 8006e4a:	f7ff ff2f 	bl	8006cac <LL_ADC_IsEnabled>
 8006e4e:	4604      	mov	r4, r0
 8006e50:	4864      	ldr	r0, [pc, #400]	@ (8006fe4 <HAL_ADC_Init+0x29c>)
 8006e52:	f7ff ff2b 	bl	8006cac <LL_ADC_IsEnabled>
 8006e56:	4603      	mov	r3, r0
 8006e58:	4323      	orrs	r3, r4
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d105      	bne.n	8006e6a <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	4619      	mov	r1, r3
 8006e64:	4860      	ldr	r0, [pc, #384]	@ (8006fe8 <HAL_ADC_Init+0x2a0>)
 8006e66:	f7ff fd1d 	bl	80068a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	7e5b      	ldrb	r3, [r3, #25]
 8006e6e:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006e74:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006e7a:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006e80:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e88:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d106      	bne.n	8006ea6 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	045b      	lsls	r3, r3, #17
 8006ea0:	69ba      	ldr	r2, [r7, #24]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d009      	beq.n	8006ec2 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eba:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006ebc:	69ba      	ldr	r2, [r7, #24]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	68da      	ldr	r2, [r3, #12]
 8006ec8:	4b48      	ldr	r3, [pc, #288]	@ (8006fec <HAL_ADC_Init+0x2a4>)
 8006eca:	4013      	ands	r3, r2
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	6812      	ldr	r2, [r2, #0]
 8006ed0:	69b9      	ldr	r1, [r7, #24]
 8006ed2:	430b      	orrs	r3, r1
 8006ed4:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	430a      	orrs	r2, r1
 8006eea:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7ff ff15 	bl	8006d20 <LL_ADC_INJ_IsConversionOngoing>
 8006ef6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d13d      	bne.n	8006f7a <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d13a      	bne.n	8006f7a <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	7e1b      	ldrb	r3, [r3, #24]
 8006f08:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006f10:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8006f12:	4313      	orrs	r3, r2
 8006f14:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f20:	f023 0302 	bic.w	r3, r3, #2
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	6812      	ldr	r2, [r2, #0]
 8006f28:	69b9      	ldr	r1, [r7, #24]
 8006f2a:	430b      	orrs	r3, r1
 8006f2c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d118      	bne.n	8006f6a <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006f42:	f023 0304 	bic.w	r3, r3, #4
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006f4e:	4311      	orrs	r1, r2
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006f54:	4311      	orrs	r1, r2
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006f5a:	430a      	orrs	r2, r1
 8006f5c:	431a      	orrs	r2, r3
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f042 0201 	orr.w	r2, r2, #1
 8006f66:	611a      	str	r2, [r3, #16]
 8006f68:	e007      	b.n	8006f7a <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	691a      	ldr	r2, [r3, #16]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f022 0201 	bic.w	r2, r2, #1
 8006f78:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d10c      	bne.n	8006f9c <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f88:	f023 010f 	bic.w	r1, r3, #15
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	69db      	ldr	r3, [r3, #28]
 8006f90:	1e5a      	subs	r2, r3, #1
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	430a      	orrs	r2, r1
 8006f98:	631a      	str	r2, [r3, #48]	@ 0x30
 8006f9a:	e007      	b.n	8006fac <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f022 020f 	bic.w	r2, r2, #15
 8006faa:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fb0:	f023 0303 	bic.w	r3, r3, #3
 8006fb4:	f043 0201 	orr.w	r2, r3, #1
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	659a      	str	r2, [r3, #88]	@ 0x58
 8006fbc:	e007      	b.n	8006fce <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fc2:	f043 0210 	orr.w	r2, r3, #16
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006fce:	7ffb      	ldrb	r3, [r7, #31]
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3724      	adds	r7, #36	@ 0x24
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd90      	pop	{r4, r7, pc}
 8006fd8:	20000000 	.word	0x20000000
 8006fdc:	053e2d63 	.word	0x053e2d63
 8006fe0:	42028000 	.word	0x42028000
 8006fe4:	42028100 	.word	0x42028100
 8006fe8:	42028300 	.word	0x42028300
 8006fec:	fff04007 	.word	0xfff04007

08006ff0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b086      	sub	sp, #24
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ff8:	4857      	ldr	r0, [pc, #348]	@ (8007158 <HAL_ADC_Start+0x168>)
 8006ffa:	f7ff fdd9 	bl	8006bb0 <LL_ADC_GetMultimode>
 8006ffe:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4618      	mov	r0, r3
 8007006:	f7ff fe78 	bl	8006cfa <LL_ADC_REG_IsConversionOngoing>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	f040 809c 	bne.w	800714a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007018:	2b01      	cmp	r3, #1
 800701a:	d101      	bne.n	8007020 <HAL_ADC_Start+0x30>
 800701c:	2302      	movs	r3, #2
 800701e:	e097      	b.n	8007150 <HAL_ADC_Start+0x160>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f000 fd91 	bl	8007b50 <ADC_Enable>
 800702e:	4603      	mov	r3, r0
 8007030:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8007032:	7dfb      	ldrb	r3, [r7, #23]
 8007034:	2b00      	cmp	r3, #0
 8007036:	f040 8083 	bne.w	8007140 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800703e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007042:	f023 0301 	bic.w	r3, r3, #1
 8007046:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a42      	ldr	r2, [pc, #264]	@ (800715c <HAL_ADC_Start+0x16c>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d002      	beq.n	800705e <HAL_ADC_Start+0x6e>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	e000      	b.n	8007060 <HAL_ADC_Start+0x70>
 800705e:	4b40      	ldr	r3, [pc, #256]	@ (8007160 <HAL_ADC_Start+0x170>)
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	6812      	ldr	r2, [r2, #0]
 8007064:	4293      	cmp	r3, r2
 8007066:	d002      	beq.n	800706e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d105      	bne.n	800707a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007072:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800707e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007082:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007086:	d106      	bne.n	8007096 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800708c:	f023 0206 	bic.w	r2, r3, #6
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007094:	e002      	b.n	800709c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	221c      	movs	r2, #28
 80070a2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a2a      	ldr	r2, [pc, #168]	@ (800715c <HAL_ADC_Start+0x16c>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d002      	beq.n	80070bc <HAL_ADC_Start+0xcc>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	e000      	b.n	80070be <HAL_ADC_Start+0xce>
 80070bc:	4b28      	ldr	r3, [pc, #160]	@ (8007160 <HAL_ADC_Start+0x170>)
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	6812      	ldr	r2, [r2, #0]
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d008      	beq.n	80070d8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d005      	beq.n	80070d8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	2b05      	cmp	r3, #5
 80070d0:	d002      	beq.n	80070d8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	2b09      	cmp	r3, #9
 80070d6:	d114      	bne.n	8007102 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d007      	beq.n	80070f6 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070ea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80070ee:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7ff fde9 	bl	8006cd2 <LL_ADC_REG_StartConversion>
 8007100:	e025      	b.n	800714e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007106:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a12      	ldr	r2, [pc, #72]	@ (800715c <HAL_ADC_Start+0x16c>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d002      	beq.n	800711e <HAL_ADC_Start+0x12e>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	e000      	b.n	8007120 <HAL_ADC_Start+0x130>
 800711e:	4b10      	ldr	r3, [pc, #64]	@ (8007160 <HAL_ADC_Start+0x170>)
 8007120:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00f      	beq.n	800714e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007132:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007136:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	659a      	str	r2, [r3, #88]	@ 0x58
 800713e:	e006      	b.n	800714e <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2200      	movs	r2, #0
 8007144:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8007148:	e001      	b.n	800714e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800714a:	2302      	movs	r3, #2
 800714c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800714e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007150:	4618      	mov	r0, r3
 8007152:	3718      	adds	r7, #24
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	42028300 	.word	0x42028300
 800715c:	42028100 	.word	0x42028100
 8007160:	42028000 	.word	0x42028000

08007164 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b088      	sub	sp, #32
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800716e:	4866      	ldr	r0, [pc, #408]	@ (8007308 <HAL_ADC_PollForConversion+0x1a4>)
 8007170:	f7ff fd1e 	bl	8006bb0 <LL_ADC_GetMultimode>
 8007174:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	695b      	ldr	r3, [r3, #20]
 800717a:	2b08      	cmp	r3, #8
 800717c:	d102      	bne.n	8007184 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800717e:	2308      	movs	r3, #8
 8007180:	61fb      	str	r3, [r7, #28]
 8007182:	e02a      	b.n	80071da <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d005      	beq.n	8007196 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	2b05      	cmp	r3, #5
 800718e:	d002      	beq.n	8007196 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	2b09      	cmp	r3, #9
 8007194:	d111      	bne.n	80071ba <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	f003 0301 	and.w	r3, r3, #1
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d007      	beq.n	80071b4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071a8:	f043 0220 	orr.w	r2, r3, #32
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e0a4      	b.n	80072fe <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80071b4:	2304      	movs	r3, #4
 80071b6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80071b8:	e00f      	b.n	80071da <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80071ba:	4853      	ldr	r0, [pc, #332]	@ (8007308 <HAL_ADC_PollForConversion+0x1a4>)
 80071bc:	f7ff fd06 	bl	8006bcc <LL_ADC_GetMultiDMATransfer>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d007      	beq.n	80071d6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071ca:	f043 0220 	orr.w	r2, r3, #32
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e093      	b.n	80072fe <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80071d6:	2304      	movs	r3, #4
 80071d8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80071da:	f7ff fb33 	bl	8006844 <HAL_GetTick>
 80071de:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80071e0:	e021      	b.n	8007226 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e8:	d01d      	beq.n	8007226 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80071ea:	f7ff fb2b 	bl	8006844 <HAL_GetTick>
 80071ee:	4602      	mov	r2, r0
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	1ad3      	subs	r3, r2, r3
 80071f4:	683a      	ldr	r2, [r7, #0]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d302      	bcc.n	8007200 <HAL_ADC_PollForConversion+0x9c>
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d112      	bne.n	8007226 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	69fb      	ldr	r3, [r7, #28]
 8007208:	4013      	ands	r3, r2
 800720a:	2b00      	cmp	r3, #0
 800720c:	d10b      	bne.n	8007226 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007212:	f043 0204 	orr.w	r2, r3, #4
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e06b      	b.n	80072fe <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	69fb      	ldr	r3, [r7, #28]
 800722e:	4013      	ands	r3, r2
 8007230:	2b00      	cmp	r3, #0
 8007232:	d0d6      	beq.n	80071e2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007238:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff fc25 	bl	8006a94 <LL_ADC_REG_IsTriggerSourceSWStart>
 800724a:	4603      	mov	r3, r0
 800724c:	2b00      	cmp	r3, #0
 800724e:	d01c      	beq.n	800728a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	7e5b      	ldrb	r3, [r3, #25]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d118      	bne.n	800728a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0308 	and.w	r3, r3, #8
 8007262:	2b08      	cmp	r3, #8
 8007264:	d111      	bne.n	800728a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800726a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007276:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800727a:	2b00      	cmp	r3, #0
 800727c:	d105      	bne.n	800728a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007282:	f043 0201 	orr.w	r2, r3, #1
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a1f      	ldr	r2, [pc, #124]	@ (800730c <HAL_ADC_PollForConversion+0x1a8>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d002      	beq.n	800729a <HAL_ADC_PollForConversion+0x136>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	e000      	b.n	800729c <HAL_ADC_PollForConversion+0x138>
 800729a:	4b1d      	ldr	r3, [pc, #116]	@ (8007310 <HAL_ADC_PollForConversion+0x1ac>)
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	6812      	ldr	r2, [r2, #0]
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d008      	beq.n	80072b6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d005      	beq.n	80072b6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	2b05      	cmp	r3, #5
 80072ae:	d002      	beq.n	80072b6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	2b09      	cmp	r3, #9
 80072b4:	d104      	bne.n	80072c0 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	61bb      	str	r3, [r7, #24]
 80072be:	e00c      	b.n	80072da <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a11      	ldr	r2, [pc, #68]	@ (800730c <HAL_ADC_PollForConversion+0x1a8>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d002      	beq.n	80072d0 <HAL_ADC_PollForConversion+0x16c>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	e000      	b.n	80072d2 <HAL_ADC_PollForConversion+0x16e>
 80072d0:	4b0f      	ldr	r3, [pc, #60]	@ (8007310 <HAL_ADC_PollForConversion+0x1ac>)
 80072d2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	2b08      	cmp	r3, #8
 80072de:	d104      	bne.n	80072ea <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2208      	movs	r2, #8
 80072e6:	601a      	str	r2, [r3, #0]
 80072e8:	e008      	b.n	80072fc <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d103      	bne.n	80072fc <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	220c      	movs	r2, #12
 80072fa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3720      	adds	r7, #32
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	42028300 	.word	0x42028300
 800730c:	42028100 	.word	0x42028100
 8007310:	42028000 	.word	0x42028000

08007314 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8007322:	4618      	mov	r0, r3
 8007324:	370c      	adds	r7, #12
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr
	...

08007330 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b0b6      	sub	sp, #216	@ 0xd8
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800733a:	2300      	movs	r3, #0
 800733c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007340:	2300      	movs	r3, #0
 8007342:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800734a:	2b01      	cmp	r3, #1
 800734c:	d101      	bne.n	8007352 <HAL_ADC_ConfigChannel+0x22>
 800734e:	2302      	movs	r3, #2
 8007350:	e3e6      	b.n	8007b20 <HAL_ADC_ConfigChannel+0x7f0>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2201      	movs	r2, #1
 8007356:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4618      	mov	r0, r3
 8007360:	f7ff fccb 	bl	8006cfa <LL_ADC_REG_IsConversionOngoing>
 8007364:	4603      	mov	r3, r0
 8007366:	2b00      	cmp	r3, #0
 8007368:	f040 83cb 	bne.w	8007b02 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2b01      	cmp	r3, #1
 8007372:	d009      	beq.n	8007388 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4ab0      	ldr	r2, [pc, #704]	@ (800763c <HAL_ADC_ConfigChannel+0x30c>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d109      	bne.n	8007392 <HAL_ADC_ConfigChannel+0x62>
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	4aaf      	ldr	r2, [pc, #700]	@ (8007640 <HAL_ADC_ConfigChannel+0x310>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d104      	bne.n	8007392 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4618      	mov	r0, r3
 800738e:	f7ff facf 	bl	8006930 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6818      	ldr	r0, [r3, #0]
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	6859      	ldr	r1, [r3, #4]
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	461a      	mov	r2, r3
 80073a0:	f7ff fb8b 	bl	8006aba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4618      	mov	r0, r3
 80073aa:	f7ff fca6 	bl	8006cfa <LL_ADC_REG_IsConversionOngoing>
 80073ae:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7ff fcb2 	bl	8006d20 <LL_ADC_INJ_IsConversionOngoing>
 80073bc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80073c0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f040 81dd 	bne.w	8007784 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80073ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	f040 81d8 	bne.w	8007784 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073dc:	d10f      	bne.n	80073fe <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6818      	ldr	r0, [r3, #0]
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2200      	movs	r2, #0
 80073e8:	4619      	mov	r1, r3
 80073ea:	f7ff fb92 	bl	8006b12 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7ff fb39 	bl	8006a6e <LL_ADC_SetSamplingTimeCommonConfig>
 80073fc:	e00e      	b.n	800741c <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6818      	ldr	r0, [r3, #0]
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	6819      	ldr	r1, [r3, #0]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	461a      	mov	r2, r3
 800740c:	f7ff fb81 	bl	8006b12 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2100      	movs	r1, #0
 8007416:	4618      	mov	r0, r3
 8007418:	f7ff fb29 	bl	8006a6e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	695a      	ldr	r2, [r3, #20]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	08db      	lsrs	r3, r3, #3
 8007428:	f003 0303 	and.w	r3, r3, #3
 800742c:	005b      	lsls	r3, r3, #1
 800742e:	fa02 f303 	lsl.w	r3, r2, r3
 8007432:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	2b04      	cmp	r3, #4
 800743c:	d022      	beq.n	8007484 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6818      	ldr	r0, [r3, #0]
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	6919      	ldr	r1, [r3, #16]
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800744e:	f7ff fa83 	bl	8006958 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6818      	ldr	r0, [r3, #0]
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	6919      	ldr	r1, [r3, #16]
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	699b      	ldr	r3, [r3, #24]
 800745e:	461a      	mov	r2, r3
 8007460:	f7ff facf 	bl	8006a02 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6818      	ldr	r0, [r3, #0]
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007470:	2b01      	cmp	r3, #1
 8007472:	d102      	bne.n	800747a <HAL_ADC_ConfigChannel+0x14a>
 8007474:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007478:	e000      	b.n	800747c <HAL_ADC_ConfigChannel+0x14c>
 800747a:	2300      	movs	r3, #0
 800747c:	461a      	mov	r2, r3
 800747e:	f7ff fadb 	bl	8006a38 <LL_ADC_SetOffsetSaturation>
 8007482:	e17f      	b.n	8007784 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2100      	movs	r1, #0
 800748a:	4618      	mov	r0, r3
 800748c:	f7ff fa88 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 8007490:	4603      	mov	r3, r0
 8007492:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007496:	2b00      	cmp	r3, #0
 8007498:	d10a      	bne.n	80074b0 <HAL_ADC_ConfigChannel+0x180>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2100      	movs	r1, #0
 80074a0:	4618      	mov	r0, r3
 80074a2:	f7ff fa7d 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 80074a6:	4603      	mov	r3, r0
 80074a8:	0e9b      	lsrs	r3, r3, #26
 80074aa:	f003 021f 	and.w	r2, r3, #31
 80074ae:	e01e      	b.n	80074ee <HAL_ADC_ConfigChannel+0x1be>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2100      	movs	r1, #0
 80074b6:	4618      	mov	r0, r3
 80074b8:	f7ff fa72 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 80074bc:	4603      	mov	r3, r0
 80074be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80074c6:	fa93 f3a3 	rbit	r3, r3
 80074ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 80074ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80074d2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 80074d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 80074de:	2320      	movs	r3, #32
 80074e0:	e004      	b.n	80074ec <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 80074e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074e6:	fab3 f383 	clz	r3, r3
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d105      	bne.n	8007506 <HAL_ADC_ConfigChannel+0x1d6>
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	0e9b      	lsrs	r3, r3, #26
 8007500:	f003 031f 	and.w	r3, r3, #31
 8007504:	e018      	b.n	8007538 <HAL_ADC_ConfigChannel+0x208>
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800750e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007512:	fa93 f3a3 	rbit	r3, r3
 8007516:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800751a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800751e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007522:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007526:	2b00      	cmp	r3, #0
 8007528:	d101      	bne.n	800752e <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 800752a:	2320      	movs	r3, #32
 800752c:	e004      	b.n	8007538 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 800752e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007532:	fab3 f383 	clz	r3, r3
 8007536:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007538:	429a      	cmp	r2, r3
 800753a:	d106      	bne.n	800754a <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2200      	movs	r2, #0
 8007542:	2100      	movs	r1, #0
 8007544:	4618      	mov	r0, r3
 8007546:	f7ff fa41 	bl	80069cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	2101      	movs	r1, #1
 8007550:	4618      	mov	r0, r3
 8007552:	f7ff fa25 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 8007556:	4603      	mov	r3, r0
 8007558:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800755c:	2b00      	cmp	r3, #0
 800755e:	d10a      	bne.n	8007576 <HAL_ADC_ConfigChannel+0x246>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	2101      	movs	r1, #1
 8007566:	4618      	mov	r0, r3
 8007568:	f7ff fa1a 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 800756c:	4603      	mov	r3, r0
 800756e:	0e9b      	lsrs	r3, r3, #26
 8007570:	f003 021f 	and.w	r2, r3, #31
 8007574:	e01e      	b.n	80075b4 <HAL_ADC_ConfigChannel+0x284>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2101      	movs	r1, #1
 800757c:	4618      	mov	r0, r3
 800757e:	f7ff fa0f 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 8007582:	4603      	mov	r3, r0
 8007584:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007588:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800758c:	fa93 f3a3 	rbit	r3, r3
 8007590:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007594:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007598:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800759c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d101      	bne.n	80075a8 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 80075a4:	2320      	movs	r3, #32
 80075a6:	e004      	b.n	80075b2 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 80075a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80075ac:	fab3 f383 	clz	r3, r3
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d105      	bne.n	80075cc <HAL_ADC_ConfigChannel+0x29c>
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	0e9b      	lsrs	r3, r3, #26
 80075c6:	f003 031f 	and.w	r3, r3, #31
 80075ca:	e018      	b.n	80075fe <HAL_ADC_ConfigChannel+0x2ce>
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80075d8:	fa93 f3a3 	rbit	r3, r3
 80075dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80075e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80075e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80075e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d101      	bne.n	80075f4 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 80075f0:	2320      	movs	r3, #32
 80075f2:	e004      	b.n	80075fe <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 80075f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80075f8:	fab3 f383 	clz	r3, r3
 80075fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80075fe:	429a      	cmp	r2, r3
 8007600:	d106      	bne.n	8007610 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	2200      	movs	r2, #0
 8007608:	2101      	movs	r1, #1
 800760a:	4618      	mov	r0, r3
 800760c:	f7ff f9de 	bl	80069cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	2102      	movs	r1, #2
 8007616:	4618      	mov	r0, r3
 8007618:	f7ff f9c2 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 800761c:	4603      	mov	r3, r0
 800761e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007622:	2b00      	cmp	r3, #0
 8007624:	d10e      	bne.n	8007644 <HAL_ADC_ConfigChannel+0x314>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	2102      	movs	r1, #2
 800762c:	4618      	mov	r0, r3
 800762e:	f7ff f9b7 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 8007632:	4603      	mov	r3, r0
 8007634:	0e9b      	lsrs	r3, r3, #26
 8007636:	f003 021f 	and.w	r2, r3, #31
 800763a:	e022      	b.n	8007682 <HAL_ADC_ConfigChannel+0x352>
 800763c:	04300002 	.word	0x04300002
 8007640:	407f0000 	.word	0x407f0000
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2102      	movs	r1, #2
 800764a:	4618      	mov	r0, r3
 800764c:	f7ff f9a8 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 8007650:	4603      	mov	r3, r0
 8007652:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007656:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800765a:	fa93 f3a3 	rbit	r3, r3
 800765e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007662:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007666:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800766a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800766e:	2b00      	cmp	r3, #0
 8007670:	d101      	bne.n	8007676 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8007672:	2320      	movs	r3, #32
 8007674:	e004      	b.n	8007680 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8007676:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800767a:	fab3 f383 	clz	r3, r3
 800767e:	b2db      	uxtb	r3, r3
 8007680:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800768a:	2b00      	cmp	r3, #0
 800768c:	d105      	bne.n	800769a <HAL_ADC_ConfigChannel+0x36a>
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	0e9b      	lsrs	r3, r3, #26
 8007694:	f003 031f 	and.w	r3, r3, #31
 8007698:	e016      	b.n	80076c8 <HAL_ADC_ConfigChannel+0x398>
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80076a6:	fa93 f3a3 	rbit	r3, r3
 80076aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80076ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80076ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80076b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d101      	bne.n	80076be <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 80076ba:	2320      	movs	r3, #32
 80076bc:	e004      	b.n	80076c8 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 80076be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80076c2:	fab3 f383 	clz	r3, r3
 80076c6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d106      	bne.n	80076da <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	2200      	movs	r2, #0
 80076d2:	2102      	movs	r1, #2
 80076d4:	4618      	mov	r0, r3
 80076d6:	f7ff f979 	bl	80069cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2103      	movs	r1, #3
 80076e0:	4618      	mov	r0, r3
 80076e2:	f7ff f95d 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 80076e6:	4603      	mov	r3, r0
 80076e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d10a      	bne.n	8007706 <HAL_ADC_ConfigChannel+0x3d6>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	2103      	movs	r1, #3
 80076f6:	4618      	mov	r0, r3
 80076f8:	f7ff f952 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 80076fc:	4603      	mov	r3, r0
 80076fe:	0e9b      	lsrs	r3, r3, #26
 8007700:	f003 021f 	and.w	r2, r3, #31
 8007704:	e017      	b.n	8007736 <HAL_ADC_ConfigChannel+0x406>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	2103      	movs	r1, #3
 800770c:	4618      	mov	r0, r3
 800770e:	f7ff f947 	bl	80069a0 <LL_ADC_GetOffsetChannel>
 8007712:	4603      	mov	r3, r0
 8007714:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007716:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007718:	fa93 f3a3 	rbit	r3, r3
 800771c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800771e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007720:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8007722:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007724:	2b00      	cmp	r3, #0
 8007726:	d101      	bne.n	800772c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8007728:	2320      	movs	r3, #32
 800772a:	e003      	b.n	8007734 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800772c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800772e:	fab3 f383 	clz	r3, r3
 8007732:	b2db      	uxtb	r3, r3
 8007734:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800773e:	2b00      	cmp	r3, #0
 8007740:	d105      	bne.n	800774e <HAL_ADC_ConfigChannel+0x41e>
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	0e9b      	lsrs	r3, r3, #26
 8007748:	f003 031f 	and.w	r3, r3, #31
 800774c:	e011      	b.n	8007772 <HAL_ADC_ConfigChannel+0x442>
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007754:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007756:	fa93 f3a3 	rbit	r3, r3
 800775a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800775c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800775e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007760:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007762:	2b00      	cmp	r3, #0
 8007764:	d101      	bne.n	800776a <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8007766:	2320      	movs	r3, #32
 8007768:	e003      	b.n	8007772 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 800776a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800776c:	fab3 f383 	clz	r3, r3
 8007770:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007772:	429a      	cmp	r2, r3
 8007774:	d106      	bne.n	8007784 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2200      	movs	r2, #0
 800777c:	2103      	movs	r1, #3
 800777e:	4618      	mov	r0, r3
 8007780:	f7ff f924 	bl	80069cc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4618      	mov	r0, r3
 800778a:	f7ff fa8f 	bl	8006cac <LL_ADC_IsEnabled>
 800778e:	4603      	mov	r3, r0
 8007790:	2b00      	cmp	r3, #0
 8007792:	f040 813f 	bne.w	8007a14 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6818      	ldr	r0, [r3, #0]
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	6819      	ldr	r1, [r3, #0]
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	461a      	mov	r2, r3
 80077a4:	f7ff f9e0 	bl	8006b68 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	4a8e      	ldr	r2, [pc, #568]	@ (80079e8 <HAL_ADC_ConfigChannel+0x6b8>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	f040 8130 	bne.w	8007a14 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d10b      	bne.n	80077dc <HAL_ADC_ConfigChannel+0x4ac>
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	0e9b      	lsrs	r3, r3, #26
 80077ca:	3301      	adds	r3, #1
 80077cc:	f003 031f 	and.w	r3, r3, #31
 80077d0:	2b09      	cmp	r3, #9
 80077d2:	bf94      	ite	ls
 80077d4:	2301      	movls	r3, #1
 80077d6:	2300      	movhi	r3, #0
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	e019      	b.n	8007810 <HAL_ADC_ConfigChannel+0x4e0>
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80077e4:	fa93 f3a3 	rbit	r3, r3
 80077e8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80077ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80077ec:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80077ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d101      	bne.n	80077f8 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 80077f4:	2320      	movs	r3, #32
 80077f6:	e003      	b.n	8007800 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 80077f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80077fa:	fab3 f383 	clz	r3, r3
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	3301      	adds	r3, #1
 8007802:	f003 031f 	and.w	r3, r3, #31
 8007806:	2b09      	cmp	r3, #9
 8007808:	bf94      	ite	ls
 800780a:	2301      	movls	r3, #1
 800780c:	2300      	movhi	r3, #0
 800780e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007810:	2b00      	cmp	r3, #0
 8007812:	d079      	beq.n	8007908 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800781c:	2b00      	cmp	r3, #0
 800781e:	d107      	bne.n	8007830 <HAL_ADC_ConfigChannel+0x500>
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	0e9b      	lsrs	r3, r3, #26
 8007826:	3301      	adds	r3, #1
 8007828:	069b      	lsls	r3, r3, #26
 800782a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800782e:	e015      	b.n	800785c <HAL_ADC_ConfigChannel+0x52c>
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007836:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007838:	fa93 f3a3 	rbit	r3, r3
 800783c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800783e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007840:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8007842:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007844:	2b00      	cmp	r3, #0
 8007846:	d101      	bne.n	800784c <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8007848:	2320      	movs	r3, #32
 800784a:	e003      	b.n	8007854 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 800784c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800784e:	fab3 f383 	clz	r3, r3
 8007852:	b2db      	uxtb	r3, r3
 8007854:	3301      	adds	r3, #1
 8007856:	069b      	lsls	r3, r3, #26
 8007858:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007864:	2b00      	cmp	r3, #0
 8007866:	d109      	bne.n	800787c <HAL_ADC_ConfigChannel+0x54c>
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	0e9b      	lsrs	r3, r3, #26
 800786e:	3301      	adds	r3, #1
 8007870:	f003 031f 	and.w	r3, r3, #31
 8007874:	2101      	movs	r1, #1
 8007876:	fa01 f303 	lsl.w	r3, r1, r3
 800787a:	e017      	b.n	80078ac <HAL_ADC_ConfigChannel+0x57c>
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007884:	fa93 f3a3 	rbit	r3, r3
 8007888:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800788a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800788c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800788e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007890:	2b00      	cmp	r3, #0
 8007892:	d101      	bne.n	8007898 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8007894:	2320      	movs	r3, #32
 8007896:	e003      	b.n	80078a0 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8007898:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800789a:	fab3 f383 	clz	r3, r3
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	3301      	adds	r3, #1
 80078a2:	f003 031f 	and.w	r3, r3, #31
 80078a6:	2101      	movs	r1, #1
 80078a8:	fa01 f303 	lsl.w	r3, r1, r3
 80078ac:	ea42 0103 	orr.w	r1, r2, r3
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10a      	bne.n	80078d2 <HAL_ADC_ConfigChannel+0x5a2>
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	0e9b      	lsrs	r3, r3, #26
 80078c2:	3301      	adds	r3, #1
 80078c4:	f003 021f 	and.w	r2, r3, #31
 80078c8:	4613      	mov	r3, r2
 80078ca:	005b      	lsls	r3, r3, #1
 80078cc:	4413      	add	r3, r2
 80078ce:	051b      	lsls	r3, r3, #20
 80078d0:	e018      	b.n	8007904 <HAL_ADC_ConfigChannel+0x5d4>
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078da:	fa93 f3a3 	rbit	r3, r3
 80078de:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80078e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80078e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d101      	bne.n	80078ee <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 80078ea:	2320      	movs	r3, #32
 80078ec:	e003      	b.n	80078f6 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 80078ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078f0:	fab3 f383 	clz	r3, r3
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	3301      	adds	r3, #1
 80078f8:	f003 021f 	and.w	r2, r3, #31
 80078fc:	4613      	mov	r3, r2
 80078fe:	005b      	lsls	r3, r3, #1
 8007900:	4413      	add	r3, r2
 8007902:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007904:	430b      	orrs	r3, r1
 8007906:	e080      	b.n	8007a0a <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007910:	2b00      	cmp	r3, #0
 8007912:	d107      	bne.n	8007924 <HAL_ADC_ConfigChannel+0x5f4>
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	0e9b      	lsrs	r3, r3, #26
 800791a:	3301      	adds	r3, #1
 800791c:	069b      	lsls	r3, r3, #26
 800791e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007922:	e015      	b.n	8007950 <HAL_ADC_ConfigChannel+0x620>
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800792a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800792c:	fa93 f3a3 	rbit	r3, r3
 8007930:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8007932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007934:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8007936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007938:	2b00      	cmp	r3, #0
 800793a:	d101      	bne.n	8007940 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 800793c:	2320      	movs	r3, #32
 800793e:	e003      	b.n	8007948 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8007940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007942:	fab3 f383 	clz	r3, r3
 8007946:	b2db      	uxtb	r3, r3
 8007948:	3301      	adds	r3, #1
 800794a:	069b      	lsls	r3, r3, #26
 800794c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007958:	2b00      	cmp	r3, #0
 800795a:	d109      	bne.n	8007970 <HAL_ADC_ConfigChannel+0x640>
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	0e9b      	lsrs	r3, r3, #26
 8007962:	3301      	adds	r3, #1
 8007964:	f003 031f 	and.w	r3, r3, #31
 8007968:	2101      	movs	r1, #1
 800796a:	fa01 f303 	lsl.w	r3, r1, r3
 800796e:	e017      	b.n	80079a0 <HAL_ADC_ConfigChannel+0x670>
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007976:	6a3b      	ldr	r3, [r7, #32]
 8007978:	fa93 f3a3 	rbit	r3, r3
 800797c:	61fb      	str	r3, [r7, #28]
  return result;
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007984:	2b00      	cmp	r3, #0
 8007986:	d101      	bne.n	800798c <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8007988:	2320      	movs	r3, #32
 800798a:	e003      	b.n	8007994 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 800798c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800798e:	fab3 f383 	clz	r3, r3
 8007992:	b2db      	uxtb	r3, r3
 8007994:	3301      	adds	r3, #1
 8007996:	f003 031f 	and.w	r3, r3, #31
 800799a:	2101      	movs	r1, #1
 800799c:	fa01 f303 	lsl.w	r3, r1, r3
 80079a0:	ea42 0103 	orr.w	r1, r2, r3
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d10d      	bne.n	80079cc <HAL_ADC_ConfigChannel+0x69c>
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	0e9b      	lsrs	r3, r3, #26
 80079b6:	3301      	adds	r3, #1
 80079b8:	f003 021f 	and.w	r2, r3, #31
 80079bc:	4613      	mov	r3, r2
 80079be:	005b      	lsls	r3, r3, #1
 80079c0:	4413      	add	r3, r2
 80079c2:	3b1e      	subs	r3, #30
 80079c4:	051b      	lsls	r3, r3, #20
 80079c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80079ca:	e01d      	b.n	8007a08 <HAL_ADC_ConfigChannel+0x6d8>
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	fa93 f3a3 	rbit	r3, r3
 80079d8:	613b      	str	r3, [r7, #16]
  return result;
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80079de:	69bb      	ldr	r3, [r7, #24]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d103      	bne.n	80079ec <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 80079e4:	2320      	movs	r3, #32
 80079e6:	e005      	b.n	80079f4 <HAL_ADC_ConfigChannel+0x6c4>
 80079e8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80079ec:	69bb      	ldr	r3, [r7, #24]
 80079ee:	fab3 f383 	clz	r3, r3
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	3301      	adds	r3, #1
 80079f6:	f003 021f 	and.w	r2, r3, #31
 80079fa:	4613      	mov	r3, r2
 80079fc:	005b      	lsls	r3, r3, #1
 80079fe:	4413      	add	r3, r2
 8007a00:	3b1e      	subs	r3, #30
 8007a02:	051b      	lsls	r3, r3, #20
 8007a04:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007a08:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8007a0a:	683a      	ldr	r2, [r7, #0]
 8007a0c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007a0e:	4619      	mov	r1, r3
 8007a10:	f7ff f87f 	bl	8006b12 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	4b43      	ldr	r3, [pc, #268]	@ (8007b28 <HAL_ADC_ConfigChannel+0x7f8>)
 8007a1a:	4013      	ands	r3, r2
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d079      	beq.n	8007b14 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007a20:	4842      	ldr	r0, [pc, #264]	@ (8007b2c <HAL_ADC_ConfigChannel+0x7fc>)
 8007a22:	f7fe ff65 	bl	80068f0 <LL_ADC_GetCommonPathInternalCh>
 8007a26:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a40      	ldr	r2, [pc, #256]	@ (8007b30 <HAL_ADC_ConfigChannel+0x800>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d124      	bne.n	8007a7e <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007a34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007a38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d11e      	bne.n	8007a7e <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a3b      	ldr	r2, [pc, #236]	@ (8007b34 <HAL_ADC_ConfigChannel+0x804>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d164      	bne.n	8007b14 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007a4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007a4e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007a52:	4619      	mov	r1, r3
 8007a54:	4835      	ldr	r0, [pc, #212]	@ (8007b2c <HAL_ADC_ConfigChannel+0x7fc>)
 8007a56:	f7fe ff38 	bl	80068ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007a5a:	4b37      	ldr	r3, [pc, #220]	@ (8007b38 <HAL_ADC_ConfigChannel+0x808>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	099b      	lsrs	r3, r3, #6
 8007a60:	4a36      	ldr	r2, [pc, #216]	@ (8007b3c <HAL_ADC_ConfigChannel+0x80c>)
 8007a62:	fba2 2303 	umull	r2, r3, r2, r3
 8007a66:	099b      	lsrs	r3, r3, #6
 8007a68:	3301      	adds	r3, #1
 8007a6a:	005b      	lsls	r3, r3, #1
 8007a6c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007a6e:	e002      	b.n	8007a76 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	3b01      	subs	r3, #1
 8007a74:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1f9      	bne.n	8007a70 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007a7c:	e04a      	b.n	8007b14 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a2f      	ldr	r2, [pc, #188]	@ (8007b40 <HAL_ADC_ConfigChannel+0x810>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d113      	bne.n	8007ab0 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007a88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007a8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d10d      	bne.n	8007ab0 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4a2a      	ldr	r2, [pc, #168]	@ (8007b44 <HAL_ADC_ConfigChannel+0x814>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d13a      	bne.n	8007b14 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007a9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007aa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007aa6:	4619      	mov	r1, r3
 8007aa8:	4820      	ldr	r0, [pc, #128]	@ (8007b2c <HAL_ADC_ConfigChannel+0x7fc>)
 8007aaa:	f7fe ff0e 	bl	80068ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007aae:	e031      	b.n	8007b14 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a24      	ldr	r2, [pc, #144]	@ (8007b48 <HAL_ADC_ConfigChannel+0x818>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d113      	bne.n	8007ae2 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007aba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007abe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d10d      	bne.n	8007ae2 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a1a      	ldr	r2, [pc, #104]	@ (8007b34 <HAL_ADC_ConfigChannel+0x804>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d121      	bne.n	8007b14 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007ad0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007ad4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007ad8:	4619      	mov	r1, r3
 8007ada:	4814      	ldr	r0, [pc, #80]	@ (8007b2c <HAL_ADC_ConfigChannel+0x7fc>)
 8007adc:	f7fe fef5 	bl	80068ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8007ae0:	e018      	b.n	8007b14 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a19      	ldr	r2, [pc, #100]	@ (8007b4c <HAL_ADC_ConfigChannel+0x81c>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d113      	bne.n	8007b14 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a10      	ldr	r2, [pc, #64]	@ (8007b34 <HAL_ADC_ConfigChannel+0x804>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d00e      	beq.n	8007b14 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4618      	mov	r0, r3
 8007afc:	f7fe ff06 	bl	800690c <LL_ADC_EnableChannelVDDcore>
 8007b00:	e008      	b.n	8007b14 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b06:	f043 0220 	orr.w	r2, r3, #32
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8007b1c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	37d8      	adds	r7, #216	@ 0xd8
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	80080000 	.word	0x80080000
 8007b2c:	42028300 	.word	0x42028300
 8007b30:	c3210000 	.word	0xc3210000
 8007b34:	42028000 	.word	0x42028000
 8007b38:	20000000 	.word	0x20000000
 8007b3c:	053e2d63 	.word	0x053e2d63
 8007b40:	43290000 	.word	0x43290000
 8007b44:	42028100 	.word	0x42028100
 8007b48:	c7520000 	.word	0xc7520000
 8007b4c:	475a0000 	.word	0x475a0000

08007b50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b084      	sub	sp, #16
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4618      	mov	r0, r3
 8007b62:	f7ff f8a3 	bl	8006cac <LL_ADC_IsEnabled>
 8007b66:	4603      	mov	r3, r0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d166      	bne.n	8007c3a <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	689a      	ldr	r2, [r3, #8]
 8007b72:	4b34      	ldr	r3, [pc, #208]	@ (8007c44 <ADC_Enable+0xf4>)
 8007b74:	4013      	ands	r3, r2
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d00d      	beq.n	8007b96 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b7e:	f043 0210 	orr.w	r2, r3, #16
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b8a:	f043 0201 	orr.w	r2, r3, #1
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e052      	b.n	8007c3c <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f7ff f872 	bl	8006c84 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007ba0:	4829      	ldr	r0, [pc, #164]	@ (8007c48 <ADC_Enable+0xf8>)
 8007ba2:	f7fe fea5 	bl	80068f0 <LL_ADC_GetCommonPathInternalCh>
 8007ba6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007ba8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d010      	beq.n	8007bd2 <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007bb0:	4b26      	ldr	r3, [pc, #152]	@ (8007c4c <ADC_Enable+0xfc>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	099b      	lsrs	r3, r3, #6
 8007bb6:	4a26      	ldr	r2, [pc, #152]	@ (8007c50 <ADC_Enable+0x100>)
 8007bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8007bbc:	099b      	lsrs	r3, r3, #6
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	005b      	lsls	r3, r3, #1
 8007bc2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007bc4:	e002      	b.n	8007bcc <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1f9      	bne.n	8007bc6 <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007bd2:	f7fe fe37 	bl	8006844 <HAL_GetTick>
 8007bd6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007bd8:	e028      	b.n	8007c2c <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7ff f864 	bl	8006cac <LL_ADC_IsEnabled>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d104      	bne.n	8007bf4 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7ff f848 	bl	8006c84 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007bf4:	f7fe fe26 	bl	8006844 <HAL_GetTick>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	1ad3      	subs	r3, r2, r3
 8007bfe:	2b02      	cmp	r3, #2
 8007c00:	d914      	bls.n	8007c2c <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 0301 	and.w	r3, r3, #1
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d00d      	beq.n	8007c2c <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c14:	f043 0210 	orr.w	r2, r3, #16
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c20:	f043 0201 	orr.w	r2, r3, #1
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	e007      	b.n	8007c3c <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 0301 	and.w	r3, r3, #1
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d1cf      	bne.n	8007bda <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007c3a:	2300      	movs	r3, #0
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3710      	adds	r7, #16
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	8000003f 	.word	0x8000003f
 8007c48:	42028300 	.word	0x42028300
 8007c4c:	20000000 	.word	0x20000000
 8007c50:	053e2d63 	.word	0x053e2d63

08007c54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b085      	sub	sp, #20
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f003 0307 	and.w	r3, r3, #7
 8007c62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007c64:	4b0c      	ldr	r3, [pc, #48]	@ (8007c98 <__NVIC_SetPriorityGrouping+0x44>)
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007c6a:	68ba      	ldr	r2, [r7, #8]
 8007c6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007c70:	4013      	ands	r3, r2
 8007c72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007c7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007c86:	4a04      	ldr	r2, [pc, #16]	@ (8007c98 <__NVIC_SetPriorityGrouping+0x44>)
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	60d3      	str	r3, [r2, #12]
}
 8007c8c:	bf00      	nop
 8007c8e:	3714      	adds	r7, #20
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr
 8007c98:	e000ed00 	.word	0xe000ed00

08007c9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007ca0:	4b04      	ldr	r3, [pc, #16]	@ (8007cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	0a1b      	lsrs	r3, r3, #8
 8007ca6:	f003 0307 	and.w	r3, r3, #7
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr
 8007cb4:	e000ed00 	.word	0xe000ed00

08007cb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007cc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	db0b      	blt.n	8007ce2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007cca:	88fb      	ldrh	r3, [r7, #6]
 8007ccc:	f003 021f 	and.w	r2, r3, #31
 8007cd0:	4907      	ldr	r1, [pc, #28]	@ (8007cf0 <__NVIC_EnableIRQ+0x38>)
 8007cd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007cd6:	095b      	lsrs	r3, r3, #5
 8007cd8:	2001      	movs	r0, #1
 8007cda:	fa00 f202 	lsl.w	r2, r0, r2
 8007cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007ce2:	bf00      	nop
 8007ce4:	370c      	adds	r7, #12
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cec:	4770      	bx	lr
 8007cee:	bf00      	nop
 8007cf0:	e000e100 	.word	0xe000e100

08007cf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	6039      	str	r1, [r7, #0]
 8007cfe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007d00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	db0a      	blt.n	8007d1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	b2da      	uxtb	r2, r3
 8007d0c:	490c      	ldr	r1, [pc, #48]	@ (8007d40 <__NVIC_SetPriority+0x4c>)
 8007d0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d12:	0112      	lsls	r2, r2, #4
 8007d14:	b2d2      	uxtb	r2, r2
 8007d16:	440b      	add	r3, r1
 8007d18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007d1c:	e00a      	b.n	8007d34 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	b2da      	uxtb	r2, r3
 8007d22:	4908      	ldr	r1, [pc, #32]	@ (8007d44 <__NVIC_SetPriority+0x50>)
 8007d24:	88fb      	ldrh	r3, [r7, #6]
 8007d26:	f003 030f 	and.w	r3, r3, #15
 8007d2a:	3b04      	subs	r3, #4
 8007d2c:	0112      	lsls	r2, r2, #4
 8007d2e:	b2d2      	uxtb	r2, r2
 8007d30:	440b      	add	r3, r1
 8007d32:	761a      	strb	r2, [r3, #24]
}
 8007d34:	bf00      	nop
 8007d36:	370c      	adds	r7, #12
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr
 8007d40:	e000e100 	.word	0xe000e100
 8007d44:	e000ed00 	.word	0xe000ed00

08007d48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b089      	sub	sp, #36	@ 0x24
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f003 0307 	and.w	r3, r3, #7
 8007d5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007d5c:	69fb      	ldr	r3, [r7, #28]
 8007d5e:	f1c3 0307 	rsb	r3, r3, #7
 8007d62:	2b04      	cmp	r3, #4
 8007d64:	bf28      	it	cs
 8007d66:	2304      	movcs	r3, #4
 8007d68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	3304      	adds	r3, #4
 8007d6e:	2b06      	cmp	r3, #6
 8007d70:	d902      	bls.n	8007d78 <NVIC_EncodePriority+0x30>
 8007d72:	69fb      	ldr	r3, [r7, #28]
 8007d74:	3b03      	subs	r3, #3
 8007d76:	e000      	b.n	8007d7a <NVIC_EncodePriority+0x32>
 8007d78:	2300      	movs	r3, #0
 8007d7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d80:	69bb      	ldr	r3, [r7, #24]
 8007d82:	fa02 f303 	lsl.w	r3, r2, r3
 8007d86:	43da      	mvns	r2, r3
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	401a      	ands	r2, r3
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007d90:	f04f 31ff 	mov.w	r1, #4294967295
 8007d94:	697b      	ldr	r3, [r7, #20]
 8007d96:	fa01 f303 	lsl.w	r3, r1, r3
 8007d9a:	43d9      	mvns	r1, r3
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007da0:	4313      	orrs	r3, r2
         );
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3724      	adds	r7, #36	@ 0x24
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr

08007dae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b082      	sub	sp, #8
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f7ff ff4c 	bl	8007c54 <__NVIC_SetPriorityGrouping>
}
 8007dbc:	bf00      	nop
 8007dbe:	3708      	adds	r7, #8
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b086      	sub	sp, #24
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	4603      	mov	r3, r0
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	607a      	str	r2, [r7, #4]
 8007dd0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007dd2:	f7ff ff63 	bl	8007c9c <__NVIC_GetPriorityGrouping>
 8007dd6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	68b9      	ldr	r1, [r7, #8]
 8007ddc:	6978      	ldr	r0, [r7, #20]
 8007dde:	f7ff ffb3 	bl	8007d48 <NVIC_EncodePriority>
 8007de2:	4602      	mov	r2, r0
 8007de4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007de8:	4611      	mov	r1, r2
 8007dea:	4618      	mov	r0, r3
 8007dec:	f7ff ff82 	bl	8007cf4 <__NVIC_SetPriority>
}
 8007df0:	bf00      	nop
 8007df2:	3718      	adds	r7, #24
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}

08007df8 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b082      	sub	sp, #8
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	4603      	mov	r3, r0
 8007e00:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007e02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e06:	4618      	mov	r0, r3
 8007e08:	f7ff ff56 	bl	8007cb8 <__NVIC_EnableIRQ>
}
 8007e0c:	bf00      	nop
 8007e0e:	3708      	adds	r7, #8
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}

08007e14 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	3b01      	subs	r3, #1
 8007e20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e24:	d301      	bcc.n	8007e2a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8007e26:	2301      	movs	r3, #1
 8007e28:	e00d      	b.n	8007e46 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8007e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8007e54 <HAL_SYSTICK_Config+0x40>)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8007e32:	4b08      	ldr	r3, [pc, #32]	@ (8007e54 <HAL_SYSTICK_Config+0x40>)
 8007e34:	2200      	movs	r2, #0
 8007e36:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8007e38:	4b06      	ldr	r3, [pc, #24]	@ (8007e54 <HAL_SYSTICK_Config+0x40>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a05      	ldr	r2, [pc, #20]	@ (8007e54 <HAL_SYSTICK_Config+0x40>)
 8007e3e:	f043 0303 	orr.w	r3, r3, #3
 8007e42:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8007e44:	2300      	movs	r3, #0
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	370c      	adds	r7, #12
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop
 8007e54:	e000e010 	.word	0xe000e010

08007e58 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2b04      	cmp	r3, #4
 8007e64:	d844      	bhi.n	8007ef0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8007e66:	a201      	add	r2, pc, #4	@ (adr r2, 8007e6c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8007e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e6c:	08007e8f 	.word	0x08007e8f
 8007e70:	08007ead 	.word	0x08007ead
 8007e74:	08007ecf 	.word	0x08007ecf
 8007e78:	08007ef1 	.word	0x08007ef1
 8007e7c:	08007e81 	.word	0x08007e81
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8007e80:	4b1f      	ldr	r3, [pc, #124]	@ (8007f00 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a1e      	ldr	r2, [pc, #120]	@ (8007f00 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007e86:	f043 0304 	orr.w	r3, r3, #4
 8007e8a:	6013      	str	r3, [r2, #0]
      break;
 8007e8c:	e031      	b.n	8007ef2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8007e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8007f00 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a1b      	ldr	r2, [pc, #108]	@ (8007f00 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007e94:	f023 0304 	bic.w	r3, r3, #4
 8007e98:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8007e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8007f04 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007e9c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ea0:	4a18      	ldr	r2, [pc, #96]	@ (8007f04 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007ea2:	f023 030c 	bic.w	r3, r3, #12
 8007ea6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8007eaa:	e022      	b.n	8007ef2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8007eac:	4b14      	ldr	r3, [pc, #80]	@ (8007f00 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a13      	ldr	r2, [pc, #76]	@ (8007f00 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007eb2:	f023 0304 	bic.w	r3, r3, #4
 8007eb6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8007eb8:	4b12      	ldr	r3, [pc, #72]	@ (8007f04 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007eba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ebe:	f023 030c 	bic.w	r3, r3, #12
 8007ec2:	4a10      	ldr	r2, [pc, #64]	@ (8007f04 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007ec4:	f043 0304 	orr.w	r3, r3, #4
 8007ec8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8007ecc:	e011      	b.n	8007ef2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8007ece:	4b0c      	ldr	r3, [pc, #48]	@ (8007f00 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a0b      	ldr	r2, [pc, #44]	@ (8007f00 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007ed4:	f023 0304 	bic.w	r3, r3, #4
 8007ed8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8007eda:	4b0a      	ldr	r3, [pc, #40]	@ (8007f04 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007edc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ee0:	f023 030c 	bic.w	r3, r3, #12
 8007ee4:	4a07      	ldr	r2, [pc, #28]	@ (8007f04 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007ee6:	f043 0308 	orr.w	r3, r3, #8
 8007eea:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8007eee:	e000      	b.n	8007ef2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8007ef0:	bf00      	nop
  }
}
 8007ef2:	bf00      	nop
 8007ef4:	370c      	adds	r7, #12
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr
 8007efe:	bf00      	nop
 8007f00:	e000e010 	.word	0xe000e010
 8007f04:	44020c00 	.word	0x44020c00

08007f08 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b083      	sub	sp, #12
 8007f0c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8007f0e:	4b17      	ldr	r3, [pc, #92]	@ (8007f6c <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 0304 	and.w	r3, r3, #4
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d002      	beq.n	8007f20 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8007f1a:	2304      	movs	r3, #4
 8007f1c:	607b      	str	r3, [r7, #4]
 8007f1e:	e01e      	b.n	8007f5e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8007f20:	4b13      	ldr	r3, [pc, #76]	@ (8007f70 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8007f22:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f26:	f003 030c 	and.w	r3, r3, #12
 8007f2a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	2b08      	cmp	r3, #8
 8007f30:	d00f      	beq.n	8007f52 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	2b08      	cmp	r3, #8
 8007f36:	d80f      	bhi.n	8007f58 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d003      	beq.n	8007f46 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	2b04      	cmp	r3, #4
 8007f42:	d003      	beq.n	8007f4c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8007f44:	e008      	b.n	8007f58 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8007f46:	2300      	movs	r3, #0
 8007f48:	607b      	str	r3, [r7, #4]
        break;
 8007f4a:	e008      	b.n	8007f5e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	607b      	str	r3, [r7, #4]
        break;
 8007f50:	e005      	b.n	8007f5e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8007f52:	2302      	movs	r3, #2
 8007f54:	607b      	str	r3, [r7, #4]
        break;
 8007f56:	e002      	b.n	8007f5e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	607b      	str	r3, [r7, #4]
        break;
 8007f5c:	bf00      	nop
    }
  }
  return systick_source;
 8007f5e:	687b      	ldr	r3, [r7, #4]
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	370c      	adds	r7, #12
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr
 8007f6c:	e000e010 	.word	0xe000e010
 8007f70:	44020c00 	.word	0x44020c00

08007f74 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8007f7c:	f7fe fc62 	bl	8006844 <HAL_GetTick>
 8007f80:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d101      	bne.n	8007f8c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e06b      	b.n	8008064 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	2b02      	cmp	r3, #2
 8007f96:	d008      	beq.n	8007faa <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2220      	movs	r2, #32
 8007f9c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e05c      	b.n	8008064 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	695a      	ldr	r2, [r3, #20]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f042 0204 	orr.w	r2, r2, #4
 8007fb8:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2205      	movs	r2, #5
 8007fbe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8007fc2:	e020      	b.n	8008006 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8007fc4:	f7fe fc3e 	bl	8006844 <HAL_GetTick>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	1ad3      	subs	r3, r2, r3
 8007fce:	2b05      	cmp	r3, #5
 8007fd0:	d919      	bls.n	8008006 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fd6:	f043 0210 	orr.w	r2, r3, #16
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2203      	movs	r2, #3
 8007fe2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d003      	beq.n	8007ffa <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	e02e      	b.n	8008064 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	691b      	ldr	r3, [r3, #16]
 800800c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008010:	2b00      	cmp	r3, #0
 8008012:	d0d7      	beq.n	8007fc4 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	695a      	ldr	r2, [r3, #20]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f042 0202 	orr.w	r2, r2, #2
 8008022:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2204      	movs	r2, #4
 8008028:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8008034:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008046:	2b00      	cmp	r3, #0
 8008048:	d007      	beq.n	800805a <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800804e:	2201      	movs	r2, #1
 8008050:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2200      	movs	r2, #0
 8008058:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	4618      	mov	r0, r3
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 800806c:	b480      	push	{r7}
 800806e:	b087      	sub	sp, #28
 8008070:	af00      	add	r7, sp, #0
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	460b      	mov	r3, r1
 8008076:	607a      	str	r2, [r7, #4]
 8008078:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800807a:	2300      	movs	r3, #0
 800807c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800807e:	7afb      	ldrb	r3, [r7, #11]
 8008080:	2b02      	cmp	r3, #2
 8008082:	d011      	beq.n	80080a8 <HAL_EXTI_RegisterCallback+0x3c>
 8008084:	2b02      	cmp	r3, #2
 8008086:	dc13      	bgt.n	80080b0 <HAL_EXTI_RegisterCallback+0x44>
 8008088:	2b00      	cmp	r3, #0
 800808a:	d002      	beq.n	8008092 <HAL_EXTI_RegisterCallback+0x26>
 800808c:	2b01      	cmp	r3, #1
 800808e:	d007      	beq.n	80080a0 <HAL_EXTI_RegisterCallback+0x34>
 8008090:	e00e      	b.n	80080b0 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	609a      	str	r2, [r3, #8]
      break;
 800809e:	e00a      	b.n	80080b6 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	687a      	ldr	r2, [r7, #4]
 80080a4:	605a      	str	r2, [r3, #4]
      break;
 80080a6:	e006      	b.n	80080b6 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	609a      	str	r2, [r3, #8]
      break;
 80080ae:	e002      	b.n	80080b6 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	75fb      	strb	r3, [r7, #23]
      break;
 80080b4:	bf00      	nop
  }

  return status;
 80080b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	371c      	adds	r7, #28
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d101      	bne.n	80080d8 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80080d4:	2301      	movs	r3, #1
 80080d6:	e003      	b.n	80080e0 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	683a      	ldr	r2, [r7, #0]
 80080dc:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80080de:	2300      	movs	r3, #0
  }
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	370c      	adds	r7, #12
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b086      	sub	sp, #24
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	0c1b      	lsrs	r3, r3, #16
 80080fa:	f003 0301 	and.w	r3, r3, #1
 80080fe:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f003 031f 	and.w	r3, r3, #31
 8008108:	2201      	movs	r2, #1
 800810a:	fa02 f303 	lsl.w	r3, r2, r3
 800810e:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	015a      	lsls	r2, r3, #5
 8008114:	4b17      	ldr	r3, [pc, #92]	@ (8008174 <HAL_EXTI_IRQHandler+0x88>)
 8008116:	4413      	add	r3, r2
 8008118:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	693a      	ldr	r2, [r7, #16]
 8008120:	4013      	ands	r3, r2
 8008122:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d009      	beq.n	800813e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	693a      	ldr	r2, [r7, #16]
 800812e:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d002      	beq.n	800813e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	015a      	lsls	r2, r3, #5
 8008142:	4b0d      	ldr	r3, [pc, #52]	@ (8008178 <HAL_EXTI_IRQHandler+0x8c>)
 8008144:	4413      	add	r3, r2
 8008146:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	693a      	ldr	r2, [r7, #16]
 800814e:	4013      	ands	r3, r2
 8008150:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d009      	beq.n	800816c <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	693a      	ldr	r2, [r7, #16]
 800815c:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d002      	beq.n	800816c <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	4798      	blx	r3
    }
  }
}
 800816c:	bf00      	nop
 800816e:	3718      	adds	r7, #24
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}
 8008174:	4402200c 	.word	0x4402200c
 8008178:	44022010 	.word	0x44022010

0800817c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800817c:	b480      	push	{r7}
 800817e:	b087      	sub	sp, #28
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8008186:	2300      	movs	r3, #0
 8008188:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800818a:	e142      	b.n	8008412 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	2101      	movs	r1, #1
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	fa01 f303 	lsl.w	r3, r1, r3
 8008198:	4013      	ands	r3, r2
 800819a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	f000 8134 	beq.w	800840c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	d003      	beq.n	80081b4 <HAL_GPIO_Init+0x38>
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	2b12      	cmp	r3, #18
 80081b2:	d125      	bne.n	8008200 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	08da      	lsrs	r2, r3, #3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	3208      	adds	r2, #8
 80081bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081c0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	f003 0307 	and.w	r3, r3, #7
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	220f      	movs	r2, #15
 80081cc:	fa02 f303 	lsl.w	r3, r2, r3
 80081d0:	43db      	mvns	r3, r3
 80081d2:	697a      	ldr	r2, [r7, #20]
 80081d4:	4013      	ands	r3, r2
 80081d6:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	691b      	ldr	r3, [r3, #16]
 80081dc:	f003 020f 	and.w	r2, r3, #15
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	f003 0307 	and.w	r3, r3, #7
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	fa02 f303 	lsl.w	r3, r2, r3
 80081ec:	697a      	ldr	r2, [r7, #20]
 80081ee:	4313      	orrs	r3, r2
 80081f0:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	08da      	lsrs	r2, r3, #3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	3208      	adds	r2, #8
 80081fa:	6979      	ldr	r1, [r7, #20]
 80081fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	005b      	lsls	r3, r3, #1
 800820a:	2203      	movs	r2, #3
 800820c:	fa02 f303 	lsl.w	r3, r2, r3
 8008210:	43db      	mvns	r3, r3
 8008212:	697a      	ldr	r2, [r7, #20]
 8008214:	4013      	ands	r3, r2
 8008216:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	685b      	ldr	r3, [r3, #4]
 800821c:	f003 0203 	and.w	r2, r3, #3
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	005b      	lsls	r3, r3, #1
 8008224:	fa02 f303 	lsl.w	r3, r2, r3
 8008228:	697a      	ldr	r2, [r7, #20]
 800822a:	4313      	orrs	r3, r2
 800822c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	697a      	ldr	r2, [r7, #20]
 8008232:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	2b01      	cmp	r3, #1
 800823a:	d00b      	beq.n	8008254 <HAL_GPIO_Init+0xd8>
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	2b02      	cmp	r3, #2
 8008242:	d007      	beq.n	8008254 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008248:	2b11      	cmp	r3, #17
 800824a:	d003      	beq.n	8008254 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	2b12      	cmp	r3, #18
 8008252:	d130      	bne.n	80082b6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	005b      	lsls	r3, r3, #1
 800825e:	2203      	movs	r2, #3
 8008260:	fa02 f303 	lsl.w	r3, r2, r3
 8008264:	43db      	mvns	r3, r3
 8008266:	697a      	ldr	r2, [r7, #20]
 8008268:	4013      	ands	r3, r2
 800826a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	68da      	ldr	r2, [r3, #12]
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	005b      	lsls	r3, r3, #1
 8008274:	fa02 f303 	lsl.w	r3, r2, r3
 8008278:	697a      	ldr	r2, [r7, #20]
 800827a:	4313      	orrs	r3, r2
 800827c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	697a      	ldr	r2, [r7, #20]
 8008282:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800828a:	2201      	movs	r2, #1
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	fa02 f303 	lsl.w	r3, r2, r3
 8008292:	43db      	mvns	r3, r3
 8008294:	697a      	ldr	r2, [r7, #20]
 8008296:	4013      	ands	r3, r2
 8008298:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	091b      	lsrs	r3, r3, #4
 80082a0:	f003 0201 	and.w	r2, r3, #1
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	fa02 f303 	lsl.w	r3, r2, r3
 80082aa:	697a      	ldr	r2, [r7, #20]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	697a      	ldr	r2, [r7, #20]
 80082b4:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	f003 0303 	and.w	r3, r3, #3
 80082be:	2b03      	cmp	r3, #3
 80082c0:	d109      	bne.n	80082d6 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80082ca:	2b03      	cmp	r3, #3
 80082cc:	d11b      	bne.n	8008306 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d017      	beq.n	8008306 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	68db      	ldr	r3, [r3, #12]
 80082da:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	005b      	lsls	r3, r3, #1
 80082e0:	2203      	movs	r2, #3
 80082e2:	fa02 f303 	lsl.w	r3, r2, r3
 80082e6:	43db      	mvns	r3, r3
 80082e8:	697a      	ldr	r2, [r7, #20]
 80082ea:	4013      	ands	r3, r2
 80082ec:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	689a      	ldr	r2, [r3, #8]
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	005b      	lsls	r3, r3, #1
 80082f6:	fa02 f303 	lsl.w	r3, r2, r3
 80082fa:	697a      	ldr	r2, [r7, #20]
 80082fc:	4313      	orrs	r3, r2
 80082fe:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	697a      	ldr	r2, [r7, #20]
 8008304:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800830e:	2b00      	cmp	r3, #0
 8008310:	d07c      	beq.n	800840c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8008312:	4a47      	ldr	r2, [pc, #284]	@ (8008430 <HAL_GPIO_Init+0x2b4>)
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	089b      	lsrs	r3, r3, #2
 8008318:	3318      	adds	r3, #24
 800831a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800831e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	f003 0303 	and.w	r3, r3, #3
 8008326:	00db      	lsls	r3, r3, #3
 8008328:	220f      	movs	r2, #15
 800832a:	fa02 f303 	lsl.w	r3, r2, r3
 800832e:	43db      	mvns	r3, r3
 8008330:	697a      	ldr	r2, [r7, #20]
 8008332:	4013      	ands	r3, r2
 8008334:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	0a9a      	lsrs	r2, r3, #10
 800833a:	4b3e      	ldr	r3, [pc, #248]	@ (8008434 <HAL_GPIO_Init+0x2b8>)
 800833c:	4013      	ands	r3, r2
 800833e:	693a      	ldr	r2, [r7, #16]
 8008340:	f002 0203 	and.w	r2, r2, #3
 8008344:	00d2      	lsls	r2, r2, #3
 8008346:	4093      	lsls	r3, r2
 8008348:	697a      	ldr	r2, [r7, #20]
 800834a:	4313      	orrs	r3, r2
 800834c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800834e:	4938      	ldr	r1, [pc, #224]	@ (8008430 <HAL_GPIO_Init+0x2b4>)
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	089b      	lsrs	r3, r3, #2
 8008354:	3318      	adds	r3, #24
 8008356:	697a      	ldr	r2, [r7, #20]
 8008358:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800835c:	4b34      	ldr	r3, [pc, #208]	@ (8008430 <HAL_GPIO_Init+0x2b4>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	43db      	mvns	r3, r3
 8008366:	697a      	ldr	r2, [r7, #20]
 8008368:	4013      	ands	r3, r2
 800836a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008374:	2b00      	cmp	r3, #0
 8008376:	d003      	beq.n	8008380 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8008378:	697a      	ldr	r2, [r7, #20]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	4313      	orrs	r3, r2
 800837e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8008380:	4a2b      	ldr	r2, [pc, #172]	@ (8008430 <HAL_GPIO_Init+0x2b4>)
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8008386:	4b2a      	ldr	r3, [pc, #168]	@ (8008430 <HAL_GPIO_Init+0x2b4>)
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	43db      	mvns	r3, r3
 8008390:	697a      	ldr	r2, [r7, #20]
 8008392:	4013      	ands	r3, r2
 8008394:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d003      	beq.n	80083aa <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80083a2:	697a      	ldr	r2, [r7, #20]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	4313      	orrs	r3, r2
 80083a8:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80083aa:	4a21      	ldr	r2, [pc, #132]	@ (8008430 <HAL_GPIO_Init+0x2b4>)
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80083b0:	4b1f      	ldr	r3, [pc, #124]	@ (8008430 <HAL_GPIO_Init+0x2b4>)
 80083b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083b6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	43db      	mvns	r3, r3
 80083bc:	697a      	ldr	r2, [r7, #20]
 80083be:	4013      	ands	r3, r2
 80083c0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d003      	beq.n	80083d6 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 80083ce:	697a      	ldr	r2, [r7, #20]
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	4313      	orrs	r3, r2
 80083d4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80083d6:	4a16      	ldr	r2, [pc, #88]	@ (8008430 <HAL_GPIO_Init+0x2b4>)
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80083de:	4b14      	ldr	r3, [pc, #80]	@ (8008430 <HAL_GPIO_Init+0x2b4>)
 80083e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083e4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	43db      	mvns	r3, r3
 80083ea:	697a      	ldr	r2, [r7, #20]
 80083ec:	4013      	ands	r3, r2
 80083ee:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d003      	beq.n	8008404 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 80083fc:	697a      	ldr	r2, [r7, #20]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	4313      	orrs	r3, r2
 8008402:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8008404:	4a0a      	ldr	r2, [pc, #40]	@ (8008430 <HAL_GPIO_Init+0x2b4>)
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	3301      	adds	r3, #1
 8008410:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	fa22 f303 	lsr.w	r3, r2, r3
 800841c:	2b00      	cmp	r3, #0
 800841e:	f47f aeb5 	bne.w	800818c <HAL_GPIO_Init+0x10>
  }
}
 8008422:	bf00      	nop
 8008424:	bf00      	nop
 8008426:	371c      	adds	r7, #28
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr
 8008430:	44022000 	.word	0x44022000
 8008434:	002f7f7f 	.word	0x002f7f7f

08008438 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008438:	b480      	push	{r7}
 800843a:	b087      	sub	sp, #28
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8008442:	2300      	movs	r3, #0
 8008444:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8008446:	e0a0      	b.n	800858a <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8008448:	2201      	movs	r2, #1
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	fa02 f303 	lsl.w	r3, r2, r3
 8008450:	683a      	ldr	r2, [r7, #0]
 8008452:	4013      	ands	r3, r2
 8008454:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	2b00      	cmp	r3, #0
 800845a:	f000 8093 	beq.w	8008584 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 800845e:	4a52      	ldr	r2, [pc, #328]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	089b      	lsrs	r3, r3, #2
 8008464:	3318      	adds	r3, #24
 8008466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800846a:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	f003 0303 	and.w	r3, r3, #3
 8008472:	00db      	lsls	r3, r3, #3
 8008474:	220f      	movs	r2, #15
 8008476:	fa02 f303 	lsl.w	r3, r2, r3
 800847a:	68fa      	ldr	r2, [r7, #12]
 800847c:	4013      	ands	r3, r2
 800847e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	0a9a      	lsrs	r2, r3, #10
 8008484:	4b49      	ldr	r3, [pc, #292]	@ (80085ac <HAL_GPIO_DeInit+0x174>)
 8008486:	4013      	ands	r3, r2
 8008488:	697a      	ldr	r2, [r7, #20]
 800848a:	f002 0203 	and.w	r2, r2, #3
 800848e:	00d2      	lsls	r2, r2, #3
 8008490:	4093      	lsls	r3, r2
 8008492:	68fa      	ldr	r2, [r7, #12]
 8008494:	429a      	cmp	r2, r3
 8008496:	d136      	bne.n	8008506 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8008498:	4b43      	ldr	r3, [pc, #268]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 800849a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800849e:	693b      	ldr	r3, [r7, #16]
 80084a0:	43db      	mvns	r3, r3
 80084a2:	4941      	ldr	r1, [pc, #260]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 80084a4:	4013      	ands	r3, r2
 80084a6:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80084aa:	4b3f      	ldr	r3, [pc, #252]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 80084ac:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	43db      	mvns	r3, r3
 80084b4:	493c      	ldr	r1, [pc, #240]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 80084b6:	4013      	ands	r3, r2
 80084b8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80084bc:	4b3a      	ldr	r3, [pc, #232]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	43db      	mvns	r3, r3
 80084c4:	4938      	ldr	r1, [pc, #224]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 80084c6:	4013      	ands	r3, r2
 80084c8:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80084ca:	4b37      	ldr	r3, [pc, #220]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 80084cc:	685a      	ldr	r2, [r3, #4]
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	43db      	mvns	r3, r3
 80084d2:	4935      	ldr	r1, [pc, #212]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 80084d4:	4013      	ands	r3, r2
 80084d6:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	f003 0303 	and.w	r3, r3, #3
 80084de:	00db      	lsls	r3, r3, #3
 80084e0:	220f      	movs	r2, #15
 80084e2:	fa02 f303 	lsl.w	r3, r2, r3
 80084e6:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 80084e8:	4a2f      	ldr	r2, [pc, #188]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	089b      	lsrs	r3, r3, #2
 80084ee:	3318      	adds	r3, #24
 80084f0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	43da      	mvns	r2, r3
 80084f8:	482b      	ldr	r0, [pc, #172]	@ (80085a8 <HAL_GPIO_DeInit+0x170>)
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	089b      	lsrs	r3, r3, #2
 80084fe:	400a      	ands	r2, r1
 8008500:	3318      	adds	r3, #24
 8008502:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	005b      	lsls	r3, r3, #1
 800850e:	2103      	movs	r1, #3
 8008510:	fa01 f303 	lsl.w	r3, r1, r3
 8008514:	431a      	orrs	r2, r3
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	08da      	lsrs	r2, r3, #3
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	3208      	adds	r2, #8
 8008522:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	f003 0307 	and.w	r3, r3, #7
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	220f      	movs	r2, #15
 8008530:	fa02 f303 	lsl.w	r3, r2, r3
 8008534:	43db      	mvns	r3, r3
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	08d2      	lsrs	r2, r2, #3
 800853a:	4019      	ands	r1, r3
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	3208      	adds	r2, #8
 8008540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	689a      	ldr	r2, [r3, #8]
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	005b      	lsls	r3, r3, #1
 800854c:	2103      	movs	r1, #3
 800854e:	fa01 f303 	lsl.w	r3, r1, r3
 8008552:	43db      	mvns	r3, r3
 8008554:	401a      	ands	r2, r3
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	685a      	ldr	r2, [r3, #4]
 800855e:	2101      	movs	r1, #1
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	fa01 f303 	lsl.w	r3, r1, r3
 8008566:	43db      	mvns	r3, r3
 8008568:	401a      	ands	r2, r3
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	68da      	ldr	r2, [r3, #12]
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	005b      	lsls	r3, r3, #1
 8008576:	2103      	movs	r1, #3
 8008578:	fa01 f303 	lsl.w	r3, r1, r3
 800857c:	43db      	mvns	r3, r3
 800857e:	401a      	ands	r2, r3
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	60da      	str	r2, [r3, #12]
    }

    position++;
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	3301      	adds	r3, #1
 8008588:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800858a:	683a      	ldr	r2, [r7, #0]
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	fa22 f303 	lsr.w	r3, r2, r3
 8008592:	2b00      	cmp	r3, #0
 8008594:	f47f af58 	bne.w	8008448 <HAL_GPIO_DeInit+0x10>
  }
}
 8008598:	bf00      	nop
 800859a:	bf00      	nop
 800859c:	371c      	adds	r7, #28
 800859e:	46bd      	mov	sp, r7
 80085a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a4:	4770      	bx	lr
 80085a6:	bf00      	nop
 80085a8:	44022000 	.word	0x44022000
 80085ac:	002f7f7f 	.word	0x002f7f7f

080085b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b083      	sub	sp, #12
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	460b      	mov	r3, r1
 80085ba:	807b      	strh	r3, [r7, #2]
 80085bc:	4613      	mov	r3, r2
 80085be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80085c0:	787b      	ldrb	r3, [r7, #1]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d003      	beq.n	80085ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80085c6:	887a      	ldrh	r2, [r7, #2]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80085cc:	e002      	b.n	80085d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80085ce:	887a      	ldrh	r2, [r7, #2]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80085d4:	bf00      	nop
 80085d6:	370c      	adds	r7, #12
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <HAL_GPIO_EnableHighSPeedLowVoltage>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_EnableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	460b      	mov	r3, r1
 80085ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Set HSLVR gpio pin */
  SET_BIT(GPIOx->HSLVR, GPIO_Pin);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085f0:	887b      	ldrh	r3, [r7, #2]
 80085f2:	431a      	orrs	r2, r3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80085f8:	bf00      	nop
 80085fa:	370c      	adds	r7, #12
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr

08008604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b082      	sub	sp, #8
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d101      	bne.n	8008616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	e08d      	b.n	8008732 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800861c:	b2db      	uxtb	r3, r3
 800861e:	2b00      	cmp	r3, #0
 8008620:	d106      	bne.n	8008630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2200      	movs	r2, #0
 8008626:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 f8b4 	bl	8008798 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2224      	movs	r2, #36	@ 0x24
 8008634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f022 0201 	bic.w	r2, r2, #1
 8008646:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	685a      	ldr	r2, [r3, #4]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008654:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	689a      	ldr	r2, [r3, #8]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008664:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	2b01      	cmp	r3, #1
 800866c:	d107      	bne.n	800867e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	689a      	ldr	r2, [r3, #8]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800867a:	609a      	str	r2, [r3, #8]
 800867c:	e006      	b.n	800868c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	689a      	ldr	r2, [r3, #8]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800868a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	2b02      	cmp	r3, #2
 8008692:	d108      	bne.n	80086a6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	685a      	ldr	r2, [r3, #4]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086a2:	605a      	str	r2, [r3, #4]
 80086a4:	e007      	b.n	80086b6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	685a      	ldr	r2, [r3, #4]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80086b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	6812      	ldr	r2, [r2, #0]
 80086c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80086c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	68da      	ldr	r2, [r3, #12]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80086d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	691a      	ldr	r2, [r3, #16]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	695b      	ldr	r3, [r3, #20]
 80086e2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	699b      	ldr	r3, [r3, #24]
 80086ea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	430a      	orrs	r2, r1
 80086f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	69d9      	ldr	r1, [r3, #28]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6a1a      	ldr	r2, [r3, #32]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	430a      	orrs	r2, r1
 8008702:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f042 0201 	orr.w	r2, r2, #1
 8008712:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2200      	movs	r2, #0
 8008718:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2220      	movs	r2, #32
 800871e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2200      	movs	r2, #0
 8008726:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2200      	movs	r2, #0
 800872c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3708      	adds	r7, #8
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b082      	sub	sp, #8
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d101      	bne.n	800874c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	e021      	b.n	8008790 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2224      	movs	r2, #36	@ 0x24
 8008750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f022 0201 	bic.w	r2, r2, #1
 8008762:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 f821 	bl	80087ac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2200      	movs	r2, #0
 800876e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2200      	movs	r2, #0
 8008774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2200      	movs	r2, #0
 800878a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800878e:	2300      	movs	r3, #0
}
 8008790:	4618      	mov	r0, r3
 8008792:	3708      	adds	r7, #8
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}

08008798 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80087a0:	bf00      	nop
 80087a2:	370c      	adds	r7, #12
 80087a4:	46bd      	mov	sp, r7
 80087a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087aa:	4770      	bx	lr

080087ac <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b083      	sub	sp, #12
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80087b4:	bf00      	nop
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b088      	sub	sp, #32
 80087c4:	af02      	add	r7, sp, #8
 80087c6:	60f8      	str	r0, [r7, #12]
 80087c8:	4608      	mov	r0, r1
 80087ca:	4611      	mov	r1, r2
 80087cc:	461a      	mov	r2, r3
 80087ce:	4603      	mov	r3, r0
 80087d0:	817b      	strh	r3, [r7, #10]
 80087d2:	460b      	mov	r3, r1
 80087d4:	813b      	strh	r3, [r7, #8]
 80087d6:	4613      	mov	r3, r2
 80087d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	2b20      	cmp	r3, #32
 80087e4:	f040 80f9 	bne.w	80089da <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80087e8:	6a3b      	ldr	r3, [r7, #32]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d002      	beq.n	80087f4 <HAL_I2C_Mem_Write+0x34>
 80087ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d105      	bne.n	8008800 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80087fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80087fc:	2301      	movs	r3, #1
 80087fe:	e0ed      	b.n	80089dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008806:	2b01      	cmp	r3, #1
 8008808:	d101      	bne.n	800880e <HAL_I2C_Mem_Write+0x4e>
 800880a:	2302      	movs	r3, #2
 800880c:	e0e6      	b.n	80089dc <HAL_I2C_Mem_Write+0x21c>
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008816:	f7fe f815 	bl	8006844 <HAL_GetTick>
 800881a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	9300      	str	r3, [sp, #0]
 8008820:	2319      	movs	r3, #25
 8008822:	2201      	movs	r2, #1
 8008824:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008828:	68f8      	ldr	r0, [r7, #12]
 800882a:	f000 fadd 	bl	8008de8 <I2C_WaitOnFlagUntilTimeout>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d001      	beq.n	8008838 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008834:	2301      	movs	r3, #1
 8008836:	e0d1      	b.n	80089dc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2221      	movs	r2, #33	@ 0x21
 800883c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2240      	movs	r2, #64	@ 0x40
 8008844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2200      	movs	r2, #0
 800884c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6a3a      	ldr	r2, [r7, #32]
 8008852:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008858:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2200      	movs	r2, #0
 800885e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008860:	88f8      	ldrh	r0, [r7, #6]
 8008862:	893a      	ldrh	r2, [r7, #8]
 8008864:	8979      	ldrh	r1, [r7, #10]
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	9301      	str	r3, [sp, #4]
 800886a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800886c:	9300      	str	r3, [sp, #0]
 800886e:	4603      	mov	r3, r0
 8008870:	68f8      	ldr	r0, [r7, #12]
 8008872:	f000 f9ed 	bl	8008c50 <I2C_RequestMemoryWrite>
 8008876:	4603      	mov	r3, r0
 8008878:	2b00      	cmp	r3, #0
 800887a:	d005      	beq.n	8008888 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2200      	movs	r2, #0
 8008880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008884:	2301      	movs	r3, #1
 8008886:	e0a9      	b.n	80089dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800888c:	b29b      	uxth	r3, r3
 800888e:	2bff      	cmp	r3, #255	@ 0xff
 8008890:	d90e      	bls.n	80088b0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	22ff      	movs	r2, #255	@ 0xff
 8008896:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800889c:	b2da      	uxtb	r2, r3
 800889e:	8979      	ldrh	r1, [r7, #10]
 80088a0:	2300      	movs	r3, #0
 80088a2:	9300      	str	r3, [sp, #0]
 80088a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80088a8:	68f8      	ldr	r0, [r7, #12]
 80088aa:	f000 fc61 	bl	8009170 <I2C_TransferConfig>
 80088ae:	e00f      	b.n	80088d0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088be:	b2da      	uxtb	r2, r3
 80088c0:	8979      	ldrh	r1, [r7, #10]
 80088c2:	2300      	movs	r3, #0
 80088c4:	9300      	str	r3, [sp, #0]
 80088c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80088ca:	68f8      	ldr	r0, [r7, #12]
 80088cc:	f000 fc50 	bl	8009170 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80088d0:	697a      	ldr	r2, [r7, #20]
 80088d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088d4:	68f8      	ldr	r0, [r7, #12]
 80088d6:	f000 fae0 	bl	8008e9a <I2C_WaitOnTXISFlagUntilTimeout>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d001      	beq.n	80088e4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	e07b      	b.n	80089dc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088e8:	781a      	ldrb	r2, [r3, #0]
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088f4:	1c5a      	adds	r2, r3, #1
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088fe:	b29b      	uxth	r3, r3
 8008900:	3b01      	subs	r3, #1
 8008902:	b29a      	uxth	r2, r3
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800890c:	3b01      	subs	r3, #1
 800890e:	b29a      	uxth	r2, r3
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008918:	b29b      	uxth	r3, r3
 800891a:	2b00      	cmp	r3, #0
 800891c:	d034      	beq.n	8008988 <HAL_I2C_Mem_Write+0x1c8>
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008922:	2b00      	cmp	r3, #0
 8008924:	d130      	bne.n	8008988 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	9300      	str	r3, [sp, #0]
 800892a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800892c:	2200      	movs	r2, #0
 800892e:	2180      	movs	r1, #128	@ 0x80
 8008930:	68f8      	ldr	r0, [r7, #12]
 8008932:	f000 fa59 	bl	8008de8 <I2C_WaitOnFlagUntilTimeout>
 8008936:	4603      	mov	r3, r0
 8008938:	2b00      	cmp	r3, #0
 800893a:	d001      	beq.n	8008940 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800893c:	2301      	movs	r3, #1
 800893e:	e04d      	b.n	80089dc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008944:	b29b      	uxth	r3, r3
 8008946:	2bff      	cmp	r3, #255	@ 0xff
 8008948:	d90e      	bls.n	8008968 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	22ff      	movs	r2, #255	@ 0xff
 800894e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008954:	b2da      	uxtb	r2, r3
 8008956:	8979      	ldrh	r1, [r7, #10]
 8008958:	2300      	movs	r3, #0
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008960:	68f8      	ldr	r0, [r7, #12]
 8008962:	f000 fc05 	bl	8009170 <I2C_TransferConfig>
 8008966:	e00f      	b.n	8008988 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800896c:	b29a      	uxth	r2, r3
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008976:	b2da      	uxtb	r2, r3
 8008978:	8979      	ldrh	r1, [r7, #10]
 800897a:	2300      	movs	r3, #0
 800897c:	9300      	str	r3, [sp, #0]
 800897e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008982:	68f8      	ldr	r0, [r7, #12]
 8008984:	f000 fbf4 	bl	8009170 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800898c:	b29b      	uxth	r3, r3
 800898e:	2b00      	cmp	r3, #0
 8008990:	d19e      	bne.n	80088d0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008992:	697a      	ldr	r2, [r7, #20]
 8008994:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008996:	68f8      	ldr	r0, [r7, #12]
 8008998:	f000 fac6 	bl	8008f28 <I2C_WaitOnSTOPFlagUntilTimeout>
 800899c:	4603      	mov	r3, r0
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d001      	beq.n	80089a6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	e01a      	b.n	80089dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	2220      	movs	r2, #32
 80089ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	6859      	ldr	r1, [r3, #4]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	4b0a      	ldr	r3, [pc, #40]	@ (80089e4 <HAL_I2C_Mem_Write+0x224>)
 80089ba:	400b      	ands	r3, r1
 80089bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2220      	movs	r2, #32
 80089c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2200      	movs	r2, #0
 80089ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80089d6:	2300      	movs	r3, #0
 80089d8:	e000      	b.n	80089dc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80089da:	2302      	movs	r3, #2
  }
}
 80089dc:	4618      	mov	r0, r3
 80089de:	3718      	adds	r7, #24
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}
 80089e4:	fe00e800 	.word	0xfe00e800

080089e8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b088      	sub	sp, #32
 80089ec:	af02      	add	r7, sp, #8
 80089ee:	60f8      	str	r0, [r7, #12]
 80089f0:	4608      	mov	r0, r1
 80089f2:	4611      	mov	r1, r2
 80089f4:	461a      	mov	r2, r3
 80089f6:	4603      	mov	r3, r0
 80089f8:	817b      	strh	r3, [r7, #10]
 80089fa:	460b      	mov	r3, r1
 80089fc:	813b      	strh	r3, [r7, #8]
 80089fe:	4613      	mov	r3, r2
 8008a00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	2b20      	cmp	r3, #32
 8008a0c:	f040 80fd 	bne.w	8008c0a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a10:	6a3b      	ldr	r3, [r7, #32]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d002      	beq.n	8008a1c <HAL_I2C_Mem_Read+0x34>
 8008a16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d105      	bne.n	8008a28 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008a22:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008a24:	2301      	movs	r3, #1
 8008a26:	e0f1      	b.n	8008c0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a2e:	2b01      	cmp	r3, #1
 8008a30:	d101      	bne.n	8008a36 <HAL_I2C_Mem_Read+0x4e>
 8008a32:	2302      	movs	r3, #2
 8008a34:	e0ea      	b.n	8008c0c <HAL_I2C_Mem_Read+0x224>
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008a3e:	f7fd ff01 	bl	8006844 <HAL_GetTick>
 8008a42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	9300      	str	r3, [sp, #0]
 8008a48:	2319      	movs	r3, #25
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008a50:	68f8      	ldr	r0, [r7, #12]
 8008a52:	f000 f9c9 	bl	8008de8 <I2C_WaitOnFlagUntilTimeout>
 8008a56:	4603      	mov	r3, r0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d001      	beq.n	8008a60 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	e0d5      	b.n	8008c0c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2222      	movs	r2, #34	@ 0x22
 8008a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2240      	movs	r2, #64	@ 0x40
 8008a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	6a3a      	ldr	r2, [r7, #32]
 8008a7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008a80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2200      	movs	r2, #0
 8008a86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008a88:	88f8      	ldrh	r0, [r7, #6]
 8008a8a:	893a      	ldrh	r2, [r7, #8]
 8008a8c:	8979      	ldrh	r1, [r7, #10]
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	9301      	str	r3, [sp, #4]
 8008a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a94:	9300      	str	r3, [sp, #0]
 8008a96:	4603      	mov	r3, r0
 8008a98:	68f8      	ldr	r0, [r7, #12]
 8008a9a:	f000 f92d 	bl	8008cf8 <I2C_RequestMemoryRead>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d005      	beq.n	8008ab0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	e0ad      	b.n	8008c0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	2bff      	cmp	r3, #255	@ 0xff
 8008ab8:	d90e      	bls.n	8008ad8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	22ff      	movs	r2, #255	@ 0xff
 8008abe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ac4:	b2da      	uxtb	r2, r3
 8008ac6:	8979      	ldrh	r1, [r7, #10]
 8008ac8:	4b52      	ldr	r3, [pc, #328]	@ (8008c14 <HAL_I2C_Mem_Read+0x22c>)
 8008aca:	9300      	str	r3, [sp, #0]
 8008acc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008ad0:	68f8      	ldr	r0, [r7, #12]
 8008ad2:	f000 fb4d 	bl	8009170 <I2C_TransferConfig>
 8008ad6:	e00f      	b.n	8008af8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008adc:	b29a      	uxth	r2, r3
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ae6:	b2da      	uxtb	r2, r3
 8008ae8:	8979      	ldrh	r1, [r7, #10]
 8008aea:	4b4a      	ldr	r3, [pc, #296]	@ (8008c14 <HAL_I2C_Mem_Read+0x22c>)
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008af2:	68f8      	ldr	r0, [r7, #12]
 8008af4:	f000 fb3c 	bl	8009170 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	9300      	str	r3, [sp, #0]
 8008afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008afe:	2200      	movs	r2, #0
 8008b00:	2104      	movs	r1, #4
 8008b02:	68f8      	ldr	r0, [r7, #12]
 8008b04:	f000 f970 	bl	8008de8 <I2C_WaitOnFlagUntilTimeout>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d001      	beq.n	8008b12 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	e07c      	b.n	8008c0c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b1c:	b2d2      	uxtb	r2, r2
 8008b1e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b24:	1c5a      	adds	r2, r3, #1
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b2e:	3b01      	subs	r3, #1
 8008b30:	b29a      	uxth	r2, r3
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b3a:	b29b      	uxth	r3, r3
 8008b3c:	3b01      	subs	r3, #1
 8008b3e:	b29a      	uxth	r2, r3
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b48:	b29b      	uxth	r3, r3
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d034      	beq.n	8008bb8 <HAL_I2C_Mem_Read+0x1d0>
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d130      	bne.n	8008bb8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	9300      	str	r3, [sp, #0]
 8008b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	2180      	movs	r1, #128	@ 0x80
 8008b60:	68f8      	ldr	r0, [r7, #12]
 8008b62:	f000 f941 	bl	8008de8 <I2C_WaitOnFlagUntilTimeout>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d001      	beq.n	8008b70 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e04d      	b.n	8008c0c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	2bff      	cmp	r3, #255	@ 0xff
 8008b78:	d90e      	bls.n	8008b98 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	22ff      	movs	r2, #255	@ 0xff
 8008b7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b84:	b2da      	uxtb	r2, r3
 8008b86:	8979      	ldrh	r1, [r7, #10]
 8008b88:	2300      	movs	r3, #0
 8008b8a:	9300      	str	r3, [sp, #0]
 8008b8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008b90:	68f8      	ldr	r0, [r7, #12]
 8008b92:	f000 faed 	bl	8009170 <I2C_TransferConfig>
 8008b96:	e00f      	b.n	8008bb8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b9c:	b29a      	uxth	r2, r3
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ba6:	b2da      	uxtb	r2, r3
 8008ba8:	8979      	ldrh	r1, [r7, #10]
 8008baa:	2300      	movs	r3, #0
 8008bac:	9300      	str	r3, [sp, #0]
 8008bae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008bb2:	68f8      	ldr	r0, [r7, #12]
 8008bb4:	f000 fadc 	bl	8009170 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d19a      	bne.n	8008af8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008bc2:	697a      	ldr	r2, [r7, #20]
 8008bc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bc6:	68f8      	ldr	r0, [r7, #12]
 8008bc8:	f000 f9ae 	bl	8008f28 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d001      	beq.n	8008bd6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	e01a      	b.n	8008c0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2220      	movs	r2, #32
 8008bdc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	6859      	ldr	r1, [r3, #4]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	4b0b      	ldr	r3, [pc, #44]	@ (8008c18 <HAL_I2C_Mem_Read+0x230>)
 8008bea:	400b      	ands	r3, r1
 8008bec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2220      	movs	r2, #32
 8008bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008c06:	2300      	movs	r3, #0
 8008c08:	e000      	b.n	8008c0c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008c0a:	2302      	movs	r3, #2
  }
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3718      	adds	r7, #24
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}
 8008c14:	80002400 	.word	0x80002400
 8008c18:	fe00e800 	.word	0xfe00e800

08008c1c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c2a:	b2db      	uxtb	r3, r3
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr

08008c38 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b083      	sub	sp, #12
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	370c      	adds	r7, #12
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr

08008c50 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b086      	sub	sp, #24
 8008c54:	af02      	add	r7, sp, #8
 8008c56:	60f8      	str	r0, [r7, #12]
 8008c58:	4608      	mov	r0, r1
 8008c5a:	4611      	mov	r1, r2
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	4603      	mov	r3, r0
 8008c60:	817b      	strh	r3, [r7, #10]
 8008c62:	460b      	mov	r3, r1
 8008c64:	813b      	strh	r3, [r7, #8]
 8008c66:	4613      	mov	r3, r2
 8008c68:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008c6a:	88fb      	ldrh	r3, [r7, #6]
 8008c6c:	b2da      	uxtb	r2, r3
 8008c6e:	8979      	ldrh	r1, [r7, #10]
 8008c70:	4b20      	ldr	r3, [pc, #128]	@ (8008cf4 <I2C_RequestMemoryWrite+0xa4>)
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008c78:	68f8      	ldr	r0, [r7, #12]
 8008c7a:	f000 fa79 	bl	8009170 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c7e:	69fa      	ldr	r2, [r7, #28]
 8008c80:	69b9      	ldr	r1, [r7, #24]
 8008c82:	68f8      	ldr	r0, [r7, #12]
 8008c84:	f000 f909 	bl	8008e9a <I2C_WaitOnTXISFlagUntilTimeout>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d001      	beq.n	8008c92 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e02c      	b.n	8008cec <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008c92:	88fb      	ldrh	r3, [r7, #6]
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d105      	bne.n	8008ca4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008c98:	893b      	ldrh	r3, [r7, #8]
 8008c9a:	b2da      	uxtb	r2, r3
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	629a      	str	r2, [r3, #40]	@ 0x28
 8008ca2:	e015      	b.n	8008cd0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008ca4:	893b      	ldrh	r3, [r7, #8]
 8008ca6:	0a1b      	lsrs	r3, r3, #8
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	b2da      	uxtb	r2, r3
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008cb2:	69fa      	ldr	r2, [r7, #28]
 8008cb4:	69b9      	ldr	r1, [r7, #24]
 8008cb6:	68f8      	ldr	r0, [r7, #12]
 8008cb8:	f000 f8ef 	bl	8008e9a <I2C_WaitOnTXISFlagUntilTimeout>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d001      	beq.n	8008cc6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	e012      	b.n	8008cec <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008cc6:	893b      	ldrh	r3, [r7, #8]
 8008cc8:	b2da      	uxtb	r2, r3
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	9300      	str	r3, [sp, #0]
 8008cd4:	69bb      	ldr	r3, [r7, #24]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	2180      	movs	r1, #128	@ 0x80
 8008cda:	68f8      	ldr	r0, [r7, #12]
 8008cdc:	f000 f884 	bl	8008de8 <I2C_WaitOnFlagUntilTimeout>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d001      	beq.n	8008cea <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e000      	b.n	8008cec <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3710      	adds	r7, #16
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	80002000 	.word	0x80002000

08008cf8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b086      	sub	sp, #24
 8008cfc:	af02      	add	r7, sp, #8
 8008cfe:	60f8      	str	r0, [r7, #12]
 8008d00:	4608      	mov	r0, r1
 8008d02:	4611      	mov	r1, r2
 8008d04:	461a      	mov	r2, r3
 8008d06:	4603      	mov	r3, r0
 8008d08:	817b      	strh	r3, [r7, #10]
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	813b      	strh	r3, [r7, #8]
 8008d0e:	4613      	mov	r3, r2
 8008d10:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008d12:	88fb      	ldrh	r3, [r7, #6]
 8008d14:	b2da      	uxtb	r2, r3
 8008d16:	8979      	ldrh	r1, [r7, #10]
 8008d18:	4b20      	ldr	r3, [pc, #128]	@ (8008d9c <I2C_RequestMemoryRead+0xa4>)
 8008d1a:	9300      	str	r3, [sp, #0]
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	68f8      	ldr	r0, [r7, #12]
 8008d20:	f000 fa26 	bl	8009170 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d24:	69fa      	ldr	r2, [r7, #28]
 8008d26:	69b9      	ldr	r1, [r7, #24]
 8008d28:	68f8      	ldr	r0, [r7, #12]
 8008d2a:	f000 f8b6 	bl	8008e9a <I2C_WaitOnTXISFlagUntilTimeout>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d001      	beq.n	8008d38 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008d34:	2301      	movs	r3, #1
 8008d36:	e02c      	b.n	8008d92 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008d38:	88fb      	ldrh	r3, [r7, #6]
 8008d3a:	2b01      	cmp	r3, #1
 8008d3c:	d105      	bne.n	8008d4a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008d3e:	893b      	ldrh	r3, [r7, #8]
 8008d40:	b2da      	uxtb	r2, r3
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	629a      	str	r2, [r3, #40]	@ 0x28
 8008d48:	e015      	b.n	8008d76 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008d4a:	893b      	ldrh	r3, [r7, #8]
 8008d4c:	0a1b      	lsrs	r3, r3, #8
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	b2da      	uxtb	r2, r3
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d58:	69fa      	ldr	r2, [r7, #28]
 8008d5a:	69b9      	ldr	r1, [r7, #24]
 8008d5c:	68f8      	ldr	r0, [r7, #12]
 8008d5e:	f000 f89c 	bl	8008e9a <I2C_WaitOnTXISFlagUntilTimeout>
 8008d62:	4603      	mov	r3, r0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d001      	beq.n	8008d6c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	e012      	b.n	8008d92 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008d6c:	893b      	ldrh	r3, [r7, #8]
 8008d6e:	b2da      	uxtb	r2, r3
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008d76:	69fb      	ldr	r3, [r7, #28]
 8008d78:	9300      	str	r3, [sp, #0]
 8008d7a:	69bb      	ldr	r3, [r7, #24]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	2140      	movs	r1, #64	@ 0x40
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f000 f831 	bl	8008de8 <I2C_WaitOnFlagUntilTimeout>
 8008d86:	4603      	mov	r3, r0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d001      	beq.n	8008d90 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	e000      	b.n	8008d92 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008d90:	2300      	movs	r3, #0
}
 8008d92:	4618      	mov	r0, r3
 8008d94:	3710      	adds	r7, #16
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}
 8008d9a:	bf00      	nop
 8008d9c:	80002000 	.word	0x80002000

08008da0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b083      	sub	sp, #12
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	699b      	ldr	r3, [r3, #24]
 8008dae:	f003 0302 	and.w	r3, r3, #2
 8008db2:	2b02      	cmp	r3, #2
 8008db4:	d103      	bne.n	8008dbe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	699b      	ldr	r3, [r3, #24]
 8008dc4:	f003 0301 	and.w	r3, r3, #1
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d007      	beq.n	8008ddc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	699a      	ldr	r2, [r3, #24]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f042 0201 	orr.w	r2, r2, #1
 8008dda:	619a      	str	r2, [r3, #24]
  }
}
 8008ddc:	bf00      	nop
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	60b9      	str	r1, [r7, #8]
 8008df2:	603b      	str	r3, [r7, #0]
 8008df4:	4613      	mov	r3, r2
 8008df6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008df8:	e03b      	b.n	8008e72 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008dfa:	69ba      	ldr	r2, [r7, #24]
 8008dfc:	6839      	ldr	r1, [r7, #0]
 8008dfe:	68f8      	ldr	r0, [r7, #12]
 8008e00:	f000 f8d6 	bl	8008fb0 <I2C_IsErrorOccurred>
 8008e04:	4603      	mov	r3, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d001      	beq.n	8008e0e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e041      	b.n	8008e92 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e14:	d02d      	beq.n	8008e72 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e16:	f7fd fd15 	bl	8006844 <HAL_GetTick>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	69bb      	ldr	r3, [r7, #24]
 8008e1e:	1ad3      	subs	r3, r2, r3
 8008e20:	683a      	ldr	r2, [r7, #0]
 8008e22:	429a      	cmp	r2, r3
 8008e24:	d302      	bcc.n	8008e2c <I2C_WaitOnFlagUntilTimeout+0x44>
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d122      	bne.n	8008e72 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	699a      	ldr	r2, [r3, #24]
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	4013      	ands	r3, r2
 8008e36:	68ba      	ldr	r2, [r7, #8]
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	bf0c      	ite	eq
 8008e3c:	2301      	moveq	r3, #1
 8008e3e:	2300      	movne	r3, #0
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	461a      	mov	r2, r3
 8008e44:	79fb      	ldrb	r3, [r7, #7]
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d113      	bne.n	8008e72 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e4e:	f043 0220 	orr.w	r2, r3, #32
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2220      	movs	r2, #32
 8008e5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2200      	movs	r2, #0
 8008e62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8008e6e:	2301      	movs	r3, #1
 8008e70:	e00f      	b.n	8008e92 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	699a      	ldr	r2, [r3, #24]
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	4013      	ands	r3, r2
 8008e7c:	68ba      	ldr	r2, [r7, #8]
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	bf0c      	ite	eq
 8008e82:	2301      	moveq	r3, #1
 8008e84:	2300      	movne	r3, #0
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	461a      	mov	r2, r3
 8008e8a:	79fb      	ldrb	r3, [r7, #7]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d0b4      	beq.n	8008dfa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3710      	adds	r7, #16
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}

08008e9a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b084      	sub	sp, #16
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	60f8      	str	r0, [r7, #12]
 8008ea2:	60b9      	str	r1, [r7, #8]
 8008ea4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008ea6:	e033      	b.n	8008f10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	68b9      	ldr	r1, [r7, #8]
 8008eac:	68f8      	ldr	r0, [r7, #12]
 8008eae:	f000 f87f 	bl	8008fb0 <I2C_IsErrorOccurred>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d001      	beq.n	8008ebc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e031      	b.n	8008f20 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec2:	d025      	beq.n	8008f10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ec4:	f7fd fcbe 	bl	8006844 <HAL_GetTick>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	1ad3      	subs	r3, r2, r3
 8008ece:	68ba      	ldr	r2, [r7, #8]
 8008ed0:	429a      	cmp	r2, r3
 8008ed2:	d302      	bcc.n	8008eda <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d11a      	bne.n	8008f10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	699b      	ldr	r3, [r3, #24]
 8008ee0:	f003 0302 	and.w	r3, r3, #2
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	d013      	beq.n	8008f10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eec:	f043 0220 	orr.w	r2, r3, #32
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2220      	movs	r2, #32
 8008ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	2200      	movs	r2, #0
 8008f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2200      	movs	r2, #0
 8008f08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	e007      	b.n	8008f20 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	699b      	ldr	r3, [r3, #24]
 8008f16:	f003 0302 	and.w	r3, r3, #2
 8008f1a:	2b02      	cmp	r3, #2
 8008f1c:	d1c4      	bne.n	8008ea8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008f1e:	2300      	movs	r3, #0
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3710      	adds	r7, #16
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}

08008f28 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	60f8      	str	r0, [r7, #12]
 8008f30:	60b9      	str	r1, [r7, #8]
 8008f32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008f34:	e02f      	b.n	8008f96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	68b9      	ldr	r1, [r7, #8]
 8008f3a:	68f8      	ldr	r0, [r7, #12]
 8008f3c:	f000 f838 	bl	8008fb0 <I2C_IsErrorOccurred>
 8008f40:	4603      	mov	r3, r0
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d001      	beq.n	8008f4a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e02d      	b.n	8008fa6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f4a:	f7fd fc7b 	bl	8006844 <HAL_GetTick>
 8008f4e:	4602      	mov	r2, r0
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	1ad3      	subs	r3, r2, r3
 8008f54:	68ba      	ldr	r2, [r7, #8]
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d302      	bcc.n	8008f60 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d11a      	bne.n	8008f96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	699b      	ldr	r3, [r3, #24]
 8008f66:	f003 0320 	and.w	r3, r3, #32
 8008f6a:	2b20      	cmp	r3, #32
 8008f6c:	d013      	beq.n	8008f96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f72:	f043 0220 	orr.w	r2, r3, #32
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2220      	movs	r2, #32
 8008f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2200      	movs	r2, #0
 8008f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008f92:	2301      	movs	r3, #1
 8008f94:	e007      	b.n	8008fa6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	699b      	ldr	r3, [r3, #24]
 8008f9c:	f003 0320 	and.w	r3, r3, #32
 8008fa0:	2b20      	cmp	r3, #32
 8008fa2:	d1c8      	bne.n	8008f36 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008fa4:	2300      	movs	r3, #0
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3710      	adds	r7, #16
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
	...

08008fb0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b08a      	sub	sp, #40	@ 0x28
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	60f8      	str	r0, [r7, #12]
 8008fb8:	60b9      	str	r1, [r7, #8]
 8008fba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	699b      	ldr	r3, [r3, #24]
 8008fc8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008fd2:	69bb      	ldr	r3, [r7, #24]
 8008fd4:	f003 0310 	and.w	r3, r3, #16
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d068      	beq.n	80090ae <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	2210      	movs	r2, #16
 8008fe2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008fe4:	e049      	b.n	800907a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fec:	d045      	beq.n	800907a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008fee:	f7fd fc29 	bl	8006844 <HAL_GetTick>
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	1ad3      	subs	r3, r2, r3
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d302      	bcc.n	8009004 <I2C_IsErrorOccurred+0x54>
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d13a      	bne.n	800907a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800900e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009016:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	699b      	ldr	r3, [r3, #24]
 800901e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009022:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009026:	d121      	bne.n	800906c <I2C_IsErrorOccurred+0xbc>
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800902e:	d01d      	beq.n	800906c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009030:	7cfb      	ldrb	r3, [r7, #19]
 8009032:	2b20      	cmp	r3, #32
 8009034:	d01a      	beq.n	800906c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	685a      	ldr	r2, [r3, #4]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009044:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009046:	f7fd fbfd 	bl	8006844 <HAL_GetTick>
 800904a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800904c:	e00e      	b.n	800906c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800904e:	f7fd fbf9 	bl	8006844 <HAL_GetTick>
 8009052:	4602      	mov	r2, r0
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	1ad3      	subs	r3, r2, r3
 8009058:	2b19      	cmp	r3, #25
 800905a:	d907      	bls.n	800906c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800905c:	6a3b      	ldr	r3, [r7, #32]
 800905e:	f043 0320 	orr.w	r3, r3, #32
 8009062:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800906a:	e006      	b.n	800907a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	699b      	ldr	r3, [r3, #24]
 8009072:	f003 0320 	and.w	r3, r3, #32
 8009076:	2b20      	cmp	r3, #32
 8009078:	d1e9      	bne.n	800904e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	699b      	ldr	r3, [r3, #24]
 8009080:	f003 0320 	and.w	r3, r3, #32
 8009084:	2b20      	cmp	r3, #32
 8009086:	d003      	beq.n	8009090 <I2C_IsErrorOccurred+0xe0>
 8009088:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800908c:	2b00      	cmp	r3, #0
 800908e:	d0aa      	beq.n	8008fe6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009090:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009094:	2b00      	cmp	r3, #0
 8009096:	d103      	bne.n	80090a0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2220      	movs	r2, #32
 800909e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80090a0:	6a3b      	ldr	r3, [r7, #32]
 80090a2:	f043 0304 	orr.w	r3, r3, #4
 80090a6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80090a8:	2301      	movs	r3, #1
 80090aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	699b      	ldr	r3, [r3, #24]
 80090b4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d00b      	beq.n	80090d8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80090c0:	6a3b      	ldr	r3, [r7, #32]
 80090c2:	f043 0301 	orr.w	r3, r3, #1
 80090c6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80090d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80090d2:	2301      	movs	r3, #1
 80090d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80090d8:	69bb      	ldr	r3, [r7, #24]
 80090da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d00b      	beq.n	80090fa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80090e2:	6a3b      	ldr	r3, [r7, #32]
 80090e4:	f043 0308 	orr.w	r3, r3, #8
 80090e8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80090f2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80090fa:	69bb      	ldr	r3, [r7, #24]
 80090fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009100:	2b00      	cmp	r3, #0
 8009102:	d00b      	beq.n	800911c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009104:	6a3b      	ldr	r3, [r7, #32]
 8009106:	f043 0302 	orr.w	r3, r3, #2
 800910a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009114:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009116:	2301      	movs	r3, #1
 8009118:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800911c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009120:	2b00      	cmp	r3, #0
 8009122:	d01c      	beq.n	800915e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009124:	68f8      	ldr	r0, [r7, #12]
 8009126:	f7ff fe3b 	bl	8008da0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	6859      	ldr	r1, [r3, #4]
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	4b0d      	ldr	r3, [pc, #52]	@ (800916c <I2C_IsErrorOccurred+0x1bc>)
 8009136:	400b      	ands	r3, r1
 8009138:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800913e:	6a3b      	ldr	r3, [r7, #32]
 8009140:	431a      	orrs	r2, r3
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2220      	movs	r2, #32
 800914a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2200      	movs	r2, #0
 8009152:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	2200      	movs	r2, #0
 800915a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800915e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009162:	4618      	mov	r0, r3
 8009164:	3728      	adds	r7, #40	@ 0x28
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}
 800916a:	bf00      	nop
 800916c:	fe00e800 	.word	0xfe00e800

08009170 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009170:	b480      	push	{r7}
 8009172:	b087      	sub	sp, #28
 8009174:	af00      	add	r7, sp, #0
 8009176:	60f8      	str	r0, [r7, #12]
 8009178:	607b      	str	r3, [r7, #4]
 800917a:	460b      	mov	r3, r1
 800917c:	817b      	strh	r3, [r7, #10]
 800917e:	4613      	mov	r3, r2
 8009180:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009182:	897b      	ldrh	r3, [r7, #10]
 8009184:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009188:	7a7b      	ldrb	r3, [r7, #9]
 800918a:	041b      	lsls	r3, r3, #16
 800918c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009190:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009196:	6a3b      	ldr	r3, [r7, #32]
 8009198:	4313      	orrs	r3, r2
 800919a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800919e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	685a      	ldr	r2, [r3, #4]
 80091a6:	6a3b      	ldr	r3, [r7, #32]
 80091a8:	0d5b      	lsrs	r3, r3, #21
 80091aa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80091ae:	4b08      	ldr	r3, [pc, #32]	@ (80091d0 <I2C_TransferConfig+0x60>)
 80091b0:	430b      	orrs	r3, r1
 80091b2:	43db      	mvns	r3, r3
 80091b4:	ea02 0103 	and.w	r1, r2, r3
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	697a      	ldr	r2, [r7, #20]
 80091be:	430a      	orrs	r2, r1
 80091c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80091c2:	bf00      	nop
 80091c4:	371c      	adds	r7, #28
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop
 80091d0:	03ff63ff 	.word	0x03ff63ff

080091d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	2b20      	cmp	r3, #32
 80091e8:	d138      	bne.n	800925c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d101      	bne.n	80091f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80091f4:	2302      	movs	r3, #2
 80091f6:	e032      	b.n	800925e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2201      	movs	r2, #1
 80091fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2224      	movs	r2, #36	@ 0x24
 8009204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	681a      	ldr	r2, [r3, #0]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f022 0201 	bic.w	r2, r2, #1
 8009216:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009226:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	6819      	ldr	r1, [r3, #0]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	683a      	ldr	r2, [r7, #0]
 8009234:	430a      	orrs	r2, r1
 8009236:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	681a      	ldr	r2, [r3, #0]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f042 0201 	orr.w	r2, r2, #1
 8009246:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2220      	movs	r2, #32
 800924c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2200      	movs	r2, #0
 8009254:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009258:	2300      	movs	r3, #0
 800925a:	e000      	b.n	800925e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800925c:	2302      	movs	r3, #2
  }
}
 800925e:	4618      	mov	r0, r3
 8009260:	370c      	adds	r7, #12
 8009262:	46bd      	mov	sp, r7
 8009264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009268:	4770      	bx	lr

0800926a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800926a:	b480      	push	{r7}
 800926c:	b085      	sub	sp, #20
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
 8009272:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800927a:	b2db      	uxtb	r3, r3
 800927c:	2b20      	cmp	r3, #32
 800927e:	d139      	bne.n	80092f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009286:	2b01      	cmp	r3, #1
 8009288:	d101      	bne.n	800928e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800928a:	2302      	movs	r3, #2
 800928c:	e033      	b.n	80092f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2201      	movs	r2, #1
 8009292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2224      	movs	r2, #36	@ 0x24
 800929a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f022 0201 	bic.w	r2, r2, #1
 80092ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80092bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	021b      	lsls	r3, r3, #8
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	4313      	orrs	r3, r2
 80092c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	68fa      	ldr	r2, [r7, #12]
 80092ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f042 0201 	orr.w	r2, r2, #1
 80092de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2220      	movs	r2, #32
 80092e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80092f0:	2300      	movs	r3, #0
 80092f2:	e000      	b.n	80092f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80092f4:	2302      	movs	r3, #2
  }
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3714      	adds	r7, #20
 80092fa:	46bd      	mov	sp, r7
 80092fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009300:	4770      	bx	lr
	...

08009304 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8009304:	b480      	push	{r7}
 8009306:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8009308:	4b05      	ldr	r3, [pc, #20]	@ (8009320 <HAL_ICACHE_Enable+0x1c>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a04      	ldr	r2, [pc, #16]	@ (8009320 <HAL_ICACHE_Enable+0x1c>)
 800930e:	f043 0301 	orr.w	r3, r3, #1
 8009312:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009314:	2300      	movs	r3, #0
}
 8009316:	4618      	mov	r0, r3
 8009318:	46bd      	mov	sp, r7
 800931a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931e:	4770      	bx	lr
 8009320:	40030400 	.word	0x40030400

08009324 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b088      	sub	sp, #32
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d102      	bne.n	8009338 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009332:	2301      	movs	r3, #1
 8009334:	f000 bc28 	b.w	8009b88 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009338:	4b94      	ldr	r3, [pc, #592]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 800933a:	69db      	ldr	r3, [r3, #28]
 800933c:	f003 0318 	and.w	r3, r3, #24
 8009340:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8009342:	4b92      	ldr	r3, [pc, #584]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009346:	f003 0303 	and.w	r3, r3, #3
 800934a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f003 0310 	and.w	r3, r3, #16
 8009354:	2b00      	cmp	r3, #0
 8009356:	d05b      	beq.n	8009410 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8009358:	69fb      	ldr	r3, [r7, #28]
 800935a:	2b08      	cmp	r3, #8
 800935c:	d005      	beq.n	800936a <HAL_RCC_OscConfig+0x46>
 800935e:	69fb      	ldr	r3, [r7, #28]
 8009360:	2b18      	cmp	r3, #24
 8009362:	d114      	bne.n	800938e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8009364:	69bb      	ldr	r3, [r7, #24]
 8009366:	2b02      	cmp	r3, #2
 8009368:	d111      	bne.n	800938e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	69db      	ldr	r3, [r3, #28]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d102      	bne.n	8009378 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8009372:	2301      	movs	r3, #1
 8009374:	f000 bc08 	b.w	8009b88 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8009378:	4b84      	ldr	r3, [pc, #528]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 800937a:	699b      	ldr	r3, [r3, #24]
 800937c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6a1b      	ldr	r3, [r3, #32]
 8009384:	041b      	lsls	r3, r3, #16
 8009386:	4981      	ldr	r1, [pc, #516]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009388:	4313      	orrs	r3, r2
 800938a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800938c:	e040      	b.n	8009410 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	69db      	ldr	r3, [r3, #28]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d023      	beq.n	80093de <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009396:	4b7d      	ldr	r3, [pc, #500]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4a7c      	ldr	r2, [pc, #496]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 800939c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80093a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093a2:	f7fd fa4f 	bl	8006844 <HAL_GetTick>
 80093a6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80093a8:	e008      	b.n	80093bc <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80093aa:	f7fd fa4b 	bl	8006844 <HAL_GetTick>
 80093ae:	4602      	mov	r2, r0
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	1ad3      	subs	r3, r2, r3
 80093b4:	2b02      	cmp	r3, #2
 80093b6:	d901      	bls.n	80093bc <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80093b8:	2303      	movs	r3, #3
 80093ba:	e3e5      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80093bc:	4b73      	ldr	r3, [pc, #460]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d0f0      	beq.n	80093aa <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80093c8:	4b70      	ldr	r3, [pc, #448]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80093ca:	699b      	ldr	r3, [r3, #24]
 80093cc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6a1b      	ldr	r3, [r3, #32]
 80093d4:	041b      	lsls	r3, r3, #16
 80093d6:	496d      	ldr	r1, [pc, #436]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80093d8:	4313      	orrs	r3, r2
 80093da:	618b      	str	r3, [r1, #24]
 80093dc:	e018      	b.n	8009410 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80093de:	4b6b      	ldr	r3, [pc, #428]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a6a      	ldr	r2, [pc, #424]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80093e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80093e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093ea:	f7fd fa2b 	bl	8006844 <HAL_GetTick>
 80093ee:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80093f0:	e008      	b.n	8009404 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80093f2:	f7fd fa27 	bl	8006844 <HAL_GetTick>
 80093f6:	4602      	mov	r2, r0
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	1ad3      	subs	r3, r2, r3
 80093fc:	2b02      	cmp	r3, #2
 80093fe:	d901      	bls.n	8009404 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8009400:	2303      	movs	r3, #3
 8009402:	e3c1      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8009404:	4b61      	ldr	r3, [pc, #388]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800940c:	2b00      	cmp	r3, #0
 800940e:	d1f0      	bne.n	80093f2 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f003 0301 	and.w	r3, r3, #1
 8009418:	2b00      	cmp	r3, #0
 800941a:	f000 80a0 	beq.w	800955e <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800941e:	69fb      	ldr	r3, [r7, #28]
 8009420:	2b10      	cmp	r3, #16
 8009422:	d005      	beq.n	8009430 <HAL_RCC_OscConfig+0x10c>
 8009424:	69fb      	ldr	r3, [r7, #28]
 8009426:	2b18      	cmp	r3, #24
 8009428:	d109      	bne.n	800943e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800942a:	69bb      	ldr	r3, [r7, #24]
 800942c:	2b03      	cmp	r3, #3
 800942e:	d106      	bne.n	800943e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	2b00      	cmp	r3, #0
 8009436:	f040 8092 	bne.w	800955e <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800943a:	2301      	movs	r3, #1
 800943c:	e3a4      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009446:	d106      	bne.n	8009456 <HAL_RCC_OscConfig+0x132>
 8009448:	4b50      	ldr	r3, [pc, #320]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4a4f      	ldr	r2, [pc, #316]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 800944e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009452:	6013      	str	r3, [r2, #0]
 8009454:	e058      	b.n	8009508 <HAL_RCC_OscConfig+0x1e4>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d112      	bne.n	8009484 <HAL_RCC_OscConfig+0x160>
 800945e:	4b4b      	ldr	r3, [pc, #300]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a4a      	ldr	r2, [pc, #296]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009464:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009468:	6013      	str	r3, [r2, #0]
 800946a:	4b48      	ldr	r3, [pc, #288]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4a47      	ldr	r2, [pc, #284]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009470:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009474:	6013      	str	r3, [r2, #0]
 8009476:	4b45      	ldr	r3, [pc, #276]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a44      	ldr	r2, [pc, #272]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 800947c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009480:	6013      	str	r3, [r2, #0]
 8009482:	e041      	b.n	8009508 <HAL_RCC_OscConfig+0x1e4>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800948c:	d112      	bne.n	80094b4 <HAL_RCC_OscConfig+0x190>
 800948e:	4b3f      	ldr	r3, [pc, #252]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4a3e      	ldr	r2, [pc, #248]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009498:	6013      	str	r3, [r2, #0]
 800949a:	4b3c      	ldr	r3, [pc, #240]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a3b      	ldr	r2, [pc, #236]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094a0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80094a4:	6013      	str	r3, [r2, #0]
 80094a6:	4b39      	ldr	r3, [pc, #228]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4a38      	ldr	r2, [pc, #224]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094b0:	6013      	str	r3, [r2, #0]
 80094b2:	e029      	b.n	8009508 <HAL_RCC_OscConfig+0x1e4>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	685b      	ldr	r3, [r3, #4]
 80094b8:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80094bc:	d112      	bne.n	80094e4 <HAL_RCC_OscConfig+0x1c0>
 80094be:	4b33      	ldr	r3, [pc, #204]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a32      	ldr	r2, [pc, #200]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80094c8:	6013      	str	r3, [r2, #0]
 80094ca:	4b30      	ldr	r3, [pc, #192]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4a2f      	ldr	r2, [pc, #188]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094d4:	6013      	str	r3, [r2, #0]
 80094d6:	4b2d      	ldr	r3, [pc, #180]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a2c      	ldr	r2, [pc, #176]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094e0:	6013      	str	r3, [r2, #0]
 80094e2:	e011      	b.n	8009508 <HAL_RCC_OscConfig+0x1e4>
 80094e4:	4b29      	ldr	r3, [pc, #164]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4a28      	ldr	r2, [pc, #160]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094ee:	6013      	str	r3, [r2, #0]
 80094f0:	4b26      	ldr	r3, [pc, #152]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a25      	ldr	r2, [pc, #148]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094fa:	6013      	str	r3, [r2, #0]
 80094fc:	4b23      	ldr	r3, [pc, #140]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	4a22      	ldr	r2, [pc, #136]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009502:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009506:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	685b      	ldr	r3, [r3, #4]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d013      	beq.n	8009538 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009510:	f7fd f998 	bl	8006844 <HAL_GetTick>
 8009514:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009516:	e008      	b.n	800952a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8009518:	f7fd f994 	bl	8006844 <HAL_GetTick>
 800951c:	4602      	mov	r2, r0
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	1ad3      	subs	r3, r2, r3
 8009522:	2b64      	cmp	r3, #100	@ 0x64
 8009524:	d901      	bls.n	800952a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009526:	2303      	movs	r3, #3
 8009528:	e32e      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800952a:	4b18      	ldr	r3, [pc, #96]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009532:	2b00      	cmp	r3, #0
 8009534:	d0f0      	beq.n	8009518 <HAL_RCC_OscConfig+0x1f4>
 8009536:	e012      	b.n	800955e <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009538:	f7fd f984 	bl	8006844 <HAL_GetTick>
 800953c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800953e:	e008      	b.n	8009552 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8009540:	f7fd f980 	bl	8006844 <HAL_GetTick>
 8009544:	4602      	mov	r2, r0
 8009546:	697b      	ldr	r3, [r7, #20]
 8009548:	1ad3      	subs	r3, r2, r3
 800954a:	2b64      	cmp	r3, #100	@ 0x64
 800954c:	d901      	bls.n	8009552 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800954e:	2303      	movs	r3, #3
 8009550:	e31a      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009552:	4b0e      	ldr	r3, [pc, #56]	@ (800958c <HAL_RCC_OscConfig+0x268>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800955a:	2b00      	cmp	r3, #0
 800955c:	d1f0      	bne.n	8009540 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f003 0302 	and.w	r3, r3, #2
 8009566:	2b00      	cmp	r3, #0
 8009568:	f000 809a 	beq.w	80096a0 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800956c:	69fb      	ldr	r3, [r7, #28]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d005      	beq.n	800957e <HAL_RCC_OscConfig+0x25a>
 8009572:	69fb      	ldr	r3, [r7, #28]
 8009574:	2b18      	cmp	r3, #24
 8009576:	d149      	bne.n	800960c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8009578:	69bb      	ldr	r3, [r7, #24]
 800957a:	2b01      	cmp	r3, #1
 800957c:	d146      	bne.n	800960c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	68db      	ldr	r3, [r3, #12]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d104      	bne.n	8009590 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8009586:	2301      	movs	r3, #1
 8009588:	e2fe      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
 800958a:	bf00      	nop
 800958c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d11c      	bne.n	80095d0 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8009596:	4b9a      	ldr	r3, [pc, #616]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f003 0218 	and.w	r2, r3, #24
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	691b      	ldr	r3, [r3, #16]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d014      	beq.n	80095d0 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80095a6:	4b96      	ldr	r3, [pc, #600]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f023 0218 	bic.w	r2, r3, #24
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	691b      	ldr	r3, [r3, #16]
 80095b2:	4993      	ldr	r1, [pc, #588]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80095b4:	4313      	orrs	r3, r2
 80095b6:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80095b8:	f000 fdd0 	bl	800a15c <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80095bc:	4b91      	ldr	r3, [pc, #580]	@ (8009804 <HAL_RCC_OscConfig+0x4e0>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4618      	mov	r0, r3
 80095c2:	f7fd f8b5 	bl	8006730 <HAL_InitTick>
 80095c6:	4603      	mov	r3, r0
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d001      	beq.n	80095d0 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	e2db      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095d0:	f7fd f938 	bl	8006844 <HAL_GetTick>
 80095d4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80095d6:	e008      	b.n	80095ea <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80095d8:	f7fd f934 	bl	8006844 <HAL_GetTick>
 80095dc:	4602      	mov	r2, r0
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	1ad3      	subs	r3, r2, r3
 80095e2:	2b02      	cmp	r3, #2
 80095e4:	d901      	bls.n	80095ea <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80095e6:	2303      	movs	r3, #3
 80095e8:	e2ce      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80095ea:	4b85      	ldr	r3, [pc, #532]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f003 0302 	and.w	r3, r3, #2
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d0f0      	beq.n	80095d8 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80095f6:	4b82      	ldr	r3, [pc, #520]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80095f8:	691b      	ldr	r3, [r3, #16]
 80095fa:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	695b      	ldr	r3, [r3, #20]
 8009602:	041b      	lsls	r3, r3, #16
 8009604:	497e      	ldr	r1, [pc, #504]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009606:	4313      	orrs	r3, r2
 8009608:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800960a:	e049      	b.n	80096a0 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	68db      	ldr	r3, [r3, #12]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d02c      	beq.n	800966e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8009614:	4b7a      	ldr	r3, [pc, #488]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f023 0218 	bic.w	r2, r3, #24
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	691b      	ldr	r3, [r3, #16]
 8009620:	4977      	ldr	r1, [pc, #476]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009622:	4313      	orrs	r3, r2
 8009624:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8009626:	4b76      	ldr	r3, [pc, #472]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a75      	ldr	r2, [pc, #468]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 800962c:	f043 0301 	orr.w	r3, r3, #1
 8009630:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009632:	f7fd f907 	bl	8006844 <HAL_GetTick>
 8009636:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009638:	e008      	b.n	800964c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800963a:	f7fd f903 	bl	8006844 <HAL_GetTick>
 800963e:	4602      	mov	r2, r0
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	1ad3      	subs	r3, r2, r3
 8009644:	2b02      	cmp	r3, #2
 8009646:	d901      	bls.n	800964c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8009648:	2303      	movs	r3, #3
 800964a:	e29d      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800964c:	4b6c      	ldr	r3, [pc, #432]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f003 0302 	and.w	r3, r3, #2
 8009654:	2b00      	cmp	r3, #0
 8009656:	d0f0      	beq.n	800963a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8009658:	4b69      	ldr	r3, [pc, #420]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 800965a:	691b      	ldr	r3, [r3, #16]
 800965c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	695b      	ldr	r3, [r3, #20]
 8009664:	041b      	lsls	r3, r3, #16
 8009666:	4966      	ldr	r1, [pc, #408]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009668:	4313      	orrs	r3, r2
 800966a:	610b      	str	r3, [r1, #16]
 800966c:	e018      	b.n	80096a0 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800966e:	4b64      	ldr	r3, [pc, #400]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a63      	ldr	r2, [pc, #396]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009674:	f023 0301 	bic.w	r3, r3, #1
 8009678:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800967a:	f7fd f8e3 	bl	8006844 <HAL_GetTick>
 800967e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009680:	e008      	b.n	8009694 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8009682:	f7fd f8df 	bl	8006844 <HAL_GetTick>
 8009686:	4602      	mov	r2, r0
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	1ad3      	subs	r3, r2, r3
 800968c:	2b02      	cmp	r3, #2
 800968e:	d901      	bls.n	8009694 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8009690:	2303      	movs	r3, #3
 8009692:	e279      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009694:	4b5a      	ldr	r3, [pc, #360]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f003 0302 	and.w	r3, r3, #2
 800969c:	2b00      	cmp	r3, #0
 800969e:	d1f0      	bne.n	8009682 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f003 0308 	and.w	r3, r3, #8
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d03c      	beq.n	8009726 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	699b      	ldr	r3, [r3, #24]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d01c      	beq.n	80096ee <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096b4:	4b52      	ldr	r3, [pc, #328]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80096b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80096ba:	4a51      	ldr	r2, [pc, #324]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80096bc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80096c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096c4:	f7fd f8be 	bl	8006844 <HAL_GetTick>
 80096c8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80096ca:	e008      	b.n	80096de <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80096cc:	f7fd f8ba 	bl	8006844 <HAL_GetTick>
 80096d0:	4602      	mov	r2, r0
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	1ad3      	subs	r3, r2, r3
 80096d6:	2b02      	cmp	r3, #2
 80096d8:	d901      	bls.n	80096de <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80096da:	2303      	movs	r3, #3
 80096dc:	e254      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80096de:	4b48      	ldr	r3, [pc, #288]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80096e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80096e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d0ef      	beq.n	80096cc <HAL_RCC_OscConfig+0x3a8>
 80096ec:	e01b      	b.n	8009726 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80096ee:	4b44      	ldr	r3, [pc, #272]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80096f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80096f4:	4a42      	ldr	r2, [pc, #264]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80096f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096fe:	f7fd f8a1 	bl	8006844 <HAL_GetTick>
 8009702:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8009704:	e008      	b.n	8009718 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8009706:	f7fd f89d 	bl	8006844 <HAL_GetTick>
 800970a:	4602      	mov	r2, r0
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	1ad3      	subs	r3, r2, r3
 8009710:	2b02      	cmp	r3, #2
 8009712:	d901      	bls.n	8009718 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8009714:	2303      	movs	r3, #3
 8009716:	e237      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8009718:	4b39      	ldr	r3, [pc, #228]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 800971a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800971e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009722:	2b00      	cmp	r3, #0
 8009724:	d1ef      	bne.n	8009706 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f003 0304 	and.w	r3, r3, #4
 800972e:	2b00      	cmp	r3, #0
 8009730:	f000 80d2 	beq.w	80098d8 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8009734:	4b34      	ldr	r3, [pc, #208]	@ (8009808 <HAL_RCC_OscConfig+0x4e4>)
 8009736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009738:	f003 0301 	and.w	r3, r3, #1
 800973c:	2b00      	cmp	r3, #0
 800973e:	d118      	bne.n	8009772 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8009740:	4b31      	ldr	r3, [pc, #196]	@ (8009808 <HAL_RCC_OscConfig+0x4e4>)
 8009742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009744:	4a30      	ldr	r2, [pc, #192]	@ (8009808 <HAL_RCC_OscConfig+0x4e4>)
 8009746:	f043 0301 	orr.w	r3, r3, #1
 800974a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800974c:	f7fd f87a 	bl	8006844 <HAL_GetTick>
 8009750:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8009752:	e008      	b.n	8009766 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009754:	f7fd f876 	bl	8006844 <HAL_GetTick>
 8009758:	4602      	mov	r2, r0
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	1ad3      	subs	r3, r2, r3
 800975e:	2b02      	cmp	r3, #2
 8009760:	d901      	bls.n	8009766 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8009762:	2303      	movs	r3, #3
 8009764:	e210      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8009766:	4b28      	ldr	r3, [pc, #160]	@ (8009808 <HAL_RCC_OscConfig+0x4e4>)
 8009768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976a:	f003 0301 	and.w	r3, r3, #1
 800976e:	2b00      	cmp	r3, #0
 8009770:	d0f0      	beq.n	8009754 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	2b01      	cmp	r3, #1
 8009778:	d108      	bne.n	800978c <HAL_RCC_OscConfig+0x468>
 800977a:	4b21      	ldr	r3, [pc, #132]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 800977c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009780:	4a1f      	ldr	r2, [pc, #124]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009782:	f043 0301 	orr.w	r3, r3, #1
 8009786:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800978a:	e074      	b.n	8009876 <HAL_RCC_OscConfig+0x552>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d118      	bne.n	80097c6 <HAL_RCC_OscConfig+0x4a2>
 8009794:	4b1a      	ldr	r3, [pc, #104]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 8009796:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800979a:	4a19      	ldr	r2, [pc, #100]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 800979c:	f023 0301 	bic.w	r3, r3, #1
 80097a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80097a4:	4b16      	ldr	r3, [pc, #88]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80097a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80097aa:	4a15      	ldr	r2, [pc, #84]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80097ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80097b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80097b4:	4b12      	ldr	r3, [pc, #72]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80097b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80097ba:	4a11      	ldr	r2, [pc, #68]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80097bc:	f023 0304 	bic.w	r3, r3, #4
 80097c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80097c4:	e057      	b.n	8009876 <HAL_RCC_OscConfig+0x552>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	2b05      	cmp	r3, #5
 80097cc:	d11e      	bne.n	800980c <HAL_RCC_OscConfig+0x4e8>
 80097ce:	4b0c      	ldr	r3, [pc, #48]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80097d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80097d4:	4a0a      	ldr	r2, [pc, #40]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80097d6:	f043 0304 	orr.w	r3, r3, #4
 80097da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80097de:	4b08      	ldr	r3, [pc, #32]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80097e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80097e4:	4a06      	ldr	r2, [pc, #24]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80097e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80097ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80097ee:	4b04      	ldr	r3, [pc, #16]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80097f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80097f4:	4a02      	ldr	r2, [pc, #8]	@ (8009800 <HAL_RCC_OscConfig+0x4dc>)
 80097f6:	f043 0301 	orr.w	r3, r3, #1
 80097fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80097fe:	e03a      	b.n	8009876 <HAL_RCC_OscConfig+0x552>
 8009800:	44020c00 	.word	0x44020c00
 8009804:	200000a0 	.word	0x200000a0
 8009808:	44020800 	.word	0x44020800
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	689b      	ldr	r3, [r3, #8]
 8009810:	2b85      	cmp	r3, #133	@ 0x85
 8009812:	d118      	bne.n	8009846 <HAL_RCC_OscConfig+0x522>
 8009814:	4ba2      	ldr	r3, [pc, #648]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009816:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800981a:	4aa1      	ldr	r2, [pc, #644]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 800981c:	f043 0304 	orr.w	r3, r3, #4
 8009820:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009824:	4b9e      	ldr	r3, [pc, #632]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009826:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800982a:	4a9d      	ldr	r2, [pc, #628]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 800982c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009830:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009834:	4b9a      	ldr	r3, [pc, #616]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009836:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800983a:	4a99      	ldr	r2, [pc, #612]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 800983c:	f043 0301 	orr.w	r3, r3, #1
 8009840:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009844:	e017      	b.n	8009876 <HAL_RCC_OscConfig+0x552>
 8009846:	4b96      	ldr	r3, [pc, #600]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009848:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800984c:	4a94      	ldr	r2, [pc, #592]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 800984e:	f023 0301 	bic.w	r3, r3, #1
 8009852:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009856:	4b92      	ldr	r3, [pc, #584]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009858:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800985c:	4a90      	ldr	r2, [pc, #576]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 800985e:	f023 0304 	bic.w	r3, r3, #4
 8009862:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009866:	4b8e      	ldr	r3, [pc, #568]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009868:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800986c:	4a8c      	ldr	r2, [pc, #560]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 800986e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009872:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	689b      	ldr	r3, [r3, #8]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d016      	beq.n	80098ac <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800987e:	f7fc ffe1 	bl	8006844 <HAL_GetTick>
 8009882:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009884:	e00a      	b.n	800989c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009886:	f7fc ffdd 	bl	8006844 <HAL_GetTick>
 800988a:	4602      	mov	r2, r0
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	1ad3      	subs	r3, r2, r3
 8009890:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009894:	4293      	cmp	r3, r2
 8009896:	d901      	bls.n	800989c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8009898:	2303      	movs	r3, #3
 800989a:	e175      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800989c:	4b80      	ldr	r3, [pc, #512]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 800989e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098a2:	f003 0302 	and.w	r3, r3, #2
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d0ed      	beq.n	8009886 <HAL_RCC_OscConfig+0x562>
 80098aa:	e015      	b.n	80098d8 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098ac:	f7fc ffca 	bl	8006844 <HAL_GetTick>
 80098b0:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80098b2:	e00a      	b.n	80098ca <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098b4:	f7fc ffc6 	bl	8006844 <HAL_GetTick>
 80098b8:	4602      	mov	r2, r0
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	1ad3      	subs	r3, r2, r3
 80098be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d901      	bls.n	80098ca <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80098c6:	2303      	movs	r3, #3
 80098c8:	e15e      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80098ca:	4b75      	ldr	r3, [pc, #468]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 80098cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098d0:	f003 0302 	and.w	r3, r3, #2
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d1ed      	bne.n	80098b4 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f003 0320 	and.w	r3, r3, #32
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d036      	beq.n	8009952 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d019      	beq.n	8009920 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80098ec:	4b6c      	ldr	r3, [pc, #432]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a6b      	ldr	r2, [pc, #428]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 80098f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80098f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098f8:	f7fc ffa4 	bl	8006844 <HAL_GetTick>
 80098fc:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80098fe:	e008      	b.n	8009912 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8009900:	f7fc ffa0 	bl	8006844 <HAL_GetTick>
 8009904:	4602      	mov	r2, r0
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	1ad3      	subs	r3, r2, r3
 800990a:	2b02      	cmp	r3, #2
 800990c:	d901      	bls.n	8009912 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800990e:	2303      	movs	r3, #3
 8009910:	e13a      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009912:	4b63      	ldr	r3, [pc, #396]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800991a:	2b00      	cmp	r3, #0
 800991c:	d0f0      	beq.n	8009900 <HAL_RCC_OscConfig+0x5dc>
 800991e:	e018      	b.n	8009952 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009920:	4b5f      	ldr	r3, [pc, #380]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a5e      	ldr	r2, [pc, #376]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009926:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800992a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800992c:	f7fc ff8a 	bl	8006844 <HAL_GetTick>
 8009930:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009932:	e008      	b.n	8009946 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8009934:	f7fc ff86 	bl	8006844 <HAL_GetTick>
 8009938:	4602      	mov	r2, r0
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	1ad3      	subs	r3, r2, r3
 800993e:	2b02      	cmp	r3, #2
 8009940:	d901      	bls.n	8009946 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8009942:	2303      	movs	r3, #3
 8009944:	e120      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009946:	4b56      	ldr	r3, [pc, #344]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800994e:	2b00      	cmp	r3, #0
 8009950:	d1f0      	bne.n	8009934 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009956:	2b00      	cmp	r3, #0
 8009958:	f000 8115 	beq.w	8009b86 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800995c:	69fb      	ldr	r3, [r7, #28]
 800995e:	2b18      	cmp	r3, #24
 8009960:	f000 80af 	beq.w	8009ac2 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009968:	2b02      	cmp	r3, #2
 800996a:	f040 8086 	bne.w	8009a7a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800996e:	4b4c      	ldr	r3, [pc, #304]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4a4b      	ldr	r2, [pc, #300]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009974:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800997a:	f7fc ff63 	bl	8006844 <HAL_GetTick>
 800997e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8009980:	e008      	b.n	8009994 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8009982:	f7fc ff5f 	bl	8006844 <HAL_GetTick>
 8009986:	4602      	mov	r2, r0
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	1ad3      	subs	r3, r2, r3
 800998c:	2b02      	cmp	r3, #2
 800998e:	d901      	bls.n	8009994 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8009990:	2303      	movs	r3, #3
 8009992:	e0f9      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8009994:	4b42      	ldr	r3, [pc, #264]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800999c:	2b00      	cmp	r3, #0
 800999e:	d1f0      	bne.n	8009982 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80099a0:	4b3f      	ldr	r3, [pc, #252]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 80099a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80099a8:	f023 0303 	bic.w	r3, r3, #3
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80099b0:	687a      	ldr	r2, [r7, #4]
 80099b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80099b4:	0212      	lsls	r2, r2, #8
 80099b6:	430a      	orrs	r2, r1
 80099b8:	4939      	ldr	r1, [pc, #228]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 80099ba:	4313      	orrs	r3, r2
 80099bc:	628b      	str	r3, [r1, #40]	@ 0x28
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099c2:	3b01      	subs	r3, #1
 80099c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099cc:	3b01      	subs	r3, #1
 80099ce:	025b      	lsls	r3, r3, #9
 80099d0:	b29b      	uxth	r3, r3
 80099d2:	431a      	orrs	r2, r3
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099d8:	3b01      	subs	r3, #1
 80099da:	041b      	lsls	r3, r3, #16
 80099dc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80099e0:	431a      	orrs	r2, r3
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099e6:	3b01      	subs	r3, #1
 80099e8:	061b      	lsls	r3, r3, #24
 80099ea:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80099ee:	492c      	ldr	r1, [pc, #176]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 80099f0:	4313      	orrs	r3, r2
 80099f2:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80099f4:	4b2a      	ldr	r3, [pc, #168]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 80099f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f8:	4a29      	ldr	r2, [pc, #164]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 80099fa:	f023 0310 	bic.w	r3, r3, #16
 80099fe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a04:	4a26      	ldr	r2, [pc, #152]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a06:	00db      	lsls	r3, r3, #3
 8009a08:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8009a0a:	4b25      	ldr	r3, [pc, #148]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a0e:	4a24      	ldr	r2, [pc, #144]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a10:	f043 0310 	orr.w	r3, r3, #16
 8009a14:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8009a16:	4b22      	ldr	r3, [pc, #136]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a1a:	f023 020c 	bic.w	r2, r3, #12
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a22:	491f      	ldr	r1, [pc, #124]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a24:	4313      	orrs	r3, r2
 8009a26:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8009a28:	4b1d      	ldr	r3, [pc, #116]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a2c:	f023 0220 	bic.w	r2, r3, #32
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a34:	491a      	ldr	r1, [pc, #104]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a36:	4313      	orrs	r3, r2
 8009a38:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009a3a:	4b19      	ldr	r3, [pc, #100]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a3e:	4a18      	ldr	r2, [pc, #96]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a44:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8009a46:	4b16      	ldr	r3, [pc, #88]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4a15      	ldr	r2, [pc, #84]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009a50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a52:	f7fc fef7 	bl	8006844 <HAL_GetTick>
 8009a56:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8009a58:	e008      	b.n	8009a6c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8009a5a:	f7fc fef3 	bl	8006844 <HAL_GetTick>
 8009a5e:	4602      	mov	r2, r0
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	1ad3      	subs	r3, r2, r3
 8009a64:	2b02      	cmp	r3, #2
 8009a66:	d901      	bls.n	8009a6c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8009a68:	2303      	movs	r3, #3
 8009a6a:	e08d      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8009a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d0f0      	beq.n	8009a5a <HAL_RCC_OscConfig+0x736>
 8009a78:	e085      	b.n	8009b86 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8009a7a:	4b09      	ldr	r3, [pc, #36]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4a08      	ldr	r2, [pc, #32]	@ (8009aa0 <HAL_RCC_OscConfig+0x77c>)
 8009a80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a86:	f7fc fedd 	bl	8006844 <HAL_GetTick>
 8009a8a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8009a8c:	e00a      	b.n	8009aa4 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8009a8e:	f7fc fed9 	bl	8006844 <HAL_GetTick>
 8009a92:	4602      	mov	r2, r0
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	1ad3      	subs	r3, r2, r3
 8009a98:	2b02      	cmp	r3, #2
 8009a9a:	d903      	bls.n	8009aa4 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8009a9c:	2303      	movs	r3, #3
 8009a9e:	e073      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
 8009aa0:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8009aa4:	4b3a      	ldr	r3, [pc, #232]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d1ee      	bne.n	8009a8e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8009ab0:	4b37      	ldr	r3, [pc, #220]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ab4:	4a36      	ldr	r2, [pc, #216]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009ab6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8009aba:	f023 0303 	bic.w	r3, r3, #3
 8009abe:	6293      	str	r3, [r2, #40]	@ 0x28
 8009ac0:	e061      	b.n	8009b86 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8009ac2:	4b33      	ldr	r3, [pc, #204]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009ac8:	4b31      	ldr	r3, [pc, #196]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009acc:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d031      	beq.n	8009b3a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	f003 0203 	and.w	r2, r3, #3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d12a      	bne.n	8009b3a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	0a1b      	lsrs	r3, r3, #8
 8009ae8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d122      	bne.n	8009b3a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009afe:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d11a      	bne.n	8009b3a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	0a5b      	lsrs	r3, r3, #9
 8009b08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b10:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8009b12:	429a      	cmp	r2, r3
 8009b14:	d111      	bne.n	8009b3a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	0c1b      	lsrs	r3, r3, #16
 8009b1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b22:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d108      	bne.n	8009b3a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	0e1b      	lsrs	r3, r3, #24
 8009b2c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b34:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d001      	beq.n	8009b3e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	e024      	b.n	8009b88 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8009b3e:	4b14      	ldr	r3, [pc, #80]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b42:	08db      	lsrs	r3, r3, #3
 8009b44:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d01a      	beq.n	8009b86 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8009b50:	4b0f      	ldr	r3, [pc, #60]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b54:	4a0e      	ldr	r2, [pc, #56]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009b56:	f023 0310 	bic.w	r3, r3, #16
 8009b5a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b5c:	f7fc fe72 	bl	8006844 <HAL_GetTick>
 8009b60:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8009b62:	bf00      	nop
 8009b64:	f7fc fe6e 	bl	8006844 <HAL_GetTick>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d0f9      	beq.n	8009b64 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b74:	4a06      	ldr	r2, [pc, #24]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009b76:	00db      	lsls	r3, r3, #3
 8009b78:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8009b7a:	4b05      	ldr	r3, [pc, #20]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b7e:	4a04      	ldr	r2, [pc, #16]	@ (8009b90 <HAL_RCC_OscConfig+0x86c>)
 8009b80:	f043 0310 	orr.w	r3, r3, #16
 8009b84:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8009b86:	2300      	movs	r3, #0
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3720      	adds	r7, #32
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bd80      	pop	{r7, pc}
 8009b90:	44020c00 	.word	0x44020c00

08009b94 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d101      	bne.n	8009ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	e19e      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009ba8:	4b83      	ldr	r3, [pc, #524]	@ (8009db8 <HAL_RCC_ClockConfig+0x224>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f003 030f 	and.w	r3, r3, #15
 8009bb0:	683a      	ldr	r2, [r7, #0]
 8009bb2:	429a      	cmp	r2, r3
 8009bb4:	d910      	bls.n	8009bd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009bb6:	4b80      	ldr	r3, [pc, #512]	@ (8009db8 <HAL_RCC_ClockConfig+0x224>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f023 020f 	bic.w	r2, r3, #15
 8009bbe:	497e      	ldr	r1, [pc, #504]	@ (8009db8 <HAL_RCC_ClockConfig+0x224>)
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009bc6:	4b7c      	ldr	r3, [pc, #496]	@ (8009db8 <HAL_RCC_ClockConfig+0x224>)
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f003 030f 	and.w	r3, r3, #15
 8009bce:	683a      	ldr	r2, [r7, #0]
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d001      	beq.n	8009bd8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	e186      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f003 0310 	and.w	r3, r3, #16
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d012      	beq.n	8009c0a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	695a      	ldr	r2, [r3, #20]
 8009be8:	4b74      	ldr	r3, [pc, #464]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009bea:	6a1b      	ldr	r3, [r3, #32]
 8009bec:	0a1b      	lsrs	r3, r3, #8
 8009bee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d909      	bls.n	8009c0a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8009bf6:	4b71      	ldr	r3, [pc, #452]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009bf8:	6a1b      	ldr	r3, [r3, #32]
 8009bfa:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	695b      	ldr	r3, [r3, #20]
 8009c02:	021b      	lsls	r3, r3, #8
 8009c04:	496d      	ldr	r1, [pc, #436]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009c06:	4313      	orrs	r3, r2
 8009c08:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f003 0308 	and.w	r3, r3, #8
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d012      	beq.n	8009c3c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	691a      	ldr	r2, [r3, #16]
 8009c1a:	4b68      	ldr	r3, [pc, #416]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009c1c:	6a1b      	ldr	r3, [r3, #32]
 8009c1e:	091b      	lsrs	r3, r3, #4
 8009c20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009c24:	429a      	cmp	r2, r3
 8009c26:	d909      	bls.n	8009c3c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8009c28:	4b64      	ldr	r3, [pc, #400]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009c2a:	6a1b      	ldr	r3, [r3, #32]
 8009c2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	691b      	ldr	r3, [r3, #16]
 8009c34:	011b      	lsls	r3, r3, #4
 8009c36:	4961      	ldr	r1, [pc, #388]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009c38:	4313      	orrs	r3, r2
 8009c3a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f003 0304 	and.w	r3, r3, #4
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d010      	beq.n	8009c6a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	68da      	ldr	r2, [r3, #12]
 8009c4c:	4b5b      	ldr	r3, [pc, #364]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009c4e:	6a1b      	ldr	r3, [r3, #32]
 8009c50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009c54:	429a      	cmp	r2, r3
 8009c56:	d908      	bls.n	8009c6a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8009c58:	4b58      	ldr	r3, [pc, #352]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009c5a:	6a1b      	ldr	r3, [r3, #32]
 8009c5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	68db      	ldr	r3, [r3, #12]
 8009c64:	4955      	ldr	r1, [pc, #340]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009c66:	4313      	orrs	r3, r2
 8009c68:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f003 0302 	and.w	r3, r3, #2
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d010      	beq.n	8009c98 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	689a      	ldr	r2, [r3, #8]
 8009c7a:	4b50      	ldr	r3, [pc, #320]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009c7c:	6a1b      	ldr	r3, [r3, #32]
 8009c7e:	f003 030f 	and.w	r3, r3, #15
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d908      	bls.n	8009c98 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8009c86:	4b4d      	ldr	r3, [pc, #308]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009c88:	6a1b      	ldr	r3, [r3, #32]
 8009c8a:	f023 020f 	bic.w	r2, r3, #15
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	494a      	ldr	r1, [pc, #296]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009c94:	4313      	orrs	r3, r2
 8009c96:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f003 0301 	and.w	r3, r3, #1
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	f000 8093 	beq.w	8009dcc <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	2b03      	cmp	r3, #3
 8009cac:	d107      	bne.n	8009cbe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8009cae:	4b43      	ldr	r3, [pc, #268]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d121      	bne.n	8009cfe <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e113      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	2b02      	cmp	r3, #2
 8009cc4:	d107      	bne.n	8009cd6 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009cc6:	4b3d      	ldr	r3, [pc, #244]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d115      	bne.n	8009cfe <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	e107      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	685b      	ldr	r3, [r3, #4]
 8009cda:	2b01      	cmp	r3, #1
 8009cdc:	d107      	bne.n	8009cee <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8009cde:	4b37      	ldr	r3, [pc, #220]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d109      	bne.n	8009cfe <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8009cea:	2301      	movs	r3, #1
 8009cec:	e0fb      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009cee:	4b33      	ldr	r3, [pc, #204]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f003 0302 	and.w	r3, r3, #2
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d101      	bne.n	8009cfe <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	e0f3      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8009cfe:	4b2f      	ldr	r3, [pc, #188]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009d00:	69db      	ldr	r3, [r3, #28]
 8009d02:	f023 0203 	bic.w	r2, r3, #3
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	492c      	ldr	r1, [pc, #176]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d10:	f7fc fd98 	bl	8006844 <HAL_GetTick>
 8009d14:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	2b03      	cmp	r3, #3
 8009d1c:	d112      	bne.n	8009d44 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009d1e:	e00a      	b.n	8009d36 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8009d20:	f7fc fd90 	bl	8006844 <HAL_GetTick>
 8009d24:	4602      	mov	r2, r0
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	1ad3      	subs	r3, r2, r3
 8009d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d901      	bls.n	8009d36 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8009d32:	2303      	movs	r3, #3
 8009d34:	e0d7      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009d36:	4b21      	ldr	r3, [pc, #132]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009d38:	69db      	ldr	r3, [r3, #28]
 8009d3a:	f003 0318 	and.w	r3, r3, #24
 8009d3e:	2b18      	cmp	r3, #24
 8009d40:	d1ee      	bne.n	8009d20 <HAL_RCC_ClockConfig+0x18c>
 8009d42:	e043      	b.n	8009dcc <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	685b      	ldr	r3, [r3, #4]
 8009d48:	2b02      	cmp	r3, #2
 8009d4a:	d112      	bne.n	8009d72 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8009d4c:	e00a      	b.n	8009d64 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8009d4e:	f7fc fd79 	bl	8006844 <HAL_GetTick>
 8009d52:	4602      	mov	r2, r0
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	1ad3      	subs	r3, r2, r3
 8009d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d901      	bls.n	8009d64 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8009d60:	2303      	movs	r3, #3
 8009d62:	e0c0      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8009d64:	4b15      	ldr	r3, [pc, #84]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009d66:	69db      	ldr	r3, [r3, #28]
 8009d68:	f003 0318 	and.w	r3, r3, #24
 8009d6c:	2b10      	cmp	r3, #16
 8009d6e:	d1ee      	bne.n	8009d4e <HAL_RCC_ClockConfig+0x1ba>
 8009d70:	e02c      	b.n	8009dcc <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	685b      	ldr	r3, [r3, #4]
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d122      	bne.n	8009dc0 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8009d7a:	e00a      	b.n	8009d92 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8009d7c:	f7fc fd62 	bl	8006844 <HAL_GetTick>
 8009d80:	4602      	mov	r2, r0
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	1ad3      	subs	r3, r2, r3
 8009d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d901      	bls.n	8009d92 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8009d8e:	2303      	movs	r3, #3
 8009d90:	e0a9      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8009d92:	4b0a      	ldr	r3, [pc, #40]	@ (8009dbc <HAL_RCC_ClockConfig+0x228>)
 8009d94:	69db      	ldr	r3, [r3, #28]
 8009d96:	f003 0318 	and.w	r3, r3, #24
 8009d9a:	2b08      	cmp	r3, #8
 8009d9c:	d1ee      	bne.n	8009d7c <HAL_RCC_ClockConfig+0x1e8>
 8009d9e:	e015      	b.n	8009dcc <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8009da0:	f7fc fd50 	bl	8006844 <HAL_GetTick>
 8009da4:	4602      	mov	r2, r0
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	1ad3      	subs	r3, r2, r3
 8009daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d906      	bls.n	8009dc0 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8009db2:	2303      	movs	r3, #3
 8009db4:	e097      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
 8009db6:	bf00      	nop
 8009db8:	40022000 	.word	0x40022000
 8009dbc:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8009dc0:	4b4b      	ldr	r3, [pc, #300]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009dc2:	69db      	ldr	r3, [r3, #28]
 8009dc4:	f003 0318 	and.w	r3, r3, #24
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d1e9      	bne.n	8009da0 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f003 0302 	and.w	r3, r3, #2
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d010      	beq.n	8009dfa <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	689a      	ldr	r2, [r3, #8]
 8009ddc:	4b44      	ldr	r3, [pc, #272]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009dde:	6a1b      	ldr	r3, [r3, #32]
 8009de0:	f003 030f 	and.w	r3, r3, #15
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d208      	bcs.n	8009dfa <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8009de8:	4b41      	ldr	r3, [pc, #260]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009dea:	6a1b      	ldr	r3, [r3, #32]
 8009dec:	f023 020f 	bic.w	r2, r3, #15
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	689b      	ldr	r3, [r3, #8]
 8009df4:	493e      	ldr	r1, [pc, #248]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009df6:	4313      	orrs	r3, r2
 8009df8:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009dfa:	4b3e      	ldr	r3, [pc, #248]	@ (8009ef4 <HAL_RCC_ClockConfig+0x360>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f003 030f 	and.w	r3, r3, #15
 8009e02:	683a      	ldr	r2, [r7, #0]
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d210      	bcs.n	8009e2a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e08:	4b3a      	ldr	r3, [pc, #232]	@ (8009ef4 <HAL_RCC_ClockConfig+0x360>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f023 020f 	bic.w	r2, r3, #15
 8009e10:	4938      	ldr	r1, [pc, #224]	@ (8009ef4 <HAL_RCC_ClockConfig+0x360>)
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	4313      	orrs	r3, r2
 8009e16:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e18:	4b36      	ldr	r3, [pc, #216]	@ (8009ef4 <HAL_RCC_ClockConfig+0x360>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f003 030f 	and.w	r3, r3, #15
 8009e20:	683a      	ldr	r2, [r7, #0]
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d001      	beq.n	8009e2a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8009e26:	2301      	movs	r3, #1
 8009e28:	e05d      	b.n	8009ee6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f003 0304 	and.w	r3, r3, #4
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d010      	beq.n	8009e58 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	68da      	ldr	r2, [r3, #12]
 8009e3a:	4b2d      	ldr	r3, [pc, #180]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009e3c:	6a1b      	ldr	r3, [r3, #32]
 8009e3e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009e42:	429a      	cmp	r2, r3
 8009e44:	d208      	bcs.n	8009e58 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8009e46:	4b2a      	ldr	r3, [pc, #168]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009e48:	6a1b      	ldr	r3, [r3, #32]
 8009e4a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	68db      	ldr	r3, [r3, #12]
 8009e52:	4927      	ldr	r1, [pc, #156]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009e54:	4313      	orrs	r3, r2
 8009e56:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f003 0308 	and.w	r3, r3, #8
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d012      	beq.n	8009e8a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	691a      	ldr	r2, [r3, #16]
 8009e68:	4b21      	ldr	r3, [pc, #132]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009e6a:	6a1b      	ldr	r3, [r3, #32]
 8009e6c:	091b      	lsrs	r3, r3, #4
 8009e6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009e72:	429a      	cmp	r2, r3
 8009e74:	d209      	bcs.n	8009e8a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8009e76:	4b1e      	ldr	r3, [pc, #120]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009e78:	6a1b      	ldr	r3, [r3, #32]
 8009e7a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	691b      	ldr	r3, [r3, #16]
 8009e82:	011b      	lsls	r3, r3, #4
 8009e84:	491a      	ldr	r1, [pc, #104]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009e86:	4313      	orrs	r3, r2
 8009e88:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f003 0310 	and.w	r3, r3, #16
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d012      	beq.n	8009ebc <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	695a      	ldr	r2, [r3, #20]
 8009e9a:	4b15      	ldr	r3, [pc, #84]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009e9c:	6a1b      	ldr	r3, [r3, #32]
 8009e9e:	0a1b      	lsrs	r3, r3, #8
 8009ea0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d209      	bcs.n	8009ebc <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8009ea8:	4b11      	ldr	r3, [pc, #68]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009eaa:	6a1b      	ldr	r3, [r3, #32]
 8009eac:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	695b      	ldr	r3, [r3, #20]
 8009eb4:	021b      	lsls	r3, r3, #8
 8009eb6:	490e      	ldr	r1, [pc, #56]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8009ebc:	f000 f822 	bl	8009f04 <HAL_RCC_GetSysClockFreq>
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8009ef0 <HAL_RCC_ClockConfig+0x35c>)
 8009ec4:	6a1b      	ldr	r3, [r3, #32]
 8009ec6:	f003 030f 	and.w	r3, r3, #15
 8009eca:	490b      	ldr	r1, [pc, #44]	@ (8009ef8 <HAL_RCC_ClockConfig+0x364>)
 8009ecc:	5ccb      	ldrb	r3, [r1, r3]
 8009ece:	fa22 f303 	lsr.w	r3, r2, r3
 8009ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8009efc <HAL_RCC_ClockConfig+0x368>)
 8009ed4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8009f00 <HAL_RCC_ClockConfig+0x36c>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4618      	mov	r0, r3
 8009edc:	f7fc fc28 	bl	8006730 <HAL_InitTick>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8009ee4:	7afb      	ldrb	r3, [r7, #11]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3710      	adds	r7, #16
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}
 8009eee:	bf00      	nop
 8009ef0:	44020c00 	.word	0x44020c00
 8009ef4:	40022000 	.word	0x40022000
 8009ef8:	08015568 	.word	0x08015568
 8009efc:	20000000 	.word	0x20000000
 8009f00:	200000a0 	.word	0x200000a0

08009f04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b089      	sub	sp, #36	@ 0x24
 8009f08:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8009f0a:	4b8c      	ldr	r3, [pc, #560]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009f0c:	69db      	ldr	r3, [r3, #28]
 8009f0e:	f003 0318 	and.w	r3, r3, #24
 8009f12:	2b08      	cmp	r3, #8
 8009f14:	d102      	bne.n	8009f1c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8009f16:	4b8a      	ldr	r3, [pc, #552]	@ (800a140 <HAL_RCC_GetSysClockFreq+0x23c>)
 8009f18:	61fb      	str	r3, [r7, #28]
 8009f1a:	e107      	b.n	800a12c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009f1c:	4b87      	ldr	r3, [pc, #540]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009f1e:	69db      	ldr	r3, [r3, #28]
 8009f20:	f003 0318 	and.w	r3, r3, #24
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d112      	bne.n	8009f4e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8009f28:	4b84      	ldr	r3, [pc, #528]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f003 0320 	and.w	r3, r3, #32
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d009      	beq.n	8009f48 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009f34:	4b81      	ldr	r3, [pc, #516]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	08db      	lsrs	r3, r3, #3
 8009f3a:	f003 0303 	and.w	r3, r3, #3
 8009f3e:	4a81      	ldr	r2, [pc, #516]	@ (800a144 <HAL_RCC_GetSysClockFreq+0x240>)
 8009f40:	fa22 f303 	lsr.w	r3, r2, r3
 8009f44:	61fb      	str	r3, [r7, #28]
 8009f46:	e0f1      	b.n	800a12c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8009f48:	4b7e      	ldr	r3, [pc, #504]	@ (800a144 <HAL_RCC_GetSysClockFreq+0x240>)
 8009f4a:	61fb      	str	r3, [r7, #28]
 8009f4c:	e0ee      	b.n	800a12c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009f4e:	4b7b      	ldr	r3, [pc, #492]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009f50:	69db      	ldr	r3, [r3, #28]
 8009f52:	f003 0318 	and.w	r3, r3, #24
 8009f56:	2b10      	cmp	r3, #16
 8009f58:	d102      	bne.n	8009f60 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009f5a:	4b7b      	ldr	r3, [pc, #492]	@ (800a148 <HAL_RCC_GetSysClockFreq+0x244>)
 8009f5c:	61fb      	str	r3, [r7, #28]
 8009f5e:	e0e5      	b.n	800a12c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009f60:	4b76      	ldr	r3, [pc, #472]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009f62:	69db      	ldr	r3, [r3, #28]
 8009f64:	f003 0318 	and.w	r3, r3, #24
 8009f68:	2b18      	cmp	r3, #24
 8009f6a:	f040 80dd 	bne.w	800a128 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8009f6e:	4b73      	ldr	r3, [pc, #460]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f72:	f003 0303 	and.w	r3, r3, #3
 8009f76:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8009f78:	4b70      	ldr	r3, [pc, #448]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f7c:	0a1b      	lsrs	r3, r3, #8
 8009f7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009f82:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8009f84:	4b6d      	ldr	r3, [pc, #436]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f88:	091b      	lsrs	r3, r3, #4
 8009f8a:	f003 0301 	and.w	r3, r3, #1
 8009f8e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8009f90:	4b6a      	ldr	r3, [pc, #424]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8009f94:	08db      	lsrs	r3, r3, #3
 8009f96:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8009f9a:	68fa      	ldr	r2, [r7, #12]
 8009f9c:	fb02 f303 	mul.w	r3, r2, r3
 8009fa0:	ee07 3a90 	vmov	s15, r3
 8009fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fa8:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	f000 80b7 	beq.w	800a122 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	d003      	beq.n	8009fc2 <HAL_RCC_GetSysClockFreq+0xbe>
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	2b03      	cmp	r3, #3
 8009fbe:	d056      	beq.n	800a06e <HAL_RCC_GetSysClockFreq+0x16a>
 8009fc0:	e077      	b.n	800a0b2 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8009fc2:	4b5e      	ldr	r3, [pc, #376]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f003 0320 	and.w	r3, r3, #32
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d02d      	beq.n	800a02a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009fce:	4b5b      	ldr	r3, [pc, #364]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	08db      	lsrs	r3, r3, #3
 8009fd4:	f003 0303 	and.w	r3, r3, #3
 8009fd8:	4a5a      	ldr	r2, [pc, #360]	@ (800a144 <HAL_RCC_GetSysClockFreq+0x240>)
 8009fda:	fa22 f303 	lsr.w	r3, r2, r3
 8009fde:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	ee07 3a90 	vmov	s15, r3
 8009fe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009fea:	693b      	ldr	r3, [r7, #16]
 8009fec:	ee07 3a90 	vmov	s15, r3
 8009ff0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ff4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ff8:	4b50      	ldr	r3, [pc, #320]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 8009ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a000:	ee07 3a90 	vmov	s15, r3
 800a004:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800a008:	ed97 6a02 	vldr	s12, [r7, #8]
 800a00c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 800a14c <HAL_RCC_GetSysClockFreq+0x248>
 800a010:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a014:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800a018:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a01c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a020:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a024:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800a028:	e065      	b.n	800a0f6 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a02a:	693b      	ldr	r3, [r7, #16]
 800a02c:	ee07 3a90 	vmov	s15, r3
 800a030:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a034:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800a150 <HAL_RCC_GetSysClockFreq+0x24c>
 800a038:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a03c:	4b3f      	ldr	r3, [pc, #252]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 800a03e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a044:	ee07 3a90 	vmov	s15, r3
 800a048:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800a04c:	ed97 6a02 	vldr	s12, [r7, #8]
 800a050:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800a14c <HAL_RCC_GetSysClockFreq+0x248>
 800a054:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a058:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800a05c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a060:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a064:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a068:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800a06c:	e043      	b.n	800a0f6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	ee07 3a90 	vmov	s15, r3
 800a074:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a078:	eddf 6a36 	vldr	s13, [pc, #216]	@ 800a154 <HAL_RCC_GetSysClockFreq+0x250>
 800a07c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a080:	4b2e      	ldr	r3, [pc, #184]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 800a082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a088:	ee07 3a90 	vmov	s15, r3
 800a08c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800a090:	ed97 6a02 	vldr	s12, [r7, #8]
 800a094:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 800a14c <HAL_RCC_GetSysClockFreq+0x248>
 800a098:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a09c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a0a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0ac:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800a0b0:	e021      	b.n	800a0f6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	ee07 3a90 	vmov	s15, r3
 800a0b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0bc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a158 <HAL_RCC_GetSysClockFreq+0x254>
 800a0c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0c4:	4b1d      	ldr	r3, [pc, #116]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 800a0c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0cc:	ee07 3a90 	vmov	s15, r3
 800a0d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0d4:	ed97 6a02 	vldr	s12, [r7, #8]
 800a0d8:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800a14c <HAL_RCC_GetSysClockFreq+0x248>
 800a0dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a0e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a0ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0f0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800a0f4:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800a0f6:	4b11      	ldr	r3, [pc, #68]	@ (800a13c <HAL_RCC_GetSysClockFreq+0x238>)
 800a0f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0fa:	0a5b      	lsrs	r3, r3, #9
 800a0fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a100:	3301      	adds	r3, #1
 800a102:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	ee07 3a90 	vmov	s15, r3
 800a10a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a10e:	edd7 6a06 	vldr	s13, [r7, #24]
 800a112:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a116:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a11a:	ee17 3a90 	vmov	r3, s15
 800a11e:	61fb      	str	r3, [r7, #28]
 800a120:	e004      	b.n	800a12c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800a122:	2300      	movs	r3, #0
 800a124:	61fb      	str	r3, [r7, #28]
 800a126:	e001      	b.n	800a12c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800a128:	4b06      	ldr	r3, [pc, #24]	@ (800a144 <HAL_RCC_GetSysClockFreq+0x240>)
 800a12a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800a12c:	69fb      	ldr	r3, [r7, #28]
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3724      	adds	r7, #36	@ 0x24
 800a132:	46bd      	mov	sp, r7
 800a134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a138:	4770      	bx	lr
 800a13a:	bf00      	nop
 800a13c:	44020c00 	.word	0x44020c00
 800a140:	003d0900 	.word	0x003d0900
 800a144:	03d09000 	.word	0x03d09000
 800a148:	017d7840 	.word	0x017d7840
 800a14c:	46000000 	.word	0x46000000
 800a150:	4c742400 	.word	0x4c742400
 800a154:	4bbebc20 	.word	0x4bbebc20
 800a158:	4a742400 	.word	0x4a742400

0800a15c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800a160:	f7ff fed0 	bl	8009f04 <HAL_RCC_GetSysClockFreq>
 800a164:	4602      	mov	r2, r0
 800a166:	4b08      	ldr	r3, [pc, #32]	@ (800a188 <HAL_RCC_GetHCLKFreq+0x2c>)
 800a168:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800a16a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800a16e:	4907      	ldr	r1, [pc, #28]	@ (800a18c <HAL_RCC_GetHCLKFreq+0x30>)
 800a170:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800a172:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800a176:	fa22 f303 	lsr.w	r3, r2, r3
 800a17a:	4a05      	ldr	r2, [pc, #20]	@ (800a190 <HAL_RCC_GetHCLKFreq+0x34>)
 800a17c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800a17e:	4b04      	ldr	r3, [pc, #16]	@ (800a190 <HAL_RCC_GetHCLKFreq+0x34>)
 800a180:	681b      	ldr	r3, [r3, #0]
}
 800a182:	4618      	mov	r0, r3
 800a184:	bd80      	pop	{r7, pc}
 800a186:	bf00      	nop
 800a188:	44020c00 	.word	0x44020c00
 800a18c:	08015568 	.word	0x08015568
 800a190:	20000000 	.word	0x20000000

0800a194 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800a198:	f7ff ffe0 	bl	800a15c <HAL_RCC_GetHCLKFreq>
 800a19c:	4602      	mov	r2, r0
 800a19e:	4b06      	ldr	r3, [pc, #24]	@ (800a1b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a1a0:	6a1b      	ldr	r3, [r3, #32]
 800a1a2:	091b      	lsrs	r3, r3, #4
 800a1a4:	f003 0307 	and.w	r3, r3, #7
 800a1a8:	4904      	ldr	r1, [pc, #16]	@ (800a1bc <HAL_RCC_GetPCLK1Freq+0x28>)
 800a1aa:	5ccb      	ldrb	r3, [r1, r3]
 800a1ac:	f003 031f 	and.w	r3, r3, #31
 800a1b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	bd80      	pop	{r7, pc}
 800a1b8:	44020c00 	.word	0x44020c00
 800a1bc:	08015578 	.word	0x08015578

0800a1c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800a1c4:	f7ff ffca 	bl	800a15c <HAL_RCC_GetHCLKFreq>
 800a1c8:	4602      	mov	r2, r0
 800a1ca:	4b06      	ldr	r3, [pc, #24]	@ (800a1e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a1cc:	6a1b      	ldr	r3, [r3, #32]
 800a1ce:	0a1b      	lsrs	r3, r3, #8
 800a1d0:	f003 0307 	and.w	r3, r3, #7
 800a1d4:	4904      	ldr	r1, [pc, #16]	@ (800a1e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a1d6:	5ccb      	ldrb	r3, [r1, r3]
 800a1d8:	f003 031f 	and.w	r3, r3, #31
 800a1dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	44020c00 	.word	0x44020c00
 800a1e8:	08015578 	.word	0x08015578

0800a1ec <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800a1f0:	f7ff ffb4 	bl	800a15c <HAL_RCC_GetHCLKFreq>
 800a1f4:	4602      	mov	r2, r0
 800a1f6:	4b06      	ldr	r3, [pc, #24]	@ (800a210 <HAL_RCC_GetPCLK3Freq+0x24>)
 800a1f8:	6a1b      	ldr	r3, [r3, #32]
 800a1fa:	0b1b      	lsrs	r3, r3, #12
 800a1fc:	f003 0307 	and.w	r3, r3, #7
 800a200:	4904      	ldr	r1, [pc, #16]	@ (800a214 <HAL_RCC_GetPCLK3Freq+0x28>)
 800a202:	5ccb      	ldrb	r3, [r1, r3]
 800a204:	f003 031f 	and.w	r3, r3, #31
 800a208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	bd80      	pop	{r7, pc}
 800a210:	44020c00 	.word	0x44020c00
 800a214:	08015578 	.word	0x08015578

0800a218 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800a218:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a21c:	b0d8      	sub	sp, #352	@ 0x160
 800a21e:	af00      	add	r7, sp, #0
 800a220:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a224:	2300      	movs	r3, #0
 800a226:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a22a:	2300      	movs	r3, #0
 800a22c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a230:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a238:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800a23c:	2500      	movs	r5, #0
 800a23e:	ea54 0305 	orrs.w	r3, r4, r5
 800a242:	d00b      	beq.n	800a25c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 800a244:	4bcd      	ldr	r3, [pc, #820]	@ (800a57c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a246:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a24a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800a24e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a254:	4ac9      	ldr	r2, [pc, #804]	@ (800a57c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a256:	430b      	orrs	r3, r1
 800a258:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a25c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a264:	f002 0801 	and.w	r8, r2, #1
 800a268:	f04f 0900 	mov.w	r9, #0
 800a26c:	ea58 0309 	orrs.w	r3, r8, r9
 800a270:	d042      	beq.n	800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800a272:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a278:	2b05      	cmp	r3, #5
 800a27a:	d823      	bhi.n	800a2c4 <HAL_RCCEx_PeriphCLKConfig+0xac>
 800a27c:	a201      	add	r2, pc, #4	@ (adr r2, 800a284 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800a27e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a282:	bf00      	nop
 800a284:	0800a2cd 	.word	0x0800a2cd
 800a288:	0800a29d 	.word	0x0800a29d
 800a28c:	0800a2b1 	.word	0x0800a2b1
 800a290:	0800a2cd 	.word	0x0800a2cd
 800a294:	0800a2cd 	.word	0x0800a2cd
 800a298:	0800a2cd 	.word	0x0800a2cd
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a29c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a2a0:	3308      	adds	r3, #8
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	f004 fee0 	bl	800f068 <RCCEx_PLL2_Config>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800a2ae:	e00e      	b.n	800a2ce <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a2b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a2b4:	3330      	adds	r3, #48	@ 0x30
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f004 ff6e 	bl	800f198 <RCCEx_PLL3_Config>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800a2c2:	e004      	b.n	800a2ce <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a2ca:	e000      	b.n	800a2ce <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 800a2cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d10c      	bne.n	800a2f0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800a2d6:	4ba9      	ldr	r3, [pc, #676]	@ (800a57c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a2d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a2dc:	f023 0107 	bic.w	r1, r3, #7
 800a2e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a2e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2e6:	4aa5      	ldr	r2, [pc, #660]	@ (800a57c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a2e8:	430b      	orrs	r3, r1
 800a2ea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a2ee:	e003      	b.n	800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2f0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a2f4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a2f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a300:	f002 0a02 	and.w	sl, r2, #2
 800a304:	f04f 0b00 	mov.w	fp, #0
 800a308:	ea5a 030b 	orrs.w	r3, sl, fp
 800a30c:	f000 8088 	beq.w	800a420 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800a310:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a316:	2b28      	cmp	r3, #40	@ 0x28
 800a318:	d868      	bhi.n	800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800a31a:	a201      	add	r2, pc, #4	@ (adr r2, 800a320 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800a31c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a320:	0800a3f5 	.word	0x0800a3f5
 800a324:	0800a3ed 	.word	0x0800a3ed
 800a328:	0800a3ed 	.word	0x0800a3ed
 800a32c:	0800a3ed 	.word	0x0800a3ed
 800a330:	0800a3ed 	.word	0x0800a3ed
 800a334:	0800a3ed 	.word	0x0800a3ed
 800a338:	0800a3ed 	.word	0x0800a3ed
 800a33c:	0800a3ed 	.word	0x0800a3ed
 800a340:	0800a3c5 	.word	0x0800a3c5
 800a344:	0800a3ed 	.word	0x0800a3ed
 800a348:	0800a3ed 	.word	0x0800a3ed
 800a34c:	0800a3ed 	.word	0x0800a3ed
 800a350:	0800a3ed 	.word	0x0800a3ed
 800a354:	0800a3ed 	.word	0x0800a3ed
 800a358:	0800a3ed 	.word	0x0800a3ed
 800a35c:	0800a3ed 	.word	0x0800a3ed
 800a360:	0800a3d9 	.word	0x0800a3d9
 800a364:	0800a3ed 	.word	0x0800a3ed
 800a368:	0800a3ed 	.word	0x0800a3ed
 800a36c:	0800a3ed 	.word	0x0800a3ed
 800a370:	0800a3ed 	.word	0x0800a3ed
 800a374:	0800a3ed 	.word	0x0800a3ed
 800a378:	0800a3ed 	.word	0x0800a3ed
 800a37c:	0800a3ed 	.word	0x0800a3ed
 800a380:	0800a3f5 	.word	0x0800a3f5
 800a384:	0800a3ed 	.word	0x0800a3ed
 800a388:	0800a3ed 	.word	0x0800a3ed
 800a38c:	0800a3ed 	.word	0x0800a3ed
 800a390:	0800a3ed 	.word	0x0800a3ed
 800a394:	0800a3ed 	.word	0x0800a3ed
 800a398:	0800a3ed 	.word	0x0800a3ed
 800a39c:	0800a3ed 	.word	0x0800a3ed
 800a3a0:	0800a3f5 	.word	0x0800a3f5
 800a3a4:	0800a3ed 	.word	0x0800a3ed
 800a3a8:	0800a3ed 	.word	0x0800a3ed
 800a3ac:	0800a3ed 	.word	0x0800a3ed
 800a3b0:	0800a3ed 	.word	0x0800a3ed
 800a3b4:	0800a3ed 	.word	0x0800a3ed
 800a3b8:	0800a3ed 	.word	0x0800a3ed
 800a3bc:	0800a3ed 	.word	0x0800a3ed
 800a3c0:	0800a3f5 	.word	0x0800a3f5
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a3c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a3c8:	3308      	adds	r3, #8
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f004 fe4c 	bl	800f068 <RCCEx_PLL2_Config>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800a3d6:	e00e      	b.n	800a3f6 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a3d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a3dc:	3330      	adds	r3, #48	@ 0x30
 800a3de:	4618      	mov	r0, r3
 800a3e0:	f004 feda 	bl	800f198 <RCCEx_PLL3_Config>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800a3ea:	e004      	b.n	800a3f6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a3f2:	e000      	b.n	800a3f6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 800a3f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d10c      	bne.n	800a418 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800a3fe:	4b5f      	ldr	r3, [pc, #380]	@ (800a57c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a400:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a404:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a408:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a40c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a40e:	4a5b      	ldr	r2, [pc, #364]	@ (800a57c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a410:	430b      	orrs	r3, r1
 800a412:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a416:	e003      	b.n	800a420 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a418:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a41c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a420:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a428:	f002 0304 	and.w	r3, r2, #4
 800a42c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 800a430:	2300      	movs	r3, #0
 800a432:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800a436:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 800a43a:	460b      	mov	r3, r1
 800a43c:	4313      	orrs	r3, r2
 800a43e:	d04e      	beq.n	800a4de <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 800a440:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a444:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a446:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800a44a:	d02c      	beq.n	800a4a6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 800a44c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800a450:	d825      	bhi.n	800a49e <HAL_RCCEx_PeriphCLKConfig+0x286>
 800a452:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a456:	d028      	beq.n	800a4aa <HAL_RCCEx_PeriphCLKConfig+0x292>
 800a458:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a45c:	d81f      	bhi.n	800a49e <HAL_RCCEx_PeriphCLKConfig+0x286>
 800a45e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a460:	d025      	beq.n	800a4ae <HAL_RCCEx_PeriphCLKConfig+0x296>
 800a462:	2bc0      	cmp	r3, #192	@ 0xc0
 800a464:	d81b      	bhi.n	800a49e <HAL_RCCEx_PeriphCLKConfig+0x286>
 800a466:	2b80      	cmp	r3, #128	@ 0x80
 800a468:	d00f      	beq.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0x272>
 800a46a:	2b80      	cmp	r3, #128	@ 0x80
 800a46c:	d817      	bhi.n	800a49e <HAL_RCCEx_PeriphCLKConfig+0x286>
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d01f      	beq.n	800a4b2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800a472:	2b40      	cmp	r3, #64	@ 0x40
 800a474:	d113      	bne.n	800a49e <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a476:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a47a:	3308      	adds	r3, #8
 800a47c:	4618      	mov	r0, r3
 800a47e:	f004 fdf3 	bl	800f068 <RCCEx_PLL2_Config>
 800a482:	4603      	mov	r3, r0
 800a484:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800a488:	e014      	b.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a48a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a48e:	3330      	adds	r3, #48	@ 0x30
 800a490:	4618      	mov	r0, r3
 800a492:	f004 fe81 	bl	800f198 <RCCEx_PLL3_Config>
 800a496:	4603      	mov	r3, r0
 800a498:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800a49c:	e00a      	b.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a4a4:	e006      	b.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800a4a6:	bf00      	nop
 800a4a8:	e004      	b.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800a4aa:	bf00      	nop
 800a4ac:	e002      	b.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800a4ae:	bf00      	nop
 800a4b0:	e000      	b.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800a4b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a4b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d10c      	bne.n	800a4d6 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800a4bc:	4b2f      	ldr	r3, [pc, #188]	@ (800a57c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a4be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a4c2:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800a4c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a4ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4cc:	4a2b      	ldr	r2, [pc, #172]	@ (800a57c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a4ce:	430b      	orrs	r3, r1
 800a4d0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a4d4:	e003      	b.n	800a4de <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a4da:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a4de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a4e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e6:	f002 0308 	and.w	r3, r2, #8
 800a4ea:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800a4f4:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 800a4f8:	460b      	mov	r3, r1
 800a4fa:	4313      	orrs	r3, r2
 800a4fc:	d056      	beq.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800a4fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a502:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a504:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a508:	d031      	beq.n	800a56e <HAL_RCCEx_PeriphCLKConfig+0x356>
 800a50a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a50e:	d82a      	bhi.n	800a566 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800a510:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a514:	d02d      	beq.n	800a572 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800a516:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a51a:	d824      	bhi.n	800a566 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800a51c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a520:	d029      	beq.n	800a576 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 800a522:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a526:	d81e      	bhi.n	800a566 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800a528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a52c:	d011      	beq.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800a52e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a532:	d818      	bhi.n	800a566 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800a534:	2b00      	cmp	r3, #0
 800a536:	d023      	beq.n	800a580 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800a538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a53c:	d113      	bne.n	800a566 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a53e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a542:	3308      	adds	r3, #8
 800a544:	4618      	mov	r0, r3
 800a546:	f004 fd8f 	bl	800f068 <RCCEx_PLL2_Config>
 800a54a:	4603      	mov	r3, r0
 800a54c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 800a550:	e017      	b.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a552:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a556:	3330      	adds	r3, #48	@ 0x30
 800a558:	4618      	mov	r0, r3
 800a55a:	f004 fe1d 	bl	800f198 <RCCEx_PLL3_Config>
 800a55e:	4603      	mov	r3, r0
 800a560:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 800a564:	e00d      	b.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a566:	2301      	movs	r3, #1
 800a568:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a56c:	e009      	b.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800a56e:	bf00      	nop
 800a570:	e007      	b.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800a572:	bf00      	nop
 800a574:	e005      	b.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800a576:	bf00      	nop
 800a578:	e003      	b.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800a57a:	bf00      	nop
 800a57c:	44020c00 	.word	0x44020c00
        break;
 800a580:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a582:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a586:	2b00      	cmp	r3, #0
 800a588:	d10c      	bne.n	800a5a4 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800a58a:	4bbb      	ldr	r3, [pc, #748]	@ (800a878 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800a58c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a590:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800a594:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a598:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a59a:	4ab7      	ldr	r2, [pc, #732]	@ (800a878 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800a59c:	430b      	orrs	r3, r1
 800a59e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a5a2:	e003      	b.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5a4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a5a8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a5ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b4:	f002 0310 	and.w	r3, r2, #16
 800a5b8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800a5bc:	2300      	movs	r3, #0
 800a5be:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800a5c2:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 800a5c6:	460b      	mov	r3, r1
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	d053      	beq.n	800a674 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 800a5cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a5d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5d2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a5d6:	d031      	beq.n	800a63c <HAL_RCCEx_PeriphCLKConfig+0x424>
 800a5d8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a5dc:	d82a      	bhi.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800a5de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a5e2:	d02d      	beq.n	800a640 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800a5e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a5e8:	d824      	bhi.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800a5ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a5ee:	d029      	beq.n	800a644 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800a5f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a5f4:	d81e      	bhi.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800a5f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5fa:	d011      	beq.n	800a620 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800a5fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a600:	d818      	bhi.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800a602:	2b00      	cmp	r3, #0
 800a604:	d020      	beq.n	800a648 <HAL_RCCEx_PeriphCLKConfig+0x430>
 800a606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a60a:	d113      	bne.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a60c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a610:	3308      	adds	r3, #8
 800a612:	4618      	mov	r0, r3
 800a614:	f004 fd28 	bl	800f068 <RCCEx_PLL2_Config>
 800a618:	4603      	mov	r3, r0
 800a61a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800a61e:	e014      	b.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a620:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a624:	3330      	adds	r3, #48	@ 0x30
 800a626:	4618      	mov	r0, r3
 800a628:	f004 fdb6 	bl	800f198 <RCCEx_PLL3_Config>
 800a62c:	4603      	mov	r3, r0
 800a62e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800a632:	e00a      	b.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a634:	2301      	movs	r3, #1
 800a636:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a63a:	e006      	b.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800a63c:	bf00      	nop
 800a63e:	e004      	b.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800a640:	bf00      	nop
 800a642:	e002      	b.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800a644:	bf00      	nop
 800a646:	e000      	b.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800a648:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a64a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d10c      	bne.n	800a66c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800a652:	4b89      	ldr	r3, [pc, #548]	@ (800a878 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800a654:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a658:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800a65c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a660:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a662:	4a85      	ldr	r2, [pc, #532]	@ (800a878 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800a664:	430b      	orrs	r3, r1
 800a666:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a66a:	e003      	b.n	800a674 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a66c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a670:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800a674:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67c:	f002 0320 	and.w	r3, r2, #32
 800a680:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800a684:	2300      	movs	r3, #0
 800a686:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800a68a:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 800a68e:	460b      	mov	r3, r1
 800a690:	4313      	orrs	r3, r2
 800a692:	d053      	beq.n	800a73c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 800a694:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a69a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800a69e:	d031      	beq.n	800a704 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800a6a0:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800a6a4:	d82a      	bhi.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800a6a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a6aa:	d02d      	beq.n	800a708 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800a6ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a6b0:	d824      	bhi.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800a6b2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800a6b6:	d029      	beq.n	800a70c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 800a6b8:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800a6bc:	d81e      	bhi.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800a6be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a6c2:	d011      	beq.n	800a6e8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800a6c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a6c8:	d818      	bhi.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d020      	beq.n	800a710 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800a6ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a6d2:	d113      	bne.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a6d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a6d8:	3308      	adds	r3, #8
 800a6da:	4618      	mov	r0, r3
 800a6dc:	f004 fcc4 	bl	800f068 <RCCEx_PLL2_Config>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800a6e6:	e014      	b.n	800a712 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a6e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a6ec:	3330      	adds	r3, #48	@ 0x30
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f004 fd52 	bl	800f198 <RCCEx_PLL3_Config>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800a6fa:	e00a      	b.n	800a712 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a702:	e006      	b.n	800a712 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800a704:	bf00      	nop
 800a706:	e004      	b.n	800a712 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800a708:	bf00      	nop
 800a70a:	e002      	b.n	800a712 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800a70c:	bf00      	nop
 800a70e:	e000      	b.n	800a712 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800a710:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a712:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a716:	2b00      	cmp	r3, #0
 800a718:	d10c      	bne.n	800a734 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 800a71a:	4b57      	ldr	r3, [pc, #348]	@ (800a878 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800a71c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a720:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 800a724:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a72a:	4a53      	ldr	r2, [pc, #332]	@ (800a878 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800a72c:	430b      	orrs	r3, r1
 800a72e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a732:	e003      	b.n	800a73c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a734:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a738:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800a73c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a744:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a748:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800a74c:	2300      	movs	r3, #0
 800a74e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800a752:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 800a756:	460b      	mov	r3, r1
 800a758:	4313      	orrs	r3, r2
 800a75a:	d053      	beq.n	800a804 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 800a75c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a760:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a762:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800a766:	d031      	beq.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 800a768:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800a76c:	d82a      	bhi.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a76e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a772:	d02d      	beq.n	800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 800a774:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a778:	d824      	bhi.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a77a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a77e:	d029      	beq.n	800a7d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800a780:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a784:	d81e      	bhi.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a786:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a78a:	d011      	beq.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x598>
 800a78c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a790:	d818      	bhi.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a792:	2b00      	cmp	r3, #0
 800a794:	d020      	beq.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a796:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a79a:	d113      	bne.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a79c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a7a0:	3308      	adds	r3, #8
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f004 fc60 	bl	800f068 <RCCEx_PLL2_Config>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800a7ae:	e014      	b.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a7b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a7b4:	3330      	adds	r3, #48	@ 0x30
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f004 fcee 	bl	800f198 <RCCEx_PLL3_Config>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800a7c2:	e00a      	b.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a7ca:	e006      	b.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800a7cc:	bf00      	nop
 800a7ce:	e004      	b.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800a7d0:	bf00      	nop
 800a7d2:	e002      	b.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800a7d4:	bf00      	nop
 800a7d6:	e000      	b.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800a7d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a7da:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d10c      	bne.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 800a7e2:	4b25      	ldr	r3, [pc, #148]	@ (800a878 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800a7e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a7e8:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 800a7ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a7f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7f2:	4a21      	ldr	r2, [pc, #132]	@ (800a878 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800a7f4:	430b      	orrs	r3, r1
 800a7f6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a7fa:	e003      	b.n	800a804 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7fc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a800:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800a804:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a80c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a810:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800a814:	2300      	movs	r3, #0
 800a816:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800a81a:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 800a81e:	460b      	mov	r3, r1
 800a820:	4313      	orrs	r3, r2
 800a822:	d055      	beq.n	800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 800a824:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a828:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a82a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a82e:	d033      	beq.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x680>
 800a830:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a834:	d82c      	bhi.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800a836:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a83a:	d02f      	beq.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x684>
 800a83c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a840:	d826      	bhi.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800a842:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a846:	d02b      	beq.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x688>
 800a848:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a84c:	d820      	bhi.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800a84e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a852:	d013      	beq.n	800a87c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800a854:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a858:	d81a      	bhi.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d022      	beq.n	800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 800a85e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a862:	d115      	bne.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a864:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a868:	3308      	adds	r3, #8
 800a86a:	4618      	mov	r0, r3
 800a86c:	f004 fbfc 	bl	800f068 <RCCEx_PLL2_Config>
 800a870:	4603      	mov	r3, r0
 800a872:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800a876:	e016      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 800a878:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a87c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a880:	3330      	adds	r3, #48	@ 0x30
 800a882:	4618      	mov	r0, r3
 800a884:	f004 fc88 	bl	800f198 <RCCEx_PLL3_Config>
 800a888:	4603      	mov	r3, r0
 800a88a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800a88e:	e00a      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a896:	e006      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800a898:	bf00      	nop
 800a89a:	e004      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800a89c:	bf00      	nop
 800a89e:	e002      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800a8a0:	bf00      	nop
 800a8a2:	e000      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800a8a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d10c      	bne.n	800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 800a8ae:	4bbb      	ldr	r3, [pc, #748]	@ (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800a8b0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a8b4:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800a8b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a8bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a8be:	4ab7      	ldr	r2, [pc, #732]	@ (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800a8c0:	430b      	orrs	r3, r1
 800a8c2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a8c6:	e003      	b.n	800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8c8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a8cc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 800a8d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a8d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800a8dc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800a8e6:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	d053      	beq.n	800a998 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 800a8f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a8f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a8f6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a8fa:	d031      	beq.n	800a960 <HAL_RCCEx_PeriphCLKConfig+0x748>
 800a8fc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a900:	d82a      	bhi.n	800a958 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800a902:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a906:	d02d      	beq.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 800a908:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a90c:	d824      	bhi.n	800a958 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800a90e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a912:	d029      	beq.n	800a968 <HAL_RCCEx_PeriphCLKConfig+0x750>
 800a914:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a918:	d81e      	bhi.n	800a958 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800a91a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a91e:	d011      	beq.n	800a944 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 800a920:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a924:	d818      	bhi.n	800a958 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800a926:	2b00      	cmp	r3, #0
 800a928:	d020      	beq.n	800a96c <HAL_RCCEx_PeriphCLKConfig+0x754>
 800a92a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a92e:	d113      	bne.n	800a958 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a930:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a934:	3308      	adds	r3, #8
 800a936:	4618      	mov	r0, r3
 800a938:	f004 fb96 	bl	800f068 <RCCEx_PLL2_Config>
 800a93c:	4603      	mov	r3, r0
 800a93e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 800a942:	e014      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a944:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a948:	3330      	adds	r3, #48	@ 0x30
 800a94a:	4618      	mov	r0, r3
 800a94c:	f004 fc24 	bl	800f198 <RCCEx_PLL3_Config>
 800a950:	4603      	mov	r3, r0
 800a952:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 800a956:	e00a      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a958:	2301      	movs	r3, #1
 800a95a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a95e:	e006      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800a960:	bf00      	nop
 800a962:	e004      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800a964:	bf00      	nop
 800a966:	e002      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800a968:	bf00      	nop
 800a96a:	e000      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800a96c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a96e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a972:	2b00      	cmp	r3, #0
 800a974:	d10c      	bne.n	800a990 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 800a976:	4b89      	ldr	r3, [pc, #548]	@ (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800a978:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a97c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800a980:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a984:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a986:	4a85      	ldr	r2, [pc, #532]	@ (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800a988:	430b      	orrs	r3, r1
 800a98a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a98e:	e003      	b.n	800a998 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a990:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a994:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 800a998:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a0:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800a9a4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800a9ae:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800a9b2:	460b      	mov	r3, r1
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	d055      	beq.n	800aa64 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 800a9b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a9bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a9c0:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800a9c4:	d031      	beq.n	800aa2a <HAL_RCCEx_PeriphCLKConfig+0x812>
 800a9c6:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800a9ca:	d82a      	bhi.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800a9cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9d0:	d02d      	beq.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x816>
 800a9d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9d6:	d824      	bhi.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800a9d8:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800a9dc:	d029      	beq.n	800aa32 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 800a9de:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800a9e2:	d81e      	bhi.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800a9e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9e8:	d011      	beq.n	800aa0e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800a9ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9ee:	d818      	bhi.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d020      	beq.n	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 800a9f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9f8:	d113      	bne.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a9fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a9fe:	3308      	adds	r3, #8
 800aa00:	4618      	mov	r0, r3
 800aa02:	f004 fb31 	bl	800f068 <RCCEx_PLL2_Config>
 800aa06:	4603      	mov	r3, r0
 800aa08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 800aa0c:	e014      	b.n	800aa38 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800aa0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aa12:	3330      	adds	r3, #48	@ 0x30
 800aa14:	4618      	mov	r0, r3
 800aa16:	f004 fbbf 	bl	800f198 <RCCEx_PLL3_Config>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 800aa20:	e00a      	b.n	800aa38 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aa22:	2301      	movs	r3, #1
 800aa24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800aa28:	e006      	b.n	800aa38 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800aa2a:	bf00      	nop
 800aa2c:	e004      	b.n	800aa38 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800aa2e:	bf00      	nop
 800aa30:	e002      	b.n	800aa38 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800aa32:	bf00      	nop
 800aa34:	e000      	b.n	800aa38 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800aa36:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa38:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d10d      	bne.n	800aa5c <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 800aa40:	4b56      	ldr	r3, [pc, #344]	@ (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800aa42:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800aa46:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 800aa4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aa4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa52:	4a52      	ldr	r2, [pc, #328]	@ (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800aa54:	430b      	orrs	r3, r1
 800aa56:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800aa5a:	e003      	b.n	800aa64 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa5c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800aa60:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 800aa64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aa68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800aa70:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800aa74:	2300      	movs	r3, #0
 800aa76:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800aa7a:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800aa7e:	460b      	mov	r3, r1
 800aa80:	4313      	orrs	r3, r2
 800aa82:	d044      	beq.n	800ab0e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 800aa84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aa88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa8c:	2b05      	cmp	r3, #5
 800aa8e:	d823      	bhi.n	800aad8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800aa90:	a201      	add	r2, pc, #4	@ (adr r2, 800aa98 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800aa92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa96:	bf00      	nop
 800aa98:	0800aae1 	.word	0x0800aae1
 800aa9c:	0800aab1 	.word	0x0800aab1
 800aaa0:	0800aac5 	.word	0x0800aac5
 800aaa4:	0800aae1 	.word	0x0800aae1
 800aaa8:	0800aae1 	.word	0x0800aae1
 800aaac:	0800aae1 	.word	0x0800aae1
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800aab0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aab4:	3308      	adds	r3, #8
 800aab6:	4618      	mov	r0, r3
 800aab8:	f004 fad6 	bl	800f068 <RCCEx_PLL2_Config>
 800aabc:	4603      	mov	r3, r0
 800aabe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800aac2:	e00e      	b.n	800aae2 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800aac4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aac8:	3330      	adds	r3, #48	@ 0x30
 800aaca:	4618      	mov	r0, r3
 800aacc:	f004 fb64 	bl	800f198 <RCCEx_PLL3_Config>
 800aad0:	4603      	mov	r3, r0
 800aad2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800aad6:	e004      	b.n	800aae2 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aad8:	2301      	movs	r3, #1
 800aada:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800aade:	e000      	b.n	800aae2 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 800aae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aae2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d10d      	bne.n	800ab06 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800aaea:	4b2c      	ldr	r3, [pc, #176]	@ (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800aaec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800aaf0:	f023 0107 	bic.w	r1, r3, #7
 800aaf4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aaf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aafc:	4a27      	ldr	r2, [pc, #156]	@ (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800aafe:	430b      	orrs	r3, r1
 800ab00:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800ab04:	e003      	b.n	800ab0e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab06:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ab0a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 800ab0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ab12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab16:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800ab1a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800ab1e:	2300      	movs	r3, #0
 800ab20:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800ab24:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800ab28:	460b      	mov	r3, r1
 800ab2a:	4313      	orrs	r3, r2
 800ab2c:	d04f      	beq.n	800abce <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 800ab2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ab32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab36:	2b50      	cmp	r3, #80	@ 0x50
 800ab38:	d029      	beq.n	800ab8e <HAL_RCCEx_PeriphCLKConfig+0x976>
 800ab3a:	2b50      	cmp	r3, #80	@ 0x50
 800ab3c:	d823      	bhi.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800ab3e:	2b40      	cmp	r3, #64	@ 0x40
 800ab40:	d027      	beq.n	800ab92 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 800ab42:	2b40      	cmp	r3, #64	@ 0x40
 800ab44:	d81f      	bhi.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800ab46:	2b30      	cmp	r3, #48	@ 0x30
 800ab48:	d025      	beq.n	800ab96 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 800ab4a:	2b30      	cmp	r3, #48	@ 0x30
 800ab4c:	d81b      	bhi.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800ab4e:	2b20      	cmp	r3, #32
 800ab50:	d00f      	beq.n	800ab72 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800ab52:	2b20      	cmp	r3, #32
 800ab54:	d817      	bhi.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d022      	beq.n	800aba0 <HAL_RCCEx_PeriphCLKConfig+0x988>
 800ab5a:	2b10      	cmp	r3, #16
 800ab5c:	d113      	bne.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ab5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ab62:	3308      	adds	r3, #8
 800ab64:	4618      	mov	r0, r3
 800ab66:	f004 fa7f 	bl	800f068 <RCCEx_PLL2_Config>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 800ab70:	e017      	b.n	800aba2 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ab72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ab76:	3330      	adds	r3, #48	@ 0x30
 800ab78:	4618      	mov	r0, r3
 800ab7a:	f004 fb0d 	bl	800f198 <RCCEx_PLL3_Config>
 800ab7e:	4603      	mov	r3, r0
 800ab80:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 800ab84:	e00d      	b.n	800aba2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ab86:	2301      	movs	r3, #1
 800ab88:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ab8c:	e009      	b.n	800aba2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800ab8e:	bf00      	nop
 800ab90:	e007      	b.n	800aba2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800ab92:	bf00      	nop
 800ab94:	e005      	b.n	800aba2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800ab96:	bf00      	nop
 800ab98:	e003      	b.n	800aba2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 800ab9a:	bf00      	nop
 800ab9c:	44020c00 	.word	0x44020c00
        break;
 800aba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aba2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d10d      	bne.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 800abaa:	4baf      	ldr	r3, [pc, #700]	@ (800ae68 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800abac:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800abb0:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800abb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800abb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abbc:	4aaa      	ldr	r2, [pc, #680]	@ (800ae68 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800abbe:	430b      	orrs	r3, r1
 800abc0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800abc4:	e003      	b.n	800abce <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800abca:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800abce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800abd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abd6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800abda:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800abde:	2300      	movs	r3, #0
 800abe0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800abe4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800abe8:	460b      	mov	r3, r1
 800abea:	4313      	orrs	r3, r2
 800abec:	d055      	beq.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800abee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800abf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800abf6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800abfa:	d031      	beq.n	800ac60 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 800abfc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ac00:	d82a      	bhi.n	800ac58 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800ac02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ac06:	d02d      	beq.n	800ac64 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800ac08:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ac0c:	d824      	bhi.n	800ac58 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800ac0e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ac12:	d029      	beq.n	800ac68 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 800ac14:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ac18:	d81e      	bhi.n	800ac58 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800ac1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac1e:	d011      	beq.n	800ac44 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 800ac20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac24:	d818      	bhi.n	800ac58 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d020      	beq.n	800ac6c <HAL_RCCEx_PeriphCLKConfig+0xa54>
 800ac2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ac2e:	d113      	bne.n	800ac58 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ac30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ac34:	3308      	adds	r3, #8
 800ac36:	4618      	mov	r0, r3
 800ac38:	f004 fa16 	bl	800f068 <RCCEx_PLL2_Config>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800ac42:	e014      	b.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ac44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ac48:	3330      	adds	r3, #48	@ 0x30
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f004 faa4 	bl	800f198 <RCCEx_PLL3_Config>
 800ac50:	4603      	mov	r3, r0
 800ac52:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800ac56:	e00a      	b.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac58:	2301      	movs	r3, #1
 800ac5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ac5e:	e006      	b.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800ac60:	bf00      	nop
 800ac62:	e004      	b.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800ac64:	bf00      	nop
 800ac66:	e002      	b.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800ac68:	bf00      	nop
 800ac6a:	e000      	b.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800ac6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac6e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d10d      	bne.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800ac76:	4b7c      	ldr	r3, [pc, #496]	@ (800ae68 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800ac78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ac7c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800ac80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ac84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ac88:	4a77      	ldr	r2, [pc, #476]	@ (800ae68 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800ac8a:	430b      	orrs	r3, r1
 800ac8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ac90:	e003      	b.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac92:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ac96:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ac9a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ac9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800aca6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800acaa:	2300      	movs	r3, #0
 800acac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800acb0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800acb4:	460b      	mov	r3, r1
 800acb6:	4313      	orrs	r3, r2
 800acb8:	d03d      	beq.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800acba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800acbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acc2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800acc6:	d01b      	beq.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 800acc8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800accc:	d814      	bhi.n	800acf8 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800acce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acd2:	d017      	beq.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800acd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acd8:	d80e      	bhi.n	800acf8 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d014      	beq.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 800acde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ace2:	d109      	bne.n	800acf8 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ace4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ace8:	3330      	adds	r3, #48	@ 0x30
 800acea:	4618      	mov	r0, r3
 800acec:	f004 fa54 	bl	800f198 <RCCEx_PLL3_Config>
 800acf0:	4603      	mov	r3, r0
 800acf2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800acf6:	e008      	b.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800acf8:	2301      	movs	r3, #1
 800acfa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800acfe:	e004      	b.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800ad00:	bf00      	nop
 800ad02:	e002      	b.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800ad04:	bf00      	nop
 800ad06:	e000      	b.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800ad08:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d10d      	bne.n	800ad2e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800ad12:	4b55      	ldr	r3, [pc, #340]	@ (800ae68 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800ad14:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ad18:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800ad1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ad20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad24:	4a50      	ldr	r2, [pc, #320]	@ (800ae68 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800ad26:	430b      	orrs	r3, r1
 800ad28:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800ad2c:	e003      	b.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ad32:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ad36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ad3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad3e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800ad42:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ad46:	2300      	movs	r3, #0
 800ad48:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ad4c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800ad50:	460b      	mov	r3, r1
 800ad52:	4313      	orrs	r3, r2
 800ad54:	d03d      	beq.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800ad56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ad5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ad5e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800ad62:	d01b      	beq.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0xb84>
 800ad64:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800ad68:	d814      	bhi.n	800ad94 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800ad6a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ad6e:	d017      	beq.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 800ad70:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ad74:	d80e      	bhi.n	800ad94 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d014      	beq.n	800ada4 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800ad7a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ad7e:	d109      	bne.n	800ad94 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ad80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ad84:	3330      	adds	r3, #48	@ 0x30
 800ad86:	4618      	mov	r0, r3
 800ad88:	f004 fa06 	bl	800f198 <RCCEx_PLL3_Config>
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800ad92:	e008      	b.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad94:	2301      	movs	r3, #1
 800ad96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ad9a:	e004      	b.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800ad9c:	bf00      	nop
 800ad9e:	e002      	b.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800ada0:	bf00      	nop
 800ada2:	e000      	b.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800ada4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ada6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d10d      	bne.n	800adca <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800adae:	4b2e      	ldr	r3, [pc, #184]	@ (800ae68 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800adb0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800adb4:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800adb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800adbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800adc0:	4a29      	ldr	r2, [pc, #164]	@ (800ae68 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800adc2:	430b      	orrs	r3, r1
 800adc4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800adc8:	e003      	b.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800adca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800adce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800add2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800add6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adda:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800adde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ade2:	2300      	movs	r3, #0
 800ade4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800ade8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800adec:	460b      	mov	r3, r1
 800adee:	4313      	orrs	r3, r2
 800adf0:	d040      	beq.n	800ae74 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 800adf2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800adf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800adfa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800adfe:	d01b      	beq.n	800ae38 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 800ae00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ae04:	d814      	bhi.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800ae06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ae0a:	d017      	beq.n	800ae3c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800ae0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ae10:	d80e      	bhi.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d014      	beq.n	800ae40 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800ae16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae1a:	d109      	bne.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ae1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ae20:	3330      	adds	r3, #48	@ 0x30
 800ae22:	4618      	mov	r0, r3
 800ae24:	f004 f9b8 	bl	800f198 <RCCEx_PLL3_Config>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 800ae2e:	e008      	b.n	800ae42 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae30:	2301      	movs	r3, #1
 800ae32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ae36:	e004      	b.n	800ae42 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800ae38:	bf00      	nop
 800ae3a:	e002      	b.n	800ae42 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800ae3c:	bf00      	nop
 800ae3e:	e000      	b.n	800ae42 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800ae40:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d110      	bne.n	800ae6c <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800ae4a:	4b07      	ldr	r3, [pc, #28]	@ (800ae68 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800ae4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ae50:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800ae54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ae58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ae5c:	4a02      	ldr	r2, [pc, #8]	@ (800ae68 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800ae5e:	430b      	orrs	r3, r1
 800ae60:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800ae64:	e006      	b.n	800ae74 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800ae66:	bf00      	nop
 800ae68:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae6c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ae70:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ae74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ae78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae7c:	2100      	movs	r1, #0
 800ae7e:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 800ae82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ae8a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800ae8e:	460b      	mov	r3, r1
 800ae90:	4313      	orrs	r3, r2
 800ae92:	d03d      	beq.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 800ae94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ae98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ae9c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800aea0:	d01b      	beq.n	800aeda <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800aea2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800aea6:	d814      	bhi.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800aea8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aeac:	d017      	beq.n	800aede <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 800aeae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aeb2:	d80e      	bhi.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d014      	beq.n	800aee2 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 800aeb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aebc:	d109      	bne.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800aebe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aec2:	3330      	adds	r3, #48	@ 0x30
 800aec4:	4618      	mov	r0, r3
 800aec6:	f004 f967 	bl	800f198 <RCCEx_PLL3_Config>
 800aeca:	4603      	mov	r3, r0
 800aecc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 800aed0:	e008      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aed2:	2301      	movs	r3, #1
 800aed4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800aed8:	e004      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800aeda:	bf00      	nop
 800aedc:	e002      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800aede:	bf00      	nop
 800aee0:	e000      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800aee2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aee4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d10d      	bne.n	800af08 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800aeec:	4bbe      	ldr	r3, [pc, #760]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800aeee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800aef2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800aef6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aefa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800aefe:	4aba      	ldr	r2, [pc, #744]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800af00:	430b      	orrs	r3, r1
 800af02:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800af06:	e003      	b.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af08:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800af0c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800af10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800af14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af18:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800af1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800af20:	2300      	movs	r3, #0
 800af22:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800af26:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800af2a:	460b      	mov	r3, r1
 800af2c:	4313      	orrs	r3, r2
 800af2e:	d035      	beq.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 800af30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800af34:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800af38:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af3c:	d015      	beq.n	800af6a <HAL_RCCEx_PeriphCLKConfig+0xd52>
 800af3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af42:	d80e      	bhi.n	800af62 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800af44:	2b00      	cmp	r3, #0
 800af46:	d012      	beq.n	800af6e <HAL_RCCEx_PeriphCLKConfig+0xd56>
 800af48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800af4c:	d109      	bne.n	800af62 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800af4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800af52:	3330      	adds	r3, #48	@ 0x30
 800af54:	4618      	mov	r0, r3
 800af56:	f004 f91f 	bl	800f198 <RCCEx_PLL3_Config>
 800af5a:	4603      	mov	r3, r0
 800af5c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 800af60:	e006      	b.n	800af70 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af62:	2301      	movs	r3, #1
 800af64:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800af68:	e002      	b.n	800af70 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800af6a:	bf00      	nop
 800af6c:	e000      	b.n	800af70 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800af6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af70:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800af74:	2b00      	cmp	r3, #0
 800af76:	d10d      	bne.n	800af94 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800af78:	4b9b      	ldr	r3, [pc, #620]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800af7a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800af7e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800af82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800af86:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800af8a:	4a97      	ldr	r2, [pc, #604]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800af8c:	430b      	orrs	r3, r1
 800af8e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800af92:	e003      	b.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af94:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800af98:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800af9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800afa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa4:	2100      	movs	r1, #0
 800afa6:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800afaa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800afae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800afb2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800afb6:	460b      	mov	r3, r1
 800afb8:	4313      	orrs	r3, r2
 800afba:	d00e      	beq.n	800afda <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 800afbc:	4b8a      	ldr	r3, [pc, #552]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800afbe:	69db      	ldr	r3, [r3, #28]
 800afc0:	4a89      	ldr	r2, [pc, #548]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800afc2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800afc6:	61d3      	str	r3, [r2, #28]
 800afc8:	4b87      	ldr	r3, [pc, #540]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800afca:	69d9      	ldr	r1, [r3, #28]
 800afcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800afd0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800afd4:	4a84      	ldr	r2, [pc, #528]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800afd6:	430b      	orrs	r3, r1
 800afd8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800afda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800afde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800afe6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800afea:	2300      	movs	r3, #0
 800afec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800aff0:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800aff4:	460b      	mov	r3, r1
 800aff6:	4313      	orrs	r3, r2
 800aff8:	d055      	beq.n	800b0a6 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800affa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800affe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b002:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800b006:	d031      	beq.n	800b06c <HAL_RCCEx_PeriphCLKConfig+0xe54>
 800b008:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800b00c:	d82a      	bhi.n	800b064 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800b00e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b012:	d02d      	beq.n	800b070 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 800b014:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b018:	d824      	bhi.n	800b064 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800b01a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b01e:	d029      	beq.n	800b074 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 800b020:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b024:	d81e      	bhi.n	800b064 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800b026:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b02a:	d011      	beq.n	800b050 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 800b02c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b030:	d818      	bhi.n	800b064 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800b032:	2b00      	cmp	r3, #0
 800b034:	d020      	beq.n	800b078 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 800b036:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b03a:	d113      	bne.n	800b064 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b03c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b040:	3308      	adds	r3, #8
 800b042:	4618      	mov	r0, r3
 800b044:	f004 f810 	bl	800f068 <RCCEx_PLL2_Config>
 800b048:	4603      	mov	r3, r0
 800b04a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800b04e:	e014      	b.n	800b07a <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b050:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b054:	3330      	adds	r3, #48	@ 0x30
 800b056:	4618      	mov	r0, r3
 800b058:	f004 f89e 	bl	800f198 <RCCEx_PLL3_Config>
 800b05c:	4603      	mov	r3, r0
 800b05e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800b062:	e00a      	b.n	800b07a <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b064:	2301      	movs	r3, #1
 800b066:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b06a:	e006      	b.n	800b07a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800b06c:	bf00      	nop
 800b06e:	e004      	b.n	800b07a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800b070:	bf00      	nop
 800b072:	e002      	b.n	800b07a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800b074:	bf00      	nop
 800b076:	e000      	b.n	800b07a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800b078:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b07a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d10d      	bne.n	800b09e <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800b082:	4b59      	ldr	r3, [pc, #356]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b084:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b088:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800b08c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b090:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b094:	4a54      	ldr	r2, [pc, #336]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b096:	430b      	orrs	r3, r1
 800b098:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b09c:	e003      	b.n	800b0a6 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b09e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b0a2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b0a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ae:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b0b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b0bc:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800b0c0:	460b      	mov	r3, r1
 800b0c2:	4313      	orrs	r3, r2
 800b0c4:	d055      	beq.n	800b172 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800b0c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b0ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b0ce:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b0d2:	d031      	beq.n	800b138 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 800b0d4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b0d8:	d82a      	bhi.n	800b130 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800b0da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b0de:	d02d      	beq.n	800b13c <HAL_RCCEx_PeriphCLKConfig+0xf24>
 800b0e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b0e4:	d824      	bhi.n	800b130 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800b0e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b0ea:	d029      	beq.n	800b140 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 800b0ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b0f0:	d81e      	bhi.n	800b130 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800b0f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0f6:	d011      	beq.n	800b11c <HAL_RCCEx_PeriphCLKConfig+0xf04>
 800b0f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0fc:	d818      	bhi.n	800b130 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d020      	beq.n	800b144 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b106:	d113      	bne.n	800b130 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b108:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b10c:	3308      	adds	r3, #8
 800b10e:	4618      	mov	r0, r3
 800b110:	f003 ffaa 	bl	800f068 <RCCEx_PLL2_Config>
 800b114:	4603      	mov	r3, r0
 800b116:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800b11a:	e014      	b.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b11c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b120:	3330      	adds	r3, #48	@ 0x30
 800b122:	4618      	mov	r0, r3
 800b124:	f004 f838 	bl	800f198 <RCCEx_PLL3_Config>
 800b128:	4603      	mov	r3, r0
 800b12a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800b12e:	e00a      	b.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b130:	2301      	movs	r3, #1
 800b132:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b136:	e006      	b.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800b138:	bf00      	nop
 800b13a:	e004      	b.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800b13c:	bf00      	nop
 800b13e:	e002      	b.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800b140:	bf00      	nop
 800b142:	e000      	b.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800b144:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b146:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d10d      	bne.n	800b16a <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800b14e:	4b26      	ldr	r3, [pc, #152]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b150:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b154:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b158:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b15c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b160:	4a21      	ldr	r2, [pc, #132]	@ (800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b162:	430b      	orrs	r3, r1
 800b164:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b168:	e003      	b.n	800b172 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b16a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b16e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800b172:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17a:	2100      	movs	r1, #0
 800b17c:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 800b180:	f003 0320 	and.w	r3, r3, #32
 800b184:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b188:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b18c:	460b      	mov	r3, r1
 800b18e:	4313      	orrs	r3, r2
 800b190:	d057      	beq.n	800b242 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800b192:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b196:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b19a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b19e:	d033      	beq.n	800b208 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 800b1a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b1a4:	d82c      	bhi.n	800b200 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800b1a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b1aa:	d02f      	beq.n	800b20c <HAL_RCCEx_PeriphCLKConfig+0xff4>
 800b1ac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b1b0:	d826      	bhi.n	800b200 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800b1b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b1b6:	d02b      	beq.n	800b210 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 800b1b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b1bc:	d820      	bhi.n	800b200 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800b1be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1c2:	d013      	beq.n	800b1ec <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800b1c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1c8:	d81a      	bhi.n	800b200 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d022      	beq.n	800b214 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800b1ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1d2:	d115      	bne.n	800b200 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b1d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b1d8:	3308      	adds	r3, #8
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f003 ff44 	bl	800f068 <RCCEx_PLL2_Config>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800b1e6:	e016      	b.n	800b216 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 800b1e8:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b1ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b1f0:	3330      	adds	r3, #48	@ 0x30
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f003 ffd0 	bl	800f198 <RCCEx_PLL3_Config>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800b1fe:	e00a      	b.n	800b216 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b200:	2301      	movs	r3, #1
 800b202:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b206:	e006      	b.n	800b216 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800b208:	bf00      	nop
 800b20a:	e004      	b.n	800b216 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800b20c:	bf00      	nop
 800b20e:	e002      	b.n	800b216 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800b210:	bf00      	nop
 800b212:	e000      	b.n	800b216 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800b214:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b216:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d10d      	bne.n	800b23a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 800b21e:	4bbb      	ldr	r3, [pc, #748]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b220:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b224:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b228:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b22c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b230:	4ab6      	ldr	r2, [pc, #728]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b232:	430b      	orrs	r3, r1
 800b234:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b238:	e003      	b.n	800b242 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b23a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b23e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 800b242:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24a:	2100      	movs	r1, #0
 800b24c:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 800b250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b254:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b258:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800b25c:	460b      	mov	r3, r1
 800b25e:	4313      	orrs	r3, r2
 800b260:	d055      	beq.n	800b30e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 800b262:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b266:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b26a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800b26e:	d031      	beq.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 800b270:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800b274:	d82a      	bhi.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800b276:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b27a:	d02d      	beq.n	800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 800b27c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b280:	d824      	bhi.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800b282:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b286:	d029      	beq.n	800b2dc <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800b288:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b28c:	d81e      	bhi.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800b28e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b292:	d011      	beq.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 800b294:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b298:	d818      	bhi.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d020      	beq.n	800b2e0 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800b29e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2a2:	d113      	bne.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b2a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b2a8:	3308      	adds	r3, #8
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f003 fedc 	bl	800f068 <RCCEx_PLL2_Config>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800b2b6:	e014      	b.n	800b2e2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b2b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b2bc:	3330      	adds	r3, #48	@ 0x30
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f003 ff6a 	bl	800f198 <RCCEx_PLL3_Config>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800b2ca:	e00a      	b.n	800b2e2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b2d2:	e006      	b.n	800b2e2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800b2d4:	bf00      	nop
 800b2d6:	e004      	b.n	800b2e2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800b2d8:	bf00      	nop
 800b2da:	e002      	b.n	800b2e2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800b2dc:	bf00      	nop
 800b2de:	e000      	b.n	800b2e2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800b2e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d10d      	bne.n	800b306 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800b2ea:	4b88      	ldr	r3, [pc, #544]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b2ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b2f0:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 800b2f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b2f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b2fc:	4a83      	ldr	r2, [pc, #524]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b2fe:	430b      	orrs	r3, r1
 800b300:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b304:	e003      	b.n	800b30e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b306:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b30a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 800b30e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b316:	2100      	movs	r1, #0
 800b318:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 800b31c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b320:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b324:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800b328:	460b      	mov	r3, r1
 800b32a:	4313      	orrs	r3, r2
 800b32c:	d055      	beq.n	800b3da <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 800b32e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b332:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b336:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b33a:	d031      	beq.n	800b3a0 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 800b33c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b340:	d82a      	bhi.n	800b398 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800b342:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b346:	d02d      	beq.n	800b3a4 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 800b348:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b34c:	d824      	bhi.n	800b398 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800b34e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b352:	d029      	beq.n	800b3a8 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 800b354:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b358:	d81e      	bhi.n	800b398 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800b35a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b35e:	d011      	beq.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 800b360:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b364:	d818      	bhi.n	800b398 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800b366:	2b00      	cmp	r3, #0
 800b368:	d020      	beq.n	800b3ac <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800b36a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b36e:	d113      	bne.n	800b398 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b370:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b374:	3308      	adds	r3, #8
 800b376:	4618      	mov	r0, r3
 800b378:	f003 fe76 	bl	800f068 <RCCEx_PLL2_Config>
 800b37c:	4603      	mov	r3, r0
 800b37e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800b382:	e014      	b.n	800b3ae <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b384:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b388:	3330      	adds	r3, #48	@ 0x30
 800b38a:	4618      	mov	r0, r3
 800b38c:	f003 ff04 	bl	800f198 <RCCEx_PLL3_Config>
 800b390:	4603      	mov	r3, r0
 800b392:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800b396:	e00a      	b.n	800b3ae <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b398:	2301      	movs	r3, #1
 800b39a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b39e:	e006      	b.n	800b3ae <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800b3a0:	bf00      	nop
 800b3a2:	e004      	b.n	800b3ae <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800b3a4:	bf00      	nop
 800b3a6:	e002      	b.n	800b3ae <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800b3a8:	bf00      	nop
 800b3aa:	e000      	b.n	800b3ae <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800b3ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d10d      	bne.n	800b3d2 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800b3b6:	4b55      	ldr	r3, [pc, #340]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b3b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b3bc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b3c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b3c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b3c8:	4a50      	ldr	r2, [pc, #320]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b3ca:	430b      	orrs	r3, r1
 800b3cc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b3d0:	e003      	b.n	800b3da <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b3d6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800b3da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e2:	2100      	movs	r1, #0
 800b3e4:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800b3e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b3f0:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800b3f4:	460b      	mov	r3, r1
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	d055      	beq.n	800b4a6 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 800b3fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b3fe:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b402:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b406:	d031      	beq.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0x1254>
 800b408:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b40c:	d82a      	bhi.n	800b464 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800b40e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b412:	d02d      	beq.n	800b470 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 800b414:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b418:	d824      	bhi.n	800b464 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800b41a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b41e:	d029      	beq.n	800b474 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 800b420:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b424:	d81e      	bhi.n	800b464 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800b426:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b42a:	d011      	beq.n	800b450 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 800b42c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b430:	d818      	bhi.n	800b464 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800b432:	2b00      	cmp	r3, #0
 800b434:	d020      	beq.n	800b478 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 800b436:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b43a:	d113      	bne.n	800b464 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b43c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b440:	3308      	adds	r3, #8
 800b442:	4618      	mov	r0, r3
 800b444:	f003 fe10 	bl	800f068 <RCCEx_PLL2_Config>
 800b448:	4603      	mov	r3, r0
 800b44a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800b44e:	e014      	b.n	800b47a <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b450:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b454:	3330      	adds	r3, #48	@ 0x30
 800b456:	4618      	mov	r0, r3
 800b458:	f003 fe9e 	bl	800f198 <RCCEx_PLL3_Config>
 800b45c:	4603      	mov	r3, r0
 800b45e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800b462:	e00a      	b.n	800b47a <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b464:	2301      	movs	r3, #1
 800b466:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b46a:	e006      	b.n	800b47a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800b46c:	bf00      	nop
 800b46e:	e004      	b.n	800b47a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800b470:	bf00      	nop
 800b472:	e002      	b.n	800b47a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800b474:	bf00      	nop
 800b476:	e000      	b.n	800b47a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800b478:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b47a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d10d      	bne.n	800b49e <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 800b482:	4b22      	ldr	r3, [pc, #136]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b484:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b488:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b48c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b490:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b494:	4a1d      	ldr	r2, [pc, #116]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b496:	430b      	orrs	r3, r1
 800b498:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b49c:	e003      	b.n	800b4a6 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b49e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b4a2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b4a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ae:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b4b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b4bc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800b4c0:	460b      	mov	r3, r1
 800b4c2:	4313      	orrs	r3, r2
 800b4c4:	d055      	beq.n	800b572 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800b4c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b4ca:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b4ce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b4d2:	d035      	beq.n	800b540 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 800b4d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b4d8:	d82e      	bhi.n	800b538 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800b4da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b4de:	d031      	beq.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 800b4e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b4e4:	d828      	bhi.n	800b538 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800b4e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b4ea:	d01b      	beq.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 800b4ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b4f0:	d822      	bhi.n	800b538 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d003      	beq.n	800b4fe <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 800b4f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b4fa:	d009      	beq.n	800b510 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 800b4fc:	e01c      	b.n	800b538 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b4fe:	4b03      	ldr	r3, [pc, #12]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b502:	4a02      	ldr	r2, [pc, #8]	@ (800b50c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b504:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b508:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b50a:	e01c      	b.n	800b546 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 800b50c:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b510:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b514:	3308      	adds	r3, #8
 800b516:	4618      	mov	r0, r3
 800b518:	f003 fda6 	bl	800f068 <RCCEx_PLL2_Config>
 800b51c:	4603      	mov	r3, r0
 800b51e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b522:	e010      	b.n	800b546 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b524:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b528:	3330      	adds	r3, #48	@ 0x30
 800b52a:	4618      	mov	r0, r3
 800b52c:	f003 fe34 	bl	800f198 <RCCEx_PLL3_Config>
 800b530:	4603      	mov	r3, r0
 800b532:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b536:	e006      	b.n	800b546 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b538:	2301      	movs	r3, #1
 800b53a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b53e:	e002      	b.n	800b546 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 800b540:	bf00      	nop
 800b542:	e000      	b.n	800b546 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 800b544:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b546:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d10d      	bne.n	800b56a <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800b54e:	4bc3      	ldr	r3, [pc, #780]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b550:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b554:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b558:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b55c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b560:	4abe      	ldr	r2, [pc, #760]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b562:	430b      	orrs	r3, r1
 800b564:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800b568:	e003      	b.n	800b572 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b56a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b56e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 800b572:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b57a:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b57e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b582:	2300      	movs	r3, #0
 800b584:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b588:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800b58c:	460b      	mov	r3, r1
 800b58e:	4313      	orrs	r3, r2
 800b590:	d051      	beq.n	800b636 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800b592:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b596:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b59a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b59e:	d033      	beq.n	800b608 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800b5a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b5a4:	d82c      	bhi.n	800b600 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800b5a6:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800b5aa:	d02d      	beq.n	800b608 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800b5ac:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800b5b0:	d826      	bhi.n	800b600 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800b5b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b5b6:	d019      	beq.n	800b5ec <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 800b5b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b5bc:	d820      	bhi.n	800b600 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d003      	beq.n	800b5ca <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 800b5c2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b5c6:	d007      	beq.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 800b5c8:	e01a      	b.n	800b600 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5ca:	4ba4      	ldr	r3, [pc, #656]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b5cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5ce:	4aa3      	ldr	r2, [pc, #652]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b5d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b5d4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800b5d6:	e018      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b5d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b5dc:	3308      	adds	r3, #8
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f003 fd42 	bl	800f068 <RCCEx_PLL2_Config>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800b5ea:	e00e      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b5ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b5f0:	3330      	adds	r3, #48	@ 0x30
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	f003 fdd0 	bl	800f198 <RCCEx_PLL3_Config>
 800b5f8:	4603      	mov	r3, r0
 800b5fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800b5fe:	e004      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b600:	2301      	movs	r3, #1
 800b602:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b606:	e000      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 800b608:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b60a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d10d      	bne.n	800b62e <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800b612:	4b92      	ldr	r3, [pc, #584]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b614:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b618:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 800b61c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b620:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b624:	4a8d      	ldr	r2, [pc, #564]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b626:	430b      	orrs	r3, r1
 800b628:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800b62c:	e003      	b.n	800b636 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b62e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b632:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800b636:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b63e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b642:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b644:	2300      	movs	r3, #0
 800b646:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b648:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800b64c:	460b      	mov	r3, r1
 800b64e:	4313      	orrs	r3, r2
 800b650:	d032      	beq.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800b652:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b656:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800b65a:	2b05      	cmp	r3, #5
 800b65c:	d80f      	bhi.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0x1466>
 800b65e:	2b03      	cmp	r3, #3
 800b660:	d211      	bcs.n	800b686 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 800b662:	2b01      	cmp	r3, #1
 800b664:	d911      	bls.n	800b68a <HAL_RCCEx_PeriphCLKConfig+0x1472>
 800b666:	2b02      	cmp	r3, #2
 800b668:	d109      	bne.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b66a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b66e:	3308      	adds	r3, #8
 800b670:	4618      	mov	r0, r3
 800b672:	f003 fcf9 	bl	800f068 <RCCEx_PLL2_Config>
 800b676:	4603      	mov	r3, r0
 800b678:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b67c:	e006      	b.n	800b68c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800b67e:	2301      	movs	r3, #1
 800b680:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b684:	e002      	b.n	800b68c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800b686:	bf00      	nop
 800b688:	e000      	b.n	800b68c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800b68a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b68c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b690:	2b00      	cmp	r3, #0
 800b692:	d10d      	bne.n	800b6b0 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800b694:	4b71      	ldr	r3, [pc, #452]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b696:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b69a:	f023 0107 	bic.w	r1, r3, #7
 800b69e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b6a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800b6a6:	4a6d      	ldr	r2, [pc, #436]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b6a8:	430b      	orrs	r3, r1
 800b6aa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800b6ae:	e003      	b.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6b0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b6b4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800b6b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c0:	2100      	movs	r1, #0
 800b6c2:	6739      	str	r1, [r7, #112]	@ 0x70
 800b6c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b6c8:	677b      	str	r3, [r7, #116]	@ 0x74
 800b6ca:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800b6ce:	460b      	mov	r3, r1
 800b6d0:	4313      	orrs	r3, r2
 800b6d2:	d024      	beq.n	800b71e <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800b6d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b6d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d005      	beq.n	800b6ec <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 800b6e0:	2b08      	cmp	r3, #8
 800b6e2:	d005      	beq.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b6ea:	e002      	b.n	800b6f2 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800b6ec:	bf00      	nop
 800b6ee:	e000      	b.n	800b6f2 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800b6f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d10d      	bne.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800b6fa:	4b58      	ldr	r3, [pc, #352]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b6fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b700:	f023 0108 	bic.w	r1, r3, #8
 800b704:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b708:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b70c:	4a53      	ldr	r2, [pc, #332]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b70e:	430b      	orrs	r3, r1
 800b710:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800b714:	e003      	b.n	800b71e <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b716:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b71a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b71e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b722:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b726:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b72a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b72c:	2300      	movs	r3, #0
 800b72e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b730:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800b734:	460b      	mov	r3, r1
 800b736:	4313      	orrs	r3, r2
 800b738:	f000 80b9 	beq.w	800b8ae <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800b73c:	4b48      	ldr	r3, [pc, #288]	@ (800b860 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800b73e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b740:	4a47      	ldr	r2, [pc, #284]	@ (800b860 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800b742:	f043 0301 	orr.w	r3, r3, #1
 800b746:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b748:	f7fb f87c 	bl	8006844 <HAL_GetTick>
 800b74c:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800b750:	e00b      	b.n	800b76a <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b752:	f7fb f877 	bl	8006844 <HAL_GetTick>
 800b756:	4602      	mov	r2, r0
 800b758:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800b75c:	1ad3      	subs	r3, r2, r3
 800b75e:	2b02      	cmp	r3, #2
 800b760:	d903      	bls.n	800b76a <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 800b762:	2303      	movs	r3, #3
 800b764:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b768:	e005      	b.n	800b776 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800b76a:	4b3d      	ldr	r3, [pc, #244]	@ (800b860 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800b76c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b76e:	f003 0301 	and.w	r3, r3, #1
 800b772:	2b00      	cmp	r3, #0
 800b774:	d0ed      	beq.n	800b752 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 800b776:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	f040 8093 	bne.w	800b8a6 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b780:	4b36      	ldr	r3, [pc, #216]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b782:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b786:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b78a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800b78e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800b792:	2b00      	cmp	r3, #0
 800b794:	d023      	beq.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 800b796:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b79a:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 800b79e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800b7a2:	4293      	cmp	r3, r2
 800b7a4:	d01b      	beq.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b7a6:	4b2d      	ldr	r3, [pc, #180]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b7a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b7ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b7b0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b7b4:	4b29      	ldr	r3, [pc, #164]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b7b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b7ba:	4a28      	ldr	r2, [pc, #160]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b7bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b7c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b7c4:	4b25      	ldr	r3, [pc, #148]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b7c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b7ca:	4a24      	ldr	r2, [pc, #144]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b7cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b7d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b7d4:	4a21      	ldr	r2, [pc, #132]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b7d6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800b7da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b7de:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800b7e2:	f003 0301 	and.w	r3, r3, #1
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d019      	beq.n	800b81e <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7ea:	f7fb f82b 	bl	8006844 <HAL_GetTick>
 800b7ee:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b7f2:	e00d      	b.n	800b810 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b7f4:	f7fb f826 	bl	8006844 <HAL_GetTick>
 800b7f8:	4602      	mov	r2, r0
 800b7fa:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800b7fe:	1ad2      	subs	r2, r2, r3
 800b800:	f241 3388 	movw	r3, #5000	@ 0x1388
 800b804:	429a      	cmp	r2, r3
 800b806:	d903      	bls.n	800b810 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 800b808:	2303      	movs	r3, #3
 800b80a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 800b80e:	e006      	b.n	800b81e <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b810:	4b12      	ldr	r3, [pc, #72]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b812:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b816:	f003 0302 	and.w	r3, r3, #2
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d0ea      	beq.n	800b7f4 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 800b81e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b822:	2b00      	cmp	r3, #0
 800b824:	d13a      	bne.n	800b89c <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800b826:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b82a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800b82e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b832:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b836:	d115      	bne.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 800b838:	4b08      	ldr	r3, [pc, #32]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b83a:	69db      	ldr	r3, [r3, #28]
 800b83c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800b840:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b844:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800b848:	091b      	lsrs	r3, r3, #4
 800b84a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b84e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800b852:	4a02      	ldr	r2, [pc, #8]	@ (800b85c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b854:	430b      	orrs	r3, r1
 800b856:	61d3      	str	r3, [r2, #28]
 800b858:	e00a      	b.n	800b870 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 800b85a:	bf00      	nop
 800b85c:	44020c00 	.word	0x44020c00
 800b860:	44020800 	.word	0x44020800
 800b864:	4b9f      	ldr	r3, [pc, #636]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b866:	69db      	ldr	r3, [r3, #28]
 800b868:	4a9e      	ldr	r2, [pc, #632]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b86a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b86e:	61d3      	str	r3, [r2, #28]
 800b870:	4b9c      	ldr	r3, [pc, #624]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b872:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b876:	4a9b      	ldr	r2, [pc, #620]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b878:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b87c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b880:	4b98      	ldr	r3, [pc, #608]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b882:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800b886:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b88a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800b88e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b892:	4a94      	ldr	r2, [pc, #592]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b894:	430b      	orrs	r3, r1
 800b896:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b89a:	e008      	b.n	800b8ae <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b89c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b8a0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 800b8a4:	e003      	b.n	800b8ae <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b8aa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b8ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b6:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800b8ba:	663b      	str	r3, [r7, #96]	@ 0x60
 800b8bc:	2300      	movs	r3, #0
 800b8be:	667b      	str	r3, [r7, #100]	@ 0x64
 800b8c0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800b8c4:	460b      	mov	r3, r1
 800b8c6:	4313      	orrs	r3, r2
 800b8c8:	d035      	beq.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800b8ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b8ce:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800b8d2:	2b30      	cmp	r3, #48	@ 0x30
 800b8d4:	d014      	beq.n	800b900 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 800b8d6:	2b30      	cmp	r3, #48	@ 0x30
 800b8d8:	d80e      	bhi.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800b8da:	2b20      	cmp	r3, #32
 800b8dc:	d012      	beq.n	800b904 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 800b8de:	2b20      	cmp	r3, #32
 800b8e0:	d80a      	bhi.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d010      	beq.n	800b908 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 800b8e6:	2b10      	cmp	r3, #16
 800b8e8:	d106      	bne.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8ea:	4b7e      	ldr	r3, [pc, #504]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b8ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8ee:	4a7d      	ldr	r2, [pc, #500]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b8f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b8f4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800b8f6:	e008      	b.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b8fe:	e004      	b.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800b900:	bf00      	nop
 800b902:	e002      	b.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800b904:	bf00      	nop
 800b906:	e000      	b.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800b908:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b90a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d10d      	bne.n	800b92e <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800b912:	4b74      	ldr	r3, [pc, #464]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b914:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b918:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b91c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b920:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800b924:	4a6f      	ldr	r2, [pc, #444]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b926:	430b      	orrs	r3, r1
 800b928:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800b92c:	e003      	b.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b92e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b932:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800b936:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93e:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800b942:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b944:	2300      	movs	r3, #0
 800b946:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b948:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800b94c:	460b      	mov	r3, r1
 800b94e:	4313      	orrs	r3, r2
 800b950:	d033      	beq.n	800b9ba <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 800b952:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b956:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d002      	beq.n	800b964 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 800b95e:	2b40      	cmp	r3, #64	@ 0x40
 800b960:	d007      	beq.n	800b972 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 800b962:	e010      	b.n	800b986 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b964:	4b5f      	ldr	r3, [pc, #380]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b968:	4a5e      	ldr	r2, [pc, #376]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b96a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b96e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800b970:	e00d      	b.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b972:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b976:	3308      	adds	r3, #8
 800b978:	4618      	mov	r0, r3
 800b97a:	f003 fb75 	bl	800f068 <RCCEx_PLL2_Config>
 800b97e:	4603      	mov	r3, r0
 800b980:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800b984:	e003      	b.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 800b986:	2301      	movs	r3, #1
 800b988:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b98c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b98e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b992:	2b00      	cmp	r3, #0
 800b994:	d10d      	bne.n	800b9b2 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800b996:	4b53      	ldr	r3, [pc, #332]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b998:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b99c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800b9a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b9a4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800b9a8:	4a4e      	ldr	r2, [pc, #312]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b9aa:	430b      	orrs	r3, r1
 800b9ac:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800b9b0:	e003      	b.n	800b9ba <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b9b6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800b9ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b9c6:	653b      	str	r3, [r7, #80]	@ 0x50
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	657b      	str	r3, [r7, #84]	@ 0x54
 800b9cc:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b9d0:	460b      	mov	r3, r1
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	d033      	beq.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 800b9d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b9da:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d002      	beq.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 800b9e2:	2b80      	cmp	r3, #128	@ 0x80
 800b9e4:	d007      	beq.n	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 800b9e6:	e010      	b.n	800ba0a <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9e8:	4b3e      	ldr	r3, [pc, #248]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b9ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9ec:	4a3d      	ldr	r2, [pc, #244]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800b9ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b9f2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 800b9f4:	e00d      	b.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b9f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b9fa:	3308      	adds	r3, #8
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	f003 fb33 	bl	800f068 <RCCEx_PLL2_Config>
 800ba02:	4603      	mov	r3, r0
 800ba04:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 800ba08:	e003      	b.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 800ba0a:	2301      	movs	r3, #1
 800ba0c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ba10:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d10d      	bne.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 800ba1a:	4b32      	ldr	r3, [pc, #200]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800ba1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ba20:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800ba24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ba28:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800ba2c:	4a2d      	ldr	r2, [pc, #180]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800ba2e:	430b      	orrs	r3, r1
 800ba30:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800ba34:	e003      	b.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba36:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ba3a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800ba3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ba42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba46:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800ba4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba50:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800ba54:	460b      	mov	r3, r1
 800ba56:	4313      	orrs	r3, r2
 800ba58:	d04a      	beq.n	800baf0 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 800ba5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ba5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ba62:	2b04      	cmp	r3, #4
 800ba64:	d827      	bhi.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 800ba66:	a201      	add	r2, pc, #4	@ (adr r2, 800ba6c <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 800ba68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba6c:	0800ba81 	.word	0x0800ba81
 800ba70:	0800ba8f 	.word	0x0800ba8f
 800ba74:	0800baa3 	.word	0x0800baa3
 800ba78:	0800babf 	.word	0x0800babf
 800ba7c:	0800babf 	.word	0x0800babf
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba80:	4b18      	ldr	r3, [pc, #96]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800ba82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba84:	4a17      	ldr	r2, [pc, #92]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800ba86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ba8a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800ba8c:	e018      	b.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ba8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ba92:	3308      	adds	r3, #8
 800ba94:	4618      	mov	r0, r3
 800ba96:	f003 fae7 	bl	800f068 <RCCEx_PLL2_Config>
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800baa0:	e00e      	b.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800baa2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800baa6:	3330      	adds	r3, #48	@ 0x30
 800baa8:	4618      	mov	r0, r3
 800baaa:	f003 fb75 	bl	800f198 <RCCEx_PLL3_Config>
 800baae:	4603      	mov	r3, r0
 800bab0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800bab4:	e004      	b.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bab6:	2301      	movs	r3, #1
 800bab8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800babc:	e000      	b.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 800babe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bac0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d10f      	bne.n	800bae8 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800bac8:	4b06      	ldr	r3, [pc, #24]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800baca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bace:	f023 0107 	bic.w	r1, r3, #7
 800bad2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bad6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bada:	4a02      	ldr	r2, [pc, #8]	@ (800bae4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800badc:	430b      	orrs	r3, r1
 800bade:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bae2:	e005      	b.n	800baf0 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 800bae4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bae8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800baec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800baf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800baf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800bafc:	643b      	str	r3, [r7, #64]	@ 0x40
 800bafe:	2300      	movs	r3, #0
 800bb00:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb02:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800bb06:	460b      	mov	r3, r1
 800bb08:	4313      	orrs	r3, r2
 800bb0a:	f000 8081 	beq.w	800bc10 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800bb0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bb12:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bb16:	2b20      	cmp	r3, #32
 800bb18:	d85f      	bhi.n	800bbda <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 800bb1a:	a201      	add	r2, pc, #4	@ (adr r2, 800bb20 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 800bb1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb20:	0800bba5 	.word	0x0800bba5
 800bb24:	0800bbdb 	.word	0x0800bbdb
 800bb28:	0800bbdb 	.word	0x0800bbdb
 800bb2c:	0800bbdb 	.word	0x0800bbdb
 800bb30:	0800bbdb 	.word	0x0800bbdb
 800bb34:	0800bbdb 	.word	0x0800bbdb
 800bb38:	0800bbdb 	.word	0x0800bbdb
 800bb3c:	0800bbdb 	.word	0x0800bbdb
 800bb40:	0800bbb3 	.word	0x0800bbb3
 800bb44:	0800bbdb 	.word	0x0800bbdb
 800bb48:	0800bbdb 	.word	0x0800bbdb
 800bb4c:	0800bbdb 	.word	0x0800bbdb
 800bb50:	0800bbdb 	.word	0x0800bbdb
 800bb54:	0800bbdb 	.word	0x0800bbdb
 800bb58:	0800bbdb 	.word	0x0800bbdb
 800bb5c:	0800bbdb 	.word	0x0800bbdb
 800bb60:	0800bbc7 	.word	0x0800bbc7
 800bb64:	0800bbdb 	.word	0x0800bbdb
 800bb68:	0800bbdb 	.word	0x0800bbdb
 800bb6c:	0800bbdb 	.word	0x0800bbdb
 800bb70:	0800bbdb 	.word	0x0800bbdb
 800bb74:	0800bbdb 	.word	0x0800bbdb
 800bb78:	0800bbdb 	.word	0x0800bbdb
 800bb7c:	0800bbdb 	.word	0x0800bbdb
 800bb80:	0800bbe3 	.word	0x0800bbe3
 800bb84:	0800bbdb 	.word	0x0800bbdb
 800bb88:	0800bbdb 	.word	0x0800bbdb
 800bb8c:	0800bbdb 	.word	0x0800bbdb
 800bb90:	0800bbdb 	.word	0x0800bbdb
 800bb94:	0800bbdb 	.word	0x0800bbdb
 800bb98:	0800bbdb 	.word	0x0800bbdb
 800bb9c:	0800bbdb 	.word	0x0800bbdb
 800bba0:	0800bbe3 	.word	0x0800bbe3
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bba4:	4bab      	ldr	r3, [pc, #684]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bba8:	4aaa      	ldr	r2, [pc, #680]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bbaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bbae:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800bbb0:	e018      	b.n	800bbe4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800bbb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bbb6:	3308      	adds	r3, #8
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f003 fa55 	bl	800f068 <RCCEx_PLL2_Config>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800bbc4:	e00e      	b.n	800bbe4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800bbc6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bbca:	3330      	adds	r3, #48	@ 0x30
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f003 fae3 	bl	800f198 <RCCEx_PLL3_Config>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800bbd8:	e004      	b.n	800bbe4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bbda:	2301      	movs	r3, #1
 800bbdc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bbe0:	e000      	b.n	800bbe4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 800bbe2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bbe4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d10d      	bne.n	800bc08 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800bbec:	4b99      	ldr	r3, [pc, #612]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bbee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bbf2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800bbf6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bbfa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bbfe:	4a95      	ldr	r2, [pc, #596]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bc00:	430b      	orrs	r3, r1
 800bc02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bc06:	e003      	b.n	800bc10 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc08:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bc0c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800bc10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc18:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800bc1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bc1e:	2300      	movs	r3, #0
 800bc20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bc22:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800bc26:	460b      	mov	r3, r1
 800bc28:	4313      	orrs	r3, r2
 800bc2a:	d04e      	beq.n	800bcca <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 800bc2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bc30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800bc34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc38:	d02e      	beq.n	800bc98 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 800bc3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc3e:	d827      	bhi.n	800bc90 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800bc40:	2bc0      	cmp	r3, #192	@ 0xc0
 800bc42:	d02b      	beq.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 800bc44:	2bc0      	cmp	r3, #192	@ 0xc0
 800bc46:	d823      	bhi.n	800bc90 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800bc48:	2b80      	cmp	r3, #128	@ 0x80
 800bc4a:	d017      	beq.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 800bc4c:	2b80      	cmp	r3, #128	@ 0x80
 800bc4e:	d81f      	bhi.n	800bc90 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d002      	beq.n	800bc5a <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 800bc54:	2b40      	cmp	r3, #64	@ 0x40
 800bc56:	d007      	beq.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 800bc58:	e01a      	b.n	800bc90 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc5a:	4b7e      	ldr	r3, [pc, #504]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bc5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc5e:	4a7d      	ldr	r2, [pc, #500]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bc60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bc64:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800bc66:	e01a      	b.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800bc68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bc6c:	3308      	adds	r3, #8
 800bc6e:	4618      	mov	r0, r3
 800bc70:	f003 f9fa 	bl	800f068 <RCCEx_PLL2_Config>
 800bc74:	4603      	mov	r3, r0
 800bc76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800bc7a:	e010      	b.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800bc7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bc80:	3330      	adds	r3, #48	@ 0x30
 800bc82:	4618      	mov	r0, r3
 800bc84:	f003 fa88 	bl	800f198 <RCCEx_PLL3_Config>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800bc8e:	e006      	b.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bc90:	2301      	movs	r3, #1
 800bc92:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bc96:	e002      	b.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800bc98:	bf00      	nop
 800bc9a:	e000      	b.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800bc9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc9e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d10d      	bne.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800bca6:	4b6b      	ldr	r3, [pc, #428]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bca8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bcac:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800bcb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bcb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800bcb8:	4a66      	ldr	r2, [pc, #408]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bcba:	430b      	orrs	r3, r1
 800bcbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bcc0:	e003      	b.n	800bcca <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcc2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bcc6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800bcca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bcce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800bcd6:	633b      	str	r3, [r7, #48]	@ 0x30
 800bcd8:	2300      	movs	r3, #0
 800bcda:	637b      	str	r3, [r7, #52]	@ 0x34
 800bcdc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800bce0:	460b      	mov	r3, r1
 800bce2:	4313      	orrs	r3, r2
 800bce4:	d055      	beq.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800bce6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bcea:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800bcee:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800bcf2:	d031      	beq.n	800bd58 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 800bcf4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800bcf8:	d82a      	bhi.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800bcfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bcfe:	d02d      	beq.n	800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 800bd00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bd04:	d824      	bhi.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800bd06:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bd0a:	d029      	beq.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 800bd0c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bd10:	d81e      	bhi.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800bd12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd16:	d011      	beq.n	800bd3c <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 800bd18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd1c:	d818      	bhi.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d020      	beq.n	800bd64 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 800bd22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd26:	d113      	bne.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800bd28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bd2c:	3308      	adds	r3, #8
 800bd2e:	4618      	mov	r0, r3
 800bd30:	f003 f99a 	bl	800f068 <RCCEx_PLL2_Config>
 800bd34:	4603      	mov	r3, r0
 800bd36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800bd3a:	e014      	b.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800bd3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bd40:	3330      	adds	r3, #48	@ 0x30
 800bd42:	4618      	mov	r0, r3
 800bd44:	f003 fa28 	bl	800f198 <RCCEx_PLL3_Config>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800bd4e:	e00a      	b.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd50:	2301      	movs	r3, #1
 800bd52:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bd56:	e006      	b.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800bd58:	bf00      	nop
 800bd5a:	e004      	b.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800bd5c:	bf00      	nop
 800bd5e:	e002      	b.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800bd60:	bf00      	nop
 800bd62:	e000      	b.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800bd64:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d10d      	bne.n	800bd8a <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800bd6e:	4b39      	ldr	r3, [pc, #228]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bd70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bd74:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800bd78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bd7c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800bd80:	4a34      	ldr	r2, [pc, #208]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bd82:	430b      	orrs	r3, r1
 800bd84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bd88:	e003      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd8a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bd8e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800bd92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bd96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800bd9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bda0:	2300      	movs	r3, #0
 800bda2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bda4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800bda8:	460b      	mov	r3, r1
 800bdaa:	4313      	orrs	r3, r2
 800bdac:	d058      	beq.n	800be60 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 800bdae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bdb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bdb6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800bdba:	d031      	beq.n	800be20 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 800bdbc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800bdc0:	d82a      	bhi.n	800be18 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800bdc2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bdc6:	d02d      	beq.n	800be24 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 800bdc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bdcc:	d824      	bhi.n	800be18 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800bdce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bdd2:	d029      	beq.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 800bdd4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bdd8:	d81e      	bhi.n	800be18 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800bdda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bdde:	d011      	beq.n	800be04 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 800bde0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bde4:	d818      	bhi.n	800be18 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d020      	beq.n	800be2c <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 800bdea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bdee:	d113      	bne.n	800be18 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800bdf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bdf4:	3308      	adds	r3, #8
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f003 f936 	bl	800f068 <RCCEx_PLL2_Config>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800be02:	e014      	b.n	800be2e <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800be04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800be08:	3330      	adds	r3, #48	@ 0x30
 800be0a:	4618      	mov	r0, r3
 800be0c:	f003 f9c4 	bl	800f198 <RCCEx_PLL3_Config>
 800be10:	4603      	mov	r3, r0
 800be12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800be16:	e00a      	b.n	800be2e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be18:	2301      	movs	r3, #1
 800be1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800be1e:	e006      	b.n	800be2e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800be20:	bf00      	nop
 800be22:	e004      	b.n	800be2e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800be24:	bf00      	nop
 800be26:	e002      	b.n	800be2e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800be28:	bf00      	nop
 800be2a:	e000      	b.n	800be2e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800be2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800be32:	2b00      	cmp	r3, #0
 800be34:	d110      	bne.n	800be58 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800be36:	4b07      	ldr	r3, [pc, #28]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800be38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800be3c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800be40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800be44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800be48:	4902      	ldr	r1, [pc, #8]	@ (800be54 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800be4a:	4313      	orrs	r3, r2
 800be4c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800be50:	e006      	b.n	800be60 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800be52:	bf00      	nop
 800be54:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be58:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800be5c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800be60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800be64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be68:	2100      	movs	r1, #0
 800be6a:	6239      	str	r1, [r7, #32]
 800be6c:	f003 0301 	and.w	r3, r3, #1
 800be70:	627b      	str	r3, [r7, #36]	@ 0x24
 800be72:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800be76:	460b      	mov	r3, r1
 800be78:	4313      	orrs	r3, r2
 800be7a:	d055      	beq.n	800bf28 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 800be7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800be80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800be84:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800be88:	d031      	beq.n	800beee <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800be8a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800be8e:	d82a      	bhi.n	800bee6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800be90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800be94:	d02d      	beq.n	800bef2 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800be96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800be9a:	d824      	bhi.n	800bee6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800be9c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800bea0:	d029      	beq.n	800bef6 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 800bea2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800bea6:	d81e      	bhi.n	800bee6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800bea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800beac:	d011      	beq.n	800bed2 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 800beae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800beb2:	d818      	bhi.n	800bee6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d020      	beq.n	800befa <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 800beb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bebc:	d113      	bne.n	800bee6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800bebe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bec2:	3308      	adds	r3, #8
 800bec4:	4618      	mov	r0, r3
 800bec6:	f003 f8cf 	bl	800f068 <RCCEx_PLL2_Config>
 800beca:	4603      	mov	r3, r0
 800becc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bed0:	e014      	b.n	800befc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800bed2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bed6:	3330      	adds	r3, #48	@ 0x30
 800bed8:	4618      	mov	r0, r3
 800beda:	f003 f95d 	bl	800f198 <RCCEx_PLL3_Config>
 800bede:	4603      	mov	r3, r0
 800bee0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bee4:	e00a      	b.n	800befc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bee6:	2301      	movs	r3, #1
 800bee8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800beec:	e006      	b.n	800befc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800beee:	bf00      	nop
 800bef0:	e004      	b.n	800befc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800bef2:	bf00      	nop
 800bef4:	e002      	b.n	800befc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800bef6:	bf00      	nop
 800bef8:	e000      	b.n	800befc <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800befa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800befc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d10d      	bne.n	800bf20 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 800bf04:	4b88      	ldr	r3, [pc, #544]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800bf06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bf0a:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 800bf0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bf12:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800bf16:	4984      	ldr	r1, [pc, #528]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800bf18:	4313      	orrs	r3, r2
 800bf1a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800bf1e:	e003      	b.n	800bf28 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf20:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bf24:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800bf28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bf2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf30:	2100      	movs	r1, #0
 800bf32:	61b9      	str	r1, [r7, #24]
 800bf34:	f003 0302 	and.w	r3, r3, #2
 800bf38:	61fb      	str	r3, [r7, #28]
 800bf3a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800bf3e:	460b      	mov	r3, r1
 800bf40:	4313      	orrs	r3, r2
 800bf42:	d03d      	beq.n	800bfc0 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 800bf44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bf48:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800bf4c:	2b03      	cmp	r3, #3
 800bf4e:	d81c      	bhi.n	800bf8a <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 800bf50:	a201      	add	r2, pc, #4	@ (adr r2, 800bf58 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 800bf52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf56:	bf00      	nop
 800bf58:	0800bf93 	.word	0x0800bf93
 800bf5c:	0800bf69 	.word	0x0800bf69
 800bf60:	0800bf77 	.word	0x0800bf77
 800bf64:	0800bf93 	.word	0x0800bf93
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf68:	4b6f      	ldr	r3, [pc, #444]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800bf6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf6c:	4a6e      	ldr	r2, [pc, #440]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800bf6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf72:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800bf74:	e00e      	b.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800bf76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bf7a:	3308      	adds	r3, #8
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f003 f873 	bl	800f068 <RCCEx_PLL2_Config>
 800bf82:	4603      	mov	r3, r0
 800bf84:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800bf88:	e004      	b.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bf90:	e000      	b.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800bf92:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf94:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d10d      	bne.n	800bfb8 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800bf9c:	4b62      	ldr	r3, [pc, #392]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800bf9e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bfa2:	f023 0203 	bic.w	r2, r3, #3
 800bfa6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bfaa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800bfae:	495e      	ldr	r1, [pc, #376]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800bfb0:	4313      	orrs	r3, r2
 800bfb2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800bfb6:	e003      	b.n	800bfc0 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfb8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bfbc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bfc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bfc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc8:	2100      	movs	r1, #0
 800bfca:	6139      	str	r1, [r7, #16]
 800bfcc:	f003 0304 	and.w	r3, r3, #4
 800bfd0:	617b      	str	r3, [r7, #20]
 800bfd2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800bfd6:	460b      	mov	r3, r1
 800bfd8:	4313      	orrs	r3, r2
 800bfda:	d03a      	beq.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 800bfdc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bfe0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800bfe4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bfe8:	d00e      	beq.n	800c008 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 800bfea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bfee:	d815      	bhi.n	800c01c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d017      	beq.n	800c024 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 800bff4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bff8:	d110      	bne.n	800c01c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bffa:	4b4b      	ldr	r3, [pc, #300]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800bffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bffe:	4a4a      	ldr	r2, [pc, #296]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c000:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c004:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800c006:	e00e      	b.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c008:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c00c:	3308      	adds	r3, #8
 800c00e:	4618      	mov	r0, r3
 800c010:	f003 f82a 	bl	800f068 <RCCEx_PLL2_Config>
 800c014:	4603      	mov	r3, r0
 800c016:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800c01a:	e004      	b.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 800c01c:	2301      	movs	r3, #1
 800c01e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c022:	e000      	b.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 800c024:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c026:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d10d      	bne.n	800c04a <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800c02e:	4b3e      	ldr	r3, [pc, #248]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c030:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c034:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c038:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c03c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c040:	4939      	ldr	r1, [pc, #228]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c042:	4313      	orrs	r3, r2
 800c044:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800c048:	e003      	b.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c04a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c04e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c052:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05a:	2100      	movs	r1, #0
 800c05c:	60b9      	str	r1, [r7, #8]
 800c05e:	f003 0310 	and.w	r3, r3, #16
 800c062:	60fb      	str	r3, [r7, #12]
 800c064:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c068:	460b      	mov	r3, r1
 800c06a:	4313      	orrs	r3, r2
 800c06c:	d038      	beq.n	800c0e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800c06e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c072:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800c076:	2b30      	cmp	r3, #48	@ 0x30
 800c078:	d01b      	beq.n	800c0b2 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800c07a:	2b30      	cmp	r3, #48	@ 0x30
 800c07c:	d815      	bhi.n	800c0aa <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 800c07e:	2b10      	cmp	r3, #16
 800c080:	d002      	beq.n	800c088 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 800c082:	2b20      	cmp	r3, #32
 800c084:	d007      	beq.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800c086:	e010      	b.n	800c0aa <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c088:	4b27      	ldr	r3, [pc, #156]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c08a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c08c:	4a26      	ldr	r2, [pc, #152]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c08e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c092:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800c094:	e00e      	b.n	800c0b4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c096:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c09a:	3330      	adds	r3, #48	@ 0x30
 800c09c:	4618      	mov	r0, r3
 800c09e:	f003 f87b 	bl	800f198 <RCCEx_PLL3_Config>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800c0a8:	e004      	b.n	800c0b4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c0aa:	2301      	movs	r3, #1
 800c0ac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c0b0:	e000      	b.n	800c0b4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800c0b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d10d      	bne.n	800c0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 800c0bc:	4b1a      	ldr	r3, [pc, #104]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c0be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c0c2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c0c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c0ca:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800c0ce:	4916      	ldr	r1, [pc, #88]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c0d0:	4313      	orrs	r3, r2
 800c0d2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800c0d6:	e003      	b.n	800c0e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c0dc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c0e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e8:	2100      	movs	r1, #0
 800c0ea:	6039      	str	r1, [r7, #0]
 800c0ec:	f003 0308 	and.w	r3, r3, #8
 800c0f0:	607b      	str	r3, [r7, #4]
 800c0f2:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c0f6:	460b      	mov	r3, r1
 800c0f8:	4313      	orrs	r3, r2
 800c0fa:	d00c      	beq.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 800c0fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c0fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c102:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c106:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c10a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800c10e:	4906      	ldr	r1, [pc, #24]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c110:	4313      	orrs	r3, r2
 800c112:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800c116:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 800c120:	46bd      	mov	sp, r7
 800c122:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c126:	bf00      	nop
 800c128:	44020c00 	.word	0x44020c00

0800c12c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 800c12c:	b480      	push	{r7}
 800c12e:	b08b      	sub	sp, #44	@ 0x2c
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800c134:	4bae      	ldr	r3, [pc, #696]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c138:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c13c:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800c13e:	4bac      	ldr	r3, [pc, #688]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c142:	f003 0303 	and.w	r3, r3, #3
 800c146:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800c148:	4ba9      	ldr	r3, [pc, #676]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c14a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c14c:	0a1b      	lsrs	r3, r3, #8
 800c14e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c152:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800c154:	4ba6      	ldr	r3, [pc, #664]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c158:	091b      	lsrs	r3, r3, #4
 800c15a:	f003 0301 	and.w	r3, r3, #1
 800c15e:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800c160:	4ba3      	ldr	r3, [pc, #652]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c164:	08db      	lsrs	r3, r3, #3
 800c166:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c16a:	697a      	ldr	r2, [r7, #20]
 800c16c:	fb02 f303 	mul.w	r3, r2, r3
 800c170:	ee07 3a90 	vmov	s15, r3
 800c174:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c178:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800c17c:	69bb      	ldr	r3, [r7, #24]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	f000 8126 	beq.w	800c3d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 800c184:	69fb      	ldr	r3, [r7, #28]
 800c186:	2b03      	cmp	r3, #3
 800c188:	d053      	beq.n	800c232 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800c18a:	69fb      	ldr	r3, [r7, #28]
 800c18c:	2b03      	cmp	r3, #3
 800c18e:	d86f      	bhi.n	800c270 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800c190:	69fb      	ldr	r3, [r7, #28]
 800c192:	2b01      	cmp	r3, #1
 800c194:	d003      	beq.n	800c19e <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800c196:	69fb      	ldr	r3, [r7, #28]
 800c198:	2b02      	cmp	r3, #2
 800c19a:	d02b      	beq.n	800c1f4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800c19c:	e068      	b.n	800c270 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c19e:	4b94      	ldr	r3, [pc, #592]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	08db      	lsrs	r3, r3, #3
 800c1a4:	f003 0303 	and.w	r3, r3, #3
 800c1a8:	4a92      	ldr	r2, [pc, #584]	@ (800c3f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800c1aa:	fa22 f303 	lsr.w	r3, r2, r3
 800c1ae:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	ee07 3a90 	vmov	s15, r3
 800c1b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1ba:	69bb      	ldr	r3, [r7, #24]
 800c1bc:	ee07 3a90 	vmov	s15, r3
 800c1c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1c8:	6a3b      	ldr	r3, [r7, #32]
 800c1ca:	ee07 3a90 	vmov	s15, r3
 800c1ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1d2:	ed97 6a04 	vldr	s12, [r7, #16]
 800c1d6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800c3f8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800c1da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c1e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800c1f2:	e068      	b.n	800c2c6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800c1f4:	69bb      	ldr	r3, [r7, #24]
 800c1f6:	ee07 3a90 	vmov	s15, r3
 800c1fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1fe:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800c3fc <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800c202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c206:	6a3b      	ldr	r3, [r7, #32]
 800c208:	ee07 3a90 	vmov	s15, r3
 800c20c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c210:	ed97 6a04 	vldr	s12, [r7, #16]
 800c214:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c3f8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800c218:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c21c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c220:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c224:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c228:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c22c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800c230:	e049      	b.n	800c2c6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800c232:	69bb      	ldr	r3, [r7, #24]
 800c234:	ee07 3a90 	vmov	s15, r3
 800c238:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c23c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800c400 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 800c240:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c244:	6a3b      	ldr	r3, [r7, #32]
 800c246:	ee07 3a90 	vmov	s15, r3
 800c24a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c24e:	ed97 6a04 	vldr	s12, [r7, #16]
 800c252:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800c3f8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800c256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c25a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c25e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c26a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800c26e:	e02a      	b.n	800c2c6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c270:	4b5f      	ldr	r3, [pc, #380]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	08db      	lsrs	r3, r3, #3
 800c276:	f003 0303 	and.w	r3, r3, #3
 800c27a:	4a5e      	ldr	r2, [pc, #376]	@ (800c3f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800c27c:	fa22 f303 	lsr.w	r3, r2, r3
 800c280:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	ee07 3a90 	vmov	s15, r3
 800c288:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c28c:	69bb      	ldr	r3, [r7, #24]
 800c28e:	ee07 3a90 	vmov	s15, r3
 800c292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c296:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c29a:	6a3b      	ldr	r3, [r7, #32]
 800c29c:	ee07 3a90 	vmov	s15, r3
 800c2a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c2a4:	ed97 6a04 	vldr	s12, [r7, #16]
 800c2a8:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800c3f8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800c2ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c2b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c2b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c2b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c2bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c2c0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800c2c4:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c2c6:	4b4a      	ldr	r3, [pc, #296]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c2d2:	d121      	bne.n	800c318 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800c2d4:	4b46      	ldr	r3, [pc, #280]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c2d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d017      	beq.n	800c310 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800c2e0:	4b43      	ldr	r3, [pc, #268]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c2e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2e4:	0a5b      	lsrs	r3, r3, #9
 800c2e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c2ea:	ee07 3a90 	vmov	s15, r3
 800c2ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800c2f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c2f6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800c2fa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c2fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c302:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c306:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	601a      	str	r2, [r3, #0]
 800c30e:	e006      	b.n	800c31e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	2200      	movs	r2, #0
 800c314:	601a      	str	r2, [r3, #0]
 800c316:	e002      	b.n	800c31e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2200      	movs	r2, #0
 800c31c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c31e:	4b34      	ldr	r3, [pc, #208]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c326:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c32a:	d121      	bne.n	800c370 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800c32c:	4b30      	ldr	r3, [pc, #192]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c32e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c334:	2b00      	cmp	r3, #0
 800c336:	d017      	beq.n	800c368 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800c338:	4b2d      	ldr	r3, [pc, #180]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c33a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c33c:	0c1b      	lsrs	r3, r3, #16
 800c33e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c342:	ee07 3a90 	vmov	s15, r3
 800c346:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800c34a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c34e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800c352:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c35a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c35e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	605a      	str	r2, [r3, #4]
 800c366:	e006      	b.n	800c376 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	2200      	movs	r2, #0
 800c36c:	605a      	str	r2, [r3, #4]
 800c36e:	e002      	b.n	800c376 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2200      	movs	r2, #0
 800c374:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c376:	4b1e      	ldr	r3, [pc, #120]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c37e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c382:	d121      	bne.n	800c3c8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800c384:	4b1a      	ldr	r3, [pc, #104]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c388:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d017      	beq.n	800c3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800c390:	4b17      	ldr	r3, [pc, #92]	@ (800c3f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c392:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c394:	0e1b      	lsrs	r3, r3, #24
 800c396:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c39a:	ee07 3a90 	vmov	s15, r3
 800c39e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800c3a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c3a6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800c3aa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c3ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c3b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c3b6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800c3be:	e010      	b.n	800c3e2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	609a      	str	r2, [r3, #8]
}
 800c3c6:	e00c      	b.n	800c3e2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	609a      	str	r2, [r3, #8]
}
 800c3ce:	e008      	b.n	800c3e2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	2200      	movs	r2, #0
 800c3da:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2200      	movs	r2, #0
 800c3e0:	609a      	str	r2, [r3, #8]
}
 800c3e2:	bf00      	nop
 800c3e4:	372c      	adds	r7, #44	@ 0x2c
 800c3e6:	46bd      	mov	sp, r7
 800c3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ec:	4770      	bx	lr
 800c3ee:	bf00      	nop
 800c3f0:	44020c00 	.word	0x44020c00
 800c3f4:	03d09000 	.word	0x03d09000
 800c3f8:	46000000 	.word	0x46000000
 800c3fc:	4a742400 	.word	0x4a742400
 800c400:	4bbebc20 	.word	0x4bbebc20

0800c404 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 800c404:	b480      	push	{r7}
 800c406:	b08b      	sub	sp, #44	@ 0x2c
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800c40c:	4bae      	ldr	r3, [pc, #696]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c40e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c414:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800c416:	4bac      	ldr	r3, [pc, #688]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c41a:	f003 0303 	and.w	r3, r3, #3
 800c41e:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800c420:	4ba9      	ldr	r3, [pc, #676]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c424:	0a1b      	lsrs	r3, r3, #8
 800c426:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c42a:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800c42c:	4ba6      	ldr	r3, [pc, #664]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c42e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c430:	091b      	lsrs	r3, r3, #4
 800c432:	f003 0301 	and.w	r3, r3, #1
 800c436:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800c438:	4ba3      	ldr	r3, [pc, #652]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c43a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c43c:	08db      	lsrs	r3, r3, #3
 800c43e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c442:	697a      	ldr	r2, [r7, #20]
 800c444:	fb02 f303 	mul.w	r3, r2, r3
 800c448:	ee07 3a90 	vmov	s15, r3
 800c44c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c450:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800c454:	69bb      	ldr	r3, [r7, #24]
 800c456:	2b00      	cmp	r3, #0
 800c458:	f000 8126 	beq.w	800c6a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 800c45c:	69fb      	ldr	r3, [r7, #28]
 800c45e:	2b03      	cmp	r3, #3
 800c460:	d053      	beq.n	800c50a <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 800c462:	69fb      	ldr	r3, [r7, #28]
 800c464:	2b03      	cmp	r3, #3
 800c466:	d86f      	bhi.n	800c548 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800c468:	69fb      	ldr	r3, [r7, #28]
 800c46a:	2b01      	cmp	r3, #1
 800c46c:	d003      	beq.n	800c476 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800c46e:	69fb      	ldr	r3, [r7, #28]
 800c470:	2b02      	cmp	r3, #2
 800c472:	d02b      	beq.n	800c4cc <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800c474:	e068      	b.n	800c548 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c476:	4b94      	ldr	r3, [pc, #592]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	08db      	lsrs	r3, r3, #3
 800c47c:	f003 0303 	and.w	r3, r3, #3
 800c480:	4a92      	ldr	r2, [pc, #584]	@ (800c6cc <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800c482:	fa22 f303 	lsr.w	r3, r2, r3
 800c486:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	ee07 3a90 	vmov	s15, r3
 800c48e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c492:	69bb      	ldr	r3, [r7, #24]
 800c494:	ee07 3a90 	vmov	s15, r3
 800c498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c49c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4a0:	6a3b      	ldr	r3, [r7, #32]
 800c4a2:	ee07 3a90 	vmov	s15, r3
 800c4a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4aa:	ed97 6a04 	vldr	s12, [r7, #16]
 800c4ae:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800c6d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800c4b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4c6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800c4ca:	e068      	b.n	800c59e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800c4cc:	69bb      	ldr	r3, [r7, #24]
 800c4ce:	ee07 3a90 	vmov	s15, r3
 800c4d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4d6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800c6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800c4da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4de:	6a3b      	ldr	r3, [r7, #32]
 800c4e0:	ee07 3a90 	vmov	s15, r3
 800c4e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4e8:	ed97 6a04 	vldr	s12, [r7, #16]
 800c4ec:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c6d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800c4f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c500:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c504:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800c508:	e049      	b.n	800c59e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800c50a:	69bb      	ldr	r3, [r7, #24]
 800c50c:	ee07 3a90 	vmov	s15, r3
 800c510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c514:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800c6d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 800c518:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c51c:	6a3b      	ldr	r3, [r7, #32]
 800c51e:	ee07 3a90 	vmov	s15, r3
 800c522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c526:	ed97 6a04 	vldr	s12, [r7, #16]
 800c52a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800c6d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800c52e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c536:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c53a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c53e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c542:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800c546:	e02a      	b.n	800c59e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c548:	4b5f      	ldr	r3, [pc, #380]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	08db      	lsrs	r3, r3, #3
 800c54e:	f003 0303 	and.w	r3, r3, #3
 800c552:	4a5e      	ldr	r2, [pc, #376]	@ (800c6cc <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800c554:	fa22 f303 	lsr.w	r3, r2, r3
 800c558:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	ee07 3a90 	vmov	s15, r3
 800c560:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c564:	69bb      	ldr	r3, [r7, #24]
 800c566:	ee07 3a90 	vmov	s15, r3
 800c56a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c56e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c572:	6a3b      	ldr	r3, [r7, #32]
 800c574:	ee07 3a90 	vmov	s15, r3
 800c578:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c57c:	ed97 6a04 	vldr	s12, [r7, #16]
 800c580:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800c6d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800c584:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c588:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c58c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c590:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c594:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c598:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800c59c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c59e:	4b4a      	ldr	r3, [pc, #296]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c5a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c5aa:	d121      	bne.n	800c5f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800c5ac:	4b46      	ldr	r3, [pc, #280]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c5ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d017      	beq.n	800c5e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800c5b8:	4b43      	ldr	r3, [pc, #268]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c5ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c5bc:	0a5b      	lsrs	r3, r3, #9
 800c5be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c5c2:	ee07 3a90 	vmov	s15, r3
 800c5c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800c5ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c5ce:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800c5d2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c5d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c5da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c5de:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	601a      	str	r2, [r3, #0]
 800c5e6:	e006      	b.n	800c5f6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	2200      	movs	r2, #0
 800c5ec:	601a      	str	r2, [r3, #0]
 800c5ee:	e002      	b.n	800c5f6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c5f6:	4b34      	ldr	r3, [pc, #208]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c5fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c602:	d121      	bne.n	800c648 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800c604:	4b30      	ldr	r3, [pc, #192]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c608:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d017      	beq.n	800c640 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800c610:	4b2d      	ldr	r3, [pc, #180]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c614:	0c1b      	lsrs	r3, r3, #16
 800c616:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c61a:	ee07 3a90 	vmov	s15, r3
 800c61e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800c622:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c626:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800c62a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c62e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c632:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c636:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	605a      	str	r2, [r3, #4]
 800c63e:	e006      	b.n	800c64e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2200      	movs	r2, #0
 800c644:	605a      	str	r2, [r3, #4]
 800c646:	e002      	b.n	800c64e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2200      	movs	r2, #0
 800c64c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c64e:	4b1e      	ldr	r3, [pc, #120]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c656:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c65a:	d121      	bne.n	800c6a0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800c65c:	4b1a      	ldr	r3, [pc, #104]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c65e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c660:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c664:	2b00      	cmp	r3, #0
 800c666:	d017      	beq.n	800c698 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800c668:	4b17      	ldr	r3, [pc, #92]	@ (800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c66a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c66c:	0e1b      	lsrs	r3, r3, #24
 800c66e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c672:	ee07 3a90 	vmov	s15, r3
 800c676:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800c67a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c67e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800c682:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c686:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c68a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c68e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c696:	e010      	b.n	800c6ba <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	2200      	movs	r2, #0
 800c69c:	609a      	str	r2, [r3, #8]
}
 800c69e:	e00c      	b.n	800c6ba <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	609a      	str	r2, [r3, #8]
}
 800c6a6:	e008      	b.n	800c6ba <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	609a      	str	r2, [r3, #8]
}
 800c6ba:	bf00      	nop
 800c6bc:	372c      	adds	r7, #44	@ 0x2c
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c4:	4770      	bx	lr
 800c6c6:	bf00      	nop
 800c6c8:	44020c00 	.word	0x44020c00
 800c6cc:	03d09000 	.word	0x03d09000
 800c6d0:	46000000 	.word	0x46000000
 800c6d4:	4a742400 	.word	0x4a742400
 800c6d8:	4bbebc20 	.word	0x4bbebc20

0800c6dc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 800c6dc:	b480      	push	{r7}
 800c6de:	b08b      	sub	sp, #44	@ 0x2c
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800c6e4:	4bae      	ldr	r3, [pc, #696]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c6e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6ec:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800c6ee:	4bac      	ldr	r3, [pc, #688]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c6f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6f2:	f003 0303 	and.w	r3, r3, #3
 800c6f6:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800c6f8:	4ba9      	ldr	r3, [pc, #676]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c6fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6fc:	0a1b      	lsrs	r3, r3, #8
 800c6fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c702:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800c704:	4ba6      	ldr	r3, [pc, #664]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c708:	091b      	lsrs	r3, r3, #4
 800c70a:	f003 0301 	and.w	r3, r3, #1
 800c70e:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800c710:	4ba3      	ldr	r3, [pc, #652]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c712:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c714:	08db      	lsrs	r3, r3, #3
 800c716:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c71a:	697a      	ldr	r2, [r7, #20]
 800c71c:	fb02 f303 	mul.w	r3, r2, r3
 800c720:	ee07 3a90 	vmov	s15, r3
 800c724:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c728:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 800c72c:	69bb      	ldr	r3, [r7, #24]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	f000 8126 	beq.w	800c980 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 800c734:	69fb      	ldr	r3, [r7, #28]
 800c736:	2b03      	cmp	r3, #3
 800c738:	d053      	beq.n	800c7e2 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 800c73a:	69fb      	ldr	r3, [r7, #28]
 800c73c:	2b03      	cmp	r3, #3
 800c73e:	d86f      	bhi.n	800c820 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800c740:	69fb      	ldr	r3, [r7, #28]
 800c742:	2b01      	cmp	r3, #1
 800c744:	d003      	beq.n	800c74e <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 800c746:	69fb      	ldr	r3, [r7, #28]
 800c748:	2b02      	cmp	r3, #2
 800c74a:	d02b      	beq.n	800c7a4 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800c74c:	e068      	b.n	800c820 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c74e:	4b94      	ldr	r3, [pc, #592]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	08db      	lsrs	r3, r3, #3
 800c754:	f003 0303 	and.w	r3, r3, #3
 800c758:	4a92      	ldr	r2, [pc, #584]	@ (800c9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800c75a:	fa22 f303 	lsr.w	r3, r2, r3
 800c75e:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	ee07 3a90 	vmov	s15, r3
 800c766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c76a:	69bb      	ldr	r3, [r7, #24]
 800c76c:	ee07 3a90 	vmov	s15, r3
 800c770:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c774:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c778:	6a3b      	ldr	r3, [r7, #32]
 800c77a:	ee07 3a90 	vmov	s15, r3
 800c77e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c782:	ed97 6a04 	vldr	s12, [r7, #16]
 800c786:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800c9a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800c78a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c78e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c792:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c796:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c79a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c79e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800c7a2:	e068      	b.n	800c876 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800c7a4:	69bb      	ldr	r3, [r7, #24]
 800c7a6:	ee07 3a90 	vmov	s15, r3
 800c7aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7ae:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800c9ac <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 800c7b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c7b6:	6a3b      	ldr	r3, [r7, #32]
 800c7b8:	ee07 3a90 	vmov	s15, r3
 800c7bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c7c0:	ed97 6a04 	vldr	s12, [r7, #16]
 800c7c4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c9a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800c7c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c7cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c7d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c7d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c7d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7dc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800c7e0:	e049      	b.n	800c876 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800c7e2:	69bb      	ldr	r3, [r7, #24]
 800c7e4:	ee07 3a90 	vmov	s15, r3
 800c7e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7ec:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800c9b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 800c7f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c7f4:	6a3b      	ldr	r3, [r7, #32]
 800c7f6:	ee07 3a90 	vmov	s15, r3
 800c7fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c7fe:	ed97 6a04 	vldr	s12, [r7, #16]
 800c802:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800c9a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800c806:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c80a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c80e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c812:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c81a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800c81e:	e02a      	b.n	800c876 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c820:	4b5f      	ldr	r3, [pc, #380]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	08db      	lsrs	r3, r3, #3
 800c826:	f003 0303 	and.w	r3, r3, #3
 800c82a:	4a5e      	ldr	r2, [pc, #376]	@ (800c9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800c82c:	fa22 f303 	lsr.w	r3, r2, r3
 800c830:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	ee07 3a90 	vmov	s15, r3
 800c838:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c83c:	69bb      	ldr	r3, [r7, #24]
 800c83e:	ee07 3a90 	vmov	s15, r3
 800c842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c84a:	6a3b      	ldr	r3, [r7, #32]
 800c84c:	ee07 3a90 	vmov	s15, r3
 800c850:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c854:	ed97 6a04 	vldr	s12, [r7, #16]
 800c858:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800c9a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800c85c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c860:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c864:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c868:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c86c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c870:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800c874:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c876:	4b4a      	ldr	r3, [pc, #296]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c87e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c882:	d121      	bne.n	800c8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800c884:	4b46      	ldr	r3, [pc, #280]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c888:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d017      	beq.n	800c8c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800c890:	4b43      	ldr	r3, [pc, #268]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c894:	0a5b      	lsrs	r3, r3, #9
 800c896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c89a:	ee07 3a90 	vmov	s15, r3
 800c89e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800c8a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c8a6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800c8aa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c8ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c8b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c8b6:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	601a      	str	r2, [r3, #0]
 800c8be:	e006      	b.n	800c8ce <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	601a      	str	r2, [r3, #0]
 800c8c6:	e002      	b.n	800c8ce <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c8ce:	4b34      	ldr	r3, [pc, #208]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c8d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c8da:	d121      	bne.n	800c920 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800c8dc:	4b30      	ldr	r3, [pc, #192]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c8de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d017      	beq.n	800c918 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800c8e8:	4b2d      	ldr	r3, [pc, #180]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c8ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8ec:	0c1b      	lsrs	r3, r3, #16
 800c8ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c8f2:	ee07 3a90 	vmov	s15, r3
 800c8f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800c8fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c8fe:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800c902:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c906:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c90a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c90e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	605a      	str	r2, [r3, #4]
 800c916:	e006      	b.n	800c926 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	2200      	movs	r2, #0
 800c91c:	605a      	str	r2, [r3, #4]
 800c91e:	e002      	b.n	800c926 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2200      	movs	r2, #0
 800c924:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c926:	4b1e      	ldr	r3, [pc, #120]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c92e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c932:	d121      	bne.n	800c978 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800c934:	4b1a      	ldr	r3, [pc, #104]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c938:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d017      	beq.n	800c970 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800c940:	4b17      	ldr	r3, [pc, #92]	@ (800c9a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800c942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c944:	0e1b      	lsrs	r3, r3, #24
 800c946:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c94a:	ee07 3a90 	vmov	s15, r3
 800c94e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 800c952:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c956:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800c95a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c95e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c962:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c966:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800c96e:	e010      	b.n	800c992 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2200      	movs	r2, #0
 800c974:	609a      	str	r2, [r3, #8]
}
 800c976:	e00c      	b.n	800c992 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	2200      	movs	r2, #0
 800c97c:	609a      	str	r2, [r3, #8]
}
 800c97e:	e008      	b.n	800c992 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	2200      	movs	r2, #0
 800c984:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2200      	movs	r2, #0
 800c98a:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	2200      	movs	r2, #0
 800c990:	609a      	str	r2, [r3, #8]
}
 800c992:	bf00      	nop
 800c994:	372c      	adds	r7, #44	@ 0x2c
 800c996:	46bd      	mov	sp, r7
 800c998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99c:	4770      	bx	lr
 800c99e:	bf00      	nop
 800c9a0:	44020c00 	.word	0x44020c00
 800c9a4:	03d09000 	.word	0x03d09000
 800c9a8:	46000000 	.word	0x46000000
 800c9ac:	4a742400 	.word	0x4a742400
 800c9b0:	4bbebc20 	.word	0x4bbebc20

0800c9b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800c9b4:	b590      	push	{r4, r7, lr}
 800c9b6:	b08f      	sub	sp, #60	@ 0x3c
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800c9be:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c9c2:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 800c9c6:	4321      	orrs	r1, r4
 800c9c8:	d150      	bne.n	800ca6c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800c9ca:	4b26      	ldr	r3, [pc, #152]	@ (800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800c9cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c9d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c9d4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800c9d6:	4b23      	ldr	r3, [pc, #140]	@ (800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800c9d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c9dc:	f003 0302 	and.w	r3, r3, #2
 800c9e0:	2b02      	cmp	r3, #2
 800c9e2:	d108      	bne.n	800c9f6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800c9e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c9ea:	d104      	bne.n	800c9f6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800c9ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c9f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c9f2:	f002 bb2a 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800c9f6:	4b1b      	ldr	r3, [pc, #108]	@ (800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800c9f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c9fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ca00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ca04:	d108      	bne.n	800ca18 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800ca06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca0c:	d104      	bne.n	800ca18 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800ca0e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ca12:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca14:	f002 bb19 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800ca18:	4b12      	ldr	r3, [pc, #72]	@ (800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ca24:	d119      	bne.n	800ca5a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800ca26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ca2c:	d115      	bne.n	800ca5a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800ca2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800ca30:	69db      	ldr	r3, [r3, #28]
 800ca32:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800ca36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca3a:	d30a      	bcc.n	800ca52 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 800ca3c:	4b09      	ldr	r3, [pc, #36]	@ (800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800ca3e:	69db      	ldr	r3, [r3, #28]
 800ca40:	0a1b      	lsrs	r3, r3, #8
 800ca42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ca46:	4a08      	ldr	r2, [pc, #32]	@ (800ca68 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800ca48:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca4c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800ca4e:	f002 bafc 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 800ca52:	2300      	movs	r3, #0
 800ca54:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800ca56:	f002 baf8 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca5e:	f002 baf4 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ca62:	bf00      	nop
 800ca64:	44020c00 	.word	0x44020c00
 800ca68:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800ca6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ca70:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 800ca74:	ea50 0104 	orrs.w	r1, r0, r4
 800ca78:	f001 8275 	beq.w	800df66 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 800ca7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ca80:	2801      	cmp	r0, #1
 800ca82:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 800ca86:	f082 82dd 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ca8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ca8e:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 800ca92:	ea50 0104 	orrs.w	r1, r0, r4
 800ca96:	f001 816c 	beq.w	800dd72 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 800ca9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ca9e:	2801      	cmp	r0, #1
 800caa0:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 800caa4:	f082 82ce 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800caa8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800caac:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 800cab0:	ea50 0104 	orrs.w	r1, r0, r4
 800cab4:	f001 8602 	beq.w	800e6bc <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 800cab8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cabc:	2801      	cmp	r0, #1
 800cabe:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 800cac2:	f082 82bf 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cac6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800caca:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 800cace:	ea50 0104 	orrs.w	r1, r0, r4
 800cad2:	f001 854c 	beq.w	800e56e <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 800cad6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cada:	2801      	cmp	r0, #1
 800cadc:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 800cae0:	f082 82b0 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cae4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cae8:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 800caec:	ea50 0104 	orrs.w	r1, r0, r4
 800caf0:	f001 849e 	beq.w	800e430 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 800caf4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800caf8:	2801      	cmp	r0, #1
 800cafa:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 800cafe:	f082 82a1 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cb02:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb06:	f1a1 0420 	sub.w	r4, r1, #32
 800cb0a:	ea50 0104 	orrs.w	r1, r0, r4
 800cb0e:	f001 83e8 	beq.w	800e2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 800cb12:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb16:	2801      	cmp	r0, #1
 800cb18:	f171 0120 	sbcs.w	r1, r1, #32
 800cb1c:	f082 8292 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cb20:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb24:	f1a1 0410 	sub.w	r4, r1, #16
 800cb28:	ea50 0104 	orrs.w	r1, r0, r4
 800cb2c:	f002 8256 	beq.w	800efdc <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800cb30:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb34:	2801      	cmp	r0, #1
 800cb36:	f171 0110 	sbcs.w	r1, r1, #16
 800cb3a:	f082 8283 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cb3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb42:	f1a1 0408 	sub.w	r4, r1, #8
 800cb46:	ea50 0104 	orrs.w	r1, r0, r4
 800cb4a:	f002 81cc 	beq.w	800eee6 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 800cb4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb52:	2801      	cmp	r0, #1
 800cb54:	f171 0108 	sbcs.w	r1, r1, #8
 800cb58:	f082 8274 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cb5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb60:	1f0c      	subs	r4, r1, #4
 800cb62:	ea50 0104 	orrs.w	r1, r0, r4
 800cb66:	f001 8648 	beq.w	800e7fa <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 800cb6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb6e:	2801      	cmp	r0, #1
 800cb70:	f171 0104 	sbcs.w	r1, r1, #4
 800cb74:	f082 8266 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cb78:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb7c:	1e8c      	subs	r4, r1, #2
 800cb7e:	ea50 0104 	orrs.w	r1, r0, r4
 800cb82:	f002 8143 	beq.w	800ee0c <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 800cb86:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb8a:	2801      	cmp	r0, #1
 800cb8c:	f171 0102 	sbcs.w	r1, r1, #2
 800cb90:	f082 8258 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cb94:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb98:	1e4c      	subs	r4, r1, #1
 800cb9a:	ea50 0104 	orrs.w	r1, r0, r4
 800cb9e:	f002 80ce 	beq.w	800ed3e <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 800cba2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cba6:	2801      	cmp	r0, #1
 800cba8:	f171 0101 	sbcs.w	r1, r1, #1
 800cbac:	f082 824a 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cbb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cbb4:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800cbb8:	4321      	orrs	r1, r4
 800cbba:	f002 8059 	beq.w	800ec70 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 800cbbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cbc2:	4cd9      	ldr	r4, [pc, #868]	@ (800cf28 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 800cbc4:	42a0      	cmp	r0, r4
 800cbc6:	f171 0100 	sbcs.w	r1, r1, #0
 800cbca:	f082 823b 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cbce:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cbd2:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 800cbd6:	4321      	orrs	r1, r4
 800cbd8:	f001 87d9 	beq.w	800eb8e <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 800cbdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cbe0:	4cd2      	ldr	r4, [pc, #840]	@ (800cf2c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800cbe2:	42a0      	cmp	r0, r4
 800cbe4:	f171 0100 	sbcs.w	r1, r1, #0
 800cbe8:	f082 822c 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cbec:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cbf0:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 800cbf4:	4321      	orrs	r1, r4
 800cbf6:	f001 8751 	beq.w	800ea9c <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 800cbfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cbfe:	4ccc      	ldr	r4, [pc, #816]	@ (800cf30 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800cc00:	42a0      	cmp	r0, r4
 800cc02:	f171 0100 	sbcs.w	r1, r1, #0
 800cc06:	f082 821d 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cc0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc0e:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 800cc12:	4321      	orrs	r1, r4
 800cc14:	f001 869a 	beq.w	800e94c <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 800cc18:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc1c:	4cc5      	ldr	r4, [pc, #788]	@ (800cf34 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 800cc1e:	42a0      	cmp	r0, r4
 800cc20:	f171 0100 	sbcs.w	r1, r1, #0
 800cc24:	f082 820e 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cc28:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc2c:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 800cc30:	4321      	orrs	r1, r4
 800cc32:	f001 8612 	beq.w	800e85a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 800cc36:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc3a:	4cbf      	ldr	r4, [pc, #764]	@ (800cf38 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 800cc3c:	42a0      	cmp	r0, r4
 800cc3e:	f171 0100 	sbcs.w	r1, r1, #0
 800cc42:	f082 81ff 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cc46:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc4a:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800cc4e:	4321      	orrs	r1, r4
 800cc50:	f002 817e 	beq.w	800ef50 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 800cc54:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc58:	4cb8      	ldr	r4, [pc, #736]	@ (800cf3c <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800cc5a:	42a0      	cmp	r0, r4
 800cc5c:	f171 0100 	sbcs.w	r1, r1, #0
 800cc60:	f082 81f0 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cc64:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc68:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 800cc6c:	4321      	orrs	r1, r4
 800cc6e:	f000 829e 	beq.w	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 800cc72:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc76:	4cb2      	ldr	r4, [pc, #712]	@ (800cf40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800cc78:	42a0      	cmp	r0, r4
 800cc7a:	f171 0100 	sbcs.w	r1, r1, #0
 800cc7e:	f082 81e1 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cc82:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc86:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800cc8a:	4321      	orrs	r1, r4
 800cc8c:	f000 826d 	beq.w	800d16a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 800cc90:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc94:	4cab      	ldr	r4, [pc, #684]	@ (800cf44 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800cc96:	42a0      	cmp	r0, r4
 800cc98:	f171 0100 	sbcs.w	r1, r1, #0
 800cc9c:	f082 81d2 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cca0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cca4:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 800cca8:	4321      	orrs	r1, r4
 800ccaa:	f001 800d 	beq.w	800dcc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 800ccae:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ccb2:	4ca5      	ldr	r4, [pc, #660]	@ (800cf48 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800ccb4:	42a0      	cmp	r0, r4
 800ccb6:	f171 0100 	sbcs.w	r1, r1, #0
 800ccba:	f082 81c3 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ccbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ccc2:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 800ccc6:	4321      	orrs	r1, r4
 800ccc8:	f000 81d0 	beq.w	800d06c <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 800cccc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ccd0:	4c9e      	ldr	r4, [pc, #632]	@ (800cf4c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800ccd2:	42a0      	cmp	r0, r4
 800ccd4:	f171 0100 	sbcs.w	r1, r1, #0
 800ccd8:	f082 81b4 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ccdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cce0:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 800cce4:	4321      	orrs	r1, r4
 800cce6:	f000 8142 	beq.w	800cf6e <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 800ccea:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ccee:	4c98      	ldr	r4, [pc, #608]	@ (800cf50 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800ccf0:	42a0      	cmp	r0, r4
 800ccf2:	f171 0100 	sbcs.w	r1, r1, #0
 800ccf6:	f082 81a5 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ccfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ccfe:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 800cd02:	4321      	orrs	r1, r4
 800cd04:	f001 824e 	beq.w	800e1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 800cd08:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd0c:	4c91      	ldr	r4, [pc, #580]	@ (800cf54 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800cd0e:	42a0      	cmp	r0, r4
 800cd10:	f171 0100 	sbcs.w	r1, r1, #0
 800cd14:	f082 8196 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cd18:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd1c:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 800cd20:	4321      	orrs	r1, r4
 800cd22:	f001 8197 	beq.w	800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 800cd26:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd2a:	4c8b      	ldr	r4, [pc, #556]	@ (800cf58 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800cd2c:	42a0      	cmp	r0, r4
 800cd2e:	f171 0100 	sbcs.w	r1, r1, #0
 800cd32:	f082 8187 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cd36:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd3a:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 800cd3e:	4321      	orrs	r1, r4
 800cd40:	f001 8154 	beq.w	800dfec <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 800cd44:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd48:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 800cd4c:	f171 0100 	sbcs.w	r1, r1, #0
 800cd50:	f082 8178 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cd54:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd58:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 800cd5c:	4321      	orrs	r1, r4
 800cd5e:	f001 80b7 	beq.w	800ded0 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 800cd62:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd66:	f248 0401 	movw	r4, #32769	@ 0x8001
 800cd6a:	42a0      	cmp	r0, r4
 800cd6c:	f171 0100 	sbcs.w	r1, r1, #0
 800cd70:	f082 8168 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cd74:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd78:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 800cd7c:	4321      	orrs	r1, r4
 800cd7e:	f001 8064 	beq.w	800de4a <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 800cd82:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd86:	f244 0401 	movw	r4, #16385	@ 0x4001
 800cd8a:	42a0      	cmp	r0, r4
 800cd8c:	f171 0100 	sbcs.w	r1, r1, #0
 800cd90:	f082 8158 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cd94:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd98:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 800cd9c:	4321      	orrs	r1, r4
 800cd9e:	f001 8011 	beq.w	800ddc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 800cda2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cda6:	f242 0401 	movw	r4, #8193	@ 0x2001
 800cdaa:	42a0      	cmp	r0, r4
 800cdac:	f171 0100 	sbcs.w	r1, r1, #0
 800cdb0:	f082 8148 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cdb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cdb8:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 800cdbc:	4321      	orrs	r1, r4
 800cdbe:	f000 871e 	beq.w	800dbfe <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 800cdc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cdc6:	f241 0401 	movw	r4, #4097	@ 0x1001
 800cdca:	42a0      	cmp	r0, r4
 800cdcc:	f171 0100 	sbcs.w	r1, r1, #0
 800cdd0:	f082 8138 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cdd4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cdd8:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 800cddc:	4321      	orrs	r1, r4
 800cdde:	f000 86a8 	beq.w	800db32 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 800cde2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cde6:	f640 0401 	movw	r4, #2049	@ 0x801
 800cdea:	42a0      	cmp	r0, r4
 800cdec:	f171 0100 	sbcs.w	r1, r1, #0
 800cdf0:	f082 8128 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cdf4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cdf8:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 800cdfc:	4321      	orrs	r1, r4
 800cdfe:	f000 8632 	beq.w	800da66 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 800ce02:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce06:	f240 4401 	movw	r4, #1025	@ 0x401
 800ce0a:	42a0      	cmp	r0, r4
 800ce0c:	f171 0100 	sbcs.w	r1, r1, #0
 800ce10:	f082 8118 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ce14:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce18:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 800ce1c:	4321      	orrs	r1, r4
 800ce1e:	f000 85b0 	beq.w	800d982 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 800ce22:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce26:	f240 2401 	movw	r4, #513	@ 0x201
 800ce2a:	42a0      	cmp	r0, r4
 800ce2c:	f171 0100 	sbcs.w	r1, r1, #0
 800ce30:	f082 8108 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ce34:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce38:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 800ce3c:	4321      	orrs	r1, r4
 800ce3e:	f000 8535 	beq.w	800d8ac <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 800ce42:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce46:	f240 1401 	movw	r4, #257	@ 0x101
 800ce4a:	42a0      	cmp	r0, r4
 800ce4c:	f171 0100 	sbcs.w	r1, r1, #0
 800ce50:	f082 80f8 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ce54:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce58:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 800ce5c:	4321      	orrs	r1, r4
 800ce5e:	f000 84ba 	beq.w	800d7d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 800ce62:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce66:	2881      	cmp	r0, #129	@ 0x81
 800ce68:	f171 0100 	sbcs.w	r1, r1, #0
 800ce6c:	f082 80ea 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ce70:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce74:	2821      	cmp	r0, #33	@ 0x21
 800ce76:	f171 0100 	sbcs.w	r1, r1, #0
 800ce7a:	d26f      	bcs.n	800cf5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800ce7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce80:	4301      	orrs	r1, r0
 800ce82:	f002 80df 	beq.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ce86:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce8a:	1e42      	subs	r2, r0, #1
 800ce8c:	f141 33ff 	adc.w	r3, r1, #4294967295
 800ce90:	2a20      	cmp	r2, #32
 800ce92:	f173 0100 	sbcs.w	r1, r3, #0
 800ce96:	f082 80d5 	bcs.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ce9a:	2a1f      	cmp	r2, #31
 800ce9c:	f202 80d2 	bhi.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cea0:	a101      	add	r1, pc, #4	@ (adr r1, 800cea8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800cea2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cea6:	bf00      	nop
 800cea8:	0800d209 	.word	0x0800d209
 800ceac:	0800d2d5 	.word	0x0800d2d5
 800ceb0:	0800f045 	.word	0x0800f045
 800ceb4:	0800d395 	.word	0x0800d395
 800ceb8:	0800f045 	.word	0x0800f045
 800cebc:	0800f045 	.word	0x0800f045
 800cec0:	0800f045 	.word	0x0800f045
 800cec4:	0800d465 	.word	0x0800d465
 800cec8:	0800f045 	.word	0x0800f045
 800cecc:	0800f045 	.word	0x0800f045
 800ced0:	0800f045 	.word	0x0800f045
 800ced4:	0800f045 	.word	0x0800f045
 800ced8:	0800f045 	.word	0x0800f045
 800cedc:	0800f045 	.word	0x0800f045
 800cee0:	0800f045 	.word	0x0800f045
 800cee4:	0800d547 	.word	0x0800d547
 800cee8:	0800f045 	.word	0x0800f045
 800ceec:	0800f045 	.word	0x0800f045
 800cef0:	0800f045 	.word	0x0800f045
 800cef4:	0800f045 	.word	0x0800f045
 800cef8:	0800f045 	.word	0x0800f045
 800cefc:	0800f045 	.word	0x0800f045
 800cf00:	0800f045 	.word	0x0800f045
 800cf04:	0800f045 	.word	0x0800f045
 800cf08:	0800f045 	.word	0x0800f045
 800cf0c:	0800f045 	.word	0x0800f045
 800cf10:	0800f045 	.word	0x0800f045
 800cf14:	0800f045 	.word	0x0800f045
 800cf18:	0800f045 	.word	0x0800f045
 800cf1c:	0800f045 	.word	0x0800f045
 800cf20:	0800f045 	.word	0x0800f045
 800cf24:	0800d61d 	.word	0x0800d61d
 800cf28:	80000001 	.word	0x80000001
 800cf2c:	40000001 	.word	0x40000001
 800cf30:	20000001 	.word	0x20000001
 800cf34:	10000001 	.word	0x10000001
 800cf38:	08000001 	.word	0x08000001
 800cf3c:	04000001 	.word	0x04000001
 800cf40:	00800001 	.word	0x00800001
 800cf44:	00400001 	.word	0x00400001
 800cf48:	00200001 	.word	0x00200001
 800cf4c:	00100001 	.word	0x00100001
 800cf50:	00080001 	.word	0x00080001
 800cf54:	00040001 	.word	0x00040001
 800cf58:	00020001 	.word	0x00020001
 800cf5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf60:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800cf64:	430b      	orrs	r3, r1
 800cf66:	f000 83c4 	beq.w	800d6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800cf6a:	f002 b86b 	b.w	800f044 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800cf6e:	4ba1      	ldr	r3, [pc, #644]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800cf70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cf74:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800cf78:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800cf7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf7c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cf80:	d036      	beq.n	800cff0 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800cf82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf84:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cf88:	d86b      	bhi.n	800d062 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800cf8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf8c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cf90:	d02b      	beq.n	800cfea <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800cf92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf94:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cf98:	d863      	bhi.n	800d062 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800cf9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cfa0:	d01b      	beq.n	800cfda <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800cfa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfa4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cfa8:	d85b      	bhi.n	800d062 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800cfaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d004      	beq.n	800cfba <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 800cfb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cfb6:	d008      	beq.n	800cfca <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800cfb8:	e053      	b.n	800d062 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cfba:	f107 0320 	add.w	r3, r7, #32
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	f7ff f8b4 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800cfc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfc6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cfc8:	e04e      	b.n	800d068 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cfca:	f107 0314 	add.w	r3, r7, #20
 800cfce:	4618      	mov	r0, r3
 800cfd0:	f7ff fa18 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800cfd4:	697b      	ldr	r3, [r7, #20]
 800cfd6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cfd8:	e046      	b.n	800d068 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cfda:	f107 0308 	add.w	r3, r7, #8
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7ff fb7c 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800cfe4:	68bb      	ldr	r3, [r7, #8]
 800cfe6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cfe8:	e03e      	b.n	800d068 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800cfea:	4b83      	ldr	r3, [pc, #524]	@ (800d1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800cfec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cfee:	e03b      	b.n	800d068 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cff0:	4b80      	ldr	r3, [pc, #512]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800cff2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cff6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800cffa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cffc:	4b7d      	ldr	r3, [pc, #500]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	f003 0302 	and.w	r3, r3, #2
 800d004:	2b02      	cmp	r3, #2
 800d006:	d10c      	bne.n	800d022 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 800d008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d109      	bne.n	800d022 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d00e:	4b79      	ldr	r3, [pc, #484]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	08db      	lsrs	r3, r3, #3
 800d014:	f003 0303 	and.w	r3, r3, #3
 800d018:	4a78      	ldr	r2, [pc, #480]	@ (800d1fc <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800d01a:	fa22 f303 	lsr.w	r3, r2, r3
 800d01e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d020:	e01e      	b.n	800d060 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d022:	4b74      	ldr	r3, [pc, #464]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d02a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d02e:	d106      	bne.n	800d03e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d036:	d102      	bne.n	800d03e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800d038:	4b71      	ldr	r3, [pc, #452]	@ (800d200 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800d03a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d03c:	e010      	b.n	800d060 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d03e:	4b6d      	ldr	r3, [pc, #436]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d046:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d04a:	d106      	bne.n	800d05a <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 800d04c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d04e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d052:	d102      	bne.n	800d05a <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800d054:	4b6b      	ldr	r3, [pc, #428]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800d056:	637b      	str	r3, [r7, #52]	@ 0x34
 800d058:	e002      	b.n	800d060 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800d05a:	2300      	movs	r3, #0
 800d05c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800d05e:	e003      	b.n	800d068 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 800d060:	e002      	b.n	800d068 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 800d062:	2300      	movs	r3, #0
 800d064:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d066:	bf00      	nop
          }
        }
        break;
 800d068:	f001 bfef 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800d06c:	4b61      	ldr	r3, [pc, #388]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d06e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d072:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800d076:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800d078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d07a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d07e:	d036      	beq.n	800d0ee <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 800d080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d082:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d086:	d86b      	bhi.n	800d160 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800d088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d08a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800d08e:	d02b      	beq.n	800d0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 800d090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d092:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800d096:	d863      	bhi.n	800d160 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800d098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d09a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d09e:	d01b      	beq.n	800d0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800d0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d0a6:	d85b      	bhi.n	800d160 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800d0a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d004      	beq.n	800d0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800d0ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800d0b4:	d008      	beq.n	800d0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800d0b6:	e053      	b.n	800d160 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d0b8:	f107 0320 	add.w	r3, r7, #32
 800d0bc:	4618      	mov	r0, r3
 800d0be:	f7ff f835 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800d0c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d0c6:	e04e      	b.n	800d166 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d0c8:	f107 0314 	add.w	r3, r7, #20
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	f7ff f999 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800d0d2:	697b      	ldr	r3, [r7, #20]
 800d0d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d0d6:	e046      	b.n	800d166 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d0d8:	f107 0308 	add.w	r3, r7, #8
 800d0dc:	4618      	mov	r0, r3
 800d0de:	f7ff fafd 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800d0e2:	68bb      	ldr	r3, [r7, #8]
 800d0e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d0e6:	e03e      	b.n	800d166 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800d0e8:	4b43      	ldr	r3, [pc, #268]	@ (800d1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800d0ea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d0ec:	e03b      	b.n	800d166 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d0ee:	4b41      	ldr	r3, [pc, #260]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d0f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d0f4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800d0f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d0fa:	4b3e      	ldr	r3, [pc, #248]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	f003 0302 	and.w	r3, r3, #2
 800d102:	2b02      	cmp	r3, #2
 800d104:	d10c      	bne.n	800d120 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 800d106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d109      	bne.n	800d120 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d10c:	4b39      	ldr	r3, [pc, #228]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	08db      	lsrs	r3, r3, #3
 800d112:	f003 0303 	and.w	r3, r3, #3
 800d116:	4a39      	ldr	r2, [pc, #228]	@ (800d1fc <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800d118:	fa22 f303 	lsr.w	r3, r2, r3
 800d11c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d11e:	e01e      	b.n	800d15e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d120:	4b34      	ldr	r3, [pc, #208]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d12c:	d106      	bne.n	800d13c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800d12e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d130:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d134:	d102      	bne.n	800d13c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800d136:	4b32      	ldr	r3, [pc, #200]	@ (800d200 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800d138:	637b      	str	r3, [r7, #52]	@ 0x34
 800d13a:	e010      	b.n	800d15e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d13c:	4b2d      	ldr	r3, [pc, #180]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d144:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d148:	d106      	bne.n	800d158 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 800d14a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d14c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d150:	d102      	bne.n	800d158 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800d152:	4b2c      	ldr	r3, [pc, #176]	@ (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800d154:	637b      	str	r3, [r7, #52]	@ 0x34
 800d156:	e002      	b.n	800d15e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800d158:	2300      	movs	r3, #0
 800d15a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800d15c:	e003      	b.n	800d166 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 800d15e:	e002      	b.n	800d166 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 800d160:	2300      	movs	r3, #0
 800d162:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d164:	bf00      	nop
          }
        }
        break;
 800d166:	f001 bf70 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800d16a:	4b22      	ldr	r3, [pc, #136]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d16c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d174:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800d176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d108      	bne.n	800d18e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d17c:	f107 0320 	add.w	r3, r7, #32
 800d180:	4618      	mov	r0, r3
 800d182:	f7fe ffd3 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d188:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800d18a:	f001 bf5e 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800d18e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d190:	2b40      	cmp	r3, #64	@ 0x40
 800d192:	d108      	bne.n	800d1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d194:	f107 0314 	add.w	r3, r7, #20
 800d198:	4618      	mov	r0, r3
 800d19a:	f7ff f933 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d19e:	69fb      	ldr	r3, [r7, #28]
 800d1a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d1a2:	f001 bf52 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d1aa:	f001 bf4e 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800d1ae:	4b11      	ldr	r3, [pc, #68]	@ (800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d1b0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d1b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d1b8:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 800d1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d108      	bne.n	800d1d2 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d1c0:	f107 0320 	add.w	r3, r7, #32
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f7fe ffb1 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1cc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800d1ce:	f001 bf3c 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800d1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1d4:	2b80      	cmp	r3, #128	@ 0x80
 800d1d6:	d108      	bne.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d1d8:	f107 0314 	add.w	r3, r7, #20
 800d1dc:	4618      	mov	r0, r3
 800d1de:	f7ff f911 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d1e2:	69fb      	ldr	r3, [r7, #28]
 800d1e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d1e6:	f001 bf30 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d1ee:	f001 bf2c 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d1f2:	bf00      	nop
 800d1f4:	44020c00 	.word	0x44020c00
 800d1f8:	00bb8000 	.word	0x00bb8000
 800d1fc:	03d09000 	.word	0x03d09000
 800d200:	003d0900 	.word	0x003d0900
 800d204:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800d208:	4b9d      	ldr	r3, [pc, #628]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d20a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d20e:	f003 0307 	and.w	r3, r3, #7
 800d212:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800d214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d216:	2b00      	cmp	r3, #0
 800d218:	d104      	bne.n	800d224 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800d21a:	f7fc ffd1 	bl	800a1c0 <HAL_RCC_GetPCLK2Freq>
 800d21e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800d220:	f001 bf13 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800d224:	4b96      	ldr	r3, [pc, #600]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d22c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d230:	d10a      	bne.n	800d248 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800d232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d234:	2b01      	cmp	r3, #1
 800d236:	d107      	bne.n	800d248 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d238:	f107 0314 	add.w	r3, r7, #20
 800d23c:	4618      	mov	r0, r3
 800d23e:	f7ff f8e1 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d242:	69bb      	ldr	r3, [r7, #24]
 800d244:	637b      	str	r3, [r7, #52]	@ 0x34
 800d246:	e043      	b.n	800d2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800d248:	4b8d      	ldr	r3, [pc, #564]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d250:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d254:	d10a      	bne.n	800d26c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 800d256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d258:	2b02      	cmp	r3, #2
 800d25a:	d107      	bne.n	800d26c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d25c:	f107 0308 	add.w	r3, r7, #8
 800d260:	4618      	mov	r0, r3
 800d262:	f7ff fa3b 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	637b      	str	r3, [r7, #52]	@ 0x34
 800d26a:	e031      	b.n	800d2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800d26c:	4b84      	ldr	r3, [pc, #528]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	f003 0302 	and.w	r3, r3, #2
 800d274:	2b02      	cmp	r3, #2
 800d276:	d10c      	bne.n	800d292 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800d278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d27a:	2b03      	cmp	r3, #3
 800d27c:	d109      	bne.n	800d292 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d27e:	4b80      	ldr	r3, [pc, #512]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	08db      	lsrs	r3, r3, #3
 800d284:	f003 0303 	and.w	r3, r3, #3
 800d288:	4a7e      	ldr	r2, [pc, #504]	@ (800d484 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800d28a:	fa22 f303 	lsr.w	r3, r2, r3
 800d28e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d290:	e01e      	b.n	800d2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800d292:	4b7b      	ldr	r3, [pc, #492]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d29a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d29e:	d105      	bne.n	800d2ac <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800d2a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2a2:	2b04      	cmp	r3, #4
 800d2a4:	d102      	bne.n	800d2ac <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800d2a6:	4b78      	ldr	r3, [pc, #480]	@ (800d488 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800d2a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d2aa:	e011      	b.n	800d2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800d2ac:	4b74      	ldr	r3, [pc, #464]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d2ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d2b2:	f003 0302 	and.w	r3, r3, #2
 800d2b6:	2b02      	cmp	r3, #2
 800d2b8:	d106      	bne.n	800d2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 800d2ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2bc:	2b05      	cmp	r3, #5
 800d2be:	d103      	bne.n	800d2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 800d2c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d2c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d2c6:	e003      	b.n	800d2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d2cc:	f001 bebd 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d2d0:	f001 bebb 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800d2d4:	4b6a      	ldr	r3, [pc, #424]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d2d6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d2da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d2de:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800d2e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d104      	bne.n	800d2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d2e6:	f7fc ff55 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800d2ea:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 800d2ec:	f001 bead 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800d2f0:	4b63      	ldr	r3, [pc, #396]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d2f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d2fc:	d10a      	bne.n	800d314 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800d2fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d300:	2b08      	cmp	r3, #8
 800d302:	d107      	bne.n	800d314 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d304:	f107 0314 	add.w	r3, r7, #20
 800d308:	4618      	mov	r0, r3
 800d30a:	f7ff f87b 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d30e:	69bb      	ldr	r3, [r7, #24]
 800d310:	637b      	str	r3, [r7, #52]	@ 0x34
 800d312:	e03d      	b.n	800d390 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 800d314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d316:	2b10      	cmp	r3, #16
 800d318:	d108      	bne.n	800d32c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d31a:	f107 0308 	add.w	r3, r7, #8
 800d31e:	4618      	mov	r0, r3
 800d320:	f7ff f9dc 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d328:	f001 be8f 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800d32c:	4b54      	ldr	r3, [pc, #336]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	f003 0302 	and.w	r3, r3, #2
 800d334:	2b02      	cmp	r3, #2
 800d336:	d10c      	bne.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800d338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d33a:	2b18      	cmp	r3, #24
 800d33c:	d109      	bne.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d33e:	4b50      	ldr	r3, [pc, #320]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	08db      	lsrs	r3, r3, #3
 800d344:	f003 0303 	and.w	r3, r3, #3
 800d348:	4a4e      	ldr	r2, [pc, #312]	@ (800d484 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800d34a:	fa22 f303 	lsr.w	r3, r2, r3
 800d34e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d350:	e01e      	b.n	800d390 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800d352:	4b4b      	ldr	r3, [pc, #300]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d35a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d35e:	d105      	bne.n	800d36c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800d360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d362:	2b20      	cmp	r3, #32
 800d364:	d102      	bne.n	800d36c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 800d366:	4b48      	ldr	r3, [pc, #288]	@ (800d488 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800d368:	637b      	str	r3, [r7, #52]	@ 0x34
 800d36a:	e011      	b.n	800d390 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800d36c:	4b44      	ldr	r3, [pc, #272]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d36e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d372:	f003 0302 	and.w	r3, r3, #2
 800d376:	2b02      	cmp	r3, #2
 800d378:	d106      	bne.n	800d388 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 800d37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d37c:	2b28      	cmp	r3, #40	@ 0x28
 800d37e:	d103      	bne.n	800d388 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 800d380:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d384:	637b      	str	r3, [r7, #52]	@ 0x34
 800d386:	e003      	b.n	800d390 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 800d388:	2300      	movs	r3, #0
 800d38a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d38c:	f001 be5d 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d390:	f001 be5b 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800d394:	4b3a      	ldr	r3, [pc, #232]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d396:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d39a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800d39e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800d3a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d104      	bne.n	800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d3a6:	f7fc fef5 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800d3aa:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800d3ac:	f001 be4d 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800d3b0:	4b33      	ldr	r3, [pc, #204]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d3b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d3bc:	d10a      	bne.n	800d3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800d3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3c0:	2b40      	cmp	r3, #64	@ 0x40
 800d3c2:	d107      	bne.n	800d3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d3c4:	f107 0314 	add.w	r3, r7, #20
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	f7ff f81b 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d3ce:	69bb      	ldr	r3, [r7, #24]
 800d3d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d3d2:	e045      	b.n	800d460 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800d3d4:	4b2a      	ldr	r3, [pc, #168]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d3dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3e0:	d10a      	bne.n	800d3f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 800d3e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3e4:	2b80      	cmp	r3, #128	@ 0x80
 800d3e6:	d107      	bne.n	800d3f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d3e8:	f107 0308 	add.w	r3, r7, #8
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f7ff f975 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d3f6:	e033      	b.n	800d460 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800d3f8:	4b21      	ldr	r3, [pc, #132]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	f003 0302 	and.w	r3, r3, #2
 800d400:	2b02      	cmp	r3, #2
 800d402:	d10c      	bne.n	800d41e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 800d404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d406:	2bc0      	cmp	r3, #192	@ 0xc0
 800d408:	d109      	bne.n	800d41e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d40a:	4b1d      	ldr	r3, [pc, #116]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	08db      	lsrs	r3, r3, #3
 800d410:	f003 0303 	and.w	r3, r3, #3
 800d414:	4a1b      	ldr	r2, [pc, #108]	@ (800d484 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800d416:	fa22 f303 	lsr.w	r3, r2, r3
 800d41a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d41c:	e020      	b.n	800d460 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800d41e:	4b18      	ldr	r3, [pc, #96]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d426:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d42a:	d106      	bne.n	800d43a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 800d42c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d42e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d432:	d102      	bne.n	800d43a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 800d434:	4b14      	ldr	r3, [pc, #80]	@ (800d488 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800d436:	637b      	str	r3, [r7, #52]	@ 0x34
 800d438:	e012      	b.n	800d460 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800d43a:	4b11      	ldr	r3, [pc, #68]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d43c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d440:	f003 0302 	and.w	r3, r3, #2
 800d444:	2b02      	cmp	r3, #2
 800d446:	d107      	bne.n	800d458 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 800d448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d44a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800d44e:	d103      	bne.n	800d458 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 800d450:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d454:	637b      	str	r3, [r7, #52]	@ 0x34
 800d456:	e003      	b.n	800d460 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 800d458:	2300      	movs	r3, #0
 800d45a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d45c:	f001 bdf5 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d460:	f001 bdf3 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800d464:	4b06      	ldr	r3, [pc, #24]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d466:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d46a:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800d46e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800d470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d472:	2b00      	cmp	r3, #0
 800d474:	d10a      	bne.n	800d48c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d476:	f7fc fe8d 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800d47a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 800d47c:	f001 bde5 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d480:	44020c00 	.word	0x44020c00
 800d484:	03d09000 	.word	0x03d09000
 800d488:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 800d48c:	4ba0      	ldr	r3, [pc, #640]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d494:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d498:	d10b      	bne.n	800d4b2 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800d49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d49c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d4a0:	d107      	bne.n	800d4b2 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d4a2:	f107 0314 	add.w	r3, r7, #20
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f7fe ffac 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d4ac:	69bb      	ldr	r3, [r7, #24]
 800d4ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4b0:	e047      	b.n	800d542 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800d4b2:	4b97      	ldr	r3, [pc, #604]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d4ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d4be:	d10b      	bne.n	800d4d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800d4c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d4c6:	d107      	bne.n	800d4d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d4c8:	f107 0308 	add.w	r3, r7, #8
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	f7ff f905 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4d6:	e034      	b.n	800d542 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800d4d8:	4b8d      	ldr	r3, [pc, #564]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	f003 0302 	and.w	r3, r3, #2
 800d4e0:	2b02      	cmp	r3, #2
 800d4e2:	d10d      	bne.n	800d500 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 800d4e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4e6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800d4ea:	d109      	bne.n	800d500 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d4ec:	4b88      	ldr	r3, [pc, #544]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	08db      	lsrs	r3, r3, #3
 800d4f2:	f003 0303 	and.w	r3, r3, #3
 800d4f6:	4a87      	ldr	r2, [pc, #540]	@ (800d714 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800d4f8:	fa22 f303 	lsr.w	r3, r2, r3
 800d4fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4fe:	e020      	b.n	800d542 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800d500:	4b83      	ldr	r3, [pc, #524]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d50c:	d106      	bne.n	800d51c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 800d50e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d510:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d514:	d102      	bne.n	800d51c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 800d516:	4b80      	ldr	r3, [pc, #512]	@ (800d718 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800d518:	637b      	str	r3, [r7, #52]	@ 0x34
 800d51a:	e012      	b.n	800d542 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800d51c:	4b7c      	ldr	r3, [pc, #496]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d51e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d522:	f003 0302 	and.w	r3, r3, #2
 800d526:	2b02      	cmp	r3, #2
 800d528:	d107      	bne.n	800d53a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 800d52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d52c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800d530:	d103      	bne.n	800d53a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 800d532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d536:	637b      	str	r3, [r7, #52]	@ 0x34
 800d538:	e003      	b.n	800d542 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 800d53a:	2300      	movs	r3, #0
 800d53c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d53e:	f001 bd84 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d542:	f001 bd82 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800d546:	4b72      	ldr	r3, [pc, #456]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d548:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d54c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800d550:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800d552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d554:	2b00      	cmp	r3, #0
 800d556:	d104      	bne.n	800d562 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d558:	f7fc fe1c 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800d55c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800d55e:	f001 bd74 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 800d562:	4b6b      	ldr	r3, [pc, #428]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d56a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d56e:	d10b      	bne.n	800d588 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 800d570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d572:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d576:	d107      	bne.n	800d588 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d578:	f107 0314 	add.w	r3, r7, #20
 800d57c:	4618      	mov	r0, r3
 800d57e:	f7fe ff41 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d582:	69bb      	ldr	r3, [r7, #24]
 800d584:	637b      	str	r3, [r7, #52]	@ 0x34
 800d586:	e047      	b.n	800d618 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800d588:	4b61      	ldr	r3, [pc, #388]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d590:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d594:	d10b      	bne.n	800d5ae <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800d596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d598:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d59c:	d107      	bne.n	800d5ae <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d59e:	f107 0308 	add.w	r3, r7, #8
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	f7ff f89a 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800d5ac:	e034      	b.n	800d618 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800d5ae:	4b58      	ldr	r3, [pc, #352]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	f003 0302 	and.w	r3, r3, #2
 800d5b6:	2b02      	cmp	r3, #2
 800d5b8:	d10d      	bne.n	800d5d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800d5ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d5c0:	d109      	bne.n	800d5d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d5c2:	4b53      	ldr	r3, [pc, #332]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	08db      	lsrs	r3, r3, #3
 800d5c8:	f003 0303 	and.w	r3, r3, #3
 800d5cc:	4a51      	ldr	r2, [pc, #324]	@ (800d714 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800d5ce:	fa22 f303 	lsr.w	r3, r2, r3
 800d5d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d5d4:	e020      	b.n	800d618 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800d5d6:	4b4e      	ldr	r3, [pc, #312]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d5de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d5e2:	d106      	bne.n	800d5f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 800d5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d5ea:	d102      	bne.n	800d5f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 800d5ec:	4b4a      	ldr	r3, [pc, #296]	@ (800d718 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800d5ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800d5f0:	e012      	b.n	800d618 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800d5f2:	4b47      	ldr	r3, [pc, #284]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d5f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d5f8:	f003 0302 	and.w	r3, r3, #2
 800d5fc:	2b02      	cmp	r3, #2
 800d5fe:	d107      	bne.n	800d610 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 800d600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d602:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800d606:	d103      	bne.n	800d610 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 800d608:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d60c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d60e:	e003      	b.n	800d618 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 800d610:	2300      	movs	r3, #0
 800d612:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d614:	f001 bd19 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d618:	f001 bd17 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800d61c:	4b3c      	ldr	r3, [pc, #240]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d61e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d622:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800d626:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800d628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d104      	bne.n	800d638 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d62e:	f7fc fdb1 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800d632:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 800d634:	f001 bd09 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 800d638:	4b35      	ldr	r3, [pc, #212]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d640:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d644:	d10b      	bne.n	800d65e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 800d646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d648:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d64c:	d107      	bne.n	800d65e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d64e:	f107 0314 	add.w	r3, r7, #20
 800d652:	4618      	mov	r0, r3
 800d654:	f7fe fed6 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d658:	69bb      	ldr	r3, [r7, #24]
 800d65a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d65c:	e047      	b.n	800d6ee <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800d65e:	4b2c      	ldr	r3, [pc, #176]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d666:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d66a:	d10b      	bne.n	800d684 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 800d66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d66e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d672:	d107      	bne.n	800d684 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d674:	f107 0308 	add.w	r3, r7, #8
 800d678:	4618      	mov	r0, r3
 800d67a:	f7ff f82f 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	637b      	str	r3, [r7, #52]	@ 0x34
 800d682:	e034      	b.n	800d6ee <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800d684:	4b22      	ldr	r3, [pc, #136]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	f003 0302 	and.w	r3, r3, #2
 800d68c:	2b02      	cmp	r3, #2
 800d68e:	d10d      	bne.n	800d6ac <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 800d690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d692:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800d696:	d109      	bne.n	800d6ac <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d698:	4b1d      	ldr	r3, [pc, #116]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	08db      	lsrs	r3, r3, #3
 800d69e:	f003 0303 	and.w	r3, r3, #3
 800d6a2:	4a1c      	ldr	r2, [pc, #112]	@ (800d714 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800d6a4:	fa22 f303 	lsr.w	r3, r2, r3
 800d6a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d6aa:	e020      	b.n	800d6ee <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 800d6ac:	4b18      	ldr	r3, [pc, #96]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d6b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d6b8:	d106      	bne.n	800d6c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800d6ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d6c0:	d102      	bne.n	800d6c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 800d6c2:	4b15      	ldr	r3, [pc, #84]	@ (800d718 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800d6c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d6c6:	e012      	b.n	800d6ee <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800d6c8:	4b11      	ldr	r3, [pc, #68]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d6ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d6ce:	f003 0302 	and.w	r3, r3, #2
 800d6d2:	2b02      	cmp	r3, #2
 800d6d4:	d107      	bne.n	800d6e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 800d6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800d6dc:	d103      	bne.n	800d6e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 800d6de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d6e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d6e4:	e003      	b.n	800d6ee <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d6ea:	f001 bcae 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d6ee:	f001 bcac 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800d6f2:	4b07      	ldr	r3, [pc, #28]	@ (800d710 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d6f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d6f8:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 800d6fc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800d6fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d700:	2b00      	cmp	r3, #0
 800d702:	d10b      	bne.n	800d71c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d704:	f7fc fd46 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800d708:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 800d70a:	f001 bc9e 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d70e:	bf00      	nop
 800d710:	44020c00 	.word	0x44020c00
 800d714:	03d09000 	.word	0x03d09000
 800d718:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 800d71c:	4ba0      	ldr	r3, [pc, #640]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d724:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d728:	d10b      	bne.n	800d742 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 800d72a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d72c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d730:	d107      	bne.n	800d742 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d732:	f107 0314 	add.w	r3, r7, #20
 800d736:	4618      	mov	r0, r3
 800d738:	f7fe fe64 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d73c:	69bb      	ldr	r3, [r7, #24]
 800d73e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d740:	e047      	b.n	800d7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 800d742:	4b97      	ldr	r3, [pc, #604]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d74a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d74e:	d10b      	bne.n	800d768 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800d750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d752:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800d756:	d107      	bne.n	800d768 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d758:	f107 0308 	add.w	r3, r7, #8
 800d75c:	4618      	mov	r0, r3
 800d75e:	f7fe ffbd 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	637b      	str	r3, [r7, #52]	@ 0x34
 800d766:	e034      	b.n	800d7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800d768:	4b8d      	ldr	r3, [pc, #564]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	f003 0302 	and.w	r3, r3, #2
 800d770:	2b02      	cmp	r3, #2
 800d772:	d10d      	bne.n	800d790 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 800d774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d776:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800d77a:	d109      	bne.n	800d790 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d77c:	4b88      	ldr	r3, [pc, #544]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	08db      	lsrs	r3, r3, #3
 800d782:	f003 0303 	and.w	r3, r3, #3
 800d786:	4a87      	ldr	r2, [pc, #540]	@ (800d9a4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800d788:	fa22 f303 	lsr.w	r3, r2, r3
 800d78c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d78e:	e020      	b.n	800d7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800d790:	4b83      	ldr	r3, [pc, #524]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d798:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d79c:	d106      	bne.n	800d7ac <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800d79e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d7a4:	d102      	bne.n	800d7ac <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 800d7a6:	4b80      	ldr	r3, [pc, #512]	@ (800d9a8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800d7a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7aa:	e012      	b.n	800d7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 800d7ac:	4b7c      	ldr	r3, [pc, #496]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d7ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d7b2:	f003 0302 	and.w	r3, r3, #2
 800d7b6:	2b02      	cmp	r3, #2
 800d7b8:	d107      	bne.n	800d7ca <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800d7ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7bc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800d7c0:	d103      	bne.n	800d7ca <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 800d7c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d7c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7c8:	e003      	b.n	800d7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d7ce:	f001 bc3c 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d7d2:	f001 bc3a 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800d7d6:	4b72      	ldr	r3, [pc, #456]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d7d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d7dc:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800d7e0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800d7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d104      	bne.n	800d7f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d7e8:	f7fc fcd4 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800d7ec:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800d7ee:	f001 bc2c 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800d7f2:	4b6b      	ldr	r3, [pc, #428]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d7fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d7fe:	d10b      	bne.n	800d818 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800d800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d802:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d806:	d107      	bne.n	800d818 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d808:	f107 0314 	add.w	r3, r7, #20
 800d80c:	4618      	mov	r0, r3
 800d80e:	f7fe fdf9 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d812:	69bb      	ldr	r3, [r7, #24]
 800d814:	637b      	str	r3, [r7, #52]	@ 0x34
 800d816:	e047      	b.n	800d8a8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 800d818:	4b61      	ldr	r3, [pc, #388]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d820:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d824:	d10b      	bne.n	800d83e <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 800d826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d828:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d82c:	d107      	bne.n	800d83e <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d82e:	f107 0308 	add.w	r3, r7, #8
 800d832:	4618      	mov	r0, r3
 800d834:	f7fe ff52 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d83c:	e034      	b.n	800d8a8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800d83e:	4b58      	ldr	r3, [pc, #352]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	f003 0302 	and.w	r3, r3, #2
 800d846:	2b02      	cmp	r3, #2
 800d848:	d10d      	bne.n	800d866 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 800d84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d84c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d850:	d109      	bne.n	800d866 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d852:	4b53      	ldr	r3, [pc, #332]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	08db      	lsrs	r3, r3, #3
 800d858:	f003 0303 	and.w	r3, r3, #3
 800d85c:	4a51      	ldr	r2, [pc, #324]	@ (800d9a4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800d85e:	fa22 f303 	lsr.w	r3, r2, r3
 800d862:	637b      	str	r3, [r7, #52]	@ 0x34
 800d864:	e020      	b.n	800d8a8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 800d866:	4b4e      	ldr	r3, [pc, #312]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d86e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d872:	d106      	bne.n	800d882 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 800d874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d876:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d87a:	d102      	bne.n	800d882 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 800d87c:	4b4a      	ldr	r3, [pc, #296]	@ (800d9a8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800d87e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d880:	e012      	b.n	800d8a8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 800d882:	4b47      	ldr	r3, [pc, #284]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d884:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d888:	f003 0302 	and.w	r3, r3, #2
 800d88c:	2b02      	cmp	r3, #2
 800d88e:	d107      	bne.n	800d8a0 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 800d890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d892:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800d896:	d103      	bne.n	800d8a0 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 800d898:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d89c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d89e:	e003      	b.n	800d8a8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d8a4:	f001 bbd1 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d8a8:	f001 bbcf 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 800d8ac:	4b3c      	ldr	r3, [pc, #240]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d8ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d8b2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800d8b6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800d8b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d104      	bne.n	800d8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d8be:	f7fc fc69 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800d8c2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 800d8c4:	f001 bbc1 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800d8c8:	4b35      	ldr	r3, [pc, #212]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d8d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d8d4:	d10b      	bne.n	800d8ee <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 800d8d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d8dc:	d107      	bne.n	800d8ee <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d8de:	f107 0314 	add.w	r3, r7, #20
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	f7fe fd8e 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d8e8:	69bb      	ldr	r3, [r7, #24]
 800d8ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8ec:	e047      	b.n	800d97e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800d8ee:	4b2c      	ldr	r3, [pc, #176]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d8f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d8fa:	d10b      	bne.n	800d914 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 800d8fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d902:	d107      	bne.n	800d914 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d904:	f107 0308 	add.w	r3, r7, #8
 800d908:	4618      	mov	r0, r3
 800d90a:	f7fe fee7 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	637b      	str	r3, [r7, #52]	@ 0x34
 800d912:	e034      	b.n	800d97e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 800d914:	4b22      	ldr	r3, [pc, #136]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	f003 0302 	and.w	r3, r3, #2
 800d91c:	2b02      	cmp	r3, #2
 800d91e:	d10d      	bne.n	800d93c <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 800d920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d922:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d926:	d109      	bne.n	800d93c <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d928:	4b1d      	ldr	r3, [pc, #116]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	08db      	lsrs	r3, r3, #3
 800d92e:	f003 0303 	and.w	r3, r3, #3
 800d932:	4a1c      	ldr	r2, [pc, #112]	@ (800d9a4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800d934:	fa22 f303 	lsr.w	r3, r2, r3
 800d938:	637b      	str	r3, [r7, #52]	@ 0x34
 800d93a:	e020      	b.n	800d97e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 800d93c:	4b18      	ldr	r3, [pc, #96]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d944:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d948:	d106      	bne.n	800d958 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 800d94a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d94c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d950:	d102      	bne.n	800d958 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 800d952:	4b15      	ldr	r3, [pc, #84]	@ (800d9a8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800d954:	637b      	str	r3, [r7, #52]	@ 0x34
 800d956:	e012      	b.n	800d97e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 800d958:	4b11      	ldr	r3, [pc, #68]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d95a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d95e:	f003 0302 	and.w	r3, r3, #2
 800d962:	2b02      	cmp	r3, #2
 800d964:	d107      	bne.n	800d976 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 800d966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d968:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800d96c:	d103      	bne.n	800d976 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 800d96e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d972:	637b      	str	r3, [r7, #52]	@ 0x34
 800d974:	e003      	b.n	800d97e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 800d976:	2300      	movs	r3, #0
 800d978:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d97a:	f001 bb66 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d97e:	f001 bb64 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 800d982:	4b07      	ldr	r3, [pc, #28]	@ (800d9a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800d984:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d988:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 800d98c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800d98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d990:	2b00      	cmp	r3, #0
 800d992:	d10b      	bne.n	800d9ac <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d994:	f7fc fbfe 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800d998:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800d99a:	f001 bb56 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d99e:	bf00      	nop
 800d9a0:	44020c00 	.word	0x44020c00
 800d9a4:	03d09000 	.word	0x03d09000
 800d9a8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 800d9ac:	4ba1      	ldr	r3, [pc, #644]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d9b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d9b8:	d10b      	bne.n	800d9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 800d9ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d9c0:	d107      	bne.n	800d9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d9c2:	f107 0314 	add.w	r3, r7, #20
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f7fe fd1c 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d9cc:	69bb      	ldr	r3, [r7, #24]
 800d9ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9d0:	e047      	b.n	800da62 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800d9d2:	4b98      	ldr	r3, [pc, #608]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d9da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d9de:	d10b      	bne.n	800d9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 800d9e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d9e6:	d107      	bne.n	800d9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d9e8:	f107 0308 	add.w	r3, r7, #8
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f7fe fe75 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9f6:	e034      	b.n	800da62 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800d9f8:	4b8e      	ldr	r3, [pc, #568]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f003 0302 	and.w	r3, r3, #2
 800da00:	2b02      	cmp	r3, #2
 800da02:	d10d      	bne.n	800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 800da04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da06:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800da0a:	d109      	bne.n	800da20 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800da0c:	4b89      	ldr	r3, [pc, #548]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	08db      	lsrs	r3, r3, #3
 800da12:	f003 0303 	and.w	r3, r3, #3
 800da16:	4a88      	ldr	r2, [pc, #544]	@ (800dc38 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800da18:	fa22 f303 	lsr.w	r3, r2, r3
 800da1c:	637b      	str	r3, [r7, #52]	@ 0x34
 800da1e:	e020      	b.n	800da62 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800da20:	4b84      	ldr	r3, [pc, #528]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800da28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da2c:	d106      	bne.n	800da3c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 800da2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800da34:	d102      	bne.n	800da3c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 800da36:	4b81      	ldr	r3, [pc, #516]	@ (800dc3c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800da38:	637b      	str	r3, [r7, #52]	@ 0x34
 800da3a:	e012      	b.n	800da62 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 800da3c:	4b7d      	ldr	r3, [pc, #500]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800da3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800da42:	f003 0302 	and.w	r3, r3, #2
 800da46:	2b02      	cmp	r3, #2
 800da48:	d107      	bne.n	800da5a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 800da4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da4c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800da50:	d103      	bne.n	800da5a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 800da52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800da56:	637b      	str	r3, [r7, #52]	@ 0x34
 800da58:	e003      	b.n	800da62 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 800da5a:	2300      	movs	r3, #0
 800da5c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800da5e:	f001 baf4 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800da62:	f001 baf2 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800da66:	4b73      	ldr	r3, [pc, #460]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800da68:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800da6c:	f003 0307 	and.w	r3, r3, #7
 800da70:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800da72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da74:	2b00      	cmp	r3, #0
 800da76:	d104      	bne.n	800da82 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800da78:	f7fc fb8c 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800da7c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 800da7e:	f001 bae4 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800da82:	4b6c      	ldr	r3, [pc, #432]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800da8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800da8e:	d10a      	bne.n	800daa6 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 800da90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da92:	2b01      	cmp	r3, #1
 800da94:	d107      	bne.n	800daa6 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800da96:	f107 0314 	add.w	r3, r7, #20
 800da9a:	4618      	mov	r0, r3
 800da9c:	f7fe fcb2 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800daa0:	69bb      	ldr	r3, [r7, #24]
 800daa2:	637b      	str	r3, [r7, #52]	@ 0x34
 800daa4:	e043      	b.n	800db2e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800daa6:	4b63      	ldr	r3, [pc, #396]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800daae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dab2:	d10a      	bne.n	800daca <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 800dab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dab6:	2b02      	cmp	r3, #2
 800dab8:	d107      	bne.n	800daca <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800daba:	f107 0308 	add.w	r3, r7, #8
 800dabe:	4618      	mov	r0, r3
 800dac0:	f7fe fe0c 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	637b      	str	r3, [r7, #52]	@ 0x34
 800dac8:	e031      	b.n	800db2e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800daca:	4b5a      	ldr	r3, [pc, #360]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f003 0302 	and.w	r3, r3, #2
 800dad2:	2b02      	cmp	r3, #2
 800dad4:	d10c      	bne.n	800daf0 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 800dad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dad8:	2b03      	cmp	r3, #3
 800dada:	d109      	bne.n	800daf0 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800dadc:	4b55      	ldr	r3, [pc, #340]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	08db      	lsrs	r3, r3, #3
 800dae2:	f003 0303 	and.w	r3, r3, #3
 800dae6:	4a54      	ldr	r2, [pc, #336]	@ (800dc38 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800dae8:	fa22 f303 	lsr.w	r3, r2, r3
 800daec:	637b      	str	r3, [r7, #52]	@ 0x34
 800daee:	e01e      	b.n	800db2e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 800daf0:	4b50      	ldr	r3, [pc, #320]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800daf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dafc:	d105      	bne.n	800db0a <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 800dafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db00:	2b04      	cmp	r3, #4
 800db02:	d102      	bne.n	800db0a <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 800db04:	4b4d      	ldr	r3, [pc, #308]	@ (800dc3c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800db06:	637b      	str	r3, [r7, #52]	@ 0x34
 800db08:	e011      	b.n	800db2e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800db0a:	4b4a      	ldr	r3, [pc, #296]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800db0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800db10:	f003 0302 	and.w	r3, r3, #2
 800db14:	2b02      	cmp	r3, #2
 800db16:	d106      	bne.n	800db26 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 800db18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db1a:	2b05      	cmp	r3, #5
 800db1c:	d103      	bne.n	800db26 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 800db1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800db22:	637b      	str	r3, [r7, #52]	@ 0x34
 800db24:	e003      	b.n	800db2e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 800db26:	2300      	movs	r3, #0
 800db28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800db2a:	f001 ba8e 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800db2e:	f001 ba8c 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 800db32:	4b40      	ldr	r3, [pc, #256]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800db34:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800db38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800db3c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800db3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db40:	2b00      	cmp	r3, #0
 800db42:	d104      	bne.n	800db4e <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800db44:	f7fc fb26 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800db48:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 800db4a:	f001 ba7e 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800db4e:	4b39      	ldr	r3, [pc, #228]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800db5a:	d10a      	bne.n	800db72 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 800db5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db5e:	2b10      	cmp	r3, #16
 800db60:	d107      	bne.n	800db72 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db62:	f107 0314 	add.w	r3, r7, #20
 800db66:	4618      	mov	r0, r3
 800db68:	f7fe fc4c 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800db6c:	69bb      	ldr	r3, [r7, #24]
 800db6e:	637b      	str	r3, [r7, #52]	@ 0x34
 800db70:	e043      	b.n	800dbfa <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800db72:	4b30      	ldr	r3, [pc, #192]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800db7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db7e:	d10a      	bne.n	800db96 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800db80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db82:	2b20      	cmp	r3, #32
 800db84:	d107      	bne.n	800db96 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db86:	f107 0308 	add.w	r3, r7, #8
 800db8a:	4618      	mov	r0, r3
 800db8c:	f7fe fda6 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	637b      	str	r3, [r7, #52]	@ 0x34
 800db94:	e031      	b.n	800dbfa <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800db96:	4b27      	ldr	r3, [pc, #156]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	f003 0302 	and.w	r3, r3, #2
 800db9e:	2b02      	cmp	r3, #2
 800dba0:	d10c      	bne.n	800dbbc <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 800dba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dba4:	2b30      	cmp	r3, #48	@ 0x30
 800dba6:	d109      	bne.n	800dbbc <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800dba8:	4b22      	ldr	r3, [pc, #136]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	08db      	lsrs	r3, r3, #3
 800dbae:	f003 0303 	and.w	r3, r3, #3
 800dbb2:	4a21      	ldr	r2, [pc, #132]	@ (800dc38 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800dbb4:	fa22 f303 	lsr.w	r3, r2, r3
 800dbb8:	637b      	str	r3, [r7, #52]	@ 0x34
 800dbba:	e01e      	b.n	800dbfa <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800dbbc:	4b1d      	ldr	r3, [pc, #116]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dbc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dbc8:	d105      	bne.n	800dbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 800dbca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbcc:	2b40      	cmp	r3, #64	@ 0x40
 800dbce:	d102      	bne.n	800dbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 800dbd0:	4b1a      	ldr	r3, [pc, #104]	@ (800dc3c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800dbd2:	637b      	str	r3, [r7, #52]	@ 0x34
 800dbd4:	e011      	b.n	800dbfa <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800dbd6:	4b17      	ldr	r3, [pc, #92]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dbd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800dbdc:	f003 0302 	and.w	r3, r3, #2
 800dbe0:	2b02      	cmp	r3, #2
 800dbe2:	d106      	bne.n	800dbf2 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 800dbe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbe6:	2b50      	cmp	r3, #80	@ 0x50
 800dbe8:	d103      	bne.n	800dbf2 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 800dbea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dbee:	637b      	str	r3, [r7, #52]	@ 0x34
 800dbf0:	e003      	b.n	800dbfa <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dbf6:	f001 ba28 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dbfa:	f001 ba26 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800dbfe:	4b0d      	ldr	r3, [pc, #52]	@ (800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dc00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dc04:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800dc08:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800dc0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d104      	bne.n	800dc1a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800dc10:	f7fc faec 	bl	800a1ec <HAL_RCC_GetPCLK3Freq>
 800dc14:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800dc16:	f001 ba18 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800dc1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dc20:	d10e      	bne.n	800dc40 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dc22:	f107 0314 	add.w	r3, r7, #20
 800dc26:	4618      	mov	r0, r3
 800dc28:	f7fe fbec 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800dc2c:	69bb      	ldr	r3, [r7, #24]
 800dc2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dc30:	f001 ba0b 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dc34:	44020c00 	.word	0x44020c00
 800dc38:	03d09000 	.word	0x03d09000
 800dc3c:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800dc40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dc46:	d108      	bne.n	800dc5a <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dc48:	f107 0308 	add.w	r3, r7, #8
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	f7fe fd45 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dc56:	f001 b9f8 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800dc5a:	4ba4      	ldr	r3, [pc, #656]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	f003 0302 	and.w	r3, r3, #2
 800dc62:	2b02      	cmp	r3, #2
 800dc64:	d10d      	bne.n	800dc82 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800dc66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc68:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800dc6c:	d109      	bne.n	800dc82 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800dc6e:	4b9f      	ldr	r3, [pc, #636]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	08db      	lsrs	r3, r3, #3
 800dc74:	f003 0303 	and.w	r3, r3, #3
 800dc78:	4a9d      	ldr	r2, [pc, #628]	@ (800def0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800dc7a:	fa22 f303 	lsr.w	r3, r2, r3
 800dc7e:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc80:	e020      	b.n	800dcc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800dc82:	4b9a      	ldr	r3, [pc, #616]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dc8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc8e:	d106      	bne.n	800dc9e <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 800dc90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dc96:	d102      	bne.n	800dc9e <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 800dc98:	4b96      	ldr	r3, [pc, #600]	@ (800def4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800dc9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc9c:	e012      	b.n	800dcc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800dc9e:	4b93      	ldr	r3, [pc, #588]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dca0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800dca4:	f003 0302 	and.w	r3, r3, #2
 800dca8:	2b02      	cmp	r3, #2
 800dcaa:	d107      	bne.n	800dcbc <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 800dcac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcae:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800dcb2:	d103      	bne.n	800dcbc <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 800dcb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dcb8:	637b      	str	r3, [r7, #52]	@ 0x34
 800dcba:	e003      	b.n	800dcc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dcc0:	f001 b9c3 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dcc4:	f001 b9c1 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800dcc8:	4b88      	ldr	r3, [pc, #544]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dcca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800dcce:	f003 0307 	and.w	r3, r3, #7
 800dcd2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800dcd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d104      	bne.n	800dce4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800dcda:	f7fc fa3f 	bl	800a15c <HAL_RCC_GetHCLKFreq>
 800dcde:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800dce0:	f001 b9b3 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800dce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dce6:	2b01      	cmp	r3, #1
 800dce8:	d104      	bne.n	800dcf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 800dcea:	f7fc f90b 	bl	8009f04 <HAL_RCC_GetSysClockFreq>
 800dcee:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800dcf0:	f001 b9ab 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800dcf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcf6:	2b02      	cmp	r3, #2
 800dcf8:	d108      	bne.n	800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dcfa:	f107 0314 	add.w	r3, r7, #20
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f7fe fb80 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800dd04:	69fb      	ldr	r3, [r7, #28]
 800dd06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dd08:	f001 b99f 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800dd0c:	4b77      	ldr	r3, [pc, #476]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dd18:	d105      	bne.n	800dd26 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 800dd1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd1c:	2b03      	cmp	r3, #3
 800dd1e:	d102      	bne.n	800dd26 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 800dd20:	4b75      	ldr	r3, [pc, #468]	@ (800def8 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 800dd22:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd24:	e023      	b.n	800dd6e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800dd26:	4b71      	ldr	r3, [pc, #452]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	f003 0302 	and.w	r3, r3, #2
 800dd2e:	2b02      	cmp	r3, #2
 800dd30:	d10c      	bne.n	800dd4c <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 800dd32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd34:	2b04      	cmp	r3, #4
 800dd36:	d109      	bne.n	800dd4c <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800dd38:	4b6c      	ldr	r3, [pc, #432]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	08db      	lsrs	r3, r3, #3
 800dd3e:	f003 0303 	and.w	r3, r3, #3
 800dd42:	4a6b      	ldr	r2, [pc, #428]	@ (800def0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800dd44:	fa22 f303 	lsr.w	r3, r2, r3
 800dd48:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd4a:	e010      	b.n	800dd6e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800dd4c:	4b67      	ldr	r3, [pc, #412]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dd54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd58:	d105      	bne.n	800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800dd5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd5c:	2b05      	cmp	r3, #5
 800dd5e:	d102      	bne.n	800dd66 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 800dd60:	4b64      	ldr	r3, [pc, #400]	@ (800def4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800dd62:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd64:	e003      	b.n	800dd6e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 800dd66:	2300      	movs	r3, #0
 800dd68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dd6a:	f001 b96e 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dd6e:	f001 b96c 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800dd72:	4b5e      	ldr	r3, [pc, #376]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dd74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800dd78:	f003 0308 	and.w	r3, r3, #8
 800dd7c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800dd7e:	4b5b      	ldr	r3, [pc, #364]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dd80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800dd84:	f003 0302 	and.w	r3, r3, #2
 800dd88:	2b02      	cmp	r3, #2
 800dd8a:	d106      	bne.n	800dd9a <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 800dd8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d103      	bne.n	800dd9a <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 800dd92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dd96:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd98:	e012      	b.n	800ddc0 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800dd9a:	4b54      	ldr	r3, [pc, #336]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800dd9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800dda0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dda4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dda8:	d106      	bne.n	800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 800ddaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddac:	2b08      	cmp	r3, #8
 800ddae:	d103      	bne.n	800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 800ddb0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ddb4:	637b      	str	r3, [r7, #52]	@ 0x34
 800ddb6:	e003      	b.n	800ddc0 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800ddb8:	2300      	movs	r3, #0
 800ddba:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800ddbc:	f001 b945 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ddc0:	f001 b943 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800ddc4:	4b49      	ldr	r3, [pc, #292]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800ddc6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ddca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ddce:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800ddd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d104      	bne.n	800dde0 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800ddd6:	f7fc f9dd 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800ddda:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800dddc:	f001 b935 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800dde0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dde2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dde6:	d108      	bne.n	800ddfa <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dde8:	f107 0308 	add.w	r3, r7, #8
 800ddec:	4618      	mov	r0, r3
 800ddee:	f7fe fc75 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ddf2:	693b      	ldr	r3, [r7, #16]
 800ddf4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ddf6:	f001 b928 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800ddfa:	4b3c      	ldr	r3, [pc, #240]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	f003 0302 	and.w	r3, r3, #2
 800de02:	2b02      	cmp	r3, #2
 800de04:	d10d      	bne.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 800de06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800de0c:	d109      	bne.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800de0e:	4b37      	ldr	r3, [pc, #220]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	08db      	lsrs	r3, r3, #3
 800de14:	f003 0303 	and.w	r3, r3, #3
 800de18:	4a35      	ldr	r2, [pc, #212]	@ (800def0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800de1a:	fa22 f303 	lsr.w	r3, r2, r3
 800de1e:	637b      	str	r3, [r7, #52]	@ 0x34
 800de20:	e011      	b.n	800de46 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800de22:	4b32      	ldr	r3, [pc, #200]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800de2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de2e:	d106      	bne.n	800de3e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 800de30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de32:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800de36:	d102      	bne.n	800de3e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 800de38:	4b2e      	ldr	r3, [pc, #184]	@ (800def4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800de3a:	637b      	str	r3, [r7, #52]	@ 0x34
 800de3c:	e003      	b.n	800de46 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 800de3e:	2300      	movs	r3, #0
 800de40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800de42:	f001 b902 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800de46:	f001 b900 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800de4a:	4b28      	ldr	r3, [pc, #160]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800de4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800de50:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800de54:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800de56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d104      	bne.n	800de66 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800de5c:	f7fc f99a 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800de60:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800de62:	f001 b8f2 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800de66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de68:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800de6c:	d108      	bne.n	800de80 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800de6e:	f107 0308 	add.w	r3, r7, #8
 800de72:	4618      	mov	r0, r3
 800de74:	f7fe fc32 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800de78:	693b      	ldr	r3, [r7, #16]
 800de7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800de7c:	f001 b8e5 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800de80:	4b1a      	ldr	r3, [pc, #104]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f003 0302 	and.w	r3, r3, #2
 800de88:	2b02      	cmp	r3, #2
 800de8a:	d10d      	bne.n	800dea8 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 800de8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de8e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800de92:	d109      	bne.n	800dea8 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800de94:	4b15      	ldr	r3, [pc, #84]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	08db      	lsrs	r3, r3, #3
 800de9a:	f003 0303 	and.w	r3, r3, #3
 800de9e:	4a14      	ldr	r2, [pc, #80]	@ (800def0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800dea0:	fa22 f303 	lsr.w	r3, r2, r3
 800dea4:	637b      	str	r3, [r7, #52]	@ 0x34
 800dea6:	e011      	b.n	800decc <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800dea8:	4b10      	ldr	r3, [pc, #64]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800deb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800deb4:	d106      	bne.n	800dec4 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800deb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deb8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800debc:	d102      	bne.n	800dec4 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 800debe:	4b0d      	ldr	r3, [pc, #52]	@ (800def4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800dec0:	637b      	str	r3, [r7, #52]	@ 0x34
 800dec2:	e003      	b.n	800decc <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 800dec4:	2300      	movs	r3, #0
 800dec6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dec8:	f001 b8bf 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800decc:	f001 b8bd 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800ded0:	4b06      	ldr	r3, [pc, #24]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800ded2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ded6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800deda:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800dedc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d10c      	bne.n	800defc <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800dee2:	f7fc f983 	bl	800a1ec <HAL_RCC_GetPCLK3Freq>
 800dee6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800dee8:	f001 b8af 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800deec:	44020c00 	.word	0x44020c00
 800def0:	03d09000 	.word	0x03d09000
 800def4:	003d0900 	.word	0x003d0900
 800def8:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800defc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800defe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800df02:	d108      	bne.n	800df16 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800df04:	f107 0308 	add.w	r3, r7, #8
 800df08:	4618      	mov	r0, r3
 800df0a:	f7fe fbe7 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800df0e:	693b      	ldr	r3, [r7, #16]
 800df10:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800df12:	f001 b89a 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800df16:	4b9f      	ldr	r3, [pc, #636]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	f003 0302 	and.w	r3, r3, #2
 800df1e:	2b02      	cmp	r3, #2
 800df20:	d10d      	bne.n	800df3e <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 800df22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800df28:	d109      	bne.n	800df3e <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800df2a:	4b9a      	ldr	r3, [pc, #616]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	08db      	lsrs	r3, r3, #3
 800df30:	f003 0303 	and.w	r3, r3, #3
 800df34:	4a98      	ldr	r2, [pc, #608]	@ (800e198 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800df36:	fa22 f303 	lsr.w	r3, r2, r3
 800df3a:	637b      	str	r3, [r7, #52]	@ 0x34
 800df3c:	e011      	b.n	800df62 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800df3e:	4b95      	ldr	r3, [pc, #596]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800df46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800df4a:	d106      	bne.n	800df5a <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 800df4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df4e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800df52:	d102      	bne.n	800df5a <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 800df54:	4b91      	ldr	r3, [pc, #580]	@ (800e19c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800df56:	637b      	str	r3, [r7, #52]	@ 0x34
 800df58:	e003      	b.n	800df62 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 800df5a:	2300      	movs	r3, #0
 800df5c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800df5e:	f001 b874 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800df62:	f001 b872 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800df66:	4b8b      	ldr	r3, [pc, #556]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800df68:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800df6c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800df70:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800df72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df74:	2b00      	cmp	r3, #0
 800df76:	d104      	bne.n	800df82 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800df78:	f7fc f938 	bl	800a1ec <HAL_RCC_GetPCLK3Freq>
 800df7c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800df7e:	f001 b864 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800df82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800df88:	d108      	bne.n	800df9c <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800df8a:	f107 0308 	add.w	r3, r7, #8
 800df8e:	4618      	mov	r0, r3
 800df90:	f7fe fba4 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800df94:	693b      	ldr	r3, [r7, #16]
 800df96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800df98:	f001 b857 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800df9c:	4b7d      	ldr	r3, [pc, #500]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	f003 0302 	and.w	r3, r3, #2
 800dfa4:	2b02      	cmp	r3, #2
 800dfa6:	d10d      	bne.n	800dfc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 800dfa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfaa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dfae:	d109      	bne.n	800dfc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800dfb0:	4b78      	ldr	r3, [pc, #480]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	08db      	lsrs	r3, r3, #3
 800dfb6:	f003 0303 	and.w	r3, r3, #3
 800dfba:	4a77      	ldr	r2, [pc, #476]	@ (800e198 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800dfbc:	fa22 f303 	lsr.w	r3, r2, r3
 800dfc0:	637b      	str	r3, [r7, #52]	@ 0x34
 800dfc2:	e011      	b.n	800dfe8 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800dfc4:	4b73      	ldr	r3, [pc, #460]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dfcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dfd0:	d106      	bne.n	800dfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800dfd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfd4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800dfd8:	d102      	bne.n	800dfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 800dfda:	4b70      	ldr	r3, [pc, #448]	@ (800e19c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800dfdc:	637b      	str	r3, [r7, #52]	@ 0x34
 800dfde:	e003      	b.n	800dfe8 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dfe4:	f001 b831 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dfe8:	f001 b82f 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800dfec:	4b69      	ldr	r3, [pc, #420]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800dfee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800dff2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800dff6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800dff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d104      	bne.n	800e008 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800dffe:	f7fc f8c9 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800e002:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800e004:	f001 b821 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800e008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e00a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e00e:	d108      	bne.n	800e022 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e010:	f107 0308 	add.w	r3, r7, #8
 800e014:	4618      	mov	r0, r3
 800e016:	f7fe fb61 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e01a:	693b      	ldr	r3, [r7, #16]
 800e01c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e01e:	f001 b814 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800e022:	4b5c      	ldr	r3, [pc, #368]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	f003 0302 	and.w	r3, r3, #2
 800e02a:	2b02      	cmp	r3, #2
 800e02c:	d10e      	bne.n	800e04c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 800e02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e030:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e034:	d10a      	bne.n	800e04c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e036:	4b57      	ldr	r3, [pc, #348]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	08db      	lsrs	r3, r3, #3
 800e03c:	f003 0303 	and.w	r3, r3, #3
 800e040:	4a55      	ldr	r2, [pc, #340]	@ (800e198 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800e042:	fa22 f303 	lsr.w	r3, r2, r3
 800e046:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e048:	f000 bfff 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800e04c:	2300      	movs	r3, #0
 800e04e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e050:	f000 bffb 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800e054:	4b4f      	ldr	r3, [pc, #316]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e056:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e05a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e05e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e062:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800e066:	d056      	beq.n	800e116 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 800e068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e06a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800e06e:	f200 808b 	bhi.w	800e188 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800e072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e074:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e078:	d03e      	beq.n	800e0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800e07a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e07c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e080:	f200 8082 	bhi.w	800e188 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800e084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e086:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e08a:	d027      	beq.n	800e0dc <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 800e08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e08e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e092:	d879      	bhi.n	800e188 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800e094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e096:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e09a:	d017      	beq.n	800e0cc <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 800e09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e09e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e0a2:	d871      	bhi.n	800e188 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800e0a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d004      	beq.n	800e0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800e0aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e0b0:	d004      	beq.n	800e0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800e0b2:	e069      	b.n	800e188 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800e0b4:	f7fc f89a 	bl	800a1ec <HAL_RCC_GetPCLK3Freq>
 800e0b8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e0ba:	e068      	b.n	800e18e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e0bc:	f107 0314 	add.w	r3, r7, #20
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f7fe f99f 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e0c6:	697b      	ldr	r3, [r7, #20]
 800e0c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e0ca:	e060      	b.n	800e18e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e0cc:	f107 0308 	add.w	r3, r7, #8
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f7fe fb03 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e0d6:	693b      	ldr	r3, [r7, #16]
 800e0d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e0da:	e058      	b.n	800e18e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e0dc:	4b2d      	ldr	r3, [pc, #180]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e0de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e0e2:	f003 0302 	and.w	r3, r3, #2
 800e0e6:	2b02      	cmp	r3, #2
 800e0e8:	d103      	bne.n	800e0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 800e0ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e0ee:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e0f0:	e04d      	b.n	800e18e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e0f6:	e04a      	b.n	800e18e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e0f8:	4b26      	ldr	r3, [pc, #152]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e0fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e0fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e102:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e106:	d103      	bne.n	800e110 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 800e108:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e10c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e10e:	e03e      	b.n	800e18e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800e110:	2300      	movs	r3, #0
 800e112:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e114:	e03b      	b.n	800e18e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e116:	4b1f      	ldr	r3, [pc, #124]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e118:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e11c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e120:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e122:	4b1c      	ldr	r3, [pc, #112]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	f003 0302 	and.w	r3, r3, #2
 800e12a:	2b02      	cmp	r3, #2
 800e12c:	d10c      	bne.n	800e148 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 800e12e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e130:	2b00      	cmp	r3, #0
 800e132:	d109      	bne.n	800e148 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e134:	4b17      	ldr	r3, [pc, #92]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	08db      	lsrs	r3, r3, #3
 800e13a:	f003 0303 	and.w	r3, r3, #3
 800e13e:	4a16      	ldr	r2, [pc, #88]	@ (800e198 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800e140:	fa22 f303 	lsr.w	r3, r2, r3
 800e144:	637b      	str	r3, [r7, #52]	@ 0x34
 800e146:	e01e      	b.n	800e186 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e148:	4b12      	ldr	r3, [pc, #72]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e150:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e154:	d106      	bne.n	800e164 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 800e156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e158:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e15c:	d102      	bne.n	800e164 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e15e:	4b0f      	ldr	r3, [pc, #60]	@ (800e19c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800e160:	637b      	str	r3, [r7, #52]	@ 0x34
 800e162:	e010      	b.n	800e186 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e164:	4b0b      	ldr	r3, [pc, #44]	@ (800e194 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e16c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e170:	d106      	bne.n	800e180 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800e172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e174:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e178:	d102      	bne.n	800e180 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e17a:	4b09      	ldr	r3, [pc, #36]	@ (800e1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 800e17c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e17e:	e002      	b.n	800e186 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e180:	2300      	movs	r3, #0
 800e182:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e184:	e003      	b.n	800e18e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800e186:	e002      	b.n	800e18e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 800e188:	2300      	movs	r3, #0
 800e18a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e18c:	bf00      	nop
          }
        }
        break;
 800e18e:	f000 bf5c 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e192:	bf00      	nop
 800e194:	44020c00 	.word	0x44020c00
 800e198:	03d09000 	.word	0x03d09000
 800e19c:	003d0900 	.word	0x003d0900
 800e1a0:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800e1a4:	4b9e      	ldr	r3, [pc, #632]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e1a6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e1aa:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800e1ae:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e1b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1b2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800e1b6:	d056      	beq.n	800e266 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 800e1b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1ba:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800e1be:	f200 808b 	bhi.w	800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800e1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e1c8:	d03e      	beq.n	800e248 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 800e1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e1d0:	f200 8082 	bhi.w	800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800e1d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e1da:	d027      	beq.n	800e22c <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 800e1dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e1e2:	d879      	bhi.n	800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800e1e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e1ea:	d017      	beq.n	800e21c <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 800e1ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e1f2:	d871      	bhi.n	800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800e1f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d004      	beq.n	800e204 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 800e1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e200:	d004      	beq.n	800e20c <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800e202:	e069      	b.n	800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800e204:	f7fb ffc6 	bl	800a194 <HAL_RCC_GetPCLK1Freq>
 800e208:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e20a:	e068      	b.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e20c:	f107 0314 	add.w	r3, r7, #20
 800e210:	4618      	mov	r0, r3
 800e212:	f7fe f8f7 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e21a:	e060      	b.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e21c:	f107 0308 	add.w	r3, r7, #8
 800e220:	4618      	mov	r0, r3
 800e222:	f7fe fa5b 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e226:	693b      	ldr	r3, [r7, #16]
 800e228:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e22a:	e058      	b.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e22c:	4b7c      	ldr	r3, [pc, #496]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e22e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e232:	f003 0302 	and.w	r3, r3, #2
 800e236:	2b02      	cmp	r3, #2
 800e238:	d103      	bne.n	800e242 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800e23a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e23e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e240:	e04d      	b.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800e242:	2300      	movs	r3, #0
 800e244:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e246:	e04a      	b.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e248:	4b75      	ldr	r3, [pc, #468]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e24a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e24e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e252:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e256:	d103      	bne.n	800e260 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 800e258:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e25c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e25e:	e03e      	b.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800e260:	2300      	movs	r3, #0
 800e262:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e264:	e03b      	b.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e266:	4b6e      	ldr	r3, [pc, #440]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e268:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e26c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e270:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e272:	4b6b      	ldr	r3, [pc, #428]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	f003 0302 	and.w	r3, r3, #2
 800e27a:	2b02      	cmp	r3, #2
 800e27c:	d10c      	bne.n	800e298 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800e27e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e280:	2b00      	cmp	r3, #0
 800e282:	d109      	bne.n	800e298 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e284:	4b66      	ldr	r3, [pc, #408]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	08db      	lsrs	r3, r3, #3
 800e28a:	f003 0303 	and.w	r3, r3, #3
 800e28e:	4a65      	ldr	r2, [pc, #404]	@ (800e424 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800e290:	fa22 f303 	lsr.w	r3, r2, r3
 800e294:	637b      	str	r3, [r7, #52]	@ 0x34
 800e296:	e01e      	b.n	800e2d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e298:	4b61      	ldr	r3, [pc, #388]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e2a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e2a4:	d106      	bne.n	800e2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800e2a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e2ac:	d102      	bne.n	800e2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e2ae:	4b5e      	ldr	r3, [pc, #376]	@ (800e428 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800e2b0:	637b      	str	r3, [r7, #52]	@ 0x34
 800e2b2:	e010      	b.n	800e2d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e2b4:	4b5a      	ldr	r3, [pc, #360]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e2bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e2c0:	d106      	bne.n	800e2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800e2c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e2c8:	d102      	bne.n	800e2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e2ca:	4b58      	ldr	r3, [pc, #352]	@ (800e42c <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800e2cc:	637b      	str	r3, [r7, #52]	@ 0x34
 800e2ce:	e002      	b.n	800e2d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e2d4:	e003      	b.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800e2d6:	e002      	b.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e2dc:	bf00      	nop
          }
        }
        break;
 800e2de:	f000 beb4 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800e2e2:	4b4f      	ldr	r3, [pc, #316]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e2e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e2e8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800e2ec:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e2ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e2f4:	d056      	beq.n	800e3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 800e2f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e2fc:	f200 808b 	bhi.w	800e416 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800e300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e302:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e306:	d03e      	beq.n	800e386 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 800e308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e30a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e30e:	f200 8082 	bhi.w	800e416 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800e312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e314:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e318:	d027      	beq.n	800e36a <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800e31a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e31c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e320:	d879      	bhi.n	800e416 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800e322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e324:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e328:	d017      	beq.n	800e35a <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800e32a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e32c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e330:	d871      	bhi.n	800e416 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800e332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e334:	2b00      	cmp	r3, #0
 800e336:	d004      	beq.n	800e342 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 800e338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e33a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e33e:	d004      	beq.n	800e34a <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 800e340:	e069      	b.n	800e416 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800e342:	f7fb ff53 	bl	800a1ec <HAL_RCC_GetPCLK3Freq>
 800e346:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e348:	e068      	b.n	800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e34a:	f107 0314 	add.w	r3, r7, #20
 800e34e:	4618      	mov	r0, r3
 800e350:	f7fe f858 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e354:	697b      	ldr	r3, [r7, #20]
 800e356:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e358:	e060      	b.n	800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e35a:	f107 0308 	add.w	r3, r7, #8
 800e35e:	4618      	mov	r0, r3
 800e360:	f7fe f9bc 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e364:	693b      	ldr	r3, [r7, #16]
 800e366:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e368:	e058      	b.n	800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e36a:	4b2d      	ldr	r3, [pc, #180]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e36c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e370:	f003 0302 	and.w	r3, r3, #2
 800e374:	2b02      	cmp	r3, #2
 800e376:	d103      	bne.n	800e380 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 800e378:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e37c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e37e:	e04d      	b.n	800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800e380:	2300      	movs	r3, #0
 800e382:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e384:	e04a      	b.n	800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e386:	4b26      	ldr	r3, [pc, #152]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e388:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e38c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e390:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e394:	d103      	bne.n	800e39e <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800e396:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e39a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e39c:	e03e      	b.n	800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e3a2:	e03b      	b.n	800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e3a4:	4b1e      	ldr	r3, [pc, #120]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e3a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e3aa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e3ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e3b0:	4b1b      	ldr	r3, [pc, #108]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	f003 0302 	and.w	r3, r3, #2
 800e3b8:	2b02      	cmp	r3, #2
 800e3ba:	d10c      	bne.n	800e3d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 800e3bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d109      	bne.n	800e3d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e3c2:	4b17      	ldr	r3, [pc, #92]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	08db      	lsrs	r3, r3, #3
 800e3c8:	f003 0303 	and.w	r3, r3, #3
 800e3cc:	4a15      	ldr	r2, [pc, #84]	@ (800e424 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800e3ce:	fa22 f303 	lsr.w	r3, r2, r3
 800e3d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800e3d4:	e01e      	b.n	800e414 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e3d6:	4b12      	ldr	r3, [pc, #72]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e3de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e3e2:	d106      	bne.n	800e3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 800e3e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e3ea:	d102      	bne.n	800e3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e3ec:	4b0e      	ldr	r3, [pc, #56]	@ (800e428 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800e3ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800e3f0:	e010      	b.n	800e414 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e3f2:	4b0b      	ldr	r3, [pc, #44]	@ (800e420 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e3fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e3fe:	d106      	bne.n	800e40e <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 800e400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e402:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e406:	d102      	bne.n	800e40e <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e408:	4b08      	ldr	r3, [pc, #32]	@ (800e42c <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800e40a:	637b      	str	r3, [r7, #52]	@ 0x34
 800e40c:	e002      	b.n	800e414 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e40e:	2300      	movs	r3, #0
 800e410:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e412:	e003      	b.n	800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 800e414:	e002      	b.n	800e41c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 800e416:	2300      	movs	r3, #0
 800e418:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e41a:	bf00      	nop
          }
        }
        break;
 800e41c:	f000 be15 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e420:	44020c00 	.word	0x44020c00
 800e424:	03d09000 	.word	0x03d09000
 800e428:	003d0900 	.word	0x003d0900
 800e42c:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800e430:	4b9e      	ldr	r3, [pc, #632]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e432:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e436:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800e43a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e43c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e43e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800e442:	d056      	beq.n	800e4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 800e444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e446:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800e44a:	f200 808b 	bhi.w	800e564 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800e44e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e450:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e454:	d03e      	beq.n	800e4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 800e456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e458:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e45c:	f200 8082 	bhi.w	800e564 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800e460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e462:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e466:	d027      	beq.n	800e4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 800e468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e46a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e46e:	d879      	bhi.n	800e564 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800e470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e472:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e476:	d017      	beq.n	800e4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 800e478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e47a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e47e:	d871      	bhi.n	800e564 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800e480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e482:	2b00      	cmp	r3, #0
 800e484:	d004      	beq.n	800e490 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800e486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e488:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e48c:	d004      	beq.n	800e498 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800e48e:	e069      	b.n	800e564 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800e490:	f7fb feac 	bl	800a1ec <HAL_RCC_GetPCLK3Freq>
 800e494:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e496:	e068      	b.n	800e56a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e498:	f107 0314 	add.w	r3, r7, #20
 800e49c:	4618      	mov	r0, r3
 800e49e:	f7fd ffb1 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e4a2:	697b      	ldr	r3, [r7, #20]
 800e4a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e4a6:	e060      	b.n	800e56a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e4a8:	f107 0308 	add.w	r3, r7, #8
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	f7fe f915 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e4b2:	693b      	ldr	r3, [r7, #16]
 800e4b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e4b6:	e058      	b.n	800e56a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e4b8:	4b7c      	ldr	r3, [pc, #496]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e4ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e4be:	f003 0302 	and.w	r3, r3, #2
 800e4c2:	2b02      	cmp	r3, #2
 800e4c4:	d103      	bne.n	800e4ce <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 800e4c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e4ca:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e4cc:	e04d      	b.n	800e56a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e4d2:	e04a      	b.n	800e56a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e4d4:	4b75      	ldr	r3, [pc, #468]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e4d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e4da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e4de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e4e2:	d103      	bne.n	800e4ec <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 800e4e4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e4e8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e4ea:	e03e      	b.n	800e56a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e4f0:	e03b      	b.n	800e56a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e4f2:	4b6e      	ldr	r3, [pc, #440]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e4f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e4f8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e4fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e4fe:	4b6b      	ldr	r3, [pc, #428]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	f003 0302 	and.w	r3, r3, #2
 800e506:	2b02      	cmp	r3, #2
 800e508:	d10c      	bne.n	800e524 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 800e50a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d109      	bne.n	800e524 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e510:	4b66      	ldr	r3, [pc, #408]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	08db      	lsrs	r3, r3, #3
 800e516:	f003 0303 	and.w	r3, r3, #3
 800e51a:	4a65      	ldr	r2, [pc, #404]	@ (800e6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800e51c:	fa22 f303 	lsr.w	r3, r2, r3
 800e520:	637b      	str	r3, [r7, #52]	@ 0x34
 800e522:	e01e      	b.n	800e562 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e524:	4b61      	ldr	r3, [pc, #388]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e52c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e530:	d106      	bne.n	800e540 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 800e532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e534:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e538:	d102      	bne.n	800e540 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e53a:	4b5e      	ldr	r3, [pc, #376]	@ (800e6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800e53c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e53e:	e010      	b.n	800e562 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e540:	4b5a      	ldr	r3, [pc, #360]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e548:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e54c:	d106      	bne.n	800e55c <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800e54e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e550:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e554:	d102      	bne.n	800e55c <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e556:	4b58      	ldr	r3, [pc, #352]	@ (800e6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800e558:	637b      	str	r3, [r7, #52]	@ 0x34
 800e55a:	e002      	b.n	800e562 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e55c:	2300      	movs	r3, #0
 800e55e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e560:	e003      	b.n	800e56a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 800e562:	e002      	b.n	800e56a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 800e564:	2300      	movs	r3, #0
 800e566:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e568:	bf00      	nop
          }
        }
        break;
 800e56a:	f000 bd6e 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800e56e:	4b4f      	ldr	r3, [pc, #316]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e570:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e574:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800e578:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e57c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e580:	d056      	beq.n	800e630 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800e582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e584:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e588:	f200 808b 	bhi.w	800e6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800e58c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e58e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e592:	d03e      	beq.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 800e594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e596:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e59a:	f200 8082 	bhi.w	800e6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800e59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5a0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e5a4:	d027      	beq.n	800e5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800e5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e5ac:	d879      	bhi.n	800e6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800e5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e5b4:	d017      	beq.n	800e5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800e5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e5bc:	d871      	bhi.n	800e6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800e5be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d004      	beq.n	800e5ce <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 800e5c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e5ca:	d004      	beq.n	800e5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 800e5cc:	e069      	b.n	800e6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800e5ce:	f7fb fe0d 	bl	800a1ec <HAL_RCC_GetPCLK3Freq>
 800e5d2:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e5d4:	e068      	b.n	800e6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e5d6:	f107 0314 	add.w	r3, r7, #20
 800e5da:	4618      	mov	r0, r3
 800e5dc:	f7fd ff12 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e5e0:	697b      	ldr	r3, [r7, #20]
 800e5e2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e5e4:	e060      	b.n	800e6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e5e6:	f107 0308 	add.w	r3, r7, #8
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	f7fe f876 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e5f0:	693b      	ldr	r3, [r7, #16]
 800e5f2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e5f4:	e058      	b.n	800e6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e5f6:	4b2d      	ldr	r3, [pc, #180]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e5f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e5fc:	f003 0302 	and.w	r3, r3, #2
 800e600:	2b02      	cmp	r3, #2
 800e602:	d103      	bne.n	800e60c <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 800e604:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e608:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e60a:	e04d      	b.n	800e6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800e60c:	2300      	movs	r3, #0
 800e60e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e610:	e04a      	b.n	800e6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e612:	4b26      	ldr	r3, [pc, #152]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e614:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e61c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e620:	d103      	bne.n	800e62a <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 800e622:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e626:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e628:	e03e      	b.n	800e6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800e62a:	2300      	movs	r3, #0
 800e62c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e62e:	e03b      	b.n	800e6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e630:	4b1e      	ldr	r3, [pc, #120]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e632:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e636:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e63a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e63c:	4b1b      	ldr	r3, [pc, #108]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	f003 0302 	and.w	r3, r3, #2
 800e644:	2b02      	cmp	r3, #2
 800e646:	d10c      	bne.n	800e662 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 800e648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d109      	bne.n	800e662 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e64e:	4b17      	ldr	r3, [pc, #92]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	08db      	lsrs	r3, r3, #3
 800e654:	f003 0303 	and.w	r3, r3, #3
 800e658:	4a15      	ldr	r2, [pc, #84]	@ (800e6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800e65a:	fa22 f303 	lsr.w	r3, r2, r3
 800e65e:	637b      	str	r3, [r7, #52]	@ 0x34
 800e660:	e01e      	b.n	800e6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e662:	4b12      	ldr	r3, [pc, #72]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e66a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e66e:	d106      	bne.n	800e67e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 800e670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e676:	d102      	bne.n	800e67e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e678:	4b0e      	ldr	r3, [pc, #56]	@ (800e6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800e67a:	637b      	str	r3, [r7, #52]	@ 0x34
 800e67c:	e010      	b.n	800e6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e67e:	4b0b      	ldr	r3, [pc, #44]	@ (800e6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e686:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e68a:	d106      	bne.n	800e69a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 800e68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e68e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e692:	d102      	bne.n	800e69a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e694:	4b08      	ldr	r3, [pc, #32]	@ (800e6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800e696:	637b      	str	r3, [r7, #52]	@ 0x34
 800e698:	e002      	b.n	800e6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e69a:	2300      	movs	r3, #0
 800e69c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e69e:	e003      	b.n	800e6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800e6a0:	e002      	b.n	800e6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e6a6:	bf00      	nop
          }
        }
        break;
 800e6a8:	f000 bccf 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e6ac:	44020c00 	.word	0x44020c00
 800e6b0:	03d09000 	.word	0x03d09000
 800e6b4:	003d0900 	.word	0x003d0900
 800e6b8:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800e6bc:	4b9e      	ldr	r3, [pc, #632]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e6be:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e6c2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800e6c6:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e6c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e6ce:	d056      	beq.n	800e77e <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800e6d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e6d6:	f200 808b 	bhi.w	800e7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800e6da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6e0:	d03e      	beq.n	800e760 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800e6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6e8:	f200 8082 	bhi.w	800e7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800e6ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e6f2:	d027      	beq.n	800e744 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 800e6f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e6fa:	d879      	bhi.n	800e7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800e6fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e702:	d017      	beq.n	800e734 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 800e704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e706:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e70a:	d871      	bhi.n	800e7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800e70c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d004      	beq.n	800e71c <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800e712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e714:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e718:	d004      	beq.n	800e724 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 800e71a:	e069      	b.n	800e7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800e71c:	f7fb fd66 	bl	800a1ec <HAL_RCC_GetPCLK3Freq>
 800e720:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e722:	e068      	b.n	800e7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e724:	f107 0314 	add.w	r3, r7, #20
 800e728:	4618      	mov	r0, r3
 800e72a:	f7fd fe6b 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e72e:	697b      	ldr	r3, [r7, #20]
 800e730:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e732:	e060      	b.n	800e7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e734:	f107 0308 	add.w	r3, r7, #8
 800e738:	4618      	mov	r0, r3
 800e73a:	f7fd ffcf 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e73e:	693b      	ldr	r3, [r7, #16]
 800e740:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e742:	e058      	b.n	800e7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e744:	4b7c      	ldr	r3, [pc, #496]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e746:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e74a:	f003 0302 	and.w	r3, r3, #2
 800e74e:	2b02      	cmp	r3, #2
 800e750:	d103      	bne.n	800e75a <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 800e752:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e756:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e758:	e04d      	b.n	800e7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800e75a:	2300      	movs	r3, #0
 800e75c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e75e:	e04a      	b.n	800e7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e760:	4b75      	ldr	r3, [pc, #468]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e762:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e766:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e76a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e76e:	d103      	bne.n	800e778 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 800e770:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e774:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e776:	e03e      	b.n	800e7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800e778:	2300      	movs	r3, #0
 800e77a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e77c:	e03b      	b.n	800e7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e77e:	4b6e      	ldr	r3, [pc, #440]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e780:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e784:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e788:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e78a:	4b6b      	ldr	r3, [pc, #428]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	f003 0302 	and.w	r3, r3, #2
 800e792:	2b02      	cmp	r3, #2
 800e794:	d10c      	bne.n	800e7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800e796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d109      	bne.n	800e7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e79c:	4b66      	ldr	r3, [pc, #408]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	08db      	lsrs	r3, r3, #3
 800e7a2:	f003 0303 	and.w	r3, r3, #3
 800e7a6:	4a65      	ldr	r2, [pc, #404]	@ (800e93c <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800e7a8:	fa22 f303 	lsr.w	r3, r2, r3
 800e7ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800e7ae:	e01e      	b.n	800e7ee <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e7b0:	4b61      	ldr	r3, [pc, #388]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e7b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e7bc:	d106      	bne.n	800e7cc <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800e7be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e7c4:	d102      	bne.n	800e7cc <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e7c6:	4b5e      	ldr	r3, [pc, #376]	@ (800e940 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800e7c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800e7ca:	e010      	b.n	800e7ee <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e7cc:	4b5a      	ldr	r3, [pc, #360]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e7d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e7d8:	d106      	bne.n	800e7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 800e7da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e7e0:	d102      	bne.n	800e7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e7e2:	4b58      	ldr	r3, [pc, #352]	@ (800e944 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800e7e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800e7e6:	e002      	b.n	800e7ee <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e7ec:	e003      	b.n	800e7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800e7ee:	e002      	b.n	800e7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e7f4:	bf00      	nop
          }
        }
        break;
 800e7f6:	f000 bc28 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800e7fa:	4b4f      	ldr	r3, [pc, #316]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e7fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e800:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e804:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800e806:	4b4c      	ldr	r3, [pc, #304]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e80e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e812:	d106      	bne.n	800e822 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 800e814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e816:	2b00      	cmp	r3, #0
 800e818:	d103      	bne.n	800e822 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 800e81a:	4b4a      	ldr	r3, [pc, #296]	@ (800e944 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800e81c:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800e81e:	f000 bc14 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800e822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e824:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e828:	d108      	bne.n	800e83c <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e82a:	f107 0320 	add.w	r3, r7, #32
 800e82e:	4618      	mov	r0, r3
 800e830:	f7fd fc7c 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e836:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e838:	f000 bc07 	b.w	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800e83c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e83e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e842:	d107      	bne.n	800e854 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e844:	f107 0314 	add.w	r3, r7, #20
 800e848:	4618      	mov	r0, r3
 800e84a:	f7fd fddb 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e84e:	69bb      	ldr	r3, [r7, #24]
 800e850:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e852:	e3fa      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800e854:	2300      	movs	r3, #0
 800e856:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e858:	e3f7      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800e85a:	4b37      	ldr	r3, [pc, #220]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e85c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e860:	f003 0307 	and.w	r3, r3, #7
 800e864:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800e866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e868:	2b04      	cmp	r3, #4
 800e86a:	d861      	bhi.n	800e930 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 800e86c:	a201      	add	r2, pc, #4	@ (adr r2, 800e874 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 800e86e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e872:	bf00      	nop
 800e874:	0800e889 	.word	0x0800e889
 800e878:	0800e899 	.word	0x0800e899
 800e87c:	0800e8a9 	.word	0x0800e8a9
 800e880:	0800e8b9 	.word	0x0800e8b9
 800e884:	0800e8bf 	.word	0x0800e8bf
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e888:	f107 0320 	add.w	r3, r7, #32
 800e88c:	4618      	mov	r0, r3
 800e88e:	f7fd fc4d 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800e892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e894:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e896:	e04e      	b.n	800e936 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e898:	f107 0314 	add.w	r3, r7, #20
 800e89c:	4618      	mov	r0, r3
 800e89e:	f7fd fdb1 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e8a2:	697b      	ldr	r3, [r7, #20]
 800e8a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e8a6:	e046      	b.n	800e936 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e8a8:	f107 0308 	add.w	r3, r7, #8
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	f7fd ff15 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800e8b2:	68bb      	ldr	r3, [r7, #8]
 800e8b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e8b6:	e03e      	b.n	800e936 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800e8b8:	4b23      	ldr	r3, [pc, #140]	@ (800e948 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 800e8ba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e8bc:	e03b      	b.n	800e936 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e8be:	4b1e      	ldr	r3, [pc, #120]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e8c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e8c4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e8c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e8ca:	4b1b      	ldr	r3, [pc, #108]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f003 0302 	and.w	r3, r3, #2
 800e8d2:	2b02      	cmp	r3, #2
 800e8d4:	d10c      	bne.n	800e8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 800e8d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d109      	bne.n	800e8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e8dc:	4b16      	ldr	r3, [pc, #88]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	08db      	lsrs	r3, r3, #3
 800e8e2:	f003 0303 	and.w	r3, r3, #3
 800e8e6:	4a15      	ldr	r2, [pc, #84]	@ (800e93c <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800e8e8:	fa22 f303 	lsr.w	r3, r2, r3
 800e8ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800e8ee:	e01e      	b.n	800e92e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e8f0:	4b11      	ldr	r3, [pc, #68]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e8f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e8fc:	d106      	bne.n	800e90c <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800e8fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e904:	d102      	bne.n	800e90c <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e906:	4b0e      	ldr	r3, [pc, #56]	@ (800e940 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800e908:	637b      	str	r3, [r7, #52]	@ 0x34
 800e90a:	e010      	b.n	800e92e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e90c:	4b0a      	ldr	r3, [pc, #40]	@ (800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e914:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e918:	d106      	bne.n	800e928 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 800e91a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e91c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e920:	d102      	bne.n	800e928 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e922:	4b08      	ldr	r3, [pc, #32]	@ (800e944 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800e924:	637b      	str	r3, [r7, #52]	@ 0x34
 800e926:	e002      	b.n	800e92e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e928:	2300      	movs	r3, #0
 800e92a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e92c:	e003      	b.n	800e936 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 800e92e:	e002      	b.n	800e936 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 800e930:	2300      	movs	r3, #0
 800e932:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e934:	bf00      	nop
          }
        }
        break;
 800e936:	e388      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e938:	44020c00 	.word	0x44020c00
 800e93c:	03d09000 	.word	0x03d09000
 800e940:	003d0900 	.word	0x003d0900
 800e944:	017d7840 	.word	0x017d7840
 800e948:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800e94c:	4ba9      	ldr	r3, [pc, #676]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800e94e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e952:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e956:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800e958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e95a:	2b20      	cmp	r3, #32
 800e95c:	f200 809a 	bhi.w	800ea94 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 800e960:	a201      	add	r2, pc, #4	@ (adr r2, 800e968 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 800e962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e966:	bf00      	nop
 800e968:	0800e9ed 	.word	0x0800e9ed
 800e96c:	0800ea95 	.word	0x0800ea95
 800e970:	0800ea95 	.word	0x0800ea95
 800e974:	0800ea95 	.word	0x0800ea95
 800e978:	0800ea95 	.word	0x0800ea95
 800e97c:	0800ea95 	.word	0x0800ea95
 800e980:	0800ea95 	.word	0x0800ea95
 800e984:	0800ea95 	.word	0x0800ea95
 800e988:	0800e9fd 	.word	0x0800e9fd
 800e98c:	0800ea95 	.word	0x0800ea95
 800e990:	0800ea95 	.word	0x0800ea95
 800e994:	0800ea95 	.word	0x0800ea95
 800e998:	0800ea95 	.word	0x0800ea95
 800e99c:	0800ea95 	.word	0x0800ea95
 800e9a0:	0800ea95 	.word	0x0800ea95
 800e9a4:	0800ea95 	.word	0x0800ea95
 800e9a8:	0800ea0d 	.word	0x0800ea0d
 800e9ac:	0800ea95 	.word	0x0800ea95
 800e9b0:	0800ea95 	.word	0x0800ea95
 800e9b4:	0800ea95 	.word	0x0800ea95
 800e9b8:	0800ea95 	.word	0x0800ea95
 800e9bc:	0800ea95 	.word	0x0800ea95
 800e9c0:	0800ea95 	.word	0x0800ea95
 800e9c4:	0800ea95 	.word	0x0800ea95
 800e9c8:	0800ea1d 	.word	0x0800ea1d
 800e9cc:	0800ea95 	.word	0x0800ea95
 800e9d0:	0800ea95 	.word	0x0800ea95
 800e9d4:	0800ea95 	.word	0x0800ea95
 800e9d8:	0800ea95 	.word	0x0800ea95
 800e9dc:	0800ea95 	.word	0x0800ea95
 800e9e0:	0800ea95 	.word	0x0800ea95
 800e9e4:	0800ea95 	.word	0x0800ea95
 800e9e8:	0800ea23 	.word	0x0800ea23
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e9ec:	f107 0320 	add.w	r3, r7, #32
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	f7fd fb9b 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800e9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9f8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e9fa:	e04e      	b.n	800ea9a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e9fc:	f107 0314 	add.w	r3, r7, #20
 800ea00:	4618      	mov	r0, r3
 800ea02:	f7fd fcff 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800ea06:	697b      	ldr	r3, [r7, #20]
 800ea08:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ea0a:	e046      	b.n	800ea9a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ea0c:	f107 0308 	add.w	r3, r7, #8
 800ea10:	4618      	mov	r0, r3
 800ea12:	f7fd fe63 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800ea16:	68bb      	ldr	r3, [r7, #8]
 800ea18:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ea1a:	e03e      	b.n	800ea9a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800ea1c:	4b76      	ldr	r3, [pc, #472]	@ (800ebf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800ea1e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ea20:	e03b      	b.n	800ea9a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ea22:	4b74      	ldr	r3, [pc, #464]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ea24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ea28:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ea2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ea2e:	4b71      	ldr	r3, [pc, #452]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	f003 0302 	and.w	r3, r3, #2
 800ea36:	2b02      	cmp	r3, #2
 800ea38:	d10c      	bne.n	800ea54 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 800ea3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d109      	bne.n	800ea54 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ea40:	4b6c      	ldr	r3, [pc, #432]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	08db      	lsrs	r3, r3, #3
 800ea46:	f003 0303 	and.w	r3, r3, #3
 800ea4a:	4a6c      	ldr	r2, [pc, #432]	@ (800ebfc <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800ea4c:	fa22 f303 	lsr.w	r3, r2, r3
 800ea50:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea52:	e01e      	b.n	800ea92 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ea54:	4b67      	ldr	r3, [pc, #412]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ea5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ea60:	d106      	bne.n	800ea70 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 800ea62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea68:	d102      	bne.n	800ea70 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ea6a:	4b65      	ldr	r3, [pc, #404]	@ (800ec00 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800ea6c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea6e:	e010      	b.n	800ea92 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ea70:	4b60      	ldr	r3, [pc, #384]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ea78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ea7c:	d106      	bne.n	800ea8c <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 800ea7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ea84:	d102      	bne.n	800ea8c <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ea86:	4b5f      	ldr	r3, [pc, #380]	@ (800ec04 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800ea88:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea8a:	e002      	b.n	800ea92 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ea8c:	2300      	movs	r3, #0
 800ea8e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ea90:	e003      	b.n	800ea9a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800ea92:	e002      	b.n	800ea9a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 800ea94:	2300      	movs	r3, #0
 800ea96:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ea98:	bf00      	nop
          }
        }
        break;
 800ea9a:	e2d6      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800ea9c:	4b55      	ldr	r3, [pc, #340]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ea9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800eaa2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800eaa6:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800eaa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eaae:	d031      	beq.n	800eb14 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 800eab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eab2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eab6:	d866      	bhi.n	800eb86 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800eab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaba:	2bc0      	cmp	r3, #192	@ 0xc0
 800eabc:	d027      	beq.n	800eb0e <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 800eabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eac0:	2bc0      	cmp	r3, #192	@ 0xc0
 800eac2:	d860      	bhi.n	800eb86 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800eac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eac6:	2b80      	cmp	r3, #128	@ 0x80
 800eac8:	d019      	beq.n	800eafe <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 800eaca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eacc:	2b80      	cmp	r3, #128	@ 0x80
 800eace:	d85a      	bhi.n	800eb86 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800ead0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d003      	beq.n	800eade <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800ead6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ead8:	2b40      	cmp	r3, #64	@ 0x40
 800eada:	d008      	beq.n	800eaee <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 800eadc:	e053      	b.n	800eb86 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800eade:	f107 0320 	add.w	r3, r7, #32
 800eae2:	4618      	mov	r0, r3
 800eae4:	f7fd fb22 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800eae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eaec:	e04e      	b.n	800eb8c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eaee:	f107 0314 	add.w	r3, r7, #20
 800eaf2:	4618      	mov	r0, r3
 800eaf4:	f7fd fc86 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800eaf8:	697b      	ldr	r3, [r7, #20]
 800eafa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eafc:	e046      	b.n	800eb8c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eafe:	f107 0308 	add.w	r3, r7, #8
 800eb02:	4618      	mov	r0, r3
 800eb04:	f7fd fdea 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800eb08:	68bb      	ldr	r3, [r7, #8]
 800eb0a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eb0c:	e03e      	b.n	800eb8c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800eb0e:	4b3a      	ldr	r3, [pc, #232]	@ (800ebf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800eb10:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eb12:	e03b      	b.n	800eb8c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800eb14:	4b37      	ldr	r3, [pc, #220]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800eb16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800eb1a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800eb1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800eb20:	4b34      	ldr	r3, [pc, #208]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	f003 0302 	and.w	r3, r3, #2
 800eb28:	2b02      	cmp	r3, #2
 800eb2a:	d10c      	bne.n	800eb46 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 800eb2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d109      	bne.n	800eb46 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800eb32:	4b30      	ldr	r3, [pc, #192]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	08db      	lsrs	r3, r3, #3
 800eb38:	f003 0303 	and.w	r3, r3, #3
 800eb3c:	4a2f      	ldr	r2, [pc, #188]	@ (800ebfc <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800eb3e:	fa22 f303 	lsr.w	r3, r2, r3
 800eb42:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb44:	e01e      	b.n	800eb84 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800eb46:	4b2b      	ldr	r3, [pc, #172]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800eb4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eb52:	d106      	bne.n	800eb62 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 800eb54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb5a:	d102      	bne.n	800eb62 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800eb5c:	4b28      	ldr	r3, [pc, #160]	@ (800ec00 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800eb5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb60:	e010      	b.n	800eb84 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800eb62:	4b24      	ldr	r3, [pc, #144]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eb6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eb6e:	d106      	bne.n	800eb7e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 800eb70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eb76:	d102      	bne.n	800eb7e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800eb78:	4b22      	ldr	r3, [pc, #136]	@ (800ec04 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800eb7a:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb7c:	e002      	b.n	800eb84 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800eb82:	e003      	b.n	800eb8c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 800eb84:	e002      	b.n	800eb8c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 800eb86:	2300      	movs	r3, #0
 800eb88:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eb8a:	bf00      	nop
          }
        }
        break;
 800eb8c:	e25d      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800eb8e:	4b19      	ldr	r3, [pc, #100]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800eb90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800eb94:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800eb98:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800eb9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d103      	bne.n	800eba8 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800eba0:	f7fb fb0e 	bl	800a1c0 <HAL_RCC_GetPCLK2Freq>
 800eba4:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800eba6:	e250      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800eba8:	4b12      	ldr	r3, [pc, #72]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ebb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ebb4:	d10b      	bne.n	800ebce <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 800ebb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ebbc:	d107      	bne.n	800ebce <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ebbe:	f107 0314 	add.w	r3, r7, #20
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	f7fd fc1e 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ebc8:	69bb      	ldr	r3, [r7, #24]
 800ebca:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebcc:	e04f      	b.n	800ec6e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800ebce:	4b09      	ldr	r3, [pc, #36]	@ (800ebf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ebd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ebda:	d115      	bne.n	800ec08 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 800ebdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ebe2:	d111      	bne.n	800ec08 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ebe4:	f107 0308 	add.w	r3, r7, #8
 800ebe8:	4618      	mov	r0, r3
 800ebea:	f7fd fd77 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebf2:	e03c      	b.n	800ec6e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800ebf4:	44020c00 	.word	0x44020c00
 800ebf8:	00bb8000 	.word	0x00bb8000
 800ebfc:	03d09000 	.word	0x03d09000
 800ec00:	003d0900 	.word	0x003d0900
 800ec04:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800ec08:	4b94      	ldr	r3, [pc, #592]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	f003 0302 	and.w	r3, r3, #2
 800ec10:	2b02      	cmp	r3, #2
 800ec12:	d10d      	bne.n	800ec30 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 800ec14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec16:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ec1a:	d109      	bne.n	800ec30 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ec1c:	4b8f      	ldr	r3, [pc, #572]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	08db      	lsrs	r3, r3, #3
 800ec22:	f003 0303 	and.w	r3, r3, #3
 800ec26:	4a8e      	ldr	r2, [pc, #568]	@ (800ee60 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800ec28:	fa22 f303 	lsr.w	r3, r2, r3
 800ec2c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ec2e:	e01e      	b.n	800ec6e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800ec30:	4b8a      	ldr	r3, [pc, #552]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ec38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec3c:	d106      	bne.n	800ec4c <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800ec3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ec44:	d102      	bne.n	800ec4c <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 800ec46:	4b87      	ldr	r3, [pc, #540]	@ (800ee64 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800ec48:	637b      	str	r3, [r7, #52]	@ 0x34
 800ec4a:	e010      	b.n	800ec6e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800ec4c:	4b83      	ldr	r3, [pc, #524]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ec54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ec58:	d106      	bne.n	800ec68 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 800ec5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec5c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800ec60:	d102      	bne.n	800ec68 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800ec62:	4b81      	ldr	r3, [pc, #516]	@ (800ee68 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800ec64:	637b      	str	r3, [r7, #52]	@ 0x34
 800ec66:	e002      	b.n	800ec6e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 800ec68:	2300      	movs	r3, #0
 800ec6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ec6c:	e1ed      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ec6e:	e1ec      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800ec70:	4b7a      	ldr	r3, [pc, #488]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ec72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ec76:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800ec7a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800ec7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d103      	bne.n	800ec8a <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800ec82:	f7fb fab3 	bl	800a1ec <HAL_RCC_GetPCLK3Freq>
 800ec86:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800ec88:	e1df      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800ec8a:	4b74      	ldr	r3, [pc, #464]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ec92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ec96:	d10b      	bne.n	800ecb0 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800ec98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ec9e:	d107      	bne.n	800ecb0 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eca0:	f107 0314 	add.w	r3, r7, #20
 800eca4:	4618      	mov	r0, r3
 800eca6:	f7fd fbad 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ecaa:	69bb      	ldr	r3, [r7, #24]
 800ecac:	637b      	str	r3, [r7, #52]	@ 0x34
 800ecae:	e045      	b.n	800ed3c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800ecb0:	4b6a      	ldr	r3, [pc, #424]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ecb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ecbc:	d10b      	bne.n	800ecd6 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800ecbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ecc4:	d107      	bne.n	800ecd6 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ecc6:	f107 0308 	add.w	r3, r7, #8
 800ecca:	4618      	mov	r0, r3
 800eccc:	f7fd fd06 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	637b      	str	r3, [r7, #52]	@ 0x34
 800ecd4:	e032      	b.n	800ed3c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800ecd6:	4b61      	ldr	r3, [pc, #388]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	f003 0302 	and.w	r3, r3, #2
 800ecde:	2b02      	cmp	r3, #2
 800ece0:	d10d      	bne.n	800ecfe <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800ece2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ece4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ece8:	d109      	bne.n	800ecfe <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ecea:	4b5c      	ldr	r3, [pc, #368]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	08db      	lsrs	r3, r3, #3
 800ecf0:	f003 0303 	and.w	r3, r3, #3
 800ecf4:	4a5a      	ldr	r2, [pc, #360]	@ (800ee60 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800ecf6:	fa22 f303 	lsr.w	r3, r2, r3
 800ecfa:	637b      	str	r3, [r7, #52]	@ 0x34
 800ecfc:	e01e      	b.n	800ed3c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800ecfe:	4b57      	ldr	r3, [pc, #348]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ed06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed0a:	d106      	bne.n	800ed1a <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800ed0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ed12:	d102      	bne.n	800ed1a <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800ed14:	4b53      	ldr	r3, [pc, #332]	@ (800ee64 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800ed16:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed18:	e010      	b.n	800ed3c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800ed1a:	4b50      	ldr	r3, [pc, #320]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ed22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ed26:	d106      	bne.n	800ed36 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 800ed28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed2a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800ed2e:	d102      	bne.n	800ed36 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800ed30:	4b4d      	ldr	r3, [pc, #308]	@ (800ee68 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800ed32:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed34:	e002      	b.n	800ed3c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 800ed36:	2300      	movs	r3, #0
 800ed38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ed3a:	e186      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ed3c:	e185      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800ed3e:	4b47      	ldr	r3, [pc, #284]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ed40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ed44:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800ed48:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800ed4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d103      	bne.n	800ed58 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800ed50:	f7fb fa36 	bl	800a1c0 <HAL_RCC_GetPCLK2Freq>
 800ed54:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800ed56:	e178      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800ed58:	4b40      	ldr	r3, [pc, #256]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ed60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ed64:	d10b      	bne.n	800ed7e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800ed66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed6c:	d107      	bne.n	800ed7e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ed6e:	f107 0314 	add.w	r3, r7, #20
 800ed72:	4618      	mov	r0, r3
 800ed74:	f7fd fb46 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ed78:	69bb      	ldr	r3, [r7, #24]
 800ed7a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed7c:	e045      	b.n	800ee0a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800ed7e:	4b37      	ldr	r3, [pc, #220]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ed86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ed8a:	d10b      	bne.n	800eda4 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800ed8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed92:	d107      	bne.n	800eda4 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ed94:	f107 0308 	add.w	r3, r7, #8
 800ed98:	4618      	mov	r0, r3
 800ed9a:	f7fd fc9f 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	637b      	str	r3, [r7, #52]	@ 0x34
 800eda2:	e032      	b.n	800ee0a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800eda4:	4b2d      	ldr	r3, [pc, #180]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	f003 0302 	and.w	r3, r3, #2
 800edac:	2b02      	cmp	r3, #2
 800edae:	d10d      	bne.n	800edcc <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800edb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edb2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800edb6:	d109      	bne.n	800edcc <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800edb8:	4b28      	ldr	r3, [pc, #160]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	08db      	lsrs	r3, r3, #3
 800edbe:	f003 0303 	and.w	r3, r3, #3
 800edc2:	4a27      	ldr	r2, [pc, #156]	@ (800ee60 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800edc4:	fa22 f303 	lsr.w	r3, r2, r3
 800edc8:	637b      	str	r3, [r7, #52]	@ 0x34
 800edca:	e01e      	b.n	800ee0a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800edcc:	4b23      	ldr	r3, [pc, #140]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800edd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800edd8:	d106      	bne.n	800ede8 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800edda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eddc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ede0:	d102      	bne.n	800ede8 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800ede2:	4b20      	ldr	r3, [pc, #128]	@ (800ee64 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800ede4:	637b      	str	r3, [r7, #52]	@ 0x34
 800ede6:	e010      	b.n	800ee0a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800ede8:	4b1c      	ldr	r3, [pc, #112]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800edf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800edf4:	d106      	bne.n	800ee04 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800edf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edf8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800edfc:	d102      	bne.n	800ee04 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800edfe:	4b1a      	ldr	r3, [pc, #104]	@ (800ee68 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800ee00:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee02:	e002      	b.n	800ee0a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800ee04:	2300      	movs	r3, #0
 800ee06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ee08:	e11f      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ee0a:	e11e      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800ee0c:	4b13      	ldr	r3, [pc, #76]	@ (800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ee0e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ee12:	f003 0303 	and.w	r3, r3, #3
 800ee16:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800ee18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee1a:	2b03      	cmp	r3, #3
 800ee1c:	d85f      	bhi.n	800eede <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800ee1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ee24 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800ee20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee24:	0800ee35 	.word	0x0800ee35
 800ee28:	0800ee3d 	.word	0x0800ee3d
 800ee2c:	0800ee4d 	.word	0x0800ee4d
 800ee30:	0800ee6d 	.word	0x0800ee6d
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800ee34:	f7fb f992 	bl	800a15c <HAL_RCC_GetHCLKFreq>
 800ee38:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800ee3a:	e053      	b.n	800eee4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ee3c:	f107 0320 	add.w	r3, r7, #32
 800ee40:	4618      	mov	r0, r3
 800ee42:	f7fd f973 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800ee46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee48:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ee4a:	e04b      	b.n	800eee4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ee4c:	f107 0314 	add.w	r3, r7, #20
 800ee50:	4618      	mov	r0, r3
 800ee52:	f7fd fad7 	bl	800c404 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800ee56:	69fb      	ldr	r3, [r7, #28]
 800ee58:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ee5a:	e043      	b.n	800eee4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800ee5c:	44020c00 	.word	0x44020c00
 800ee60:	03d09000 	.word	0x03d09000
 800ee64:	003d0900 	.word	0x003d0900
 800ee68:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ee6c:	4b79      	ldr	r3, [pc, #484]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ee6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ee72:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ee76:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ee78:	4b76      	ldr	r3, [pc, #472]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	f003 0302 	and.w	r3, r3, #2
 800ee80:	2b02      	cmp	r3, #2
 800ee82:	d10c      	bne.n	800ee9e <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800ee84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d109      	bne.n	800ee9e <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ee8a:	4b72      	ldr	r3, [pc, #456]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	08db      	lsrs	r3, r3, #3
 800ee90:	f003 0303 	and.w	r3, r3, #3
 800ee94:	4a70      	ldr	r2, [pc, #448]	@ (800f058 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800ee96:	fa22 f303 	lsr.w	r3, r2, r3
 800ee9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee9c:	e01e      	b.n	800eedc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ee9e:	4b6d      	ldr	r3, [pc, #436]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800eea6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eeaa:	d106      	bne.n	800eeba <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800eeac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eeae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eeb2:	d102      	bne.n	800eeba <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800eeb4:	4b69      	ldr	r3, [pc, #420]	@ (800f05c <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800eeb6:	637b      	str	r3, [r7, #52]	@ 0x34
 800eeb8:	e010      	b.n	800eedc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800eeba:	4b66      	ldr	r3, [pc, #408]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eec2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eec6:	d106      	bne.n	800eed6 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800eec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eeca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eece:	d102      	bne.n	800eed6 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800eed0:	4b63      	ldr	r3, [pc, #396]	@ (800f060 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800eed2:	637b      	str	r3, [r7, #52]	@ 0x34
 800eed4:	e002      	b.n	800eedc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800eed6:	2300      	movs	r3, #0
 800eed8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800eeda:	e003      	b.n	800eee4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800eedc:	e002      	b.n	800eee4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800eede:	2300      	movs	r3, #0
 800eee0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eee2:	bf00      	nop
          }
        }
        break;
 800eee4:	e0b1      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800eee6:	4b5b      	ldr	r3, [pc, #364]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800eee8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800eeec:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800eef0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800eef2:	4b58      	ldr	r3, [pc, #352]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800eef4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eef8:	f003 0302 	and.w	r3, r3, #2
 800eefc:	2b02      	cmp	r3, #2
 800eefe:	d106      	bne.n	800ef0e <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800ef00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d103      	bne.n	800ef0e <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800ef06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ef0a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef0c:	e01f      	b.n	800ef4e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800ef0e:	4b51      	ldr	r3, [pc, #324]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ef10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ef14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ef18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ef1c:	d106      	bne.n	800ef2c <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800ef1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef20:	2b40      	cmp	r3, #64	@ 0x40
 800ef22:	d103      	bne.n	800ef2c <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800ef24:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ef28:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef2a:	e010      	b.n	800ef4e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800ef2c:	4b49      	ldr	r3, [pc, #292]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ef34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef38:	d106      	bne.n	800ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800ef3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef3c:	2b80      	cmp	r3, #128	@ 0x80
 800ef3e:	d103      	bne.n	800ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800ef40:	f248 0312 	movw	r3, #32786	@ 0x8012
 800ef44:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef46:	e002      	b.n	800ef4e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800ef48:	2300      	movs	r3, #0
 800ef4a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800ef4c:	e07d      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ef4e:	e07c      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800ef50:	4b40      	ldr	r3, [pc, #256]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ef52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ef56:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ef5a:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800ef5c:	4b3d      	ldr	r3, [pc, #244]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ef64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ef68:	d105      	bne.n	800ef76 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800ef6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d102      	bne.n	800ef76 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800ef70:	4b3c      	ldr	r3, [pc, #240]	@ (800f064 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800ef72:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef74:	e031      	b.n	800efda <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800ef76:	4b37      	ldr	r3, [pc, #220]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ef7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ef82:	d10a      	bne.n	800ef9a <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800ef84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef86:	2b10      	cmp	r3, #16
 800ef88:	d107      	bne.n	800ef9a <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ef8a:	f107 0320 	add.w	r3, r7, #32
 800ef8e:	4618      	mov	r0, r3
 800ef90:	f7fd f8cc 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ef94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef96:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef98:	e01f      	b.n	800efda <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800ef9a:	4b2e      	ldr	r3, [pc, #184]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ef9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800efa0:	f003 0302 	and.w	r3, r3, #2
 800efa4:	2b02      	cmp	r3, #2
 800efa6:	d106      	bne.n	800efb6 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800efa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efaa:	2b20      	cmp	r3, #32
 800efac:	d103      	bne.n	800efb6 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800efae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800efb2:	637b      	str	r3, [r7, #52]	@ 0x34
 800efb4:	e011      	b.n	800efda <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800efb6:	4b27      	ldr	r3, [pc, #156]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800efb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800efbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800efc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800efc4:	d106      	bne.n	800efd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800efc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efc8:	2b30      	cmp	r3, #48	@ 0x30
 800efca:	d103      	bne.n	800efd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800efcc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800efd0:	637b      	str	r3, [r7, #52]	@ 0x34
 800efd2:	e002      	b.n	800efda <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800efd4:	2300      	movs	r3, #0
 800efd6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800efd8:	e037      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800efda:	e036      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800efdc:	4b1d      	ldr	r3, [pc, #116]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800efde:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800efe2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800efe6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800efe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efea:	2b10      	cmp	r3, #16
 800efec:	d107      	bne.n	800effe <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800efee:	f107 0320 	add.w	r3, r7, #32
 800eff2:	4618      	mov	r0, r3
 800eff4:	f7fd f89a 	bl	800c12c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800eff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800effa:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800effc:	e025      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800effe:	4b15      	ldr	r3, [pc, #84]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f006:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f00a:	d10a      	bne.n	800f022 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800f00c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f00e:	2b20      	cmp	r3, #32
 800f010:	d107      	bne.n	800f022 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f012:	f107 0308 	add.w	r3, r7, #8
 800f016:	4618      	mov	r0, r3
 800f018:	f7fd fb60 	bl	800c6dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f020:	e00f      	b.n	800f042 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800f022:	4b0c      	ldr	r3, [pc, #48]	@ (800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f02a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f02e:	d105      	bne.n	800f03c <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800f030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f032:	2b30      	cmp	r3, #48	@ 0x30
 800f034:	d102      	bne.n	800f03c <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 800f036:	4b0b      	ldr	r3, [pc, #44]	@ (800f064 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800f038:	637b      	str	r3, [r7, #52]	@ 0x34
 800f03a:	e002      	b.n	800f042 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800f03c:	2300      	movs	r3, #0
 800f03e:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800f040:	e003      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f042:	e002      	b.n	800f04a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800f044:	2300      	movs	r3, #0
 800f046:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f048:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800f04a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f04c:	4618      	mov	r0, r3
 800f04e:	373c      	adds	r7, #60	@ 0x3c
 800f050:	46bd      	mov	sp, r7
 800f052:	bd90      	pop	{r4, r7, pc}
 800f054:	44020c00 	.word	0x44020c00
 800f058:	03d09000 	.word	0x03d09000
 800f05c:	003d0900 	.word	0x003d0900
 800f060:	017d7840 	.word	0x017d7840
 800f064:	02dc6c00 	.word	0x02dc6c00

0800f068 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800f068:	b580      	push	{r7, lr}
 800f06a:	b084      	sub	sp, #16
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800f070:	4b48      	ldr	r3, [pc, #288]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	4a47      	ldr	r2, [pc, #284]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f076:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f07a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f07c:	f7f7 fbe2 	bl	8006844 <HAL_GetTick>
 800f080:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f082:	e008      	b.n	800f096 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f084:	f7f7 fbde 	bl	8006844 <HAL_GetTick>
 800f088:	4602      	mov	r2, r0
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	1ad3      	subs	r3, r2, r3
 800f08e:	2b02      	cmp	r3, #2
 800f090:	d901      	bls.n	800f096 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800f092:	2303      	movs	r3, #3
 800f094:	e07a      	b.n	800f18c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f096:	4b3f      	ldr	r3, [pc, #252]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d1f0      	bne.n	800f084 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800f0a2:	4b3c      	ldr	r3, [pc, #240]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f0a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0a6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800f0aa:	f023 0303 	bic.w	r3, r3, #3
 800f0ae:	687a      	ldr	r2, [r7, #4]
 800f0b0:	6811      	ldr	r1, [r2, #0]
 800f0b2:	687a      	ldr	r2, [r7, #4]
 800f0b4:	6852      	ldr	r2, [r2, #4]
 800f0b6:	0212      	lsls	r2, r2, #8
 800f0b8:	430a      	orrs	r2, r1
 800f0ba:	4936      	ldr	r1, [pc, #216]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f0bc:	4313      	orrs	r3, r2
 800f0be:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	689b      	ldr	r3, [r3, #8]
 800f0c4:	3b01      	subs	r3, #1
 800f0c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	68db      	ldr	r3, [r3, #12]
 800f0ce:	3b01      	subs	r3, #1
 800f0d0:	025b      	lsls	r3, r3, #9
 800f0d2:	b29b      	uxth	r3, r3
 800f0d4:	431a      	orrs	r2, r3
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	691b      	ldr	r3, [r3, #16]
 800f0da:	3b01      	subs	r3, #1
 800f0dc:	041b      	lsls	r3, r3, #16
 800f0de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f0e2:	431a      	orrs	r2, r3
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	695b      	ldr	r3, [r3, #20]
 800f0e8:	3b01      	subs	r3, #1
 800f0ea:	061b      	lsls	r3, r3, #24
 800f0ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f0f0:	4928      	ldr	r1, [pc, #160]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f0f2:	4313      	orrs	r3, r2
 800f0f4:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800f0f6:	4b27      	ldr	r3, [pc, #156]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f0f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0fa:	f023 020c 	bic.w	r2, r3, #12
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	699b      	ldr	r3, [r3, #24]
 800f102:	4924      	ldr	r1, [pc, #144]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f104:	4313      	orrs	r3, r2
 800f106:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800f108:	4b22      	ldr	r3, [pc, #136]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f10a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f10c:	f023 0220 	bic.w	r2, r3, #32
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	69db      	ldr	r3, [r3, #28]
 800f114:	491f      	ldr	r1, [pc, #124]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f116:	4313      	orrs	r3, r2
 800f118:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800f11a:	4b1e      	ldr	r3, [pc, #120]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f11c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f122:	491c      	ldr	r1, [pc, #112]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f124:	4313      	orrs	r3, r2
 800f126:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800f128:	4b1a      	ldr	r3, [pc, #104]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f12c:	4a19      	ldr	r2, [pc, #100]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f12e:	f023 0310 	bic.w	r3, r3, #16
 800f132:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800f134:	4b17      	ldr	r3, [pc, #92]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f138:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f13c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800f140:	687a      	ldr	r2, [r7, #4]
 800f142:	6a12      	ldr	r2, [r2, #32]
 800f144:	00d2      	lsls	r2, r2, #3
 800f146:	4913      	ldr	r1, [pc, #76]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f148:	4313      	orrs	r3, r2
 800f14a:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800f14c:	4b11      	ldr	r3, [pc, #68]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f14e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f150:	4a10      	ldr	r2, [pc, #64]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f152:	f043 0310 	orr.w	r3, r3, #16
 800f156:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800f158:	4b0e      	ldr	r3, [pc, #56]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	4a0d      	ldr	r2, [pc, #52]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f15e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f162:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f164:	f7f7 fb6e 	bl	8006844 <HAL_GetTick>
 800f168:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f16a:	e008      	b.n	800f17e <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f16c:	f7f7 fb6a 	bl	8006844 <HAL_GetTick>
 800f170:	4602      	mov	r2, r0
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	1ad3      	subs	r3, r2, r3
 800f176:	2b02      	cmp	r3, #2
 800f178:	d901      	bls.n	800f17e <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800f17a:	2303      	movs	r3, #3
 800f17c:	e006      	b.n	800f18c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f17e:	4b05      	ldr	r3, [pc, #20]	@ (800f194 <RCCEx_PLL2_Config+0x12c>)
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f186:	2b00      	cmp	r3, #0
 800f188:	d0f0      	beq.n	800f16c <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800f18a:	2300      	movs	r3, #0

}
 800f18c:	4618      	mov	r0, r3
 800f18e:	3710      	adds	r7, #16
 800f190:	46bd      	mov	sp, r7
 800f192:	bd80      	pop	{r7, pc}
 800f194:	44020c00 	.word	0x44020c00

0800f198 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800f198:	b580      	push	{r7, lr}
 800f19a:	b084      	sub	sp, #16
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800f1a0:	4b48      	ldr	r3, [pc, #288]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	4a47      	ldr	r2, [pc, #284]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f1a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f1aa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f1ac:	f7f7 fb4a 	bl	8006844 <HAL_GetTick>
 800f1b0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f1b2:	e008      	b.n	800f1c6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f1b4:	f7f7 fb46 	bl	8006844 <HAL_GetTick>
 800f1b8:	4602      	mov	r2, r0
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	1ad3      	subs	r3, r2, r3
 800f1be:	2b02      	cmp	r3, #2
 800f1c0:	d901      	bls.n	800f1c6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800f1c2:	2303      	movs	r3, #3
 800f1c4:	e07a      	b.n	800f2bc <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f1c6:	4b3f      	ldr	r3, [pc, #252]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d1f0      	bne.n	800f1b4 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800f1d2:	4b3c      	ldr	r3, [pc, #240]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f1d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f1d6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800f1da:	f023 0303 	bic.w	r3, r3, #3
 800f1de:	687a      	ldr	r2, [r7, #4]
 800f1e0:	6811      	ldr	r1, [r2, #0]
 800f1e2:	687a      	ldr	r2, [r7, #4]
 800f1e4:	6852      	ldr	r2, [r2, #4]
 800f1e6:	0212      	lsls	r2, r2, #8
 800f1e8:	430a      	orrs	r2, r1
 800f1ea:	4936      	ldr	r1, [pc, #216]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f1ec:	4313      	orrs	r3, r2
 800f1ee:	630b      	str	r3, [r1, #48]	@ 0x30
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	689b      	ldr	r3, [r3, #8]
 800f1f4:	3b01      	subs	r3, #1
 800f1f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	68db      	ldr	r3, [r3, #12]
 800f1fe:	3b01      	subs	r3, #1
 800f200:	025b      	lsls	r3, r3, #9
 800f202:	b29b      	uxth	r3, r3
 800f204:	431a      	orrs	r2, r3
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	691b      	ldr	r3, [r3, #16]
 800f20a:	3b01      	subs	r3, #1
 800f20c:	041b      	lsls	r3, r3, #16
 800f20e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f212:	431a      	orrs	r2, r3
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	695b      	ldr	r3, [r3, #20]
 800f218:	3b01      	subs	r3, #1
 800f21a:	061b      	lsls	r3, r3, #24
 800f21c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f220:	4928      	ldr	r1, [pc, #160]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f222:	4313      	orrs	r3, r2
 800f224:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800f226:	4b27      	ldr	r3, [pc, #156]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f22a:	f023 020c 	bic.w	r2, r3, #12
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	699b      	ldr	r3, [r3, #24]
 800f232:	4924      	ldr	r1, [pc, #144]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f234:	4313      	orrs	r3, r2
 800f236:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800f238:	4b22      	ldr	r3, [pc, #136]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f23a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f23c:	f023 0220 	bic.w	r2, r3, #32
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	69db      	ldr	r3, [r3, #28]
 800f244:	491f      	ldr	r1, [pc, #124]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f246:	4313      	orrs	r3, r2
 800f248:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800f24a:	4b1e      	ldr	r3, [pc, #120]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f24c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f252:	491c      	ldr	r1, [pc, #112]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f254:	4313      	orrs	r3, r2
 800f256:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800f258:	4b1a      	ldr	r3, [pc, #104]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f25a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f25c:	4a19      	ldr	r2, [pc, #100]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f25e:	f023 0310 	bic.w	r3, r3, #16
 800f262:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800f264:	4b17      	ldr	r3, [pc, #92]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f266:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f268:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f26c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800f270:	687a      	ldr	r2, [r7, #4]
 800f272:	6a12      	ldr	r2, [r2, #32]
 800f274:	00d2      	lsls	r2, r2, #3
 800f276:	4913      	ldr	r1, [pc, #76]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f278:	4313      	orrs	r3, r2
 800f27a:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800f27c:	4b11      	ldr	r3, [pc, #68]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f27e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f280:	4a10      	ldr	r2, [pc, #64]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f282:	f043 0310 	orr.w	r3, r3, #16
 800f286:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800f288:	4b0e      	ldr	r3, [pc, #56]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	4a0d      	ldr	r2, [pc, #52]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f28e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f292:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f294:	f7f7 fad6 	bl	8006844 <HAL_GetTick>
 800f298:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f29a:	e008      	b.n	800f2ae <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f29c:	f7f7 fad2 	bl	8006844 <HAL_GetTick>
 800f2a0:	4602      	mov	r2, r0
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	1ad3      	subs	r3, r2, r3
 800f2a6:	2b02      	cmp	r3, #2
 800f2a8:	d901      	bls.n	800f2ae <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800f2aa:	2303      	movs	r3, #3
 800f2ac:	e006      	b.n	800f2bc <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f2ae:	4b05      	ldr	r3, [pc, #20]	@ (800f2c4 <RCCEx_PLL3_Config+0x12c>)
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d0f0      	beq.n	800f29c <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800f2ba:	2300      	movs	r3, #0
}
 800f2bc:	4618      	mov	r0, r3
 800f2be:	3710      	adds	r7, #16
 800f2c0:	46bd      	mov	sp, r7
 800f2c2:	bd80      	pop	{r7, pc}
 800f2c4:	44020c00 	.word	0x44020c00

0800f2c8 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800f2c8:	b580      	push	{r7, lr}
 800f2ca:	b084      	sub	sp, #16
 800f2cc:	af00      	add	r7, sp, #0
 800f2ce:	60f8      	str	r0, [r7, #12]
 800f2d0:	60b9      	str	r1, [r7, #8]
 800f2d2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d101      	bne.n	800f2de <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800f2da:	2301      	movs	r3, #1
 800f2dc:	e03e      	b.n	800f35c <HAL_SRAM_Init+0x94>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f2e4:	b2db      	uxtb	r3, r3
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d106      	bne.n	800f2f8 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800f2f2:	68f8      	ldr	r0, [r7, #12]
 800f2f4:	f000 f855 	bl	800f3a2 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	681a      	ldr	r2, [r3, #0]
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	3308      	adds	r3, #8
 800f300:	4619      	mov	r1, r3
 800f302:	4610      	mov	r0, r2
 800f304:	f001 fc28 	bl	8010b58 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	6818      	ldr	r0, [r3, #0]
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	689b      	ldr	r3, [r3, #8]
 800f310:	461a      	mov	r2, r3
 800f312:	68b9      	ldr	r1, [r7, #8]
 800f314:	f001 fd4b 	bl	8010dae <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	6858      	ldr	r0, [r3, #4]
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	689a      	ldr	r2, [r3, #8]
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f324:	6879      	ldr	r1, [r7, #4]
 800f326:	f001 fd8f 	bl	8010e48 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	68fa      	ldr	r2, [r7, #12]
 800f330:	6892      	ldr	r2, [r2, #8]
 800f332:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	68fa      	ldr	r2, [r7, #12]
 800f33c:	6892      	ldr	r2, [r2, #8]
 800f33e:	f041 0101 	orr.w	r1, r1, #1
 800f342:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800f346:	4b07      	ldr	r3, [pc, #28]	@ (800f364 <HAL_SRAM_Init+0x9c>)
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	4a06      	ldr	r2, [pc, #24]	@ (800f364 <HAL_SRAM_Init+0x9c>)
 800f34c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f350:	6013      	str	r3, [r2, #0]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	2201      	movs	r2, #1
 800f356:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800f35a:	2300      	movs	r3, #0
}
 800f35c:	4618      	mov	r0, r3
 800f35e:	3710      	adds	r7, #16
 800f360:	46bd      	mov	sp, r7
 800f362:	bd80      	pop	{r7, pc}
 800f364:	47000400 	.word	0x47000400

0800f368 <HAL_SRAM_DeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b082      	sub	sp, #8
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]

  /* DeInit the low level hardware */
  hsram->MspDeInitCallback(hsram);
#else
  /* De-Initialize the low level hardware (MSP) */
  HAL_SRAM_MspDeInit(hsram);
 800f370:	6878      	ldr	r0, [r7, #4]
 800f372:	f000 f820 	bl	800f3b6 <HAL_SRAM_MspDeInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */

  /* Configure the SRAM registers with their reset values */
  (void)FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	6818      	ldr	r0, [r3, #0]
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	6859      	ldr	r1, [r3, #4]
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	689b      	ldr	r3, [r3, #8]
 800f382:	461a      	mov	r2, r3
 800f384:	f001 fcb6 	bl	8010cf4 <FMC_NORSRAM_DeInit>

  /* Reset the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_RESET;
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	2200      	movs	r2, #0
 800f38c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hsram);
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	2200      	movs	r2, #0
 800f394:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800f398:	2300      	movs	r3, #0
}
 800f39a:	4618      	mov	r0, r3
 800f39c:	3708      	adds	r7, #8
 800f39e:	46bd      	mov	sp, r7
 800f3a0:	bd80      	pop	{r7, pc}

0800f3a2 <HAL_SRAM_MspInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval None
  */
__weak void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram)
{
 800f3a2:	b480      	push	{r7}
 800f3a4:	b083      	sub	sp, #12
 800f3a6:	af00      	add	r7, sp, #0
 800f3a8:	6078      	str	r0, [r7, #4]
  UNUSED(hsram);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SRAM_MspInit could be implemented in the user file
   */
}
 800f3aa:	bf00      	nop
 800f3ac:	370c      	adds	r7, #12
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b4:	4770      	bx	lr

0800f3b6 <HAL_SRAM_MspDeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval None
  */
__weak void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram)
{
 800f3b6:	b480      	push	{r7}
 800f3b8:	b083      	sub	sp, #12
 800f3ba:	af00      	add	r7, sp, #0
 800f3bc:	6078      	str	r0, [r7, #4]
  UNUSED(hsram);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SRAM_MspDeInit could be implemented in the user file
   */
}
 800f3be:	bf00      	nop
 800f3c0:	370c      	adds	r7, #12
 800f3c2:	46bd      	mov	sp, r7
 800f3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c8:	4770      	bx	lr

0800f3ca <HAL_SRAM_GetState>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL state
  */
HAL_SRAM_StateTypeDef HAL_SRAM_GetState(const SRAM_HandleTypeDef *hsram)
{
 800f3ca:	b480      	push	{r7}
 800f3cc:	b083      	sub	sp, #12
 800f3ce:	af00      	add	r7, sp, #0
 800f3d0:	6078      	str	r0, [r7, #4]
  return hsram->State;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f3d8:	b2db      	uxtb	r3, r3
}
 800f3da:	4618      	mov	r0, r3
 800f3dc:	370c      	adds	r7, #12
 800f3de:	46bd      	mov	sp, r7
 800f3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e4:	4770      	bx	lr

0800f3e6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f3e6:	b580      	push	{r7, lr}
 800f3e8:	b082      	sub	sp, #8
 800f3ea:	af00      	add	r7, sp, #0
 800f3ec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d101      	bne.n	800f3f8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f3f4:	2301      	movs	r3, #1
 800f3f6:	e042      	b.n	800f47e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d106      	bne.n	800f410 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	2200      	movs	r2, #0
 800f406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f40a:	6878      	ldr	r0, [r7, #4]
 800f40c:	f000 f83b 	bl	800f486 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	2224      	movs	r2, #36	@ 0x24
 800f414:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	681a      	ldr	r2, [r3, #0]
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	f022 0201 	bic.w	r2, r2, #1
 800f426:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d002      	beq.n	800f436 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f430:	6878      	ldr	r0, [r7, #4]
 800f432:	f000 fabf 	bl	800f9b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f436:	6878      	ldr	r0, [r7, #4]
 800f438:	f000 f8ce 	bl	800f5d8 <UART_SetConfig>
 800f43c:	4603      	mov	r3, r0
 800f43e:	2b01      	cmp	r3, #1
 800f440:	d101      	bne.n	800f446 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f442:	2301      	movs	r3, #1
 800f444:	e01b      	b.n	800f47e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	685a      	ldr	r2, [r3, #4]
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f454:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	689a      	ldr	r2, [r3, #8]
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f464:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	681a      	ldr	r2, [r3, #0]
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	f042 0201 	orr.w	r2, r2, #1
 800f474:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f476:	6878      	ldr	r0, [r7, #4]
 800f478:	f000 fb3e 	bl	800faf8 <UART_CheckIdleState>
 800f47c:	4603      	mov	r3, r0
}
 800f47e:	4618      	mov	r0, r3
 800f480:	3708      	adds	r7, #8
 800f482:	46bd      	mov	sp, r7
 800f484:	bd80      	pop	{r7, pc}

0800f486 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800f486:	b480      	push	{r7}
 800f488:	b083      	sub	sp, #12
 800f48a:	af00      	add	r7, sp, #0
 800f48c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800f48e:	bf00      	nop
 800f490:	370c      	adds	r7, #12
 800f492:	46bd      	mov	sp, r7
 800f494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f498:	4770      	bx	lr

0800f49a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f49a:	b580      	push	{r7, lr}
 800f49c:	b08a      	sub	sp, #40	@ 0x28
 800f49e:	af02      	add	r7, sp, #8
 800f4a0:	60f8      	str	r0, [r7, #12]
 800f4a2:	60b9      	str	r1, [r7, #8]
 800f4a4:	603b      	str	r3, [r7, #0]
 800f4a6:	4613      	mov	r3, r2
 800f4a8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f4b0:	2b20      	cmp	r3, #32
 800f4b2:	f040 808b 	bne.w	800f5cc <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800f4b6:	68bb      	ldr	r3, [r7, #8]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d002      	beq.n	800f4c2 <HAL_UART_Transmit+0x28>
 800f4bc:	88fb      	ldrh	r3, [r7, #6]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d101      	bne.n	800f4c6 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800f4c2:	2301      	movs	r3, #1
 800f4c4:	e083      	b.n	800f5ce <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	689b      	ldr	r3, [r3, #8]
 800f4cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f4d0:	2b80      	cmp	r3, #128	@ 0x80
 800f4d2:	d107      	bne.n	800f4e4 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	689a      	ldr	r2, [r3, #8]
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f4e2:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	2200      	movs	r2, #0
 800f4e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	2221      	movs	r2, #33	@ 0x21
 800f4f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f4f4:	f7f7 f9a6 	bl	8006844 <HAL_GetTick>
 800f4f8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	88fa      	ldrh	r2, [r7, #6]
 800f4fe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	88fa      	ldrh	r2, [r7, #6]
 800f506:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	689b      	ldr	r3, [r3, #8]
 800f50e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f512:	d108      	bne.n	800f526 <HAL_UART_Transmit+0x8c>
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	691b      	ldr	r3, [r3, #16]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d104      	bne.n	800f526 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800f51c:	2300      	movs	r3, #0
 800f51e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f520:	68bb      	ldr	r3, [r7, #8]
 800f522:	61bb      	str	r3, [r7, #24]
 800f524:	e003      	b.n	800f52e <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800f526:	68bb      	ldr	r3, [r7, #8]
 800f528:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f52a:	2300      	movs	r3, #0
 800f52c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f52e:	e030      	b.n	800f592 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f530:	683b      	ldr	r3, [r7, #0]
 800f532:	9300      	str	r3, [sp, #0]
 800f534:	697b      	ldr	r3, [r7, #20]
 800f536:	2200      	movs	r2, #0
 800f538:	2180      	movs	r1, #128	@ 0x80
 800f53a:	68f8      	ldr	r0, [r7, #12]
 800f53c:	f000 fb86 	bl	800fc4c <UART_WaitOnFlagUntilTimeout>
 800f540:	4603      	mov	r3, r0
 800f542:	2b00      	cmp	r3, #0
 800f544:	d005      	beq.n	800f552 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	2220      	movs	r2, #32
 800f54a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f54e:	2303      	movs	r3, #3
 800f550:	e03d      	b.n	800f5ce <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800f552:	69fb      	ldr	r3, [r7, #28]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d10b      	bne.n	800f570 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f558:	69bb      	ldr	r3, [r7, #24]
 800f55a:	881b      	ldrh	r3, [r3, #0]
 800f55c:	461a      	mov	r2, r3
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f566:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f568:	69bb      	ldr	r3, [r7, #24]
 800f56a:	3302      	adds	r3, #2
 800f56c:	61bb      	str	r3, [r7, #24]
 800f56e:	e007      	b.n	800f580 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f570:	69fb      	ldr	r3, [r7, #28]
 800f572:	781a      	ldrb	r2, [r3, #0]
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f57a:	69fb      	ldr	r3, [r7, #28]
 800f57c:	3301      	adds	r3, #1
 800f57e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f586:	b29b      	uxth	r3, r3
 800f588:	3b01      	subs	r3, #1
 800f58a:	b29a      	uxth	r2, r3
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f598:	b29b      	uxth	r3, r3
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d1c8      	bne.n	800f530 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f59e:	683b      	ldr	r3, [r7, #0]
 800f5a0:	9300      	str	r3, [sp, #0]
 800f5a2:	697b      	ldr	r3, [r7, #20]
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	2140      	movs	r1, #64	@ 0x40
 800f5a8:	68f8      	ldr	r0, [r7, #12]
 800f5aa:	f000 fb4f 	bl	800fc4c <UART_WaitOnFlagUntilTimeout>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d005      	beq.n	800f5c0 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	2220      	movs	r2, #32
 800f5b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f5bc:	2303      	movs	r3, #3
 800f5be:	e006      	b.n	800f5ce <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	2220      	movs	r2, #32
 800f5c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	e000      	b.n	800f5ce <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800f5cc:	2302      	movs	r3, #2
  }
}
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	3720      	adds	r7, #32
 800f5d2:	46bd      	mov	sp, r7
 800f5d4:	bd80      	pop	{r7, pc}
	...

0800f5d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f5d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f5dc:	b094      	sub	sp, #80	@ 0x50
 800f5de:	af00      	add	r7, sp, #0
 800f5e0:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f5e2:	2300      	movs	r3, #0
 800f5e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800f5e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5ea:	681a      	ldr	r2, [r3, #0]
 800f5ec:	4b78      	ldr	r3, [pc, #480]	@ (800f7d0 <UART_SetConfig+0x1f8>)
 800f5ee:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5f2:	689a      	ldr	r2, [r3, #8]
 800f5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5f6:	691b      	ldr	r3, [r3, #16]
 800f5f8:	431a      	orrs	r2, r3
 800f5fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5fc:	695b      	ldr	r3, [r3, #20]
 800f5fe:	431a      	orrs	r2, r3
 800f600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f602:	69db      	ldr	r3, [r3, #28]
 800f604:	4313      	orrs	r3, r2
 800f606:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	4971      	ldr	r1, [pc, #452]	@ (800f7d4 <UART_SetConfig+0x1fc>)
 800f610:	4019      	ands	r1, r3
 800f612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f614:	681a      	ldr	r2, [r3, #0]
 800f616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f618:	430b      	orrs	r3, r1
 800f61a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f61c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	685b      	ldr	r3, [r3, #4]
 800f622:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800f626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f628:	68d9      	ldr	r1, [r3, #12]
 800f62a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f62c:	681a      	ldr	r2, [r3, #0]
 800f62e:	ea40 0301 	orr.w	r3, r0, r1
 800f632:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f636:	699b      	ldr	r3, [r3, #24]
 800f638:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f63a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f63c:	681a      	ldr	r2, [r3, #0]
 800f63e:	4b64      	ldr	r3, [pc, #400]	@ (800f7d0 <UART_SetConfig+0x1f8>)
 800f640:	429a      	cmp	r2, r3
 800f642:	d009      	beq.n	800f658 <UART_SetConfig+0x80>
 800f644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f646:	681a      	ldr	r2, [r3, #0]
 800f648:	4b63      	ldr	r3, [pc, #396]	@ (800f7d8 <UART_SetConfig+0x200>)
 800f64a:	429a      	cmp	r2, r3
 800f64c:	d004      	beq.n	800f658 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f64e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f650:	6a1a      	ldr	r2, [r3, #32]
 800f652:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f654:	4313      	orrs	r3, r2
 800f656:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	689b      	ldr	r3, [r3, #8]
 800f65e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800f662:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800f666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f668:	681a      	ldr	r2, [r3, #0]
 800f66a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f66c:	430b      	orrs	r3, r1
 800f66e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f676:	f023 000f 	bic.w	r0, r3, #15
 800f67a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f67c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800f67e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f680:	681a      	ldr	r2, [r3, #0]
 800f682:	ea40 0301 	orr.w	r3, r0, r1
 800f686:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f68a:	681a      	ldr	r2, [r3, #0]
 800f68c:	4b53      	ldr	r3, [pc, #332]	@ (800f7dc <UART_SetConfig+0x204>)
 800f68e:	429a      	cmp	r2, r3
 800f690:	d102      	bne.n	800f698 <UART_SetConfig+0xc0>
 800f692:	2301      	movs	r3, #1
 800f694:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f696:	e066      	b.n	800f766 <UART_SetConfig+0x18e>
 800f698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f69a:	681a      	ldr	r2, [r3, #0]
 800f69c:	4b50      	ldr	r3, [pc, #320]	@ (800f7e0 <UART_SetConfig+0x208>)
 800f69e:	429a      	cmp	r2, r3
 800f6a0:	d102      	bne.n	800f6a8 <UART_SetConfig+0xd0>
 800f6a2:	2302      	movs	r3, #2
 800f6a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6a6:	e05e      	b.n	800f766 <UART_SetConfig+0x18e>
 800f6a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6aa:	681a      	ldr	r2, [r3, #0]
 800f6ac:	4b4d      	ldr	r3, [pc, #308]	@ (800f7e4 <UART_SetConfig+0x20c>)
 800f6ae:	429a      	cmp	r2, r3
 800f6b0:	d102      	bne.n	800f6b8 <UART_SetConfig+0xe0>
 800f6b2:	2304      	movs	r3, #4
 800f6b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6b6:	e056      	b.n	800f766 <UART_SetConfig+0x18e>
 800f6b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6ba:	681a      	ldr	r2, [r3, #0]
 800f6bc:	4b4a      	ldr	r3, [pc, #296]	@ (800f7e8 <UART_SetConfig+0x210>)
 800f6be:	429a      	cmp	r2, r3
 800f6c0:	d102      	bne.n	800f6c8 <UART_SetConfig+0xf0>
 800f6c2:	2308      	movs	r3, #8
 800f6c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6c6:	e04e      	b.n	800f766 <UART_SetConfig+0x18e>
 800f6c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6ca:	681a      	ldr	r2, [r3, #0]
 800f6cc:	4b47      	ldr	r3, [pc, #284]	@ (800f7ec <UART_SetConfig+0x214>)
 800f6ce:	429a      	cmp	r2, r3
 800f6d0:	d102      	bne.n	800f6d8 <UART_SetConfig+0x100>
 800f6d2:	2310      	movs	r3, #16
 800f6d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6d6:	e046      	b.n	800f766 <UART_SetConfig+0x18e>
 800f6d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6da:	681a      	ldr	r2, [r3, #0]
 800f6dc:	4b44      	ldr	r3, [pc, #272]	@ (800f7f0 <UART_SetConfig+0x218>)
 800f6de:	429a      	cmp	r2, r3
 800f6e0:	d102      	bne.n	800f6e8 <UART_SetConfig+0x110>
 800f6e2:	2320      	movs	r3, #32
 800f6e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6e6:	e03e      	b.n	800f766 <UART_SetConfig+0x18e>
 800f6e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6ea:	681a      	ldr	r2, [r3, #0]
 800f6ec:	4b41      	ldr	r3, [pc, #260]	@ (800f7f4 <UART_SetConfig+0x21c>)
 800f6ee:	429a      	cmp	r2, r3
 800f6f0:	d102      	bne.n	800f6f8 <UART_SetConfig+0x120>
 800f6f2:	2340      	movs	r3, #64	@ 0x40
 800f6f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6f6:	e036      	b.n	800f766 <UART_SetConfig+0x18e>
 800f6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6fa:	681a      	ldr	r2, [r3, #0]
 800f6fc:	4b3e      	ldr	r3, [pc, #248]	@ (800f7f8 <UART_SetConfig+0x220>)
 800f6fe:	429a      	cmp	r2, r3
 800f700:	d102      	bne.n	800f708 <UART_SetConfig+0x130>
 800f702:	2380      	movs	r3, #128	@ 0x80
 800f704:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f706:	e02e      	b.n	800f766 <UART_SetConfig+0x18e>
 800f708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f70a:	681a      	ldr	r2, [r3, #0]
 800f70c:	4b3b      	ldr	r3, [pc, #236]	@ (800f7fc <UART_SetConfig+0x224>)
 800f70e:	429a      	cmp	r2, r3
 800f710:	d103      	bne.n	800f71a <UART_SetConfig+0x142>
 800f712:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f716:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f718:	e025      	b.n	800f766 <UART_SetConfig+0x18e>
 800f71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f71c:	681a      	ldr	r2, [r3, #0]
 800f71e:	4b38      	ldr	r3, [pc, #224]	@ (800f800 <UART_SetConfig+0x228>)
 800f720:	429a      	cmp	r2, r3
 800f722:	d103      	bne.n	800f72c <UART_SetConfig+0x154>
 800f724:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f728:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f72a:	e01c      	b.n	800f766 <UART_SetConfig+0x18e>
 800f72c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f72e:	681a      	ldr	r2, [r3, #0]
 800f730:	4b34      	ldr	r3, [pc, #208]	@ (800f804 <UART_SetConfig+0x22c>)
 800f732:	429a      	cmp	r2, r3
 800f734:	d103      	bne.n	800f73e <UART_SetConfig+0x166>
 800f736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f73a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f73c:	e013      	b.n	800f766 <UART_SetConfig+0x18e>
 800f73e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f740:	681a      	ldr	r2, [r3, #0]
 800f742:	4b31      	ldr	r3, [pc, #196]	@ (800f808 <UART_SetConfig+0x230>)
 800f744:	429a      	cmp	r2, r3
 800f746:	d103      	bne.n	800f750 <UART_SetConfig+0x178>
 800f748:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f74c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f74e:	e00a      	b.n	800f766 <UART_SetConfig+0x18e>
 800f750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f752:	681a      	ldr	r2, [r3, #0]
 800f754:	4b1e      	ldr	r3, [pc, #120]	@ (800f7d0 <UART_SetConfig+0x1f8>)
 800f756:	429a      	cmp	r2, r3
 800f758:	d103      	bne.n	800f762 <UART_SetConfig+0x18a>
 800f75a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f75e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f760:	e001      	b.n	800f766 <UART_SetConfig+0x18e>
 800f762:	2300      	movs	r3, #0
 800f764:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f768:	681a      	ldr	r2, [r3, #0]
 800f76a:	4b19      	ldr	r3, [pc, #100]	@ (800f7d0 <UART_SetConfig+0x1f8>)
 800f76c:	429a      	cmp	r2, r3
 800f76e:	d005      	beq.n	800f77c <UART_SetConfig+0x1a4>
 800f770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f772:	681a      	ldr	r2, [r3, #0]
 800f774:	4b18      	ldr	r3, [pc, #96]	@ (800f7d8 <UART_SetConfig+0x200>)
 800f776:	429a      	cmp	r2, r3
 800f778:	f040 8094 	bne.w	800f8a4 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800f77c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f77e:	2200      	movs	r2, #0
 800f780:	623b      	str	r3, [r7, #32]
 800f782:	627a      	str	r2, [r7, #36]	@ 0x24
 800f784:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800f788:	f7fd f914 	bl	800c9b4 <HAL_RCCEx_GetPeriphCLKFreq>
 800f78c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800f78e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f790:	2b00      	cmp	r3, #0
 800f792:	f000 80f7 	beq.w	800f984 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f79a:	4a1c      	ldr	r2, [pc, #112]	@ (800f80c <UART_SetConfig+0x234>)
 800f79c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f7a0:	461a      	mov	r2, r3
 800f7a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f7a4:	fbb3 f3f2 	udiv	r3, r3, r2
 800f7a8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f7aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7ac:	685a      	ldr	r2, [r3, #4]
 800f7ae:	4613      	mov	r3, r2
 800f7b0:	005b      	lsls	r3, r3, #1
 800f7b2:	4413      	add	r3, r2
 800f7b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f7b6:	429a      	cmp	r2, r3
 800f7b8:	d305      	bcc.n	800f7c6 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f7ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7bc:	685b      	ldr	r3, [r3, #4]
 800f7be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f7c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f7c2:	429a      	cmp	r2, r3
 800f7c4:	d924      	bls.n	800f810 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800f7c6:	2301      	movs	r3, #1
 800f7c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800f7cc:	e069      	b.n	800f8a2 <UART_SetConfig+0x2ca>
 800f7ce:	bf00      	nop
 800f7d0:	44002400 	.word	0x44002400
 800f7d4:	cfff69f3 	.word	0xcfff69f3
 800f7d8:	54002400 	.word	0x54002400
 800f7dc:	40013800 	.word	0x40013800
 800f7e0:	40004400 	.word	0x40004400
 800f7e4:	40004800 	.word	0x40004800
 800f7e8:	40004c00 	.word	0x40004c00
 800f7ec:	40005000 	.word	0x40005000
 800f7f0:	40006400 	.word	0x40006400
 800f7f4:	40007800 	.word	0x40007800
 800f7f8:	40007c00 	.word	0x40007c00
 800f7fc:	40008000 	.word	0x40008000
 800f800:	40006800 	.word	0x40006800
 800f804:	40006c00 	.word	0x40006c00
 800f808:	40008400 	.word	0x40008400
 800f80c:	08015644 	.word	0x08015644
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f810:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f812:	2200      	movs	r2, #0
 800f814:	61bb      	str	r3, [r7, #24]
 800f816:	61fa      	str	r2, [r7, #28]
 800f818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f81a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f81c:	4a64      	ldr	r2, [pc, #400]	@ (800f9b0 <UART_SetConfig+0x3d8>)
 800f81e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f822:	b29b      	uxth	r3, r3
 800f824:	2200      	movs	r2, #0
 800f826:	613b      	str	r3, [r7, #16]
 800f828:	617a      	str	r2, [r7, #20]
 800f82a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f82e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800f832:	f7f1 fa19 	bl	8000c68 <__aeabi_uldivmod>
 800f836:	4602      	mov	r2, r0
 800f838:	460b      	mov	r3, r1
 800f83a:	4610      	mov	r0, r2
 800f83c:	4619      	mov	r1, r3
 800f83e:	f04f 0200 	mov.w	r2, #0
 800f842:	f04f 0300 	mov.w	r3, #0
 800f846:	020b      	lsls	r3, r1, #8
 800f848:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f84c:	0202      	lsls	r2, r0, #8
 800f84e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f850:	6849      	ldr	r1, [r1, #4]
 800f852:	0849      	lsrs	r1, r1, #1
 800f854:	2000      	movs	r0, #0
 800f856:	460c      	mov	r4, r1
 800f858:	4605      	mov	r5, r0
 800f85a:	eb12 0804 	adds.w	r8, r2, r4
 800f85e:	eb43 0905 	adc.w	r9, r3, r5
 800f862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f864:	685b      	ldr	r3, [r3, #4]
 800f866:	2200      	movs	r2, #0
 800f868:	60bb      	str	r3, [r7, #8]
 800f86a:	60fa      	str	r2, [r7, #12]
 800f86c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f870:	4640      	mov	r0, r8
 800f872:	4649      	mov	r1, r9
 800f874:	f7f1 f9f8 	bl	8000c68 <__aeabi_uldivmod>
 800f878:	4602      	mov	r2, r0
 800f87a:	460b      	mov	r3, r1
 800f87c:	4613      	mov	r3, r2
 800f87e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f882:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f886:	d308      	bcc.n	800f89a <UART_SetConfig+0x2c2>
 800f888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f88a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f88e:	d204      	bcs.n	800f89a <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800f890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f896:	60da      	str	r2, [r3, #12]
 800f898:	e003      	b.n	800f8a2 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800f89a:	2301      	movs	r3, #1
 800f89c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800f8a0:	e070      	b.n	800f984 <UART_SetConfig+0x3ac>
 800f8a2:	e06f      	b.n	800f984 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f8a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8a6:	69db      	ldr	r3, [r3, #28]
 800f8a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f8ac:	d13c      	bne.n	800f928 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800f8ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f8b0:	2200      	movs	r2, #0
 800f8b2:	603b      	str	r3, [r7, #0]
 800f8b4:	607a      	str	r2, [r7, #4]
 800f8b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f8ba:	f7fd f87b 	bl	800c9b4 <HAL_RCCEx_GetPeriphCLKFreq>
 800f8be:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f8c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d05e      	beq.n	800f984 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f8c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8ca:	4a39      	ldr	r2, [pc, #228]	@ (800f9b0 <UART_SetConfig+0x3d8>)
 800f8cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f8d0:	461a      	mov	r2, r3
 800f8d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f8d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800f8d8:	005a      	lsls	r2, r3, #1
 800f8da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8dc:	685b      	ldr	r3, [r3, #4]
 800f8de:	085b      	lsrs	r3, r3, #1
 800f8e0:	441a      	add	r2, r3
 800f8e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8e4:	685b      	ldr	r3, [r3, #4]
 800f8e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800f8ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f8ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8ee:	2b0f      	cmp	r3, #15
 800f8f0:	d916      	bls.n	800f920 <UART_SetConfig+0x348>
 800f8f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f8f8:	d212      	bcs.n	800f920 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f8fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8fc:	b29b      	uxth	r3, r3
 800f8fe:	f023 030f 	bic.w	r3, r3, #15
 800f902:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f906:	085b      	lsrs	r3, r3, #1
 800f908:	b29b      	uxth	r3, r3
 800f90a:	f003 0307 	and.w	r3, r3, #7
 800f90e:	b29a      	uxth	r2, r3
 800f910:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f912:	4313      	orrs	r3, r2
 800f914:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800f916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800f91c:	60da      	str	r2, [r3, #12]
 800f91e:	e031      	b.n	800f984 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800f920:	2301      	movs	r3, #1
 800f922:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800f926:	e02d      	b.n	800f984 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800f928:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f92a:	2200      	movs	r2, #0
 800f92c:	469a      	mov	sl, r3
 800f92e:	4693      	mov	fp, r2
 800f930:	4650      	mov	r0, sl
 800f932:	4659      	mov	r1, fp
 800f934:	f7fd f83e 	bl	800c9b4 <HAL_RCCEx_GetPeriphCLKFreq>
 800f938:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800f93a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d021      	beq.n	800f984 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f944:	4a1a      	ldr	r2, [pc, #104]	@ (800f9b0 <UART_SetConfig+0x3d8>)
 800f946:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f94a:	461a      	mov	r2, r3
 800f94c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f94e:	fbb3 f2f2 	udiv	r2, r3, r2
 800f952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f954:	685b      	ldr	r3, [r3, #4]
 800f956:	085b      	lsrs	r3, r3, #1
 800f958:	441a      	add	r2, r3
 800f95a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f95c:	685b      	ldr	r3, [r3, #4]
 800f95e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f962:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f964:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f966:	2b0f      	cmp	r3, #15
 800f968:	d909      	bls.n	800f97e <UART_SetConfig+0x3a6>
 800f96a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f96c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f970:	d205      	bcs.n	800f97e <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f974:	b29a      	uxth	r2, r3
 800f976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	60da      	str	r2, [r3, #12]
 800f97c:	e002      	b.n	800f984 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800f97e:	2301      	movs	r3, #1
 800f980:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f986:	2201      	movs	r2, #1
 800f988:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f98c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f98e:	2201      	movs	r2, #1
 800f990:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f996:	2200      	movs	r2, #0
 800f998:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f99a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f99c:	2200      	movs	r2, #0
 800f99e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f9a0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800f9a4:	4618      	mov	r0, r3
 800f9a6:	3750      	adds	r7, #80	@ 0x50
 800f9a8:	46bd      	mov	sp, r7
 800f9aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f9ae:	bf00      	nop
 800f9b0:	08015644 	.word	0x08015644

0800f9b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f9b4:	b480      	push	{r7}
 800f9b6:	b083      	sub	sp, #12
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9c0:	f003 0308 	and.w	r3, r3, #8
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d00a      	beq.n	800f9de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	685b      	ldr	r3, [r3, #4]
 800f9ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	430a      	orrs	r2, r1
 800f9dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9e2:	f003 0301 	and.w	r3, r3, #1
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d00a      	beq.n	800fa00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	685b      	ldr	r3, [r3, #4]
 800f9f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	430a      	orrs	r2, r1
 800f9fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa04:	f003 0302 	and.w	r3, r3, #2
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d00a      	beq.n	800fa22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	685b      	ldr	r3, [r3, #4]
 800fa12:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	430a      	orrs	r2, r1
 800fa20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa26:	f003 0304 	and.w	r3, r3, #4
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d00a      	beq.n	800fa44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	685b      	ldr	r3, [r3, #4]
 800fa34:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	430a      	orrs	r2, r1
 800fa42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa48:	f003 0310 	and.w	r3, r3, #16
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d00a      	beq.n	800fa66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	689b      	ldr	r3, [r3, #8]
 800fa56:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	430a      	orrs	r2, r1
 800fa64:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa6a:	f003 0320 	and.w	r3, r3, #32
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d00a      	beq.n	800fa88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	689b      	ldr	r3, [r3, #8]
 800fa78:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	430a      	orrs	r2, r1
 800fa86:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d01a      	beq.n	800faca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	685b      	ldr	r3, [r3, #4]
 800fa9a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	430a      	orrs	r2, r1
 800faa8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800faae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fab2:	d10a      	bne.n	800faca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	685b      	ldr	r3, [r3, #4]
 800faba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	430a      	orrs	r2, r1
 800fac8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800face:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d00a      	beq.n	800faec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	685b      	ldr	r3, [r3, #4]
 800fadc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	430a      	orrs	r2, r1
 800faea:	605a      	str	r2, [r3, #4]
  }
}
 800faec:	bf00      	nop
 800faee:	370c      	adds	r7, #12
 800faf0:	46bd      	mov	sp, r7
 800faf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf6:	4770      	bx	lr

0800faf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b098      	sub	sp, #96	@ 0x60
 800fafc:	af02      	add	r7, sp, #8
 800fafe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	2200      	movs	r2, #0
 800fb04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fb08:	f7f6 fe9c 	bl	8006844 <HAL_GetTick>
 800fb0c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	f003 0308 	and.w	r3, r3, #8
 800fb18:	2b08      	cmp	r3, #8
 800fb1a:	d12f      	bne.n	800fb7c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fb1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fb20:	9300      	str	r3, [sp, #0]
 800fb22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fb24:	2200      	movs	r2, #0
 800fb26:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800fb2a:	6878      	ldr	r0, [r7, #4]
 800fb2c:	f000 f88e 	bl	800fc4c <UART_WaitOnFlagUntilTimeout>
 800fb30:	4603      	mov	r3, r0
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d022      	beq.n	800fb7c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb3e:	e853 3f00 	ldrex	r3, [r3]
 800fb42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fb44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fb4a:	653b      	str	r3, [r7, #80]	@ 0x50
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	461a      	mov	r2, r3
 800fb52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb54:	647b      	str	r3, [r7, #68]	@ 0x44
 800fb56:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fb5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb5c:	e841 2300 	strex	r3, r2, [r1]
 800fb60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fb62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d1e6      	bne.n	800fb36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	2220      	movs	r2, #32
 800fb6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	2200      	movs	r2, #0
 800fb74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fb78:	2303      	movs	r3, #3
 800fb7a:	e063      	b.n	800fc44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	f003 0304 	and.w	r3, r3, #4
 800fb86:	2b04      	cmp	r3, #4
 800fb88:	d149      	bne.n	800fc1e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fb8a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fb8e:	9300      	str	r3, [sp, #0]
 800fb90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fb92:	2200      	movs	r2, #0
 800fb94:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800fb98:	6878      	ldr	r0, [r7, #4]
 800fb9a:	f000 f857 	bl	800fc4c <UART_WaitOnFlagUntilTimeout>
 800fb9e:	4603      	mov	r3, r0
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d03c      	beq.n	800fc1e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbac:	e853 3f00 	ldrex	r3, [r3]
 800fbb0:	623b      	str	r3, [r7, #32]
   return(result);
 800fbb2:	6a3b      	ldr	r3, [r7, #32]
 800fbb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fbb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	461a      	mov	r2, r3
 800fbc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fbc2:	633b      	str	r3, [r7, #48]	@ 0x30
 800fbc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fbc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fbca:	e841 2300 	strex	r3, r2, [r1]
 800fbce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fbd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d1e6      	bne.n	800fba4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	3308      	adds	r3, #8
 800fbdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbde:	693b      	ldr	r3, [r7, #16]
 800fbe0:	e853 3f00 	ldrex	r3, [r3]
 800fbe4:	60fb      	str	r3, [r7, #12]
   return(result);
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	f023 0301 	bic.w	r3, r3, #1
 800fbec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	3308      	adds	r3, #8
 800fbf4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fbf6:	61fa      	str	r2, [r7, #28]
 800fbf8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbfa:	69b9      	ldr	r1, [r7, #24]
 800fbfc:	69fa      	ldr	r2, [r7, #28]
 800fbfe:	e841 2300 	strex	r3, r2, [r1]
 800fc02:	617b      	str	r3, [r7, #20]
   return(result);
 800fc04:	697b      	ldr	r3, [r7, #20]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d1e5      	bne.n	800fbd6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	2220      	movs	r2, #32
 800fc0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	2200      	movs	r2, #0
 800fc16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fc1a:	2303      	movs	r3, #3
 800fc1c:	e012      	b.n	800fc44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	2220      	movs	r2, #32
 800fc22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	2220      	movs	r2, #32
 800fc2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	2200      	movs	r2, #0
 800fc32:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2200      	movs	r2, #0
 800fc38:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	2200      	movs	r2, #0
 800fc3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fc42:	2300      	movs	r3, #0
}
 800fc44:	4618      	mov	r0, r3
 800fc46:	3758      	adds	r7, #88	@ 0x58
 800fc48:	46bd      	mov	sp, r7
 800fc4a:	bd80      	pop	{r7, pc}

0800fc4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fc4c:	b580      	push	{r7, lr}
 800fc4e:	b084      	sub	sp, #16
 800fc50:	af00      	add	r7, sp, #0
 800fc52:	60f8      	str	r0, [r7, #12]
 800fc54:	60b9      	str	r1, [r7, #8]
 800fc56:	603b      	str	r3, [r7, #0]
 800fc58:	4613      	mov	r3, r2
 800fc5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fc5c:	e04f      	b.n	800fcfe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fc5e:	69bb      	ldr	r3, [r7, #24]
 800fc60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc64:	d04b      	beq.n	800fcfe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fc66:	f7f6 fded 	bl	8006844 <HAL_GetTick>
 800fc6a:	4602      	mov	r2, r0
 800fc6c:	683b      	ldr	r3, [r7, #0]
 800fc6e:	1ad3      	subs	r3, r2, r3
 800fc70:	69ba      	ldr	r2, [r7, #24]
 800fc72:	429a      	cmp	r2, r3
 800fc74:	d302      	bcc.n	800fc7c <UART_WaitOnFlagUntilTimeout+0x30>
 800fc76:	69bb      	ldr	r3, [r7, #24]
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d101      	bne.n	800fc80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fc7c:	2303      	movs	r3, #3
 800fc7e:	e04e      	b.n	800fd1e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	f003 0304 	and.w	r3, r3, #4
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d037      	beq.n	800fcfe <UART_WaitOnFlagUntilTimeout+0xb2>
 800fc8e:	68bb      	ldr	r3, [r7, #8]
 800fc90:	2b80      	cmp	r3, #128	@ 0x80
 800fc92:	d034      	beq.n	800fcfe <UART_WaitOnFlagUntilTimeout+0xb2>
 800fc94:	68bb      	ldr	r3, [r7, #8]
 800fc96:	2b40      	cmp	r3, #64	@ 0x40
 800fc98:	d031      	beq.n	800fcfe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	69db      	ldr	r3, [r3, #28]
 800fca0:	f003 0308 	and.w	r3, r3, #8
 800fca4:	2b08      	cmp	r3, #8
 800fca6:	d110      	bne.n	800fcca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	2208      	movs	r2, #8
 800fcae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fcb0:	68f8      	ldr	r0, [r7, #12]
 800fcb2:	f000 f838 	bl	800fd26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	2208      	movs	r2, #8
 800fcba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800fcc6:	2301      	movs	r3, #1
 800fcc8:	e029      	b.n	800fd1e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	69db      	ldr	r3, [r3, #28]
 800fcd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fcd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fcd8:	d111      	bne.n	800fcfe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fce2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fce4:	68f8      	ldr	r0, [r7, #12]
 800fce6:	f000 f81e 	bl	800fd26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	2220      	movs	r2, #32
 800fcee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	2200      	movs	r2, #0
 800fcf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800fcfa:	2303      	movs	r3, #3
 800fcfc:	e00f      	b.n	800fd1e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	69da      	ldr	r2, [r3, #28]
 800fd04:	68bb      	ldr	r3, [r7, #8]
 800fd06:	4013      	ands	r3, r2
 800fd08:	68ba      	ldr	r2, [r7, #8]
 800fd0a:	429a      	cmp	r2, r3
 800fd0c:	bf0c      	ite	eq
 800fd0e:	2301      	moveq	r3, #1
 800fd10:	2300      	movne	r3, #0
 800fd12:	b2db      	uxtb	r3, r3
 800fd14:	461a      	mov	r2, r3
 800fd16:	79fb      	ldrb	r3, [r7, #7]
 800fd18:	429a      	cmp	r2, r3
 800fd1a:	d0a0      	beq.n	800fc5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fd1c:	2300      	movs	r3, #0
}
 800fd1e:	4618      	mov	r0, r3
 800fd20:	3710      	adds	r7, #16
 800fd22:	46bd      	mov	sp, r7
 800fd24:	bd80      	pop	{r7, pc}

0800fd26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fd26:	b480      	push	{r7}
 800fd28:	b095      	sub	sp, #84	@ 0x54
 800fd2a:	af00      	add	r7, sp, #0
 800fd2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd36:	e853 3f00 	ldrex	r3, [r3]
 800fd3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fd3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fd42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	461a      	mov	r2, r3
 800fd4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fd4c:	643b      	str	r3, [r7, #64]	@ 0x40
 800fd4e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fd52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fd54:	e841 2300 	strex	r3, r2, [r1]
 800fd58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fd5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d1e6      	bne.n	800fd2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	3308      	adds	r3, #8
 800fd66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd68:	6a3b      	ldr	r3, [r7, #32]
 800fd6a:	e853 3f00 	ldrex	r3, [r3]
 800fd6e:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd70:	69fb      	ldr	r3, [r7, #28]
 800fd72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fd76:	f023 0301 	bic.w	r3, r3, #1
 800fd7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	3308      	adds	r3, #8
 800fd82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fd84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fd86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fd8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd8c:	e841 2300 	strex	r3, r2, [r1]
 800fd90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fd92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d1e3      	bne.n	800fd60 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd9c:	2b01      	cmp	r3, #1
 800fd9e:	d118      	bne.n	800fdd2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	e853 3f00 	ldrex	r3, [r3]
 800fdac:	60bb      	str	r3, [r7, #8]
   return(result);
 800fdae:	68bb      	ldr	r3, [r7, #8]
 800fdb0:	f023 0310 	bic.w	r3, r3, #16
 800fdb4:	647b      	str	r3, [r7, #68]	@ 0x44
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	461a      	mov	r2, r3
 800fdbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fdbe:	61bb      	str	r3, [r7, #24]
 800fdc0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdc2:	6979      	ldr	r1, [r7, #20]
 800fdc4:	69ba      	ldr	r2, [r7, #24]
 800fdc6:	e841 2300 	strex	r3, r2, [r1]
 800fdca:	613b      	str	r3, [r7, #16]
   return(result);
 800fdcc:	693b      	ldr	r3, [r7, #16]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d1e6      	bne.n	800fda0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	2220      	movs	r2, #32
 800fdd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	2200      	movs	r2, #0
 800fdde:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	2200      	movs	r2, #0
 800fde4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800fde6:	bf00      	nop
 800fde8:	3754      	adds	r7, #84	@ 0x54
 800fdea:	46bd      	mov	sp, r7
 800fdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf0:	4770      	bx	lr

0800fdf2 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 800fdf2:	b480      	push	{r7}
 800fdf4:	b083      	sub	sp, #12
 800fdf6:	af00      	add	r7, sp, #0
 800fdf8:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	f043 0201 	orr.w	r2, r3, #1
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	601a      	str	r2, [r3, #0]
}
 800fe06:	bf00      	nop
 800fe08:	370c      	adds	r7, #12
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe10:	4770      	bx	lr

0800fe12 <LL_DLYB_Disable>:
  * @param  DLYBx DLYB Instance.
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Disable(DLYB_TypeDef *DLYBx)
{
 800fe12:	b480      	push	{r7}
 800fe14:	b083      	sub	sp, #12
 800fe16:	af00      	add	r7, sp, #0
 800fe18:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(DLYBx->CR, DLYB_CR_DEN);
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	f023 0201 	bic.w	r2, r3, #1
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	601a      	str	r2, [r3, #0]
}
 800fe26:	bf00      	nop
 800fe28:	370c      	adds	r7, #12
 800fe2a:	46bd      	mov	sp, r7
 800fe2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe30:	4770      	bx	lr
	...

0800fe34 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
 800fe34:	b580      	push	{r7, lr}
 800fe36:	b086      	sub	sp, #24
 800fe38:	af02      	add	r7, sp, #8
 800fe3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fe3c:	2300      	movs	r3, #0
 800fe3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800fe40:	f7f6 fd00 	bl	8006844 <HAL_GetTick>
 800fe44:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d102      	bne.n	800fe52 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 800fe4c:	2301      	movs	r3, #1
 800fe4e:	73fb      	strb	r3, [r7, #15]
 800fe50:	e0bc      	b.n	800ffcc <HAL_XSPI_Init+0x198>
    assert_param(IS_XSPI_CLK_PRESCALER(hxspi->Init.ClockPrescaler));
    assert_param(IS_XSPI_SAMPLE_SHIFTING(hxspi->Init.SampleShifting));
    assert_param(IS_XSPI_DHQC(hxspi->Init.DelayHoldQuarterCycle));
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	4a60      	ldr	r2, [pc, #384]	@ (800ffd8 <HAL_XSPI_Init+0x1a4>)
 800fe58:	4293      	cmp	r3, r2
    {
      assert_param(IS_XSPI_DLYB_BYPASS(hxspi->Init.DelayBlockBypass));
    }
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	2200      	movs	r2, #0
 800fe5e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	f040 80b1 	bne.w	800ffcc <HAL_XSPI_Init+0x198>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
 800fe6a:	6878      	ldr	r0, [r7, #4]
 800fe6c:	f000 f8ba 	bl	800ffe4 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 800fe70:	f241 3188 	movw	r1, #5000	@ 0x1388
 800fe74:	6878      	ldr	r0, [r7, #4]
 800fe76:	f000 fb76 	bl	8010566 <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	689a      	ldr	r2, [r3, #8]
 800fe80:	4b56      	ldr	r3, [pc, #344]	@ (800ffdc <HAL_XSPI_Init+0x1a8>)
 800fe82:	4013      	ands	r3, r2
 800fe84:	687a      	ldr	r2, [r7, #4]
 800fe86:	68d1      	ldr	r1, [r2, #12]
 800fe88:	687a      	ldr	r2, [r7, #4]
 800fe8a:	6912      	ldr	r2, [r2, #16]
 800fe8c:	0412      	lsls	r2, r2, #16
 800fe8e:	4311      	orrs	r1, r2
 800fe90:	687a      	ldr	r2, [r7, #4]
 800fe92:	6952      	ldr	r2, [r2, #20]
 800fe94:	3a01      	subs	r2, #1
 800fe96:	0212      	lsls	r2, r2, #8
 800fe98:	4311      	orrs	r1, r2
 800fe9a:	687a      	ldr	r2, [r7, #4]
 800fe9c:	69d2      	ldr	r2, [r2, #28]
 800fe9e:	4311      	orrs	r1, r2
 800fea0:	687a      	ldr	r2, [r7, #4]
 800fea2:	6812      	ldr	r2, [r2, #0]
 800fea4:	430b      	orrs	r3, r1
 800fea6:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure delay block bypass */
      if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	4a4a      	ldr	r2, [pc, #296]	@ (800ffd8 <HAL_XSPI_Init+0x1a4>)
 800feae:	4293      	cmp	r3, r2
 800feb0:	d004      	beq.n	800febc <HAL_XSPI_Init+0x88>
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	4a4a      	ldr	r2, [pc, #296]	@ (800ffe0 <HAL_XSPI_Init+0x1ac>)
 800feb8:	4293      	cmp	r3, r2
 800feba:	d10a      	bne.n	800fed2 <HAL_XSPI_Init+0x9e>
      {
        MODIFY_REG(hxspi->Instance->DCR1, OCTOSPI_DCR1_DLYBYP, hxspi->Init.DelayBlockBypass);
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	689b      	ldr	r3, [r3, #8]
 800fec2:	f023 0108 	bic.w	r1, r3, #8
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	430a      	orrs	r2, r1
 800fed0:	609a      	str	r2, [r3, #8]
      }

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	68db      	ldr	r3, [r3, #12]
 800fed8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	6a1a      	ldr	r2, [r3, #32]
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	430a      	orrs	r2, r1
 800fee6:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	691b      	ldr	r3, [r3, #16]
 800feee:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fef6:	041a      	lsls	r2, r3, #16
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	430a      	orrs	r2, r1
 800fefe:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	687a      	ldr	r2, [r7, #4]
 800ff06:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800ff08:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	685b      	ldr	r3, [r3, #4]
 800ff18:	3b01      	subs	r3, #1
 800ff1a:	021a      	lsls	r2, r3, #8
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	430a      	orrs	r2, r1
 800ff22:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff28:	9300      	str	r3, [sp, #0]
 800ff2a:	68bb      	ldr	r3, [r7, #8]
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	2120      	movs	r1, #32
 800ff30:	6878      	ldr	r0, [r7, #4]
 800ff32:	f000 fba5 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 800ff36:	4603      	mov	r3, r0
 800ff38:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800ff3a:	7bfb      	ldrb	r3, [r7, #15]
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d145      	bne.n	800ffcc <HAL_XSPI_Init+0x198>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	68db      	ldr	r3, [r3, #12]
 800ff46:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	430a      	orrs	r2, r1
 800ff54:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Memory mode */
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_DMM, hxspi->Init.MemoryMode);
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	689a      	ldr	r2, [r3, #8]
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	430a      	orrs	r2, r1
 800ff6a:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	681b      	ldr	r3, [r3, #0]
 800ff70:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800ff74:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff80:	431a      	orrs	r2, r3
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	430a      	orrs	r2, r1
 800ff88:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	681a      	ldr	r2, [r3, #0]
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	f042 0201 	orr.w	r2, r2, #1
 800ff9a:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	699b      	ldr	r3, [r3, #24]
 800ffa0:	2b02      	cmp	r3, #2
 800ffa2:	d107      	bne.n	800ffb4 <HAL_XSPI_Init+0x180>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	689a      	ldr	r2, [r3, #8]
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	f042 0202 	orr.w	r2, r2, #2
 800ffb2:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	68db      	ldr	r3, [r3, #12]
 800ffb8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ffbc:	d103      	bne.n	800ffc6 <HAL_XSPI_Init+0x192>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	2201      	movs	r2, #1
 800ffc2:	651a      	str	r2, [r3, #80]	@ 0x50
 800ffc4:	e002      	b.n	800ffcc <HAL_XSPI_Init+0x198>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	2202      	movs	r2, #2
 800ffca:	651a      	str	r2, [r3, #80]	@ 0x50
        }
      }
    }
  }
  return status;
 800ffcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffce:	4618      	mov	r0, r3
 800ffd0:	3710      	adds	r7, #16
 800ffd2:	46bd      	mov	sp, r7
 800ffd4:	bd80      	pop	{r7, pc}
 800ffd6:	bf00      	nop
 800ffd8:	47001400 	.word	0x47001400
 800ffdc:	f8e0c0fc 	.word	0xf8e0c0fc
 800ffe0:	57001400 	.word	0x57001400

0800ffe4 <HAL_XSPI_MspInit>:
  * @brief  Initialize the XSPI MSP.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_MspInit(XSPI_HandleTypeDef *hxspi)
{
 800ffe4:	b480      	push	{r7}
 800ffe6:	b083      	sub	sp, #12
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_MspInit can be implemented in the user file
   */
}
 800ffec:	bf00      	nop
 800ffee:	370c      	adds	r7, #12
 800fff0:	46bd      	mov	sp, r7
 800fff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fff6:	4770      	bx	lr

0800fff8 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *const pCmd, uint32_t Timeout)
{
 800fff8:	b580      	push	{r7, lr}
 800fffa:	b08a      	sub	sp, #40	@ 0x28
 800fffc:	af02      	add	r7, sp, #8
 800fffe:	60f8      	str	r0, [r7, #12]
 8010000:	60b9      	str	r1, [r7, #8]
 8010002:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8010004:	f7f6 fc1e 	bl	8006844 <HAL_GetTick>
 8010008:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 801000a:	68bb      	ldr	r3, [r7, #8]
 801000c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801000e:	2b00      	cmp	r3, #0

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));
  assert_param(IS_XSPI_SIOO_MODE(pCmd->SIOOMode));

  /* Check the state of the driver */
  state = hxspi->State;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010014:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
 8010016:	697b      	ldr	r3, [r7, #20]
 8010018:	2b02      	cmp	r3, #2
 801001a:	d104      	bne.n	8010026 <HAL_XSPI_Command+0x2e>
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	68db      	ldr	r3, [r3, #12]
 8010020:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010024:	d115      	bne.n	8010052 <HAL_XSPI_Command+0x5a>
 8010026:	697b      	ldr	r3, [r7, #20]
 8010028:	2b14      	cmp	r3, #20
 801002a:	d107      	bne.n	801003c <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 801002c:	68bb      	ldr	r3, [r7, #8]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	2b02      	cmp	r3, #2
 8010032:	d00e      	beq.n	8010052 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 8010034:	68bb      	ldr	r3, [r7, #8]
 8010036:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 8010038:	2b03      	cmp	r3, #3
 801003a:	d00a      	beq.n	8010052 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 801003c:	697b      	ldr	r3, [r7, #20]
 801003e:	2b24      	cmp	r3, #36	@ 0x24
 8010040:	d15e      	bne.n	8010100 <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 8010042:	68bb      	ldr	r3, [r7, #8]
 8010044:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
 8010046:	2b01      	cmp	r3, #1
 8010048:	d003      	beq.n	8010052 <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
 801004a:	68bb      	ldr	r3, [r7, #8]
 801004c:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 801004e:	2b03      	cmp	r3, #3
 8010050:	d156      	bne.n	8010100 <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	9300      	str	r3, [sp, #0]
 8010056:	69bb      	ldr	r3, [r7, #24]
 8010058:	2200      	movs	r2, #0
 801005a:	2120      	movs	r1, #32
 801005c:	68f8      	ldr	r0, [r7, #12]
 801005e:	f000 fb0f 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 8010062:	4603      	mov	r3, r0
 8010064:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8010066:	7ffb      	ldrb	r3, [r7, #31]
 8010068:	2b00      	cmp	r3, #0
 801006a:	d146      	bne.n	80100fa <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	2200      	movs	r2, #0
 8010070:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
 8010072:	68b9      	ldr	r1, [r7, #8]
 8010074:	68f8      	ldr	r0, [r7, #12]
 8010076:	f000 fb39 	bl	80106ec <XSPI_ConfigCmd>
 801007a:	4603      	mov	r3, r0
 801007c:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 801007e:	7ffb      	ldrb	r3, [r7, #31]
 8010080:	2b00      	cmp	r3, #0
 8010082:	d143      	bne.n	801010c <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
 8010084:	68bb      	ldr	r3, [r7, #8]
 8010086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010088:	2b00      	cmp	r3, #0
 801008a:	d10e      	bne.n	80100aa <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	9300      	str	r3, [sp, #0]
 8010090:	69bb      	ldr	r3, [r7, #24]
 8010092:	2200      	movs	r2, #0
 8010094:	2120      	movs	r1, #32
 8010096:	68f8      	ldr	r0, [r7, #12]
 8010098:	f000 faf2 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 801009c:	4603      	mov	r3, r0
 801009e:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	2202      	movs	r2, #2
 80100a6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 80100a8:	e030      	b.n	801010c <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 80100aa:	68bb      	ldr	r3, [r7, #8]
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d103      	bne.n	80100ba <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	2204      	movs	r2, #4
 80100b6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 80100b8:	e028      	b.n	801010c <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
 80100ba:	68bb      	ldr	r3, [r7, #8]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	2b01      	cmp	r3, #1
 80100c0:	d10b      	bne.n	80100da <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80100c6:	2b24      	cmp	r3, #36	@ 0x24
 80100c8:	d103      	bne.n	80100d2 <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	2204      	movs	r2, #4
 80100ce:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 80100d0:	e01c      	b.n	801010c <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	2214      	movs	r2, #20
 80100d6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 80100d8:	e018      	b.n	801010c <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 80100da:	68bb      	ldr	r3, [r7, #8]
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	2b02      	cmp	r3, #2
 80100e0:	d114      	bne.n	801010c <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80100e6:	2b14      	cmp	r3, #20
 80100e8:	d103      	bne.n	80100f2 <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	2204      	movs	r2, #4
 80100ee:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 80100f0:	e00c      	b.n	801010c <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	2224      	movs	r2, #36	@ 0x24
 80100f6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 80100f8:	e008      	b.n	801010c <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
 80100fa:	2302      	movs	r3, #2
 80100fc:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 80100fe:	e005      	b.n	801010c <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
 8010100:	2301      	movs	r3, #1
 8010102:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	2210      	movs	r2, #16
 8010108:	655a      	str	r2, [r3, #84]	@ 0x54
 801010a:	e000      	b.n	801010e <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
 801010c:	bf00      	nop
  }

  return status;
 801010e:	7ffb      	ldrb	r3, [r7, #31]
}
 8010110:	4618      	mov	r0, r3
 8010112:	3720      	adds	r7, #32
 8010114:	46bd      	mov	sp, r7
 8010116:	bd80      	pop	{r7, pc}

08010118 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b08a      	sub	sp, #40	@ 0x28
 801011c:	af02      	add	r7, sp, #8
 801011e:	60f8      	str	r0, [r7, #12]
 8010120:	60b9      	str	r1, [r7, #8]
 8010122:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8010124:	f7f6 fb8e 	bl	8006844 <HAL_GetTick>
 8010128:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	3350      	adds	r3, #80	@ 0x50
 8010130:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8010132:	68bb      	ldr	r3, [r7, #8]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d105      	bne.n	8010144 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8010138:	2301      	movs	r3, #1
 801013a:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	2208      	movs	r2, #8
 8010140:	655a      	str	r2, [r3, #84]	@ 0x54
 8010142:	e057      	b.n	80101f4 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010148:	2b04      	cmp	r3, #4
 801014a:	d14e      	bne.n	80101ea <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	681b      	ldr	r3, [r3, #0]
 8010150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010152:	1c5a      	adds	r2, r3, #1
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->XferSize  = hxspi->XferCount;
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	641a      	str	r2, [r3, #64]	@ 0x40
      hxspi->pBuffPtr  = (uint8_t *)pData;
 8010160:	68fb      	ldr	r3, [r7, #12]
 8010162:	68ba      	ldr	r2, [r7, #8]
 8010164:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	681a      	ldr	r2, [r3, #0]
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8010174:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	9300      	str	r3, [sp, #0]
 801017a:	69bb      	ldr	r3, [r7, #24]
 801017c:	2201      	movs	r2, #1
 801017e:	2104      	movs	r1, #4
 8010180:	68f8      	ldr	r0, [r7, #12]
 8010182:	f000 fa7d 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 8010186:	4603      	mov	r3, r0
 8010188:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 801018a:	7ffb      	ldrb	r3, [r7, #31]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d113      	bne.n	80101b8 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010194:	781a      	ldrb	r2, [r3, #0]
 8010196:	697b      	ldr	r3, [r7, #20]
 8010198:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801019e:	1c5a      	adds	r2, r3, #1
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	63da      	str	r2, [r3, #60]	@ 0x3c
        hxspi->XferCount--;
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80101a8:	1e5a      	subs	r2, r3, #1
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	645a      	str	r2, [r3, #68]	@ 0x44
      } while (hxspi->XferCount > 0U);
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d1df      	bne.n	8010176 <HAL_XSPI_Transmit+0x5e>
 80101b6:	e000      	b.n	80101ba <HAL_XSPI_Transmit+0xa2>
          break;
 80101b8:	bf00      	nop

      if (status == HAL_OK)
 80101ba:	7ffb      	ldrb	r3, [r7, #31]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d119      	bne.n	80101f4 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	9300      	str	r3, [sp, #0]
 80101c4:	69bb      	ldr	r3, [r7, #24]
 80101c6:	2201      	movs	r2, #1
 80101c8:	2102      	movs	r1, #2
 80101ca:	68f8      	ldr	r0, [r7, #12]
 80101cc:	f000 fa58 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 80101d0:	4603      	mov	r3, r0
 80101d2:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80101d4:	7ffb      	ldrb	r3, [r7, #31]
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d10c      	bne.n	80101f4 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	2202      	movs	r2, #2
 80101e0:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	2202      	movs	r2, #2
 80101e6:	651a      	str	r2, [r3, #80]	@ 0x50
 80101e8:	e004      	b.n	80101f4 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80101ea:	2301      	movs	r3, #1
 80101ec:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	2210      	movs	r2, #16
 80101f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
 80101f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80101f6:	4618      	mov	r0, r3
 80101f8:	3720      	adds	r7, #32
 80101fa:	46bd      	mov	sp, r7
 80101fc:	bd80      	pop	{r7, pc}

080101fe <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *const pData, uint32_t Timeout)
{
 80101fe:	b580      	push	{r7, lr}
 8010200:	b08c      	sub	sp, #48	@ 0x30
 8010202:	af02      	add	r7, sp, #8
 8010204:	60f8      	str	r0, [r7, #12]
 8010206:	60b9      	str	r1, [r7, #8]
 8010208:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 801020a:	f7f6 fb1b 	bl	8006844 <HAL_GetTick>
 801020e:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	3350      	adds	r3, #80	@ 0x50
 8010216:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801021e:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8010228:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 801022a:	68bb      	ldr	r3, [r7, #8]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d106      	bne.n	801023e <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8010230:	2301      	movs	r3, #1
 8010232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	2208      	movs	r2, #8
 801023a:	655a      	str	r2, [r3, #84]	@ 0x54
 801023c:	e07c      	b.n	8010338 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010242:	2b04      	cmp	r3, #4
 8010244:	d172      	bne.n	801032c <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801024c:	1c5a      	adds	r2, r3, #1
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->XferSize  = hxspi->XferCount;
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	641a      	str	r2, [r3, #64]	@ 0x40
      hxspi->pBuffPtr  = pData;
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	68ba      	ldr	r2, [r7, #8]
 801025e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8010272:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	68db      	ldr	r3, [r3, #12]
 8010278:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801027c:	d104      	bne.n	8010288 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	69ba      	ldr	r2, [r7, #24]
 8010284:	649a      	str	r2, [r3, #72]	@ 0x48
 8010286:	e011      	b.n	80102ac <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8010290:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010294:	2b00      	cmp	r3, #0
 8010296:	d004      	beq.n	80102a2 <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	69ba      	ldr	r2, [r7, #24]
 801029e:	649a      	str	r2, [r3, #72]	@ 0x48
 80102a0:	e004      	b.n	80102ac <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	697a      	ldr	r2, [r7, #20]
 80102a8:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	9300      	str	r3, [sp, #0]
 80102b0:	6a3b      	ldr	r3, [r7, #32]
 80102b2:	2201      	movs	r2, #1
 80102b4:	2106      	movs	r1, #6
 80102b6:	68f8      	ldr	r0, [r7, #12]
 80102b8:	f000 f9e2 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 80102bc:	4603      	mov	r3, r0
 80102be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 80102c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d114      	bne.n	80102f4 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80102ce:	69fa      	ldr	r2, [r7, #28]
 80102d0:	7812      	ldrb	r2, [r2, #0]
 80102d2:	b2d2      	uxtb	r2, r2
 80102d4:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80102da:	1c5a      	adds	r2, r3, #1
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	63da      	str	r2, [r3, #60]	@ 0x3c
        hxspi->XferCount--;
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80102e4:	1e5a      	subs	r2, r3, #1
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	645a      	str	r2, [r3, #68]	@ 0x44
      } while (hxspi->XferCount > 0U);
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d1dc      	bne.n	80102ac <HAL_XSPI_Receive+0xae>
 80102f2:	e000      	b.n	80102f6 <HAL_XSPI_Receive+0xf8>
          break;
 80102f4:	bf00      	nop

      if (status == HAL_OK)
 80102f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d11c      	bne.n	8010338 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	9300      	str	r3, [sp, #0]
 8010302:	6a3b      	ldr	r3, [r7, #32]
 8010304:	2201      	movs	r2, #1
 8010306:	2102      	movs	r1, #2
 8010308:	68f8      	ldr	r0, [r7, #12]
 801030a:	f000 f9b9 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 801030e:	4603      	mov	r3, r0
 8010310:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8010314:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010318:	2b00      	cmp	r3, #0
 801031a:	d10d      	bne.n	8010338 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	2202      	movs	r2, #2
 8010322:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	2202      	movs	r2, #2
 8010328:	651a      	str	r2, [r3, #80]	@ 0x50
 801032a:	e005      	b.n	8010338 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 801032c:	2301      	movs	r3, #1
 801032e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	2210      	movs	r2, #16
 8010336:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
 8010338:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801033c:	4618      	mov	r0, r3
 801033e:	3728      	adds	r7, #40	@ 0x28
 8010340:	46bd      	mov	sp, r7
 8010342:	bd80      	pop	{r7, pc}

08010344 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, XSPI_AutoPollingTypeDef *const pCfg,
                                       uint32_t Timeout)
{
 8010344:	b580      	push	{r7, lr}
 8010346:	b08a      	sub	sp, #40	@ 0x28
 8010348:	af02      	add	r7, sp, #8
 801034a:	60f8      	str	r0, [r7, #12]
 801034c:	60b9      	str	r1, [r7, #8]
 801034e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8010350:	f7f6 fa78 	bl	8006844 <HAL_GetTick>
 8010354:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
 8010356:	68fb      	ldr	r3, [r7, #12]
 8010358:	681b      	ldr	r3, [r3, #0]
 801035a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801035c:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8010366:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
 8010368:	68fb      	ldr	r3, [r7, #12]
 801036a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801036c:	2b04      	cmp	r3, #4
 801036e:	d167      	bne.n	8010440 <HAL_XSPI_AutoPolling+0xfc>
 8010370:	68bb      	ldr	r3, [r7, #8]
 8010372:	68db      	ldr	r3, [r3, #12]
 8010374:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010378:	d162      	bne.n	8010440 <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	9300      	str	r3, [sp, #0]
 801037e:	69bb      	ldr	r3, [r7, #24]
 8010380:	2200      	movs	r2, #0
 8010382:	2120      	movs	r1, #32
 8010384:	68f8      	ldr	r0, [r7, #12]
 8010386:	f000 f97b 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 801038a:	4603      	mov	r3, r0
 801038c:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 801038e:	7ffb      	ldrb	r3, [r7, #31]
 8010390:	2b00      	cmp	r3, #0
 8010392:	d152      	bne.n	801043a <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	68ba      	ldr	r2, [r7, #8]
 801039a:	6812      	ldr	r2, [r2, #0]
 801039c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	68ba      	ldr	r2, [r7, #8]
 80103a6:	6852      	ldr	r2, [r2, #4]
 80103a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	68ba      	ldr	r2, [r7, #8]
 80103b2:	6912      	ldr	r2, [r2, #16]
 80103b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 80103c2:	68bb      	ldr	r3, [r7, #8]
 80103c4:	6899      	ldr	r1, [r3, #8]
 80103c6:	68bb      	ldr	r3, [r7, #8]
 80103c8:	68db      	ldr	r3, [r3, #12]
 80103ca:	430b      	orrs	r3, r1
 80103cc:	431a      	orrs	r2, r3
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80103d6:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	68db      	ldr	r3, [r3, #12]
 80103dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80103e0:	d104      	bne.n	80103ec <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	697a      	ldr	r2, [r7, #20]
 80103e8:	649a      	str	r2, [r3, #72]	@ 0x48
 80103ea:	e011      	b.n	8010410 <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80103f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d004      	beq.n	8010406 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	697a      	ldr	r2, [r7, #20]
 8010402:	649a      	str	r2, [r3, #72]	@ 0x48
 8010404:	e004      	b.n	8010410 <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	693a      	ldr	r2, [r7, #16]
 801040c:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	9300      	str	r3, [sp, #0]
 8010414:	69bb      	ldr	r3, [r7, #24]
 8010416:	2201      	movs	r2, #1
 8010418:	2108      	movs	r1, #8
 801041a:	68f8      	ldr	r0, [r7, #12]
 801041c:	f000 f930 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 8010420:	4603      	mov	r3, r0
 8010422:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8010424:	7ffb      	ldrb	r3, [r7, #31]
 8010426:	2b00      	cmp	r3, #0
 8010428:	d110      	bne.n	801044c <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	2208      	movs	r2, #8
 8010430:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	2202      	movs	r2, #2
 8010436:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8010438:	e008      	b.n	801044c <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
 801043a:	2302      	movs	r3, #2
 801043c:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 801043e:	e005      	b.n	801044c <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
 8010440:	2301      	movs	r3, #1
 8010442:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	2210      	movs	r2, #16
 8010448:	655a      	str	r2, [r3, #84]	@ 0x54
 801044a:	e000      	b.n	801044e <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
 801044c:	bf00      	nop
  }

  return status;
 801044e:	7ffb      	ldrb	r3, [r7, #31]
}
 8010450:	4618      	mov	r0, r3
 8010452:	3720      	adds	r7, #32
 8010454:	46bd      	mov	sp, r7
 8010456:	bd80      	pop	{r7, pc}

08010458 <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
 8010458:	b580      	push	{r7, lr}
 801045a:	b086      	sub	sp, #24
 801045c:	af02      	add	r7, sp, #8
 801045e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010460:	2300      	movs	r3, #0
 8010462:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8010464:	f7f6 f9ee 	bl	8006844 <HAL_GetTick>
 8010468:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801046e:	2b00      	cmp	r3, #0
 8010470:	d06f      	beq.n	8010552 <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	f003 0304 	and.w	r3, r3, #4
 801047c:	2b00      	cmp	r3, #0
 801047e:	d021      	beq.n	80104c4 <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	681a      	ldr	r2, [r3, #0]
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	f022 0204 	bic.w	r2, r2, #4
 801048e:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010494:	4618      	mov	r0, r3
 8010496:	f7f7 fd6d 	bl	8007f74 <HAL_DMA_Abort>
 801049a:	4603      	mov	r3, r0
 801049c:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 801049e:	7bfb      	ldrb	r3, [r7, #15]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d002      	beq.n	80104aa <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	2204      	movs	r2, #4
 80104a8:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80104ae:	4618      	mov	r0, r3
 80104b0:	f7f7 fd60 	bl	8007f74 <HAL_DMA_Abort>
 80104b4:	4603      	mov	r3, r0
 80104b6:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 80104b8:	7bfb      	ldrb	r3, [r7, #15]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d002      	beq.n	80104c4 <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	2204      	movs	r2, #4
 80104c2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	6a1b      	ldr	r3, [r3, #32]
 80104ca:	f003 0320 	and.w	r3, r3, #32
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d033      	beq.n	801053a <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	681a      	ldr	r2, [r3, #0]
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	f042 0202 	orr.w	r2, r2, #2
 80104e0:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80104e6:	9300      	str	r3, [sp, #0]
 80104e8:	68bb      	ldr	r3, [r7, #8]
 80104ea:	2201      	movs	r2, #1
 80104ec:	2102      	movs	r1, #2
 80104ee:	6878      	ldr	r0, [r7, #4]
 80104f0:	f000 f8c6 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 80104f4:	4603      	mov	r3, r0
 80104f6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80104f8:	7bfb      	ldrb	r3, [r7, #15]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d12e      	bne.n	801055c <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	2202      	movs	r2, #2
 8010504:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801050a:	9300      	str	r3, [sp, #0]
 801050c:	68bb      	ldr	r3, [r7, #8]
 801050e:	2200      	movs	r2, #0
 8010510:	2120      	movs	r1, #32
 8010512:	6878      	ldr	r0, [r7, #4]
 8010514:	f000 f8b4 	bl	8010680 <XSPI_WaitFlagStateUntilTimeout>
 8010518:	4603      	mov	r3, r0
 801051a:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 801051c:	7bfb      	ldrb	r3, [r7, #15]
 801051e:	2b00      	cmp	r3, #0
 8010520:	d11c      	bne.n	801055c <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	681a      	ldr	r2, [r3, #0]
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8010530:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	2202      	movs	r2, #2
 8010536:	651a      	str	r2, [r3, #80]	@ 0x50
 8010538:	e010      	b.n	801055c <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	681a      	ldr	r2, [r3, #0]
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8010548:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	2202      	movs	r2, #2
 801054e:	651a      	str	r2, [r3, #80]	@ 0x50
 8010550:	e004      	b.n	801055c <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
 8010552:	2301      	movs	r3, #1
 8010554:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	2210      	movs	r2, #16
 801055a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  return status;
 801055c:	7bfb      	ldrb	r3, [r7, #15]
}
 801055e:	4618      	mov	r0, r3
 8010560:	3710      	adds	r7, #16
 8010562:	46bd      	mov	sp, r7
 8010564:	bd80      	pop	{r7, pc}

08010566 <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
 8010566:	b480      	push	{r7}
 8010568:	b083      	sub	sp, #12
 801056a:	af00      	add	r7, sp, #0
 801056c:	6078      	str	r0, [r7, #4]
 801056e:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	683a      	ldr	r2, [r7, #0]
 8010574:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8010576:	2300      	movs	r3, #0
}
 8010578:	4618      	mov	r0, r3
 801057a:	370c      	adds	r7, #12
 801057c:	46bd      	mov	sp, r7
 801057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010582:	4770      	bx	lr

08010584 <HAL_XSPI_DLYB_SetConfig>:
  * @param  hxspi   : XSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_XSPI_DLYB_SetConfig(XSPI_HandleTypeDef *hxspi, HAL_XSPI_DLYB_CfgTypeDef  *const pdlyb_cfg)
{
 8010584:	b580      	push	{r7, lr}
 8010586:	b084      	sub	sp, #16
 8010588:	af00      	add	r7, sp, #0
 801058a:	6078      	str	r0, [r7, #4]
 801058c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 801058e:	2301      	movs	r3, #1
 8010590:	73fb      	strb	r3, [r7, #15]

  /* Enable XSPI Free Running Clock (mandatory) */
  SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	689a      	ldr	r2, [r3, #8]
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	f042 0202 	orr.w	r2, r2, #2
 80105a0:	609a      	str	r2, [r3, #8]

  /* Update XSPI state */
  hxspi->State = HAL_XSPI_STATE_BUSY_CMD;
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	2208      	movs	r2, #8
 80105a6:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hxspi->Instance == OCTOSPI1)
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	4a11      	ldr	r2, [pc, #68]	@ (80105f4 <HAL_XSPI_DLYB_SetConfig+0x70>)
 80105ae:	4293      	cmp	r3, r2
 80105b0:	d109      	bne.n	80105c6 <HAL_XSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 80105b2:	4811      	ldr	r0, [pc, #68]	@ (80105f8 <HAL_XSPI_DLYB_SetConfig+0x74>)
 80105b4:	f7ff fc1d 	bl	800fdf2 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 80105b8:	6839      	ldr	r1, [r7, #0]
 80105ba:	480f      	ldr	r0, [pc, #60]	@ (80105f8 <HAL_XSPI_DLYB_SetConfig+0x74>)
 80105bc:	f000 fa3e 	bl	8010a3c <LL_DLYB_SetDelay>
    status = HAL_OK;
 80105c0:	2300      	movs	r3, #0
 80105c2:	73fb      	strb	r3, [r7, #15]
 80105c4:	e005      	b.n	80105d2 <HAL_XSPI_DLYB_SetConfig+0x4e>
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105ca:	f043 0208 	orr.w	r2, r3, #8
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Abort the current XSPI operation if exist */
  (void)HAL_XSPI_Abort(hxspi);
 80105d2:	6878      	ldr	r0, [r7, #4]
 80105d4:	f7ff ff40 	bl	8010458 <HAL_XSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	689a      	ldr	r2, [r3, #8]
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	f022 0202 	bic.w	r2, r2, #2
 80105e6:	609a      	str	r2, [r3, #8]

  return status;
 80105e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80105ea:	4618      	mov	r0, r3
 80105ec:	3710      	adds	r7, #16
 80105ee:	46bd      	mov	sp, r7
 80105f0:	bd80      	pop	{r7, pc}
 80105f2:	bf00      	nop
 80105f4:	47001400 	.word	0x47001400
 80105f8:	4600f000 	.word	0x4600f000

080105fc <HAL_XSPI_DLYB_GetClockPeriod>:
  * @param  hxspi   : XSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_XSPI_DLYB_GetClockPeriod(XSPI_HandleTypeDef *hxspi, HAL_XSPI_DLYB_CfgTypeDef  *const pdlyb_cfg)
{
 80105fc:	b580      	push	{r7, lr}
 80105fe:	b084      	sub	sp, #16
 8010600:	af00      	add	r7, sp, #0
 8010602:	6078      	str	r0, [r7, #4]
 8010604:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8010606:	2301      	movs	r3, #1
 8010608:	73fb      	strb	r3, [r7, #15]

  /* Enable XSPI Free Running Clock (mandatory) */
  SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	689a      	ldr	r2, [r3, #8]
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	f042 0202 	orr.w	r2, r2, #2
 8010618:	609a      	str	r2, [r3, #8]

  /* Update XSPI state */
  hxspi->State = HAL_XSPI_STATE_BUSY_CMD;
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	2208      	movs	r2, #8
 801061e:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hxspi->Instance == OCTOSPI1)
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	4a14      	ldr	r2, [pc, #80]	@ (8010678 <HAL_XSPI_DLYB_GetClockPeriod+0x7c>)
 8010626:	4293      	cmp	r3, r2
 8010628:	d10f      	bne.n	801064a <HAL_XSPI_DLYB_GetClockPeriod+0x4e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 801062a:	4814      	ldr	r0, [pc, #80]	@ (801067c <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
 801062c:	f7ff fbe1 	bl	800fdf2 <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI1, pdlyb_cfg) == (uint32_t)SUCCESS)
 8010630:	6839      	ldr	r1, [r7, #0]
 8010632:	4812      	ldr	r0, [pc, #72]	@ (801067c <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
 8010634:	f000 fa22 	bl	8010a7c <LL_DLYB_GetClockPeriod>
 8010638:	4603      	mov	r3, r0
 801063a:	2b00      	cmp	r3, #0
 801063c:	d101      	bne.n	8010642 <HAL_XSPI_DLYB_GetClockPeriod+0x46>
    {
      status = HAL_OK;
 801063e:	2300      	movs	r3, #0
 8010640:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI1);
 8010642:	480e      	ldr	r0, [pc, #56]	@ (801067c <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
 8010644:	f7ff fbe5 	bl	800fe12 <LL_DLYB_Disable>
 8010648:	e005      	b.n	8010656 <HAL_XSPI_DLYB_GetClockPeriod+0x5a>
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801064e:	f043 0208 	orr.w	r2, r3, #8
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Abort the current XSPI operation if exist */
  (void)HAL_XSPI_Abort(hxspi);
 8010656:	6878      	ldr	r0, [r7, #4]
 8010658:	f7ff fefe 	bl	8010458 <HAL_XSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	689a      	ldr	r2, [r3, #8]
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	f022 0202 	bic.w	r2, r2, #2
 801066a:	609a      	str	r2, [r3, #8]

  return status;
 801066c:	7bfb      	ldrb	r3, [r7, #15]
}
 801066e:	4618      	mov	r0, r3
 8010670:	3710      	adds	r7, #16
 8010672:	46bd      	mov	sp, r7
 8010674:	bd80      	pop	{r7, pc}
 8010676:	bf00      	nop
 8010678:	47001400 	.word	0x47001400
 801067c:	4600f000 	.word	0x4600f000

08010680 <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b084      	sub	sp, #16
 8010684:	af00      	add	r7, sp, #0
 8010686:	60f8      	str	r0, [r7, #12]
 8010688:	60b9      	str	r1, [r7, #8]
 801068a:	603b      	str	r3, [r7, #0]
 801068c:	4613      	mov	r3, r2
 801068e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8010690:	e019      	b.n	80106c6 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010692:	69bb      	ldr	r3, [r7, #24]
 8010694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010698:	d015      	beq.n	80106c6 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801069a:	f7f6 f8d3 	bl	8006844 <HAL_GetTick>
 801069e:	4602      	mov	r2, r0
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	1ad3      	subs	r3, r2, r3
 80106a4:	69ba      	ldr	r2, [r7, #24]
 80106a6:	429a      	cmp	r2, r3
 80106a8:	d302      	bcc.n	80106b0 <XSPI_WaitFlagStateUntilTimeout+0x30>
 80106aa:	69bb      	ldr	r3, [r7, #24]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d10a      	bne.n	80106c6 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	2202      	movs	r2, #2
 80106b4:	651a      	str	r2, [r3, #80]	@ 0x50
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106ba:	f043 0201 	orr.w	r2, r3, #1
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_TIMEOUT;
 80106c2:	2303      	movs	r3, #3
 80106c4:	e00e      	b.n	80106e4 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	6a1a      	ldr	r2, [r3, #32]
 80106cc:	68bb      	ldr	r3, [r7, #8]
 80106ce:	4013      	ands	r3, r2
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	bf14      	ite	ne
 80106d4:	2301      	movne	r3, #1
 80106d6:	2300      	moveq	r3, #0
 80106d8:	b2db      	uxtb	r3, r3
 80106da:	461a      	mov	r2, r3
 80106dc:	79fb      	ldrb	r3, [r7, #7]
 80106de:	429a      	cmp	r2, r3
 80106e0:	d1d7      	bne.n	8010692 <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80106e2:	2300      	movs	r3, #0
}
 80106e4:	4618      	mov	r0, r3
 80106e6:	3710      	adds	r7, #16
 80106e8:	46bd      	mov	sp, r7
 80106ea:	bd80      	pop	{r7, pc}

080106ec <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *pCmd)
{
 80106ec:	b480      	push	{r7}
 80106ee:	b089      	sub	sp, #36	@ 0x24
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	6078      	str	r0, [r7, #4]
 80106f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80106f6:	2300      	movs	r3, #0
 80106f8:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	681a      	ldr	r2, [r3, #0]
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8010708:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	689b      	ldr	r3, [r3, #8]
 801070e:	2b00      	cmp	r3, #0
 8010710:	d10a      	bne.n	8010728 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 801071c:	683b      	ldr	r3, [r7, #0]
 801071e:	685a      	ldr	r2, [r3, #4]
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	430a      	orrs	r2, r1
 8010726:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8010728:	683b      	ldr	r3, [r7, #0]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	2b02      	cmp	r3, #2
 801072e:	d114      	bne.n	801075a <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8010738:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8010742:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 801074c:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8010756:	60fb      	str	r3, [r7, #12]
 8010758:	e02c      	b.n	80107b4 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
 801075a:	683b      	ldr	r3, [r7, #0]
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	2b03      	cmp	r3, #3
 8010760:	d114      	bne.n	801078c <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 801076a:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8010774:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801077e:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8010788:	60fb      	str	r3, [r7, #12]
 801078a:	e013      	b.n	80107b4 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8010794:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 801079e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80107a8:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80107b2:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (pCmd->DQSMode | pCmd->SIOOMode);
 80107b4:	683b      	ldr	r3, [r7, #0]
 80107b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80107b8:	683b      	ldr	r3, [r7, #0]
 80107ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80107bc:	431a      	orrs	r2, r3
 80107be:	69bb      	ldr	r3, [r7, #24]
 80107c0:	601a      	str	r2, [r3, #0]

  /* Workaround for Erratasheet: Memory-mapped write error response when DQS output is disabled */
  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 80107c2:	683b      	ldr	r3, [r7, #0]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	2b02      	cmp	r3, #2
 80107c8:	d105      	bne.n	80107d6 <XSPI_ConfigCmd+0xea>
  {
    /* When doing memory-mapped writes, set the DQSE bit of the OCTOSPI_WCCR register,
       even for memories that have no DQS pin. */
    SET_BIT((*ccr_reg), XSPI_CCR_DQSE);
 80107ca:	69bb      	ldr	r3, [r7, #24]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80107d2:	69bb      	ldr	r3, [r7, #24]
 80107d4:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
 80107d6:	683b      	ldr	r3, [r7, #0]
 80107d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d012      	beq.n	8010804 <XSPI_ConfigCmd+0x118>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
 80107de:	683b      	ldr	r3, [r7, #0]
 80107e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
 80107e6:	69bb      	ldr	r3, [r7, #24]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80107ee:	683b      	ldr	r3, [r7, #0]
 80107f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80107f2:	683b      	ldr	r3, [r7, #0]
 80107f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80107f6:	4319      	orrs	r1, r3
 80107f8:	683b      	ldr	r3, [r7, #0]
 80107fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107fc:	430b      	orrs	r3, r1
 80107fe:	431a      	orrs	r2, r3
 8010800:	69bb      	ldr	r3, [r7, #24]
 8010802:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
 8010804:	697b      	ldr	r3, [r7, #20]
 8010806:	681b      	ldr	r3, [r3, #0]
 8010808:	f023 021f 	bic.w	r2, r3, #31
 801080c:	683b      	ldr	r3, [r7, #0]
 801080e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010810:	431a      	orrs	r2, r3
 8010812:	697b      	ldr	r3, [r7, #20]
 8010814:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8010816:	683b      	ldr	r3, [r7, #0]
 8010818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801081a:	2b00      	cmp	r3, #0
 801081c:	d009      	beq.n	8010832 <XSPI_ConfigCmd+0x146>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 801081e:	683b      	ldr	r3, [r7, #0]
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	2b00      	cmp	r3, #0
 8010824:	d105      	bne.n	8010832 <XSPI_ConfigCmd+0x146>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
 8010826:	683b      	ldr	r3, [r7, #0]
 8010828:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	3a01      	subs	r2, #1
 8010830:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8010832:	683b      	ldr	r3, [r7, #0]
 8010834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010836:	2b00      	cmp	r3, #0
 8010838:	d01e      	beq.n	8010878 <XSPI_ConfigCmd+0x18c>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 801083a:	683b      	ldr	r3, [r7, #0]
 801083c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801083e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010842:	d10a      	bne.n	801085a <XSPI_ConfigCmd+0x16e>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8010854:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8010858:	e00e      	b.n	8010878 <XSPI_ConfigCmd+0x18c>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801085e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010862:	d109      	bne.n	8010878 <XSPI_ConfigCmd+0x18c>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8010874:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
 8010878:	683b      	ldr	r3, [r7, #0]
 801087a:	68db      	ldr	r3, [r3, #12]
 801087c:	2b00      	cmp	r3, #0
 801087e:	f000 8099 	beq.w	80109b4 <XSPI_ConfigCmd+0x2c8>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8010882:	683b      	ldr	r3, [r7, #0]
 8010884:	69db      	ldr	r3, [r3, #28]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d055      	beq.n	8010936 <XSPI_ConfigCmd+0x24a>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 801088a:	683b      	ldr	r3, [r7, #0]
 801088c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801088e:	2b00      	cmp	r3, #0
 8010890:	d01e      	beq.n	80108d0 <XSPI_ConfigCmd+0x1e4>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8010892:	69bb      	ldr	r3, [r7, #24]
 8010894:	681a      	ldr	r2, [r3, #0]
 8010896:	4b68      	ldr	r3, [pc, #416]	@ (8010a38 <XSPI_ConfigCmd+0x34c>)
 8010898:	4013      	ands	r3, r2
 801089a:	683a      	ldr	r2, [r7, #0]
 801089c:	68d1      	ldr	r1, [r2, #12]
 801089e:	683a      	ldr	r2, [r7, #0]
 80108a0:	6952      	ldr	r2, [r2, #20]
 80108a2:	4311      	orrs	r1, r2
 80108a4:	683a      	ldr	r2, [r7, #0]
 80108a6:	6912      	ldr	r2, [r2, #16]
 80108a8:	4311      	orrs	r1, r2
 80108aa:	683a      	ldr	r2, [r7, #0]
 80108ac:	69d2      	ldr	r2, [r2, #28]
 80108ae:	4311      	orrs	r1, r2
 80108b0:	683a      	ldr	r2, [r7, #0]
 80108b2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80108b4:	4311      	orrs	r1, r2
 80108b6:	683a      	ldr	r2, [r7, #0]
 80108b8:	6a12      	ldr	r2, [r2, #32]
 80108ba:	4311      	orrs	r1, r2
 80108bc:	683a      	ldr	r2, [r7, #0]
 80108be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80108c0:	4311      	orrs	r1, r2
 80108c2:	683a      	ldr	r2, [r7, #0]
 80108c4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80108c6:	430a      	orrs	r2, r1
 80108c8:	431a      	orrs	r2, r3
 80108ca:	69bb      	ldr	r3, [r7, #24]
 80108cc:	601a      	str	r2, [r3, #0]
 80108ce:	e028      	b.n	8010922 <XSPI_ConfigCmd+0x236>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 80108d0:	69bb      	ldr	r3, [r7, #24]
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80108d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80108dc:	683a      	ldr	r2, [r7, #0]
 80108de:	68d1      	ldr	r1, [r2, #12]
 80108e0:	683a      	ldr	r2, [r7, #0]
 80108e2:	6952      	ldr	r2, [r2, #20]
 80108e4:	4311      	orrs	r1, r2
 80108e6:	683a      	ldr	r2, [r7, #0]
 80108e8:	6912      	ldr	r2, [r2, #16]
 80108ea:	4311      	orrs	r1, r2
 80108ec:	683a      	ldr	r2, [r7, #0]
 80108ee:	69d2      	ldr	r2, [r2, #28]
 80108f0:	4311      	orrs	r1, r2
 80108f2:	683a      	ldr	r2, [r7, #0]
 80108f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80108f6:	4311      	orrs	r1, r2
 80108f8:	683a      	ldr	r2, [r7, #0]
 80108fa:	6a12      	ldr	r2, [r2, #32]
 80108fc:	430a      	orrs	r2, r1
 80108fe:	431a      	orrs	r2, r3
 8010900:	69bb      	ldr	r3, [r7, #24]
 8010902:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010908:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801090c:	d109      	bne.n	8010922 <XSPI_ConfigCmd+0x236>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 801090e:	683b      	ldr	r3, [r7, #0]
 8010910:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8010912:	2b08      	cmp	r3, #8
 8010914:	d105      	bne.n	8010922 <XSPI_ConfigCmd+0x236>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8010916:	69bb      	ldr	r3, [r7, #24]
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 801091e:	69bb      	ldr	r3, [r7, #24]
 8010920:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8010922:	683b      	ldr	r3, [r7, #0]
 8010924:	689a      	ldr	r2, [r3, #8]
 8010926:	693b      	ldr	r3, [r7, #16]
 8010928:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	683a      	ldr	r2, [r7, #0]
 8010930:	6992      	ldr	r2, [r2, #24]
 8010932:	649a      	str	r2, [r3, #72]	@ 0x48
 8010934:	e078      	b.n	8010a28 <XSPI_ConfigCmd+0x33c>
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8010936:	683b      	ldr	r3, [r7, #0]
 8010938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801093a:	2b00      	cmp	r3, #0
 801093c:	d017      	beq.n	801096e <XSPI_ConfigCmd+0x282>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
 801093e:	69bb      	ldr	r3, [r7, #24]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8010946:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801094a:	683a      	ldr	r2, [r7, #0]
 801094c:	68d1      	ldr	r1, [r2, #12]
 801094e:	683a      	ldr	r2, [r7, #0]
 8010950:	6952      	ldr	r2, [r2, #20]
 8010952:	4311      	orrs	r1, r2
 8010954:	683a      	ldr	r2, [r7, #0]
 8010956:	6912      	ldr	r2, [r2, #16]
 8010958:	4311      	orrs	r1, r2
 801095a:	683a      	ldr	r2, [r7, #0]
 801095c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 801095e:	4311      	orrs	r1, r2
 8010960:	683a      	ldr	r2, [r7, #0]
 8010962:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8010964:	430a      	orrs	r2, r1
 8010966:	431a      	orrs	r2, r3
 8010968:	69bb      	ldr	r3, [r7, #24]
 801096a:	601a      	str	r2, [r3, #0]
 801096c:	e01d      	b.n	80109aa <XSPI_ConfigCmd+0x2be>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
 801096e:	69bb      	ldr	r3, [r7, #24]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8010976:	683b      	ldr	r3, [r7, #0]
 8010978:	68d9      	ldr	r1, [r3, #12]
 801097a:	683b      	ldr	r3, [r7, #0]
 801097c:	695b      	ldr	r3, [r3, #20]
 801097e:	4319      	orrs	r1, r3
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	691b      	ldr	r3, [r3, #16]
 8010984:	430b      	orrs	r3, r1
 8010986:	431a      	orrs	r2, r3
 8010988:	69bb      	ldr	r3, [r7, #24]
 801098a:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010990:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010994:	d109      	bne.n	80109aa <XSPI_ConfigCmd+0x2be>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8010996:	683b      	ldr	r3, [r7, #0]
 8010998:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 801099a:	2b08      	cmp	r3, #8
 801099c:	d105      	bne.n	80109aa <XSPI_ConfigCmd+0x2be>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 801099e:	69bb      	ldr	r3, [r7, #24]
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80109a6:	69bb      	ldr	r3, [r7, #24]
 80109a8:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 80109aa:	683b      	ldr	r3, [r7, #0]
 80109ac:	689a      	ldr	r2, [r3, #8]
 80109ae:	693b      	ldr	r3, [r7, #16]
 80109b0:	601a      	str	r2, [r3, #0]
 80109b2:	e039      	b.n	8010a28 <XSPI_ConfigCmd+0x33c>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 80109b4:	683b      	ldr	r3, [r7, #0]
 80109b6:	69db      	ldr	r3, [r3, #28]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d030      	beq.n	8010a1e <XSPI_ConfigCmd+0x332>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 80109bc:	683b      	ldr	r3, [r7, #0]
 80109be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d017      	beq.n	80109f4 <XSPI_ConfigCmd+0x308>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
 80109c4:	69bb      	ldr	r3, [r7, #24]
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80109cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80109d0:	683a      	ldr	r2, [r7, #0]
 80109d2:	69d1      	ldr	r1, [r2, #28]
 80109d4:	683a      	ldr	r2, [r7, #0]
 80109d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80109d8:	4311      	orrs	r1, r2
 80109da:	683a      	ldr	r2, [r7, #0]
 80109dc:	6a12      	ldr	r2, [r2, #32]
 80109de:	4311      	orrs	r1, r2
 80109e0:	683a      	ldr	r2, [r7, #0]
 80109e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80109e4:	4311      	orrs	r1, r2
 80109e6:	683a      	ldr	r2, [r7, #0]
 80109e8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80109ea:	430a      	orrs	r2, r1
 80109ec:	431a      	orrs	r2, r3
 80109ee:	69bb      	ldr	r3, [r7, #24]
 80109f0:	601a      	str	r2, [r3, #0]
 80109f2:	e00e      	b.n	8010a12 <XSPI_ConfigCmd+0x326>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
 80109f4:	69bb      	ldr	r3, [r7, #24]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80109fc:	683b      	ldr	r3, [r7, #0]
 80109fe:	69d9      	ldr	r1, [r3, #28]
 8010a00:	683b      	ldr	r3, [r7, #0]
 8010a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a04:	4319      	orrs	r1, r3
 8010a06:	683b      	ldr	r3, [r7, #0]
 8010a08:	6a1b      	ldr	r3, [r3, #32]
 8010a0a:	430b      	orrs	r3, r1
 8010a0c:	431a      	orrs	r2, r3
 8010a0e:	69bb      	ldr	r3, [r7, #24]
 8010a10:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	683a      	ldr	r2, [r7, #0]
 8010a18:	6992      	ldr	r2, [r2, #24]
 8010a1a:	649a      	str	r2, [r3, #72]	@ 0x48
 8010a1c:	e004      	b.n	8010a28 <XSPI_ConfigCmd+0x33c>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8010a1e:	2301      	movs	r3, #1
 8010a20:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	2208      	movs	r2, #8
 8010a26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
 8010a28:	7ffb      	ldrb	r3, [r7, #31]
}
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	3724      	adds	r7, #36	@ 0x24
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a34:	4770      	bx	lr
 8010a36:	bf00      	nop
 8010a38:	f0ffc0c0 	.word	0xf0ffc0c0

08010a3c <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8010a3c:	b480      	push	{r7}
 8010a3e:	b083      	sub	sp, #12
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
 8010a44:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	f043 0202 	orr.w	r2, r3, #2
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 8010a52:	683b      	ldr	r3, [r7, #0]
 8010a54:	685a      	ldr	r2, [r3, #4]
 8010a56:	683b      	ldr	r3, [r7, #0]
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	021b      	lsls	r3, r3, #8
 8010a5c:	431a      	orrs	r2, r3
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	f023 0202 	bic.w	r2, r3, #2
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	601a      	str	r2, [r3, #0]
}
 8010a6e:	bf00      	nop
 8010a70:	370c      	adds	r7, #12
 8010a72:	46bd      	mov	sp, r7
 8010a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a78:	4770      	bx	lr
	...

08010a7c <LL_DLYB_GetClockPeriod>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: there is a valid period detected and stored in pdlyb_cfg.
  *          - ERROR: there is no valid period detected.
  */
uint32_t LL_DLYB_GetClockPeriod(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
 8010a7c:	b580      	push	{r7, lr}
 8010a7e:	b086      	sub	sp, #24
 8010a80:	af00      	add	r7, sp, #0
 8010a82:	6078      	str	r0, [r7, #4]
 8010a84:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8010a86:	2300      	movs	r3, #0
 8010a88:	617b      	str	r3, [r7, #20]

  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	f043 0202 	orr.w	r2, r3, #2
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	601a      	str	r2, [r3, #0]

  /* Delay line length detection */
  while (i < DLYB_MAX_UNIT)
 8010a96:	e02a      	b.n	8010aee <LL_DLYB_GetClockPeriod+0x72>
  {
    /* Set the Delay of the UNIT(s)*/
    DLYBx->CFGR = DLYB_MAX_SELECT | (i << DLYB_CFGR_UNIT_Pos);
 8010a98:	697b      	ldr	r3, [r7, #20]
 8010a9a:	021b      	lsls	r3, r3, #8
 8010a9c:	f043 020c 	orr.w	r2, r3, #12
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	605a      	str	r2, [r3, #4]

    /* Waiting for a LNG valid value */
    tickstart =  HAL_GetTick();
 8010aa4:	f7f5 fece 	bl	8006844 <HAL_GetTick>
 8010aa8:	60f8      	str	r0, [r7, #12]
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 8010aaa:	e00c      	b.n	8010ac6 <LL_DLYB_GetClockPeriod+0x4a>
    {
      if ((HAL_GetTick() - tickstart) >=  DLYB_TIMEOUT)
 8010aac:	f7f5 feca 	bl	8006844 <HAL_GetTick>
 8010ab0:	4602      	mov	r2, r0
 8010ab2:	68fb      	ldr	r3, [r7, #12]
 8010ab4:	1ad3      	subs	r3, r2, r3
 8010ab6:	2bfe      	cmp	r3, #254	@ 0xfe
 8010ab8:	d905      	bls.n	8010ac6 <LL_DLYB_GetClockPeriod+0x4a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	685b      	ldr	r3, [r3, #4]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	db01      	blt.n	8010ac6 <LL_DLYB_GetClockPeriod+0x4a>
        {
          return (uint32_t) HAL_TIMEOUT;
 8010ac2:	2303      	movs	r3, #3
 8010ac4:	e042      	b.n	8010b4c <LL_DLYB_GetClockPeriod+0xd0>
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	685b      	ldr	r3, [r3, #4]
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	daee      	bge.n	8010aac <LL_DLYB_GetClockPeriod+0x30>
        }
      }
    }

    if ((DLYBx->CFGR & DLYB_LNG_10_0_MASK) != 0U)
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	685a      	ldr	r2, [r3, #4]
 8010ad2:	4b20      	ldr	r3, [pc, #128]	@ (8010b54 <LL_DLYB_GetClockPeriod+0xd8>)
 8010ad4:	4013      	ands	r3, r2
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d006      	beq.n	8010ae8 <LL_DLYB_GetClockPeriod+0x6c>
    {
      if ((DLYBx->CFGR & (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)) != DLYB_LNG_11_10_MASK)
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	685b      	ldr	r3, [r3, #4]
 8010ade:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8010ae2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8010ae6:	d106      	bne.n	8010af6 <LL_DLYB_GetClockPeriod+0x7a>
      {
        /* Delay line length is configured to one input clock period*/
        break;
      }
    }
    i++;
 8010ae8:	697b      	ldr	r3, [r7, #20]
 8010aea:	3301      	adds	r3, #1
 8010aec:	617b      	str	r3, [r7, #20]
  while (i < DLYB_MAX_UNIT)
 8010aee:	697b      	ldr	r3, [r7, #20]
 8010af0:	2b7f      	cmp	r3, #127	@ 0x7f
 8010af2:	d9d1      	bls.n	8010a98 <LL_DLYB_GetClockPeriod+0x1c>
 8010af4:	e000      	b.n	8010af8 <LL_DLYB_GetClockPeriod+0x7c>
        break;
 8010af6:	bf00      	nop
  }

  if (DLYB_MAX_UNIT != i)
 8010af8:	697b      	ldr	r3, [r7, #20]
 8010afa:	2b80      	cmp	r3, #128	@ 0x80
 8010afc:	d022      	beq.n	8010b44 <LL_DLYB_GetClockPeriod+0xc8>
  {
    /* Determine how many unit delays (nb) span one input clock period */
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16U;
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	685b      	ldr	r3, [r3, #4]
 8010b02:	0c1b      	lsrs	r3, r3, #16
 8010b04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010b08:	60bb      	str	r3, [r7, #8]
    nb = 10U;
 8010b0a:	230a      	movs	r3, #10
 8010b0c:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
 8010b0e:	e002      	b.n	8010b16 <LL_DLYB_GetClockPeriod+0x9a>
    {
      nb--;
 8010b10:	693b      	ldr	r3, [r7, #16]
 8010b12:	3b01      	subs	r3, #1
 8010b14:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
 8010b16:	693b      	ldr	r3, [r7, #16]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d005      	beq.n	8010b28 <LL_DLYB_GetClockPeriod+0xac>
 8010b1c:	68ba      	ldr	r2, [r7, #8]
 8010b1e:	693b      	ldr	r3, [r7, #16]
 8010b20:	fa22 f303 	lsr.w	r3, r2, r3
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d0f3      	beq.n	8010b10 <LL_DLYB_GetClockPeriod+0x94>
    }
    if (nb != 0U)
 8010b28:	693b      	ldr	r3, [r7, #16]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d00a      	beq.n	8010b44 <LL_DLYB_GetClockPeriod+0xc8>
    {
      pdlyb_cfg->PhaseSel = nb ;
 8010b2e:	683b      	ldr	r3, [r7, #0]
 8010b30:	693a      	ldr	r2, [r7, #16]
 8010b32:	605a      	str	r2, [r3, #4]
      pdlyb_cfg->Units = i ;
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	697a      	ldr	r2, [r7, #20]
 8010b38:	601a      	str	r2, [r3, #0]

      /* Disable the length sampling */
      DLYBx->CR = DLYB_CR_SEN;
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	2202      	movs	r2, #2
 8010b3e:	601a      	str	r2, [r3, #0]

      return (uint32_t)SUCCESS;
 8010b40:	2300      	movs	r3, #0
 8010b42:	e003      	b.n	8010b4c <LL_DLYB_GetClockPeriod+0xd0>
    }
  }

  /* Disable the length sampling */
  DLYBx->CR = DLYB_CR_SEN;
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	2202      	movs	r2, #2
 8010b48:	601a      	str	r2, [r3, #0]

  return (uint32_t)ERROR;
 8010b4a:	2301      	movs	r3, #1

}
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	3718      	adds	r7, #24
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bd80      	pop	{r7, pc}
 8010b54:	07ff0000 	.word	0x07ff0000

08010b58 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 8010b58:	b480      	push	{r7}
 8010b5a:	b087      	sub	sp, #28
 8010b5c:	af00      	add	r7, sp, #0
 8010b5e:	6078      	str	r0, [r7, #4]
 8010b60:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8010b62:	683b      	ldr	r3, [r7, #0]
 8010b64:	681a      	ldr	r2, [r3, #0]
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b6c:	683a      	ldr	r2, [r7, #0]
 8010b6e:	6812      	ldr	r2, [r2, #0]
 8010b70:	f023 0101 	bic.w	r1, r3, #1
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8010b7a:	683b      	ldr	r3, [r7, #0]
 8010b7c:	689b      	ldr	r3, [r3, #8]
 8010b7e:	2b08      	cmp	r3, #8
 8010b80:	d102      	bne.n	8010b88 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8010b82:	2340      	movs	r3, #64	@ 0x40
 8010b84:	617b      	str	r3, [r7, #20]
 8010b86:	e001      	b.n	8010b8c <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8010b88:	2300      	movs	r3, #0
 8010b8a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8010b8c:	683b      	ldr	r3, [r7, #0]
 8010b8e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8010b90:	697b      	ldr	r3, [r7, #20]
 8010b92:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8010b94:	683b      	ldr	r3, [r7, #0]
 8010b96:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8010b98:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8010b9a:	683b      	ldr	r3, [r7, #0]
 8010b9c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8010b9e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8010ba0:	683b      	ldr	r3, [r7, #0]
 8010ba2:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8010ba4:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8010ba6:	683b      	ldr	r3, [r7, #0]
 8010ba8:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8010baa:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8010bac:	683b      	ldr	r3, [r7, #0]
 8010bae:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8010bb0:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8010bb2:	683b      	ldr	r3, [r7, #0]
 8010bb4:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8010bb6:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8010bb8:	683b      	ldr	r3, [r7, #0]
 8010bba:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8010bbc:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8010bbe:	683b      	ldr	r3, [r7, #0]
 8010bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 8010bc2:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8010bc4:	683b      	ldr	r3, [r7, #0]
 8010bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 8010bc8:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8010bca:	683b      	ldr	r3, [r7, #0]
 8010bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 8010bce:	4313      	orrs	r3, r2
 8010bd0:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8010bd2:	683b      	ldr	r3, [r7, #0]
 8010bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010bd6:	693a      	ldr	r2, [r7, #16]
 8010bd8:	4313      	orrs	r3, r2
 8010bda:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 8010bdc:	683b      	ldr	r3, [r7, #0]
 8010bde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010be0:	693a      	ldr	r2, [r7, #16]
 8010be2:	4313      	orrs	r3, r2
 8010be4:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 8010be6:	683b      	ldr	r3, [r7, #0]
 8010be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010bea:	693a      	ldr	r2, [r7, #16]
 8010bec:	4313      	orrs	r3, r2
 8010bee:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8010bf0:	683b      	ldr	r3, [r7, #0]
 8010bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010bf4:	693a      	ldr	r2, [r7, #16]
 8010bf6:	4313      	orrs	r3, r2
 8010bf8:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8010bfa:	4b3d      	ldr	r3, [pc, #244]	@ (8010cf0 <FMC_NORSRAM_Init+0x198>)
 8010bfc:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010c04:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010c0c:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8010c14:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8010c1c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8010c1e:	683b      	ldr	r3, [r7, #0]
 8010c20:	681a      	ldr	r2, [r3, #0]
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8010c28:	68fb      	ldr	r3, [r7, #12]
 8010c2a:	43db      	mvns	r3, r3
 8010c2c:	ea02 0103 	and.w	r1, r2, r3
 8010c30:	683b      	ldr	r3, [r7, #0]
 8010c32:	681a      	ldr	r2, [r3, #0]
 8010c34:	693b      	ldr	r3, [r7, #16]
 8010c36:	4319      	orrs	r1, r3
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8010c3e:	683b      	ldr	r3, [r7, #0]
 8010c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010c42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010c46:	d10c      	bne.n	8010c62 <FMC_NORSRAM_Init+0x10a>
 8010c48:	683b      	ldr	r3, [r7, #0]
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d008      	beq.n	8010c62 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8010c58:	683b      	ldr	r3, [r7, #0]
 8010c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010c5c:	431a      	orrs	r2, r3
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8010c62:	683b      	ldr	r3, [r7, #0]
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d006      	beq.n	8010c78 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	681a      	ldr	r2, [r3, #0]
 8010c6e:	683b      	ldr	r3, [r7, #0]
 8010c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c72:	431a      	orrs	r2, r3
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8010c78:	683b      	ldr	r3, [r7, #0]
 8010c7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010c7e:	2b01      	cmp	r3, #1
 8010c80:	d12f      	bne.n	8010ce2 <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	6a1b      	ldr	r3, [r3, #32]
 8010c86:	0c1b      	lsrs	r3, r3, #16
 8010c88:	041b      	lsls	r3, r3, #16
 8010c8a:	683a      	ldr	r2, [r7, #0]
 8010c8c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8010c8e:	431a      	orrs	r2, r3
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 8010c94:	683b      	ldr	r3, [r7, #0]
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	2b04      	cmp	r3, #4
 8010c9a:	d014      	beq.n	8010cc6 <FMC_NORSRAM_Init+0x16e>
 8010c9c:	2b04      	cmp	r3, #4
 8010c9e:	d819      	bhi.n	8010cd4 <FMC_NORSRAM_Init+0x17c>
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d002      	beq.n	8010caa <FMC_NORSRAM_Init+0x152>
 8010ca4:	2b02      	cmp	r3, #2
 8010ca6:	d007      	beq.n	8010cb8 <FMC_NORSRAM_Init+0x160>
 8010ca8:	e014      	b.n	8010cd4 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	6a1b      	ldr	r3, [r3, #32]
 8010cae:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	621a      	str	r2, [r3, #32]
        break;
 8010cb6:	e014      	b.n	8010ce2 <FMC_NORSRAM_Init+0x18a>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	6a1b      	ldr	r3, [r3, #32]
 8010cbc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	621a      	str	r2, [r3, #32]
        break;
 8010cc4:	e00d      	b.n	8010ce2 <FMC_NORSRAM_Init+0x18a>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	6a1b      	ldr	r3, [r3, #32]
 8010cca:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	621a      	str	r2, [r3, #32]
        break;
 8010cd2:	e006      	b.n	8010ce2 <FMC_NORSRAM_Init+0x18a>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	6a1b      	ldr	r3, [r3, #32]
 8010cd8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	621a      	str	r2, [r3, #32]
        break;
 8010ce0:	bf00      	nop
    }
  }

  return HAL_OK;
 8010ce2:	2300      	movs	r3, #0
}
 8010ce4:	4618      	mov	r0, r3
 8010ce6:	371c      	adds	r7, #28
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cee:	4770      	bx	lr
 8010cf0:	0008fb7f 	.word	0x0008fb7f

08010cf4 <FMC_NORSRAM_DeInit>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device,
                                     FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 8010cf4:	b480      	push	{r7}
 8010cf6:	b085      	sub	sp, #20
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	60f8      	str	r0, [r7, #12]
 8010cfc:	60b9      	str	r1, [r7, #8]
 8010cfe:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Disable the FMC_NORSRAM device */
  __FMC_NORSRAM_DISABLE(Device, Bank);
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	687a      	ldr	r2, [r7, #4]
 8010d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d08:	f023 0101 	bic.w	r1, r3, #1
 8010d0c:	68fb      	ldr	r3, [r7, #12]
 8010d0e:	687a      	ldr	r2, [r7, #4]
 8010d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* De-initialize the FMC_NORSRAM device */
  /* FMC_NORSRAM_BANK1 */
  if (Bank == FMC_NORSRAM_BANK1)
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d106      	bne.n	8010d28 <FMC_NORSRAM_DeInit+0x34>
  {
    Device->BTCR[Bank] = 0x000030DBU;
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	687a      	ldr	r2, [r7, #4]
 8010d1e:	f243 01db 	movw	r1, #12507	@ 0x30db
 8010d22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8010d26:	e005      	b.n	8010d34 <FMC_NORSRAM_DeInit+0x40>
  }
  /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
  else
  {
    Device->BTCR[Bank] = 0x000030D2U;
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	687a      	ldr	r2, [r7, #4]
 8010d2c:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 8010d30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	1c5a      	adds	r2, r3, #1
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8010d3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 8010d42:	68bb      	ldr	r3, [r7, #8]
 8010d44:	687a      	ldr	r2, [r7, #4]
 8010d46:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8010d4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* De-initialize PSRAM chip select counter */
  switch (Bank)
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	2b04      	cmp	r3, #4
 8010d52:	d017      	beq.n	8010d84 <FMC_NORSRAM_DeInit+0x90>
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	2b04      	cmp	r3, #4
 8010d58:	d81b      	bhi.n	8010d92 <FMC_NORSRAM_DeInit+0x9e>
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d003      	beq.n	8010d68 <FMC_NORSRAM_DeInit+0x74>
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	2b02      	cmp	r3, #2
 8010d64:	d007      	beq.n	8010d76 <FMC_NORSRAM_DeInit+0x82>
 8010d66:	e014      	b.n	8010d92 <FMC_NORSRAM_DeInit+0x9e>
  {
    case FMC_NORSRAM_BANK1 :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	6a1b      	ldr	r3, [r3, #32]
 8010d6c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	621a      	str	r2, [r3, #32]
      break;
 8010d74:	e014      	b.n	8010da0 <FMC_NORSRAM_DeInit+0xac>

    case FMC_NORSRAM_BANK2 :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	6a1b      	ldr	r3, [r3, #32]
 8010d7a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	621a      	str	r2, [r3, #32]
      break;
 8010d82:	e00d      	b.n	8010da0 <FMC_NORSRAM_DeInit+0xac>

    case FMC_NORSRAM_BANK3 :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	6a1b      	ldr	r3, [r3, #32]
 8010d88:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	621a      	str	r2, [r3, #32]
      break;
 8010d90:	e006      	b.n	8010da0 <FMC_NORSRAM_DeInit+0xac>

    default :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	6a1b      	ldr	r3, [r3, #32]
 8010d96:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8010d9a:	68fb      	ldr	r3, [r7, #12]
 8010d9c:	621a      	str	r2, [r3, #32]
      break;
 8010d9e:	bf00      	nop
  }

  return HAL_OK;
 8010da0:	2300      	movs	r3, #0
}
 8010da2:	4618      	mov	r0, r3
 8010da4:	3714      	adds	r7, #20
 8010da6:	46bd      	mov	sp, r7
 8010da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dac:	4770      	bx	lr

08010dae <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010dae:	b480      	push	{r7}
 8010db0:	b087      	sub	sp, #28
 8010db2:	af00      	add	r7, sp, #0
 8010db4:	60f8      	str	r0, [r7, #12]
 8010db6:	60b9      	str	r1, [r7, #8]
 8010db8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8010dba:	68bb      	ldr	r3, [r7, #8]
 8010dbc:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8010dbe:	68bb      	ldr	r3, [r7, #8]
 8010dc0:	685b      	ldr	r3, [r3, #4]
 8010dc2:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8010dc4:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8010dc6:	68bb      	ldr	r3, [r7, #8]
 8010dc8:	689b      	ldr	r3, [r3, #8]
 8010dca:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8010dcc:	431a      	orrs	r2, r3
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 8010dce:	68bb      	ldr	r3, [r7, #8]
 8010dd0:	68db      	ldr	r3, [r3, #12]
 8010dd2:	079b      	lsls	r3, r3, #30
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8010dd4:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8010dd6:	68bb      	ldr	r3, [r7, #8]
 8010dd8:	691b      	ldr	r3, [r3, #16]
 8010dda:	041b      	lsls	r3, r3, #16
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 8010ddc:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8010dde:	68bb      	ldr	r3, [r7, #8]
 8010de0:	695b      	ldr	r3, [r3, #20]
 8010de2:	3b01      	subs	r3, #1
 8010de4:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8010de6:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 8010de8:	68bb      	ldr	r3, [r7, #8]
 8010dea:	699b      	ldr	r3, [r3, #24]
 8010dec:	3b02      	subs	r3, #2
 8010dee:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8010df0:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8010df4:	68bb      	ldr	r3, [r7, #8]
 8010df6:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 8010df8:	687a      	ldr	r2, [r7, #4]
 8010dfa:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 8010dfc:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010e0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010e10:	d113      	bne.n	8010e3a <FMC_NORSRAM_Timing_Init+0x8c>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	685b      	ldr	r3, [r3, #4]
 8010e16:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8010e1a:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8010e1c:	68bb      	ldr	r3, [r7, #8]
 8010e1e:	695b      	ldr	r3, [r3, #20]
 8010e20:	3b01      	subs	r3, #1
 8010e22:	051b      	lsls	r3, r3, #20
 8010e24:	697a      	ldr	r2, [r7, #20]
 8010e26:	4313      	orrs	r3, r2
 8010e28:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	685b      	ldr	r3, [r3, #4]
 8010e2e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8010e32:	697b      	ldr	r3, [r7, #20]
 8010e34:	431a      	orrs	r2, r3
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8010e3a:	2300      	movs	r3, #0
}
 8010e3c:	4618      	mov	r0, r3
 8010e3e:	371c      	adds	r7, #28
 8010e40:	46bd      	mov	sp, r7
 8010e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e46:	4770      	bx	lr

08010e48 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8010e48:	b480      	push	{r7}
 8010e4a:	b085      	sub	sp, #20
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	60f8      	str	r0, [r7, #12]
 8010e50:	60b9      	str	r1, [r7, #8]
 8010e52:	607a      	str	r2, [r7, #4]
 8010e54:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8010e56:	683b      	ldr	r3, [r7, #0]
 8010e58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010e5c:	d121      	bne.n	8010ea2 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8010e5e:	68fb      	ldr	r3, [r7, #12]
 8010e60:	687a      	ldr	r2, [r7, #4]
 8010e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e66:	f003 627f 	and.w	r2, r3, #267386880	@ 0xff00000
 8010e6a:	68bb      	ldr	r3, [r7, #8]
 8010e6c:	6819      	ldr	r1, [r3, #0]
 8010e6e:	68bb      	ldr	r3, [r7, #8]
 8010e70:	685b      	ldr	r3, [r3, #4]
 8010e72:	011b      	lsls	r3, r3, #4
 8010e74:	4319      	orrs	r1, r3
 8010e76:	68bb      	ldr	r3, [r7, #8]
 8010e78:	689b      	ldr	r3, [r3, #8]
 8010e7a:	021b      	lsls	r3, r3, #8
 8010e7c:	4319      	orrs	r1, r3
 8010e7e:	68bb      	ldr	r3, [r7, #8]
 8010e80:	68db      	ldr	r3, [r3, #12]
 8010e82:	079b      	lsls	r3, r3, #30
 8010e84:	4319      	orrs	r1, r3
 8010e86:	68bb      	ldr	r3, [r7, #8]
 8010e88:	69db      	ldr	r3, [r3, #28]
 8010e8a:	4319      	orrs	r1, r3
 8010e8c:	68bb      	ldr	r3, [r7, #8]
 8010e8e:	691b      	ldr	r3, [r3, #16]
 8010e90:	041b      	lsls	r3, r3, #16
 8010e92:	430b      	orrs	r3, r1
 8010e94:	ea42 0103 	orr.w	r1, r2, r3
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	687a      	ldr	r2, [r7, #4]
 8010e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8010ea0:	e005      	b.n	8010eae <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8010ea2:	68fb      	ldr	r3, [r7, #12]
 8010ea4:	687a      	ldr	r2, [r7, #4]
 8010ea6:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8010eaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8010eae:	2300      	movs	r3, #0
}
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	3714      	adds	r7, #20
 8010eb4:	46bd      	mov	sp, r7
 8010eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eba:	4770      	bx	lr

08010ebc <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 8010ebc:	b580      	push	{r7, lr}
 8010ebe:	b082      	sub	sp, #8
 8010ec0:	af00      	add	r7, sp, #0
 8010ec2:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	681b      	ldr	r3, [r3, #0]
 8010ec8:	4a22      	ldr	r2, [pc, #136]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010eca:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	685b      	ldr	r3, [r3, #4]
 8010ed0:	4a20      	ldr	r2, [pc, #128]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010ed2:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	689b      	ldr	r3, [r3, #8]
 8010ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010eda:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	68db      	ldr	r3, [r3, #12]
 8010ee0:	4a1c      	ldr	r2, [pc, #112]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010ee2:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	691b      	ldr	r3, [r3, #16]
 8010ee8:	4a1a      	ldr	r2, [pc, #104]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010eea:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	695b      	ldr	r3, [r3, #20]
 8010ef0:	4a18      	ldr	r2, [pc, #96]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010ef2:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	699b      	ldr	r3, [r3, #24]
 8010ef8:	4a16      	ldr	r2, [pc, #88]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010efa:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	69db      	ldr	r3, [r3, #28]
 8010f00:	4a14      	ldr	r2, [pc, #80]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010f02:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	6a1b      	ldr	r3, [r3, #32]
 8010f08:	4a12      	ldr	r2, [pc, #72]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010f0a:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f10:	4a10      	ldr	r2, [pc, #64]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010f12:	6253      	str	r3, [r2, #36]	@ 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f18:	4a0e      	ldr	r2, [pc, #56]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010f1a:	6293      	str	r3, [r2, #40]	@ 0x28

  DrawProp->LcdLayer = 0;
 8010f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8010f58 <UTIL_LCD_SetFuncDriver+0x9c>)
 8010f1e:	2200      	movs	r2, #0
 8010f20:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 8010f22:	4b0d      	ldr	r3, [pc, #52]	@ (8010f58 <UTIL_LCD_SetFuncDriver+0x9c>)
 8010f24:	2200      	movs	r2, #0
 8010f26:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8010f28:	4b0a      	ldr	r3, [pc, #40]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010f2a:	69db      	ldr	r3, [r3, #28]
 8010f2c:	4a0b      	ldr	r2, [pc, #44]	@ (8010f5c <UTIL_LCD_SetFuncDriver+0xa0>)
 8010f2e:	4611      	mov	r1, r2
 8010f30:	2000      	movs	r0, #0
 8010f32:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 8010f34:	4b07      	ldr	r3, [pc, #28]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010f36:	6a1b      	ldr	r3, [r3, #32]
 8010f38:	4a09      	ldr	r2, [pc, #36]	@ (8010f60 <UTIL_LCD_SetFuncDriver+0xa4>)
 8010f3a:	4611      	mov	r1, r2
 8010f3c:	2000      	movs	r0, #0
 8010f3e:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 8010f40:	4b04      	ldr	r3, [pc, #16]	@ (8010f54 <UTIL_LCD_SetFuncDriver+0x98>)
 8010f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f44:	4a07      	ldr	r2, [pc, #28]	@ (8010f64 <UTIL_LCD_SetFuncDriver+0xa8>)
 8010f46:	4611      	mov	r1, r2
 8010f48:	2000      	movs	r0, #0
 8010f4a:	4798      	blx	r3
}
 8010f4c:	bf00      	nop
 8010f4e:	3708      	adds	r7, #8
 8010f50:	46bd      	mov	sp, r7
 8010f52:	bd80      	pop	{r7, pc}
 8010f54:	20001108 	.word	0x20001108
 8010f58:	200010c8 	.word	0x200010c8
 8010f5c:	200010dc 	.word	0x200010dc
 8010f60:	200010e0 	.word	0x200010e0
 8010f64:	200010e4 	.word	0x200010e4

08010f68 <UTIL_LCD_SetLayer>:
/**
  * @brief  Set the LCD layer.
  * @param  Layer  LCD layer
  */
void UTIL_LCD_SetLayer(uint32_t Layer)
{
 8010f68:	b580      	push	{r7, lr}
 8010f6a:	b082      	sub	sp, #8
 8010f6c:	af00      	add	r7, sp, #0
 8010f6e:	6078      	str	r0, [r7, #4]
  if(FuncDriver.SetLayer != NULL)
 8010f70:	4b0a      	ldr	r3, [pc, #40]	@ (8010f9c <UTIL_LCD_SetLayer+0x34>)
 8010f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d00c      	beq.n	8010f92 <UTIL_LCD_SetLayer+0x2a>
  {
    if(FuncDriver.SetLayer(DrawProp->LcdDevice, Layer) == 0)
 8010f78:	4b08      	ldr	r3, [pc, #32]	@ (8010f9c <UTIL_LCD_SetLayer+0x34>)
 8010f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f7c:	4a08      	ldr	r2, [pc, #32]	@ (8010fa0 <UTIL_LCD_SetLayer+0x38>)
 8010f7e:	6912      	ldr	r2, [r2, #16]
 8010f80:	6879      	ldr	r1, [r7, #4]
 8010f82:	4610      	mov	r0, r2
 8010f84:	4798      	blx	r3
 8010f86:	4603      	mov	r3, r0
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d102      	bne.n	8010f92 <UTIL_LCD_SetLayer+0x2a>
    {
      DrawProp->LcdLayer = Layer;
 8010f8c:	4a04      	ldr	r2, [pc, #16]	@ (8010fa0 <UTIL_LCD_SetLayer+0x38>)
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	60d3      	str	r3, [r2, #12]
    }
  }
}
 8010f92:	bf00      	nop
 8010f94:	3708      	adds	r7, #8
 8010f96:	46bd      	mov	sp, r7
 8010f98:	bd80      	pop	{r7, pc}
 8010f9a:	bf00      	nop
 8010f9c:	20001108 	.word	0x20001108
 8010fa0:	200010c8 	.word	0x200010c8

08010fa4 <UTIL_LCD_SetDevice>:
/**
  * @brief  Set the LCD instance to be used.
  * @param  Device  LCD instance
  */
void UTIL_LCD_SetDevice(uint32_t Device)
{
 8010fa4:	b580      	push	{r7, lr}
 8010fa6:	b082      	sub	sp, #8
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	6078      	str	r0, [r7, #4]
  DrawProp->LcdDevice = Device;
 8010fac:	4a09      	ldr	r2, [pc, #36]	@ (8010fd4 <UTIL_LCD_SetDevice+0x30>)
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	6113      	str	r3, [r2, #16]
  FuncDriver.GetXSize(Device, &DrawProp->LcdXsize);
 8010fb2:	4b09      	ldr	r3, [pc, #36]	@ (8010fd8 <UTIL_LCD_SetDevice+0x34>)
 8010fb4:	69db      	ldr	r3, [r3, #28]
 8010fb6:	4a09      	ldr	r2, [pc, #36]	@ (8010fdc <UTIL_LCD_SetDevice+0x38>)
 8010fb8:	4611      	mov	r1, r2
 8010fba:	6878      	ldr	r0, [r7, #4]
 8010fbc:	4798      	blx	r3
  FuncDriver.GetYSize(Device, &DrawProp->LcdYsize);
 8010fbe:	4b06      	ldr	r3, [pc, #24]	@ (8010fd8 <UTIL_LCD_SetDevice+0x34>)
 8010fc0:	6a1b      	ldr	r3, [r3, #32]
 8010fc2:	4a07      	ldr	r2, [pc, #28]	@ (8010fe0 <UTIL_LCD_SetDevice+0x3c>)
 8010fc4:	4611      	mov	r1, r2
 8010fc6:	6878      	ldr	r0, [r7, #4]
 8010fc8:	4798      	blx	r3
}
 8010fca:	bf00      	nop
 8010fcc:	3708      	adds	r7, #8
 8010fce:	46bd      	mov	sp, r7
 8010fd0:	bd80      	pop	{r7, pc}
 8010fd2:	bf00      	nop
 8010fd4:	200010c8 	.word	0x200010c8
 8010fd8:	20001108 	.word	0x20001108
 8010fdc:	200010dc 	.word	0x200010dc
 8010fe0:	200010e0 	.word	0x200010e0

08010fe4 <UTIL_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
 8010fe4:	b480      	push	{r7}
 8010fe6:	b083      	sub	sp, #12
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 8010fec:	4b06      	ldr	r3, [pc, #24]	@ (8011008 <UTIL_LCD_SetTextColor+0x24>)
 8010fee:	68db      	ldr	r3, [r3, #12]
 8010ff0:	4a05      	ldr	r2, [pc, #20]	@ (8011008 <UTIL_LCD_SetTextColor+0x24>)
 8010ff2:	015b      	lsls	r3, r3, #5
 8010ff4:	4413      	add	r3, r2
 8010ff6:	687a      	ldr	r2, [r7, #4]
 8010ff8:	601a      	str	r2, [r3, #0]
}
 8010ffa:	bf00      	nop
 8010ffc:	370c      	adds	r7, #12
 8010ffe:	46bd      	mov	sp, r7
 8011000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011004:	4770      	bx	lr
 8011006:	bf00      	nop
 8011008:	200010c8 	.word	0x200010c8

0801100c <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 801100c:	b480      	push	{r7}
 801100e:	b083      	sub	sp, #12
 8011010:	af00      	add	r7, sp, #0
 8011012:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 8011014:	4b06      	ldr	r3, [pc, #24]	@ (8011030 <UTIL_LCD_SetBackColor+0x24>)
 8011016:	68db      	ldr	r3, [r3, #12]
 8011018:	4a05      	ldr	r2, [pc, #20]	@ (8011030 <UTIL_LCD_SetBackColor+0x24>)
 801101a:	015b      	lsls	r3, r3, #5
 801101c:	4413      	add	r3, r2
 801101e:	3304      	adds	r3, #4
 8011020:	687a      	ldr	r2, [r7, #4]
 8011022:	601a      	str	r2, [r3, #0]
}
 8011024:	bf00      	nop
 8011026:	370c      	adds	r7, #12
 8011028:	46bd      	mov	sp, r7
 801102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102e:	4770      	bx	lr
 8011030:	200010c8 	.word	0x200010c8

08011034 <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 8011034:	b480      	push	{r7}
 8011036:	b083      	sub	sp, #12
 8011038:	af00      	add	r7, sp, #0
 801103a:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 801103c:	4b06      	ldr	r3, [pc, #24]	@ (8011058 <UTIL_LCD_SetFont+0x24>)
 801103e:	68db      	ldr	r3, [r3, #12]
 8011040:	4a05      	ldr	r2, [pc, #20]	@ (8011058 <UTIL_LCD_SetFont+0x24>)
 8011042:	015b      	lsls	r3, r3, #5
 8011044:	4413      	add	r3, r2
 8011046:	3308      	adds	r3, #8
 8011048:	687a      	ldr	r2, [r7, #4]
 801104a:	601a      	str	r2, [r3, #0]
}
 801104c:	bf00      	nop
 801104e:	370c      	adds	r7, #12
 8011050:	46bd      	mov	sp, r7
 8011052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011056:	4770      	bx	lr
 8011058:	200010c8 	.word	0x200010c8

0801105c <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 801105c:	b590      	push	{r4, r7, lr}
 801105e:	b087      	sub	sp, #28
 8011060:	af02      	add	r7, sp, #8
 8011062:	60f8      	str	r0, [r7, #12]
 8011064:	60b9      	str	r1, [r7, #8]
 8011066:	607a      	str	r2, [r7, #4]
 8011068:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 801106a:	4b08      	ldr	r3, [pc, #32]	@ (801108c <UTIL_LCD_FillRGBRect+0x30>)
 801106c:	685c      	ldr	r4, [r3, #4]
 801106e:	4b08      	ldr	r3, [pc, #32]	@ (8011090 <UTIL_LCD_FillRGBRect+0x34>)
 8011070:	6918      	ldr	r0, [r3, #16]
 8011072:	6a3b      	ldr	r3, [r7, #32]
 8011074:	9301      	str	r3, [sp, #4]
 8011076:	683b      	ldr	r3, [r7, #0]
 8011078:	9300      	str	r3, [sp, #0]
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	68ba      	ldr	r2, [r7, #8]
 801107e:	68f9      	ldr	r1, [r7, #12]
 8011080:	47a0      	blx	r4
}
 8011082:	bf00      	nop
 8011084:	3714      	adds	r7, #20
 8011086:	46bd      	mov	sp, r7
 8011088:	bd90      	pop	{r4, r7, pc}
 801108a:	bf00      	nop
 801108c:	20001108 	.word	0x20001108
 8011090:	200010c8 	.word	0x200010c8

08011094 <UTIL_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color  Color of the background
  */
void UTIL_LCD_Clear(uint32_t Color)
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b084      	sub	sp, #16
 8011098:	af02      	add	r7, sp, #8
 801109a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 801109c:	4b07      	ldr	r3, [pc, #28]	@ (80110bc <UTIL_LCD_Clear+0x28>)
 801109e:	695a      	ldr	r2, [r3, #20]
 80110a0:	4b06      	ldr	r3, [pc, #24]	@ (80110bc <UTIL_LCD_Clear+0x28>)
 80110a2:	6999      	ldr	r1, [r3, #24]
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	9300      	str	r3, [sp, #0]
 80110a8:	460b      	mov	r3, r1
 80110aa:	2100      	movs	r1, #0
 80110ac:	2000      	movs	r0, #0
 80110ae:	f000 f8eb 	bl	8011288 <UTIL_LCD_FillRect>
}
 80110b2:	bf00      	nop
 80110b4:	3708      	adds	r7, #8
 80110b6:	46bd      	mov	sp, r7
 80110b8:	bd80      	pop	{r7, pc}
 80110ba:	bf00      	nop
 80110bc:	200010c8 	.word	0x200010c8

080110c0 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b084      	sub	sp, #16
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	60f8      	str	r0, [r7, #12]
 80110c8:	60b9      	str	r1, [r7, #8]
 80110ca:	4613      	mov	r3, r2
 80110cc:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 80110ce:	4b16      	ldr	r3, [pc, #88]	@ (8011128 <UTIL_LCD_DisplayChar+0x68>)
 80110d0:	68db      	ldr	r3, [r3, #12]
 80110d2:	4a15      	ldr	r2, [pc, #84]	@ (8011128 <UTIL_LCD_DisplayChar+0x68>)
 80110d4:	015b      	lsls	r3, r3, #5
 80110d6:	4413      	add	r3, r2
 80110d8:	3308      	adds	r3, #8
 80110da:	681b      	ldr	r3, [r3, #0]
 80110dc:	681a      	ldr	r2, [r3, #0]
 80110de:	79fb      	ldrb	r3, [r7, #7]
 80110e0:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 80110e2:	4911      	ldr	r1, [pc, #68]	@ (8011128 <UTIL_LCD_DisplayChar+0x68>)
 80110e4:	68c9      	ldr	r1, [r1, #12]
 80110e6:	4810      	ldr	r0, [pc, #64]	@ (8011128 <UTIL_LCD_DisplayChar+0x68>)
 80110e8:	0149      	lsls	r1, r1, #5
 80110ea:	4401      	add	r1, r0
 80110ec:	3108      	adds	r1, #8
 80110ee:	6809      	ldr	r1, [r1, #0]
 80110f0:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 80110f2:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 80110f6:	4b0c      	ldr	r3, [pc, #48]	@ (8011128 <UTIL_LCD_DisplayChar+0x68>)
 80110f8:	68db      	ldr	r3, [r3, #12]
 80110fa:	480b      	ldr	r0, [pc, #44]	@ (8011128 <UTIL_LCD_DisplayChar+0x68>)
 80110fc:	015b      	lsls	r3, r3, #5
 80110fe:	4403      	add	r3, r0
 8011100:	3308      	adds	r3, #8
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	889b      	ldrh	r3, [r3, #4]
 8011106:	3307      	adds	r3, #7
 8011108:	2b00      	cmp	r3, #0
 801110a:	da00      	bge.n	801110e <UTIL_LCD_DisplayChar+0x4e>
 801110c:	3307      	adds	r3, #7
 801110e:	10db      	asrs	r3, r3, #3
 8011110:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8011114:	4413      	add	r3, r2
 8011116:	461a      	mov	r2, r3
 8011118:	68b9      	ldr	r1, [r7, #8]
 801111a:	68f8      	ldr	r0, [r7, #12]
 801111c:	f000 f8ee 	bl	80112fc <DrawChar>
}
 8011120:	bf00      	nop
 8011122:	3710      	adds	r7, #16
 8011124:	46bd      	mov	sp, r7
 8011126:	bd80      	pop	{r7, pc}
 8011128:	200010c8 	.word	0x200010c8

0801112c <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 801112c:	b580      	push	{r7, lr}
 801112e:	b08a      	sub	sp, #40	@ 0x28
 8011130:	af00      	add	r7, sp, #0
 8011132:	60f8      	str	r0, [r7, #12]
 8011134:	60b9      	str	r1, [r7, #8]
 8011136:	607a      	str	r2, [r7, #4]
 8011138:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 801113a:	2301      	movs	r3, #1
 801113c:	627b      	str	r3, [r7, #36]	@ 0x24
 801113e:	2300      	movs	r3, #0
 8011140:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 8011142:	2300      	movs	r3, #0
 8011144:	61fb      	str	r3, [r7, #28]
 8011146:	2300      	movs	r3, #0
 8011148:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 801114e:	e002      	b.n	8011156 <UTIL_LCD_DisplayStringAt+0x2a>
 8011150:	69fb      	ldr	r3, [r7, #28]
 8011152:	3301      	adds	r3, #1
 8011154:	61fb      	str	r3, [r7, #28]
 8011156:	69bb      	ldr	r3, [r7, #24]
 8011158:	1c5a      	adds	r2, r3, #1
 801115a:	61ba      	str	r2, [r7, #24]
 801115c:	781b      	ldrb	r3, [r3, #0]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d1f6      	bne.n	8011150 <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 8011162:	4b48      	ldr	r3, [pc, #288]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 8011164:	695b      	ldr	r3, [r3, #20]
 8011166:	4a47      	ldr	r2, [pc, #284]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 8011168:	68d2      	ldr	r2, [r2, #12]
 801116a:	4946      	ldr	r1, [pc, #280]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 801116c:	0152      	lsls	r2, r2, #5
 801116e:	440a      	add	r2, r1
 8011170:	3208      	adds	r2, #8
 8011172:	6812      	ldr	r2, [r2, #0]
 8011174:	8892      	ldrh	r2, [r2, #4]
 8011176:	fbb3 f3f2 	udiv	r3, r3, r2
 801117a:	617b      	str	r3, [r7, #20]

  switch (Mode)
 801117c:	78fb      	ldrb	r3, [r7, #3]
 801117e:	2b03      	cmp	r3, #3
 8011180:	d018      	beq.n	80111b4 <UTIL_LCD_DisplayStringAt+0x88>
 8011182:	2b03      	cmp	r3, #3
 8011184:	dc2a      	bgt.n	80111dc <UTIL_LCD_DisplayStringAt+0xb0>
 8011186:	2b01      	cmp	r3, #1
 8011188:	d002      	beq.n	8011190 <UTIL_LCD_DisplayStringAt+0x64>
 801118a:	2b02      	cmp	r3, #2
 801118c:	d015      	beq.n	80111ba <UTIL_LCD_DisplayStringAt+0x8e>
 801118e:	e025      	b.n	80111dc <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 8011190:	697a      	ldr	r2, [r7, #20]
 8011192:	69fb      	ldr	r3, [r7, #28]
 8011194:	1ad3      	subs	r3, r2, r3
 8011196:	4a3b      	ldr	r2, [pc, #236]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 8011198:	68d2      	ldr	r2, [r2, #12]
 801119a:	493a      	ldr	r1, [pc, #232]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 801119c:	0152      	lsls	r2, r2, #5
 801119e:	440a      	add	r2, r1
 80111a0:	3208      	adds	r2, #8
 80111a2:	6812      	ldr	r2, [r2, #0]
 80111a4:	8892      	ldrh	r2, [r2, #4]
 80111a6:	fb02 f303 	mul.w	r3, r2, r3
 80111aa:	085b      	lsrs	r3, r3, #1
 80111ac:	68fa      	ldr	r2, [r7, #12]
 80111ae:	4413      	add	r3, r2
 80111b0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80111b2:	e016      	b.n	80111e2 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 80111b4:	68fb      	ldr	r3, [r7, #12]
 80111b6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80111b8:	e013      	b.n	80111e2 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 80111ba:	697a      	ldr	r2, [r7, #20]
 80111bc:	69fb      	ldr	r3, [r7, #28]
 80111be:	1ad3      	subs	r3, r2, r3
 80111c0:	4a30      	ldr	r2, [pc, #192]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 80111c2:	68d2      	ldr	r2, [r2, #12]
 80111c4:	492f      	ldr	r1, [pc, #188]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 80111c6:	0152      	lsls	r2, r2, #5
 80111c8:	440a      	add	r2, r1
 80111ca:	3208      	adds	r2, #8
 80111cc:	6812      	ldr	r2, [r2, #0]
 80111ce:	8892      	ldrh	r2, [r2, #4]
 80111d0:	fb03 f202 	mul.w	r2, r3, r2
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	1ad3      	subs	r3, r2, r3
 80111d8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80111da:	e002      	b.n	80111e2 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80111e0:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 80111e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d003      	beq.n	80111f0 <UTIL_LCD_DisplayStringAt+0xc4>
 80111e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80111ee:	d31b      	bcc.n	8011228 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 80111f0:	2301      	movs	r3, #1
 80111f2:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 80111f4:	e018      	b.n	8011228 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	781b      	ldrb	r3, [r3, #0]
 80111fa:	461a      	mov	r2, r3
 80111fc:	68b9      	ldr	r1, [r7, #8]
 80111fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011200:	f7ff ff5e 	bl	80110c0 <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8011204:	4b1f      	ldr	r3, [pc, #124]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 8011206:	68db      	ldr	r3, [r3, #12]
 8011208:	4a1e      	ldr	r2, [pc, #120]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 801120a:	015b      	lsls	r3, r3, #5
 801120c:	4413      	add	r3, r2
 801120e:	3308      	adds	r3, #8
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	889b      	ldrh	r3, [r3, #4]
 8011214:	461a      	mov	r2, r3
 8011216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011218:	4413      	add	r3, r2
 801121a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Point on the next character */
    Text++;
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	3301      	adds	r3, #1
 8011220:	607b      	str	r3, [r7, #4]
    i++;
 8011222:	6a3b      	ldr	r3, [r7, #32]
 8011224:	3301      	adds	r3, #1
 8011226:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	781b      	ldrb	r3, [r3, #0]
 801122c:	2b00      	cmp	r3, #0
 801122e:	bf14      	ite	ne
 8011230:	2301      	movne	r3, #1
 8011232:	2300      	moveq	r3, #0
 8011234:	b2da      	uxtb	r2, r3
 8011236:	4b13      	ldr	r3, [pc, #76]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 8011238:	6959      	ldr	r1, [r3, #20]
 801123a:	4b12      	ldr	r3, [pc, #72]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 801123c:	68db      	ldr	r3, [r3, #12]
 801123e:	4811      	ldr	r0, [pc, #68]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 8011240:	015b      	lsls	r3, r3, #5
 8011242:	4403      	add	r3, r0
 8011244:	3308      	adds	r3, #8
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	889b      	ldrh	r3, [r3, #4]
 801124a:	4618      	mov	r0, r3
 801124c:	6a3b      	ldr	r3, [r7, #32]
 801124e:	fb00 f303 	mul.w	r3, r0, r3
 8011252:	1acb      	subs	r3, r1, r3
 8011254:	b29b      	uxth	r3, r3
 8011256:	490b      	ldr	r1, [pc, #44]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 8011258:	68c9      	ldr	r1, [r1, #12]
 801125a:	480a      	ldr	r0, [pc, #40]	@ (8011284 <UTIL_LCD_DisplayStringAt+0x158>)
 801125c:	0149      	lsls	r1, r1, #5
 801125e:	4401      	add	r1, r0
 8011260:	3108      	adds	r1, #8
 8011262:	6809      	ldr	r1, [r1, #0]
 8011264:	8889      	ldrh	r1, [r1, #4]
 8011266:	428b      	cmp	r3, r1
 8011268:	bf2c      	ite	cs
 801126a:	2301      	movcs	r3, #1
 801126c:	2300      	movcc	r3, #0
 801126e:	b2db      	uxtb	r3, r3
 8011270:	4013      	ands	r3, r2
 8011272:	b2db      	uxtb	r3, r3
 8011274:	2b00      	cmp	r3, #0
 8011276:	d1be      	bne.n	80111f6 <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 8011278:	bf00      	nop
 801127a:	bf00      	nop
 801127c:	3728      	adds	r7, #40	@ 0x28
 801127e:	46bd      	mov	sp, r7
 8011280:	bd80      	pop	{r7, pc}
 8011282:	bf00      	nop
 8011284:	200010c8 	.word	0x200010c8

08011288 <UTIL_LCD_FillRect>:
  * @param  Width  Rectangle width
  * @param  Height Rectangle height
  * @param  Color  Draw color
  */
void UTIL_LCD_FillRect(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8011288:	b590      	push	{r4, r7, lr}
 801128a:	b087      	sub	sp, #28
 801128c:	af02      	add	r7, sp, #8
 801128e:	60f8      	str	r0, [r7, #12]
 8011290:	60b9      	str	r1, [r7, #8]
 8011292:	607a      	str	r2, [r7, #4]
 8011294:	603b      	str	r3, [r7, #0]
  /* Fill the rectangle */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8011296:	4b17      	ldr	r3, [pc, #92]	@ (80112f4 <UTIL_LCD_FillRect+0x6c>)
 8011298:	69db      	ldr	r3, [r3, #28]
 801129a:	2b02      	cmp	r3, #2
 801129c:	d11a      	bne.n	80112d4 <UTIL_LCD_FillRect+0x4c>
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
 801129e:	4b16      	ldr	r3, [pc, #88]	@ (80112f8 <UTIL_LCD_FillRect+0x70>)
 80112a0:	691c      	ldr	r4, [r3, #16]
 80112a2:	4b14      	ldr	r3, [pc, #80]	@ (80112f4 <UTIL_LCD_FillRect+0x6c>)
 80112a4:	6918      	ldr	r0, [r3, #16]
 80112a6:	6a3b      	ldr	r3, [r7, #32]
 80112a8:	08db      	lsrs	r3, r3, #3
 80112aa:	f003 021f 	and.w	r2, r3, #31
 80112ae:	6a3b      	ldr	r3, [r7, #32]
 80112b0:	0a9b      	lsrs	r3, r3, #10
 80112b2:	015b      	lsls	r3, r3, #5
 80112b4:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 80112b8:	431a      	orrs	r2, r3
 80112ba:	6a3b      	ldr	r3, [r7, #32]
 80112bc:	0cdb      	lsrs	r3, r3, #19
 80112be:	02db      	lsls	r3, r3, #11
 80112c0:	b29b      	uxth	r3, r3
 80112c2:	4313      	orrs	r3, r2
 80112c4:	9301      	str	r3, [sp, #4]
 80112c6:	683b      	ldr	r3, [r7, #0]
 80112c8:	9300      	str	r3, [sp, #0]
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	68ba      	ldr	r2, [r7, #8]
 80112ce:	68f9      	ldr	r1, [r7, #12]
 80112d0:	47a0      	blx	r4
  }
  else
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
  }
}
 80112d2:	e00b      	b.n	80112ec <UTIL_LCD_FillRect+0x64>
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
 80112d4:	4b08      	ldr	r3, [pc, #32]	@ (80112f8 <UTIL_LCD_FillRect+0x70>)
 80112d6:	691c      	ldr	r4, [r3, #16]
 80112d8:	4b06      	ldr	r3, [pc, #24]	@ (80112f4 <UTIL_LCD_FillRect+0x6c>)
 80112da:	6918      	ldr	r0, [r3, #16]
 80112dc:	6a3b      	ldr	r3, [r7, #32]
 80112de:	9301      	str	r3, [sp, #4]
 80112e0:	683b      	ldr	r3, [r7, #0]
 80112e2:	9300      	str	r3, [sp, #0]
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	68ba      	ldr	r2, [r7, #8]
 80112e8:	68f9      	ldr	r1, [r7, #12]
 80112ea:	47a0      	blx	r4
}
 80112ec:	bf00      	nop
 80112ee:	3714      	adds	r7, #20
 80112f0:	46bd      	mov	sp, r7
 80112f2:	bd90      	pop	{r4, r7, pc}
 80112f4:	200010c8 	.word	0x200010c8
 80112f8:	20001108 	.word	0x20001108

080112fc <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b0b2      	sub	sp, #200	@ 0xc8
 8011300:	af02      	add	r7, sp, #8
 8011302:	60f8      	str	r0, [r7, #12]
 8011304:	60b9      	str	r1, [r7, #8]
 8011306:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 8011308:	2300      	movs	r3, #0
 801130a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801130e:	2300      	movs	r3, #0
 8011310:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 8011314:	4ba5      	ldr	r3, [pc, #660]	@ (80115ac <DrawChar+0x2b0>)
 8011316:	68db      	ldr	r3, [r3, #12]
 8011318:	4aa4      	ldr	r2, [pc, #656]	@ (80115ac <DrawChar+0x2b0>)
 801131a:	015b      	lsls	r3, r3, #5
 801131c:	4413      	add	r3, r2
 801131e:	3308      	adds	r3, #8
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	88db      	ldrh	r3, [r3, #6]
 8011324:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 8011328:	4ba0      	ldr	r3, [pc, #640]	@ (80115ac <DrawChar+0x2b0>)
 801132a:	68db      	ldr	r3, [r3, #12]
 801132c:	4a9f      	ldr	r2, [pc, #636]	@ (80115ac <DrawChar+0x2b0>)
 801132e:	015b      	lsls	r3, r3, #5
 8011330:	4413      	add	r3, r2
 8011332:	3308      	adds	r3, #8
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	889b      	ldrh	r3, [r3, #4]
 8011338:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 801133c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011340:	3307      	adds	r3, #7
 8011342:	f023 0207 	bic.w	r2, r3, #7
 8011346:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801134a:	1ad3      	subs	r3, r2, r3
 801134c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  for(i = 0; i < height; i++)
 8011350:	2300      	movs	r3, #0
 8011352:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8011356:	e11c      	b.n	8011592 <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 8011358:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801135c:	3307      	adds	r3, #7
 801135e:	08db      	lsrs	r3, r3, #3
 8011360:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8011364:	fb02 f303 	mul.w	r3, r2, r3
 8011368:	687a      	ldr	r2, [r7, #4]
 801136a:	4413      	add	r3, r2
 801136c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    switch(((width + 7)/8))
 8011370:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011374:	3307      	adds	r3, #7
 8011376:	08db      	lsrs	r3, r3, #3
 8011378:	2b01      	cmp	r3, #1
 801137a:	d002      	beq.n	8011382 <DrawChar+0x86>
 801137c:	2b02      	cmp	r3, #2
 801137e:	d006      	beq.n	801138e <DrawChar+0x92>
 8011380:	e011      	b.n	80113a6 <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 8011382:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011386:	781b      	ldrb	r3, [r3, #0]
 8011388:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 801138c:	e01d      	b.n	80113ca <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 801138e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011392:	781b      	ldrb	r3, [r3, #0]
 8011394:	021b      	lsls	r3, r3, #8
 8011396:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801139a:	3201      	adds	r2, #1
 801139c:	7812      	ldrb	r2, [r2, #0]
 801139e:	4313      	orrs	r3, r2
 80113a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80113a4:	e011      	b.n	80113ca <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 80113a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80113aa:	781b      	ldrb	r3, [r3, #0]
 80113ac:	041a      	lsls	r2, r3, #16
 80113ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80113b2:	3301      	adds	r3, #1
 80113b4:	781b      	ldrb	r3, [r3, #0]
 80113b6:	021b      	lsls	r3, r3, #8
 80113b8:	4313      	orrs	r3, r2
 80113ba:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80113be:	3202      	adds	r2, #2
 80113c0:	7812      	ldrb	r2, [r2, #0]
 80113c2:	4313      	orrs	r3, r2
 80113c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80113c8:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80113ca:	4b78      	ldr	r3, [pc, #480]	@ (80115ac <DrawChar+0x2b0>)
 80113cc:	68db      	ldr	r3, [r3, #12]
 80113ce:	4a77      	ldr	r2, [pc, #476]	@ (80115ac <DrawChar+0x2b0>)
 80113d0:	015b      	lsls	r3, r3, #5
 80113d2:	4413      	add	r3, r2
 80113d4:	331c      	adds	r3, #28
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	2b02      	cmp	r3, #2
 80113da:	f040 808c 	bne.w	80114f6 <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 80113de:	2300      	movs	r3, #0
 80113e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80113e4:	e074      	b.n	80114d0 <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 80113e6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80113ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80113ee:	1ad2      	subs	r2, r2, r3
 80113f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80113f4:	4413      	add	r3, r2
 80113f6:	3b01      	subs	r3, #1
 80113f8:	2201      	movs	r2, #1
 80113fa:	fa02 f303 	lsl.w	r3, r2, r3
 80113fe:	461a      	mov	r2, r3
 8011400:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011404:	4013      	ands	r3, r2
 8011406:	2b00      	cmp	r3, #0
 8011408:	d02d      	beq.n	8011466 <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 801140a:	4b68      	ldr	r3, [pc, #416]	@ (80115ac <DrawChar+0x2b0>)
 801140c:	68db      	ldr	r3, [r3, #12]
 801140e:	4a67      	ldr	r2, [pc, #412]	@ (80115ac <DrawChar+0x2b0>)
 8011410:	015b      	lsls	r3, r3, #5
 8011412:	4413      	add	r3, r2
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	08db      	lsrs	r3, r3, #3
 8011418:	b29b      	uxth	r3, r3
 801141a:	f003 031f 	and.w	r3, r3, #31
 801141e:	b29a      	uxth	r2, r3
 8011420:	4b62      	ldr	r3, [pc, #392]	@ (80115ac <DrawChar+0x2b0>)
 8011422:	68db      	ldr	r3, [r3, #12]
 8011424:	4961      	ldr	r1, [pc, #388]	@ (80115ac <DrawChar+0x2b0>)
 8011426:	015b      	lsls	r3, r3, #5
 8011428:	440b      	add	r3, r1
 801142a:	681b      	ldr	r3, [r3, #0]
 801142c:	0a9b      	lsrs	r3, r3, #10
 801142e:	b29b      	uxth	r3, r3
 8011430:	015b      	lsls	r3, r3, #5
 8011432:	b29b      	uxth	r3, r3
 8011434:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8011438:	b29b      	uxth	r3, r3
 801143a:	4313      	orrs	r3, r2
 801143c:	b29a      	uxth	r2, r3
 801143e:	4b5b      	ldr	r3, [pc, #364]	@ (80115ac <DrawChar+0x2b0>)
 8011440:	68db      	ldr	r3, [r3, #12]
 8011442:	495a      	ldr	r1, [pc, #360]	@ (80115ac <DrawChar+0x2b0>)
 8011444:	015b      	lsls	r3, r3, #5
 8011446:	440b      	add	r3, r1
 8011448:	681b      	ldr	r3, [r3, #0]
 801144a:	0cdb      	lsrs	r3, r3, #19
 801144c:	b29b      	uxth	r3, r3
 801144e:	02db      	lsls	r3, r3, #11
 8011450:	b29b      	uxth	r3, r3
 8011452:	4313      	orrs	r3, r2
 8011454:	b29a      	uxth	r2, r3
 8011456:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801145a:	005b      	lsls	r3, r3, #1
 801145c:	33c0      	adds	r3, #192	@ 0xc0
 801145e:	443b      	add	r3, r7
 8011460:	f823 2c4c 	strh.w	r2, [r3, #-76]
 8011464:	e02f      	b.n	80114c6 <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 8011466:	4b51      	ldr	r3, [pc, #324]	@ (80115ac <DrawChar+0x2b0>)
 8011468:	68db      	ldr	r3, [r3, #12]
 801146a:	4a50      	ldr	r2, [pc, #320]	@ (80115ac <DrawChar+0x2b0>)
 801146c:	015b      	lsls	r3, r3, #5
 801146e:	4413      	add	r3, r2
 8011470:	3304      	adds	r3, #4
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	08db      	lsrs	r3, r3, #3
 8011476:	b29b      	uxth	r3, r3
 8011478:	f003 031f 	and.w	r3, r3, #31
 801147c:	b29a      	uxth	r2, r3
 801147e:	4b4b      	ldr	r3, [pc, #300]	@ (80115ac <DrawChar+0x2b0>)
 8011480:	68db      	ldr	r3, [r3, #12]
 8011482:	494a      	ldr	r1, [pc, #296]	@ (80115ac <DrawChar+0x2b0>)
 8011484:	015b      	lsls	r3, r3, #5
 8011486:	440b      	add	r3, r1
 8011488:	3304      	adds	r3, #4
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	0a9b      	lsrs	r3, r3, #10
 801148e:	b29b      	uxth	r3, r3
 8011490:	015b      	lsls	r3, r3, #5
 8011492:	b29b      	uxth	r3, r3
 8011494:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8011498:	b29b      	uxth	r3, r3
 801149a:	4313      	orrs	r3, r2
 801149c:	b29a      	uxth	r2, r3
 801149e:	4b43      	ldr	r3, [pc, #268]	@ (80115ac <DrawChar+0x2b0>)
 80114a0:	68db      	ldr	r3, [r3, #12]
 80114a2:	4942      	ldr	r1, [pc, #264]	@ (80115ac <DrawChar+0x2b0>)
 80114a4:	015b      	lsls	r3, r3, #5
 80114a6:	440b      	add	r3, r1
 80114a8:	3304      	adds	r3, #4
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	0cdb      	lsrs	r3, r3, #19
 80114ae:	b29b      	uxth	r3, r3
 80114b0:	02db      	lsls	r3, r3, #11
 80114b2:	b29b      	uxth	r3, r3
 80114b4:	4313      	orrs	r3, r2
 80114b6:	b29a      	uxth	r2, r3
 80114b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80114bc:	005b      	lsls	r3, r3, #1
 80114be:	33c0      	adds	r3, #192	@ 0xc0
 80114c0:	443b      	add	r3, r7
 80114c2:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 80114c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80114ca:	3301      	adds	r3, #1
 80114cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80114d0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80114d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114d8:	429a      	cmp	r2, r3
 80114da:	d384      	bcc.n	80113e6 <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 80114dc:	68b9      	ldr	r1, [r7, #8]
 80114de:	1c4b      	adds	r3, r1, #1
 80114e0:	60bb      	str	r3, [r7, #8]
 80114e2:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 80114e6:	2301      	movs	r3, #1
 80114e8:	9300      	str	r3, [sp, #0]
 80114ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114ee:	68f8      	ldr	r0, [r7, #12]
 80114f0:	f7ff fdb4 	bl	801105c <UTIL_LCD_FillRGBRect>
 80114f4:	e048      	b.n	8011588 <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 80114f6:	2300      	movs	r3, #0
 80114f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80114fc:	e032      	b.n	8011564 <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 80114fe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8011502:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011506:	1ad2      	subs	r2, r2, r3
 8011508:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801150c:	4413      	add	r3, r2
 801150e:	3b01      	subs	r3, #1
 8011510:	2201      	movs	r2, #1
 8011512:	fa02 f303 	lsl.w	r3, r2, r3
 8011516:	461a      	mov	r2, r3
 8011518:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801151c:	4013      	ands	r3, r2
 801151e:	2b00      	cmp	r3, #0
 8011520:	d00d      	beq.n	801153e <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8011522:	4b22      	ldr	r3, [pc, #136]	@ (80115ac <DrawChar+0x2b0>)
 8011524:	68db      	ldr	r3, [r3, #12]
 8011526:	4a21      	ldr	r2, [pc, #132]	@ (80115ac <DrawChar+0x2b0>)
 8011528:	015b      	lsls	r3, r3, #5
 801152a:	4413      	add	r3, r2
 801152c:	681a      	ldr	r2, [r3, #0]
 801152e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011532:	009b      	lsls	r3, r3, #2
 8011534:	33c0      	adds	r3, #192	@ 0xc0
 8011536:	443b      	add	r3, r7
 8011538:	f843 2cac 	str.w	r2, [r3, #-172]
 801153c:	e00d      	b.n	801155a <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 801153e:	4b1b      	ldr	r3, [pc, #108]	@ (80115ac <DrawChar+0x2b0>)
 8011540:	68db      	ldr	r3, [r3, #12]
 8011542:	4a1a      	ldr	r2, [pc, #104]	@ (80115ac <DrawChar+0x2b0>)
 8011544:	015b      	lsls	r3, r3, #5
 8011546:	4413      	add	r3, r2
 8011548:	3304      	adds	r3, #4
 801154a:	681a      	ldr	r2, [r3, #0]
 801154c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011550:	009b      	lsls	r3, r3, #2
 8011552:	33c0      	adds	r3, #192	@ 0xc0
 8011554:	443b      	add	r3, r7
 8011556:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 801155a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801155e:	3301      	adds	r3, #1
 8011560:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011564:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8011568:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801156c:	429a      	cmp	r2, r3
 801156e:	d3c6      	bcc.n	80114fe <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 8011570:	68b9      	ldr	r1, [r7, #8]
 8011572:	1c4b      	adds	r3, r1, #1
 8011574:	60bb      	str	r3, [r7, #8]
 8011576:	f107 0214 	add.w	r2, r7, #20
 801157a:	2301      	movs	r3, #1
 801157c:	9300      	str	r3, [sp, #0]
 801157e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011582:	68f8      	ldr	r0, [r7, #12]
 8011584:	f7ff fd6a 	bl	801105c <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 8011588:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 801158c:	3301      	adds	r3, #1
 801158e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8011592:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8011596:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 801159a:	429a      	cmp	r2, r3
 801159c:	f4ff aedc 	bcc.w	8011358 <DrawChar+0x5c>
    }
  }
}
 80115a0:	bf00      	nop
 80115a2:	bf00      	nop
 80115a4:	37c0      	adds	r7, #192	@ 0xc0
 80115a6:	46bd      	mov	sp, r7
 80115a8:	bd80      	pop	{r7, pc}
 80115aa:	bf00      	nop
 80115ac:	200010c8 	.word	0x200010c8

080115b0 <funchad131.part.0>:
 80115b0:	ee07 2a90 	vmov	s15, r2
 80115b4:	eef8 2ae7 	vcvt.f32.s32	s5, s15
 80115b8:	2a00      	cmp	r2, #0
 80115ba:	d056      	beq.n	801166a <funchad131.part.0+0xba>
 80115bc:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 80116a8 <funchad131.part.0+0xf8>
 80115c0:	eeb0 6a66 	vmov.f32	s12, s13
 80115c4:	eef0 5a66 	vmov.f32	s11, s13
 80115c8:	eef0 4a66 	vmov.f32	s9, s13
 80115cc:	eeb0 5a66 	vmov.f32	s10, s13
 80115d0:	b500      	push	{lr}
 80115d2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80115d6:	b083      	sub	sp, #12
 80115d8:	ecb0 7a01 	vldmia	r0!, {s14}
 80115dc:	ecf1 7a01 	vldmia	r1!, {s15}
 80115e0:	ee27 3a07 	vmul.f32	s6, s14, s14
 80115e4:	ee67 3a27 	vmul.f32	s7, s14, s15
 80115e8:	ee27 4aa7 	vmul.f32	s8, s15, s15
 80115ec:	4282      	cmp	r2, r0
 80115ee:	ee35 5a07 	vadd.f32	s10, s10, s14
 80115f2:	ee74 4aa7 	vadd.f32	s9, s9, s15
 80115f6:	ee36 6a03 	vadd.f32	s12, s12, s6
 80115fa:	ee75 5aa3 	vadd.f32	s11, s11, s7
 80115fe:	ee76 6a84 	vadd.f32	s13, s13, s8
 8011602:	d1e9      	bne.n	80115d8 <funchad131.part.0+0x28>
 8011604:	ee25 7a05 	vmul.f32	s14, s10, s10
 8011608:	ee26 0a22 	vmul.f32	s0, s12, s5
 801160c:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8011610:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8011614:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011618:	ee76 6ae7 	vsub.f32	s13, s13, s15
 801161c:	ee20 0a26 	vmul.f32	s0, s0, s13
 8011620:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8011624:	ee65 5aa2 	vmul.f32	s11, s11, s5
 8011628:	ee25 5a24 	vmul.f32	s10, s10, s9
 801162c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011630:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8011634:	d42e      	bmi.n	8011694 <funchad131.part.0+0xe4>
 8011636:	eef1 7ac0 	vsqrt.f32	s15, s0
 801163a:	ee85 0aa7 	vdiv.f32	s0, s11, s15
 801163e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011642:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801164a:	d809      	bhi.n	8011660 <funchad131.part.0+0xb0>
 801164c:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8011650:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011658:	db02      	blt.n	8011660 <funchad131.part.0+0xb0>
 801165a:	b003      	add	sp, #12
 801165c:	f85d fb04 	ldr.w	pc, [sp], #4
 8011660:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 80116a8 <funchad131.part.0+0xf8>
 8011664:	b003      	add	sp, #12
 8011666:	f85d fb04 	ldr.w	pc, [sp], #4
 801166a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80116a8 <funchad131.part.0+0xf8>
 801166e:	ee62 2a87 	vmul.f32	s5, s5, s14
 8011672:	ee62 6aa2 	vmul.f32	s13, s5, s5
 8011676:	eeb1 7ae6 	vsqrt.f32	s14, s13
 801167a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801167e:	ee82 0a87 	vdiv.f32	s0, s5, s14
 8011682:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801168a:	d800      	bhi.n	801168e <funchad131.part.0+0xde>
 801168c:	4770      	bx	lr
 801168e:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 80116a8 <funchad131.part.0+0xf8>
 8011692:	4770      	bx	lr
 8011694:	edcd 5a01 	vstr	s11, [sp, #4]
 8011698:	f003 fd82 	bl	80151a0 <sqrtf>
 801169c:	eddd 5a01 	vldr	s11, [sp, #4]
 80116a0:	eef0 7a40 	vmov.f32	s15, s0
 80116a4:	e7c9      	b.n	801163a <funchad131.part.0+0x8a>
 80116a6:	bf00      	nop
 80116a8:	00000000 	.word	0x00000000

080116ac <funchad38.constprop.0>:
 80116ac:	f8d0 c000 	ldr.w	ip, [r0]
 80116b0:	4b03      	ldr	r3, [pc, #12]	@ (80116c0 <funchad38.constprop.0+0x14>)
 80116b2:	6842      	ldr	r2, [r0, #4]
 80116b4:	4903      	ldr	r1, [pc, #12]	@ (80116c4 <funchad38.constprop.0+0x18>)
 80116b6:	f8c3 c000 	str.w	ip, [r3]
 80116ba:	600a      	str	r2, [r1, #0]
 80116bc:	605a      	str	r2, [r3, #4]
 80116be:	4770      	bx	lr
 80116c0:	20001138 	.word	0x20001138
 80116c4:	20001134 	.word	0x20001134

080116c8 <funchad143.constprop.0>:
 80116c8:	edd0 7a00 	vldr	s15, [r0]
 80116cc:	ed91 6a00 	vldr	s12, [r1]
 80116d0:	edd1 6a01 	vldr	s13, [r1, #4]
 80116d4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80116d8:	ed90 7a01 	vldr	s14, [r0, #4]
 80116dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80116e0:	ee37 7a66 	vsub.f32	s14, s14, s13
 80116e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116e8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80116ec:	bf48      	it	mi
 80116ee:	eef1 7a67 	vnegmi.f32	s15, s15
 80116f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116f6:	bf48      	it	mi
 80116f8:	eeb1 7a47 	vnegmi.f32	s14, s14
 80116fc:	4b0a      	ldr	r3, [pc, #40]	@ (8011728 <funchad143.constprop.0+0x60>)
 80116fe:	ee67 6a07 	vmul.f32	s13, s14, s14
 8011702:	edc3 7a00 	vstr	s15, [r3]
 8011706:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801170a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801170e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011716:	ed83 7a01 	vstr	s14, [r3, #4]
 801171a:	bfac      	ite	ge
 801171c:	eeb1 0ae7 	vsqrtge.f32	s0, s15
 8011720:	ed9f 0a02 	vldrlt	s0, [pc, #8]	@ 801172c <funchad143.constprop.0+0x64>
 8011724:	4770      	bx	lr
 8011726:	bf00      	nop
 8011728:	2000114c 	.word	0x2000114c
 801172c:	00000000 	.word	0x00000000

08011730 <neai_anomalydetection_learn>:
 8011730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011734:	ed2d 8b06 	vpush	{d8-d10}
 8011738:	4bc2      	ldr	r3, [pc, #776]	@ (8011a44 <neai_anomalydetection_learn+0x314>)
 801173a:	b089      	sub	sp, #36	@ 0x24
 801173c:	781c      	ldrb	r4, [r3, #0]
 801173e:	2c01      	cmp	r4, #1
 8011740:	d007      	beq.n	8011752 <neai_anomalydetection_learn+0x22>
 8011742:	207b      	movs	r0, #123	@ 0x7b
 8011744:	4bc0      	ldr	r3, [pc, #768]	@ (8011a48 <neai_anomalydetection_learn+0x318>)
 8011746:	7018      	strb	r0, [r3, #0]
 8011748:	b009      	add	sp, #36	@ 0x24
 801174a:	ecbd 8b06 	vpop	{d8-d10}
 801174e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011752:	f7ff ffab 	bl	80116ac <funchad38.constprop.0>
 8011756:	4bbd      	ldr	r3, [pc, #756]	@ (8011a4c <neai_anomalydetection_learn+0x31c>)
 8011758:	49bd      	ldr	r1, [pc, #756]	@ (8011a50 <neai_anomalydetection_learn+0x320>)
 801175a:	6818      	ldr	r0, [r3, #0]
 801175c:	780a      	ldrb	r2, [r1, #0]
 801175e:	1c45      	adds	r5, r0, #1
 8011760:	2a0d      	cmp	r2, #13
 8011762:	601d      	str	r5, [r3, #0]
 8011764:	d80f      	bhi.n	8011786 <neai_anomalydetection_learn+0x56>
 8011766:	2308      	movs	r3, #8
 8011768:	4cba      	ldr	r4, [pc, #744]	@ (8011a54 <neai_anomalydetection_learn+0x324>)
 801176a:	48bb      	ldr	r0, [pc, #748]	@ (8011a58 <neai_anomalydetection_learn+0x328>)
 801176c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8011770:	1c56      	adds	r6, r2, #1
 8011772:	4423      	add	r3, r4
 8011774:	700e      	strb	r6, [r1, #0]
 8011776:	c803      	ldmia	r0, {r0, r1}
 8011778:	e883 0003 	stmia.w	r3, {r0, r1}
 801177c:	2d09      	cmp	r5, #9
 801177e:	bf8c      	ite	hi
 8011780:	207f      	movhi	r0, #127	@ 0x7f
 8011782:	207e      	movls	r0, #126	@ 0x7e
 8011784:	e7de      	b.n	8011744 <neai_anomalydetection_learn+0x14>
 8011786:	49b5      	ldr	r1, [pc, #724]	@ (8011a5c <neai_anomalydetection_learn+0x32c>)
 8011788:	46a4      	mov	ip, r4
 801178a:	7809      	ldrb	r1, [r1, #0]
 801178c:	2308      	movs	r3, #8
 801178e:	460c      	mov	r4, r1
 8011790:	f04f 0e00 	mov.w	lr, #0
 8011794:	4aaf      	ldr	r2, [pc, #700]	@ (8011a54 <neai_anomalydetection_learn+0x324>)
 8011796:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 801179a:	9103      	str	r1, [sp, #12]
 801179c:	49ae      	ldr	r1, [pc, #696]	@ (8011a58 <neai_anomalydetection_learn+0x328>)
 801179e:	4413      	add	r3, r2
 80117a0:	c903      	ldmia	r1, {r0, r1}
 80117a2:	ed9f 8aaf 	vldr	s16, [pc, #700]	@ 8011a60 <neai_anomalydetection_learn+0x330>
 80117a6:	e883 0003 	stmia.w	r3, {r0, r1}
 80117aa:	ed9f 9aae 	vldr	s18, [pc, #696]	@ 8011a64 <neai_anomalydetection_learn+0x334>
 80117ae:	4613      	mov	r3, r2
 80117b0:	eddf 8aad 	vldr	s17, [pc, #692]	@ 8011a68 <neai_anomalydetection_learn+0x338>
 80117b4:	4664      	mov	r4, ip
 80117b6:	46f3      	mov	fp, lr
 80117b8:	4672      	mov	r2, lr
 80117ba:	9507      	str	r5, [sp, #28]
 80117bc:	9903      	ldr	r1, [sp, #12]
 80117be:	fa5f f98e 	uxtb.w	r9, lr
 80117c2:	4549      	cmp	r1, r9
 80117c4:	d008      	beq.n	80117d8 <neai_anomalydetection_learn+0xa8>
 80117c6:	48a9      	ldr	r0, [pc, #676]	@ (8011a6c <neai_anomalydetection_learn+0x33c>)
 80117c8:	8819      	ldrh	r1, [r3, #0]
 80117ca:	8805      	ldrh	r5, [r0, #0]
 80117cc:	428d      	cmp	r5, r1
 80117ce:	d903      	bls.n	80117d8 <neai_anomalydetection_learn+0xa8>
 80117d0:	8001      	strh	r1, [r0, #0]
 80117d2:	49a7      	ldr	r1, [pc, #668]	@ (8011a70 <neai_anomalydetection_learn+0x340>)
 80117d4:	f881 9000 	strb.w	r9, [r1]
 80117d8:	f1be 0f0e 	cmp.w	lr, #14
 80117dc:	f000 8185 	beq.w	8011aea <neai_anomalydetection_learn+0x3ba>
 80117e0:	49a4      	ldr	r1, [pc, #656]	@ (8011a74 <neai_anomalydetection_learn+0x344>)
 80117e2:	f891 8000 	ldrb.w	r8, [r1]
 80117e6:	f1b8 0f00 	cmp.w	r8, #0
 80117ea:	f000 8096 	beq.w	801191a <neai_anomalydetection_learn+0x1ea>
 80117ee:	f1b8 0f01 	cmp.w	r8, #1
 80117f2:	f000 80e1 	beq.w	80119b8 <neai_anomalydetection_learn+0x288>
 80117f6:	f103 0108 	add.w	r1, r3, #8
 80117fa:	f1b8 0f03 	cmp.w	r8, #3
 80117fe:	9102      	str	r1, [sp, #8]
 8011800:	f000 813e 	beq.w	8011a80 <neai_anomalydetection_learn+0x350>
 8011804:	eeff 9a00 	vmov.f32	s19, #240	@ 0xbf800000 -1.0
 8011808:	eeb7 aa00 	vmov.f32	s20, #112	@ 0x3f800000  1.0
 801180c:	461f      	mov	r7, r3
 801180e:	4665      	mov	r5, ip
 8011810:	e9cd ec04 	strd	lr, ip, [sp, #16]
 8011814:	f8df a264 	ldr.w	sl, [pc, #612]	@ 8011a7c <neai_anomalydetection_learn+0x34c>
 8011818:	fa5f f68c 	uxtb.w	r6, ip
 801181c:	f1b8 0f04 	cmp.w	r8, #4
 8011820:	d023      	beq.n	801186a <neai_anomalydetection_learn+0x13a>
 8011822:	9802      	ldr	r0, [sp, #8]
 8011824:	f107 0118 	add.w	r1, r7, #24
 8011828:	9301      	str	r3, [sp, #4]
 801182a:	f7ff ff4d 	bl	80116c8 <funchad143.constprop.0>
 801182e:	9b01      	ldr	r3, [sp, #4]
 8011830:	b934      	cbnz	r4, 8011840 <neai_anomalydetection_learn+0x110>
 8011832:	edda 7a00 	vldr	s15, [sl]
 8011836:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801183a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801183e:	d503      	bpl.n	8011848 <neai_anomalydetection_learn+0x118>
 8011840:	ed8a 0a00 	vstr	s0, [sl]
 8011844:	46b3      	mov	fp, r6
 8011846:	464a      	mov	r2, r9
 8011848:	3501      	adds	r5, #1
 801184a:	b2ee      	uxtb	r6, r5
 801184c:	2e0f      	cmp	r6, #15
 801184e:	f04f 0400 	mov.w	r4, #0
 8011852:	f107 0710 	add.w	r7, r7, #16
 8011856:	d1e1      	bne.n	801181c <neai_anomalydetection_learn+0xec>
 8011858:	e9dd ec04 	ldrd	lr, ip, [sp, #16]
 801185c:	2400      	movs	r4, #0
 801185e:	f10e 0e01 	add.w	lr, lr, #1
 8011862:	f10c 0c01 	add.w	ip, ip, #1
 8011866:	3310      	adds	r3, #16
 8011868:	e7a8      	b.n	80117bc <neai_anomalydetection_learn+0x8c>
 801186a:	edd3 6a02 	vldr	s13, [r3, #8]
 801186e:	ed93 7a03 	vldr	s14, [r3, #12]
 8011872:	ee26 5aa6 	vmul.f32	s10, s13, s13
 8011876:	ee67 5a07 	vmul.f32	s11, s14, s14
 801187a:	edd7 7a06 	vldr	s15, [r7, #24]
 801187e:	ee75 5a85 	vadd.f32	s11, s11, s10
 8011882:	ed97 6a07 	vldr	s12, [r7, #28]
 8011886:	ee66 6aa7 	vmul.f32	s13, s13, s15
 801188a:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 801188e:	ee27 7a06 	vmul.f32	s14, s14, s12
 8011892:	ee76 6a88 	vadd.f32	s13, s13, s16
 8011896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801189a:	ee37 7a26 	vadd.f32	s14, s14, s13
 801189e:	da36      	bge.n	801190e <neai_anomalydetection_learn+0x1de>
 80118a0:	eeb0 5a48 	vmov.f32	s10, s16
 80118a4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80118a8:	ee26 6a06 	vmul.f32	s12, s12, s12
 80118ac:	ee77 7a86 	vadd.f32	s15, s15, s12
 80118b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80118b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118b8:	da26      	bge.n	8011908 <neai_anomalydetection_learn+0x1d8>
 80118ba:	eef0 6a48 	vmov.f32	s13, s16
 80118be:	ee66 7a85 	vmul.f32	s15, s13, s10
 80118c2:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80118c6:	eeb4 0ae9 	vcmpe.f32	s0, s19
 80118ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118ce:	d421      	bmi.n	8011914 <neai_anomalydetection_learn+0x1e4>
 80118d0:	eeb4 0aca 	vcmpe.f32	s0, s20
 80118d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118d8:	dd08      	ble.n	80118ec <neai_anomalydetection_learn+0x1bc>
 80118da:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80118de:	9306      	str	r3, [sp, #24]
 80118e0:	9201      	str	r2, [sp, #4]
 80118e2:	f003 fc31 	bl	8015148 <acosf>
 80118e6:	9a01      	ldr	r2, [sp, #4]
 80118e8:	9b06      	ldr	r3, [sp, #24]
 80118ea:	e7a1      	b.n	8011830 <neai_anomalydetection_learn+0x100>
 80118ec:	9306      	str	r3, [sp, #24]
 80118ee:	9201      	str	r2, [sp, #4]
 80118f0:	f003 fc2a 	bl	8015148 <acosf>
 80118f4:	eeb4 0ac9 	vcmpe.f32	s0, s18
 80118f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118fc:	9a01      	ldr	r2, [sp, #4]
 80118fe:	9b06      	ldr	r3, [sp, #24]
 8011900:	dd96      	ble.n	8011830 <neai_anomalydetection_learn+0x100>
 8011902:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8011906:	e793      	b.n	8011830 <neai_anomalydetection_learn+0x100>
 8011908:	eef1 6ae7 	vsqrt.f32	s13, s15
 801190c:	e7d7      	b.n	80118be <neai_anomalydetection_learn+0x18e>
 801190e:	eeb1 5ae5 	vsqrt.f32	s10, s11
 8011912:	e7c7      	b.n	80118a4 <neai_anomalydetection_learn+0x174>
 8011914:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8011918:	e7e1      	b.n	80118de <neai_anomalydetection_learn+0x1ae>
 801191a:	f8df a160 	ldr.w	sl, [pc, #352]	@ 8011a7c <neai_anomalydetection_learn+0x34c>
 801191e:	ed93 5a03 	vldr	s10, [r3, #12]
 8011922:	edd3 5a02 	vldr	s11, [r3, #8]
 8011926:	4647      	mov	r7, r8
 8011928:	ed9a 6a00 	vldr	s12, [sl]
 801192c:	4619      	mov	r1, r3
 801192e:	4665      	mov	r5, ip
 8011930:	fa5f f68c 	uxtb.w	r6, ip
 8011934:	e011      	b.n	801195a <neai_anomalydetection_learn+0x22a>
 8011936:	eeb4 6ae6 	vcmpe.f32	s12, s13
 801193a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801193e:	dd04      	ble.n	801194a <neai_anomalydetection_learn+0x21a>
 8011940:	46b3      	mov	fp, r6
 8011942:	eeb0 6a66 	vmov.f32	s12, s13
 8011946:	464a      	mov	r2, r9
 8011948:	2701      	movs	r7, #1
 801194a:	3501      	adds	r5, #1
 801194c:	b2ee      	uxtb	r6, r5
 801194e:	2e0f      	cmp	r6, #15
 8011950:	f04f 0400 	mov.w	r4, #0
 8011954:	f101 0110 	add.w	r1, r1, #16
 8011958:	d023      	beq.n	80119a2 <neai_anomalydetection_learn+0x272>
 801195a:	edd1 7a06 	vldr	s15, [r1, #24]
 801195e:	ed91 7a07 	vldr	s14, [r1, #28]
 8011962:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8011966:	ee35 7a47 	vsub.f32	s14, s10, s14
 801196a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801196e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011972:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8011976:	bf48      	it	mi
 8011978:	eef1 7a67 	vnegmi.f32	s15, s15
 801197c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011980:	bf48      	it	mi
 8011982:	eeb1 7a47 	vnegmi.f32	s14, s14
 8011986:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801198e:	fe77 6a27 	vselgt.f32	s13, s14, s15
 8011992:	2c00      	cmp	r4, #0
 8011994:	d0cf      	beq.n	8011936 <neai_anomalydetection_learn+0x206>
 8011996:	eeb0 6a66 	vmov.f32	s12, s13
 801199a:	46b3      	mov	fp, r6
 801199c:	464a      	mov	r2, r9
 801199e:	2701      	movs	r7, #1
 80119a0:	e7d3      	b.n	801194a <neai_anomalydetection_learn+0x21a>
 80119a2:	4935      	ldr	r1, [pc, #212]	@ (8011a78 <neai_anomalydetection_learn+0x348>)
 80119a4:	ed81 7a01 	vstr	s14, [r1, #4]
 80119a8:	edc1 7a00 	vstr	s15, [r1]
 80119ac:	2f00      	cmp	r7, #0
 80119ae:	f43f af55 	beq.w	801185c <neai_anomalydetection_learn+0x12c>
 80119b2:	ed8a 6a00 	vstr	s12, [sl]
 80119b6:	e751      	b.n	801185c <neai_anomalydetection_learn+0x12c>
 80119b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011a7c <neai_anomalydetection_learn+0x34c>
 80119bc:	edd3 4a03 	vldr	s9, [r3, #12]
 80119c0:	ed93 5a02 	vldr	s10, [r3, #8]
 80119c4:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80119c8:	ed9a 6a00 	vldr	s12, [sl]
 80119cc:	4619      	mov	r1, r3
 80119ce:	4665      	mov	r5, ip
 80119d0:	2700      	movs	r7, #0
 80119d2:	fa5f f68c 	uxtb.w	r6, ip
 80119d6:	ed91 7a06 	vldr	s14, [r1, #24]
 80119da:	edd1 6a07 	vldr	s13, [r1, #28]
 80119de:	ee35 7a47 	vsub.f32	s14, s10, s14
 80119e2:	ee74 6ae6 	vsub.f32	s13, s9, s13
 80119e6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80119ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119ee:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80119f2:	bf48      	it	mi
 80119f4:	eeb1 7a47 	vnegmi.f32	s14, s14
 80119f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119fc:	bf48      	it	mi
 80119fe:	eef1 6a66 	vnegmi.f32	s13, s13
 8011a02:	ee77 7a26 	vadd.f32	s15, s14, s13
 8011a06:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8011a0a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011a0e:	b924      	cbnz	r4, 8011a1a <neai_anomalydetection_learn+0x2ea>
 8011a10:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a18:	dd04      	ble.n	8011a24 <neai_anomalydetection_learn+0x2f4>
 8011a1a:	46b3      	mov	fp, r6
 8011a1c:	464a      	mov	r2, r9
 8011a1e:	2701      	movs	r7, #1
 8011a20:	eeb0 6a67 	vmov.f32	s12, s15
 8011a24:	3501      	adds	r5, #1
 8011a26:	b2ee      	uxtb	r6, r5
 8011a28:	2e0f      	cmp	r6, #15
 8011a2a:	f04f 0400 	mov.w	r4, #0
 8011a2e:	f101 0110 	add.w	r1, r1, #16
 8011a32:	d1d0      	bne.n	80119d6 <neai_anomalydetection_learn+0x2a6>
 8011a34:	4910      	ldr	r1, [pc, #64]	@ (8011a78 <neai_anomalydetection_learn+0x348>)
 8011a36:	edc1 6a01 	vstr	s13, [r1, #4]
 8011a3a:	ed81 7a00 	vstr	s14, [r1]
 8011a3e:	2f00      	cmp	r7, #0
 8011a40:	d1b7      	bne.n	80119b2 <neai_anomalydetection_learn+0x282>
 8011a42:	e70b      	b.n	801185c <neai_anomalydetection_learn+0x12c>
 8011a44:	20000284 	.word	0x20000284
 8011a48:	2000027c 	.word	0x2000027c
 8011a4c:	20000280 	.word	0x20000280
 8011a50:	20000289 	.word	0x20000289
 8011a54:	20000290 	.word	0x20000290
 8011a58:	20001138 	.word	0x20001138
 8011a5c:	2000028a 	.word	0x2000028a
 8011a60:	00000000 	.word	0x00000000
 8011a64:	40490fdb 	.word	0x40490fdb
 8011a68:	40c90fdb 	.word	0x40c90fdb
 8011a6c:	20000286 	.word	0x20000286
 8011a70:	20000288 	.word	0x20000288
 8011a74:	2000028b 	.word	0x2000028b
 8011a78:	2000114c 	.word	0x2000114c
 8011a7c:	20001140 	.word	0x20001140
 8011a80:	4690      	mov	r8, r2
 8011a82:	4622      	mov	r2, r4
 8011a84:	f103 0618 	add.w	r6, r3, #24
 8011a88:	4634      	mov	r4, r6
 8011a8a:	460f      	mov	r7, r1
 8011a8c:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8011a90:	4616      	mov	r6, r2
 8011a92:	f8df a3c8 	ldr.w	sl, [pc, #968]	@ 8011e5c <neai_anomalydetection_learn+0x72c>
 8011a96:	fa5f f58c 	uxtb.w	r5, ip
 8011a9a:	f8cd e004 	str.w	lr, [sp, #4]
 8011a9e:	f8cd c008 	str.w	ip, [sp, #8]
 8011aa2:	9304      	str	r3, [sp, #16]
 8011aa4:	2202      	movs	r2, #2
 8011aa6:	4621      	mov	r1, r4
 8011aa8:	4638      	mov	r0, r7
 8011aaa:	f7ff fd81 	bl	80115b0 <funchad131.part.0>
 8011aae:	eeb0 0ac0 	vabs.f32	s0, s0
 8011ab2:	1c6a      	adds	r2, r5, #1
 8011ab4:	ee39 0ac0 	vsub.f32	s0, s19, s0
 8011ab8:	3410      	adds	r4, #16
 8011aba:	b936      	cbnz	r6, 8011aca <neai_anomalydetection_learn+0x39a>
 8011abc:	edda 7a00 	vldr	s15, [sl]
 8011ac0:	eef4 7ac0 	vcmpe.f32	s15, s0
 8011ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ac8:	dd03      	ble.n	8011ad2 <neai_anomalydetection_learn+0x3a2>
 8011aca:	46ab      	mov	fp, r5
 8011acc:	46c8      	mov	r8, r9
 8011ace:	ed8a 0a00 	vstr	s0, [sl]
 8011ad2:	b2d5      	uxtb	r5, r2
 8011ad4:	2d0f      	cmp	r5, #15
 8011ad6:	f04f 0600 	mov.w	r6, #0
 8011ada:	d1e3      	bne.n	8011aa4 <neai_anomalydetection_learn+0x374>
 8011adc:	4642      	mov	r2, r8
 8011ade:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011ae2:	f8dd c008 	ldr.w	ip, [sp, #8]
 8011ae6:	9b04      	ldr	r3, [sp, #16]
 8011ae8:	e6b8      	b.n	801185c <neai_anomalydetection_learn+0x12c>
 8011aea:	4bd3      	ldr	r3, [pc, #844]	@ (8011e38 <neai_anomalydetection_learn+0x708>)
 8011aec:	0116      	lsls	r6, r2, #4
 8011aee:	7819      	ldrb	r1, [r3, #0]
 8011af0:	4bd2      	ldr	r3, [pc, #840]	@ (8011e3c <neai_anomalydetection_learn+0x70c>)
 8011af2:	4692      	mov	sl, r2
 8011af4:	5b9a      	ldrh	r2, [r3, r6]
 8011af6:	9d07      	ldr	r5, [sp, #28]
 8011af8:	2a32      	cmp	r2, #50	@ 0x32
 8011afa:	ea4f 170b 	mov.w	r7, fp, lsl #4
 8011afe:	d84b      	bhi.n	8011b98 <neai_anomalydetection_learn+0x468>
 8011b00:	458a      	cmp	sl, r1
 8011b02:	d063      	beq.n	8011bcc <neai_anomalydetection_learn+0x49c>
 8011b04:	458b      	cmp	fp, r1
 8011b06:	d061      	beq.n	8011bcc <neai_anomalydetection_learn+0x49c>
 8011b08:	49cc      	ldr	r1, [pc, #816]	@ (8011e3c <neai_anomalydetection_learn+0x70c>)
 8011b0a:	4bcd      	ldr	r3, [pc, #820]	@ (8011e40 <neai_anomalydetection_learn+0x710>)
 8011b0c:	f831 c007 	ldrh.w	ip, [r1, r7]
 8011b10:	eb01 140a 	add.w	r4, r1, sl, lsl #4
 8011b14:	3408      	adds	r4, #8
 8011b16:	4562      	cmp	r2, ip
 8011b18:	eb01 0807 	add.w	r8, r1, r7
 8011b1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8011b20:	e883 0003 	stmia.w	r3, {r0, r1}
 8011b24:	d357      	bcc.n	8011bd6 <neai_anomalydetection_learn+0x4a6>
 8011b26:	ee07 ca90 	vmov	s15, ip
 8011b2a:	4462      	add	r2, ip
 8011b2c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8011b30:	ee07 2a90 	vmov	s15, r2
 8011b34:	49c1      	ldr	r1, [pc, #772]	@ (8011e3c <neai_anomalydetection_learn+0x70c>)
 8011b36:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8011b3a:	198a      	adds	r2, r1, r6
 8011b3c:	ed92 5a02 	vldr	s10, [r2, #8]
 8011b40:	edd2 5a03 	vldr	s11, [r2, #12]
 8011b44:	edd8 7a02 	vldr	s15, [r8, #8]
 8011b48:	ed98 7a03 	vldr	s14, [r8, #12]
 8011b4c:	eec6 4a86 	vdiv.f32	s9, s13, s12
 8011b50:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8011b54:	ee37 7a65 	vsub.f32	s14, s14, s11
 8011b58:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8011b5c:	ee27 7a24 	vmul.f32	s14, s14, s9
 8011b60:	ee77 7a85 	vadd.f32	s15, s15, s10
 8011b64:	ee37 7a25 	vadd.f32	s14, s14, s11
 8011b68:	2208      	movs	r2, #8
 8011b6a:	f04f 0810 	mov.w	r8, #16
 8011b6e:	fb18 280b 	smlabb	r8, r8, fp, r2
 8011b72:	4ab4      	ldr	r2, [pc, #720]	@ (8011e44 <neai_anomalydetection_learn+0x714>)
 8011b74:	49b1      	ldr	r1, [pc, #708]	@ (8011e3c <neai_anomalydetection_learn+0x70c>)
 8011b76:	7812      	ldrb	r2, [r2, #0]
 8011b78:	4488      	add	r8, r1
 8011b7a:	4431      	add	r1, r6
 8011b7c:	ed81 7a03 	vstr	s14, [r1, #12]
 8011b80:	edc1 7a02 	vstr	s15, [r1, #8]
 8011b84:	2a04      	cmp	r2, #4
 8011b86:	f200 81af 	bhi.w	8011ee8 <neai_anomalydetection_learn+0x7b8>
 8011b8a:	e8df f012 	tbh	[pc, r2, lsl #1]
 8011b8e:	0169      	.short	0x0169
 8011b90:	01ad010e 	.word	0x01ad010e
 8011b94:	004600f9 	.word	0x004600f9
 8011b98:	4ba8      	ldr	r3, [pc, #672]	@ (8011e3c <neai_anomalydetection_learn+0x70c>)
 8011b9a:	5bd8      	ldrh	r0, [r3, r7]
 8011b9c:	2832      	cmp	r0, #50	@ 0x32
 8011b9e:	d9af      	bls.n	8011b00 <neai_anomalydetection_learn+0x3d0>
 8011ba0:	4ca6      	ldr	r4, [pc, #664]	@ (8011e3c <neai_anomalydetection_learn+0x70c>)
 8011ba2:	010a      	lsls	r2, r1, #4
 8011ba4:	5aa0      	ldrh	r0, [r4, r2]
 8011ba6:	eb04 1301 	add.w	r3, r4, r1, lsl #4
 8011baa:	2813      	cmp	r0, #19
 8011bac:	f63f ade6 	bhi.w	801177c <neai_anomalydetection_learn+0x4c>
 8011bb0:	48a5      	ldr	r0, [pc, #660]	@ (8011e48 <neai_anomalydetection_learn+0x718>)
 8011bb2:	7001      	strb	r1, [r0, #0]
 8011bb4:	2000      	movs	r0, #0
 8011bb6:	49a5      	ldr	r1, [pc, #660]	@ (8011e4c <neai_anomalydetection_learn+0x71c>)
 8011bb8:	6058      	str	r0, [r3, #4]
 8011bba:	6099      	str	r1, [r3, #8]
 8011bbc:	60d9      	str	r1, [r3, #12]
 8011bbe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8011bc2:	2301      	movs	r3, #1
 8011bc4:	49a2      	ldr	r1, [pc, #648]	@ (8011e50 <neai_anomalydetection_learn+0x720>)
 8011bc6:	52a3      	strh	r3, [r4, r2]
 8011bc8:	8008      	strh	r0, [r1, #0]
 8011bca:	e5d7      	b.n	801177c <neai_anomalydetection_learn+0x4c>
 8011bcc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8011bd0:	499f      	ldr	r1, [pc, #636]	@ (8011e50 <neai_anomalydetection_learn+0x720>)
 8011bd2:	8008      	strh	r0, [r1, #0]
 8011bd4:	e798      	b.n	8011b08 <neai_anomalydetection_learn+0x3d8>
 8011bd6:	4494      	add	ip, r2
 8011bd8:	ee07 2a90 	vmov	s15, r2
 8011bdc:	ee07 ca10 	vmov	s14, ip
 8011be0:	4a96      	ldr	r2, [pc, #600]	@ (8011e3c <neai_anomalydetection_learn+0x70c>)
 8011be2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011be6:	4432      	add	r2, r6
 8011be8:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8011bec:	ed98 5a02 	vldr	s10, [r8, #8]
 8011bf0:	edd8 5a03 	vldr	s11, [r8, #12]
 8011bf4:	ed92 7a02 	vldr	s14, [r2, #8]
 8011bf8:	edd2 6a03 	vldr	s13, [r2, #12]
 8011bfc:	eec7 4a86 	vdiv.f32	s9, s15, s12
 8011c00:	ee77 7a45 	vsub.f32	s15, s14, s10
 8011c04:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8011c08:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8011c0c:	ee27 7a24 	vmul.f32	s14, s14, s9
 8011c10:	ee77 7a85 	vadd.f32	s15, s15, s10
 8011c14:	ee37 7a25 	vadd.f32	s14, s14, s11
 8011c18:	e7a6      	b.n	8011b68 <neai_anomalydetection_learn+0x438>
 8011c1a:	ed94 8a00 	vldr	s16, [r4]
 8011c1e:	edd4 9a01 	vldr	s19, [r4, #4]
 8011c22:	ee68 6a08 	vmul.f32	s13, s16, s16
 8011c26:	ee29 5aa9 	vmul.f32	s10, s19, s19
 8011c2a:	ed9f 9a8a 	vldr	s18, [pc, #552]	@ 8011e54 <neai_anomalydetection_learn+0x724>
 8011c2e:	edd3 7a00 	vldr	s15, [r3]
 8011c32:	ee76 6a85 	vadd.f32	s13, s13, s10
 8011c36:	ed93 7a01 	vldr	s14, [r3, #4]
 8011c3a:	ee68 5a27 	vmul.f32	s11, s16, s15
 8011c3e:	eef4 6ac9 	vcmpe.f32	s13, s18
 8011c42:	ee27 6a29 	vmul.f32	s12, s14, s19
 8011c46:	ee75 5a89 	vadd.f32	s11, s11, s18
 8011c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c4e:	ee36 6a25 	vadd.f32	s12, s12, s11
 8011c52:	db01      	blt.n	8011c58 <neai_anomalydetection_learn+0x528>
 8011c54:	eeb1 9ae6 	vsqrt.f32	s18, s13
 8011c58:	ee27 7a07 	vmul.f32	s14, s14, s14
 8011c5c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8011c60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011c64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c6c:	bfac      	ite	ge
 8011c6e:	eeb1 7ae7 	vsqrtge.f32	s14, s15
 8011c72:	ed9f 7a78 	vldrlt	s14, [pc, #480]	@ 8011e54 <neai_anomalydetection_learn+0x724>
 8011c76:	ee29 7a07 	vmul.f32	s14, s18, s14
 8011c7a:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8011c7e:	ee86 0a07 	vdiv.f32	s0, s12, s14
 8011c82:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c8a:	d407      	bmi.n	8011c9c <neai_anomalydetection_learn+0x56c>
 8011c8c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011c90:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c98:	f340 8132 	ble.w	8011f00 <neai_anomalydetection_learn+0x7d0>
 8011c9c:	eeb0 0a67 	vmov.f32	s0, s15
 8011ca0:	f003 fa52 	bl	8015148 <acosf>
 8011ca4:	eef0 8a40 	vmov.f32	s17, s0
 8011ca8:	edd8 7a00 	vldr	s15, [r8]
 8011cac:	ed98 6a01 	vldr	s12, [r8, #4]
 8011cb0:	ee28 7a27 	vmul.f32	s14, s16, s15
 8011cb4:	ee66 5a06 	vmul.f32	s11, s12, s12
 8011cb8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8011cbc:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8011e54 <neai_anomalydetection_learn+0x724>
 8011cc0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8011cc4:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011cc8:	ee29 6a86 	vmul.f32	s12, s19, s12
 8011ccc:	ee37 7a26 	vadd.f32	s14, s14, s13
 8011cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cd4:	ee36 6a07 	vadd.f32	s12, s12, s14
 8011cd8:	f280 8123 	bge.w	8011f22 <neai_anomalydetection_learn+0x7f2>
 8011cdc:	eeb0 7a66 	vmov.f32	s14, s13
 8011ce0:	ee27 7a09 	vmul.f32	s14, s14, s18
 8011ce4:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8011ce8:	ee86 0a07 	vdiv.f32	s0, s12, s14
 8011cec:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cf4:	d407      	bmi.n	8011d06 <neai_anomalydetection_learn+0x5d6>
 8011cf6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011cfa:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d02:	f340 8111 	ble.w	8011f28 <neai_anomalydetection_learn+0x7f8>
 8011d06:	eeb0 0a67 	vmov.f32	s0, s15
 8011d0a:	f003 fa1d 	bl	8015148 <acosf>
 8011d0e:	eef0 7a40 	vmov.f32	s15, s0
 8011d12:	484a      	ldr	r0, [pc, #296]	@ (8011e3c <neai_anomalydetection_learn+0x70c>)
 8011d14:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8011d18:	5b82      	ldrh	r2, [r0, r6]
 8011d1a:	5bc1      	ldrh	r1, [r0, r7]
 8011d1c:	ee07 2a10 	vmov	s14, r2
 8011d20:	ee06 1a90 	vmov	s13, r1
 8011d24:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011d28:	eef8 4ae6 	vcvt.f32.s32	s9, s13
 8011d2c:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8011d30:	ee86 7a24 	vdiv.f32	s14, s12, s9
 8011d34:	4b44      	ldr	r3, [pc, #272]	@ (8011e48 <neai_anomalydetection_learn+0x718>)
 8011d36:	440a      	add	r2, r1
 8011d38:	5382      	strh	r2, [r0, r6]
 8011d3a:	f883 b000 	strb.w	fp, [r3]
 8011d3e:	4406      	add	r6, r0
 8011d40:	19c3      	adds	r3, r0, r7
 8011d42:	edd3 5a01 	vldr	s11, [r3, #4]
 8011d46:	ed96 5a01 	vldr	s10, [r6, #4]
 8011d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011d4e:	ee66 6aa8 	vmul.f32	s13, s13, s17
 8011d52:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8011d56:	ee36 7a85 	vadd.f32	s14, s13, s10
 8011d5a:	eeb4 7a67 	vcmp.f32	s14, s15
 8011d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d62:	4604      	mov	r4, r0
 8011d64:	f04f 0100 	mov.w	r1, #0
 8011d68:	f04f 0001 	mov.w	r0, #1
 8011d6c:	4a37      	ldr	r2, [pc, #220]	@ (8011e4c <neai_anomalydetection_learn+0x71c>)
 8011d6e:	fe77 7a27 	vselgt.f32	s15, s14, s15
 8011d72:	edc6 7a01 	vstr	s15, [r6, #4]
 8011d76:	53e0      	strh	r0, [r4, r7]
 8011d78:	609a      	str	r2, [r3, #8]
 8011d7a:	60da      	str	r2, [r3, #12]
 8011d7c:	6059      	str	r1, [r3, #4]
 8011d7e:	e4fd      	b.n	801177c <neai_anomalydetection_learn+0x4c>
 8011d80:	2202      	movs	r2, #2
 8011d82:	4620      	mov	r0, r4
 8011d84:	492e      	ldr	r1, [pc, #184]	@ (8011e40 <neai_anomalydetection_learn+0x710>)
 8011d86:	f7ff fc13 	bl	80115b0 <funchad131.part.0>
 8011d8a:	2202      	movs	r2, #2
 8011d8c:	4641      	mov	r1, r8
 8011d8e:	4620      	mov	r0, r4
 8011d90:	eef0 8ac0 	vabs.f32	s17, s0
 8011d94:	f7ff fc0c 	bl	80115b0 <funchad131.part.0>
 8011d98:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8011d9c:	eef0 7ac0 	vabs.f32	s15, s0
 8011da0:	ee78 8a68 	vsub.f32	s17, s16, s17
 8011da4:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011da8:	e7b3      	b.n	8011d12 <neai_anomalydetection_learn+0x5e2>
 8011daa:	edd4 6a00 	vldr	s13, [r4]
 8011dae:	ed93 6a00 	vldr	s12, [r3]
 8011db2:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8011db6:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 8011dba:	edd4 7a01 	vldr	s15, [r4, #4]
 8011dbe:	ed93 7a01 	vldr	s14, [r3, #4]
 8011dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dc6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8011dca:	d501      	bpl.n	8011dd0 <neai_anomalydetection_learn+0x6a0>
 8011dcc:	eeb1 6a46 	vneg.f32	s12, s12
 8011dd0:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8011dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dd8:	bf48      	it	mi
 8011dda:	eeb1 7a47 	vnegmi.f32	s14, s14
 8011dde:	ee77 8a06 	vadd.f32	s17, s14, s12
 8011de2:	ed98 7a00 	vldr	s14, [r8]
 8011de6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8011dea:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8011dee:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8011df2:	ed98 6a01 	vldr	s12, [r8, #4]
 8011df6:	ee68 8aa5 	vmul.f32	s17, s17, s11
 8011dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dfe:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8011e02:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8011e06:	d501      	bpl.n	8011e0c <neai_anomalydetection_learn+0x6dc>
 8011e08:	eeb1 7a47 	vneg.f32	s14, s14
 8011e0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e14:	bf48      	it	mi
 8011e16:	eef1 7a67 	vnegmi.f32	s15, s15
 8011e1a:	4a0f      	ldr	r2, [pc, #60]	@ (8011e58 <neai_anomalydetection_learn+0x728>)
 8011e1c:	ed82 7a00 	vstr	s14, [r2]
 8011e20:	edc2 7a01 	vstr	s15, [r2, #4]
 8011e24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011e28:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8011e2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011e30:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011e34:	e76d      	b.n	8011d12 <neai_anomalydetection_learn+0x5e2>
 8011e36:	bf00      	nop
 8011e38:	20000288 	.word	0x20000288
 8011e3c:	20000290 	.word	0x20000290
 8011e40:	20001144 	.word	0x20001144
 8011e44:	2000028c 	.word	0x2000028c
 8011e48:	2000028a 	.word	0x2000028a
 8011e4c:	477fff00 	.word	0x477fff00
 8011e50:	20000286 	.word	0x20000286
 8011e54:	00000000 	.word	0x00000000
 8011e58:	2000114c 	.word	0x2000114c
 8011e5c:	20001140 	.word	0x20001140
 8011e60:	ed94 7a00 	vldr	s14, [r4]
 8011e64:	edd3 8a00 	vldr	s17, [r3]
 8011e68:	edd4 7a01 	vldr	s15, [r4, #4]
 8011e6c:	ee77 8a68 	vsub.f32	s17, s14, s17
 8011e70:	edd3 6a01 	vldr	s13, [r3, #4]
 8011e74:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8011e78:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8011e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e80:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8011e84:	bf48      	it	mi
 8011e86:	eef1 8a68 	vnegmi.f32	s17, s17
 8011e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e8e:	edd8 5a00 	vldr	s11, [r8]
 8011e92:	bf48      	it	mi
 8011e94:	eef1 6a66 	vnegmi.f32	s13, s13
 8011e98:	ee37 7a65 	vsub.f32	s14, s14, s11
 8011e9c:	eef4 8a66 	vcmp.f32	s17, s13
 8011ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ea4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8011ea8:	ed98 6a01 	vldr	s12, [r8, #4]
 8011eac:	bf48      	it	mi
 8011eae:	eef0 8a66 	vmovmi.f32	s17, s13
 8011eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011eb6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8011eba:	d501      	bpl.n	8011ec0 <neai_anomalydetection_learn+0x790>
 8011ebc:	eeb1 7a47 	vneg.f32	s14, s14
 8011ec0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ec8:	bf48      	it	mi
 8011eca:	eef1 7a67 	vnegmi.f32	s15, s15
 8011ece:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ed6:	4a1d      	ldr	r2, [pc, #116]	@ (8011f4c <neai_anomalydetection_learn+0x81c>)
 8011ed8:	edc2 7a01 	vstr	s15, [r2, #4]
 8011edc:	ed82 7a00 	vstr	s14, [r2]
 8011ee0:	bf58      	it	pl
 8011ee2:	eef0 7a47 	vmovpl.f32	s15, s14
 8011ee6:	e714      	b.n	8011d12 <neai_anomalydetection_learn+0x5e2>
 8011ee8:	4620      	mov	r0, r4
 8011eea:	4919      	ldr	r1, [pc, #100]	@ (8011f50 <neai_anomalydetection_learn+0x820>)
 8011eec:	f7ff fbec 	bl	80116c8 <funchad143.constprop.0>
 8011ef0:	4641      	mov	r1, r8
 8011ef2:	eef0 8a40 	vmov.f32	s17, s0
 8011ef6:	f7ff fbe7 	bl	80116c8 <funchad143.constprop.0>
 8011efa:	eef0 7a40 	vmov.f32	s15, s0
 8011efe:	e708      	b.n	8011d12 <neai_anomalydetection_learn+0x5e2>
 8011f00:	f003 f922 	bl	8015148 <acosf>
 8011f04:	eddf 7a13 	vldr	s15, [pc, #76]	@ 8011f54 <neai_anomalydetection_learn+0x824>
 8011f08:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f10:	eef0 8a40 	vmov.f32	s17, s0
 8011f14:	f77f aec8 	ble.w	8011ca8 <neai_anomalydetection_learn+0x578>
 8011f18:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8011f58 <neai_anomalydetection_learn+0x828>
 8011f1c:	ee77 8ac0 	vsub.f32	s17, s15, s0
 8011f20:	e6c2      	b.n	8011ca8 <neai_anomalydetection_learn+0x578>
 8011f22:	eeb1 7ae7 	vsqrt.f32	s14, s15
 8011f26:	e6db      	b.n	8011ce0 <neai_anomalydetection_learn+0x5b0>
 8011f28:	f003 f90e 	bl	8015148 <acosf>
 8011f2c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8011f54 <neai_anomalydetection_learn+0x824>
 8011f30:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8011f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f38:	bfc8      	it	gt
 8011f3a:	ed9f 7a07 	vldrgt	s14, [pc, #28]	@ 8011f58 <neai_anomalydetection_learn+0x828>
 8011f3e:	eef0 7a40 	vmov.f32	s15, s0
 8011f42:	bfc8      	it	gt
 8011f44:	ee77 7a40 	vsubgt.f32	s15, s14, s0
 8011f48:	e6e3      	b.n	8011d12 <neai_anomalydetection_learn+0x5e2>
 8011f4a:	bf00      	nop
 8011f4c:	2000114c 	.word	0x2000114c
 8011f50:	20001144 	.word	0x20001144
 8011f54:	40490fdb 	.word	0x40490fdb
 8011f58:	40c90fdb 	.word	0x40c90fdb
 8011f5c:	00000000 	.word	0x00000000

08011f60 <neai_anomalydetection_detect>:
 8011f60:	b570      	push	{r4, r5, r6, lr}
 8011f62:	ed2d 8b06 	vpush	{d8-d10}
 8011f66:	25ff      	movs	r5, #255	@ 0xff
 8011f68:	4a9d      	ldr	r2, [pc, #628]	@ (80121e0 <neai_anomalydetection_detect+0x280>)
 8011f6a:	b082      	sub	sp, #8
 8011f6c:	7813      	ldrb	r3, [r2, #0]
 8011f6e:	700d      	strb	r5, [r1, #0]
 8011f70:	f1a3 047d 	sub.w	r4, r3, #125	@ 0x7d
 8011f74:	2c01      	cmp	r4, #1
 8011f76:	d93c      	bls.n	8011ff2 <neai_anomalydetection_detect+0x92>
 8011f78:	2b80      	cmp	r3, #128	@ 0x80
 8011f7a:	d03a      	beq.n	8011ff2 <neai_anomalydetection_detect+0x92>
 8011f7c:	4b99      	ldr	r3, [pc, #612]	@ (80121e4 <neai_anomalydetection_detect+0x284>)
 8011f7e:	681b      	ldr	r3, [r3, #0]
 8011f80:	2b09      	cmp	r3, #9
 8011f82:	f240 810a 	bls.w	801219a <neai_anomalydetection_detect+0x23a>
 8011f86:	460e      	mov	r6, r1
 8011f88:	f7ff fb90 	bl	80116ac <funchad38.constprop.0>
 8011f8c:	4b96      	ldr	r3, [pc, #600]	@ (80121e8 <neai_anomalydetection_detect+0x288>)
 8011f8e:	4c97      	ldr	r4, [pc, #604]	@ (80121ec <neai_anomalydetection_detect+0x28c>)
 8011f90:	6818      	ldr	r0, [r3, #0]
 8011f92:	f7ee fae9 	bl	8000568 <__aeabi_f2d>
 8011f96:	a38e      	add	r3, pc, #568	@ (adr r3, 80121d0 <neai_anomalydetection_detect+0x270>)
 8011f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f9c:	f7ee fb3c 	bl	8000618 <__aeabi_dmul>
 8011fa0:	f7ee fe12 	bl	8000bc8 <__aeabi_d2f>
 8011fa4:	ed9f 9a92 	vldr	s18, [pc, #584]	@ 80121f0 <neai_anomalydetection_detect+0x290>
 8011fa8:	eddf aa92 	vldr	s21, [pc, #584]	@ 80121f4 <neai_anomalydetection_detect+0x294>
 8011fac:	ed9f 8b8a 	vldr	d8, [pc, #552]	@ 80121d8 <neai_anomalydetection_detect+0x278>
 8011fb0:	eddf 9a91 	vldr	s19, [pc, #580]	@ 80121f8 <neai_anomalydetection_detect+0x298>
 8011fb4:	ee0a 0a10 	vmov	s20, r0
 8011fb8:	f104 05f0 	add.w	r5, r4, #240	@ 0xf0
 8011fbc:	e002      	b.n	8011fc4 <neai_anomalydetection_detect+0x64>
 8011fbe:	3410      	adds	r4, #16
 8011fc0:	42a5      	cmp	r5, r4
 8011fc2:	d00e      	beq.n	8011fe2 <neai_anomalydetection_detect+0x82>
 8011fc4:	8823      	ldrh	r3, [r4, #0]
 8011fc6:	2b01      	cmp	r3, #1
 8011fc8:	d9f9      	bls.n	8011fbe <neai_anomalydetection_detect+0x5e>
 8011fca:	4b8c      	ldr	r3, [pc, #560]	@ (80121fc <neai_anomalydetection_detect+0x29c>)
 8011fcc:	f104 0008 	add.w	r0, r4, #8
 8011fd0:	781b      	ldrb	r3, [r3, #0]
 8011fd2:	2b04      	cmp	r3, #4
 8011fd4:	f200 80e9 	bhi.w	80121aa <neai_anomalydetection_detect+0x24a>
 8011fd8:	e8df f003 	tbb	[pc, r3]
 8011fdc:	57e78fb8 	.word	0x57e78fb8
 8011fe0:	10          	.byte	0x10
 8011fe1:	00          	.byte	0x00
 8011fe2:	eefc 7ac9 	vcvt.u32.f32	s15, s18
 8011fe6:	edcd 7a01 	vstr	s15, [sp, #4]
 8011fea:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011fee:	2300      	movs	r3, #0
 8011ff0:	7032      	strb	r2, [r6, #0]
 8011ff2:	4618      	mov	r0, r3
 8011ff4:	b002      	add	sp, #8
 8011ff6:	ecbd 8b06 	vpop	{d8-d10}
 8011ffa:	bd70      	pop	{r4, r5, r6, pc}
 8011ffc:	edd4 6a02 	vldr	s13, [r4, #8]
 8012000:	ed94 7a03 	vldr	s14, [r4, #12]
 8012004:	ee26 5aa6 	vmul.f32	s10, s13, s13
 8012008:	ee67 4a07 	vmul.f32	s9, s14, s14
 801200c:	4b7c      	ldr	r3, [pc, #496]	@ (8012200 <neai_anomalydetection_detect+0x2a0>)
 801200e:	ed9f 6a78 	vldr	s12, [pc, #480]	@ 80121f0 <neai_anomalydetection_detect+0x290>
 8012012:	edd3 7a00 	vldr	s15, [r3]
 8012016:	ee35 5a24 	vadd.f32	s10, s10, s9
 801201a:	edd3 5a01 	vldr	s11, [r3, #4]
 801201e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8012022:	eeb4 5ac6 	vcmpe.f32	s10, s12
 8012026:	ee25 7a87 	vmul.f32	s14, s11, s14
 801202a:	ee76 6a86 	vadd.f32	s13, s13, s12
 801202e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012032:	ee37 7a26 	vadd.f32	s14, s14, s13
 8012036:	db01      	blt.n	801203c <neai_anomalydetection_detect+0xdc>
 8012038:	eeb1 6ac5 	vsqrt.f32	s12, s10
 801203c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012040:	ee65 5aa5 	vmul.f32	s11, s11, s11
 8012044:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8012048:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801204c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012050:	bfac      	ite	ge
 8012052:	eef1 6ae7 	vsqrtge.f32	s13, s15
 8012056:	eddf 6a66 	vldrlt	s13, [pc, #408]	@ 80121f0 <neai_anomalydetection_detect+0x290>
 801205a:	ee26 6a26 	vmul.f32	s12, s12, s13
 801205e:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8012062:	ee87 0a06 	vdiv.f32	s0, s14, s12
 8012066:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801206a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801206e:	d407      	bmi.n	8012080 <neai_anomalydetection_detect+0x120>
 8012070:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012074:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8012078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801207c:	f340 8099 	ble.w	80121b2 <neai_anomalydetection_detect+0x252>
 8012080:	eeb0 0a67 	vmov.f32	s0, s15
 8012084:	f003 f860 	bl	8015148 <acosf>
 8012088:	e009      	b.n	801209e <neai_anomalydetection_detect+0x13e>
 801208a:	2202      	movs	r2, #2
 801208c:	495c      	ldr	r1, [pc, #368]	@ (8012200 <neai_anomalydetection_detect+0x2a0>)
 801208e:	f7ff fa8f 	bl	80115b0 <funchad131.part.0>
 8012092:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012096:	eeb0 0ac0 	vabs.f32	s0, s0
 801209a:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801209e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80120a2:	edd4 6a01 	vldr	s13, [r4, #4]
 80120a6:	eec7 7a0a 	vdiv.f32	s15, s14, s20
 80120aa:	ee86 7a80 	vdiv.f32	s14, s13, s0
 80120ae:	ee67 7aaa 	vmul.f32	s15, s15, s21
 80120b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80120b6:	ee17 0a90 	vmov	r0, s15
 80120ba:	f7ee fa55 	bl	8000568 <__aeabi_f2d>
 80120be:	eeb0 1a48 	vmov.f32	s2, s16
 80120c2:	eef0 1a68 	vmov.f32	s3, s17
 80120c6:	ec41 0b10 	vmov	d0, r0, r1
 80120ca:	f003 f88e 	bl	80151ea <fmax>
 80120ce:	ec51 0b10 	vmov	r0, r1, d0
 80120d2:	f7ee fd79 	bl	8000bc8 <__aeabi_d2f>
 80120d6:	ee07 0a90 	vmov	s15, r0
 80120da:	fec7 7ae9 	vminnm.f32	s15, s15, s19
 80120de:	eef4 7a49 	vcmp.f32	s15, s18
 80120e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120e6:	fe27 9a89 	vselge.f32	s18, s15, s18
 80120ea:	eeb4 9a69 	vcmp.f32	s18, s19
 80120ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120f2:	f47f af64 	bne.w	8011fbe <neai_anomalydetection_detect+0x5e>
 80120f6:	2264      	movs	r2, #100	@ 0x64
 80120f8:	e779      	b.n	8011fee <neai_anomalydetection_detect+0x8e>
 80120fa:	4b41      	ldr	r3, [pc, #260]	@ (8012200 <neai_anomalydetection_detect+0x2a0>)
 80120fc:	ed94 0a02 	vldr	s0, [r4, #8]
 8012100:	edd3 6a00 	vldr	s13, [r3]
 8012104:	ee30 0a66 	vsub.f32	s0, s0, s13
 8012108:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801210c:	edd4 7a03 	vldr	s15, [r4, #12]
 8012110:	ed93 7a01 	vldr	s14, [r3, #4]
 8012114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012118:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801211c:	d501      	bpl.n	8012122 <neai_anomalydetection_detect+0x1c2>
 801211e:	eeb1 0a40 	vneg.f32	s0, s0
 8012122:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801212a:	bf48      	it	mi
 801212c:	eef1 7a67 	vnegmi.f32	s15, s15
 8012130:	4b34      	ldr	r3, [pc, #208]	@ (8012204 <neai_anomalydetection_detect+0x2a4>)
 8012132:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8012136:	ed83 0a00 	vstr	s0, [r3]
 801213a:	ee37 0a80 	vadd.f32	s0, s15, s0
 801213e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8012142:	edc3 7a01 	vstr	s15, [r3, #4]
 8012146:	ee30 0a00 	vadd.f32	s0, s0, s0
 801214a:	e7a8      	b.n	801209e <neai_anomalydetection_detect+0x13e>
 801214c:	4b2c      	ldr	r3, [pc, #176]	@ (8012200 <neai_anomalydetection_detect+0x2a0>)
 801214e:	edd4 7a02 	vldr	s15, [r4, #8]
 8012152:	edd3 6a00 	vldr	s13, [r3]
 8012156:	ed93 7a01 	vldr	s14, [r3, #4]
 801215a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801215e:	ed94 0a03 	vldr	s0, [r4, #12]
 8012162:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012166:	ee30 0a47 	vsub.f32	s0, s0, s14
 801216a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801216e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8012172:	bf48      	it	mi
 8012174:	eef1 7a67 	vnegmi.f32	s15, s15
 8012178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801217c:	bf48      	it	mi
 801217e:	eeb1 0a40 	vnegmi.f32	s0, s0
 8012182:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8012186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801218a:	4b1e      	ldr	r3, [pc, #120]	@ (8012204 <neai_anomalydetection_detect+0x2a4>)
 801218c:	ed83 0a01 	vstr	s0, [r3, #4]
 8012190:	edc3 7a00 	vstr	s15, [r3]
 8012194:	fe30 0a27 	vselgt.f32	s0, s0, s15
 8012198:	e781      	b.n	801209e <neai_anomalydetection_detect+0x13e>
 801219a:	217e      	movs	r1, #126	@ 0x7e
 801219c:	460b      	mov	r3, r1
 801219e:	4618      	mov	r0, r3
 80121a0:	7011      	strb	r1, [r2, #0]
 80121a2:	b002      	add	sp, #8
 80121a4:	ecbd 8b06 	vpop	{d8-d10}
 80121a8:	bd70      	pop	{r4, r5, r6, pc}
 80121aa:	4915      	ldr	r1, [pc, #84]	@ (8012200 <neai_anomalydetection_detect+0x2a0>)
 80121ac:	f7ff fa8c 	bl	80116c8 <funchad143.constprop.0>
 80121b0:	e775      	b.n	801209e <neai_anomalydetection_detect+0x13e>
 80121b2:	f002 ffc9 	bl	8015148 <acosf>
 80121b6:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8012208 <neai_anomalydetection_detect+0x2a8>
 80121ba:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80121be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121c2:	f77f af6c 	ble.w	801209e <neai_anomalydetection_detect+0x13e>
 80121c6:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801220c <neai_anomalydetection_detect+0x2ac>
 80121ca:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80121ce:	e766      	b.n	801209e <neai_anomalydetection_detect+0x13e>
 80121d0:	a3d70a3d 	.word	0xa3d70a3d
 80121d4:	3fda3d70 	.word	0x3fda3d70
	...
 80121e0:	2000027c 	.word	0x2000027c
 80121e4:	20000280 	.word	0x20000280
 80121e8:	200000b0 	.word	0x200000b0
 80121ec:	20000290 	.word	0x20000290
 80121f0:	00000000 	.word	0x00000000
 80121f4:	42b40000 	.word	0x42b40000
 80121f8:	42c80000 	.word	0x42c80000
 80121fc:	2000028c 	.word	0x2000028c
 8012200:	20001138 	.word	0x20001138
 8012204:	2000114c 	.word	0x2000114c
 8012208:	40490fdb 	.word	0x40490fdb
 801220c:	40c90fdb 	.word	0x40c90fdb

08012210 <_fminf>:
 8012210:	fe80 0a60 	vminnm.f32	s0, s0, s1
 8012214:	4770      	bx	lr
 8012216:	bf00      	nop

08012218 <neai_anomalydetection_init>:
 8012218:	b538      	push	{r3, r4, r5, lr}
 801221a:	2502      	movs	r5, #2
 801221c:	2101      	movs	r1, #1
 801221e:	240e      	movs	r4, #14
 8012220:	2000      	movs	r0, #0
 8012222:	2200      	movs	r2, #0
 8012224:	4b45      	ldr	r3, [pc, #276]	@ (801233c <neai_anomalydetection_init+0x124>)
 8012226:	ed2d 8b02 	vpush	{d8}
 801222a:	701d      	strb	r5, [r3, #0]
 801222c:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 8012230:	ed9f 8a43 	vldr	s16, [pc, #268]	@ 8012340 <neai_anomalydetection_init+0x128>
 8012234:	4b43      	ldr	r3, [pc, #268]	@ (8012344 <neai_anomalydetection_init+0x12c>)
 8012236:	eeb0 0a48 	vmov.f32	s0, s16
 801223a:	7019      	strb	r1, [r3, #0]
 801223c:	4b42      	ldr	r3, [pc, #264]	@ (8012348 <neai_anomalydetection_init+0x130>)
 801223e:	eddf 0a43 	vldr	s1, [pc, #268]	@ 801234c <neai_anomalydetection_init+0x134>
 8012242:	701c      	strb	r4, [r3, #0]
 8012244:	4c42      	ldr	r4, [pc, #264]	@ (8012350 <neai_anomalydetection_init+0x138>)
 8012246:	4b43      	ldr	r3, [pc, #268]	@ (8012354 <neai_anomalydetection_init+0x13c>)
 8012248:	7020      	strb	r0, [r4, #0]
 801224a:	4c43      	ldr	r4, [pc, #268]	@ (8012358 <neai_anomalydetection_init+0x140>)
 801224c:	605a      	str	r2, [r3, #4]
 801224e:	609a      	str	r2, [r3, #8]
 8012250:	60da      	str	r2, [r3, #12]
 8012252:	615a      	str	r2, [r3, #20]
 8012254:	619a      	str	r2, [r3, #24]
 8012256:	61da      	str	r2, [r3, #28]
 8012258:	625a      	str	r2, [r3, #36]	@ 0x24
 801225a:	629a      	str	r2, [r3, #40]	@ 0x28
 801225c:	62da      	str	r2, [r3, #44]	@ 0x2c
 801225e:	635a      	str	r2, [r3, #52]	@ 0x34
 8012260:	639a      	str	r2, [r3, #56]	@ 0x38
 8012262:	63da      	str	r2, [r3, #60]	@ 0x3c
 8012264:	645a      	str	r2, [r3, #68]	@ 0x44
 8012266:	649a      	str	r2, [r3, #72]	@ 0x48
 8012268:	64da      	str	r2, [r3, #76]	@ 0x4c
 801226a:	655a      	str	r2, [r3, #84]	@ 0x54
 801226c:	659a      	str	r2, [r3, #88]	@ 0x58
 801226e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012270:	665a      	str	r2, [r3, #100]	@ 0x64
 8012272:	8019      	strh	r1, [r3, #0]
 8012274:	8219      	strh	r1, [r3, #16]
 8012276:	8419      	strh	r1, [r3, #32]
 8012278:	8619      	strh	r1, [r3, #48]	@ 0x30
 801227a:	f8a3 1040 	strh.w	r1, [r3, #64]	@ 0x40
 801227e:	f8a3 1050 	strh.w	r1, [r3, #80]	@ 0x50
 8012282:	f8a3 1060 	strh.w	r1, [r3, #96]	@ 0x60
 8012286:	7020      	strb	r0, [r4, #0]
 8012288:	4c34      	ldr	r4, [pc, #208]	@ (801235c <neai_anomalydetection_init+0x144>)
 801228a:	669a      	str	r2, [r3, #104]	@ 0x68
 801228c:	8025      	strh	r5, [r4, #0]
 801228e:	4c34      	ldr	r4, [pc, #208]	@ (8012360 <neai_anomalydetection_init+0x148>)
 8012290:	4d34      	ldr	r5, [pc, #208]	@ (8012364 <neai_anomalydetection_init+0x14c>)
 8012292:	66da      	str	r2, [r3, #108]	@ 0x6c
 8012294:	675a      	str	r2, [r3, #116]	@ 0x74
 8012296:	679a      	str	r2, [r3, #120]	@ 0x78
 8012298:	67da      	str	r2, [r3, #124]	@ 0x7c
 801229a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 801229e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 80122a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80122a6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80122aa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80122ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
 80122b2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 80122b6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80122ba:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
 80122be:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
 80122c2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80122c6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
 80122ca:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 80122ce:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
 80122d2:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
 80122d6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 80122da:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 80122de:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 80122e2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 80122e6:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80122ea:	f8a3 1070 	strh.w	r1, [r3, #112]	@ 0x70
 80122ee:	f8a3 1080 	strh.w	r1, [r3, #128]	@ 0x80
 80122f2:	f8a3 1090 	strh.w	r1, [r3, #144]	@ 0x90
 80122f6:	f8a3 10a0 	strh.w	r1, [r3, #160]	@ 0xa0
 80122fa:	f8a3 10b0 	strh.w	r1, [r3, #176]	@ 0xb0
 80122fe:	f8a3 10c0 	strh.w	r1, [r3, #192]	@ 0xc0
 8012302:	f8a3 10d0 	strh.w	r1, [r3, #208]	@ 0xd0
 8012306:	7020      	strb	r0, [r4, #0]
 8012308:	f8a3 10e0 	strh.w	r1, [r3, #224]	@ 0xe0
 801230c:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 8012310:	7029      	strb	r1, [r5, #0]
 8012312:	f7ff ff7d 	bl	8012210 <_fminf>
 8012316:	eeb4 0a48 	vcmp.f32	s0, s16
 801231a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801231e:	bf18      	it	ne
 8012320:	2381      	movne	r3, #129	@ 0x81
 8012322:	f04f 0200 	mov.w	r2, #0
 8012326:	bf1c      	itt	ne
 8012328:	4618      	movne	r0, r3
 801232a:	7023      	strbne	r3, [r4, #0]
 801232c:	4b0e      	ldr	r3, [pc, #56]	@ (8012368 <neai_anomalydetection_init+0x150>)
 801232e:	bf08      	it	eq
 8012330:	7820      	ldrbeq	r0, [r4, #0]
 8012332:	601a      	str	r2, [r3, #0]
 8012334:	ecbd 8b02 	vpop	{d8}
 8012338:	bd38      	pop	{r3, r4, r5, pc}
 801233a:	bf00      	nop
 801233c:	2000028c 	.word	0x2000028c
 8012340:	3f8ccccd 	.word	0x3f8ccccd
 8012344:	2000028b 	.word	0x2000028b
 8012348:	2000028a 	.word	0x2000028a
 801234c:	40066666 	.word	0x40066666
 8012350:	20000289 	.word	0x20000289
 8012354:	20000290 	.word	0x20000290
 8012358:	20000288 	.word	0x20000288
 801235c:	20000286 	.word	0x20000286
 8012360:	2000027c 	.word	0x2000027c
 8012364:	20000284 	.word	0x20000284
 8012368:	20000280 	.word	0x20000280

0801236c <__cvt>:
 801236c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012370:	ec57 6b10 	vmov	r6, r7, d0
 8012374:	2f00      	cmp	r7, #0
 8012376:	460c      	mov	r4, r1
 8012378:	4619      	mov	r1, r3
 801237a:	463b      	mov	r3, r7
 801237c:	bfb4      	ite	lt
 801237e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8012382:	2300      	movge	r3, #0
 8012384:	4691      	mov	r9, r2
 8012386:	bfbf      	itttt	lt
 8012388:	4632      	movlt	r2, r6
 801238a:	461f      	movlt	r7, r3
 801238c:	232d      	movlt	r3, #45	@ 0x2d
 801238e:	4616      	movlt	r6, r2
 8012390:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8012394:	700b      	strb	r3, [r1, #0]
 8012396:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012398:	f023 0820 	bic.w	r8, r3, #32
 801239c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80123a0:	d005      	beq.n	80123ae <__cvt+0x42>
 80123a2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80123a6:	d100      	bne.n	80123aa <__cvt+0x3e>
 80123a8:	3401      	adds	r4, #1
 80123aa:	2102      	movs	r1, #2
 80123ac:	e000      	b.n	80123b0 <__cvt+0x44>
 80123ae:	2103      	movs	r1, #3
 80123b0:	ab03      	add	r3, sp, #12
 80123b2:	4622      	mov	r2, r4
 80123b4:	9301      	str	r3, [sp, #4]
 80123b6:	ab02      	add	r3, sp, #8
 80123b8:	ec47 6b10 	vmov	d0, r6, r7
 80123bc:	9300      	str	r3, [sp, #0]
 80123be:	4653      	mov	r3, sl
 80123c0:	f000 ff86 	bl	80132d0 <_dtoa_r>
 80123c4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80123c8:	4605      	mov	r5, r0
 80123ca:	d119      	bne.n	8012400 <__cvt+0x94>
 80123cc:	f019 0f01 	tst.w	r9, #1
 80123d0:	d00e      	beq.n	80123f0 <__cvt+0x84>
 80123d2:	eb00 0904 	add.w	r9, r0, r4
 80123d6:	2200      	movs	r2, #0
 80123d8:	2300      	movs	r3, #0
 80123da:	4630      	mov	r0, r6
 80123dc:	4639      	mov	r1, r7
 80123de:	f7ee fb83 	bl	8000ae8 <__aeabi_dcmpeq>
 80123e2:	b108      	cbz	r0, 80123e8 <__cvt+0x7c>
 80123e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80123e8:	2230      	movs	r2, #48	@ 0x30
 80123ea:	9b03      	ldr	r3, [sp, #12]
 80123ec:	454b      	cmp	r3, r9
 80123ee:	d31e      	bcc.n	801242e <__cvt+0xc2>
 80123f0:	9b03      	ldr	r3, [sp, #12]
 80123f2:	4628      	mov	r0, r5
 80123f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80123f6:	1b5b      	subs	r3, r3, r5
 80123f8:	6013      	str	r3, [r2, #0]
 80123fa:	b004      	add	sp, #16
 80123fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012400:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012404:	eb00 0904 	add.w	r9, r0, r4
 8012408:	d1e5      	bne.n	80123d6 <__cvt+0x6a>
 801240a:	7803      	ldrb	r3, [r0, #0]
 801240c:	2b30      	cmp	r3, #48	@ 0x30
 801240e:	d10a      	bne.n	8012426 <__cvt+0xba>
 8012410:	2200      	movs	r2, #0
 8012412:	2300      	movs	r3, #0
 8012414:	4630      	mov	r0, r6
 8012416:	4639      	mov	r1, r7
 8012418:	f7ee fb66 	bl	8000ae8 <__aeabi_dcmpeq>
 801241c:	b918      	cbnz	r0, 8012426 <__cvt+0xba>
 801241e:	f1c4 0401 	rsb	r4, r4, #1
 8012422:	f8ca 4000 	str.w	r4, [sl]
 8012426:	f8da 3000 	ldr.w	r3, [sl]
 801242a:	4499      	add	r9, r3
 801242c:	e7d3      	b.n	80123d6 <__cvt+0x6a>
 801242e:	1c59      	adds	r1, r3, #1
 8012430:	9103      	str	r1, [sp, #12]
 8012432:	701a      	strb	r2, [r3, #0]
 8012434:	e7d9      	b.n	80123ea <__cvt+0x7e>

08012436 <__exponent>:
 8012436:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012438:	2900      	cmp	r1, #0
 801243a:	7002      	strb	r2, [r0, #0]
 801243c:	bfba      	itte	lt
 801243e:	4249      	neglt	r1, r1
 8012440:	232d      	movlt	r3, #45	@ 0x2d
 8012442:	232b      	movge	r3, #43	@ 0x2b
 8012444:	2909      	cmp	r1, #9
 8012446:	7043      	strb	r3, [r0, #1]
 8012448:	dd28      	ble.n	801249c <__exponent+0x66>
 801244a:	f10d 0307 	add.w	r3, sp, #7
 801244e:	270a      	movs	r7, #10
 8012450:	461d      	mov	r5, r3
 8012452:	461a      	mov	r2, r3
 8012454:	3b01      	subs	r3, #1
 8012456:	fbb1 f6f7 	udiv	r6, r1, r7
 801245a:	fb07 1416 	mls	r4, r7, r6, r1
 801245e:	3430      	adds	r4, #48	@ 0x30
 8012460:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012464:	460c      	mov	r4, r1
 8012466:	4631      	mov	r1, r6
 8012468:	2c63      	cmp	r4, #99	@ 0x63
 801246a:	dcf2      	bgt.n	8012452 <__exponent+0x1c>
 801246c:	3130      	adds	r1, #48	@ 0x30
 801246e:	1e94      	subs	r4, r2, #2
 8012470:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012474:	1c41      	adds	r1, r0, #1
 8012476:	4623      	mov	r3, r4
 8012478:	42ab      	cmp	r3, r5
 801247a:	d30a      	bcc.n	8012492 <__exponent+0x5c>
 801247c:	f10d 0309 	add.w	r3, sp, #9
 8012480:	1a9b      	subs	r3, r3, r2
 8012482:	42ac      	cmp	r4, r5
 8012484:	bf88      	it	hi
 8012486:	2300      	movhi	r3, #0
 8012488:	3302      	adds	r3, #2
 801248a:	4403      	add	r3, r0
 801248c:	1a18      	subs	r0, r3, r0
 801248e:	b003      	add	sp, #12
 8012490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012492:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012496:	f801 6f01 	strb.w	r6, [r1, #1]!
 801249a:	e7ed      	b.n	8012478 <__exponent+0x42>
 801249c:	2330      	movs	r3, #48	@ 0x30
 801249e:	3130      	adds	r1, #48	@ 0x30
 80124a0:	7083      	strb	r3, [r0, #2]
 80124a2:	1d03      	adds	r3, r0, #4
 80124a4:	70c1      	strb	r1, [r0, #3]
 80124a6:	e7f1      	b.n	801248c <__exponent+0x56>

080124a8 <_printf_float>:
 80124a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124ac:	b08d      	sub	sp, #52	@ 0x34
 80124ae:	460c      	mov	r4, r1
 80124b0:	4616      	mov	r6, r2
 80124b2:	461f      	mov	r7, r3
 80124b4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80124b8:	4605      	mov	r5, r0
 80124ba:	f000 fdf7 	bl	80130ac <_localeconv_r>
 80124be:	6803      	ldr	r3, [r0, #0]
 80124c0:	4618      	mov	r0, r3
 80124c2:	9304      	str	r3, [sp, #16]
 80124c4:	f7ed fee4 	bl	8000290 <strlen>
 80124c8:	2300      	movs	r3, #0
 80124ca:	9005      	str	r0, [sp, #20]
 80124cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80124ce:	f8d8 3000 	ldr.w	r3, [r8]
 80124d2:	f894 a018 	ldrb.w	sl, [r4, #24]
 80124d6:	3307      	adds	r3, #7
 80124d8:	f8d4 b000 	ldr.w	fp, [r4]
 80124dc:	f023 0307 	bic.w	r3, r3, #7
 80124e0:	f103 0208 	add.w	r2, r3, #8
 80124e4:	f8c8 2000 	str.w	r2, [r8]
 80124e8:	f04f 32ff 	mov.w	r2, #4294967295
 80124ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80124f0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80124f4:	f8cd 8018 	str.w	r8, [sp, #24]
 80124f8:	9307      	str	r3, [sp, #28]
 80124fa:	4b9d      	ldr	r3, [pc, #628]	@ (8012770 <_printf_float+0x2c8>)
 80124fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012500:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012504:	f7ee fb22 	bl	8000b4c <__aeabi_dcmpun>
 8012508:	bb70      	cbnz	r0, 8012568 <_printf_float+0xc0>
 801250a:	f04f 32ff 	mov.w	r2, #4294967295
 801250e:	4b98      	ldr	r3, [pc, #608]	@ (8012770 <_printf_float+0x2c8>)
 8012510:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012514:	f7ee fafc 	bl	8000b10 <__aeabi_dcmple>
 8012518:	bb30      	cbnz	r0, 8012568 <_printf_float+0xc0>
 801251a:	2200      	movs	r2, #0
 801251c:	2300      	movs	r3, #0
 801251e:	4640      	mov	r0, r8
 8012520:	4649      	mov	r1, r9
 8012522:	f7ee faeb 	bl	8000afc <__aeabi_dcmplt>
 8012526:	b110      	cbz	r0, 801252e <_printf_float+0x86>
 8012528:	232d      	movs	r3, #45	@ 0x2d
 801252a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801252e:	4a91      	ldr	r2, [pc, #580]	@ (8012774 <_printf_float+0x2cc>)
 8012530:	4b91      	ldr	r3, [pc, #580]	@ (8012778 <_printf_float+0x2d0>)
 8012532:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012536:	bf8c      	ite	hi
 8012538:	4690      	movhi	r8, r2
 801253a:	4698      	movls	r8, r3
 801253c:	2303      	movs	r3, #3
 801253e:	f04f 0900 	mov.w	r9, #0
 8012542:	6123      	str	r3, [r4, #16]
 8012544:	f02b 0304 	bic.w	r3, fp, #4
 8012548:	6023      	str	r3, [r4, #0]
 801254a:	4633      	mov	r3, r6
 801254c:	aa0b      	add	r2, sp, #44	@ 0x2c
 801254e:	4621      	mov	r1, r4
 8012550:	4628      	mov	r0, r5
 8012552:	9700      	str	r7, [sp, #0]
 8012554:	f000 f9d2 	bl	80128fc <_printf_common>
 8012558:	3001      	adds	r0, #1
 801255a:	f040 808d 	bne.w	8012678 <_printf_float+0x1d0>
 801255e:	f04f 30ff 	mov.w	r0, #4294967295
 8012562:	b00d      	add	sp, #52	@ 0x34
 8012564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012568:	4642      	mov	r2, r8
 801256a:	464b      	mov	r3, r9
 801256c:	4640      	mov	r0, r8
 801256e:	4649      	mov	r1, r9
 8012570:	f7ee faec 	bl	8000b4c <__aeabi_dcmpun>
 8012574:	b140      	cbz	r0, 8012588 <_printf_float+0xe0>
 8012576:	464b      	mov	r3, r9
 8012578:	4a80      	ldr	r2, [pc, #512]	@ (801277c <_printf_float+0x2d4>)
 801257a:	2b00      	cmp	r3, #0
 801257c:	bfbc      	itt	lt
 801257e:	232d      	movlt	r3, #45	@ 0x2d
 8012580:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012584:	4b7e      	ldr	r3, [pc, #504]	@ (8012780 <_printf_float+0x2d8>)
 8012586:	e7d4      	b.n	8012532 <_printf_float+0x8a>
 8012588:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801258c:	6863      	ldr	r3, [r4, #4]
 801258e:	9206      	str	r2, [sp, #24]
 8012590:	1c5a      	adds	r2, r3, #1
 8012592:	d13b      	bne.n	801260c <_printf_float+0x164>
 8012594:	2306      	movs	r3, #6
 8012596:	6063      	str	r3, [r4, #4]
 8012598:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801259c:	2300      	movs	r3, #0
 801259e:	4628      	mov	r0, r5
 80125a0:	6022      	str	r2, [r4, #0]
 80125a2:	9303      	str	r3, [sp, #12]
 80125a4:	ab0a      	add	r3, sp, #40	@ 0x28
 80125a6:	e9cd a301 	strd	sl, r3, [sp, #4]
 80125aa:	ab09      	add	r3, sp, #36	@ 0x24
 80125ac:	ec49 8b10 	vmov	d0, r8, r9
 80125b0:	9300      	str	r3, [sp, #0]
 80125b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80125b6:	6861      	ldr	r1, [r4, #4]
 80125b8:	f7ff fed8 	bl	801236c <__cvt>
 80125bc:	9b06      	ldr	r3, [sp, #24]
 80125be:	4680      	mov	r8, r0
 80125c0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80125c2:	2b47      	cmp	r3, #71	@ 0x47
 80125c4:	d129      	bne.n	801261a <_printf_float+0x172>
 80125c6:	1cc8      	adds	r0, r1, #3
 80125c8:	db02      	blt.n	80125d0 <_printf_float+0x128>
 80125ca:	6863      	ldr	r3, [r4, #4]
 80125cc:	4299      	cmp	r1, r3
 80125ce:	dd41      	ble.n	8012654 <_printf_float+0x1ac>
 80125d0:	f1aa 0a02 	sub.w	sl, sl, #2
 80125d4:	fa5f fa8a 	uxtb.w	sl, sl
 80125d8:	3901      	subs	r1, #1
 80125da:	4652      	mov	r2, sl
 80125dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80125e0:	9109      	str	r1, [sp, #36]	@ 0x24
 80125e2:	f7ff ff28 	bl	8012436 <__exponent>
 80125e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80125e8:	4681      	mov	r9, r0
 80125ea:	1813      	adds	r3, r2, r0
 80125ec:	2a01      	cmp	r2, #1
 80125ee:	6123      	str	r3, [r4, #16]
 80125f0:	dc02      	bgt.n	80125f8 <_printf_float+0x150>
 80125f2:	6822      	ldr	r2, [r4, #0]
 80125f4:	07d2      	lsls	r2, r2, #31
 80125f6:	d501      	bpl.n	80125fc <_printf_float+0x154>
 80125f8:	3301      	adds	r3, #1
 80125fa:	6123      	str	r3, [r4, #16]
 80125fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012600:	2b00      	cmp	r3, #0
 8012602:	d0a2      	beq.n	801254a <_printf_float+0xa2>
 8012604:	232d      	movs	r3, #45	@ 0x2d
 8012606:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801260a:	e79e      	b.n	801254a <_printf_float+0xa2>
 801260c:	9a06      	ldr	r2, [sp, #24]
 801260e:	2a47      	cmp	r2, #71	@ 0x47
 8012610:	d1c2      	bne.n	8012598 <_printf_float+0xf0>
 8012612:	2b00      	cmp	r3, #0
 8012614:	d1c0      	bne.n	8012598 <_printf_float+0xf0>
 8012616:	2301      	movs	r3, #1
 8012618:	e7bd      	b.n	8012596 <_printf_float+0xee>
 801261a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801261e:	d9db      	bls.n	80125d8 <_printf_float+0x130>
 8012620:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012624:	d118      	bne.n	8012658 <_printf_float+0x1b0>
 8012626:	2900      	cmp	r1, #0
 8012628:	6863      	ldr	r3, [r4, #4]
 801262a:	dd0b      	ble.n	8012644 <_printf_float+0x19c>
 801262c:	6121      	str	r1, [r4, #16]
 801262e:	b913      	cbnz	r3, 8012636 <_printf_float+0x18e>
 8012630:	6822      	ldr	r2, [r4, #0]
 8012632:	07d0      	lsls	r0, r2, #31
 8012634:	d502      	bpl.n	801263c <_printf_float+0x194>
 8012636:	3301      	adds	r3, #1
 8012638:	440b      	add	r3, r1
 801263a:	6123      	str	r3, [r4, #16]
 801263c:	f04f 0900 	mov.w	r9, #0
 8012640:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012642:	e7db      	b.n	80125fc <_printf_float+0x154>
 8012644:	b913      	cbnz	r3, 801264c <_printf_float+0x1a4>
 8012646:	6822      	ldr	r2, [r4, #0]
 8012648:	07d2      	lsls	r2, r2, #31
 801264a:	d501      	bpl.n	8012650 <_printf_float+0x1a8>
 801264c:	3302      	adds	r3, #2
 801264e:	e7f4      	b.n	801263a <_printf_float+0x192>
 8012650:	2301      	movs	r3, #1
 8012652:	e7f2      	b.n	801263a <_printf_float+0x192>
 8012654:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012658:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801265a:	4299      	cmp	r1, r3
 801265c:	db05      	blt.n	801266a <_printf_float+0x1c2>
 801265e:	6823      	ldr	r3, [r4, #0]
 8012660:	6121      	str	r1, [r4, #16]
 8012662:	07d8      	lsls	r0, r3, #31
 8012664:	d5ea      	bpl.n	801263c <_printf_float+0x194>
 8012666:	1c4b      	adds	r3, r1, #1
 8012668:	e7e7      	b.n	801263a <_printf_float+0x192>
 801266a:	2900      	cmp	r1, #0
 801266c:	bfd4      	ite	le
 801266e:	f1c1 0202 	rsble	r2, r1, #2
 8012672:	2201      	movgt	r2, #1
 8012674:	4413      	add	r3, r2
 8012676:	e7e0      	b.n	801263a <_printf_float+0x192>
 8012678:	6823      	ldr	r3, [r4, #0]
 801267a:	055a      	lsls	r2, r3, #21
 801267c:	d407      	bmi.n	801268e <_printf_float+0x1e6>
 801267e:	6923      	ldr	r3, [r4, #16]
 8012680:	4642      	mov	r2, r8
 8012682:	4631      	mov	r1, r6
 8012684:	4628      	mov	r0, r5
 8012686:	47b8      	blx	r7
 8012688:	3001      	adds	r0, #1
 801268a:	d12b      	bne.n	80126e4 <_printf_float+0x23c>
 801268c:	e767      	b.n	801255e <_printf_float+0xb6>
 801268e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012692:	f240 80dd 	bls.w	8012850 <_printf_float+0x3a8>
 8012696:	2200      	movs	r2, #0
 8012698:	2300      	movs	r3, #0
 801269a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801269e:	f7ee fa23 	bl	8000ae8 <__aeabi_dcmpeq>
 80126a2:	2800      	cmp	r0, #0
 80126a4:	d033      	beq.n	801270e <_printf_float+0x266>
 80126a6:	2301      	movs	r3, #1
 80126a8:	4a36      	ldr	r2, [pc, #216]	@ (8012784 <_printf_float+0x2dc>)
 80126aa:	4631      	mov	r1, r6
 80126ac:	4628      	mov	r0, r5
 80126ae:	47b8      	blx	r7
 80126b0:	3001      	adds	r0, #1
 80126b2:	f43f af54 	beq.w	801255e <_printf_float+0xb6>
 80126b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80126ba:	4543      	cmp	r3, r8
 80126bc:	db02      	blt.n	80126c4 <_printf_float+0x21c>
 80126be:	6823      	ldr	r3, [r4, #0]
 80126c0:	07d8      	lsls	r0, r3, #31
 80126c2:	d50f      	bpl.n	80126e4 <_printf_float+0x23c>
 80126c4:	4631      	mov	r1, r6
 80126c6:	4628      	mov	r0, r5
 80126c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80126cc:	47b8      	blx	r7
 80126ce:	3001      	adds	r0, #1
 80126d0:	f43f af45 	beq.w	801255e <_printf_float+0xb6>
 80126d4:	f04f 0900 	mov.w	r9, #0
 80126d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80126dc:	f104 0a1a 	add.w	sl, r4, #26
 80126e0:	45c8      	cmp	r8, r9
 80126e2:	dc09      	bgt.n	80126f8 <_printf_float+0x250>
 80126e4:	6823      	ldr	r3, [r4, #0]
 80126e6:	079b      	lsls	r3, r3, #30
 80126e8:	f100 8103 	bmi.w	80128f2 <_printf_float+0x44a>
 80126ec:	68e0      	ldr	r0, [r4, #12]
 80126ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80126f0:	4298      	cmp	r0, r3
 80126f2:	bfb8      	it	lt
 80126f4:	4618      	movlt	r0, r3
 80126f6:	e734      	b.n	8012562 <_printf_float+0xba>
 80126f8:	2301      	movs	r3, #1
 80126fa:	4652      	mov	r2, sl
 80126fc:	4631      	mov	r1, r6
 80126fe:	4628      	mov	r0, r5
 8012700:	47b8      	blx	r7
 8012702:	3001      	adds	r0, #1
 8012704:	f43f af2b 	beq.w	801255e <_printf_float+0xb6>
 8012708:	f109 0901 	add.w	r9, r9, #1
 801270c:	e7e8      	b.n	80126e0 <_printf_float+0x238>
 801270e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012710:	2b00      	cmp	r3, #0
 8012712:	dc39      	bgt.n	8012788 <_printf_float+0x2e0>
 8012714:	2301      	movs	r3, #1
 8012716:	4a1b      	ldr	r2, [pc, #108]	@ (8012784 <_printf_float+0x2dc>)
 8012718:	4631      	mov	r1, r6
 801271a:	4628      	mov	r0, r5
 801271c:	47b8      	blx	r7
 801271e:	3001      	adds	r0, #1
 8012720:	f43f af1d 	beq.w	801255e <_printf_float+0xb6>
 8012724:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012728:	ea59 0303 	orrs.w	r3, r9, r3
 801272c:	d102      	bne.n	8012734 <_printf_float+0x28c>
 801272e:	6823      	ldr	r3, [r4, #0]
 8012730:	07d9      	lsls	r1, r3, #31
 8012732:	d5d7      	bpl.n	80126e4 <_printf_float+0x23c>
 8012734:	4631      	mov	r1, r6
 8012736:	4628      	mov	r0, r5
 8012738:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801273c:	47b8      	blx	r7
 801273e:	3001      	adds	r0, #1
 8012740:	f43f af0d 	beq.w	801255e <_printf_float+0xb6>
 8012744:	f04f 0a00 	mov.w	sl, #0
 8012748:	f104 0b1a 	add.w	fp, r4, #26
 801274c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801274e:	425b      	negs	r3, r3
 8012750:	4553      	cmp	r3, sl
 8012752:	dc01      	bgt.n	8012758 <_printf_float+0x2b0>
 8012754:	464b      	mov	r3, r9
 8012756:	e793      	b.n	8012680 <_printf_float+0x1d8>
 8012758:	2301      	movs	r3, #1
 801275a:	465a      	mov	r2, fp
 801275c:	4631      	mov	r1, r6
 801275e:	4628      	mov	r0, r5
 8012760:	47b8      	blx	r7
 8012762:	3001      	adds	r0, #1
 8012764:	f43f aefb 	beq.w	801255e <_printf_float+0xb6>
 8012768:	f10a 0a01 	add.w	sl, sl, #1
 801276c:	e7ee      	b.n	801274c <_printf_float+0x2a4>
 801276e:	bf00      	nop
 8012770:	7fefffff 	.word	0x7fefffff
 8012774:	08016240 	.word	0x08016240
 8012778:	0801623c 	.word	0x0801623c
 801277c:	08016248 	.word	0x08016248
 8012780:	08016244 	.word	0x08016244
 8012784:	0801624c 	.word	0x0801624c
 8012788:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801278a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801278e:	4553      	cmp	r3, sl
 8012790:	bfa8      	it	ge
 8012792:	4653      	movge	r3, sl
 8012794:	2b00      	cmp	r3, #0
 8012796:	4699      	mov	r9, r3
 8012798:	dc36      	bgt.n	8012808 <_printf_float+0x360>
 801279a:	f04f 0b00 	mov.w	fp, #0
 801279e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80127a2:	f104 021a 	add.w	r2, r4, #26
 80127a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80127a8:	9306      	str	r3, [sp, #24]
 80127aa:	eba3 0309 	sub.w	r3, r3, r9
 80127ae:	455b      	cmp	r3, fp
 80127b0:	dc31      	bgt.n	8012816 <_printf_float+0x36e>
 80127b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127b4:	459a      	cmp	sl, r3
 80127b6:	dc3a      	bgt.n	801282e <_printf_float+0x386>
 80127b8:	6823      	ldr	r3, [r4, #0]
 80127ba:	07da      	lsls	r2, r3, #31
 80127bc:	d437      	bmi.n	801282e <_printf_float+0x386>
 80127be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127c0:	ebaa 0903 	sub.w	r9, sl, r3
 80127c4:	9b06      	ldr	r3, [sp, #24]
 80127c6:	ebaa 0303 	sub.w	r3, sl, r3
 80127ca:	4599      	cmp	r9, r3
 80127cc:	bfa8      	it	ge
 80127ce:	4699      	movge	r9, r3
 80127d0:	f1b9 0f00 	cmp.w	r9, #0
 80127d4:	dc33      	bgt.n	801283e <_printf_float+0x396>
 80127d6:	f04f 0800 	mov.w	r8, #0
 80127da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80127de:	f104 0b1a 	add.w	fp, r4, #26
 80127e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127e4:	ebaa 0303 	sub.w	r3, sl, r3
 80127e8:	eba3 0309 	sub.w	r3, r3, r9
 80127ec:	4543      	cmp	r3, r8
 80127ee:	f77f af79 	ble.w	80126e4 <_printf_float+0x23c>
 80127f2:	2301      	movs	r3, #1
 80127f4:	465a      	mov	r2, fp
 80127f6:	4631      	mov	r1, r6
 80127f8:	4628      	mov	r0, r5
 80127fa:	47b8      	blx	r7
 80127fc:	3001      	adds	r0, #1
 80127fe:	f43f aeae 	beq.w	801255e <_printf_float+0xb6>
 8012802:	f108 0801 	add.w	r8, r8, #1
 8012806:	e7ec      	b.n	80127e2 <_printf_float+0x33a>
 8012808:	4642      	mov	r2, r8
 801280a:	4631      	mov	r1, r6
 801280c:	4628      	mov	r0, r5
 801280e:	47b8      	blx	r7
 8012810:	3001      	adds	r0, #1
 8012812:	d1c2      	bne.n	801279a <_printf_float+0x2f2>
 8012814:	e6a3      	b.n	801255e <_printf_float+0xb6>
 8012816:	2301      	movs	r3, #1
 8012818:	4631      	mov	r1, r6
 801281a:	4628      	mov	r0, r5
 801281c:	9206      	str	r2, [sp, #24]
 801281e:	47b8      	blx	r7
 8012820:	3001      	adds	r0, #1
 8012822:	f43f ae9c 	beq.w	801255e <_printf_float+0xb6>
 8012826:	f10b 0b01 	add.w	fp, fp, #1
 801282a:	9a06      	ldr	r2, [sp, #24]
 801282c:	e7bb      	b.n	80127a6 <_printf_float+0x2fe>
 801282e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012832:	4631      	mov	r1, r6
 8012834:	4628      	mov	r0, r5
 8012836:	47b8      	blx	r7
 8012838:	3001      	adds	r0, #1
 801283a:	d1c0      	bne.n	80127be <_printf_float+0x316>
 801283c:	e68f      	b.n	801255e <_printf_float+0xb6>
 801283e:	9a06      	ldr	r2, [sp, #24]
 8012840:	464b      	mov	r3, r9
 8012842:	4631      	mov	r1, r6
 8012844:	4628      	mov	r0, r5
 8012846:	4442      	add	r2, r8
 8012848:	47b8      	blx	r7
 801284a:	3001      	adds	r0, #1
 801284c:	d1c3      	bne.n	80127d6 <_printf_float+0x32e>
 801284e:	e686      	b.n	801255e <_printf_float+0xb6>
 8012850:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012854:	f1ba 0f01 	cmp.w	sl, #1
 8012858:	dc01      	bgt.n	801285e <_printf_float+0x3b6>
 801285a:	07db      	lsls	r3, r3, #31
 801285c:	d536      	bpl.n	80128cc <_printf_float+0x424>
 801285e:	2301      	movs	r3, #1
 8012860:	4642      	mov	r2, r8
 8012862:	4631      	mov	r1, r6
 8012864:	4628      	mov	r0, r5
 8012866:	47b8      	blx	r7
 8012868:	3001      	adds	r0, #1
 801286a:	f43f ae78 	beq.w	801255e <_printf_float+0xb6>
 801286e:	4631      	mov	r1, r6
 8012870:	4628      	mov	r0, r5
 8012872:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012876:	47b8      	blx	r7
 8012878:	3001      	adds	r0, #1
 801287a:	f43f ae70 	beq.w	801255e <_printf_float+0xb6>
 801287e:	2200      	movs	r2, #0
 8012880:	2300      	movs	r3, #0
 8012882:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012886:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801288a:	f7ee f92d 	bl	8000ae8 <__aeabi_dcmpeq>
 801288e:	b9c0      	cbnz	r0, 80128c2 <_printf_float+0x41a>
 8012890:	4653      	mov	r3, sl
 8012892:	f108 0201 	add.w	r2, r8, #1
 8012896:	4631      	mov	r1, r6
 8012898:	4628      	mov	r0, r5
 801289a:	47b8      	blx	r7
 801289c:	3001      	adds	r0, #1
 801289e:	d10c      	bne.n	80128ba <_printf_float+0x412>
 80128a0:	e65d      	b.n	801255e <_printf_float+0xb6>
 80128a2:	2301      	movs	r3, #1
 80128a4:	465a      	mov	r2, fp
 80128a6:	4631      	mov	r1, r6
 80128a8:	4628      	mov	r0, r5
 80128aa:	47b8      	blx	r7
 80128ac:	3001      	adds	r0, #1
 80128ae:	f43f ae56 	beq.w	801255e <_printf_float+0xb6>
 80128b2:	f108 0801 	add.w	r8, r8, #1
 80128b6:	45d0      	cmp	r8, sl
 80128b8:	dbf3      	blt.n	80128a2 <_printf_float+0x3fa>
 80128ba:	464b      	mov	r3, r9
 80128bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80128c0:	e6df      	b.n	8012682 <_printf_float+0x1da>
 80128c2:	f04f 0800 	mov.w	r8, #0
 80128c6:	f104 0b1a 	add.w	fp, r4, #26
 80128ca:	e7f4      	b.n	80128b6 <_printf_float+0x40e>
 80128cc:	2301      	movs	r3, #1
 80128ce:	4642      	mov	r2, r8
 80128d0:	e7e1      	b.n	8012896 <_printf_float+0x3ee>
 80128d2:	2301      	movs	r3, #1
 80128d4:	464a      	mov	r2, r9
 80128d6:	4631      	mov	r1, r6
 80128d8:	4628      	mov	r0, r5
 80128da:	47b8      	blx	r7
 80128dc:	3001      	adds	r0, #1
 80128de:	f43f ae3e 	beq.w	801255e <_printf_float+0xb6>
 80128e2:	f108 0801 	add.w	r8, r8, #1
 80128e6:	68e3      	ldr	r3, [r4, #12]
 80128e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80128ea:	1a5b      	subs	r3, r3, r1
 80128ec:	4543      	cmp	r3, r8
 80128ee:	dcf0      	bgt.n	80128d2 <_printf_float+0x42a>
 80128f0:	e6fc      	b.n	80126ec <_printf_float+0x244>
 80128f2:	f04f 0800 	mov.w	r8, #0
 80128f6:	f104 0919 	add.w	r9, r4, #25
 80128fa:	e7f4      	b.n	80128e6 <_printf_float+0x43e>

080128fc <_printf_common>:
 80128fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012900:	4616      	mov	r6, r2
 8012902:	4698      	mov	r8, r3
 8012904:	688a      	ldr	r2, [r1, #8]
 8012906:	4607      	mov	r7, r0
 8012908:	690b      	ldr	r3, [r1, #16]
 801290a:	460c      	mov	r4, r1
 801290c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012910:	4293      	cmp	r3, r2
 8012912:	bfb8      	it	lt
 8012914:	4613      	movlt	r3, r2
 8012916:	6033      	str	r3, [r6, #0]
 8012918:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801291c:	b10a      	cbz	r2, 8012922 <_printf_common+0x26>
 801291e:	3301      	adds	r3, #1
 8012920:	6033      	str	r3, [r6, #0]
 8012922:	6823      	ldr	r3, [r4, #0]
 8012924:	0699      	lsls	r1, r3, #26
 8012926:	bf42      	ittt	mi
 8012928:	6833      	ldrmi	r3, [r6, #0]
 801292a:	3302      	addmi	r3, #2
 801292c:	6033      	strmi	r3, [r6, #0]
 801292e:	6825      	ldr	r5, [r4, #0]
 8012930:	f015 0506 	ands.w	r5, r5, #6
 8012934:	d106      	bne.n	8012944 <_printf_common+0x48>
 8012936:	f104 0a19 	add.w	sl, r4, #25
 801293a:	68e3      	ldr	r3, [r4, #12]
 801293c:	6832      	ldr	r2, [r6, #0]
 801293e:	1a9b      	subs	r3, r3, r2
 8012940:	42ab      	cmp	r3, r5
 8012942:	dc2b      	bgt.n	801299c <_printf_common+0xa0>
 8012944:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012948:	6822      	ldr	r2, [r4, #0]
 801294a:	3b00      	subs	r3, #0
 801294c:	bf18      	it	ne
 801294e:	2301      	movne	r3, #1
 8012950:	0692      	lsls	r2, r2, #26
 8012952:	d430      	bmi.n	80129b6 <_printf_common+0xba>
 8012954:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012958:	4641      	mov	r1, r8
 801295a:	4638      	mov	r0, r7
 801295c:	47c8      	blx	r9
 801295e:	3001      	adds	r0, #1
 8012960:	d023      	beq.n	80129aa <_printf_common+0xae>
 8012962:	6823      	ldr	r3, [r4, #0]
 8012964:	341a      	adds	r4, #26
 8012966:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 801296a:	f003 0306 	and.w	r3, r3, #6
 801296e:	2b04      	cmp	r3, #4
 8012970:	bf0a      	itet	eq
 8012972:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8012976:	2500      	movne	r5, #0
 8012978:	6833      	ldreq	r3, [r6, #0]
 801297a:	f04f 0600 	mov.w	r6, #0
 801297e:	bf08      	it	eq
 8012980:	1aed      	subeq	r5, r5, r3
 8012982:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8012986:	bf08      	it	eq
 8012988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801298c:	4293      	cmp	r3, r2
 801298e:	bfc4      	itt	gt
 8012990:	1a9b      	subgt	r3, r3, r2
 8012992:	18ed      	addgt	r5, r5, r3
 8012994:	42b5      	cmp	r5, r6
 8012996:	d11a      	bne.n	80129ce <_printf_common+0xd2>
 8012998:	2000      	movs	r0, #0
 801299a:	e008      	b.n	80129ae <_printf_common+0xb2>
 801299c:	2301      	movs	r3, #1
 801299e:	4652      	mov	r2, sl
 80129a0:	4641      	mov	r1, r8
 80129a2:	4638      	mov	r0, r7
 80129a4:	47c8      	blx	r9
 80129a6:	3001      	adds	r0, #1
 80129a8:	d103      	bne.n	80129b2 <_printf_common+0xb6>
 80129aa:	f04f 30ff 	mov.w	r0, #4294967295
 80129ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80129b2:	3501      	adds	r5, #1
 80129b4:	e7c1      	b.n	801293a <_printf_common+0x3e>
 80129b6:	18e1      	adds	r1, r4, r3
 80129b8:	1c5a      	adds	r2, r3, #1
 80129ba:	2030      	movs	r0, #48	@ 0x30
 80129bc:	3302      	adds	r3, #2
 80129be:	4422      	add	r2, r4
 80129c0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80129c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80129c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80129cc:	e7c2      	b.n	8012954 <_printf_common+0x58>
 80129ce:	2301      	movs	r3, #1
 80129d0:	4622      	mov	r2, r4
 80129d2:	4641      	mov	r1, r8
 80129d4:	4638      	mov	r0, r7
 80129d6:	47c8      	blx	r9
 80129d8:	3001      	adds	r0, #1
 80129da:	d0e6      	beq.n	80129aa <_printf_common+0xae>
 80129dc:	3601      	adds	r6, #1
 80129de:	e7d9      	b.n	8012994 <_printf_common+0x98>

080129e0 <_printf_i>:
 80129e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80129e4:	7e0f      	ldrb	r7, [r1, #24]
 80129e6:	4691      	mov	r9, r2
 80129e8:	4680      	mov	r8, r0
 80129ea:	460c      	mov	r4, r1
 80129ec:	2f78      	cmp	r7, #120	@ 0x78
 80129ee:	469a      	mov	sl, r3
 80129f0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80129f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80129f6:	d807      	bhi.n	8012a08 <_printf_i+0x28>
 80129f8:	2f62      	cmp	r7, #98	@ 0x62
 80129fa:	d80a      	bhi.n	8012a12 <_printf_i+0x32>
 80129fc:	2f00      	cmp	r7, #0
 80129fe:	f000 80d1 	beq.w	8012ba4 <_printf_i+0x1c4>
 8012a02:	2f58      	cmp	r7, #88	@ 0x58
 8012a04:	f000 80b8 	beq.w	8012b78 <_printf_i+0x198>
 8012a08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012a0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012a10:	e03a      	b.n	8012a88 <_printf_i+0xa8>
 8012a12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012a16:	2b15      	cmp	r3, #21
 8012a18:	d8f6      	bhi.n	8012a08 <_printf_i+0x28>
 8012a1a:	a101      	add	r1, pc, #4	@ (adr r1, 8012a20 <_printf_i+0x40>)
 8012a1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012a20:	08012a79 	.word	0x08012a79
 8012a24:	08012a8d 	.word	0x08012a8d
 8012a28:	08012a09 	.word	0x08012a09
 8012a2c:	08012a09 	.word	0x08012a09
 8012a30:	08012a09 	.word	0x08012a09
 8012a34:	08012a09 	.word	0x08012a09
 8012a38:	08012a8d 	.word	0x08012a8d
 8012a3c:	08012a09 	.word	0x08012a09
 8012a40:	08012a09 	.word	0x08012a09
 8012a44:	08012a09 	.word	0x08012a09
 8012a48:	08012a09 	.word	0x08012a09
 8012a4c:	08012b8b 	.word	0x08012b8b
 8012a50:	08012ab7 	.word	0x08012ab7
 8012a54:	08012b45 	.word	0x08012b45
 8012a58:	08012a09 	.word	0x08012a09
 8012a5c:	08012a09 	.word	0x08012a09
 8012a60:	08012bad 	.word	0x08012bad
 8012a64:	08012a09 	.word	0x08012a09
 8012a68:	08012ab7 	.word	0x08012ab7
 8012a6c:	08012a09 	.word	0x08012a09
 8012a70:	08012a09 	.word	0x08012a09
 8012a74:	08012b4d 	.word	0x08012b4d
 8012a78:	6833      	ldr	r3, [r6, #0]
 8012a7a:	1d1a      	adds	r2, r3, #4
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	6032      	str	r2, [r6, #0]
 8012a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012a84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012a88:	2301      	movs	r3, #1
 8012a8a:	e09c      	b.n	8012bc6 <_printf_i+0x1e6>
 8012a8c:	6833      	ldr	r3, [r6, #0]
 8012a8e:	6820      	ldr	r0, [r4, #0]
 8012a90:	1d19      	adds	r1, r3, #4
 8012a92:	6031      	str	r1, [r6, #0]
 8012a94:	0606      	lsls	r6, r0, #24
 8012a96:	d501      	bpl.n	8012a9c <_printf_i+0xbc>
 8012a98:	681d      	ldr	r5, [r3, #0]
 8012a9a:	e003      	b.n	8012aa4 <_printf_i+0xc4>
 8012a9c:	0645      	lsls	r5, r0, #25
 8012a9e:	d5fb      	bpl.n	8012a98 <_printf_i+0xb8>
 8012aa0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012aa4:	2d00      	cmp	r5, #0
 8012aa6:	da03      	bge.n	8012ab0 <_printf_i+0xd0>
 8012aa8:	232d      	movs	r3, #45	@ 0x2d
 8012aaa:	426d      	negs	r5, r5
 8012aac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012ab0:	4858      	ldr	r0, [pc, #352]	@ (8012c14 <_printf_i+0x234>)
 8012ab2:	230a      	movs	r3, #10
 8012ab4:	e011      	b.n	8012ada <_printf_i+0xfa>
 8012ab6:	6821      	ldr	r1, [r4, #0]
 8012ab8:	6833      	ldr	r3, [r6, #0]
 8012aba:	0608      	lsls	r0, r1, #24
 8012abc:	f853 5b04 	ldr.w	r5, [r3], #4
 8012ac0:	d402      	bmi.n	8012ac8 <_printf_i+0xe8>
 8012ac2:	0649      	lsls	r1, r1, #25
 8012ac4:	bf48      	it	mi
 8012ac6:	b2ad      	uxthmi	r5, r5
 8012ac8:	2f6f      	cmp	r7, #111	@ 0x6f
 8012aca:	6033      	str	r3, [r6, #0]
 8012acc:	4851      	ldr	r0, [pc, #324]	@ (8012c14 <_printf_i+0x234>)
 8012ace:	bf14      	ite	ne
 8012ad0:	230a      	movne	r3, #10
 8012ad2:	2308      	moveq	r3, #8
 8012ad4:	2100      	movs	r1, #0
 8012ad6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012ada:	6866      	ldr	r6, [r4, #4]
 8012adc:	2e00      	cmp	r6, #0
 8012ade:	60a6      	str	r6, [r4, #8]
 8012ae0:	db05      	blt.n	8012aee <_printf_i+0x10e>
 8012ae2:	6821      	ldr	r1, [r4, #0]
 8012ae4:	432e      	orrs	r6, r5
 8012ae6:	f021 0104 	bic.w	r1, r1, #4
 8012aea:	6021      	str	r1, [r4, #0]
 8012aec:	d04b      	beq.n	8012b86 <_printf_i+0x1a6>
 8012aee:	4616      	mov	r6, r2
 8012af0:	fbb5 f1f3 	udiv	r1, r5, r3
 8012af4:	fb03 5711 	mls	r7, r3, r1, r5
 8012af8:	5dc7      	ldrb	r7, [r0, r7]
 8012afa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012afe:	462f      	mov	r7, r5
 8012b00:	460d      	mov	r5, r1
 8012b02:	42bb      	cmp	r3, r7
 8012b04:	d9f4      	bls.n	8012af0 <_printf_i+0x110>
 8012b06:	2b08      	cmp	r3, #8
 8012b08:	d10b      	bne.n	8012b22 <_printf_i+0x142>
 8012b0a:	6823      	ldr	r3, [r4, #0]
 8012b0c:	07df      	lsls	r7, r3, #31
 8012b0e:	d508      	bpl.n	8012b22 <_printf_i+0x142>
 8012b10:	6923      	ldr	r3, [r4, #16]
 8012b12:	6861      	ldr	r1, [r4, #4]
 8012b14:	4299      	cmp	r1, r3
 8012b16:	bfde      	ittt	le
 8012b18:	2330      	movle	r3, #48	@ 0x30
 8012b1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012b1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012b22:	1b92      	subs	r2, r2, r6
 8012b24:	6122      	str	r2, [r4, #16]
 8012b26:	464b      	mov	r3, r9
 8012b28:	aa03      	add	r2, sp, #12
 8012b2a:	4621      	mov	r1, r4
 8012b2c:	4640      	mov	r0, r8
 8012b2e:	f8cd a000 	str.w	sl, [sp]
 8012b32:	f7ff fee3 	bl	80128fc <_printf_common>
 8012b36:	3001      	adds	r0, #1
 8012b38:	d14a      	bne.n	8012bd0 <_printf_i+0x1f0>
 8012b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8012b3e:	b004      	add	sp, #16
 8012b40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012b44:	6823      	ldr	r3, [r4, #0]
 8012b46:	f043 0320 	orr.w	r3, r3, #32
 8012b4a:	6023      	str	r3, [r4, #0]
 8012b4c:	2778      	movs	r7, #120	@ 0x78
 8012b4e:	4832      	ldr	r0, [pc, #200]	@ (8012c18 <_printf_i+0x238>)
 8012b50:	6823      	ldr	r3, [r4, #0]
 8012b52:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012b56:	061f      	lsls	r7, r3, #24
 8012b58:	6831      	ldr	r1, [r6, #0]
 8012b5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8012b5e:	d402      	bmi.n	8012b66 <_printf_i+0x186>
 8012b60:	065f      	lsls	r7, r3, #25
 8012b62:	bf48      	it	mi
 8012b64:	b2ad      	uxthmi	r5, r5
 8012b66:	6031      	str	r1, [r6, #0]
 8012b68:	07d9      	lsls	r1, r3, #31
 8012b6a:	bf44      	itt	mi
 8012b6c:	f043 0320 	orrmi.w	r3, r3, #32
 8012b70:	6023      	strmi	r3, [r4, #0]
 8012b72:	b11d      	cbz	r5, 8012b7c <_printf_i+0x19c>
 8012b74:	2310      	movs	r3, #16
 8012b76:	e7ad      	b.n	8012ad4 <_printf_i+0xf4>
 8012b78:	4826      	ldr	r0, [pc, #152]	@ (8012c14 <_printf_i+0x234>)
 8012b7a:	e7e9      	b.n	8012b50 <_printf_i+0x170>
 8012b7c:	6823      	ldr	r3, [r4, #0]
 8012b7e:	f023 0320 	bic.w	r3, r3, #32
 8012b82:	6023      	str	r3, [r4, #0]
 8012b84:	e7f6      	b.n	8012b74 <_printf_i+0x194>
 8012b86:	4616      	mov	r6, r2
 8012b88:	e7bd      	b.n	8012b06 <_printf_i+0x126>
 8012b8a:	6833      	ldr	r3, [r6, #0]
 8012b8c:	6825      	ldr	r5, [r4, #0]
 8012b8e:	1d18      	adds	r0, r3, #4
 8012b90:	6961      	ldr	r1, [r4, #20]
 8012b92:	6030      	str	r0, [r6, #0]
 8012b94:	062e      	lsls	r6, r5, #24
 8012b96:	681b      	ldr	r3, [r3, #0]
 8012b98:	d501      	bpl.n	8012b9e <_printf_i+0x1be>
 8012b9a:	6019      	str	r1, [r3, #0]
 8012b9c:	e002      	b.n	8012ba4 <_printf_i+0x1c4>
 8012b9e:	0668      	lsls	r0, r5, #25
 8012ba0:	d5fb      	bpl.n	8012b9a <_printf_i+0x1ba>
 8012ba2:	8019      	strh	r1, [r3, #0]
 8012ba4:	2300      	movs	r3, #0
 8012ba6:	4616      	mov	r6, r2
 8012ba8:	6123      	str	r3, [r4, #16]
 8012baa:	e7bc      	b.n	8012b26 <_printf_i+0x146>
 8012bac:	6833      	ldr	r3, [r6, #0]
 8012bae:	2100      	movs	r1, #0
 8012bb0:	1d1a      	adds	r2, r3, #4
 8012bb2:	6032      	str	r2, [r6, #0]
 8012bb4:	681e      	ldr	r6, [r3, #0]
 8012bb6:	6862      	ldr	r2, [r4, #4]
 8012bb8:	4630      	mov	r0, r6
 8012bba:	f000 faee 	bl	801319a <memchr>
 8012bbe:	b108      	cbz	r0, 8012bc4 <_printf_i+0x1e4>
 8012bc0:	1b80      	subs	r0, r0, r6
 8012bc2:	6060      	str	r0, [r4, #4]
 8012bc4:	6863      	ldr	r3, [r4, #4]
 8012bc6:	6123      	str	r3, [r4, #16]
 8012bc8:	2300      	movs	r3, #0
 8012bca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012bce:	e7aa      	b.n	8012b26 <_printf_i+0x146>
 8012bd0:	6923      	ldr	r3, [r4, #16]
 8012bd2:	4632      	mov	r2, r6
 8012bd4:	4649      	mov	r1, r9
 8012bd6:	4640      	mov	r0, r8
 8012bd8:	47d0      	blx	sl
 8012bda:	3001      	adds	r0, #1
 8012bdc:	d0ad      	beq.n	8012b3a <_printf_i+0x15a>
 8012bde:	6823      	ldr	r3, [r4, #0]
 8012be0:	079b      	lsls	r3, r3, #30
 8012be2:	d413      	bmi.n	8012c0c <_printf_i+0x22c>
 8012be4:	68e0      	ldr	r0, [r4, #12]
 8012be6:	9b03      	ldr	r3, [sp, #12]
 8012be8:	4298      	cmp	r0, r3
 8012bea:	bfb8      	it	lt
 8012bec:	4618      	movlt	r0, r3
 8012bee:	e7a6      	b.n	8012b3e <_printf_i+0x15e>
 8012bf0:	2301      	movs	r3, #1
 8012bf2:	4632      	mov	r2, r6
 8012bf4:	4649      	mov	r1, r9
 8012bf6:	4640      	mov	r0, r8
 8012bf8:	47d0      	blx	sl
 8012bfa:	3001      	adds	r0, #1
 8012bfc:	d09d      	beq.n	8012b3a <_printf_i+0x15a>
 8012bfe:	3501      	adds	r5, #1
 8012c00:	68e3      	ldr	r3, [r4, #12]
 8012c02:	9903      	ldr	r1, [sp, #12]
 8012c04:	1a5b      	subs	r3, r3, r1
 8012c06:	42ab      	cmp	r3, r5
 8012c08:	dcf2      	bgt.n	8012bf0 <_printf_i+0x210>
 8012c0a:	e7eb      	b.n	8012be4 <_printf_i+0x204>
 8012c0c:	2500      	movs	r5, #0
 8012c0e:	f104 0619 	add.w	r6, r4, #25
 8012c12:	e7f5      	b.n	8012c00 <_printf_i+0x220>
 8012c14:	0801624e 	.word	0x0801624e
 8012c18:	0801625f 	.word	0x0801625f

08012c1c <std>:
 8012c1c:	2300      	movs	r3, #0
 8012c1e:	b510      	push	{r4, lr}
 8012c20:	4604      	mov	r4, r0
 8012c22:	6083      	str	r3, [r0, #8]
 8012c24:	8181      	strh	r1, [r0, #12]
 8012c26:	4619      	mov	r1, r3
 8012c28:	6643      	str	r3, [r0, #100]	@ 0x64
 8012c2a:	81c2      	strh	r2, [r0, #14]
 8012c2c:	2208      	movs	r2, #8
 8012c2e:	6183      	str	r3, [r0, #24]
 8012c30:	e9c0 3300 	strd	r3, r3, [r0]
 8012c34:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012c38:	305c      	adds	r0, #92	@ 0x5c
 8012c3a:	f000 fa2f 	bl	801309c <memset>
 8012c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8012c74 <std+0x58>)
 8012c40:	6224      	str	r4, [r4, #32]
 8012c42:	6263      	str	r3, [r4, #36]	@ 0x24
 8012c44:	4b0c      	ldr	r3, [pc, #48]	@ (8012c78 <std+0x5c>)
 8012c46:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012c48:	4b0c      	ldr	r3, [pc, #48]	@ (8012c7c <std+0x60>)
 8012c4a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8012c80 <std+0x64>)
 8012c4e:	6323      	str	r3, [r4, #48]	@ 0x30
 8012c50:	4b0c      	ldr	r3, [pc, #48]	@ (8012c84 <std+0x68>)
 8012c52:	429c      	cmp	r4, r3
 8012c54:	d006      	beq.n	8012c64 <std+0x48>
 8012c56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012c5a:	4294      	cmp	r4, r2
 8012c5c:	d002      	beq.n	8012c64 <std+0x48>
 8012c5e:	33d0      	adds	r3, #208	@ 0xd0
 8012c60:	429c      	cmp	r4, r3
 8012c62:	d105      	bne.n	8012c70 <std+0x54>
 8012c64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c6c:	f000 ba92 	b.w	8013194 <__retarget_lock_init_recursive>
 8012c70:	bd10      	pop	{r4, pc}
 8012c72:	bf00      	nop
 8012c74:	08012eed 	.word	0x08012eed
 8012c78:	08012f0f 	.word	0x08012f0f
 8012c7c:	08012f47 	.word	0x08012f47
 8012c80:	08012f6b 	.word	0x08012f6b
 8012c84:	20001154 	.word	0x20001154

08012c88 <stdio_exit_handler>:
 8012c88:	4a02      	ldr	r2, [pc, #8]	@ (8012c94 <stdio_exit_handler+0xc>)
 8012c8a:	4903      	ldr	r1, [pc, #12]	@ (8012c98 <stdio_exit_handler+0x10>)
 8012c8c:	4803      	ldr	r0, [pc, #12]	@ (8012c9c <stdio_exit_handler+0x14>)
 8012c8e:	f000 b869 	b.w	8012d64 <_fwalk_sglue>
 8012c92:	bf00      	nop
 8012c94:	200000b4 	.word	0x200000b4
 8012c98:	08014db5 	.word	0x08014db5
 8012c9c:	200000c4 	.word	0x200000c4

08012ca0 <cleanup_stdio>:
 8012ca0:	6841      	ldr	r1, [r0, #4]
 8012ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8012cd4 <cleanup_stdio+0x34>)
 8012ca4:	4299      	cmp	r1, r3
 8012ca6:	b510      	push	{r4, lr}
 8012ca8:	4604      	mov	r4, r0
 8012caa:	d001      	beq.n	8012cb0 <cleanup_stdio+0x10>
 8012cac:	f002 f882 	bl	8014db4 <_fflush_r>
 8012cb0:	68a1      	ldr	r1, [r4, #8]
 8012cb2:	4b09      	ldr	r3, [pc, #36]	@ (8012cd8 <cleanup_stdio+0x38>)
 8012cb4:	4299      	cmp	r1, r3
 8012cb6:	d002      	beq.n	8012cbe <cleanup_stdio+0x1e>
 8012cb8:	4620      	mov	r0, r4
 8012cba:	f002 f87b 	bl	8014db4 <_fflush_r>
 8012cbe:	68e1      	ldr	r1, [r4, #12]
 8012cc0:	4b06      	ldr	r3, [pc, #24]	@ (8012cdc <cleanup_stdio+0x3c>)
 8012cc2:	4299      	cmp	r1, r3
 8012cc4:	d004      	beq.n	8012cd0 <cleanup_stdio+0x30>
 8012cc6:	4620      	mov	r0, r4
 8012cc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ccc:	f002 b872 	b.w	8014db4 <_fflush_r>
 8012cd0:	bd10      	pop	{r4, pc}
 8012cd2:	bf00      	nop
 8012cd4:	20001154 	.word	0x20001154
 8012cd8:	200011bc 	.word	0x200011bc
 8012cdc:	20001224 	.word	0x20001224

08012ce0 <global_stdio_init.part.0>:
 8012ce0:	b510      	push	{r4, lr}
 8012ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8012d10 <global_stdio_init.part.0+0x30>)
 8012ce4:	2104      	movs	r1, #4
 8012ce6:	4c0b      	ldr	r4, [pc, #44]	@ (8012d14 <global_stdio_init.part.0+0x34>)
 8012ce8:	4a0b      	ldr	r2, [pc, #44]	@ (8012d18 <global_stdio_init.part.0+0x38>)
 8012cea:	4620      	mov	r0, r4
 8012cec:	601a      	str	r2, [r3, #0]
 8012cee:	2200      	movs	r2, #0
 8012cf0:	f7ff ff94 	bl	8012c1c <std>
 8012cf4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012cf8:	2201      	movs	r2, #1
 8012cfa:	2109      	movs	r1, #9
 8012cfc:	f7ff ff8e 	bl	8012c1c <std>
 8012d00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012d04:	2202      	movs	r2, #2
 8012d06:	2112      	movs	r1, #18
 8012d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d0c:	f7ff bf86 	b.w	8012c1c <std>
 8012d10:	2000128c 	.word	0x2000128c
 8012d14:	20001154 	.word	0x20001154
 8012d18:	08012c89 	.word	0x08012c89

08012d1c <__sfp_lock_acquire>:
 8012d1c:	4801      	ldr	r0, [pc, #4]	@ (8012d24 <__sfp_lock_acquire+0x8>)
 8012d1e:	f000 ba3a 	b.w	8013196 <__retarget_lock_acquire_recursive>
 8012d22:	bf00      	nop
 8012d24:	20001295 	.word	0x20001295

08012d28 <__sfp_lock_release>:
 8012d28:	4801      	ldr	r0, [pc, #4]	@ (8012d30 <__sfp_lock_release+0x8>)
 8012d2a:	f000 ba35 	b.w	8013198 <__retarget_lock_release_recursive>
 8012d2e:	bf00      	nop
 8012d30:	20001295 	.word	0x20001295

08012d34 <__sinit>:
 8012d34:	b510      	push	{r4, lr}
 8012d36:	4604      	mov	r4, r0
 8012d38:	f7ff fff0 	bl	8012d1c <__sfp_lock_acquire>
 8012d3c:	6a23      	ldr	r3, [r4, #32]
 8012d3e:	b11b      	cbz	r3, 8012d48 <__sinit+0x14>
 8012d40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d44:	f7ff bff0 	b.w	8012d28 <__sfp_lock_release>
 8012d48:	4b04      	ldr	r3, [pc, #16]	@ (8012d5c <__sinit+0x28>)
 8012d4a:	6223      	str	r3, [r4, #32]
 8012d4c:	4b04      	ldr	r3, [pc, #16]	@ (8012d60 <__sinit+0x2c>)
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d1f5      	bne.n	8012d40 <__sinit+0xc>
 8012d54:	f7ff ffc4 	bl	8012ce0 <global_stdio_init.part.0>
 8012d58:	e7f2      	b.n	8012d40 <__sinit+0xc>
 8012d5a:	bf00      	nop
 8012d5c:	08012ca1 	.word	0x08012ca1
 8012d60:	2000128c 	.word	0x2000128c

08012d64 <_fwalk_sglue>:
 8012d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d68:	4607      	mov	r7, r0
 8012d6a:	4688      	mov	r8, r1
 8012d6c:	4614      	mov	r4, r2
 8012d6e:	2600      	movs	r6, #0
 8012d70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012d74:	f1b9 0901 	subs.w	r9, r9, #1
 8012d78:	d505      	bpl.n	8012d86 <_fwalk_sglue+0x22>
 8012d7a:	6824      	ldr	r4, [r4, #0]
 8012d7c:	2c00      	cmp	r4, #0
 8012d7e:	d1f7      	bne.n	8012d70 <_fwalk_sglue+0xc>
 8012d80:	4630      	mov	r0, r6
 8012d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d86:	89ab      	ldrh	r3, [r5, #12]
 8012d88:	2b01      	cmp	r3, #1
 8012d8a:	d907      	bls.n	8012d9c <_fwalk_sglue+0x38>
 8012d8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012d90:	3301      	adds	r3, #1
 8012d92:	d003      	beq.n	8012d9c <_fwalk_sglue+0x38>
 8012d94:	4629      	mov	r1, r5
 8012d96:	4638      	mov	r0, r7
 8012d98:	47c0      	blx	r8
 8012d9a:	4306      	orrs	r6, r0
 8012d9c:	3568      	adds	r5, #104	@ 0x68
 8012d9e:	e7e9      	b.n	8012d74 <_fwalk_sglue+0x10>

08012da0 <iprintf>:
 8012da0:	b40f      	push	{r0, r1, r2, r3}
 8012da2:	b507      	push	{r0, r1, r2, lr}
 8012da4:	4906      	ldr	r1, [pc, #24]	@ (8012dc0 <iprintf+0x20>)
 8012da6:	ab04      	add	r3, sp, #16
 8012da8:	6808      	ldr	r0, [r1, #0]
 8012daa:	f853 2b04 	ldr.w	r2, [r3], #4
 8012dae:	6881      	ldr	r1, [r0, #8]
 8012db0:	9301      	str	r3, [sp, #4]
 8012db2:	f001 fe63 	bl	8014a7c <_vfiprintf_r>
 8012db6:	b003      	add	sp, #12
 8012db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8012dbc:	b004      	add	sp, #16
 8012dbe:	4770      	bx	lr
 8012dc0:	200000c0 	.word	0x200000c0

08012dc4 <_puts_r>:
 8012dc4:	6a03      	ldr	r3, [r0, #32]
 8012dc6:	b570      	push	{r4, r5, r6, lr}
 8012dc8:	4605      	mov	r5, r0
 8012dca:	460e      	mov	r6, r1
 8012dcc:	6884      	ldr	r4, [r0, #8]
 8012dce:	b90b      	cbnz	r3, 8012dd4 <_puts_r+0x10>
 8012dd0:	f7ff ffb0 	bl	8012d34 <__sinit>
 8012dd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012dd6:	07db      	lsls	r3, r3, #31
 8012dd8:	d405      	bmi.n	8012de6 <_puts_r+0x22>
 8012dda:	89a3      	ldrh	r3, [r4, #12]
 8012ddc:	0598      	lsls	r0, r3, #22
 8012dde:	d402      	bmi.n	8012de6 <_puts_r+0x22>
 8012de0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012de2:	f000 f9d8 	bl	8013196 <__retarget_lock_acquire_recursive>
 8012de6:	89a3      	ldrh	r3, [r4, #12]
 8012de8:	0719      	lsls	r1, r3, #28
 8012dea:	d502      	bpl.n	8012df2 <_puts_r+0x2e>
 8012dec:	6923      	ldr	r3, [r4, #16]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d135      	bne.n	8012e5e <_puts_r+0x9a>
 8012df2:	4621      	mov	r1, r4
 8012df4:	4628      	mov	r0, r5
 8012df6:	f000 f8fb 	bl	8012ff0 <__swsetup_r>
 8012dfa:	b380      	cbz	r0, 8012e5e <_puts_r+0x9a>
 8012dfc:	f04f 35ff 	mov.w	r5, #4294967295
 8012e00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012e02:	07da      	lsls	r2, r3, #31
 8012e04:	d405      	bmi.n	8012e12 <_puts_r+0x4e>
 8012e06:	89a3      	ldrh	r3, [r4, #12]
 8012e08:	059b      	lsls	r3, r3, #22
 8012e0a:	d402      	bmi.n	8012e12 <_puts_r+0x4e>
 8012e0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e0e:	f000 f9c3 	bl	8013198 <__retarget_lock_release_recursive>
 8012e12:	4628      	mov	r0, r5
 8012e14:	bd70      	pop	{r4, r5, r6, pc}
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	da04      	bge.n	8012e24 <_puts_r+0x60>
 8012e1a:	69a2      	ldr	r2, [r4, #24]
 8012e1c:	429a      	cmp	r2, r3
 8012e1e:	dc17      	bgt.n	8012e50 <_puts_r+0x8c>
 8012e20:	290a      	cmp	r1, #10
 8012e22:	d015      	beq.n	8012e50 <_puts_r+0x8c>
 8012e24:	6823      	ldr	r3, [r4, #0]
 8012e26:	1c5a      	adds	r2, r3, #1
 8012e28:	6022      	str	r2, [r4, #0]
 8012e2a:	7019      	strb	r1, [r3, #0]
 8012e2c:	68a3      	ldr	r3, [r4, #8]
 8012e2e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012e32:	3b01      	subs	r3, #1
 8012e34:	60a3      	str	r3, [r4, #8]
 8012e36:	2900      	cmp	r1, #0
 8012e38:	d1ed      	bne.n	8012e16 <_puts_r+0x52>
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	da11      	bge.n	8012e62 <_puts_r+0x9e>
 8012e3e:	4622      	mov	r2, r4
 8012e40:	210a      	movs	r1, #10
 8012e42:	4628      	mov	r0, r5
 8012e44:	f000 f895 	bl	8012f72 <__swbuf_r>
 8012e48:	3001      	adds	r0, #1
 8012e4a:	d0d7      	beq.n	8012dfc <_puts_r+0x38>
 8012e4c:	250a      	movs	r5, #10
 8012e4e:	e7d7      	b.n	8012e00 <_puts_r+0x3c>
 8012e50:	4622      	mov	r2, r4
 8012e52:	4628      	mov	r0, r5
 8012e54:	f000 f88d 	bl	8012f72 <__swbuf_r>
 8012e58:	3001      	adds	r0, #1
 8012e5a:	d1e7      	bne.n	8012e2c <_puts_r+0x68>
 8012e5c:	e7ce      	b.n	8012dfc <_puts_r+0x38>
 8012e5e:	3e01      	subs	r6, #1
 8012e60:	e7e4      	b.n	8012e2c <_puts_r+0x68>
 8012e62:	6823      	ldr	r3, [r4, #0]
 8012e64:	1c5a      	adds	r2, r3, #1
 8012e66:	6022      	str	r2, [r4, #0]
 8012e68:	220a      	movs	r2, #10
 8012e6a:	701a      	strb	r2, [r3, #0]
 8012e6c:	e7ee      	b.n	8012e4c <_puts_r+0x88>
	...

08012e70 <puts>:
 8012e70:	4b02      	ldr	r3, [pc, #8]	@ (8012e7c <puts+0xc>)
 8012e72:	4601      	mov	r1, r0
 8012e74:	6818      	ldr	r0, [r3, #0]
 8012e76:	f7ff bfa5 	b.w	8012dc4 <_puts_r>
 8012e7a:	bf00      	nop
 8012e7c:	200000c0 	.word	0x200000c0

08012e80 <sniprintf>:
 8012e80:	b40c      	push	{r2, r3}
 8012e82:	4b19      	ldr	r3, [pc, #100]	@ (8012ee8 <sniprintf+0x68>)
 8012e84:	b530      	push	{r4, r5, lr}
 8012e86:	1e0c      	subs	r4, r1, #0
 8012e88:	b09d      	sub	sp, #116	@ 0x74
 8012e8a:	681d      	ldr	r5, [r3, #0]
 8012e8c:	da08      	bge.n	8012ea0 <sniprintf+0x20>
 8012e8e:	238b      	movs	r3, #139	@ 0x8b
 8012e90:	f04f 30ff 	mov.w	r0, #4294967295
 8012e94:	602b      	str	r3, [r5, #0]
 8012e96:	b01d      	add	sp, #116	@ 0x74
 8012e98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012e9c:	b002      	add	sp, #8
 8012e9e:	4770      	bx	lr
 8012ea0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012ea4:	9002      	str	r0, [sp, #8]
 8012ea6:	9006      	str	r0, [sp, #24]
 8012ea8:	a902      	add	r1, sp, #8
 8012eaa:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012eae:	f04f 0300 	mov.w	r3, #0
 8012eb2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012eb4:	4628      	mov	r0, r5
 8012eb6:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012eb8:	bf14      	ite	ne
 8012eba:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012ebe:	4623      	moveq	r3, r4
 8012ec0:	9304      	str	r3, [sp, #16]
 8012ec2:	9307      	str	r3, [sp, #28]
 8012ec4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012ec8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012ecc:	ab21      	add	r3, sp, #132	@ 0x84
 8012ece:	9301      	str	r3, [sp, #4]
 8012ed0:	f001 fcae 	bl	8014830 <_svfiprintf_r>
 8012ed4:	1c43      	adds	r3, r0, #1
 8012ed6:	bfbc      	itt	lt
 8012ed8:	238b      	movlt	r3, #139	@ 0x8b
 8012eda:	602b      	strlt	r3, [r5, #0]
 8012edc:	2c00      	cmp	r4, #0
 8012ede:	d0da      	beq.n	8012e96 <sniprintf+0x16>
 8012ee0:	9b02      	ldr	r3, [sp, #8]
 8012ee2:	2200      	movs	r2, #0
 8012ee4:	701a      	strb	r2, [r3, #0]
 8012ee6:	e7d6      	b.n	8012e96 <sniprintf+0x16>
 8012ee8:	200000c0 	.word	0x200000c0

08012eec <__sread>:
 8012eec:	b510      	push	{r4, lr}
 8012eee:	460c      	mov	r4, r1
 8012ef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ef4:	f000 f900 	bl	80130f8 <_read_r>
 8012ef8:	2800      	cmp	r0, #0
 8012efa:	bfab      	itete	ge
 8012efc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012efe:	89a3      	ldrhlt	r3, [r4, #12]
 8012f00:	181b      	addge	r3, r3, r0
 8012f02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012f06:	bfac      	ite	ge
 8012f08:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012f0a:	81a3      	strhlt	r3, [r4, #12]
 8012f0c:	bd10      	pop	{r4, pc}

08012f0e <__swrite>:
 8012f0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f12:	461f      	mov	r7, r3
 8012f14:	898b      	ldrh	r3, [r1, #12]
 8012f16:	4605      	mov	r5, r0
 8012f18:	460c      	mov	r4, r1
 8012f1a:	05db      	lsls	r3, r3, #23
 8012f1c:	4616      	mov	r6, r2
 8012f1e:	d505      	bpl.n	8012f2c <__swrite+0x1e>
 8012f20:	2302      	movs	r3, #2
 8012f22:	2200      	movs	r2, #0
 8012f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f28:	f000 f8d4 	bl	80130d4 <_lseek_r>
 8012f2c:	89a3      	ldrh	r3, [r4, #12]
 8012f2e:	4632      	mov	r2, r6
 8012f30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f34:	4628      	mov	r0, r5
 8012f36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012f3a:	81a3      	strh	r3, [r4, #12]
 8012f3c:	463b      	mov	r3, r7
 8012f3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012f42:	f000 b8eb 	b.w	801311c <_write_r>

08012f46 <__sseek>:
 8012f46:	b510      	push	{r4, lr}
 8012f48:	460c      	mov	r4, r1
 8012f4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f4e:	f000 f8c1 	bl	80130d4 <_lseek_r>
 8012f52:	1c43      	adds	r3, r0, #1
 8012f54:	89a3      	ldrh	r3, [r4, #12]
 8012f56:	bf15      	itete	ne
 8012f58:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012f5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012f5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012f62:	81a3      	strheq	r3, [r4, #12]
 8012f64:	bf18      	it	ne
 8012f66:	81a3      	strhne	r3, [r4, #12]
 8012f68:	bd10      	pop	{r4, pc}

08012f6a <__sclose>:
 8012f6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f6e:	f000 b8a1 	b.w	80130b4 <_close_r>

08012f72 <__swbuf_r>:
 8012f72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f74:	460e      	mov	r6, r1
 8012f76:	4614      	mov	r4, r2
 8012f78:	4605      	mov	r5, r0
 8012f7a:	b118      	cbz	r0, 8012f84 <__swbuf_r+0x12>
 8012f7c:	6a03      	ldr	r3, [r0, #32]
 8012f7e:	b90b      	cbnz	r3, 8012f84 <__swbuf_r+0x12>
 8012f80:	f7ff fed8 	bl	8012d34 <__sinit>
 8012f84:	69a3      	ldr	r3, [r4, #24]
 8012f86:	60a3      	str	r3, [r4, #8]
 8012f88:	89a3      	ldrh	r3, [r4, #12]
 8012f8a:	071a      	lsls	r2, r3, #28
 8012f8c:	d501      	bpl.n	8012f92 <__swbuf_r+0x20>
 8012f8e:	6923      	ldr	r3, [r4, #16]
 8012f90:	b943      	cbnz	r3, 8012fa4 <__swbuf_r+0x32>
 8012f92:	4621      	mov	r1, r4
 8012f94:	4628      	mov	r0, r5
 8012f96:	f000 f82b 	bl	8012ff0 <__swsetup_r>
 8012f9a:	b118      	cbz	r0, 8012fa4 <__swbuf_r+0x32>
 8012f9c:	f04f 37ff 	mov.w	r7, #4294967295
 8012fa0:	4638      	mov	r0, r7
 8012fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012fa4:	6823      	ldr	r3, [r4, #0]
 8012fa6:	b2f6      	uxtb	r6, r6
 8012fa8:	6922      	ldr	r2, [r4, #16]
 8012faa:	4637      	mov	r7, r6
 8012fac:	1a98      	subs	r0, r3, r2
 8012fae:	6963      	ldr	r3, [r4, #20]
 8012fb0:	4283      	cmp	r3, r0
 8012fb2:	dc05      	bgt.n	8012fc0 <__swbuf_r+0x4e>
 8012fb4:	4621      	mov	r1, r4
 8012fb6:	4628      	mov	r0, r5
 8012fb8:	f001 fefc 	bl	8014db4 <_fflush_r>
 8012fbc:	2800      	cmp	r0, #0
 8012fbe:	d1ed      	bne.n	8012f9c <__swbuf_r+0x2a>
 8012fc0:	68a3      	ldr	r3, [r4, #8]
 8012fc2:	3b01      	subs	r3, #1
 8012fc4:	60a3      	str	r3, [r4, #8]
 8012fc6:	6823      	ldr	r3, [r4, #0]
 8012fc8:	1c5a      	adds	r2, r3, #1
 8012fca:	6022      	str	r2, [r4, #0]
 8012fcc:	701e      	strb	r6, [r3, #0]
 8012fce:	1c43      	adds	r3, r0, #1
 8012fd0:	6962      	ldr	r2, [r4, #20]
 8012fd2:	429a      	cmp	r2, r3
 8012fd4:	d004      	beq.n	8012fe0 <__swbuf_r+0x6e>
 8012fd6:	89a3      	ldrh	r3, [r4, #12]
 8012fd8:	07db      	lsls	r3, r3, #31
 8012fda:	d5e1      	bpl.n	8012fa0 <__swbuf_r+0x2e>
 8012fdc:	2e0a      	cmp	r6, #10
 8012fde:	d1df      	bne.n	8012fa0 <__swbuf_r+0x2e>
 8012fe0:	4621      	mov	r1, r4
 8012fe2:	4628      	mov	r0, r5
 8012fe4:	f001 fee6 	bl	8014db4 <_fflush_r>
 8012fe8:	2800      	cmp	r0, #0
 8012fea:	d0d9      	beq.n	8012fa0 <__swbuf_r+0x2e>
 8012fec:	e7d6      	b.n	8012f9c <__swbuf_r+0x2a>
	...

08012ff0 <__swsetup_r>:
 8012ff0:	b538      	push	{r3, r4, r5, lr}
 8012ff2:	4b29      	ldr	r3, [pc, #164]	@ (8013098 <__swsetup_r+0xa8>)
 8012ff4:	4605      	mov	r5, r0
 8012ff6:	460c      	mov	r4, r1
 8012ff8:	6818      	ldr	r0, [r3, #0]
 8012ffa:	b118      	cbz	r0, 8013004 <__swsetup_r+0x14>
 8012ffc:	6a03      	ldr	r3, [r0, #32]
 8012ffe:	b90b      	cbnz	r3, 8013004 <__swsetup_r+0x14>
 8013000:	f7ff fe98 	bl	8012d34 <__sinit>
 8013004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013008:	0719      	lsls	r1, r3, #28
 801300a:	d422      	bmi.n	8013052 <__swsetup_r+0x62>
 801300c:	06da      	lsls	r2, r3, #27
 801300e:	d407      	bmi.n	8013020 <__swsetup_r+0x30>
 8013010:	2209      	movs	r2, #9
 8013012:	602a      	str	r2, [r5, #0]
 8013014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013018:	f04f 30ff 	mov.w	r0, #4294967295
 801301c:	81a3      	strh	r3, [r4, #12]
 801301e:	e033      	b.n	8013088 <__swsetup_r+0x98>
 8013020:	0758      	lsls	r0, r3, #29
 8013022:	d512      	bpl.n	801304a <__swsetup_r+0x5a>
 8013024:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013026:	b141      	cbz	r1, 801303a <__swsetup_r+0x4a>
 8013028:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801302c:	4299      	cmp	r1, r3
 801302e:	d002      	beq.n	8013036 <__swsetup_r+0x46>
 8013030:	4628      	mov	r0, r5
 8013032:	f000 ff1f 	bl	8013e74 <_free_r>
 8013036:	2300      	movs	r3, #0
 8013038:	6363      	str	r3, [r4, #52]	@ 0x34
 801303a:	89a3      	ldrh	r3, [r4, #12]
 801303c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013040:	81a3      	strh	r3, [r4, #12]
 8013042:	2300      	movs	r3, #0
 8013044:	6063      	str	r3, [r4, #4]
 8013046:	6923      	ldr	r3, [r4, #16]
 8013048:	6023      	str	r3, [r4, #0]
 801304a:	89a3      	ldrh	r3, [r4, #12]
 801304c:	f043 0308 	orr.w	r3, r3, #8
 8013050:	81a3      	strh	r3, [r4, #12]
 8013052:	6923      	ldr	r3, [r4, #16]
 8013054:	b94b      	cbnz	r3, 801306a <__swsetup_r+0x7a>
 8013056:	89a3      	ldrh	r3, [r4, #12]
 8013058:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801305c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013060:	d003      	beq.n	801306a <__swsetup_r+0x7a>
 8013062:	4621      	mov	r1, r4
 8013064:	4628      	mov	r0, r5
 8013066:	f001 fef2 	bl	8014e4e <__smakebuf_r>
 801306a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801306e:	f013 0201 	ands.w	r2, r3, #1
 8013072:	d00a      	beq.n	801308a <__swsetup_r+0x9a>
 8013074:	2200      	movs	r2, #0
 8013076:	60a2      	str	r2, [r4, #8]
 8013078:	6962      	ldr	r2, [r4, #20]
 801307a:	4252      	negs	r2, r2
 801307c:	61a2      	str	r2, [r4, #24]
 801307e:	6922      	ldr	r2, [r4, #16]
 8013080:	b942      	cbnz	r2, 8013094 <__swsetup_r+0xa4>
 8013082:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013086:	d1c5      	bne.n	8013014 <__swsetup_r+0x24>
 8013088:	bd38      	pop	{r3, r4, r5, pc}
 801308a:	0799      	lsls	r1, r3, #30
 801308c:	bf58      	it	pl
 801308e:	6962      	ldrpl	r2, [r4, #20]
 8013090:	60a2      	str	r2, [r4, #8]
 8013092:	e7f4      	b.n	801307e <__swsetup_r+0x8e>
 8013094:	2000      	movs	r0, #0
 8013096:	e7f7      	b.n	8013088 <__swsetup_r+0x98>
 8013098:	200000c0 	.word	0x200000c0

0801309c <memset>:
 801309c:	4402      	add	r2, r0
 801309e:	4603      	mov	r3, r0
 80130a0:	4293      	cmp	r3, r2
 80130a2:	d100      	bne.n	80130a6 <memset+0xa>
 80130a4:	4770      	bx	lr
 80130a6:	f803 1b01 	strb.w	r1, [r3], #1
 80130aa:	e7f9      	b.n	80130a0 <memset+0x4>

080130ac <_localeconv_r>:
 80130ac:	4800      	ldr	r0, [pc, #0]	@ (80130b0 <_localeconv_r+0x4>)
 80130ae:	4770      	bx	lr
 80130b0:	20000200 	.word	0x20000200

080130b4 <_close_r>:
 80130b4:	b538      	push	{r3, r4, r5, lr}
 80130b6:	2300      	movs	r3, #0
 80130b8:	4d05      	ldr	r5, [pc, #20]	@ (80130d0 <_close_r+0x1c>)
 80130ba:	4604      	mov	r4, r0
 80130bc:	4608      	mov	r0, r1
 80130be:	602b      	str	r3, [r5, #0]
 80130c0:	f7ee fe87 	bl	8001dd2 <_close>
 80130c4:	1c43      	adds	r3, r0, #1
 80130c6:	d102      	bne.n	80130ce <_close_r+0x1a>
 80130c8:	682b      	ldr	r3, [r5, #0]
 80130ca:	b103      	cbz	r3, 80130ce <_close_r+0x1a>
 80130cc:	6023      	str	r3, [r4, #0]
 80130ce:	bd38      	pop	{r3, r4, r5, pc}
 80130d0:	20001290 	.word	0x20001290

080130d4 <_lseek_r>:
 80130d4:	b538      	push	{r3, r4, r5, lr}
 80130d6:	4604      	mov	r4, r0
 80130d8:	4d06      	ldr	r5, [pc, #24]	@ (80130f4 <_lseek_r+0x20>)
 80130da:	4608      	mov	r0, r1
 80130dc:	4611      	mov	r1, r2
 80130de:	2200      	movs	r2, #0
 80130e0:	602a      	str	r2, [r5, #0]
 80130e2:	461a      	mov	r2, r3
 80130e4:	f7ee fe9c 	bl	8001e20 <_lseek>
 80130e8:	1c43      	adds	r3, r0, #1
 80130ea:	d102      	bne.n	80130f2 <_lseek_r+0x1e>
 80130ec:	682b      	ldr	r3, [r5, #0]
 80130ee:	b103      	cbz	r3, 80130f2 <_lseek_r+0x1e>
 80130f0:	6023      	str	r3, [r4, #0]
 80130f2:	bd38      	pop	{r3, r4, r5, pc}
 80130f4:	20001290 	.word	0x20001290

080130f8 <_read_r>:
 80130f8:	b538      	push	{r3, r4, r5, lr}
 80130fa:	4604      	mov	r4, r0
 80130fc:	4d06      	ldr	r5, [pc, #24]	@ (8013118 <_read_r+0x20>)
 80130fe:	4608      	mov	r0, r1
 8013100:	4611      	mov	r1, r2
 8013102:	2200      	movs	r2, #0
 8013104:	602a      	str	r2, [r5, #0]
 8013106:	461a      	mov	r2, r3
 8013108:	f7ee fe2a 	bl	8001d60 <_read>
 801310c:	1c43      	adds	r3, r0, #1
 801310e:	d102      	bne.n	8013116 <_read_r+0x1e>
 8013110:	682b      	ldr	r3, [r5, #0]
 8013112:	b103      	cbz	r3, 8013116 <_read_r+0x1e>
 8013114:	6023      	str	r3, [r4, #0]
 8013116:	bd38      	pop	{r3, r4, r5, pc}
 8013118:	20001290 	.word	0x20001290

0801311c <_write_r>:
 801311c:	b538      	push	{r3, r4, r5, lr}
 801311e:	4604      	mov	r4, r0
 8013120:	4d06      	ldr	r5, [pc, #24]	@ (801313c <_write_r+0x20>)
 8013122:	4608      	mov	r0, r1
 8013124:	4611      	mov	r1, r2
 8013126:	2200      	movs	r2, #0
 8013128:	602a      	str	r2, [r5, #0]
 801312a:	461a      	mov	r2, r3
 801312c:	f7ee fe35 	bl	8001d9a <_write>
 8013130:	1c43      	adds	r3, r0, #1
 8013132:	d102      	bne.n	801313a <_write_r+0x1e>
 8013134:	682b      	ldr	r3, [r5, #0]
 8013136:	b103      	cbz	r3, 801313a <_write_r+0x1e>
 8013138:	6023      	str	r3, [r4, #0]
 801313a:	bd38      	pop	{r3, r4, r5, pc}
 801313c:	20001290 	.word	0x20001290

08013140 <__errno>:
 8013140:	4b01      	ldr	r3, [pc, #4]	@ (8013148 <__errno+0x8>)
 8013142:	6818      	ldr	r0, [r3, #0]
 8013144:	4770      	bx	lr
 8013146:	bf00      	nop
 8013148:	200000c0 	.word	0x200000c0

0801314c <__libc_init_array>:
 801314c:	b570      	push	{r4, r5, r6, lr}
 801314e:	4d0d      	ldr	r5, [pc, #52]	@ (8013184 <__libc_init_array+0x38>)
 8013150:	2600      	movs	r6, #0
 8013152:	4c0d      	ldr	r4, [pc, #52]	@ (8013188 <__libc_init_array+0x3c>)
 8013154:	1b64      	subs	r4, r4, r5
 8013156:	10a4      	asrs	r4, r4, #2
 8013158:	42a6      	cmp	r6, r4
 801315a:	d109      	bne.n	8013170 <__libc_init_array+0x24>
 801315c:	4d0b      	ldr	r5, [pc, #44]	@ (801318c <__libc_init_array+0x40>)
 801315e:	2600      	movs	r6, #0
 8013160:	4c0b      	ldr	r4, [pc, #44]	@ (8013190 <__libc_init_array+0x44>)
 8013162:	f002 f991 	bl	8015488 <_init>
 8013166:	1b64      	subs	r4, r4, r5
 8013168:	10a4      	asrs	r4, r4, #2
 801316a:	42a6      	cmp	r6, r4
 801316c:	d105      	bne.n	801317a <__libc_init_array+0x2e>
 801316e:	bd70      	pop	{r4, r5, r6, pc}
 8013170:	f855 3b04 	ldr.w	r3, [r5], #4
 8013174:	3601      	adds	r6, #1
 8013176:	4798      	blx	r3
 8013178:	e7ee      	b.n	8013158 <__libc_init_array+0xc>
 801317a:	f855 3b04 	ldr.w	r3, [r5], #4
 801317e:	3601      	adds	r6, #1
 8013180:	4798      	blx	r3
 8013182:	e7f2      	b.n	801316a <__libc_init_array+0x1e>
 8013184:	080165bc 	.word	0x080165bc
 8013188:	080165bc 	.word	0x080165bc
 801318c:	080165bc 	.word	0x080165bc
 8013190:	080165c0 	.word	0x080165c0

08013194 <__retarget_lock_init_recursive>:
 8013194:	4770      	bx	lr

08013196 <__retarget_lock_acquire_recursive>:
 8013196:	4770      	bx	lr

08013198 <__retarget_lock_release_recursive>:
 8013198:	4770      	bx	lr

0801319a <memchr>:
 801319a:	b2c9      	uxtb	r1, r1
 801319c:	4603      	mov	r3, r0
 801319e:	4402      	add	r2, r0
 80131a0:	b510      	push	{r4, lr}
 80131a2:	4293      	cmp	r3, r2
 80131a4:	4618      	mov	r0, r3
 80131a6:	d101      	bne.n	80131ac <memchr+0x12>
 80131a8:	2000      	movs	r0, #0
 80131aa:	e003      	b.n	80131b4 <memchr+0x1a>
 80131ac:	7804      	ldrb	r4, [r0, #0]
 80131ae:	3301      	adds	r3, #1
 80131b0:	428c      	cmp	r4, r1
 80131b2:	d1f6      	bne.n	80131a2 <memchr+0x8>
 80131b4:	bd10      	pop	{r4, pc}

080131b6 <quorem>:
 80131b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131ba:	6903      	ldr	r3, [r0, #16]
 80131bc:	4607      	mov	r7, r0
 80131be:	690c      	ldr	r4, [r1, #16]
 80131c0:	42a3      	cmp	r3, r4
 80131c2:	f2c0 8083 	blt.w	80132cc <quorem+0x116>
 80131c6:	3c01      	subs	r4, #1
 80131c8:	f100 0514 	add.w	r5, r0, #20
 80131cc:	f101 0814 	add.w	r8, r1, #20
 80131d0:	00a3      	lsls	r3, r4, #2
 80131d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80131d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80131da:	9300      	str	r3, [sp, #0]
 80131dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80131e0:	9301      	str	r3, [sp, #4]
 80131e2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80131e6:	3301      	adds	r3, #1
 80131e8:	429a      	cmp	r2, r3
 80131ea:	fbb2 f6f3 	udiv	r6, r2, r3
 80131ee:	d331      	bcc.n	8013254 <quorem+0x9e>
 80131f0:	f04f 0a00 	mov.w	sl, #0
 80131f4:	46c4      	mov	ip, r8
 80131f6:	46ae      	mov	lr, r5
 80131f8:	46d3      	mov	fp, sl
 80131fa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80131fe:	b298      	uxth	r0, r3
 8013200:	45e1      	cmp	r9, ip
 8013202:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013206:	fb06 a000 	mla	r0, r6, r0, sl
 801320a:	ea4f 4210 	mov.w	r2, r0, lsr #16
 801320e:	b280      	uxth	r0, r0
 8013210:	fb06 2303 	mla	r3, r6, r3, r2
 8013214:	f8de 2000 	ldr.w	r2, [lr]
 8013218:	b292      	uxth	r2, r2
 801321a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801321e:	eba2 0200 	sub.w	r2, r2, r0
 8013222:	b29b      	uxth	r3, r3
 8013224:	f8de 0000 	ldr.w	r0, [lr]
 8013228:	445a      	add	r2, fp
 801322a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801322e:	b292      	uxth	r2, r2
 8013230:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013234:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013238:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801323c:	f84e 2b04 	str.w	r2, [lr], #4
 8013240:	d2db      	bcs.n	80131fa <quorem+0x44>
 8013242:	9b00      	ldr	r3, [sp, #0]
 8013244:	58eb      	ldr	r3, [r5, r3]
 8013246:	b92b      	cbnz	r3, 8013254 <quorem+0x9e>
 8013248:	9b01      	ldr	r3, [sp, #4]
 801324a:	3b04      	subs	r3, #4
 801324c:	429d      	cmp	r5, r3
 801324e:	461a      	mov	r2, r3
 8013250:	d330      	bcc.n	80132b4 <quorem+0xfe>
 8013252:	613c      	str	r4, [r7, #16]
 8013254:	4638      	mov	r0, r7
 8013256:	f001 f983 	bl	8014560 <__mcmp>
 801325a:	2800      	cmp	r0, #0
 801325c:	db26      	blt.n	80132ac <quorem+0xf6>
 801325e:	4629      	mov	r1, r5
 8013260:	2000      	movs	r0, #0
 8013262:	f858 2b04 	ldr.w	r2, [r8], #4
 8013266:	f8d1 c000 	ldr.w	ip, [r1]
 801326a:	fa1f fe82 	uxth.w	lr, r2
 801326e:	45c1      	cmp	r9, r8
 8013270:	fa1f f38c 	uxth.w	r3, ip
 8013274:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8013278:	eba3 030e 	sub.w	r3, r3, lr
 801327c:	4403      	add	r3, r0
 801327e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013282:	b29b      	uxth	r3, r3
 8013284:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013288:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801328c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013290:	f841 3b04 	str.w	r3, [r1], #4
 8013294:	d2e5      	bcs.n	8013262 <quorem+0xac>
 8013296:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801329a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801329e:	b922      	cbnz	r2, 80132aa <quorem+0xf4>
 80132a0:	3b04      	subs	r3, #4
 80132a2:	429d      	cmp	r5, r3
 80132a4:	461a      	mov	r2, r3
 80132a6:	d30b      	bcc.n	80132c0 <quorem+0x10a>
 80132a8:	613c      	str	r4, [r7, #16]
 80132aa:	3601      	adds	r6, #1
 80132ac:	4630      	mov	r0, r6
 80132ae:	b003      	add	sp, #12
 80132b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132b4:	6812      	ldr	r2, [r2, #0]
 80132b6:	3b04      	subs	r3, #4
 80132b8:	2a00      	cmp	r2, #0
 80132ba:	d1ca      	bne.n	8013252 <quorem+0x9c>
 80132bc:	3c01      	subs	r4, #1
 80132be:	e7c5      	b.n	801324c <quorem+0x96>
 80132c0:	6812      	ldr	r2, [r2, #0]
 80132c2:	3b04      	subs	r3, #4
 80132c4:	2a00      	cmp	r2, #0
 80132c6:	d1ef      	bne.n	80132a8 <quorem+0xf2>
 80132c8:	3c01      	subs	r4, #1
 80132ca:	e7ea      	b.n	80132a2 <quorem+0xec>
 80132cc:	2000      	movs	r0, #0
 80132ce:	e7ee      	b.n	80132ae <quorem+0xf8>

080132d0 <_dtoa_r>:
 80132d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132d4:	69c7      	ldr	r7, [r0, #28]
 80132d6:	b097      	sub	sp, #92	@ 0x5c
 80132d8:	4681      	mov	r9, r0
 80132da:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80132dc:	9107      	str	r1, [sp, #28]
 80132de:	920c      	str	r2, [sp, #48]	@ 0x30
 80132e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80132e2:	ec55 4b10 	vmov	r4, r5, d0
 80132e6:	ed8d 0b04 	vstr	d0, [sp, #16]
 80132ea:	b97f      	cbnz	r7, 801330c <_dtoa_r+0x3c>
 80132ec:	2010      	movs	r0, #16
 80132ee:	f000 fe0b 	bl	8013f08 <malloc>
 80132f2:	4602      	mov	r2, r0
 80132f4:	f8c9 001c 	str.w	r0, [r9, #28]
 80132f8:	b920      	cbnz	r0, 8013304 <_dtoa_r+0x34>
 80132fa:	4ba9      	ldr	r3, [pc, #676]	@ (80135a0 <_dtoa_r+0x2d0>)
 80132fc:	21ef      	movs	r1, #239	@ 0xef
 80132fe:	48a9      	ldr	r0, [pc, #676]	@ (80135a4 <_dtoa_r+0x2d4>)
 8013300:	f001 fe3c 	bl	8014f7c <__assert_func>
 8013304:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013308:	6007      	str	r7, [r0, #0]
 801330a:	60c7      	str	r7, [r0, #12]
 801330c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013310:	6819      	ldr	r1, [r3, #0]
 8013312:	b159      	cbz	r1, 801332c <_dtoa_r+0x5c>
 8013314:	685a      	ldr	r2, [r3, #4]
 8013316:	2301      	movs	r3, #1
 8013318:	4648      	mov	r0, r9
 801331a:	4093      	lsls	r3, r2
 801331c:	604a      	str	r2, [r1, #4]
 801331e:	608b      	str	r3, [r1, #8]
 8013320:	f000 fee8 	bl	80140f4 <_Bfree>
 8013324:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013328:	2200      	movs	r2, #0
 801332a:	601a      	str	r2, [r3, #0]
 801332c:	1e2b      	subs	r3, r5, #0
 801332e:	bfb7      	itett	lt
 8013330:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013334:	2300      	movge	r3, #0
 8013336:	2201      	movlt	r2, #1
 8013338:	9305      	strlt	r3, [sp, #20]
 801333a:	bfa8      	it	ge
 801333c:	6033      	strge	r3, [r6, #0]
 801333e:	9f05      	ldr	r7, [sp, #20]
 8013340:	4b99      	ldr	r3, [pc, #612]	@ (80135a8 <_dtoa_r+0x2d8>)
 8013342:	bfb8      	it	lt
 8013344:	6032      	strlt	r2, [r6, #0]
 8013346:	43bb      	bics	r3, r7
 8013348:	d112      	bne.n	8013370 <_dtoa_r+0xa0>
 801334a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801334e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013350:	6013      	str	r3, [r2, #0]
 8013352:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013356:	4323      	orrs	r3, r4
 8013358:	f000 855a 	beq.w	8013e10 <_dtoa_r+0xb40>
 801335c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801335e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80135bc <_dtoa_r+0x2ec>
 8013362:	2b00      	cmp	r3, #0
 8013364:	f000 855c 	beq.w	8013e20 <_dtoa_r+0xb50>
 8013368:	f10a 0303 	add.w	r3, sl, #3
 801336c:	f000 bd56 	b.w	8013e1c <_dtoa_r+0xb4c>
 8013370:	ed9d 7b04 	vldr	d7, [sp, #16]
 8013374:	2200      	movs	r2, #0
 8013376:	2300      	movs	r3, #0
 8013378:	ec51 0b17 	vmov	r0, r1, d7
 801337c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013380:	f7ed fbb2 	bl	8000ae8 <__aeabi_dcmpeq>
 8013384:	4680      	mov	r8, r0
 8013386:	b158      	cbz	r0, 80133a0 <_dtoa_r+0xd0>
 8013388:	2301      	movs	r3, #1
 801338a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801338c:	6013      	str	r3, [r2, #0]
 801338e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013390:	b113      	cbz	r3, 8013398 <_dtoa_r+0xc8>
 8013392:	4b86      	ldr	r3, [pc, #536]	@ (80135ac <_dtoa_r+0x2dc>)
 8013394:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013396:	6013      	str	r3, [r2, #0]
 8013398:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80135c0 <_dtoa_r+0x2f0>
 801339c:	f000 bd40 	b.w	8013e20 <_dtoa_r+0xb50>
 80133a0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80133a4:	aa14      	add	r2, sp, #80	@ 0x50
 80133a6:	a915      	add	r1, sp, #84	@ 0x54
 80133a8:	4648      	mov	r0, r9
 80133aa:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80133ae:	f001 f98b 	bl	80146c8 <__d2b>
 80133b2:	9002      	str	r0, [sp, #8]
 80133b4:	2e00      	cmp	r6, #0
 80133b6:	d076      	beq.n	80134a6 <_dtoa_r+0x1d6>
 80133b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80133ba:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80133be:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80133c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80133c6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80133ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80133ce:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80133d2:	4619      	mov	r1, r3
 80133d4:	2200      	movs	r2, #0
 80133d6:	4b76      	ldr	r3, [pc, #472]	@ (80135b0 <_dtoa_r+0x2e0>)
 80133d8:	f7ec ff66 	bl	80002a8 <__aeabi_dsub>
 80133dc:	a36a      	add	r3, pc, #424	@ (adr r3, 8013588 <_dtoa_r+0x2b8>)
 80133de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133e2:	f7ed f919 	bl	8000618 <__aeabi_dmul>
 80133e6:	a36a      	add	r3, pc, #424	@ (adr r3, 8013590 <_dtoa_r+0x2c0>)
 80133e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133ec:	f7ec ff5e 	bl	80002ac <__adddf3>
 80133f0:	4604      	mov	r4, r0
 80133f2:	460d      	mov	r5, r1
 80133f4:	4630      	mov	r0, r6
 80133f6:	f7ed f8a5 	bl	8000544 <__aeabi_i2d>
 80133fa:	a367      	add	r3, pc, #412	@ (adr r3, 8013598 <_dtoa_r+0x2c8>)
 80133fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013400:	f7ed f90a 	bl	8000618 <__aeabi_dmul>
 8013404:	4602      	mov	r2, r0
 8013406:	460b      	mov	r3, r1
 8013408:	4620      	mov	r0, r4
 801340a:	4629      	mov	r1, r5
 801340c:	f7ec ff4e 	bl	80002ac <__adddf3>
 8013410:	4604      	mov	r4, r0
 8013412:	460d      	mov	r5, r1
 8013414:	f7ed fbb0 	bl	8000b78 <__aeabi_d2iz>
 8013418:	2200      	movs	r2, #0
 801341a:	4607      	mov	r7, r0
 801341c:	2300      	movs	r3, #0
 801341e:	4620      	mov	r0, r4
 8013420:	4629      	mov	r1, r5
 8013422:	f7ed fb6b 	bl	8000afc <__aeabi_dcmplt>
 8013426:	b140      	cbz	r0, 801343a <_dtoa_r+0x16a>
 8013428:	4638      	mov	r0, r7
 801342a:	f7ed f88b 	bl	8000544 <__aeabi_i2d>
 801342e:	4622      	mov	r2, r4
 8013430:	462b      	mov	r3, r5
 8013432:	f7ed fb59 	bl	8000ae8 <__aeabi_dcmpeq>
 8013436:	b900      	cbnz	r0, 801343a <_dtoa_r+0x16a>
 8013438:	3f01      	subs	r7, #1
 801343a:	2f16      	cmp	r7, #22
 801343c:	d852      	bhi.n	80134e4 <_dtoa_r+0x214>
 801343e:	4b5d      	ldr	r3, [pc, #372]	@ (80135b4 <_dtoa_r+0x2e4>)
 8013440:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013444:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801344c:	f7ed fb56 	bl	8000afc <__aeabi_dcmplt>
 8013450:	2800      	cmp	r0, #0
 8013452:	d049      	beq.n	80134e8 <_dtoa_r+0x218>
 8013454:	3f01      	subs	r7, #1
 8013456:	2300      	movs	r3, #0
 8013458:	9310      	str	r3, [sp, #64]	@ 0x40
 801345a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801345c:	1b9b      	subs	r3, r3, r6
 801345e:	1e5a      	subs	r2, r3, #1
 8013460:	bf4c      	ite	mi
 8013462:	f1c3 0301 	rsbmi	r3, r3, #1
 8013466:	2300      	movpl	r3, #0
 8013468:	9206      	str	r2, [sp, #24]
 801346a:	bf45      	ittet	mi
 801346c:	9300      	strmi	r3, [sp, #0]
 801346e:	2300      	movmi	r3, #0
 8013470:	9300      	strpl	r3, [sp, #0]
 8013472:	9306      	strmi	r3, [sp, #24]
 8013474:	2f00      	cmp	r7, #0
 8013476:	db39      	blt.n	80134ec <_dtoa_r+0x21c>
 8013478:	9b06      	ldr	r3, [sp, #24]
 801347a:	970d      	str	r7, [sp, #52]	@ 0x34
 801347c:	443b      	add	r3, r7
 801347e:	9306      	str	r3, [sp, #24]
 8013480:	2300      	movs	r3, #0
 8013482:	9308      	str	r3, [sp, #32]
 8013484:	9b07      	ldr	r3, [sp, #28]
 8013486:	2b09      	cmp	r3, #9
 8013488:	d863      	bhi.n	8013552 <_dtoa_r+0x282>
 801348a:	2b05      	cmp	r3, #5
 801348c:	bfc5      	ittet	gt
 801348e:	3b04      	subgt	r3, #4
 8013490:	2400      	movgt	r4, #0
 8013492:	2401      	movle	r4, #1
 8013494:	9307      	strgt	r3, [sp, #28]
 8013496:	9b07      	ldr	r3, [sp, #28]
 8013498:	3b02      	subs	r3, #2
 801349a:	2b03      	cmp	r3, #3
 801349c:	d865      	bhi.n	801356a <_dtoa_r+0x29a>
 801349e:	e8df f003 	tbb	[pc, r3]
 80134a2:	5654      	.short	0x5654
 80134a4:	2d39      	.short	0x2d39
 80134a6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80134aa:	441e      	add	r6, r3
 80134ac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80134b0:	2b20      	cmp	r3, #32
 80134b2:	bfc9      	itett	gt
 80134b4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80134b8:	f1c3 0320 	rsble	r3, r3, #32
 80134bc:	409f      	lslgt	r7, r3
 80134be:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80134c2:	bfd8      	it	le
 80134c4:	fa04 f003 	lslle.w	r0, r4, r3
 80134c8:	f106 36ff 	add.w	r6, r6, #4294967295
 80134cc:	bfc4      	itt	gt
 80134ce:	fa24 f303 	lsrgt.w	r3, r4, r3
 80134d2:	ea47 0003 	orrgt.w	r0, r7, r3
 80134d6:	f7ed f825 	bl	8000524 <__aeabi_ui2d>
 80134da:	2201      	movs	r2, #1
 80134dc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80134e0:	9212      	str	r2, [sp, #72]	@ 0x48
 80134e2:	e776      	b.n	80133d2 <_dtoa_r+0x102>
 80134e4:	2301      	movs	r3, #1
 80134e6:	e7b7      	b.n	8013458 <_dtoa_r+0x188>
 80134e8:	9010      	str	r0, [sp, #64]	@ 0x40
 80134ea:	e7b6      	b.n	801345a <_dtoa_r+0x18a>
 80134ec:	9b00      	ldr	r3, [sp, #0]
 80134ee:	1bdb      	subs	r3, r3, r7
 80134f0:	9300      	str	r3, [sp, #0]
 80134f2:	427b      	negs	r3, r7
 80134f4:	9308      	str	r3, [sp, #32]
 80134f6:	2300      	movs	r3, #0
 80134f8:	930d      	str	r3, [sp, #52]	@ 0x34
 80134fa:	e7c3      	b.n	8013484 <_dtoa_r+0x1b4>
 80134fc:	2301      	movs	r3, #1
 80134fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8013500:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013502:	eb07 0b03 	add.w	fp, r7, r3
 8013506:	f10b 0301 	add.w	r3, fp, #1
 801350a:	2b01      	cmp	r3, #1
 801350c:	9303      	str	r3, [sp, #12]
 801350e:	bfb8      	it	lt
 8013510:	2301      	movlt	r3, #1
 8013512:	e006      	b.n	8013522 <_dtoa_r+0x252>
 8013514:	2301      	movs	r3, #1
 8013516:	9309      	str	r3, [sp, #36]	@ 0x24
 8013518:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801351a:	2b00      	cmp	r3, #0
 801351c:	dd28      	ble.n	8013570 <_dtoa_r+0x2a0>
 801351e:	469b      	mov	fp, r3
 8013520:	9303      	str	r3, [sp, #12]
 8013522:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8013526:	2100      	movs	r1, #0
 8013528:	2204      	movs	r2, #4
 801352a:	f102 0514 	add.w	r5, r2, #20
 801352e:	429d      	cmp	r5, r3
 8013530:	d926      	bls.n	8013580 <_dtoa_r+0x2b0>
 8013532:	6041      	str	r1, [r0, #4]
 8013534:	4648      	mov	r0, r9
 8013536:	f000 fd9d 	bl	8014074 <_Balloc>
 801353a:	4682      	mov	sl, r0
 801353c:	2800      	cmp	r0, #0
 801353e:	d141      	bne.n	80135c4 <_dtoa_r+0x2f4>
 8013540:	4b1d      	ldr	r3, [pc, #116]	@ (80135b8 <_dtoa_r+0x2e8>)
 8013542:	4602      	mov	r2, r0
 8013544:	f240 11af 	movw	r1, #431	@ 0x1af
 8013548:	e6d9      	b.n	80132fe <_dtoa_r+0x2e>
 801354a:	2300      	movs	r3, #0
 801354c:	e7e3      	b.n	8013516 <_dtoa_r+0x246>
 801354e:	2300      	movs	r3, #0
 8013550:	e7d5      	b.n	80134fe <_dtoa_r+0x22e>
 8013552:	2401      	movs	r4, #1
 8013554:	2300      	movs	r3, #0
 8013556:	9409      	str	r4, [sp, #36]	@ 0x24
 8013558:	9307      	str	r3, [sp, #28]
 801355a:	f04f 3bff 	mov.w	fp, #4294967295
 801355e:	2200      	movs	r2, #0
 8013560:	2312      	movs	r3, #18
 8013562:	f8cd b00c 	str.w	fp, [sp, #12]
 8013566:	920c      	str	r2, [sp, #48]	@ 0x30
 8013568:	e7db      	b.n	8013522 <_dtoa_r+0x252>
 801356a:	2301      	movs	r3, #1
 801356c:	9309      	str	r3, [sp, #36]	@ 0x24
 801356e:	e7f4      	b.n	801355a <_dtoa_r+0x28a>
 8013570:	f04f 0b01 	mov.w	fp, #1
 8013574:	465b      	mov	r3, fp
 8013576:	f8cd b00c 	str.w	fp, [sp, #12]
 801357a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801357e:	e7d0      	b.n	8013522 <_dtoa_r+0x252>
 8013580:	3101      	adds	r1, #1
 8013582:	0052      	lsls	r2, r2, #1
 8013584:	e7d1      	b.n	801352a <_dtoa_r+0x25a>
 8013586:	bf00      	nop
 8013588:	636f4361 	.word	0x636f4361
 801358c:	3fd287a7 	.word	0x3fd287a7
 8013590:	8b60c8b3 	.word	0x8b60c8b3
 8013594:	3fc68a28 	.word	0x3fc68a28
 8013598:	509f79fb 	.word	0x509f79fb
 801359c:	3fd34413 	.word	0x3fd34413
 80135a0:	0801627d 	.word	0x0801627d
 80135a4:	08016294 	.word	0x08016294
 80135a8:	7ff00000 	.word	0x7ff00000
 80135ac:	0801624d 	.word	0x0801624d
 80135b0:	3ff80000 	.word	0x3ff80000
 80135b4:	080163e8 	.word	0x080163e8
 80135b8:	080162ec 	.word	0x080162ec
 80135bc:	08016279 	.word	0x08016279
 80135c0:	0801624c 	.word	0x0801624c
 80135c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80135c8:	6018      	str	r0, [r3, #0]
 80135ca:	9b03      	ldr	r3, [sp, #12]
 80135cc:	2b0e      	cmp	r3, #14
 80135ce:	f200 80a1 	bhi.w	8013714 <_dtoa_r+0x444>
 80135d2:	2c00      	cmp	r4, #0
 80135d4:	f000 809e 	beq.w	8013714 <_dtoa_r+0x444>
 80135d8:	2f00      	cmp	r7, #0
 80135da:	dd33      	ble.n	8013644 <_dtoa_r+0x374>
 80135dc:	f007 020f 	and.w	r2, r7, #15
 80135e0:	4b9b      	ldr	r3, [pc, #620]	@ (8013850 <_dtoa_r+0x580>)
 80135e2:	05f8      	lsls	r0, r7, #23
 80135e4:	ea4f 1427 	mov.w	r4, r7, asr #4
 80135e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80135ec:	ed93 7b00 	vldr	d7, [r3]
 80135f0:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80135f4:	d516      	bpl.n	8013624 <_dtoa_r+0x354>
 80135f6:	4b97      	ldr	r3, [pc, #604]	@ (8013854 <_dtoa_r+0x584>)
 80135f8:	f004 040f 	and.w	r4, r4, #15
 80135fc:	2603      	movs	r6, #3
 80135fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013602:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013606:	f7ed f931 	bl	800086c <__aeabi_ddiv>
 801360a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801360e:	4d91      	ldr	r5, [pc, #580]	@ (8013854 <_dtoa_r+0x584>)
 8013610:	b954      	cbnz	r4, 8013628 <_dtoa_r+0x358>
 8013612:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013616:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801361a:	f7ed f927 	bl	800086c <__aeabi_ddiv>
 801361e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013622:	e028      	b.n	8013676 <_dtoa_r+0x3a6>
 8013624:	2602      	movs	r6, #2
 8013626:	e7f2      	b.n	801360e <_dtoa_r+0x33e>
 8013628:	07e1      	lsls	r1, r4, #31
 801362a:	d508      	bpl.n	801363e <_dtoa_r+0x36e>
 801362c:	3601      	adds	r6, #1
 801362e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013632:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013636:	f7ec ffef 	bl	8000618 <__aeabi_dmul>
 801363a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801363e:	1064      	asrs	r4, r4, #1
 8013640:	3508      	adds	r5, #8
 8013642:	e7e5      	b.n	8013610 <_dtoa_r+0x340>
 8013644:	f000 80af 	beq.w	80137a6 <_dtoa_r+0x4d6>
 8013648:	427c      	negs	r4, r7
 801364a:	4b81      	ldr	r3, [pc, #516]	@ (8013850 <_dtoa_r+0x580>)
 801364c:	4d81      	ldr	r5, [pc, #516]	@ (8013854 <_dtoa_r+0x584>)
 801364e:	2602      	movs	r6, #2
 8013650:	f004 020f 	and.w	r2, r4, #15
 8013654:	1124      	asrs	r4, r4, #4
 8013656:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801365a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801365e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013662:	f7ec ffd9 	bl	8000618 <__aeabi_dmul>
 8013666:	2300      	movs	r3, #0
 8013668:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801366c:	2c00      	cmp	r4, #0
 801366e:	f040 808f 	bne.w	8013790 <_dtoa_r+0x4c0>
 8013672:	2b00      	cmp	r3, #0
 8013674:	d1d3      	bne.n	801361e <_dtoa_r+0x34e>
 8013676:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013678:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801367c:	2b00      	cmp	r3, #0
 801367e:	f000 8094 	beq.w	80137aa <_dtoa_r+0x4da>
 8013682:	2200      	movs	r2, #0
 8013684:	4b74      	ldr	r3, [pc, #464]	@ (8013858 <_dtoa_r+0x588>)
 8013686:	4620      	mov	r0, r4
 8013688:	4629      	mov	r1, r5
 801368a:	f7ed fa37 	bl	8000afc <__aeabi_dcmplt>
 801368e:	2800      	cmp	r0, #0
 8013690:	f000 808b 	beq.w	80137aa <_dtoa_r+0x4da>
 8013694:	9b03      	ldr	r3, [sp, #12]
 8013696:	2b00      	cmp	r3, #0
 8013698:	f000 8087 	beq.w	80137aa <_dtoa_r+0x4da>
 801369c:	f1bb 0f00 	cmp.w	fp, #0
 80136a0:	dd34      	ble.n	801370c <_dtoa_r+0x43c>
 80136a2:	4620      	mov	r0, r4
 80136a4:	f107 38ff 	add.w	r8, r7, #4294967295
 80136a8:	3601      	adds	r6, #1
 80136aa:	465c      	mov	r4, fp
 80136ac:	2200      	movs	r2, #0
 80136ae:	4b6b      	ldr	r3, [pc, #428]	@ (801385c <_dtoa_r+0x58c>)
 80136b0:	4629      	mov	r1, r5
 80136b2:	f7ec ffb1 	bl	8000618 <__aeabi_dmul>
 80136b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80136ba:	4630      	mov	r0, r6
 80136bc:	f7ec ff42 	bl	8000544 <__aeabi_i2d>
 80136c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80136c4:	f7ec ffa8 	bl	8000618 <__aeabi_dmul>
 80136c8:	2200      	movs	r2, #0
 80136ca:	4b65      	ldr	r3, [pc, #404]	@ (8013860 <_dtoa_r+0x590>)
 80136cc:	f7ec fdee 	bl	80002ac <__adddf3>
 80136d0:	4605      	mov	r5, r0
 80136d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80136d6:	2c00      	cmp	r4, #0
 80136d8:	d16a      	bne.n	80137b0 <_dtoa_r+0x4e0>
 80136da:	2200      	movs	r2, #0
 80136dc:	4b61      	ldr	r3, [pc, #388]	@ (8013864 <_dtoa_r+0x594>)
 80136de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80136e2:	f7ec fde1 	bl	80002a8 <__aeabi_dsub>
 80136e6:	4602      	mov	r2, r0
 80136e8:	460b      	mov	r3, r1
 80136ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80136ee:	462a      	mov	r2, r5
 80136f0:	4633      	mov	r3, r6
 80136f2:	f7ed fa21 	bl	8000b38 <__aeabi_dcmpgt>
 80136f6:	2800      	cmp	r0, #0
 80136f8:	f040 8298 	bne.w	8013c2c <_dtoa_r+0x95c>
 80136fc:	462a      	mov	r2, r5
 80136fe:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013702:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013706:	f7ed f9f9 	bl	8000afc <__aeabi_dcmplt>
 801370a:	bb38      	cbnz	r0, 801375c <_dtoa_r+0x48c>
 801370c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013710:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013714:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013716:	2b00      	cmp	r3, #0
 8013718:	f2c0 8157 	blt.w	80139ca <_dtoa_r+0x6fa>
 801371c:	2f0e      	cmp	r7, #14
 801371e:	f300 8154 	bgt.w	80139ca <_dtoa_r+0x6fa>
 8013722:	4b4b      	ldr	r3, [pc, #300]	@ (8013850 <_dtoa_r+0x580>)
 8013724:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013728:	ed93 7b00 	vldr	d7, [r3]
 801372c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801372e:	2b00      	cmp	r3, #0
 8013730:	ed8d 7b00 	vstr	d7, [sp]
 8013734:	f280 80e5 	bge.w	8013902 <_dtoa_r+0x632>
 8013738:	9b03      	ldr	r3, [sp, #12]
 801373a:	2b00      	cmp	r3, #0
 801373c:	f300 80e1 	bgt.w	8013902 <_dtoa_r+0x632>
 8013740:	d10c      	bne.n	801375c <_dtoa_r+0x48c>
 8013742:	2200      	movs	r2, #0
 8013744:	4b47      	ldr	r3, [pc, #284]	@ (8013864 <_dtoa_r+0x594>)
 8013746:	ec51 0b17 	vmov	r0, r1, d7
 801374a:	f7ec ff65 	bl	8000618 <__aeabi_dmul>
 801374e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013752:	f7ed f9e7 	bl	8000b24 <__aeabi_dcmpge>
 8013756:	2800      	cmp	r0, #0
 8013758:	f000 8266 	beq.w	8013c28 <_dtoa_r+0x958>
 801375c:	2400      	movs	r4, #0
 801375e:	4625      	mov	r5, r4
 8013760:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013762:	4656      	mov	r6, sl
 8013764:	ea6f 0803 	mvn.w	r8, r3
 8013768:	2700      	movs	r7, #0
 801376a:	4621      	mov	r1, r4
 801376c:	4648      	mov	r0, r9
 801376e:	f000 fcc1 	bl	80140f4 <_Bfree>
 8013772:	2d00      	cmp	r5, #0
 8013774:	f000 80bd 	beq.w	80138f2 <_dtoa_r+0x622>
 8013778:	b12f      	cbz	r7, 8013786 <_dtoa_r+0x4b6>
 801377a:	42af      	cmp	r7, r5
 801377c:	d003      	beq.n	8013786 <_dtoa_r+0x4b6>
 801377e:	4639      	mov	r1, r7
 8013780:	4648      	mov	r0, r9
 8013782:	f000 fcb7 	bl	80140f4 <_Bfree>
 8013786:	4629      	mov	r1, r5
 8013788:	4648      	mov	r0, r9
 801378a:	f000 fcb3 	bl	80140f4 <_Bfree>
 801378e:	e0b0      	b.n	80138f2 <_dtoa_r+0x622>
 8013790:	07e2      	lsls	r2, r4, #31
 8013792:	d505      	bpl.n	80137a0 <_dtoa_r+0x4d0>
 8013794:	3601      	adds	r6, #1
 8013796:	e9d5 2300 	ldrd	r2, r3, [r5]
 801379a:	f7ec ff3d 	bl	8000618 <__aeabi_dmul>
 801379e:	2301      	movs	r3, #1
 80137a0:	1064      	asrs	r4, r4, #1
 80137a2:	3508      	adds	r5, #8
 80137a4:	e762      	b.n	801366c <_dtoa_r+0x39c>
 80137a6:	2602      	movs	r6, #2
 80137a8:	e765      	b.n	8013676 <_dtoa_r+0x3a6>
 80137aa:	46b8      	mov	r8, r7
 80137ac:	9c03      	ldr	r4, [sp, #12]
 80137ae:	e784      	b.n	80136ba <_dtoa_r+0x3ea>
 80137b0:	4b27      	ldr	r3, [pc, #156]	@ (8013850 <_dtoa_r+0x580>)
 80137b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80137b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80137b8:	4454      	add	r4, sl
 80137ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80137be:	2900      	cmp	r1, #0
 80137c0:	d054      	beq.n	801386c <_dtoa_r+0x59c>
 80137c2:	2000      	movs	r0, #0
 80137c4:	4928      	ldr	r1, [pc, #160]	@ (8013868 <_dtoa_r+0x598>)
 80137c6:	f7ed f851 	bl	800086c <__aeabi_ddiv>
 80137ca:	4633      	mov	r3, r6
 80137cc:	4656      	mov	r6, sl
 80137ce:	462a      	mov	r2, r5
 80137d0:	f7ec fd6a 	bl	80002a8 <__aeabi_dsub>
 80137d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80137d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80137dc:	f7ed f9cc 	bl	8000b78 <__aeabi_d2iz>
 80137e0:	4605      	mov	r5, r0
 80137e2:	f7ec feaf 	bl	8000544 <__aeabi_i2d>
 80137e6:	4602      	mov	r2, r0
 80137e8:	460b      	mov	r3, r1
 80137ea:	3530      	adds	r5, #48	@ 0x30
 80137ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80137f0:	f7ec fd5a 	bl	80002a8 <__aeabi_dsub>
 80137f4:	4602      	mov	r2, r0
 80137f6:	460b      	mov	r3, r1
 80137f8:	f806 5b01 	strb.w	r5, [r6], #1
 80137fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013800:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013804:	f7ed f97a 	bl	8000afc <__aeabi_dcmplt>
 8013808:	2800      	cmp	r0, #0
 801380a:	d172      	bne.n	80138f2 <_dtoa_r+0x622>
 801380c:	2000      	movs	r0, #0
 801380e:	4912      	ldr	r1, [pc, #72]	@ (8013858 <_dtoa_r+0x588>)
 8013810:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013814:	f7ec fd48 	bl	80002a8 <__aeabi_dsub>
 8013818:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801381c:	f7ed f96e 	bl	8000afc <__aeabi_dcmplt>
 8013820:	2800      	cmp	r0, #0
 8013822:	f040 80b4 	bne.w	801398e <_dtoa_r+0x6be>
 8013826:	42a6      	cmp	r6, r4
 8013828:	f43f af70 	beq.w	801370c <_dtoa_r+0x43c>
 801382c:	2200      	movs	r2, #0
 801382e:	4b0b      	ldr	r3, [pc, #44]	@ (801385c <_dtoa_r+0x58c>)
 8013830:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013834:	f7ec fef0 	bl	8000618 <__aeabi_dmul>
 8013838:	2200      	movs	r2, #0
 801383a:	4b08      	ldr	r3, [pc, #32]	@ (801385c <_dtoa_r+0x58c>)
 801383c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013840:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013844:	f7ec fee8 	bl	8000618 <__aeabi_dmul>
 8013848:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801384c:	e7c4      	b.n	80137d8 <_dtoa_r+0x508>
 801384e:	bf00      	nop
 8013850:	080163e8 	.word	0x080163e8
 8013854:	080163c0 	.word	0x080163c0
 8013858:	3ff00000 	.word	0x3ff00000
 801385c:	40240000 	.word	0x40240000
 8013860:	401c0000 	.word	0x401c0000
 8013864:	40140000 	.word	0x40140000
 8013868:	3fe00000 	.word	0x3fe00000
 801386c:	4631      	mov	r1, r6
 801386e:	4656      	mov	r6, sl
 8013870:	4628      	mov	r0, r5
 8013872:	f7ec fed1 	bl	8000618 <__aeabi_dmul>
 8013876:	9413      	str	r4, [sp, #76]	@ 0x4c
 8013878:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801387c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013880:	f7ed f97a 	bl	8000b78 <__aeabi_d2iz>
 8013884:	4605      	mov	r5, r0
 8013886:	f7ec fe5d 	bl	8000544 <__aeabi_i2d>
 801388a:	4602      	mov	r2, r0
 801388c:	3530      	adds	r5, #48	@ 0x30
 801388e:	460b      	mov	r3, r1
 8013890:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013894:	f7ec fd08 	bl	80002a8 <__aeabi_dsub>
 8013898:	f806 5b01 	strb.w	r5, [r6], #1
 801389c:	4602      	mov	r2, r0
 801389e:	460b      	mov	r3, r1
 80138a0:	42a6      	cmp	r6, r4
 80138a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80138a6:	f04f 0200 	mov.w	r2, #0
 80138aa:	d124      	bne.n	80138f6 <_dtoa_r+0x626>
 80138ac:	4baf      	ldr	r3, [pc, #700]	@ (8013b6c <_dtoa_r+0x89c>)
 80138ae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80138b2:	f7ec fcfb 	bl	80002ac <__adddf3>
 80138b6:	4602      	mov	r2, r0
 80138b8:	460b      	mov	r3, r1
 80138ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80138be:	f7ed f93b 	bl	8000b38 <__aeabi_dcmpgt>
 80138c2:	2800      	cmp	r0, #0
 80138c4:	d163      	bne.n	801398e <_dtoa_r+0x6be>
 80138c6:	2000      	movs	r0, #0
 80138c8:	49a8      	ldr	r1, [pc, #672]	@ (8013b6c <_dtoa_r+0x89c>)
 80138ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80138ce:	f7ec fceb 	bl	80002a8 <__aeabi_dsub>
 80138d2:	4602      	mov	r2, r0
 80138d4:	460b      	mov	r3, r1
 80138d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80138da:	f7ed f90f 	bl	8000afc <__aeabi_dcmplt>
 80138de:	2800      	cmp	r0, #0
 80138e0:	f43f af14 	beq.w	801370c <_dtoa_r+0x43c>
 80138e4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80138e6:	1e73      	subs	r3, r6, #1
 80138e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80138ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80138ee:	2b30      	cmp	r3, #48	@ 0x30
 80138f0:	d0f8      	beq.n	80138e4 <_dtoa_r+0x614>
 80138f2:	4647      	mov	r7, r8
 80138f4:	e03b      	b.n	801396e <_dtoa_r+0x69e>
 80138f6:	4b9e      	ldr	r3, [pc, #632]	@ (8013b70 <_dtoa_r+0x8a0>)
 80138f8:	f7ec fe8e 	bl	8000618 <__aeabi_dmul>
 80138fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013900:	e7bc      	b.n	801387c <_dtoa_r+0x5ac>
 8013902:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013906:	4656      	mov	r6, sl
 8013908:	4620      	mov	r0, r4
 801390a:	4629      	mov	r1, r5
 801390c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013910:	f7ec ffac 	bl	800086c <__aeabi_ddiv>
 8013914:	f7ed f930 	bl	8000b78 <__aeabi_d2iz>
 8013918:	4680      	mov	r8, r0
 801391a:	f7ec fe13 	bl	8000544 <__aeabi_i2d>
 801391e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013922:	f7ec fe79 	bl	8000618 <__aeabi_dmul>
 8013926:	4602      	mov	r2, r0
 8013928:	4620      	mov	r0, r4
 801392a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801392e:	460b      	mov	r3, r1
 8013930:	4629      	mov	r1, r5
 8013932:	f7ec fcb9 	bl	80002a8 <__aeabi_dsub>
 8013936:	9d03      	ldr	r5, [sp, #12]
 8013938:	f806 4b01 	strb.w	r4, [r6], #1
 801393c:	eba6 040a 	sub.w	r4, r6, sl
 8013940:	4602      	mov	r2, r0
 8013942:	460b      	mov	r3, r1
 8013944:	42a5      	cmp	r5, r4
 8013946:	d133      	bne.n	80139b0 <_dtoa_r+0x6e0>
 8013948:	f7ec fcb0 	bl	80002ac <__adddf3>
 801394c:	4604      	mov	r4, r0
 801394e:	460d      	mov	r5, r1
 8013950:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013954:	f7ed f8f0 	bl	8000b38 <__aeabi_dcmpgt>
 8013958:	b9c0      	cbnz	r0, 801398c <_dtoa_r+0x6bc>
 801395a:	4620      	mov	r0, r4
 801395c:	4629      	mov	r1, r5
 801395e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013962:	f7ed f8c1 	bl	8000ae8 <__aeabi_dcmpeq>
 8013966:	b110      	cbz	r0, 801396e <_dtoa_r+0x69e>
 8013968:	f018 0f01 	tst.w	r8, #1
 801396c:	d10e      	bne.n	801398c <_dtoa_r+0x6bc>
 801396e:	9902      	ldr	r1, [sp, #8]
 8013970:	4648      	mov	r0, r9
 8013972:	f000 fbbf 	bl	80140f4 <_Bfree>
 8013976:	2300      	movs	r3, #0
 8013978:	3701      	adds	r7, #1
 801397a:	7033      	strb	r3, [r6, #0]
 801397c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801397e:	601f      	str	r7, [r3, #0]
 8013980:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013982:	2b00      	cmp	r3, #0
 8013984:	f000 824c 	beq.w	8013e20 <_dtoa_r+0xb50>
 8013988:	601e      	str	r6, [r3, #0]
 801398a:	e249      	b.n	8013e20 <_dtoa_r+0xb50>
 801398c:	46b8      	mov	r8, r7
 801398e:	4633      	mov	r3, r6
 8013990:	461e      	mov	r6, r3
 8013992:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013996:	2a39      	cmp	r2, #57	@ 0x39
 8013998:	d106      	bne.n	80139a8 <_dtoa_r+0x6d8>
 801399a:	459a      	cmp	sl, r3
 801399c:	d1f8      	bne.n	8013990 <_dtoa_r+0x6c0>
 801399e:	2230      	movs	r2, #48	@ 0x30
 80139a0:	f108 0801 	add.w	r8, r8, #1
 80139a4:	f88a 2000 	strb.w	r2, [sl]
 80139a8:	781a      	ldrb	r2, [r3, #0]
 80139aa:	3201      	adds	r2, #1
 80139ac:	701a      	strb	r2, [r3, #0]
 80139ae:	e7a0      	b.n	80138f2 <_dtoa_r+0x622>
 80139b0:	2200      	movs	r2, #0
 80139b2:	4b6f      	ldr	r3, [pc, #444]	@ (8013b70 <_dtoa_r+0x8a0>)
 80139b4:	f7ec fe30 	bl	8000618 <__aeabi_dmul>
 80139b8:	2200      	movs	r2, #0
 80139ba:	2300      	movs	r3, #0
 80139bc:	4604      	mov	r4, r0
 80139be:	460d      	mov	r5, r1
 80139c0:	f7ed f892 	bl	8000ae8 <__aeabi_dcmpeq>
 80139c4:	2800      	cmp	r0, #0
 80139c6:	d09f      	beq.n	8013908 <_dtoa_r+0x638>
 80139c8:	e7d1      	b.n	801396e <_dtoa_r+0x69e>
 80139ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80139cc:	2a00      	cmp	r2, #0
 80139ce:	f000 80ea 	beq.w	8013ba6 <_dtoa_r+0x8d6>
 80139d2:	9a07      	ldr	r2, [sp, #28]
 80139d4:	2a01      	cmp	r2, #1
 80139d6:	f300 80cd 	bgt.w	8013b74 <_dtoa_r+0x8a4>
 80139da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80139dc:	2a00      	cmp	r2, #0
 80139de:	f000 80c1 	beq.w	8013b64 <_dtoa_r+0x894>
 80139e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80139e6:	9c08      	ldr	r4, [sp, #32]
 80139e8:	9e00      	ldr	r6, [sp, #0]
 80139ea:	9a00      	ldr	r2, [sp, #0]
 80139ec:	2101      	movs	r1, #1
 80139ee:	4648      	mov	r0, r9
 80139f0:	441a      	add	r2, r3
 80139f2:	9200      	str	r2, [sp, #0]
 80139f4:	9a06      	ldr	r2, [sp, #24]
 80139f6:	441a      	add	r2, r3
 80139f8:	9206      	str	r2, [sp, #24]
 80139fa:	f000 fc31 	bl	8014260 <__i2b>
 80139fe:	4605      	mov	r5, r0
 8013a00:	b166      	cbz	r6, 8013a1c <_dtoa_r+0x74c>
 8013a02:	9b06      	ldr	r3, [sp, #24]
 8013a04:	2b00      	cmp	r3, #0
 8013a06:	dd09      	ble.n	8013a1c <_dtoa_r+0x74c>
 8013a08:	42b3      	cmp	r3, r6
 8013a0a:	9a00      	ldr	r2, [sp, #0]
 8013a0c:	bfa8      	it	ge
 8013a0e:	4633      	movge	r3, r6
 8013a10:	1ad2      	subs	r2, r2, r3
 8013a12:	1af6      	subs	r6, r6, r3
 8013a14:	9200      	str	r2, [sp, #0]
 8013a16:	9a06      	ldr	r2, [sp, #24]
 8013a18:	1ad3      	subs	r3, r2, r3
 8013a1a:	9306      	str	r3, [sp, #24]
 8013a1c:	9b08      	ldr	r3, [sp, #32]
 8013a1e:	b30b      	cbz	r3, 8013a64 <_dtoa_r+0x794>
 8013a20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	f000 80c6 	beq.w	8013bb4 <_dtoa_r+0x8e4>
 8013a28:	2c00      	cmp	r4, #0
 8013a2a:	f000 80c0 	beq.w	8013bae <_dtoa_r+0x8de>
 8013a2e:	4629      	mov	r1, r5
 8013a30:	4622      	mov	r2, r4
 8013a32:	4648      	mov	r0, r9
 8013a34:	f000 fcce 	bl	80143d4 <__pow5mult>
 8013a38:	9a02      	ldr	r2, [sp, #8]
 8013a3a:	4601      	mov	r1, r0
 8013a3c:	4605      	mov	r5, r0
 8013a3e:	4648      	mov	r0, r9
 8013a40:	f000 fc24 	bl	801428c <__multiply>
 8013a44:	9902      	ldr	r1, [sp, #8]
 8013a46:	4680      	mov	r8, r0
 8013a48:	4648      	mov	r0, r9
 8013a4a:	f000 fb53 	bl	80140f4 <_Bfree>
 8013a4e:	9b08      	ldr	r3, [sp, #32]
 8013a50:	1b1b      	subs	r3, r3, r4
 8013a52:	9308      	str	r3, [sp, #32]
 8013a54:	f000 80b1 	beq.w	8013bba <_dtoa_r+0x8ea>
 8013a58:	9a08      	ldr	r2, [sp, #32]
 8013a5a:	4641      	mov	r1, r8
 8013a5c:	4648      	mov	r0, r9
 8013a5e:	f000 fcb9 	bl	80143d4 <__pow5mult>
 8013a62:	9002      	str	r0, [sp, #8]
 8013a64:	2101      	movs	r1, #1
 8013a66:	4648      	mov	r0, r9
 8013a68:	f000 fbfa 	bl	8014260 <__i2b>
 8013a6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a6e:	4604      	mov	r4, r0
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	f000 81d9 	beq.w	8013e28 <_dtoa_r+0xb58>
 8013a76:	461a      	mov	r2, r3
 8013a78:	4601      	mov	r1, r0
 8013a7a:	4648      	mov	r0, r9
 8013a7c:	f000 fcaa 	bl	80143d4 <__pow5mult>
 8013a80:	9b07      	ldr	r3, [sp, #28]
 8013a82:	4604      	mov	r4, r0
 8013a84:	2b01      	cmp	r3, #1
 8013a86:	f300 809f 	bgt.w	8013bc8 <_dtoa_r+0x8f8>
 8013a8a:	9b04      	ldr	r3, [sp, #16]
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	f040 8097 	bne.w	8013bc0 <_dtoa_r+0x8f0>
 8013a92:	9b05      	ldr	r3, [sp, #20]
 8013a94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	f040 8093 	bne.w	8013bc4 <_dtoa_r+0x8f4>
 8013a9e:	9b05      	ldr	r3, [sp, #20]
 8013aa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013aa4:	0d1b      	lsrs	r3, r3, #20
 8013aa6:	051b      	lsls	r3, r3, #20
 8013aa8:	b133      	cbz	r3, 8013ab8 <_dtoa_r+0x7e8>
 8013aaa:	9b00      	ldr	r3, [sp, #0]
 8013aac:	3301      	adds	r3, #1
 8013aae:	9300      	str	r3, [sp, #0]
 8013ab0:	9b06      	ldr	r3, [sp, #24]
 8013ab2:	3301      	adds	r3, #1
 8013ab4:	9306      	str	r3, [sp, #24]
 8013ab6:	2301      	movs	r3, #1
 8013ab8:	9308      	str	r3, [sp, #32]
 8013aba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	f000 81b9 	beq.w	8013e34 <_dtoa_r+0xb64>
 8013ac2:	6923      	ldr	r3, [r4, #16]
 8013ac4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013ac8:	6918      	ldr	r0, [r3, #16]
 8013aca:	f000 fb7d 	bl	80141c8 <__hi0bits>
 8013ace:	f1c0 0020 	rsb	r0, r0, #32
 8013ad2:	9b06      	ldr	r3, [sp, #24]
 8013ad4:	4418      	add	r0, r3
 8013ad6:	f010 001f 	ands.w	r0, r0, #31
 8013ada:	f000 8082 	beq.w	8013be2 <_dtoa_r+0x912>
 8013ade:	f1c0 0320 	rsb	r3, r0, #32
 8013ae2:	2b04      	cmp	r3, #4
 8013ae4:	dd73      	ble.n	8013bce <_dtoa_r+0x8fe>
 8013ae6:	f1c0 001c 	rsb	r0, r0, #28
 8013aea:	9b00      	ldr	r3, [sp, #0]
 8013aec:	4403      	add	r3, r0
 8013aee:	4406      	add	r6, r0
 8013af0:	9300      	str	r3, [sp, #0]
 8013af2:	9b06      	ldr	r3, [sp, #24]
 8013af4:	4403      	add	r3, r0
 8013af6:	9306      	str	r3, [sp, #24]
 8013af8:	9b00      	ldr	r3, [sp, #0]
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	dd05      	ble.n	8013b0a <_dtoa_r+0x83a>
 8013afe:	461a      	mov	r2, r3
 8013b00:	9902      	ldr	r1, [sp, #8]
 8013b02:	4648      	mov	r0, r9
 8013b04:	f000 fcc0 	bl	8014488 <__lshift>
 8013b08:	9002      	str	r0, [sp, #8]
 8013b0a:	9b06      	ldr	r3, [sp, #24]
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	dd05      	ble.n	8013b1c <_dtoa_r+0x84c>
 8013b10:	4621      	mov	r1, r4
 8013b12:	461a      	mov	r2, r3
 8013b14:	4648      	mov	r0, r9
 8013b16:	f000 fcb7 	bl	8014488 <__lshift>
 8013b1a:	4604      	mov	r4, r0
 8013b1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d061      	beq.n	8013be6 <_dtoa_r+0x916>
 8013b22:	4621      	mov	r1, r4
 8013b24:	9802      	ldr	r0, [sp, #8]
 8013b26:	f000 fd1b 	bl	8014560 <__mcmp>
 8013b2a:	2800      	cmp	r0, #0
 8013b2c:	da5b      	bge.n	8013be6 <_dtoa_r+0x916>
 8013b2e:	2300      	movs	r3, #0
 8013b30:	220a      	movs	r2, #10
 8013b32:	9902      	ldr	r1, [sp, #8]
 8013b34:	4648      	mov	r0, r9
 8013b36:	f000 faff 	bl	8014138 <__multadd>
 8013b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b3c:	f107 38ff 	add.w	r8, r7, #4294967295
 8013b40:	9002      	str	r0, [sp, #8]
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	f000 8178 	beq.w	8013e38 <_dtoa_r+0xb68>
 8013b48:	4629      	mov	r1, r5
 8013b4a:	2300      	movs	r3, #0
 8013b4c:	220a      	movs	r2, #10
 8013b4e:	4648      	mov	r0, r9
 8013b50:	f000 faf2 	bl	8014138 <__multadd>
 8013b54:	f1bb 0f00 	cmp.w	fp, #0
 8013b58:	4605      	mov	r5, r0
 8013b5a:	dc6f      	bgt.n	8013c3c <_dtoa_r+0x96c>
 8013b5c:	9b07      	ldr	r3, [sp, #28]
 8013b5e:	2b02      	cmp	r3, #2
 8013b60:	dc49      	bgt.n	8013bf6 <_dtoa_r+0x926>
 8013b62:	e06b      	b.n	8013c3c <_dtoa_r+0x96c>
 8013b64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013b66:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8013b6a:	e73c      	b.n	80139e6 <_dtoa_r+0x716>
 8013b6c:	3fe00000 	.word	0x3fe00000
 8013b70:	40240000 	.word	0x40240000
 8013b74:	9b03      	ldr	r3, [sp, #12]
 8013b76:	1e5c      	subs	r4, r3, #1
 8013b78:	9b08      	ldr	r3, [sp, #32]
 8013b7a:	42a3      	cmp	r3, r4
 8013b7c:	db09      	blt.n	8013b92 <_dtoa_r+0x8c2>
 8013b7e:	1b1c      	subs	r4, r3, r4
 8013b80:	9b03      	ldr	r3, [sp, #12]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	f6bf af30 	bge.w	80139e8 <_dtoa_r+0x718>
 8013b88:	9b00      	ldr	r3, [sp, #0]
 8013b8a:	9a03      	ldr	r2, [sp, #12]
 8013b8c:	1a9e      	subs	r6, r3, r2
 8013b8e:	2300      	movs	r3, #0
 8013b90:	e72b      	b.n	80139ea <_dtoa_r+0x71a>
 8013b92:	9b08      	ldr	r3, [sp, #32]
 8013b94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013b96:	1ae3      	subs	r3, r4, r3
 8013b98:	9408      	str	r4, [sp, #32]
 8013b9a:	9e00      	ldr	r6, [sp, #0]
 8013b9c:	2400      	movs	r4, #0
 8013b9e:	441a      	add	r2, r3
 8013ba0:	9b03      	ldr	r3, [sp, #12]
 8013ba2:	920d      	str	r2, [sp, #52]	@ 0x34
 8013ba4:	e721      	b.n	80139ea <_dtoa_r+0x71a>
 8013ba6:	9c08      	ldr	r4, [sp, #32]
 8013ba8:	9e00      	ldr	r6, [sp, #0]
 8013baa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8013bac:	e728      	b.n	8013a00 <_dtoa_r+0x730>
 8013bae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8013bb2:	e751      	b.n	8013a58 <_dtoa_r+0x788>
 8013bb4:	9a08      	ldr	r2, [sp, #32]
 8013bb6:	9902      	ldr	r1, [sp, #8]
 8013bb8:	e750      	b.n	8013a5c <_dtoa_r+0x78c>
 8013bba:	f8cd 8008 	str.w	r8, [sp, #8]
 8013bbe:	e751      	b.n	8013a64 <_dtoa_r+0x794>
 8013bc0:	2300      	movs	r3, #0
 8013bc2:	e779      	b.n	8013ab8 <_dtoa_r+0x7e8>
 8013bc4:	9b04      	ldr	r3, [sp, #16]
 8013bc6:	e777      	b.n	8013ab8 <_dtoa_r+0x7e8>
 8013bc8:	2300      	movs	r3, #0
 8013bca:	9308      	str	r3, [sp, #32]
 8013bcc:	e779      	b.n	8013ac2 <_dtoa_r+0x7f2>
 8013bce:	d093      	beq.n	8013af8 <_dtoa_r+0x828>
 8013bd0:	331c      	adds	r3, #28
 8013bd2:	9a00      	ldr	r2, [sp, #0]
 8013bd4:	441a      	add	r2, r3
 8013bd6:	441e      	add	r6, r3
 8013bd8:	9200      	str	r2, [sp, #0]
 8013bda:	9a06      	ldr	r2, [sp, #24]
 8013bdc:	441a      	add	r2, r3
 8013bde:	9206      	str	r2, [sp, #24]
 8013be0:	e78a      	b.n	8013af8 <_dtoa_r+0x828>
 8013be2:	4603      	mov	r3, r0
 8013be4:	e7f4      	b.n	8013bd0 <_dtoa_r+0x900>
 8013be6:	9b03      	ldr	r3, [sp, #12]
 8013be8:	46b8      	mov	r8, r7
 8013bea:	2b00      	cmp	r3, #0
 8013bec:	dc20      	bgt.n	8013c30 <_dtoa_r+0x960>
 8013bee:	469b      	mov	fp, r3
 8013bf0:	9b07      	ldr	r3, [sp, #28]
 8013bf2:	2b02      	cmp	r3, #2
 8013bf4:	dd1e      	ble.n	8013c34 <_dtoa_r+0x964>
 8013bf6:	f1bb 0f00 	cmp.w	fp, #0
 8013bfa:	f47f adb1 	bne.w	8013760 <_dtoa_r+0x490>
 8013bfe:	4621      	mov	r1, r4
 8013c00:	465b      	mov	r3, fp
 8013c02:	2205      	movs	r2, #5
 8013c04:	4648      	mov	r0, r9
 8013c06:	f000 fa97 	bl	8014138 <__multadd>
 8013c0a:	4601      	mov	r1, r0
 8013c0c:	4604      	mov	r4, r0
 8013c0e:	9802      	ldr	r0, [sp, #8]
 8013c10:	f000 fca6 	bl	8014560 <__mcmp>
 8013c14:	2800      	cmp	r0, #0
 8013c16:	f77f ada3 	ble.w	8013760 <_dtoa_r+0x490>
 8013c1a:	4656      	mov	r6, sl
 8013c1c:	2331      	movs	r3, #49	@ 0x31
 8013c1e:	f108 0801 	add.w	r8, r8, #1
 8013c22:	f806 3b01 	strb.w	r3, [r6], #1
 8013c26:	e59f      	b.n	8013768 <_dtoa_r+0x498>
 8013c28:	46b8      	mov	r8, r7
 8013c2a:	9c03      	ldr	r4, [sp, #12]
 8013c2c:	4625      	mov	r5, r4
 8013c2e:	e7f4      	b.n	8013c1a <_dtoa_r+0x94a>
 8013c30:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013c34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	f000 8102 	beq.w	8013e40 <_dtoa_r+0xb70>
 8013c3c:	2e00      	cmp	r6, #0
 8013c3e:	dd05      	ble.n	8013c4c <_dtoa_r+0x97c>
 8013c40:	4629      	mov	r1, r5
 8013c42:	4632      	mov	r2, r6
 8013c44:	4648      	mov	r0, r9
 8013c46:	f000 fc1f 	bl	8014488 <__lshift>
 8013c4a:	4605      	mov	r5, r0
 8013c4c:	9b08      	ldr	r3, [sp, #32]
 8013c4e:	2b00      	cmp	r3, #0
 8013c50:	d05c      	beq.n	8013d0c <_dtoa_r+0xa3c>
 8013c52:	6869      	ldr	r1, [r5, #4]
 8013c54:	4648      	mov	r0, r9
 8013c56:	f000 fa0d 	bl	8014074 <_Balloc>
 8013c5a:	4606      	mov	r6, r0
 8013c5c:	b928      	cbnz	r0, 8013c6a <_dtoa_r+0x99a>
 8013c5e:	4b83      	ldr	r3, [pc, #524]	@ (8013e6c <_dtoa_r+0xb9c>)
 8013c60:	4602      	mov	r2, r0
 8013c62:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013c66:	f7ff bb4a 	b.w	80132fe <_dtoa_r+0x2e>
 8013c6a:	692a      	ldr	r2, [r5, #16]
 8013c6c:	f105 010c 	add.w	r1, r5, #12
 8013c70:	300c      	adds	r0, #12
 8013c72:	3202      	adds	r2, #2
 8013c74:	0092      	lsls	r2, r2, #2
 8013c76:	f001 f973 	bl	8014f60 <memcpy>
 8013c7a:	2201      	movs	r2, #1
 8013c7c:	4631      	mov	r1, r6
 8013c7e:	4648      	mov	r0, r9
 8013c80:	f000 fc02 	bl	8014488 <__lshift>
 8013c84:	f10a 0301 	add.w	r3, sl, #1
 8013c88:	462f      	mov	r7, r5
 8013c8a:	4605      	mov	r5, r0
 8013c8c:	9300      	str	r3, [sp, #0]
 8013c8e:	eb0a 030b 	add.w	r3, sl, fp
 8013c92:	9308      	str	r3, [sp, #32]
 8013c94:	9b04      	ldr	r3, [sp, #16]
 8013c96:	f003 0301 	and.w	r3, r3, #1
 8013c9a:	9306      	str	r3, [sp, #24]
 8013c9c:	9b00      	ldr	r3, [sp, #0]
 8013c9e:	4621      	mov	r1, r4
 8013ca0:	9802      	ldr	r0, [sp, #8]
 8013ca2:	f103 3bff 	add.w	fp, r3, #4294967295
 8013ca6:	f7ff fa86 	bl	80131b6 <quorem>
 8013caa:	4603      	mov	r3, r0
 8013cac:	4639      	mov	r1, r7
 8013cae:	9003      	str	r0, [sp, #12]
 8013cb0:	3330      	adds	r3, #48	@ 0x30
 8013cb2:	9802      	ldr	r0, [sp, #8]
 8013cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8013cb6:	f000 fc53 	bl	8014560 <__mcmp>
 8013cba:	462a      	mov	r2, r5
 8013cbc:	9004      	str	r0, [sp, #16]
 8013cbe:	4621      	mov	r1, r4
 8013cc0:	4648      	mov	r0, r9
 8013cc2:	f000 fc69 	bl	8014598 <__mdiff>
 8013cc6:	68c2      	ldr	r2, [r0, #12]
 8013cc8:	4606      	mov	r6, r0
 8013cca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ccc:	bb02      	cbnz	r2, 8013d10 <_dtoa_r+0xa40>
 8013cce:	4601      	mov	r1, r0
 8013cd0:	9802      	ldr	r0, [sp, #8]
 8013cd2:	f000 fc45 	bl	8014560 <__mcmp>
 8013cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013cd8:	4602      	mov	r2, r0
 8013cda:	4631      	mov	r1, r6
 8013cdc:	4648      	mov	r0, r9
 8013cde:	920c      	str	r2, [sp, #48]	@ 0x30
 8013ce0:	9309      	str	r3, [sp, #36]	@ 0x24
 8013ce2:	f000 fa07 	bl	80140f4 <_Bfree>
 8013ce6:	9b07      	ldr	r3, [sp, #28]
 8013ce8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013cea:	9e00      	ldr	r6, [sp, #0]
 8013cec:	ea42 0103 	orr.w	r1, r2, r3
 8013cf0:	9b06      	ldr	r3, [sp, #24]
 8013cf2:	4319      	orrs	r1, r3
 8013cf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013cf6:	d10d      	bne.n	8013d14 <_dtoa_r+0xa44>
 8013cf8:	2b39      	cmp	r3, #57	@ 0x39
 8013cfa:	d027      	beq.n	8013d4c <_dtoa_r+0xa7c>
 8013cfc:	9a04      	ldr	r2, [sp, #16]
 8013cfe:	2a00      	cmp	r2, #0
 8013d00:	dd01      	ble.n	8013d06 <_dtoa_r+0xa36>
 8013d02:	9b03      	ldr	r3, [sp, #12]
 8013d04:	3331      	adds	r3, #49	@ 0x31
 8013d06:	f88b 3000 	strb.w	r3, [fp]
 8013d0a:	e52e      	b.n	801376a <_dtoa_r+0x49a>
 8013d0c:	4628      	mov	r0, r5
 8013d0e:	e7b9      	b.n	8013c84 <_dtoa_r+0x9b4>
 8013d10:	2201      	movs	r2, #1
 8013d12:	e7e2      	b.n	8013cda <_dtoa_r+0xa0a>
 8013d14:	9904      	ldr	r1, [sp, #16]
 8013d16:	2900      	cmp	r1, #0
 8013d18:	db04      	blt.n	8013d24 <_dtoa_r+0xa54>
 8013d1a:	9807      	ldr	r0, [sp, #28]
 8013d1c:	4301      	orrs	r1, r0
 8013d1e:	9806      	ldr	r0, [sp, #24]
 8013d20:	4301      	orrs	r1, r0
 8013d22:	d120      	bne.n	8013d66 <_dtoa_r+0xa96>
 8013d24:	2a00      	cmp	r2, #0
 8013d26:	ddee      	ble.n	8013d06 <_dtoa_r+0xa36>
 8013d28:	2201      	movs	r2, #1
 8013d2a:	9902      	ldr	r1, [sp, #8]
 8013d2c:	4648      	mov	r0, r9
 8013d2e:	9300      	str	r3, [sp, #0]
 8013d30:	f000 fbaa 	bl	8014488 <__lshift>
 8013d34:	4621      	mov	r1, r4
 8013d36:	9002      	str	r0, [sp, #8]
 8013d38:	f000 fc12 	bl	8014560 <__mcmp>
 8013d3c:	2800      	cmp	r0, #0
 8013d3e:	9b00      	ldr	r3, [sp, #0]
 8013d40:	dc02      	bgt.n	8013d48 <_dtoa_r+0xa78>
 8013d42:	d1e0      	bne.n	8013d06 <_dtoa_r+0xa36>
 8013d44:	07da      	lsls	r2, r3, #31
 8013d46:	d5de      	bpl.n	8013d06 <_dtoa_r+0xa36>
 8013d48:	2b39      	cmp	r3, #57	@ 0x39
 8013d4a:	d1da      	bne.n	8013d02 <_dtoa_r+0xa32>
 8013d4c:	2339      	movs	r3, #57	@ 0x39
 8013d4e:	f88b 3000 	strb.w	r3, [fp]
 8013d52:	4633      	mov	r3, r6
 8013d54:	461e      	mov	r6, r3
 8013d56:	3b01      	subs	r3, #1
 8013d58:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013d5c:	2a39      	cmp	r2, #57	@ 0x39
 8013d5e:	d04f      	beq.n	8013e00 <_dtoa_r+0xb30>
 8013d60:	3201      	adds	r2, #1
 8013d62:	701a      	strb	r2, [r3, #0]
 8013d64:	e501      	b.n	801376a <_dtoa_r+0x49a>
 8013d66:	2a00      	cmp	r2, #0
 8013d68:	dd03      	ble.n	8013d72 <_dtoa_r+0xaa2>
 8013d6a:	2b39      	cmp	r3, #57	@ 0x39
 8013d6c:	d0ee      	beq.n	8013d4c <_dtoa_r+0xa7c>
 8013d6e:	3301      	adds	r3, #1
 8013d70:	e7c9      	b.n	8013d06 <_dtoa_r+0xa36>
 8013d72:	9a00      	ldr	r2, [sp, #0]
 8013d74:	9908      	ldr	r1, [sp, #32]
 8013d76:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013d7a:	428a      	cmp	r2, r1
 8013d7c:	d029      	beq.n	8013dd2 <_dtoa_r+0xb02>
 8013d7e:	2300      	movs	r3, #0
 8013d80:	220a      	movs	r2, #10
 8013d82:	9902      	ldr	r1, [sp, #8]
 8013d84:	4648      	mov	r0, r9
 8013d86:	f000 f9d7 	bl	8014138 <__multadd>
 8013d8a:	42af      	cmp	r7, r5
 8013d8c:	9002      	str	r0, [sp, #8]
 8013d8e:	f04f 0300 	mov.w	r3, #0
 8013d92:	f04f 020a 	mov.w	r2, #10
 8013d96:	4639      	mov	r1, r7
 8013d98:	4648      	mov	r0, r9
 8013d9a:	d107      	bne.n	8013dac <_dtoa_r+0xadc>
 8013d9c:	f000 f9cc 	bl	8014138 <__multadd>
 8013da0:	4607      	mov	r7, r0
 8013da2:	4605      	mov	r5, r0
 8013da4:	9b00      	ldr	r3, [sp, #0]
 8013da6:	3301      	adds	r3, #1
 8013da8:	9300      	str	r3, [sp, #0]
 8013daa:	e777      	b.n	8013c9c <_dtoa_r+0x9cc>
 8013dac:	f000 f9c4 	bl	8014138 <__multadd>
 8013db0:	4629      	mov	r1, r5
 8013db2:	4607      	mov	r7, r0
 8013db4:	2300      	movs	r3, #0
 8013db6:	220a      	movs	r2, #10
 8013db8:	4648      	mov	r0, r9
 8013dba:	f000 f9bd 	bl	8014138 <__multadd>
 8013dbe:	4605      	mov	r5, r0
 8013dc0:	e7f0      	b.n	8013da4 <_dtoa_r+0xad4>
 8013dc2:	f1bb 0f00 	cmp.w	fp, #0
 8013dc6:	f04f 0700 	mov.w	r7, #0
 8013dca:	bfcc      	ite	gt
 8013dcc:	465e      	movgt	r6, fp
 8013dce:	2601      	movle	r6, #1
 8013dd0:	4456      	add	r6, sl
 8013dd2:	2201      	movs	r2, #1
 8013dd4:	9902      	ldr	r1, [sp, #8]
 8013dd6:	4648      	mov	r0, r9
 8013dd8:	9300      	str	r3, [sp, #0]
 8013dda:	f000 fb55 	bl	8014488 <__lshift>
 8013dde:	4621      	mov	r1, r4
 8013de0:	9002      	str	r0, [sp, #8]
 8013de2:	f000 fbbd 	bl	8014560 <__mcmp>
 8013de6:	2800      	cmp	r0, #0
 8013de8:	dcb3      	bgt.n	8013d52 <_dtoa_r+0xa82>
 8013dea:	d102      	bne.n	8013df2 <_dtoa_r+0xb22>
 8013dec:	9b00      	ldr	r3, [sp, #0]
 8013dee:	07db      	lsls	r3, r3, #31
 8013df0:	d4af      	bmi.n	8013d52 <_dtoa_r+0xa82>
 8013df2:	4633      	mov	r3, r6
 8013df4:	461e      	mov	r6, r3
 8013df6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013dfa:	2a30      	cmp	r2, #48	@ 0x30
 8013dfc:	d0fa      	beq.n	8013df4 <_dtoa_r+0xb24>
 8013dfe:	e4b4      	b.n	801376a <_dtoa_r+0x49a>
 8013e00:	459a      	cmp	sl, r3
 8013e02:	d1a7      	bne.n	8013d54 <_dtoa_r+0xa84>
 8013e04:	2331      	movs	r3, #49	@ 0x31
 8013e06:	f108 0801 	add.w	r8, r8, #1
 8013e0a:	f88a 3000 	strb.w	r3, [sl]
 8013e0e:	e4ac      	b.n	801376a <_dtoa_r+0x49a>
 8013e10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013e12:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8013e70 <_dtoa_r+0xba0>
 8013e16:	b11b      	cbz	r3, 8013e20 <_dtoa_r+0xb50>
 8013e18:	f10a 0308 	add.w	r3, sl, #8
 8013e1c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013e1e:	6013      	str	r3, [r2, #0]
 8013e20:	4650      	mov	r0, sl
 8013e22:	b017      	add	sp, #92	@ 0x5c
 8013e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e28:	9b07      	ldr	r3, [sp, #28]
 8013e2a:	2b01      	cmp	r3, #1
 8013e2c:	f77f ae2d 	ble.w	8013a8a <_dtoa_r+0x7ba>
 8013e30:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013e32:	9308      	str	r3, [sp, #32]
 8013e34:	2001      	movs	r0, #1
 8013e36:	e64c      	b.n	8013ad2 <_dtoa_r+0x802>
 8013e38:	f1bb 0f00 	cmp.w	fp, #0
 8013e3c:	f77f aed8 	ble.w	8013bf0 <_dtoa_r+0x920>
 8013e40:	4656      	mov	r6, sl
 8013e42:	4621      	mov	r1, r4
 8013e44:	9802      	ldr	r0, [sp, #8]
 8013e46:	f7ff f9b6 	bl	80131b6 <quorem>
 8013e4a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8013e4e:	f806 3b01 	strb.w	r3, [r6], #1
 8013e52:	eba6 020a 	sub.w	r2, r6, sl
 8013e56:	4593      	cmp	fp, r2
 8013e58:	ddb3      	ble.n	8013dc2 <_dtoa_r+0xaf2>
 8013e5a:	2300      	movs	r3, #0
 8013e5c:	220a      	movs	r2, #10
 8013e5e:	9902      	ldr	r1, [sp, #8]
 8013e60:	4648      	mov	r0, r9
 8013e62:	f000 f969 	bl	8014138 <__multadd>
 8013e66:	9002      	str	r0, [sp, #8]
 8013e68:	e7eb      	b.n	8013e42 <_dtoa_r+0xb72>
 8013e6a:	bf00      	nop
 8013e6c:	080162ec 	.word	0x080162ec
 8013e70:	08016270 	.word	0x08016270

08013e74 <_free_r>:
 8013e74:	b538      	push	{r3, r4, r5, lr}
 8013e76:	4605      	mov	r5, r0
 8013e78:	2900      	cmp	r1, #0
 8013e7a:	d041      	beq.n	8013f00 <_free_r+0x8c>
 8013e7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013e80:	1f0c      	subs	r4, r1, #4
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	bfb8      	it	lt
 8013e86:	18e4      	addlt	r4, r4, r3
 8013e88:	f000 f8e8 	bl	801405c <__malloc_lock>
 8013e8c:	4a1d      	ldr	r2, [pc, #116]	@ (8013f04 <_free_r+0x90>)
 8013e8e:	6813      	ldr	r3, [r2, #0]
 8013e90:	b933      	cbnz	r3, 8013ea0 <_free_r+0x2c>
 8013e92:	6063      	str	r3, [r4, #4]
 8013e94:	6014      	str	r4, [r2, #0]
 8013e96:	4628      	mov	r0, r5
 8013e98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013e9c:	f000 b8e4 	b.w	8014068 <__malloc_unlock>
 8013ea0:	42a3      	cmp	r3, r4
 8013ea2:	d908      	bls.n	8013eb6 <_free_r+0x42>
 8013ea4:	6820      	ldr	r0, [r4, #0]
 8013ea6:	1821      	adds	r1, r4, r0
 8013ea8:	428b      	cmp	r3, r1
 8013eaa:	bf01      	itttt	eq
 8013eac:	6819      	ldreq	r1, [r3, #0]
 8013eae:	685b      	ldreq	r3, [r3, #4]
 8013eb0:	1809      	addeq	r1, r1, r0
 8013eb2:	6021      	streq	r1, [r4, #0]
 8013eb4:	e7ed      	b.n	8013e92 <_free_r+0x1e>
 8013eb6:	461a      	mov	r2, r3
 8013eb8:	685b      	ldr	r3, [r3, #4]
 8013eba:	b10b      	cbz	r3, 8013ec0 <_free_r+0x4c>
 8013ebc:	42a3      	cmp	r3, r4
 8013ebe:	d9fa      	bls.n	8013eb6 <_free_r+0x42>
 8013ec0:	6811      	ldr	r1, [r2, #0]
 8013ec2:	1850      	adds	r0, r2, r1
 8013ec4:	42a0      	cmp	r0, r4
 8013ec6:	d10b      	bne.n	8013ee0 <_free_r+0x6c>
 8013ec8:	6820      	ldr	r0, [r4, #0]
 8013eca:	4401      	add	r1, r0
 8013ecc:	1850      	adds	r0, r2, r1
 8013ece:	6011      	str	r1, [r2, #0]
 8013ed0:	4283      	cmp	r3, r0
 8013ed2:	d1e0      	bne.n	8013e96 <_free_r+0x22>
 8013ed4:	6818      	ldr	r0, [r3, #0]
 8013ed6:	685b      	ldr	r3, [r3, #4]
 8013ed8:	4408      	add	r0, r1
 8013eda:	6053      	str	r3, [r2, #4]
 8013edc:	6010      	str	r0, [r2, #0]
 8013ede:	e7da      	b.n	8013e96 <_free_r+0x22>
 8013ee0:	d902      	bls.n	8013ee8 <_free_r+0x74>
 8013ee2:	230c      	movs	r3, #12
 8013ee4:	602b      	str	r3, [r5, #0]
 8013ee6:	e7d6      	b.n	8013e96 <_free_r+0x22>
 8013ee8:	6820      	ldr	r0, [r4, #0]
 8013eea:	1821      	adds	r1, r4, r0
 8013eec:	428b      	cmp	r3, r1
 8013eee:	bf02      	ittt	eq
 8013ef0:	6819      	ldreq	r1, [r3, #0]
 8013ef2:	685b      	ldreq	r3, [r3, #4]
 8013ef4:	1809      	addeq	r1, r1, r0
 8013ef6:	6063      	str	r3, [r4, #4]
 8013ef8:	bf08      	it	eq
 8013efa:	6021      	streq	r1, [r4, #0]
 8013efc:	6054      	str	r4, [r2, #4]
 8013efe:	e7ca      	b.n	8013e96 <_free_r+0x22>
 8013f00:	bd38      	pop	{r3, r4, r5, pc}
 8013f02:	bf00      	nop
 8013f04:	2000129c 	.word	0x2000129c

08013f08 <malloc>:
 8013f08:	4b02      	ldr	r3, [pc, #8]	@ (8013f14 <malloc+0xc>)
 8013f0a:	4601      	mov	r1, r0
 8013f0c:	6818      	ldr	r0, [r3, #0]
 8013f0e:	f000 b825 	b.w	8013f5c <_malloc_r>
 8013f12:	bf00      	nop
 8013f14:	200000c0 	.word	0x200000c0

08013f18 <sbrk_aligned>:
 8013f18:	b570      	push	{r4, r5, r6, lr}
 8013f1a:	4e0f      	ldr	r6, [pc, #60]	@ (8013f58 <sbrk_aligned+0x40>)
 8013f1c:	460c      	mov	r4, r1
 8013f1e:	4605      	mov	r5, r0
 8013f20:	6831      	ldr	r1, [r6, #0]
 8013f22:	b911      	cbnz	r1, 8013f2a <sbrk_aligned+0x12>
 8013f24:	f001 f80c 	bl	8014f40 <_sbrk_r>
 8013f28:	6030      	str	r0, [r6, #0]
 8013f2a:	4621      	mov	r1, r4
 8013f2c:	4628      	mov	r0, r5
 8013f2e:	f001 f807 	bl	8014f40 <_sbrk_r>
 8013f32:	1c43      	adds	r3, r0, #1
 8013f34:	d103      	bne.n	8013f3e <sbrk_aligned+0x26>
 8013f36:	f04f 34ff 	mov.w	r4, #4294967295
 8013f3a:	4620      	mov	r0, r4
 8013f3c:	bd70      	pop	{r4, r5, r6, pc}
 8013f3e:	1cc4      	adds	r4, r0, #3
 8013f40:	f024 0403 	bic.w	r4, r4, #3
 8013f44:	42a0      	cmp	r0, r4
 8013f46:	d0f8      	beq.n	8013f3a <sbrk_aligned+0x22>
 8013f48:	1a21      	subs	r1, r4, r0
 8013f4a:	4628      	mov	r0, r5
 8013f4c:	f000 fff8 	bl	8014f40 <_sbrk_r>
 8013f50:	3001      	adds	r0, #1
 8013f52:	d1f2      	bne.n	8013f3a <sbrk_aligned+0x22>
 8013f54:	e7ef      	b.n	8013f36 <sbrk_aligned+0x1e>
 8013f56:	bf00      	nop
 8013f58:	20001298 	.word	0x20001298

08013f5c <_malloc_r>:
 8013f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f60:	1ccd      	adds	r5, r1, #3
 8013f62:	4606      	mov	r6, r0
 8013f64:	f025 0503 	bic.w	r5, r5, #3
 8013f68:	3508      	adds	r5, #8
 8013f6a:	2d0c      	cmp	r5, #12
 8013f6c:	bf38      	it	cc
 8013f6e:	250c      	movcc	r5, #12
 8013f70:	2d00      	cmp	r5, #0
 8013f72:	db01      	blt.n	8013f78 <_malloc_r+0x1c>
 8013f74:	42a9      	cmp	r1, r5
 8013f76:	d904      	bls.n	8013f82 <_malloc_r+0x26>
 8013f78:	230c      	movs	r3, #12
 8013f7a:	6033      	str	r3, [r6, #0]
 8013f7c:	2000      	movs	r0, #0
 8013f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014058 <_malloc_r+0xfc>
 8013f86:	f000 f869 	bl	801405c <__malloc_lock>
 8013f8a:	f8d8 3000 	ldr.w	r3, [r8]
 8013f8e:	461c      	mov	r4, r3
 8013f90:	bb44      	cbnz	r4, 8013fe4 <_malloc_r+0x88>
 8013f92:	4629      	mov	r1, r5
 8013f94:	4630      	mov	r0, r6
 8013f96:	f7ff ffbf 	bl	8013f18 <sbrk_aligned>
 8013f9a:	1c43      	adds	r3, r0, #1
 8013f9c:	4604      	mov	r4, r0
 8013f9e:	d158      	bne.n	8014052 <_malloc_r+0xf6>
 8013fa0:	f8d8 4000 	ldr.w	r4, [r8]
 8013fa4:	4627      	mov	r7, r4
 8013fa6:	2f00      	cmp	r7, #0
 8013fa8:	d143      	bne.n	8014032 <_malloc_r+0xd6>
 8013faa:	2c00      	cmp	r4, #0
 8013fac:	d04b      	beq.n	8014046 <_malloc_r+0xea>
 8013fae:	6823      	ldr	r3, [r4, #0]
 8013fb0:	4639      	mov	r1, r7
 8013fb2:	4630      	mov	r0, r6
 8013fb4:	eb04 0903 	add.w	r9, r4, r3
 8013fb8:	f000 ffc2 	bl	8014f40 <_sbrk_r>
 8013fbc:	4581      	cmp	r9, r0
 8013fbe:	d142      	bne.n	8014046 <_malloc_r+0xea>
 8013fc0:	6821      	ldr	r1, [r4, #0]
 8013fc2:	4630      	mov	r0, r6
 8013fc4:	1a6d      	subs	r5, r5, r1
 8013fc6:	4629      	mov	r1, r5
 8013fc8:	f7ff ffa6 	bl	8013f18 <sbrk_aligned>
 8013fcc:	3001      	adds	r0, #1
 8013fce:	d03a      	beq.n	8014046 <_malloc_r+0xea>
 8013fd0:	6823      	ldr	r3, [r4, #0]
 8013fd2:	442b      	add	r3, r5
 8013fd4:	6023      	str	r3, [r4, #0]
 8013fd6:	f8d8 3000 	ldr.w	r3, [r8]
 8013fda:	685a      	ldr	r2, [r3, #4]
 8013fdc:	bb62      	cbnz	r2, 8014038 <_malloc_r+0xdc>
 8013fde:	f8c8 7000 	str.w	r7, [r8]
 8013fe2:	e00f      	b.n	8014004 <_malloc_r+0xa8>
 8013fe4:	6822      	ldr	r2, [r4, #0]
 8013fe6:	1b52      	subs	r2, r2, r5
 8013fe8:	d420      	bmi.n	801402c <_malloc_r+0xd0>
 8013fea:	2a0b      	cmp	r2, #11
 8013fec:	d917      	bls.n	801401e <_malloc_r+0xc2>
 8013fee:	1961      	adds	r1, r4, r5
 8013ff0:	42a3      	cmp	r3, r4
 8013ff2:	6025      	str	r5, [r4, #0]
 8013ff4:	bf18      	it	ne
 8013ff6:	6059      	strne	r1, [r3, #4]
 8013ff8:	6863      	ldr	r3, [r4, #4]
 8013ffa:	bf08      	it	eq
 8013ffc:	f8c8 1000 	streq.w	r1, [r8]
 8014000:	5162      	str	r2, [r4, r5]
 8014002:	604b      	str	r3, [r1, #4]
 8014004:	4630      	mov	r0, r6
 8014006:	f000 f82f 	bl	8014068 <__malloc_unlock>
 801400a:	f104 000b 	add.w	r0, r4, #11
 801400e:	1d23      	adds	r3, r4, #4
 8014010:	f020 0007 	bic.w	r0, r0, #7
 8014014:	1ac2      	subs	r2, r0, r3
 8014016:	bf1c      	itt	ne
 8014018:	1a1b      	subne	r3, r3, r0
 801401a:	50a3      	strne	r3, [r4, r2]
 801401c:	e7af      	b.n	8013f7e <_malloc_r+0x22>
 801401e:	6862      	ldr	r2, [r4, #4]
 8014020:	42a3      	cmp	r3, r4
 8014022:	bf0c      	ite	eq
 8014024:	f8c8 2000 	streq.w	r2, [r8]
 8014028:	605a      	strne	r2, [r3, #4]
 801402a:	e7eb      	b.n	8014004 <_malloc_r+0xa8>
 801402c:	4623      	mov	r3, r4
 801402e:	6864      	ldr	r4, [r4, #4]
 8014030:	e7ae      	b.n	8013f90 <_malloc_r+0x34>
 8014032:	463c      	mov	r4, r7
 8014034:	687f      	ldr	r7, [r7, #4]
 8014036:	e7b6      	b.n	8013fa6 <_malloc_r+0x4a>
 8014038:	461a      	mov	r2, r3
 801403a:	685b      	ldr	r3, [r3, #4]
 801403c:	42a3      	cmp	r3, r4
 801403e:	d1fb      	bne.n	8014038 <_malloc_r+0xdc>
 8014040:	2300      	movs	r3, #0
 8014042:	6053      	str	r3, [r2, #4]
 8014044:	e7de      	b.n	8014004 <_malloc_r+0xa8>
 8014046:	230c      	movs	r3, #12
 8014048:	4630      	mov	r0, r6
 801404a:	6033      	str	r3, [r6, #0]
 801404c:	f000 f80c 	bl	8014068 <__malloc_unlock>
 8014050:	e794      	b.n	8013f7c <_malloc_r+0x20>
 8014052:	6005      	str	r5, [r0, #0]
 8014054:	e7d6      	b.n	8014004 <_malloc_r+0xa8>
 8014056:	bf00      	nop
 8014058:	2000129c 	.word	0x2000129c

0801405c <__malloc_lock>:
 801405c:	4801      	ldr	r0, [pc, #4]	@ (8014064 <__malloc_lock+0x8>)
 801405e:	f7ff b89a 	b.w	8013196 <__retarget_lock_acquire_recursive>
 8014062:	bf00      	nop
 8014064:	20001294 	.word	0x20001294

08014068 <__malloc_unlock>:
 8014068:	4801      	ldr	r0, [pc, #4]	@ (8014070 <__malloc_unlock+0x8>)
 801406a:	f7ff b895 	b.w	8013198 <__retarget_lock_release_recursive>
 801406e:	bf00      	nop
 8014070:	20001294 	.word	0x20001294

08014074 <_Balloc>:
 8014074:	b570      	push	{r4, r5, r6, lr}
 8014076:	69c6      	ldr	r6, [r0, #28]
 8014078:	4604      	mov	r4, r0
 801407a:	460d      	mov	r5, r1
 801407c:	b976      	cbnz	r6, 801409c <_Balloc+0x28>
 801407e:	2010      	movs	r0, #16
 8014080:	f7ff ff42 	bl	8013f08 <malloc>
 8014084:	4602      	mov	r2, r0
 8014086:	61e0      	str	r0, [r4, #28]
 8014088:	b920      	cbnz	r0, 8014094 <_Balloc+0x20>
 801408a:	4b18      	ldr	r3, [pc, #96]	@ (80140ec <_Balloc+0x78>)
 801408c:	216b      	movs	r1, #107	@ 0x6b
 801408e:	4818      	ldr	r0, [pc, #96]	@ (80140f0 <_Balloc+0x7c>)
 8014090:	f000 ff74 	bl	8014f7c <__assert_func>
 8014094:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014098:	6006      	str	r6, [r0, #0]
 801409a:	60c6      	str	r6, [r0, #12]
 801409c:	69e6      	ldr	r6, [r4, #28]
 801409e:	68f3      	ldr	r3, [r6, #12]
 80140a0:	b183      	cbz	r3, 80140c4 <_Balloc+0x50>
 80140a2:	69e3      	ldr	r3, [r4, #28]
 80140a4:	68db      	ldr	r3, [r3, #12]
 80140a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80140aa:	b9b8      	cbnz	r0, 80140dc <_Balloc+0x68>
 80140ac:	2101      	movs	r1, #1
 80140ae:	4620      	mov	r0, r4
 80140b0:	fa01 f605 	lsl.w	r6, r1, r5
 80140b4:	1d72      	adds	r2, r6, #5
 80140b6:	0092      	lsls	r2, r2, #2
 80140b8:	f000 ff7e 	bl	8014fb8 <_calloc_r>
 80140bc:	b160      	cbz	r0, 80140d8 <_Balloc+0x64>
 80140be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80140c2:	e00e      	b.n	80140e2 <_Balloc+0x6e>
 80140c4:	2221      	movs	r2, #33	@ 0x21
 80140c6:	2104      	movs	r1, #4
 80140c8:	4620      	mov	r0, r4
 80140ca:	f000 ff75 	bl	8014fb8 <_calloc_r>
 80140ce:	69e3      	ldr	r3, [r4, #28]
 80140d0:	60f0      	str	r0, [r6, #12]
 80140d2:	68db      	ldr	r3, [r3, #12]
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d1e4      	bne.n	80140a2 <_Balloc+0x2e>
 80140d8:	2000      	movs	r0, #0
 80140da:	bd70      	pop	{r4, r5, r6, pc}
 80140dc:	6802      	ldr	r2, [r0, #0]
 80140de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80140e2:	2300      	movs	r3, #0
 80140e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80140e8:	e7f7      	b.n	80140da <_Balloc+0x66>
 80140ea:	bf00      	nop
 80140ec:	0801627d 	.word	0x0801627d
 80140f0:	080162fd 	.word	0x080162fd

080140f4 <_Bfree>:
 80140f4:	b570      	push	{r4, r5, r6, lr}
 80140f6:	69c6      	ldr	r6, [r0, #28]
 80140f8:	4605      	mov	r5, r0
 80140fa:	460c      	mov	r4, r1
 80140fc:	b976      	cbnz	r6, 801411c <_Bfree+0x28>
 80140fe:	2010      	movs	r0, #16
 8014100:	f7ff ff02 	bl	8013f08 <malloc>
 8014104:	4602      	mov	r2, r0
 8014106:	61e8      	str	r0, [r5, #28]
 8014108:	b920      	cbnz	r0, 8014114 <_Bfree+0x20>
 801410a:	4b09      	ldr	r3, [pc, #36]	@ (8014130 <_Bfree+0x3c>)
 801410c:	218f      	movs	r1, #143	@ 0x8f
 801410e:	4809      	ldr	r0, [pc, #36]	@ (8014134 <_Bfree+0x40>)
 8014110:	f000 ff34 	bl	8014f7c <__assert_func>
 8014114:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014118:	6006      	str	r6, [r0, #0]
 801411a:	60c6      	str	r6, [r0, #12]
 801411c:	b13c      	cbz	r4, 801412e <_Bfree+0x3a>
 801411e:	69eb      	ldr	r3, [r5, #28]
 8014120:	6862      	ldr	r2, [r4, #4]
 8014122:	68db      	ldr	r3, [r3, #12]
 8014124:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014128:	6021      	str	r1, [r4, #0]
 801412a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801412e:	bd70      	pop	{r4, r5, r6, pc}
 8014130:	0801627d 	.word	0x0801627d
 8014134:	080162fd 	.word	0x080162fd

08014138 <__multadd>:
 8014138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801413c:	f101 0c14 	add.w	ip, r1, #20
 8014140:	4607      	mov	r7, r0
 8014142:	460c      	mov	r4, r1
 8014144:	461e      	mov	r6, r3
 8014146:	690d      	ldr	r5, [r1, #16]
 8014148:	2000      	movs	r0, #0
 801414a:	f8dc 3000 	ldr.w	r3, [ip]
 801414e:	3001      	adds	r0, #1
 8014150:	b299      	uxth	r1, r3
 8014152:	4285      	cmp	r5, r0
 8014154:	fb02 6101 	mla	r1, r2, r1, r6
 8014158:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801415c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8014160:	b289      	uxth	r1, r1
 8014162:	fb02 3306 	mla	r3, r2, r6, r3
 8014166:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801416a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801416e:	f84c 1b04 	str.w	r1, [ip], #4
 8014172:	dcea      	bgt.n	801414a <__multadd+0x12>
 8014174:	b30e      	cbz	r6, 80141ba <__multadd+0x82>
 8014176:	68a3      	ldr	r3, [r4, #8]
 8014178:	42ab      	cmp	r3, r5
 801417a:	dc19      	bgt.n	80141b0 <__multadd+0x78>
 801417c:	6861      	ldr	r1, [r4, #4]
 801417e:	4638      	mov	r0, r7
 8014180:	3101      	adds	r1, #1
 8014182:	f7ff ff77 	bl	8014074 <_Balloc>
 8014186:	4680      	mov	r8, r0
 8014188:	b928      	cbnz	r0, 8014196 <__multadd+0x5e>
 801418a:	4602      	mov	r2, r0
 801418c:	4b0c      	ldr	r3, [pc, #48]	@ (80141c0 <__multadd+0x88>)
 801418e:	21ba      	movs	r1, #186	@ 0xba
 8014190:	480c      	ldr	r0, [pc, #48]	@ (80141c4 <__multadd+0x8c>)
 8014192:	f000 fef3 	bl	8014f7c <__assert_func>
 8014196:	6922      	ldr	r2, [r4, #16]
 8014198:	f104 010c 	add.w	r1, r4, #12
 801419c:	300c      	adds	r0, #12
 801419e:	3202      	adds	r2, #2
 80141a0:	0092      	lsls	r2, r2, #2
 80141a2:	f000 fedd 	bl	8014f60 <memcpy>
 80141a6:	4621      	mov	r1, r4
 80141a8:	4644      	mov	r4, r8
 80141aa:	4638      	mov	r0, r7
 80141ac:	f7ff ffa2 	bl	80140f4 <_Bfree>
 80141b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80141b4:	3501      	adds	r5, #1
 80141b6:	615e      	str	r6, [r3, #20]
 80141b8:	6125      	str	r5, [r4, #16]
 80141ba:	4620      	mov	r0, r4
 80141bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141c0:	080162ec 	.word	0x080162ec
 80141c4:	080162fd 	.word	0x080162fd

080141c8 <__hi0bits>:
 80141c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80141cc:	4603      	mov	r3, r0
 80141ce:	bf36      	itet	cc
 80141d0:	0403      	lslcc	r3, r0, #16
 80141d2:	2000      	movcs	r0, #0
 80141d4:	2010      	movcc	r0, #16
 80141d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80141da:	bf3c      	itt	cc
 80141dc:	021b      	lslcc	r3, r3, #8
 80141de:	3008      	addcc	r0, #8
 80141e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80141e4:	bf3c      	itt	cc
 80141e6:	011b      	lslcc	r3, r3, #4
 80141e8:	3004      	addcc	r0, #4
 80141ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80141ee:	bf3c      	itt	cc
 80141f0:	009b      	lslcc	r3, r3, #2
 80141f2:	3002      	addcc	r0, #2
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	db05      	blt.n	8014204 <__hi0bits+0x3c>
 80141f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80141fc:	f100 0001 	add.w	r0, r0, #1
 8014200:	bf08      	it	eq
 8014202:	2020      	moveq	r0, #32
 8014204:	4770      	bx	lr

08014206 <__lo0bits>:
 8014206:	6803      	ldr	r3, [r0, #0]
 8014208:	4602      	mov	r2, r0
 801420a:	f013 0007 	ands.w	r0, r3, #7
 801420e:	d00b      	beq.n	8014228 <__lo0bits+0x22>
 8014210:	07d9      	lsls	r1, r3, #31
 8014212:	d421      	bmi.n	8014258 <__lo0bits+0x52>
 8014214:	0798      	lsls	r0, r3, #30
 8014216:	bf47      	ittee	mi
 8014218:	085b      	lsrmi	r3, r3, #1
 801421a:	2001      	movmi	r0, #1
 801421c:	089b      	lsrpl	r3, r3, #2
 801421e:	2002      	movpl	r0, #2
 8014220:	bf4c      	ite	mi
 8014222:	6013      	strmi	r3, [r2, #0]
 8014224:	6013      	strpl	r3, [r2, #0]
 8014226:	4770      	bx	lr
 8014228:	b299      	uxth	r1, r3
 801422a:	b909      	cbnz	r1, 8014230 <__lo0bits+0x2a>
 801422c:	0c1b      	lsrs	r3, r3, #16
 801422e:	2010      	movs	r0, #16
 8014230:	b2d9      	uxtb	r1, r3
 8014232:	b909      	cbnz	r1, 8014238 <__lo0bits+0x32>
 8014234:	3008      	adds	r0, #8
 8014236:	0a1b      	lsrs	r3, r3, #8
 8014238:	0719      	lsls	r1, r3, #28
 801423a:	bf04      	itt	eq
 801423c:	091b      	lsreq	r3, r3, #4
 801423e:	3004      	addeq	r0, #4
 8014240:	0799      	lsls	r1, r3, #30
 8014242:	bf04      	itt	eq
 8014244:	089b      	lsreq	r3, r3, #2
 8014246:	3002      	addeq	r0, #2
 8014248:	07d9      	lsls	r1, r3, #31
 801424a:	d403      	bmi.n	8014254 <__lo0bits+0x4e>
 801424c:	085b      	lsrs	r3, r3, #1
 801424e:	f100 0001 	add.w	r0, r0, #1
 8014252:	d003      	beq.n	801425c <__lo0bits+0x56>
 8014254:	6013      	str	r3, [r2, #0]
 8014256:	4770      	bx	lr
 8014258:	2000      	movs	r0, #0
 801425a:	4770      	bx	lr
 801425c:	2020      	movs	r0, #32
 801425e:	4770      	bx	lr

08014260 <__i2b>:
 8014260:	b510      	push	{r4, lr}
 8014262:	460c      	mov	r4, r1
 8014264:	2101      	movs	r1, #1
 8014266:	f7ff ff05 	bl	8014074 <_Balloc>
 801426a:	4602      	mov	r2, r0
 801426c:	b928      	cbnz	r0, 801427a <__i2b+0x1a>
 801426e:	4b05      	ldr	r3, [pc, #20]	@ (8014284 <__i2b+0x24>)
 8014270:	f240 1145 	movw	r1, #325	@ 0x145
 8014274:	4804      	ldr	r0, [pc, #16]	@ (8014288 <__i2b+0x28>)
 8014276:	f000 fe81 	bl	8014f7c <__assert_func>
 801427a:	2301      	movs	r3, #1
 801427c:	6144      	str	r4, [r0, #20]
 801427e:	6103      	str	r3, [r0, #16]
 8014280:	bd10      	pop	{r4, pc}
 8014282:	bf00      	nop
 8014284:	080162ec 	.word	0x080162ec
 8014288:	080162fd 	.word	0x080162fd

0801428c <__multiply>:
 801428c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014290:	4617      	mov	r7, r2
 8014292:	690a      	ldr	r2, [r1, #16]
 8014294:	4689      	mov	r9, r1
 8014296:	b085      	sub	sp, #20
 8014298:	693b      	ldr	r3, [r7, #16]
 801429a:	429a      	cmp	r2, r3
 801429c:	bfa2      	ittt	ge
 801429e:	463b      	movge	r3, r7
 80142a0:	460f      	movge	r7, r1
 80142a2:	4699      	movge	r9, r3
 80142a4:	693d      	ldr	r5, [r7, #16]
 80142a6:	68bb      	ldr	r3, [r7, #8]
 80142a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80142ac:	6879      	ldr	r1, [r7, #4]
 80142ae:	eb05 060a 	add.w	r6, r5, sl
 80142b2:	42b3      	cmp	r3, r6
 80142b4:	bfb8      	it	lt
 80142b6:	3101      	addlt	r1, #1
 80142b8:	f7ff fedc 	bl	8014074 <_Balloc>
 80142bc:	b930      	cbnz	r0, 80142cc <__multiply+0x40>
 80142be:	4602      	mov	r2, r0
 80142c0:	4b42      	ldr	r3, [pc, #264]	@ (80143cc <__multiply+0x140>)
 80142c2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80142c6:	4842      	ldr	r0, [pc, #264]	@ (80143d0 <__multiply+0x144>)
 80142c8:	f000 fe58 	bl	8014f7c <__assert_func>
 80142cc:	f100 0414 	add.w	r4, r0, #20
 80142d0:	2200      	movs	r2, #0
 80142d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80142d6:	4623      	mov	r3, r4
 80142d8:	4573      	cmp	r3, lr
 80142da:	d320      	bcc.n	801431e <__multiply+0x92>
 80142dc:	f107 0814 	add.w	r8, r7, #20
 80142e0:	f109 0114 	add.w	r1, r9, #20
 80142e4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80142e8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80142ec:	9302      	str	r3, [sp, #8]
 80142ee:	1beb      	subs	r3, r5, r7
 80142f0:	3715      	adds	r7, #21
 80142f2:	3b15      	subs	r3, #21
 80142f4:	f023 0303 	bic.w	r3, r3, #3
 80142f8:	3304      	adds	r3, #4
 80142fa:	42bd      	cmp	r5, r7
 80142fc:	bf38      	it	cc
 80142fe:	2304      	movcc	r3, #4
 8014300:	9301      	str	r3, [sp, #4]
 8014302:	9b02      	ldr	r3, [sp, #8]
 8014304:	9103      	str	r1, [sp, #12]
 8014306:	428b      	cmp	r3, r1
 8014308:	d80c      	bhi.n	8014324 <__multiply+0x98>
 801430a:	2e00      	cmp	r6, #0
 801430c:	dd03      	ble.n	8014316 <__multiply+0x8a>
 801430e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014312:	2b00      	cmp	r3, #0
 8014314:	d057      	beq.n	80143c6 <__multiply+0x13a>
 8014316:	6106      	str	r6, [r0, #16]
 8014318:	b005      	add	sp, #20
 801431a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801431e:	f843 2b04 	str.w	r2, [r3], #4
 8014322:	e7d9      	b.n	80142d8 <__multiply+0x4c>
 8014324:	f8b1 a000 	ldrh.w	sl, [r1]
 8014328:	f1ba 0f00 	cmp.w	sl, #0
 801432c:	d021      	beq.n	8014372 <__multiply+0xe6>
 801432e:	46c4      	mov	ip, r8
 8014330:	46a1      	mov	r9, r4
 8014332:	2700      	movs	r7, #0
 8014334:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014338:	f8d9 3000 	ldr.w	r3, [r9]
 801433c:	fa1f fb82 	uxth.w	fp, r2
 8014340:	4565      	cmp	r5, ip
 8014342:	b29b      	uxth	r3, r3
 8014344:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8014348:	fb0a 330b 	mla	r3, sl, fp, r3
 801434c:	443b      	add	r3, r7
 801434e:	f8d9 7000 	ldr.w	r7, [r9]
 8014352:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8014356:	fb0a 7202 	mla	r2, sl, r2, r7
 801435a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801435e:	b29b      	uxth	r3, r3
 8014360:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8014364:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014368:	f849 3b04 	str.w	r3, [r9], #4
 801436c:	d8e2      	bhi.n	8014334 <__multiply+0xa8>
 801436e:	9b01      	ldr	r3, [sp, #4]
 8014370:	50e7      	str	r7, [r4, r3]
 8014372:	9b03      	ldr	r3, [sp, #12]
 8014374:	3104      	adds	r1, #4
 8014376:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801437a:	f1b9 0f00 	cmp.w	r9, #0
 801437e:	d020      	beq.n	80143c2 <__multiply+0x136>
 8014380:	6823      	ldr	r3, [r4, #0]
 8014382:	4647      	mov	r7, r8
 8014384:	46a4      	mov	ip, r4
 8014386:	f04f 0a00 	mov.w	sl, #0
 801438a:	f8b7 b000 	ldrh.w	fp, [r7]
 801438e:	b29b      	uxth	r3, r3
 8014390:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8014394:	fb09 220b 	mla	r2, r9, fp, r2
 8014398:	4452      	add	r2, sl
 801439a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801439e:	f84c 3b04 	str.w	r3, [ip], #4
 80143a2:	f857 3b04 	ldr.w	r3, [r7], #4
 80143a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80143aa:	f8bc 3000 	ldrh.w	r3, [ip]
 80143ae:	42bd      	cmp	r5, r7
 80143b0:	fb09 330a 	mla	r3, r9, sl, r3
 80143b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80143b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80143bc:	d8e5      	bhi.n	801438a <__multiply+0xfe>
 80143be:	9a01      	ldr	r2, [sp, #4]
 80143c0:	50a3      	str	r3, [r4, r2]
 80143c2:	3404      	adds	r4, #4
 80143c4:	e79d      	b.n	8014302 <__multiply+0x76>
 80143c6:	3e01      	subs	r6, #1
 80143c8:	e79f      	b.n	801430a <__multiply+0x7e>
 80143ca:	bf00      	nop
 80143cc:	080162ec 	.word	0x080162ec
 80143d0:	080162fd 	.word	0x080162fd

080143d4 <__pow5mult>:
 80143d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80143d8:	4615      	mov	r5, r2
 80143da:	f012 0203 	ands.w	r2, r2, #3
 80143de:	4607      	mov	r7, r0
 80143e0:	460e      	mov	r6, r1
 80143e2:	d007      	beq.n	80143f4 <__pow5mult+0x20>
 80143e4:	3a01      	subs	r2, #1
 80143e6:	4c25      	ldr	r4, [pc, #148]	@ (801447c <__pow5mult+0xa8>)
 80143e8:	2300      	movs	r3, #0
 80143ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80143ee:	f7ff fea3 	bl	8014138 <__multadd>
 80143f2:	4606      	mov	r6, r0
 80143f4:	10ad      	asrs	r5, r5, #2
 80143f6:	d03d      	beq.n	8014474 <__pow5mult+0xa0>
 80143f8:	69fc      	ldr	r4, [r7, #28]
 80143fa:	b97c      	cbnz	r4, 801441c <__pow5mult+0x48>
 80143fc:	2010      	movs	r0, #16
 80143fe:	f7ff fd83 	bl	8013f08 <malloc>
 8014402:	4602      	mov	r2, r0
 8014404:	61f8      	str	r0, [r7, #28]
 8014406:	b928      	cbnz	r0, 8014414 <__pow5mult+0x40>
 8014408:	4b1d      	ldr	r3, [pc, #116]	@ (8014480 <__pow5mult+0xac>)
 801440a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801440e:	481d      	ldr	r0, [pc, #116]	@ (8014484 <__pow5mult+0xb0>)
 8014410:	f000 fdb4 	bl	8014f7c <__assert_func>
 8014414:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014418:	6004      	str	r4, [r0, #0]
 801441a:	60c4      	str	r4, [r0, #12]
 801441c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014420:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014424:	b94c      	cbnz	r4, 801443a <__pow5mult+0x66>
 8014426:	f240 2171 	movw	r1, #625	@ 0x271
 801442a:	4638      	mov	r0, r7
 801442c:	f7ff ff18 	bl	8014260 <__i2b>
 8014430:	2300      	movs	r3, #0
 8014432:	4604      	mov	r4, r0
 8014434:	f8c8 0008 	str.w	r0, [r8, #8]
 8014438:	6003      	str	r3, [r0, #0]
 801443a:	f04f 0900 	mov.w	r9, #0
 801443e:	07eb      	lsls	r3, r5, #31
 8014440:	d50a      	bpl.n	8014458 <__pow5mult+0x84>
 8014442:	4631      	mov	r1, r6
 8014444:	4622      	mov	r2, r4
 8014446:	4638      	mov	r0, r7
 8014448:	f7ff ff20 	bl	801428c <__multiply>
 801444c:	4680      	mov	r8, r0
 801444e:	4631      	mov	r1, r6
 8014450:	4638      	mov	r0, r7
 8014452:	4646      	mov	r6, r8
 8014454:	f7ff fe4e 	bl	80140f4 <_Bfree>
 8014458:	106d      	asrs	r5, r5, #1
 801445a:	d00b      	beq.n	8014474 <__pow5mult+0xa0>
 801445c:	6820      	ldr	r0, [r4, #0]
 801445e:	b938      	cbnz	r0, 8014470 <__pow5mult+0x9c>
 8014460:	4622      	mov	r2, r4
 8014462:	4621      	mov	r1, r4
 8014464:	4638      	mov	r0, r7
 8014466:	f7ff ff11 	bl	801428c <__multiply>
 801446a:	6020      	str	r0, [r4, #0]
 801446c:	f8c0 9000 	str.w	r9, [r0]
 8014470:	4604      	mov	r4, r0
 8014472:	e7e4      	b.n	801443e <__pow5mult+0x6a>
 8014474:	4630      	mov	r0, r6
 8014476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801447a:	bf00      	nop
 801447c:	080163b0 	.word	0x080163b0
 8014480:	0801627d 	.word	0x0801627d
 8014484:	080162fd 	.word	0x080162fd

08014488 <__lshift>:
 8014488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801448c:	460c      	mov	r4, r1
 801448e:	4607      	mov	r7, r0
 8014490:	4691      	mov	r9, r2
 8014492:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014496:	6923      	ldr	r3, [r4, #16]
 8014498:	6849      	ldr	r1, [r1, #4]
 801449a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801449e:	68a3      	ldr	r3, [r4, #8]
 80144a0:	f108 0601 	add.w	r6, r8, #1
 80144a4:	42b3      	cmp	r3, r6
 80144a6:	db0b      	blt.n	80144c0 <__lshift+0x38>
 80144a8:	4638      	mov	r0, r7
 80144aa:	f7ff fde3 	bl	8014074 <_Balloc>
 80144ae:	4605      	mov	r5, r0
 80144b0:	b948      	cbnz	r0, 80144c6 <__lshift+0x3e>
 80144b2:	4602      	mov	r2, r0
 80144b4:	4b28      	ldr	r3, [pc, #160]	@ (8014558 <__lshift+0xd0>)
 80144b6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80144ba:	4828      	ldr	r0, [pc, #160]	@ (801455c <__lshift+0xd4>)
 80144bc:	f000 fd5e 	bl	8014f7c <__assert_func>
 80144c0:	3101      	adds	r1, #1
 80144c2:	005b      	lsls	r3, r3, #1
 80144c4:	e7ee      	b.n	80144a4 <__lshift+0x1c>
 80144c6:	2300      	movs	r3, #0
 80144c8:	f100 0114 	add.w	r1, r0, #20
 80144cc:	f100 0210 	add.w	r2, r0, #16
 80144d0:	4618      	mov	r0, r3
 80144d2:	4553      	cmp	r3, sl
 80144d4:	db33      	blt.n	801453e <__lshift+0xb6>
 80144d6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80144da:	f104 0314 	add.w	r3, r4, #20
 80144de:	6920      	ldr	r0, [r4, #16]
 80144e0:	f019 091f 	ands.w	r9, r9, #31
 80144e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80144e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80144ec:	d02b      	beq.n	8014546 <__lshift+0xbe>
 80144ee:	f1c9 0e20 	rsb	lr, r9, #32
 80144f2:	468a      	mov	sl, r1
 80144f4:	2200      	movs	r2, #0
 80144f6:	6818      	ldr	r0, [r3, #0]
 80144f8:	fa00 f009 	lsl.w	r0, r0, r9
 80144fc:	4310      	orrs	r0, r2
 80144fe:	f84a 0b04 	str.w	r0, [sl], #4
 8014502:	f853 2b04 	ldr.w	r2, [r3], #4
 8014506:	459c      	cmp	ip, r3
 8014508:	fa22 f20e 	lsr.w	r2, r2, lr
 801450c:	d8f3      	bhi.n	80144f6 <__lshift+0x6e>
 801450e:	ebac 0304 	sub.w	r3, ip, r4
 8014512:	f104 0015 	add.w	r0, r4, #21
 8014516:	3b15      	subs	r3, #21
 8014518:	f023 0303 	bic.w	r3, r3, #3
 801451c:	3304      	adds	r3, #4
 801451e:	4560      	cmp	r0, ip
 8014520:	bf88      	it	hi
 8014522:	2304      	movhi	r3, #4
 8014524:	50ca      	str	r2, [r1, r3]
 8014526:	b10a      	cbz	r2, 801452c <__lshift+0xa4>
 8014528:	f108 0602 	add.w	r6, r8, #2
 801452c:	3e01      	subs	r6, #1
 801452e:	4638      	mov	r0, r7
 8014530:	4621      	mov	r1, r4
 8014532:	612e      	str	r6, [r5, #16]
 8014534:	f7ff fdde 	bl	80140f4 <_Bfree>
 8014538:	4628      	mov	r0, r5
 801453a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801453e:	3301      	adds	r3, #1
 8014540:	f842 0f04 	str.w	r0, [r2, #4]!
 8014544:	e7c5      	b.n	80144d2 <__lshift+0x4a>
 8014546:	3904      	subs	r1, #4
 8014548:	f853 2b04 	ldr.w	r2, [r3], #4
 801454c:	459c      	cmp	ip, r3
 801454e:	f841 2f04 	str.w	r2, [r1, #4]!
 8014552:	d8f9      	bhi.n	8014548 <__lshift+0xc0>
 8014554:	e7ea      	b.n	801452c <__lshift+0xa4>
 8014556:	bf00      	nop
 8014558:	080162ec 	.word	0x080162ec
 801455c:	080162fd 	.word	0x080162fd

08014560 <__mcmp>:
 8014560:	4603      	mov	r3, r0
 8014562:	690a      	ldr	r2, [r1, #16]
 8014564:	6900      	ldr	r0, [r0, #16]
 8014566:	1a80      	subs	r0, r0, r2
 8014568:	b530      	push	{r4, r5, lr}
 801456a:	d10e      	bne.n	801458a <__mcmp+0x2a>
 801456c:	3314      	adds	r3, #20
 801456e:	3114      	adds	r1, #20
 8014570:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014574:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014578:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801457c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014580:	4295      	cmp	r5, r2
 8014582:	d003      	beq.n	801458c <__mcmp+0x2c>
 8014584:	d205      	bcs.n	8014592 <__mcmp+0x32>
 8014586:	f04f 30ff 	mov.w	r0, #4294967295
 801458a:	bd30      	pop	{r4, r5, pc}
 801458c:	42a3      	cmp	r3, r4
 801458e:	d3f3      	bcc.n	8014578 <__mcmp+0x18>
 8014590:	e7fb      	b.n	801458a <__mcmp+0x2a>
 8014592:	2001      	movs	r0, #1
 8014594:	e7f9      	b.n	801458a <__mcmp+0x2a>
	...

08014598 <__mdiff>:
 8014598:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801459c:	4689      	mov	r9, r1
 801459e:	4606      	mov	r6, r0
 80145a0:	4611      	mov	r1, r2
 80145a2:	4614      	mov	r4, r2
 80145a4:	4648      	mov	r0, r9
 80145a6:	f7ff ffdb 	bl	8014560 <__mcmp>
 80145aa:	1e05      	subs	r5, r0, #0
 80145ac:	d112      	bne.n	80145d4 <__mdiff+0x3c>
 80145ae:	4629      	mov	r1, r5
 80145b0:	4630      	mov	r0, r6
 80145b2:	f7ff fd5f 	bl	8014074 <_Balloc>
 80145b6:	4602      	mov	r2, r0
 80145b8:	b928      	cbnz	r0, 80145c6 <__mdiff+0x2e>
 80145ba:	4b41      	ldr	r3, [pc, #260]	@ (80146c0 <__mdiff+0x128>)
 80145bc:	f240 2137 	movw	r1, #567	@ 0x237
 80145c0:	4840      	ldr	r0, [pc, #256]	@ (80146c4 <__mdiff+0x12c>)
 80145c2:	f000 fcdb 	bl	8014f7c <__assert_func>
 80145c6:	2301      	movs	r3, #1
 80145c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80145cc:	4610      	mov	r0, r2
 80145ce:	b003      	add	sp, #12
 80145d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145d4:	bfbc      	itt	lt
 80145d6:	464b      	movlt	r3, r9
 80145d8:	46a1      	movlt	r9, r4
 80145da:	4630      	mov	r0, r6
 80145dc:	bfb8      	it	lt
 80145de:	2501      	movlt	r5, #1
 80145e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80145e4:	bfb4      	ite	lt
 80145e6:	461c      	movlt	r4, r3
 80145e8:	2500      	movge	r5, #0
 80145ea:	f7ff fd43 	bl	8014074 <_Balloc>
 80145ee:	4602      	mov	r2, r0
 80145f0:	b918      	cbnz	r0, 80145fa <__mdiff+0x62>
 80145f2:	4b33      	ldr	r3, [pc, #204]	@ (80146c0 <__mdiff+0x128>)
 80145f4:	f240 2145 	movw	r1, #581	@ 0x245
 80145f8:	e7e2      	b.n	80145c0 <__mdiff+0x28>
 80145fa:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80145fe:	f104 0e14 	add.w	lr, r4, #20
 8014602:	6926      	ldr	r6, [r4, #16]
 8014604:	f100 0b14 	add.w	fp, r0, #20
 8014608:	60c5      	str	r5, [r0, #12]
 801460a:	f109 0514 	add.w	r5, r9, #20
 801460e:	f109 0310 	add.w	r3, r9, #16
 8014612:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014616:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801461a:	46d9      	mov	r9, fp
 801461c:	f04f 0c00 	mov.w	ip, #0
 8014620:	9301      	str	r3, [sp, #4]
 8014622:	9b01      	ldr	r3, [sp, #4]
 8014624:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014628:	f853 af04 	ldr.w	sl, [r3, #4]!
 801462c:	4576      	cmp	r6, lr
 801462e:	9301      	str	r3, [sp, #4]
 8014630:	fa1f f38a 	uxth.w	r3, sl
 8014634:	4619      	mov	r1, r3
 8014636:	b283      	uxth	r3, r0
 8014638:	ea4f 4010 	mov.w	r0, r0, lsr #16
 801463c:	eba1 0303 	sub.w	r3, r1, r3
 8014640:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014644:	4463      	add	r3, ip
 8014646:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801464a:	b29b      	uxth	r3, r3
 801464c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014650:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014654:	f849 3b04 	str.w	r3, [r9], #4
 8014658:	d8e3      	bhi.n	8014622 <__mdiff+0x8a>
 801465a:	1b33      	subs	r3, r6, r4
 801465c:	3415      	adds	r4, #21
 801465e:	3b15      	subs	r3, #21
 8014660:	f023 0303 	bic.w	r3, r3, #3
 8014664:	3304      	adds	r3, #4
 8014666:	42a6      	cmp	r6, r4
 8014668:	bf38      	it	cc
 801466a:	2304      	movcc	r3, #4
 801466c:	441d      	add	r5, r3
 801466e:	445b      	add	r3, fp
 8014670:	462c      	mov	r4, r5
 8014672:	461e      	mov	r6, r3
 8014674:	4544      	cmp	r4, r8
 8014676:	d30e      	bcc.n	8014696 <__mdiff+0xfe>
 8014678:	f108 0103 	add.w	r1, r8, #3
 801467c:	1b49      	subs	r1, r1, r5
 801467e:	3d03      	subs	r5, #3
 8014680:	f021 0103 	bic.w	r1, r1, #3
 8014684:	45a8      	cmp	r8, r5
 8014686:	bf38      	it	cc
 8014688:	2100      	movcc	r1, #0
 801468a:	440b      	add	r3, r1
 801468c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014690:	b199      	cbz	r1, 80146ba <__mdiff+0x122>
 8014692:	6117      	str	r7, [r2, #16]
 8014694:	e79a      	b.n	80145cc <__mdiff+0x34>
 8014696:	f854 1b04 	ldr.w	r1, [r4], #4
 801469a:	46e6      	mov	lr, ip
 801469c:	fa1f fc81 	uxth.w	ip, r1
 80146a0:	0c08      	lsrs	r0, r1, #16
 80146a2:	4471      	add	r1, lr
 80146a4:	44f4      	add	ip, lr
 80146a6:	b289      	uxth	r1, r1
 80146a8:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80146ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80146b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80146b4:	f846 1b04 	str.w	r1, [r6], #4
 80146b8:	e7dc      	b.n	8014674 <__mdiff+0xdc>
 80146ba:	3f01      	subs	r7, #1
 80146bc:	e7e6      	b.n	801468c <__mdiff+0xf4>
 80146be:	bf00      	nop
 80146c0:	080162ec 	.word	0x080162ec
 80146c4:	080162fd 	.word	0x080162fd

080146c8 <__d2b>:
 80146c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80146cc:	460f      	mov	r7, r1
 80146ce:	2101      	movs	r1, #1
 80146d0:	4616      	mov	r6, r2
 80146d2:	ec59 8b10 	vmov	r8, r9, d0
 80146d6:	f7ff fccd 	bl	8014074 <_Balloc>
 80146da:	4604      	mov	r4, r0
 80146dc:	b930      	cbnz	r0, 80146ec <__d2b+0x24>
 80146de:	4602      	mov	r2, r0
 80146e0:	4b23      	ldr	r3, [pc, #140]	@ (8014770 <__d2b+0xa8>)
 80146e2:	f240 310f 	movw	r1, #783	@ 0x30f
 80146e6:	4823      	ldr	r0, [pc, #140]	@ (8014774 <__d2b+0xac>)
 80146e8:	f000 fc48 	bl	8014f7c <__assert_func>
 80146ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80146f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80146f4:	b10d      	cbz	r5, 80146fa <__d2b+0x32>
 80146f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80146fa:	9301      	str	r3, [sp, #4]
 80146fc:	f1b8 0300 	subs.w	r3, r8, #0
 8014700:	d023      	beq.n	801474a <__d2b+0x82>
 8014702:	4668      	mov	r0, sp
 8014704:	9300      	str	r3, [sp, #0]
 8014706:	f7ff fd7e 	bl	8014206 <__lo0bits>
 801470a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801470e:	b1d0      	cbz	r0, 8014746 <__d2b+0x7e>
 8014710:	f1c0 0320 	rsb	r3, r0, #32
 8014714:	fa02 f303 	lsl.w	r3, r2, r3
 8014718:	40c2      	lsrs	r2, r0
 801471a:	430b      	orrs	r3, r1
 801471c:	9201      	str	r2, [sp, #4]
 801471e:	6163      	str	r3, [r4, #20]
 8014720:	9b01      	ldr	r3, [sp, #4]
 8014722:	2b00      	cmp	r3, #0
 8014724:	61a3      	str	r3, [r4, #24]
 8014726:	bf0c      	ite	eq
 8014728:	2201      	moveq	r2, #1
 801472a:	2202      	movne	r2, #2
 801472c:	6122      	str	r2, [r4, #16]
 801472e:	b1a5      	cbz	r5, 801475a <__d2b+0x92>
 8014730:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014734:	4405      	add	r5, r0
 8014736:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801473a:	603d      	str	r5, [r7, #0]
 801473c:	6030      	str	r0, [r6, #0]
 801473e:	4620      	mov	r0, r4
 8014740:	b003      	add	sp, #12
 8014742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014746:	6161      	str	r1, [r4, #20]
 8014748:	e7ea      	b.n	8014720 <__d2b+0x58>
 801474a:	a801      	add	r0, sp, #4
 801474c:	f7ff fd5b 	bl	8014206 <__lo0bits>
 8014750:	9b01      	ldr	r3, [sp, #4]
 8014752:	3020      	adds	r0, #32
 8014754:	2201      	movs	r2, #1
 8014756:	6163      	str	r3, [r4, #20]
 8014758:	e7e8      	b.n	801472c <__d2b+0x64>
 801475a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801475e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014762:	6038      	str	r0, [r7, #0]
 8014764:	6918      	ldr	r0, [r3, #16]
 8014766:	f7ff fd2f 	bl	80141c8 <__hi0bits>
 801476a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801476e:	e7e5      	b.n	801473c <__d2b+0x74>
 8014770:	080162ec 	.word	0x080162ec
 8014774:	080162fd 	.word	0x080162fd

08014778 <__ssputs_r>:
 8014778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801477c:	461f      	mov	r7, r3
 801477e:	688e      	ldr	r6, [r1, #8]
 8014780:	4682      	mov	sl, r0
 8014782:	460c      	mov	r4, r1
 8014784:	42be      	cmp	r6, r7
 8014786:	4690      	mov	r8, r2
 8014788:	680b      	ldr	r3, [r1, #0]
 801478a:	d82d      	bhi.n	80147e8 <__ssputs_r+0x70>
 801478c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014790:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014794:	d026      	beq.n	80147e4 <__ssputs_r+0x6c>
 8014796:	6965      	ldr	r5, [r4, #20]
 8014798:	6909      	ldr	r1, [r1, #16]
 801479a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801479e:	eba3 0901 	sub.w	r9, r3, r1
 80147a2:	1c7b      	adds	r3, r7, #1
 80147a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80147a8:	444b      	add	r3, r9
 80147aa:	106d      	asrs	r5, r5, #1
 80147ac:	429d      	cmp	r5, r3
 80147ae:	bf38      	it	cc
 80147b0:	461d      	movcc	r5, r3
 80147b2:	0553      	lsls	r3, r2, #21
 80147b4:	d527      	bpl.n	8014806 <__ssputs_r+0x8e>
 80147b6:	4629      	mov	r1, r5
 80147b8:	f7ff fbd0 	bl	8013f5c <_malloc_r>
 80147bc:	4606      	mov	r6, r0
 80147be:	b360      	cbz	r0, 801481a <__ssputs_r+0xa2>
 80147c0:	464a      	mov	r2, r9
 80147c2:	6921      	ldr	r1, [r4, #16]
 80147c4:	f000 fbcc 	bl	8014f60 <memcpy>
 80147c8:	89a3      	ldrh	r3, [r4, #12]
 80147ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80147ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80147d2:	81a3      	strh	r3, [r4, #12]
 80147d4:	6126      	str	r6, [r4, #16]
 80147d6:	444e      	add	r6, r9
 80147d8:	6165      	str	r5, [r4, #20]
 80147da:	eba5 0509 	sub.w	r5, r5, r9
 80147de:	6026      	str	r6, [r4, #0]
 80147e0:	463e      	mov	r6, r7
 80147e2:	60a5      	str	r5, [r4, #8]
 80147e4:	42be      	cmp	r6, r7
 80147e6:	d900      	bls.n	80147ea <__ssputs_r+0x72>
 80147e8:	463e      	mov	r6, r7
 80147ea:	4632      	mov	r2, r6
 80147ec:	4641      	mov	r1, r8
 80147ee:	6820      	ldr	r0, [r4, #0]
 80147f0:	f000 fb69 	bl	8014ec6 <memmove>
 80147f4:	68a3      	ldr	r3, [r4, #8]
 80147f6:	2000      	movs	r0, #0
 80147f8:	1b9b      	subs	r3, r3, r6
 80147fa:	60a3      	str	r3, [r4, #8]
 80147fc:	6823      	ldr	r3, [r4, #0]
 80147fe:	4433      	add	r3, r6
 8014800:	6023      	str	r3, [r4, #0]
 8014802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014806:	462a      	mov	r2, r5
 8014808:	f000 fbfc 	bl	8015004 <_realloc_r>
 801480c:	4606      	mov	r6, r0
 801480e:	2800      	cmp	r0, #0
 8014810:	d1e0      	bne.n	80147d4 <__ssputs_r+0x5c>
 8014812:	6921      	ldr	r1, [r4, #16]
 8014814:	4650      	mov	r0, sl
 8014816:	f7ff fb2d 	bl	8013e74 <_free_r>
 801481a:	230c      	movs	r3, #12
 801481c:	f04f 30ff 	mov.w	r0, #4294967295
 8014820:	f8ca 3000 	str.w	r3, [sl]
 8014824:	89a3      	ldrh	r3, [r4, #12]
 8014826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801482a:	81a3      	strh	r3, [r4, #12]
 801482c:	e7e9      	b.n	8014802 <__ssputs_r+0x8a>
	...

08014830 <_svfiprintf_r>:
 8014830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014834:	4698      	mov	r8, r3
 8014836:	898b      	ldrh	r3, [r1, #12]
 8014838:	b09d      	sub	sp, #116	@ 0x74
 801483a:	4607      	mov	r7, r0
 801483c:	061b      	lsls	r3, r3, #24
 801483e:	460d      	mov	r5, r1
 8014840:	4614      	mov	r4, r2
 8014842:	d510      	bpl.n	8014866 <_svfiprintf_r+0x36>
 8014844:	690b      	ldr	r3, [r1, #16]
 8014846:	b973      	cbnz	r3, 8014866 <_svfiprintf_r+0x36>
 8014848:	2140      	movs	r1, #64	@ 0x40
 801484a:	f7ff fb87 	bl	8013f5c <_malloc_r>
 801484e:	6028      	str	r0, [r5, #0]
 8014850:	6128      	str	r0, [r5, #16]
 8014852:	b930      	cbnz	r0, 8014862 <_svfiprintf_r+0x32>
 8014854:	230c      	movs	r3, #12
 8014856:	603b      	str	r3, [r7, #0]
 8014858:	f04f 30ff 	mov.w	r0, #4294967295
 801485c:	b01d      	add	sp, #116	@ 0x74
 801485e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014862:	2340      	movs	r3, #64	@ 0x40
 8014864:	616b      	str	r3, [r5, #20]
 8014866:	2300      	movs	r3, #0
 8014868:	f8cd 800c 	str.w	r8, [sp, #12]
 801486c:	f04f 0901 	mov.w	r9, #1
 8014870:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8014a14 <_svfiprintf_r+0x1e4>
 8014874:	9309      	str	r3, [sp, #36]	@ 0x24
 8014876:	2320      	movs	r3, #32
 8014878:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801487c:	2330      	movs	r3, #48	@ 0x30
 801487e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014882:	4623      	mov	r3, r4
 8014884:	469a      	mov	sl, r3
 8014886:	f813 2b01 	ldrb.w	r2, [r3], #1
 801488a:	b10a      	cbz	r2, 8014890 <_svfiprintf_r+0x60>
 801488c:	2a25      	cmp	r2, #37	@ 0x25
 801488e:	d1f9      	bne.n	8014884 <_svfiprintf_r+0x54>
 8014890:	ebba 0b04 	subs.w	fp, sl, r4
 8014894:	d00b      	beq.n	80148ae <_svfiprintf_r+0x7e>
 8014896:	465b      	mov	r3, fp
 8014898:	4622      	mov	r2, r4
 801489a:	4629      	mov	r1, r5
 801489c:	4638      	mov	r0, r7
 801489e:	f7ff ff6b 	bl	8014778 <__ssputs_r>
 80148a2:	3001      	adds	r0, #1
 80148a4:	f000 80a7 	beq.w	80149f6 <_svfiprintf_r+0x1c6>
 80148a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80148aa:	445a      	add	r2, fp
 80148ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80148ae:	f89a 3000 	ldrb.w	r3, [sl]
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	f000 809f 	beq.w	80149f6 <_svfiprintf_r+0x1c6>
 80148b8:	2300      	movs	r3, #0
 80148ba:	f04f 32ff 	mov.w	r2, #4294967295
 80148be:	f10a 0a01 	add.w	sl, sl, #1
 80148c2:	9304      	str	r3, [sp, #16]
 80148c4:	9307      	str	r3, [sp, #28]
 80148c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80148ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80148cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80148d0:	4654      	mov	r4, sl
 80148d2:	2205      	movs	r2, #5
 80148d4:	484f      	ldr	r0, [pc, #316]	@ (8014a14 <_svfiprintf_r+0x1e4>)
 80148d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80148da:	f7fe fc5e 	bl	801319a <memchr>
 80148de:	9a04      	ldr	r2, [sp, #16]
 80148e0:	b9d8      	cbnz	r0, 801491a <_svfiprintf_r+0xea>
 80148e2:	06d0      	lsls	r0, r2, #27
 80148e4:	bf44      	itt	mi
 80148e6:	2320      	movmi	r3, #32
 80148e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80148ec:	0711      	lsls	r1, r2, #28
 80148ee:	bf44      	itt	mi
 80148f0:	232b      	movmi	r3, #43	@ 0x2b
 80148f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80148f6:	f89a 3000 	ldrb.w	r3, [sl]
 80148fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80148fc:	d015      	beq.n	801492a <_svfiprintf_r+0xfa>
 80148fe:	9a07      	ldr	r2, [sp, #28]
 8014900:	4654      	mov	r4, sl
 8014902:	2000      	movs	r0, #0
 8014904:	f04f 0c0a 	mov.w	ip, #10
 8014908:	4621      	mov	r1, r4
 801490a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801490e:	3b30      	subs	r3, #48	@ 0x30
 8014910:	2b09      	cmp	r3, #9
 8014912:	d94b      	bls.n	80149ac <_svfiprintf_r+0x17c>
 8014914:	b1b0      	cbz	r0, 8014944 <_svfiprintf_r+0x114>
 8014916:	9207      	str	r2, [sp, #28]
 8014918:	e014      	b.n	8014944 <_svfiprintf_r+0x114>
 801491a:	eba0 0308 	sub.w	r3, r0, r8
 801491e:	46a2      	mov	sl, r4
 8014920:	fa09 f303 	lsl.w	r3, r9, r3
 8014924:	4313      	orrs	r3, r2
 8014926:	9304      	str	r3, [sp, #16]
 8014928:	e7d2      	b.n	80148d0 <_svfiprintf_r+0xa0>
 801492a:	9b03      	ldr	r3, [sp, #12]
 801492c:	1d19      	adds	r1, r3, #4
 801492e:	681b      	ldr	r3, [r3, #0]
 8014930:	2b00      	cmp	r3, #0
 8014932:	9103      	str	r1, [sp, #12]
 8014934:	bfbb      	ittet	lt
 8014936:	425b      	neglt	r3, r3
 8014938:	f042 0202 	orrlt.w	r2, r2, #2
 801493c:	9307      	strge	r3, [sp, #28]
 801493e:	9307      	strlt	r3, [sp, #28]
 8014940:	bfb8      	it	lt
 8014942:	9204      	strlt	r2, [sp, #16]
 8014944:	7823      	ldrb	r3, [r4, #0]
 8014946:	2b2e      	cmp	r3, #46	@ 0x2e
 8014948:	d10a      	bne.n	8014960 <_svfiprintf_r+0x130>
 801494a:	7863      	ldrb	r3, [r4, #1]
 801494c:	2b2a      	cmp	r3, #42	@ 0x2a
 801494e:	d132      	bne.n	80149b6 <_svfiprintf_r+0x186>
 8014950:	9b03      	ldr	r3, [sp, #12]
 8014952:	3402      	adds	r4, #2
 8014954:	1d1a      	adds	r2, r3, #4
 8014956:	681b      	ldr	r3, [r3, #0]
 8014958:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801495c:	9203      	str	r2, [sp, #12]
 801495e:	9305      	str	r3, [sp, #20]
 8014960:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014a24 <_svfiprintf_r+0x1f4>
 8014964:	2203      	movs	r2, #3
 8014966:	7821      	ldrb	r1, [r4, #0]
 8014968:	4650      	mov	r0, sl
 801496a:	f7fe fc16 	bl	801319a <memchr>
 801496e:	b138      	cbz	r0, 8014980 <_svfiprintf_r+0x150>
 8014970:	eba0 000a 	sub.w	r0, r0, sl
 8014974:	2240      	movs	r2, #64	@ 0x40
 8014976:	9b04      	ldr	r3, [sp, #16]
 8014978:	3401      	adds	r4, #1
 801497a:	4082      	lsls	r2, r0
 801497c:	4313      	orrs	r3, r2
 801497e:	9304      	str	r3, [sp, #16]
 8014980:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014984:	2206      	movs	r2, #6
 8014986:	4824      	ldr	r0, [pc, #144]	@ (8014a18 <_svfiprintf_r+0x1e8>)
 8014988:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801498c:	f7fe fc05 	bl	801319a <memchr>
 8014990:	2800      	cmp	r0, #0
 8014992:	d036      	beq.n	8014a02 <_svfiprintf_r+0x1d2>
 8014994:	4b21      	ldr	r3, [pc, #132]	@ (8014a1c <_svfiprintf_r+0x1ec>)
 8014996:	bb1b      	cbnz	r3, 80149e0 <_svfiprintf_r+0x1b0>
 8014998:	9b03      	ldr	r3, [sp, #12]
 801499a:	3307      	adds	r3, #7
 801499c:	f023 0307 	bic.w	r3, r3, #7
 80149a0:	3308      	adds	r3, #8
 80149a2:	9303      	str	r3, [sp, #12]
 80149a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80149a6:	4433      	add	r3, r6
 80149a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80149aa:	e76a      	b.n	8014882 <_svfiprintf_r+0x52>
 80149ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80149b0:	460c      	mov	r4, r1
 80149b2:	2001      	movs	r0, #1
 80149b4:	e7a8      	b.n	8014908 <_svfiprintf_r+0xd8>
 80149b6:	2300      	movs	r3, #0
 80149b8:	3401      	adds	r4, #1
 80149ba:	f04f 0c0a 	mov.w	ip, #10
 80149be:	4619      	mov	r1, r3
 80149c0:	9305      	str	r3, [sp, #20]
 80149c2:	4620      	mov	r0, r4
 80149c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80149c8:	3a30      	subs	r2, #48	@ 0x30
 80149ca:	2a09      	cmp	r2, #9
 80149cc:	d903      	bls.n	80149d6 <_svfiprintf_r+0x1a6>
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d0c6      	beq.n	8014960 <_svfiprintf_r+0x130>
 80149d2:	9105      	str	r1, [sp, #20]
 80149d4:	e7c4      	b.n	8014960 <_svfiprintf_r+0x130>
 80149d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80149da:	4604      	mov	r4, r0
 80149dc:	2301      	movs	r3, #1
 80149de:	e7f0      	b.n	80149c2 <_svfiprintf_r+0x192>
 80149e0:	ab03      	add	r3, sp, #12
 80149e2:	462a      	mov	r2, r5
 80149e4:	a904      	add	r1, sp, #16
 80149e6:	4638      	mov	r0, r7
 80149e8:	9300      	str	r3, [sp, #0]
 80149ea:	4b0d      	ldr	r3, [pc, #52]	@ (8014a20 <_svfiprintf_r+0x1f0>)
 80149ec:	f7fd fd5c 	bl	80124a8 <_printf_float>
 80149f0:	1c42      	adds	r2, r0, #1
 80149f2:	4606      	mov	r6, r0
 80149f4:	d1d6      	bne.n	80149a4 <_svfiprintf_r+0x174>
 80149f6:	89ab      	ldrh	r3, [r5, #12]
 80149f8:	065b      	lsls	r3, r3, #25
 80149fa:	f53f af2d 	bmi.w	8014858 <_svfiprintf_r+0x28>
 80149fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014a00:	e72c      	b.n	801485c <_svfiprintf_r+0x2c>
 8014a02:	ab03      	add	r3, sp, #12
 8014a04:	462a      	mov	r2, r5
 8014a06:	a904      	add	r1, sp, #16
 8014a08:	4638      	mov	r0, r7
 8014a0a:	9300      	str	r3, [sp, #0]
 8014a0c:	4b04      	ldr	r3, [pc, #16]	@ (8014a20 <_svfiprintf_r+0x1f0>)
 8014a0e:	f7fd ffe7 	bl	80129e0 <_printf_i>
 8014a12:	e7ed      	b.n	80149f0 <_svfiprintf_r+0x1c0>
 8014a14:	08016356 	.word	0x08016356
 8014a18:	08016360 	.word	0x08016360
 8014a1c:	080124a9 	.word	0x080124a9
 8014a20:	08014779 	.word	0x08014779
 8014a24:	0801635c 	.word	0x0801635c

08014a28 <__sfputc_r>:
 8014a28:	6893      	ldr	r3, [r2, #8]
 8014a2a:	3b01      	subs	r3, #1
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	b410      	push	{r4}
 8014a30:	6093      	str	r3, [r2, #8]
 8014a32:	da08      	bge.n	8014a46 <__sfputc_r+0x1e>
 8014a34:	6994      	ldr	r4, [r2, #24]
 8014a36:	42a3      	cmp	r3, r4
 8014a38:	db01      	blt.n	8014a3e <__sfputc_r+0x16>
 8014a3a:	290a      	cmp	r1, #10
 8014a3c:	d103      	bne.n	8014a46 <__sfputc_r+0x1e>
 8014a3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014a42:	f7fe ba96 	b.w	8012f72 <__swbuf_r>
 8014a46:	6813      	ldr	r3, [r2, #0]
 8014a48:	1c58      	adds	r0, r3, #1
 8014a4a:	6010      	str	r0, [r2, #0]
 8014a4c:	4608      	mov	r0, r1
 8014a4e:	7019      	strb	r1, [r3, #0]
 8014a50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014a54:	4770      	bx	lr

08014a56 <__sfputs_r>:
 8014a56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a58:	4606      	mov	r6, r0
 8014a5a:	460f      	mov	r7, r1
 8014a5c:	4614      	mov	r4, r2
 8014a5e:	18d5      	adds	r5, r2, r3
 8014a60:	42ac      	cmp	r4, r5
 8014a62:	d101      	bne.n	8014a68 <__sfputs_r+0x12>
 8014a64:	2000      	movs	r0, #0
 8014a66:	e007      	b.n	8014a78 <__sfputs_r+0x22>
 8014a68:	463a      	mov	r2, r7
 8014a6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014a6e:	4630      	mov	r0, r6
 8014a70:	f7ff ffda 	bl	8014a28 <__sfputc_r>
 8014a74:	1c43      	adds	r3, r0, #1
 8014a76:	d1f3      	bne.n	8014a60 <__sfputs_r+0xa>
 8014a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014a7c <_vfiprintf_r>:
 8014a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a80:	460d      	mov	r5, r1
 8014a82:	b09d      	sub	sp, #116	@ 0x74
 8014a84:	4614      	mov	r4, r2
 8014a86:	4698      	mov	r8, r3
 8014a88:	4606      	mov	r6, r0
 8014a8a:	b118      	cbz	r0, 8014a94 <_vfiprintf_r+0x18>
 8014a8c:	6a03      	ldr	r3, [r0, #32]
 8014a8e:	b90b      	cbnz	r3, 8014a94 <_vfiprintf_r+0x18>
 8014a90:	f7fe f950 	bl	8012d34 <__sinit>
 8014a94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014a96:	07d9      	lsls	r1, r3, #31
 8014a98:	d405      	bmi.n	8014aa6 <_vfiprintf_r+0x2a>
 8014a9a:	89ab      	ldrh	r3, [r5, #12]
 8014a9c:	059a      	lsls	r2, r3, #22
 8014a9e:	d402      	bmi.n	8014aa6 <_vfiprintf_r+0x2a>
 8014aa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014aa2:	f7fe fb78 	bl	8013196 <__retarget_lock_acquire_recursive>
 8014aa6:	89ab      	ldrh	r3, [r5, #12]
 8014aa8:	071b      	lsls	r3, r3, #28
 8014aaa:	d501      	bpl.n	8014ab0 <_vfiprintf_r+0x34>
 8014aac:	692b      	ldr	r3, [r5, #16]
 8014aae:	b99b      	cbnz	r3, 8014ad8 <_vfiprintf_r+0x5c>
 8014ab0:	4629      	mov	r1, r5
 8014ab2:	4630      	mov	r0, r6
 8014ab4:	f7fe fa9c 	bl	8012ff0 <__swsetup_r>
 8014ab8:	b170      	cbz	r0, 8014ad8 <_vfiprintf_r+0x5c>
 8014aba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014abc:	07dc      	lsls	r4, r3, #31
 8014abe:	d504      	bpl.n	8014aca <_vfiprintf_r+0x4e>
 8014ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8014ac4:	b01d      	add	sp, #116	@ 0x74
 8014ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014aca:	89ab      	ldrh	r3, [r5, #12]
 8014acc:	0598      	lsls	r0, r3, #22
 8014ace:	d4f7      	bmi.n	8014ac0 <_vfiprintf_r+0x44>
 8014ad0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014ad2:	f7fe fb61 	bl	8013198 <__retarget_lock_release_recursive>
 8014ad6:	e7f3      	b.n	8014ac0 <_vfiprintf_r+0x44>
 8014ad8:	2300      	movs	r3, #0
 8014ada:	f8cd 800c 	str.w	r8, [sp, #12]
 8014ade:	f04f 0901 	mov.w	r9, #1
 8014ae2:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8014c98 <_vfiprintf_r+0x21c>
 8014ae6:	9309      	str	r3, [sp, #36]	@ 0x24
 8014ae8:	2320      	movs	r3, #32
 8014aea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014aee:	2330      	movs	r3, #48	@ 0x30
 8014af0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014af4:	4623      	mov	r3, r4
 8014af6:	469a      	mov	sl, r3
 8014af8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014afc:	b10a      	cbz	r2, 8014b02 <_vfiprintf_r+0x86>
 8014afe:	2a25      	cmp	r2, #37	@ 0x25
 8014b00:	d1f9      	bne.n	8014af6 <_vfiprintf_r+0x7a>
 8014b02:	ebba 0b04 	subs.w	fp, sl, r4
 8014b06:	d00b      	beq.n	8014b20 <_vfiprintf_r+0xa4>
 8014b08:	465b      	mov	r3, fp
 8014b0a:	4622      	mov	r2, r4
 8014b0c:	4629      	mov	r1, r5
 8014b0e:	4630      	mov	r0, r6
 8014b10:	f7ff ffa1 	bl	8014a56 <__sfputs_r>
 8014b14:	3001      	adds	r0, #1
 8014b16:	f000 80a7 	beq.w	8014c68 <_vfiprintf_r+0x1ec>
 8014b1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014b1c:	445a      	add	r2, fp
 8014b1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014b20:	f89a 3000 	ldrb.w	r3, [sl]
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	f000 809f 	beq.w	8014c68 <_vfiprintf_r+0x1ec>
 8014b2a:	2300      	movs	r3, #0
 8014b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8014b30:	f10a 0a01 	add.w	sl, sl, #1
 8014b34:	9304      	str	r3, [sp, #16]
 8014b36:	9307      	str	r3, [sp, #28]
 8014b38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014b3c:	931a      	str	r3, [sp, #104]	@ 0x68
 8014b3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014b42:	4654      	mov	r4, sl
 8014b44:	2205      	movs	r2, #5
 8014b46:	4854      	ldr	r0, [pc, #336]	@ (8014c98 <_vfiprintf_r+0x21c>)
 8014b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b4c:	f7fe fb25 	bl	801319a <memchr>
 8014b50:	9a04      	ldr	r2, [sp, #16]
 8014b52:	b9d8      	cbnz	r0, 8014b8c <_vfiprintf_r+0x110>
 8014b54:	06d1      	lsls	r1, r2, #27
 8014b56:	bf44      	itt	mi
 8014b58:	2320      	movmi	r3, #32
 8014b5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014b5e:	0713      	lsls	r3, r2, #28
 8014b60:	bf44      	itt	mi
 8014b62:	232b      	movmi	r3, #43	@ 0x2b
 8014b64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014b68:	f89a 3000 	ldrb.w	r3, [sl]
 8014b6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8014b6e:	d015      	beq.n	8014b9c <_vfiprintf_r+0x120>
 8014b70:	9a07      	ldr	r2, [sp, #28]
 8014b72:	4654      	mov	r4, sl
 8014b74:	2000      	movs	r0, #0
 8014b76:	f04f 0c0a 	mov.w	ip, #10
 8014b7a:	4621      	mov	r1, r4
 8014b7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014b80:	3b30      	subs	r3, #48	@ 0x30
 8014b82:	2b09      	cmp	r3, #9
 8014b84:	d94b      	bls.n	8014c1e <_vfiprintf_r+0x1a2>
 8014b86:	b1b0      	cbz	r0, 8014bb6 <_vfiprintf_r+0x13a>
 8014b88:	9207      	str	r2, [sp, #28]
 8014b8a:	e014      	b.n	8014bb6 <_vfiprintf_r+0x13a>
 8014b8c:	eba0 0308 	sub.w	r3, r0, r8
 8014b90:	46a2      	mov	sl, r4
 8014b92:	fa09 f303 	lsl.w	r3, r9, r3
 8014b96:	4313      	orrs	r3, r2
 8014b98:	9304      	str	r3, [sp, #16]
 8014b9a:	e7d2      	b.n	8014b42 <_vfiprintf_r+0xc6>
 8014b9c:	9b03      	ldr	r3, [sp, #12]
 8014b9e:	1d19      	adds	r1, r3, #4
 8014ba0:	681b      	ldr	r3, [r3, #0]
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	9103      	str	r1, [sp, #12]
 8014ba6:	bfbb      	ittet	lt
 8014ba8:	425b      	neglt	r3, r3
 8014baa:	f042 0202 	orrlt.w	r2, r2, #2
 8014bae:	9307      	strge	r3, [sp, #28]
 8014bb0:	9307      	strlt	r3, [sp, #28]
 8014bb2:	bfb8      	it	lt
 8014bb4:	9204      	strlt	r2, [sp, #16]
 8014bb6:	7823      	ldrb	r3, [r4, #0]
 8014bb8:	2b2e      	cmp	r3, #46	@ 0x2e
 8014bba:	d10a      	bne.n	8014bd2 <_vfiprintf_r+0x156>
 8014bbc:	7863      	ldrb	r3, [r4, #1]
 8014bbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8014bc0:	d132      	bne.n	8014c28 <_vfiprintf_r+0x1ac>
 8014bc2:	9b03      	ldr	r3, [sp, #12]
 8014bc4:	3402      	adds	r4, #2
 8014bc6:	1d1a      	adds	r2, r3, #4
 8014bc8:	681b      	ldr	r3, [r3, #0]
 8014bca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014bce:	9203      	str	r2, [sp, #12]
 8014bd0:	9305      	str	r3, [sp, #20]
 8014bd2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014ca8 <_vfiprintf_r+0x22c>
 8014bd6:	2203      	movs	r2, #3
 8014bd8:	7821      	ldrb	r1, [r4, #0]
 8014bda:	4650      	mov	r0, sl
 8014bdc:	f7fe fadd 	bl	801319a <memchr>
 8014be0:	b138      	cbz	r0, 8014bf2 <_vfiprintf_r+0x176>
 8014be2:	eba0 000a 	sub.w	r0, r0, sl
 8014be6:	2240      	movs	r2, #64	@ 0x40
 8014be8:	9b04      	ldr	r3, [sp, #16]
 8014bea:	3401      	adds	r4, #1
 8014bec:	4082      	lsls	r2, r0
 8014bee:	4313      	orrs	r3, r2
 8014bf0:	9304      	str	r3, [sp, #16]
 8014bf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014bf6:	2206      	movs	r2, #6
 8014bf8:	4828      	ldr	r0, [pc, #160]	@ (8014c9c <_vfiprintf_r+0x220>)
 8014bfa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014bfe:	f7fe facc 	bl	801319a <memchr>
 8014c02:	2800      	cmp	r0, #0
 8014c04:	d03f      	beq.n	8014c86 <_vfiprintf_r+0x20a>
 8014c06:	4b26      	ldr	r3, [pc, #152]	@ (8014ca0 <_vfiprintf_r+0x224>)
 8014c08:	bb1b      	cbnz	r3, 8014c52 <_vfiprintf_r+0x1d6>
 8014c0a:	9b03      	ldr	r3, [sp, #12]
 8014c0c:	3307      	adds	r3, #7
 8014c0e:	f023 0307 	bic.w	r3, r3, #7
 8014c12:	3308      	adds	r3, #8
 8014c14:	9303      	str	r3, [sp, #12]
 8014c16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c18:	443b      	add	r3, r7
 8014c1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8014c1c:	e76a      	b.n	8014af4 <_vfiprintf_r+0x78>
 8014c1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014c22:	460c      	mov	r4, r1
 8014c24:	2001      	movs	r0, #1
 8014c26:	e7a8      	b.n	8014b7a <_vfiprintf_r+0xfe>
 8014c28:	2300      	movs	r3, #0
 8014c2a:	3401      	adds	r4, #1
 8014c2c:	f04f 0c0a 	mov.w	ip, #10
 8014c30:	4619      	mov	r1, r3
 8014c32:	9305      	str	r3, [sp, #20]
 8014c34:	4620      	mov	r0, r4
 8014c36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014c3a:	3a30      	subs	r2, #48	@ 0x30
 8014c3c:	2a09      	cmp	r2, #9
 8014c3e:	d903      	bls.n	8014c48 <_vfiprintf_r+0x1cc>
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d0c6      	beq.n	8014bd2 <_vfiprintf_r+0x156>
 8014c44:	9105      	str	r1, [sp, #20]
 8014c46:	e7c4      	b.n	8014bd2 <_vfiprintf_r+0x156>
 8014c48:	fb0c 2101 	mla	r1, ip, r1, r2
 8014c4c:	4604      	mov	r4, r0
 8014c4e:	2301      	movs	r3, #1
 8014c50:	e7f0      	b.n	8014c34 <_vfiprintf_r+0x1b8>
 8014c52:	ab03      	add	r3, sp, #12
 8014c54:	462a      	mov	r2, r5
 8014c56:	a904      	add	r1, sp, #16
 8014c58:	4630      	mov	r0, r6
 8014c5a:	9300      	str	r3, [sp, #0]
 8014c5c:	4b11      	ldr	r3, [pc, #68]	@ (8014ca4 <_vfiprintf_r+0x228>)
 8014c5e:	f7fd fc23 	bl	80124a8 <_printf_float>
 8014c62:	4607      	mov	r7, r0
 8014c64:	1c78      	adds	r0, r7, #1
 8014c66:	d1d6      	bne.n	8014c16 <_vfiprintf_r+0x19a>
 8014c68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014c6a:	07d9      	lsls	r1, r3, #31
 8014c6c:	d405      	bmi.n	8014c7a <_vfiprintf_r+0x1fe>
 8014c6e:	89ab      	ldrh	r3, [r5, #12]
 8014c70:	059a      	lsls	r2, r3, #22
 8014c72:	d402      	bmi.n	8014c7a <_vfiprintf_r+0x1fe>
 8014c74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014c76:	f7fe fa8f 	bl	8013198 <__retarget_lock_release_recursive>
 8014c7a:	89ab      	ldrh	r3, [r5, #12]
 8014c7c:	065b      	lsls	r3, r3, #25
 8014c7e:	f53f af1f 	bmi.w	8014ac0 <_vfiprintf_r+0x44>
 8014c82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014c84:	e71e      	b.n	8014ac4 <_vfiprintf_r+0x48>
 8014c86:	ab03      	add	r3, sp, #12
 8014c88:	462a      	mov	r2, r5
 8014c8a:	a904      	add	r1, sp, #16
 8014c8c:	4630      	mov	r0, r6
 8014c8e:	9300      	str	r3, [sp, #0]
 8014c90:	4b04      	ldr	r3, [pc, #16]	@ (8014ca4 <_vfiprintf_r+0x228>)
 8014c92:	f7fd fea5 	bl	80129e0 <_printf_i>
 8014c96:	e7e4      	b.n	8014c62 <_vfiprintf_r+0x1e6>
 8014c98:	08016356 	.word	0x08016356
 8014c9c:	08016360 	.word	0x08016360
 8014ca0:	080124a9 	.word	0x080124a9
 8014ca4:	08014a57 	.word	0x08014a57
 8014ca8:	0801635c 	.word	0x0801635c

08014cac <__sflush_r>:
 8014cac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014cb4:	0716      	lsls	r6, r2, #28
 8014cb6:	4605      	mov	r5, r0
 8014cb8:	460c      	mov	r4, r1
 8014cba:	d454      	bmi.n	8014d66 <__sflush_r+0xba>
 8014cbc:	684b      	ldr	r3, [r1, #4]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	dc02      	bgt.n	8014cc8 <__sflush_r+0x1c>
 8014cc2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	dd48      	ble.n	8014d5a <__sflush_r+0xae>
 8014cc8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014cca:	2e00      	cmp	r6, #0
 8014ccc:	d045      	beq.n	8014d5a <__sflush_r+0xae>
 8014cce:	2300      	movs	r3, #0
 8014cd0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014cd4:	682f      	ldr	r7, [r5, #0]
 8014cd6:	6a21      	ldr	r1, [r4, #32]
 8014cd8:	602b      	str	r3, [r5, #0]
 8014cda:	d030      	beq.n	8014d3e <__sflush_r+0x92>
 8014cdc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014cde:	89a3      	ldrh	r3, [r4, #12]
 8014ce0:	0759      	lsls	r1, r3, #29
 8014ce2:	d505      	bpl.n	8014cf0 <__sflush_r+0x44>
 8014ce4:	6863      	ldr	r3, [r4, #4]
 8014ce6:	1ad2      	subs	r2, r2, r3
 8014ce8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014cea:	b10b      	cbz	r3, 8014cf0 <__sflush_r+0x44>
 8014cec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014cee:	1ad2      	subs	r2, r2, r3
 8014cf0:	2300      	movs	r3, #0
 8014cf2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014cf4:	6a21      	ldr	r1, [r4, #32]
 8014cf6:	4628      	mov	r0, r5
 8014cf8:	47b0      	blx	r6
 8014cfa:	1c43      	adds	r3, r0, #1
 8014cfc:	89a3      	ldrh	r3, [r4, #12]
 8014cfe:	d106      	bne.n	8014d0e <__sflush_r+0x62>
 8014d00:	6829      	ldr	r1, [r5, #0]
 8014d02:	291d      	cmp	r1, #29
 8014d04:	d82b      	bhi.n	8014d5e <__sflush_r+0xb2>
 8014d06:	4a2a      	ldr	r2, [pc, #168]	@ (8014db0 <__sflush_r+0x104>)
 8014d08:	40ca      	lsrs	r2, r1
 8014d0a:	07d6      	lsls	r6, r2, #31
 8014d0c:	d527      	bpl.n	8014d5e <__sflush_r+0xb2>
 8014d0e:	2200      	movs	r2, #0
 8014d10:	04d9      	lsls	r1, r3, #19
 8014d12:	6062      	str	r2, [r4, #4]
 8014d14:	6922      	ldr	r2, [r4, #16]
 8014d16:	6022      	str	r2, [r4, #0]
 8014d18:	d504      	bpl.n	8014d24 <__sflush_r+0x78>
 8014d1a:	1c42      	adds	r2, r0, #1
 8014d1c:	d101      	bne.n	8014d22 <__sflush_r+0x76>
 8014d1e:	682b      	ldr	r3, [r5, #0]
 8014d20:	b903      	cbnz	r3, 8014d24 <__sflush_r+0x78>
 8014d22:	6560      	str	r0, [r4, #84]	@ 0x54
 8014d24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014d26:	602f      	str	r7, [r5, #0]
 8014d28:	b1b9      	cbz	r1, 8014d5a <__sflush_r+0xae>
 8014d2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014d2e:	4299      	cmp	r1, r3
 8014d30:	d002      	beq.n	8014d38 <__sflush_r+0x8c>
 8014d32:	4628      	mov	r0, r5
 8014d34:	f7ff f89e 	bl	8013e74 <_free_r>
 8014d38:	2300      	movs	r3, #0
 8014d3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8014d3c:	e00d      	b.n	8014d5a <__sflush_r+0xae>
 8014d3e:	2301      	movs	r3, #1
 8014d40:	4628      	mov	r0, r5
 8014d42:	47b0      	blx	r6
 8014d44:	4602      	mov	r2, r0
 8014d46:	1c50      	adds	r0, r2, #1
 8014d48:	d1c9      	bne.n	8014cde <__sflush_r+0x32>
 8014d4a:	682b      	ldr	r3, [r5, #0]
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d0c6      	beq.n	8014cde <__sflush_r+0x32>
 8014d50:	2b1d      	cmp	r3, #29
 8014d52:	d001      	beq.n	8014d58 <__sflush_r+0xac>
 8014d54:	2b16      	cmp	r3, #22
 8014d56:	d11d      	bne.n	8014d94 <__sflush_r+0xe8>
 8014d58:	602f      	str	r7, [r5, #0]
 8014d5a:	2000      	movs	r0, #0
 8014d5c:	e021      	b.n	8014da2 <__sflush_r+0xf6>
 8014d5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d62:	b21b      	sxth	r3, r3
 8014d64:	e01a      	b.n	8014d9c <__sflush_r+0xf0>
 8014d66:	690f      	ldr	r7, [r1, #16]
 8014d68:	2f00      	cmp	r7, #0
 8014d6a:	d0f6      	beq.n	8014d5a <__sflush_r+0xae>
 8014d6c:	0793      	lsls	r3, r2, #30
 8014d6e:	680e      	ldr	r6, [r1, #0]
 8014d70:	600f      	str	r7, [r1, #0]
 8014d72:	bf0c      	ite	eq
 8014d74:	694b      	ldreq	r3, [r1, #20]
 8014d76:	2300      	movne	r3, #0
 8014d78:	eba6 0807 	sub.w	r8, r6, r7
 8014d7c:	608b      	str	r3, [r1, #8]
 8014d7e:	f1b8 0f00 	cmp.w	r8, #0
 8014d82:	ddea      	ble.n	8014d5a <__sflush_r+0xae>
 8014d84:	4643      	mov	r3, r8
 8014d86:	463a      	mov	r2, r7
 8014d88:	6a21      	ldr	r1, [r4, #32]
 8014d8a:	4628      	mov	r0, r5
 8014d8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014d8e:	47b0      	blx	r6
 8014d90:	2800      	cmp	r0, #0
 8014d92:	dc08      	bgt.n	8014da6 <__sflush_r+0xfa>
 8014d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8014da0:	81a3      	strh	r3, [r4, #12]
 8014da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014da6:	4407      	add	r7, r0
 8014da8:	eba8 0800 	sub.w	r8, r8, r0
 8014dac:	e7e7      	b.n	8014d7e <__sflush_r+0xd2>
 8014dae:	bf00      	nop
 8014db0:	20400001 	.word	0x20400001

08014db4 <_fflush_r>:
 8014db4:	b538      	push	{r3, r4, r5, lr}
 8014db6:	690b      	ldr	r3, [r1, #16]
 8014db8:	4605      	mov	r5, r0
 8014dba:	460c      	mov	r4, r1
 8014dbc:	b913      	cbnz	r3, 8014dc4 <_fflush_r+0x10>
 8014dbe:	2500      	movs	r5, #0
 8014dc0:	4628      	mov	r0, r5
 8014dc2:	bd38      	pop	{r3, r4, r5, pc}
 8014dc4:	b118      	cbz	r0, 8014dce <_fflush_r+0x1a>
 8014dc6:	6a03      	ldr	r3, [r0, #32]
 8014dc8:	b90b      	cbnz	r3, 8014dce <_fflush_r+0x1a>
 8014dca:	f7fd ffb3 	bl	8012d34 <__sinit>
 8014dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d0f3      	beq.n	8014dbe <_fflush_r+0xa>
 8014dd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014dd8:	07d0      	lsls	r0, r2, #31
 8014dda:	d404      	bmi.n	8014de6 <_fflush_r+0x32>
 8014ddc:	0599      	lsls	r1, r3, #22
 8014dde:	d402      	bmi.n	8014de6 <_fflush_r+0x32>
 8014de0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014de2:	f7fe f9d8 	bl	8013196 <__retarget_lock_acquire_recursive>
 8014de6:	4628      	mov	r0, r5
 8014de8:	4621      	mov	r1, r4
 8014dea:	f7ff ff5f 	bl	8014cac <__sflush_r>
 8014dee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014df0:	4605      	mov	r5, r0
 8014df2:	07da      	lsls	r2, r3, #31
 8014df4:	d4e4      	bmi.n	8014dc0 <_fflush_r+0xc>
 8014df6:	89a3      	ldrh	r3, [r4, #12]
 8014df8:	059b      	lsls	r3, r3, #22
 8014dfa:	d4e1      	bmi.n	8014dc0 <_fflush_r+0xc>
 8014dfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014dfe:	f7fe f9cb 	bl	8013198 <__retarget_lock_release_recursive>
 8014e02:	e7dd      	b.n	8014dc0 <_fflush_r+0xc>

08014e04 <__swhatbuf_r>:
 8014e04:	b570      	push	{r4, r5, r6, lr}
 8014e06:	460c      	mov	r4, r1
 8014e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014e0c:	b096      	sub	sp, #88	@ 0x58
 8014e0e:	4615      	mov	r5, r2
 8014e10:	2900      	cmp	r1, #0
 8014e12:	461e      	mov	r6, r3
 8014e14:	da0c      	bge.n	8014e30 <__swhatbuf_r+0x2c>
 8014e16:	89a3      	ldrh	r3, [r4, #12]
 8014e18:	2100      	movs	r1, #0
 8014e1a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014e1e:	bf14      	ite	ne
 8014e20:	2340      	movne	r3, #64	@ 0x40
 8014e22:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014e26:	2000      	movs	r0, #0
 8014e28:	6031      	str	r1, [r6, #0]
 8014e2a:	602b      	str	r3, [r5, #0]
 8014e2c:	b016      	add	sp, #88	@ 0x58
 8014e2e:	bd70      	pop	{r4, r5, r6, pc}
 8014e30:	466a      	mov	r2, sp
 8014e32:	f000 f863 	bl	8014efc <_fstat_r>
 8014e36:	2800      	cmp	r0, #0
 8014e38:	dbed      	blt.n	8014e16 <__swhatbuf_r+0x12>
 8014e3a:	9901      	ldr	r1, [sp, #4]
 8014e3c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014e40:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014e44:	4259      	negs	r1, r3
 8014e46:	4159      	adcs	r1, r3
 8014e48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014e4c:	e7eb      	b.n	8014e26 <__swhatbuf_r+0x22>

08014e4e <__smakebuf_r>:
 8014e4e:	898b      	ldrh	r3, [r1, #12]
 8014e50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014e52:	079d      	lsls	r5, r3, #30
 8014e54:	4606      	mov	r6, r0
 8014e56:	460c      	mov	r4, r1
 8014e58:	d507      	bpl.n	8014e6a <__smakebuf_r+0x1c>
 8014e5a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014e5e:	6023      	str	r3, [r4, #0]
 8014e60:	6123      	str	r3, [r4, #16]
 8014e62:	2301      	movs	r3, #1
 8014e64:	6163      	str	r3, [r4, #20]
 8014e66:	b003      	add	sp, #12
 8014e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e6a:	ab01      	add	r3, sp, #4
 8014e6c:	466a      	mov	r2, sp
 8014e6e:	f7ff ffc9 	bl	8014e04 <__swhatbuf_r>
 8014e72:	9f00      	ldr	r7, [sp, #0]
 8014e74:	4605      	mov	r5, r0
 8014e76:	4630      	mov	r0, r6
 8014e78:	4639      	mov	r1, r7
 8014e7a:	f7ff f86f 	bl	8013f5c <_malloc_r>
 8014e7e:	b948      	cbnz	r0, 8014e94 <__smakebuf_r+0x46>
 8014e80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e84:	059a      	lsls	r2, r3, #22
 8014e86:	d4ee      	bmi.n	8014e66 <__smakebuf_r+0x18>
 8014e88:	f023 0303 	bic.w	r3, r3, #3
 8014e8c:	f043 0302 	orr.w	r3, r3, #2
 8014e90:	81a3      	strh	r3, [r4, #12]
 8014e92:	e7e2      	b.n	8014e5a <__smakebuf_r+0xc>
 8014e94:	89a3      	ldrh	r3, [r4, #12]
 8014e96:	6020      	str	r0, [r4, #0]
 8014e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014e9c:	81a3      	strh	r3, [r4, #12]
 8014e9e:	9b01      	ldr	r3, [sp, #4]
 8014ea0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014ea4:	b15b      	cbz	r3, 8014ebe <__smakebuf_r+0x70>
 8014ea6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014eaa:	4630      	mov	r0, r6
 8014eac:	f000 f838 	bl	8014f20 <_isatty_r>
 8014eb0:	b128      	cbz	r0, 8014ebe <__smakebuf_r+0x70>
 8014eb2:	89a3      	ldrh	r3, [r4, #12]
 8014eb4:	f023 0303 	bic.w	r3, r3, #3
 8014eb8:	f043 0301 	orr.w	r3, r3, #1
 8014ebc:	81a3      	strh	r3, [r4, #12]
 8014ebe:	89a3      	ldrh	r3, [r4, #12]
 8014ec0:	431d      	orrs	r5, r3
 8014ec2:	81a5      	strh	r5, [r4, #12]
 8014ec4:	e7cf      	b.n	8014e66 <__smakebuf_r+0x18>

08014ec6 <memmove>:
 8014ec6:	4288      	cmp	r0, r1
 8014ec8:	b510      	push	{r4, lr}
 8014eca:	eb01 0402 	add.w	r4, r1, r2
 8014ece:	d902      	bls.n	8014ed6 <memmove+0x10>
 8014ed0:	4284      	cmp	r4, r0
 8014ed2:	4623      	mov	r3, r4
 8014ed4:	d807      	bhi.n	8014ee6 <memmove+0x20>
 8014ed6:	1e43      	subs	r3, r0, #1
 8014ed8:	42a1      	cmp	r1, r4
 8014eda:	d008      	beq.n	8014eee <memmove+0x28>
 8014edc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014ee0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014ee4:	e7f8      	b.n	8014ed8 <memmove+0x12>
 8014ee6:	4402      	add	r2, r0
 8014ee8:	4601      	mov	r1, r0
 8014eea:	428a      	cmp	r2, r1
 8014eec:	d100      	bne.n	8014ef0 <memmove+0x2a>
 8014eee:	bd10      	pop	{r4, pc}
 8014ef0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014ef4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014ef8:	e7f7      	b.n	8014eea <memmove+0x24>
	...

08014efc <_fstat_r>:
 8014efc:	b538      	push	{r3, r4, r5, lr}
 8014efe:	2300      	movs	r3, #0
 8014f00:	4d06      	ldr	r5, [pc, #24]	@ (8014f1c <_fstat_r+0x20>)
 8014f02:	4604      	mov	r4, r0
 8014f04:	4608      	mov	r0, r1
 8014f06:	4611      	mov	r1, r2
 8014f08:	602b      	str	r3, [r5, #0]
 8014f0a:	f7ec ff6e 	bl	8001dea <_fstat>
 8014f0e:	1c43      	adds	r3, r0, #1
 8014f10:	d102      	bne.n	8014f18 <_fstat_r+0x1c>
 8014f12:	682b      	ldr	r3, [r5, #0]
 8014f14:	b103      	cbz	r3, 8014f18 <_fstat_r+0x1c>
 8014f16:	6023      	str	r3, [r4, #0]
 8014f18:	bd38      	pop	{r3, r4, r5, pc}
 8014f1a:	bf00      	nop
 8014f1c:	20001290 	.word	0x20001290

08014f20 <_isatty_r>:
 8014f20:	b538      	push	{r3, r4, r5, lr}
 8014f22:	2300      	movs	r3, #0
 8014f24:	4d05      	ldr	r5, [pc, #20]	@ (8014f3c <_isatty_r+0x1c>)
 8014f26:	4604      	mov	r4, r0
 8014f28:	4608      	mov	r0, r1
 8014f2a:	602b      	str	r3, [r5, #0]
 8014f2c:	f7ec ff6d 	bl	8001e0a <_isatty>
 8014f30:	1c43      	adds	r3, r0, #1
 8014f32:	d102      	bne.n	8014f3a <_isatty_r+0x1a>
 8014f34:	682b      	ldr	r3, [r5, #0]
 8014f36:	b103      	cbz	r3, 8014f3a <_isatty_r+0x1a>
 8014f38:	6023      	str	r3, [r4, #0]
 8014f3a:	bd38      	pop	{r3, r4, r5, pc}
 8014f3c:	20001290 	.word	0x20001290

08014f40 <_sbrk_r>:
 8014f40:	b538      	push	{r3, r4, r5, lr}
 8014f42:	2300      	movs	r3, #0
 8014f44:	4d05      	ldr	r5, [pc, #20]	@ (8014f5c <_sbrk_r+0x1c>)
 8014f46:	4604      	mov	r4, r0
 8014f48:	4608      	mov	r0, r1
 8014f4a:	602b      	str	r3, [r5, #0]
 8014f4c:	f7ec ff76 	bl	8001e3c <_sbrk>
 8014f50:	1c43      	adds	r3, r0, #1
 8014f52:	d102      	bne.n	8014f5a <_sbrk_r+0x1a>
 8014f54:	682b      	ldr	r3, [r5, #0]
 8014f56:	b103      	cbz	r3, 8014f5a <_sbrk_r+0x1a>
 8014f58:	6023      	str	r3, [r4, #0]
 8014f5a:	bd38      	pop	{r3, r4, r5, pc}
 8014f5c:	20001290 	.word	0x20001290

08014f60 <memcpy>:
 8014f60:	440a      	add	r2, r1
 8014f62:	1e43      	subs	r3, r0, #1
 8014f64:	4291      	cmp	r1, r2
 8014f66:	d100      	bne.n	8014f6a <memcpy+0xa>
 8014f68:	4770      	bx	lr
 8014f6a:	b510      	push	{r4, lr}
 8014f6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014f70:	4291      	cmp	r1, r2
 8014f72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014f76:	d1f9      	bne.n	8014f6c <memcpy+0xc>
 8014f78:	bd10      	pop	{r4, pc}
	...

08014f7c <__assert_func>:
 8014f7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014f7e:	4614      	mov	r4, r2
 8014f80:	461a      	mov	r2, r3
 8014f82:	4b09      	ldr	r3, [pc, #36]	@ (8014fa8 <__assert_func+0x2c>)
 8014f84:	4605      	mov	r5, r0
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	68d8      	ldr	r0, [r3, #12]
 8014f8a:	b14c      	cbz	r4, 8014fa0 <__assert_func+0x24>
 8014f8c:	4b07      	ldr	r3, [pc, #28]	@ (8014fac <__assert_func+0x30>)
 8014f8e:	9100      	str	r1, [sp, #0]
 8014f90:	4907      	ldr	r1, [pc, #28]	@ (8014fb0 <__assert_func+0x34>)
 8014f92:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014f96:	462b      	mov	r3, r5
 8014f98:	f000 f870 	bl	801507c <fiprintf>
 8014f9c:	f000 f880 	bl	80150a0 <abort>
 8014fa0:	4b04      	ldr	r3, [pc, #16]	@ (8014fb4 <__assert_func+0x38>)
 8014fa2:	461c      	mov	r4, r3
 8014fa4:	e7f3      	b.n	8014f8e <__assert_func+0x12>
 8014fa6:	bf00      	nop
 8014fa8:	200000c0 	.word	0x200000c0
 8014fac:	08016371 	.word	0x08016371
 8014fb0:	0801637e 	.word	0x0801637e
 8014fb4:	080163ac 	.word	0x080163ac

08014fb8 <_calloc_r>:
 8014fb8:	b570      	push	{r4, r5, r6, lr}
 8014fba:	fba1 5402 	umull	r5, r4, r1, r2
 8014fbe:	b934      	cbnz	r4, 8014fce <_calloc_r+0x16>
 8014fc0:	4629      	mov	r1, r5
 8014fc2:	f7fe ffcb 	bl	8013f5c <_malloc_r>
 8014fc6:	4606      	mov	r6, r0
 8014fc8:	b928      	cbnz	r0, 8014fd6 <_calloc_r+0x1e>
 8014fca:	4630      	mov	r0, r6
 8014fcc:	bd70      	pop	{r4, r5, r6, pc}
 8014fce:	220c      	movs	r2, #12
 8014fd0:	2600      	movs	r6, #0
 8014fd2:	6002      	str	r2, [r0, #0]
 8014fd4:	e7f9      	b.n	8014fca <_calloc_r+0x12>
 8014fd6:	462a      	mov	r2, r5
 8014fd8:	4621      	mov	r1, r4
 8014fda:	f7fe f85f 	bl	801309c <memset>
 8014fde:	e7f4      	b.n	8014fca <_calloc_r+0x12>

08014fe0 <__ascii_mbtowc>:
 8014fe0:	b082      	sub	sp, #8
 8014fe2:	b901      	cbnz	r1, 8014fe6 <__ascii_mbtowc+0x6>
 8014fe4:	a901      	add	r1, sp, #4
 8014fe6:	b142      	cbz	r2, 8014ffa <__ascii_mbtowc+0x1a>
 8014fe8:	b14b      	cbz	r3, 8014ffe <__ascii_mbtowc+0x1e>
 8014fea:	7813      	ldrb	r3, [r2, #0]
 8014fec:	600b      	str	r3, [r1, #0]
 8014fee:	7812      	ldrb	r2, [r2, #0]
 8014ff0:	1e10      	subs	r0, r2, #0
 8014ff2:	bf18      	it	ne
 8014ff4:	2001      	movne	r0, #1
 8014ff6:	b002      	add	sp, #8
 8014ff8:	4770      	bx	lr
 8014ffa:	4610      	mov	r0, r2
 8014ffc:	e7fb      	b.n	8014ff6 <__ascii_mbtowc+0x16>
 8014ffe:	f06f 0001 	mvn.w	r0, #1
 8015002:	e7f8      	b.n	8014ff6 <__ascii_mbtowc+0x16>

08015004 <_realloc_r>:
 8015004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015008:	4607      	mov	r7, r0
 801500a:	4614      	mov	r4, r2
 801500c:	460d      	mov	r5, r1
 801500e:	b921      	cbnz	r1, 801501a <_realloc_r+0x16>
 8015010:	4611      	mov	r1, r2
 8015012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015016:	f7fe bfa1 	b.w	8013f5c <_malloc_r>
 801501a:	b92a      	cbnz	r2, 8015028 <_realloc_r+0x24>
 801501c:	4625      	mov	r5, r4
 801501e:	f7fe ff29 	bl	8013e74 <_free_r>
 8015022:	4628      	mov	r0, r5
 8015024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015028:	f000 f841 	bl	80150ae <_malloc_usable_size_r>
 801502c:	4284      	cmp	r4, r0
 801502e:	4606      	mov	r6, r0
 8015030:	d802      	bhi.n	8015038 <_realloc_r+0x34>
 8015032:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015036:	d8f4      	bhi.n	8015022 <_realloc_r+0x1e>
 8015038:	4621      	mov	r1, r4
 801503a:	4638      	mov	r0, r7
 801503c:	f7fe ff8e 	bl	8013f5c <_malloc_r>
 8015040:	4680      	mov	r8, r0
 8015042:	b908      	cbnz	r0, 8015048 <_realloc_r+0x44>
 8015044:	4645      	mov	r5, r8
 8015046:	e7ec      	b.n	8015022 <_realloc_r+0x1e>
 8015048:	42b4      	cmp	r4, r6
 801504a:	4622      	mov	r2, r4
 801504c:	4629      	mov	r1, r5
 801504e:	bf28      	it	cs
 8015050:	4632      	movcs	r2, r6
 8015052:	f7ff ff85 	bl	8014f60 <memcpy>
 8015056:	4629      	mov	r1, r5
 8015058:	4638      	mov	r0, r7
 801505a:	f7fe ff0b 	bl	8013e74 <_free_r>
 801505e:	e7f1      	b.n	8015044 <_realloc_r+0x40>

08015060 <__ascii_wctomb>:
 8015060:	4603      	mov	r3, r0
 8015062:	4608      	mov	r0, r1
 8015064:	b141      	cbz	r1, 8015078 <__ascii_wctomb+0x18>
 8015066:	2aff      	cmp	r2, #255	@ 0xff
 8015068:	d904      	bls.n	8015074 <__ascii_wctomb+0x14>
 801506a:	228a      	movs	r2, #138	@ 0x8a
 801506c:	f04f 30ff 	mov.w	r0, #4294967295
 8015070:	601a      	str	r2, [r3, #0]
 8015072:	4770      	bx	lr
 8015074:	2001      	movs	r0, #1
 8015076:	700a      	strb	r2, [r1, #0]
 8015078:	4770      	bx	lr
	...

0801507c <fiprintf>:
 801507c:	b40e      	push	{r1, r2, r3}
 801507e:	b503      	push	{r0, r1, lr}
 8015080:	ab03      	add	r3, sp, #12
 8015082:	4601      	mov	r1, r0
 8015084:	4805      	ldr	r0, [pc, #20]	@ (801509c <fiprintf+0x20>)
 8015086:	f853 2b04 	ldr.w	r2, [r3], #4
 801508a:	6800      	ldr	r0, [r0, #0]
 801508c:	9301      	str	r3, [sp, #4]
 801508e:	f7ff fcf5 	bl	8014a7c <_vfiprintf_r>
 8015092:	b002      	add	sp, #8
 8015094:	f85d eb04 	ldr.w	lr, [sp], #4
 8015098:	b003      	add	sp, #12
 801509a:	4770      	bx	lr
 801509c:	200000c0 	.word	0x200000c0

080150a0 <abort>:
 80150a0:	2006      	movs	r0, #6
 80150a2:	b508      	push	{r3, lr}
 80150a4:	f000 f834 	bl	8015110 <raise>
 80150a8:	2001      	movs	r0, #1
 80150aa:	f7ec fe4e 	bl	8001d4a <_exit>

080150ae <_malloc_usable_size_r>:
 80150ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80150b2:	1f18      	subs	r0, r3, #4
 80150b4:	2b00      	cmp	r3, #0
 80150b6:	bfbc      	itt	lt
 80150b8:	580b      	ldrlt	r3, [r1, r0]
 80150ba:	18c0      	addlt	r0, r0, r3
 80150bc:	4770      	bx	lr

080150be <_raise_r>:
 80150be:	291f      	cmp	r1, #31
 80150c0:	b538      	push	{r3, r4, r5, lr}
 80150c2:	4605      	mov	r5, r0
 80150c4:	460c      	mov	r4, r1
 80150c6:	d904      	bls.n	80150d2 <_raise_r+0x14>
 80150c8:	2316      	movs	r3, #22
 80150ca:	6003      	str	r3, [r0, #0]
 80150cc:	f04f 30ff 	mov.w	r0, #4294967295
 80150d0:	bd38      	pop	{r3, r4, r5, pc}
 80150d2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80150d4:	b112      	cbz	r2, 80150dc <_raise_r+0x1e>
 80150d6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80150da:	b94b      	cbnz	r3, 80150f0 <_raise_r+0x32>
 80150dc:	4628      	mov	r0, r5
 80150de:	f000 f831 	bl	8015144 <_getpid_r>
 80150e2:	4622      	mov	r2, r4
 80150e4:	4601      	mov	r1, r0
 80150e6:	4628      	mov	r0, r5
 80150e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80150ec:	f000 b818 	b.w	8015120 <_kill_r>
 80150f0:	2b01      	cmp	r3, #1
 80150f2:	d00a      	beq.n	801510a <_raise_r+0x4c>
 80150f4:	1c59      	adds	r1, r3, #1
 80150f6:	d103      	bne.n	8015100 <_raise_r+0x42>
 80150f8:	2316      	movs	r3, #22
 80150fa:	6003      	str	r3, [r0, #0]
 80150fc:	2001      	movs	r0, #1
 80150fe:	e7e7      	b.n	80150d0 <_raise_r+0x12>
 8015100:	2100      	movs	r1, #0
 8015102:	4620      	mov	r0, r4
 8015104:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015108:	4798      	blx	r3
 801510a:	2000      	movs	r0, #0
 801510c:	e7e0      	b.n	80150d0 <_raise_r+0x12>
	...

08015110 <raise>:
 8015110:	4b02      	ldr	r3, [pc, #8]	@ (801511c <raise+0xc>)
 8015112:	4601      	mov	r1, r0
 8015114:	6818      	ldr	r0, [r3, #0]
 8015116:	f7ff bfd2 	b.w	80150be <_raise_r>
 801511a:	bf00      	nop
 801511c:	200000c0 	.word	0x200000c0

08015120 <_kill_r>:
 8015120:	b538      	push	{r3, r4, r5, lr}
 8015122:	2300      	movs	r3, #0
 8015124:	4d06      	ldr	r5, [pc, #24]	@ (8015140 <_kill_r+0x20>)
 8015126:	4604      	mov	r4, r0
 8015128:	4608      	mov	r0, r1
 801512a:	4611      	mov	r1, r2
 801512c:	602b      	str	r3, [r5, #0]
 801512e:	f7ec fdfc 	bl	8001d2a <_kill>
 8015132:	1c43      	adds	r3, r0, #1
 8015134:	d102      	bne.n	801513c <_kill_r+0x1c>
 8015136:	682b      	ldr	r3, [r5, #0]
 8015138:	b103      	cbz	r3, 801513c <_kill_r+0x1c>
 801513a:	6023      	str	r3, [r4, #0]
 801513c:	bd38      	pop	{r3, r4, r5, pc}
 801513e:	bf00      	nop
 8015140:	20001290 	.word	0x20001290

08015144 <_getpid_r>:
 8015144:	f7ec bde9 	b.w	8001d1a <_getpid>

08015148 <acosf>:
 8015148:	b508      	push	{r3, lr}
 801514a:	ed2d 8b02 	vpush	{d8}
 801514e:	eeb0 8a40 	vmov.f32	s16, s0
 8015152:	f000 f8a3 	bl	801529c <__ieee754_acosf>
 8015156:	eef0 8a40 	vmov.f32	s17, s0
 801515a:	eeb4 8a48 	vcmp.f32	s16, s16
 801515e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015162:	d615      	bvs.n	8015190 <acosf+0x48>
 8015164:	eeb0 0a48 	vmov.f32	s0, s16
 8015168:	f000 f838 	bl	80151dc <fabsf>
 801516c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8015170:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8015174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015178:	dd0a      	ble.n	8015190 <acosf+0x48>
 801517a:	f7fd ffe1 	bl	8013140 <__errno>
 801517e:	2321      	movs	r3, #33	@ 0x21
 8015180:	ecbd 8b02 	vpop	{d8}
 8015184:	6003      	str	r3, [r0, #0]
 8015186:	4805      	ldr	r0, [pc, #20]	@ (801519c <acosf+0x54>)
 8015188:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801518c:	f000 b87c 	b.w	8015288 <nanf>
 8015190:	eeb0 0a68 	vmov.f32	s0, s17
 8015194:	ecbd 8b02 	vpop	{d8}
 8015198:	bd08      	pop	{r3, pc}
 801519a:	bf00      	nop
 801519c:	080163ac 	.word	0x080163ac

080151a0 <sqrtf>:
 80151a0:	b508      	push	{r3, lr}
 80151a2:	ed2d 8b02 	vpush	{d8}
 80151a6:	eeb0 8a40 	vmov.f32	s16, s0
 80151aa:	f000 f873 	bl	8015294 <__ieee754_sqrtf>
 80151ae:	eeb4 8a48 	vcmp.f32	s16, s16
 80151b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151b6:	d60c      	bvs.n	80151d2 <sqrtf+0x32>
 80151b8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80151d8 <sqrtf+0x38>
 80151bc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80151c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151c4:	d505      	bpl.n	80151d2 <sqrtf+0x32>
 80151c6:	f7fd ffbb 	bl	8013140 <__errno>
 80151ca:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80151ce:	2321      	movs	r3, #33	@ 0x21
 80151d0:	6003      	str	r3, [r0, #0]
 80151d2:	ecbd 8b02 	vpop	{d8}
 80151d6:	bd08      	pop	{r3, pc}
 80151d8:	00000000 	.word	0x00000000

080151dc <fabsf>:
 80151dc:	ee10 3a10 	vmov	r3, s0
 80151e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80151e4:	ee00 3a10 	vmov	s0, r3
 80151e8:	4770      	bx	lr

080151ea <fmax>:
 80151ea:	b508      	push	{r3, lr}
 80151ec:	ed2d 8b04 	vpush	{d8-d9}
 80151f0:	eeb0 8a40 	vmov.f32	s16, s0
 80151f4:	eef0 8a60 	vmov.f32	s17, s1
 80151f8:	eeb0 9a41 	vmov.f32	s18, s2
 80151fc:	eef0 9a61 	vmov.f32	s19, s3
 8015200:	f000 f81e 	bl	8015240 <__fpclassifyd>
 8015204:	b950      	cbnz	r0, 801521c <fmax+0x32>
 8015206:	eeb0 8a49 	vmov.f32	s16, s18
 801520a:	eef0 8a69 	vmov.f32	s17, s19
 801520e:	eeb0 0a48 	vmov.f32	s0, s16
 8015212:	eef0 0a68 	vmov.f32	s1, s17
 8015216:	ecbd 8b04 	vpop	{d8-d9}
 801521a:	bd08      	pop	{r3, pc}
 801521c:	eeb0 0a49 	vmov.f32	s0, s18
 8015220:	eef0 0a69 	vmov.f32	s1, s19
 8015224:	f000 f80c 	bl	8015240 <__fpclassifyd>
 8015228:	2800      	cmp	r0, #0
 801522a:	d0f0      	beq.n	801520e <fmax+0x24>
 801522c:	ec53 2b19 	vmov	r2, r3, d9
 8015230:	ec51 0b18 	vmov	r0, r1, d8
 8015234:	f7eb fc80 	bl	8000b38 <__aeabi_dcmpgt>
 8015238:	2800      	cmp	r0, #0
 801523a:	d0e4      	beq.n	8015206 <fmax+0x1c>
 801523c:	e7e7      	b.n	801520e <fmax+0x24>
	...

08015240 <__fpclassifyd>:
 8015240:	ec51 0b10 	vmov	r0, r1, d0
 8015244:	460b      	mov	r3, r1
 8015246:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 801524a:	b510      	push	{r4, lr}
 801524c:	d104      	bne.n	8015258 <__fpclassifyd+0x18>
 801524e:	2800      	cmp	r0, #0
 8015250:	bf0c      	ite	eq
 8015252:	2002      	moveq	r0, #2
 8015254:	2003      	movne	r0, #3
 8015256:	bd10      	pop	{r4, pc}
 8015258:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 801525c:	4a08      	ldr	r2, [pc, #32]	@ (8015280 <__fpclassifyd+0x40>)
 801525e:	4294      	cmp	r4, r2
 8015260:	d908      	bls.n	8015274 <__fpclassifyd+0x34>
 8015262:	4a08      	ldr	r2, [pc, #32]	@ (8015284 <__fpclassifyd+0x44>)
 8015264:	4213      	tst	r3, r2
 8015266:	d007      	beq.n	8015278 <__fpclassifyd+0x38>
 8015268:	4291      	cmp	r1, r2
 801526a:	d107      	bne.n	801527c <__fpclassifyd+0x3c>
 801526c:	fab0 f080 	clz	r0, r0
 8015270:	0940      	lsrs	r0, r0, #5
 8015272:	e7f0      	b.n	8015256 <__fpclassifyd+0x16>
 8015274:	2004      	movs	r0, #4
 8015276:	e7ee      	b.n	8015256 <__fpclassifyd+0x16>
 8015278:	2003      	movs	r0, #3
 801527a:	e7ec      	b.n	8015256 <__fpclassifyd+0x16>
 801527c:	2000      	movs	r0, #0
 801527e:	e7ea      	b.n	8015256 <__fpclassifyd+0x16>
 8015280:	7fdfffff 	.word	0x7fdfffff
 8015284:	7ff00000 	.word	0x7ff00000

08015288 <nanf>:
 8015288:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8015290 <nanf+0x8>
 801528c:	4770      	bx	lr
 801528e:	bf00      	nop
 8015290:	7fc00000 	.word	0x7fc00000

08015294 <__ieee754_sqrtf>:
 8015294:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8015298:	4770      	bx	lr
	...

0801529c <__ieee754_acosf>:
 801529c:	b508      	push	{r3, lr}
 801529e:	ee10 3a10 	vmov	r3, s0
 80152a2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80152a6:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80152aa:	ed2d 8b0c 	vpush	{d8-d13}
 80152ae:	d109      	bne.n	80152c4 <__ieee754_acosf+0x28>
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8015444 <__ieee754_acosf+0x1a8>
 80152b6:	eddf 7a64 	vldr	s15, [pc, #400]	@ 8015448 <__ieee754_acosf+0x1ac>
 80152ba:	fe37 0a80 	vselgt.f32	s0, s15, s0
 80152be:	ecbd 8b0c 	vpop	{d8-d13}
 80152c2:	bd08      	pop	{r3, pc}
 80152c4:	d904      	bls.n	80152d0 <__ieee754_acosf+0x34>
 80152c6:	ee30 8a40 	vsub.f32	s16, s0, s0
 80152ca:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80152ce:	e7f6      	b.n	80152be <__ieee754_acosf+0x22>
 80152d0:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 80152d4:	d23c      	bcs.n	8015350 <__ieee754_acosf+0xb4>
 80152d6:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 80152da:	f240 80af 	bls.w	801543c <__ieee754_acosf+0x1a0>
 80152de:	ee60 7a00 	vmul.f32	s15, s0, s0
 80152e2:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 801544c <__ieee754_acosf+0x1b0>
 80152e6:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8015450 <__ieee754_acosf+0x1b4>
 80152ea:	ed9f 6a5a 	vldr	s12, [pc, #360]	@ 8015454 <__ieee754_acosf+0x1b8>
 80152ee:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80152f2:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8015458 <__ieee754_acosf+0x1bc>
 80152f6:	eee7 6a27 	vfma.f32	s13, s14, s15
 80152fa:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 801545c <__ieee754_acosf+0x1c0>
 80152fe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8015302:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8015460 <__ieee754_acosf+0x1c4>
 8015306:	eee7 6a27 	vfma.f32	s13, s14, s15
 801530a:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8015464 <__ieee754_acosf+0x1c8>
 801530e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8015312:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8015468 <__ieee754_acosf+0x1cc>
 8015316:	eea7 6aa6 	vfma.f32	s12, s15, s13
 801531a:	eddf 6a54 	vldr	s13, [pc, #336]	@ 801546c <__ieee754_acosf+0x1d0>
 801531e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015322:	eee6 6a27 	vfma.f32	s13, s12, s15
 8015326:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 8015470 <__ieee754_acosf+0x1d4>
 801532a:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801532e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8015332:	eee6 6a27 	vfma.f32	s13, s12, s15
 8015336:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 8015474 <__ieee754_acosf+0x1d8>
 801533a:	ee87 6a26 	vdiv.f32	s12, s14, s13
 801533e:	eee0 7a46 	vfms.f32	s15, s0, s12
 8015342:	ee70 7a67 	vsub.f32	s15, s0, s15
 8015346:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 8015478 <__ieee754_acosf+0x1dc>
 801534a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801534e:	e7b6      	b.n	80152be <__ieee754_acosf+0x22>
 8015350:	2b00      	cmp	r3, #0
 8015352:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 8015356:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801535a:	eddf da3c 	vldr	s27, [pc, #240]	@ 801544c <__ieee754_acosf+0x1b0>
 801535e:	eddf ca3c 	vldr	s25, [pc, #240]	@ 8015450 <__ieee754_acosf+0x1b4>
 8015362:	ed9f ca3d 	vldr	s24, [pc, #244]	@ 8015458 <__ieee754_acosf+0x1bc>
 8015366:	eddf ba3d 	vldr	s23, [pc, #244]	@ 801545c <__ieee754_acosf+0x1c0>
 801536a:	ed9f ba3d 	vldr	s22, [pc, #244]	@ 8015460 <__ieee754_acosf+0x1c4>
 801536e:	eddf 8a3d 	vldr	s17, [pc, #244]	@ 8015464 <__ieee754_acosf+0x1c8>
 8015372:	ed9f da3d 	vldr	s26, [pc, #244]	@ 8015468 <__ieee754_acosf+0x1cc>
 8015376:	eddf aa37 	vldr	s21, [pc, #220]	@ 8015454 <__ieee754_acosf+0x1b8>
 801537a:	ed9f aa3c 	vldr	s20, [pc, #240]	@ 801546c <__ieee754_acosf+0x1d0>
 801537e:	eddf 9a3c 	vldr	s19, [pc, #240]	@ 8015470 <__ieee754_acosf+0x1d4>
 8015382:	da28      	bge.n	80153d6 <__ieee754_acosf+0x13a>
 8015384:	ee30 8a09 	vadd.f32	s16, s0, s18
 8015388:	ee28 0a27 	vmul.f32	s0, s16, s15
 801538c:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8015390:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8015394:	eeac ca80 	vfma.f32	s24, s25, s0
 8015398:	eeaa aa80 	vfma.f32	s20, s21, s0
 801539c:	eeec ba00 	vfma.f32	s23, s24, s0
 80153a0:	eeea 9a00 	vfma.f32	s19, s20, s0
 80153a4:	eeab ba80 	vfma.f32	s22, s23, s0
 80153a8:	eea9 9a80 	vfma.f32	s18, s19, s0
 80153ac:	eeeb 8a00 	vfma.f32	s17, s22, s0
 80153b0:	ee68 8a80 	vmul.f32	s17, s17, s0
 80153b4:	f7ff ff6e 	bl	8015294 <__ieee754_sqrtf>
 80153b8:	eddf 7a30 	vldr	s15, [pc, #192]	@ 801547c <__ieee754_acosf+0x1e0>
 80153bc:	ee88 7a89 	vdiv.f32	s14, s17, s18
 80153c0:	eee0 7a07 	vfma.f32	s15, s0, s14
 80153c4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80153c8:	ee77 7a80 	vadd.f32	s15, s15, s0
 80153cc:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8015480 <__ieee754_acosf+0x1e4>
 80153d0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80153d4:	e773      	b.n	80152be <__ieee754_acosf+0x22>
 80153d6:	ee39 8a40 	vsub.f32	s16, s18, s0
 80153da:	ee28 8a27 	vmul.f32	s16, s16, s15
 80153de:	eeb0 0a48 	vmov.f32	s0, s16
 80153e2:	f7ff ff57 	bl	8015294 <__ieee754_sqrtf>
 80153e6:	eee8 ca2d 	vfma.f32	s25, s16, s27
 80153ea:	eee8 aa0d 	vfma.f32	s21, s16, s26
 80153ee:	ee10 3a10 	vmov	r3, s0
 80153f2:	eeb0 6a48 	vmov.f32	s12, s16
 80153f6:	f36f 030b 	bfc	r3, #0, #12
 80153fa:	ee07 3a90 	vmov	s15, r3
 80153fe:	eeac ca88 	vfma.f32	s24, s25, s16
 8015402:	eeaa aa88 	vfma.f32	s20, s21, s16
 8015406:	eea7 6ae7 	vfms.f32	s12, s15, s15
 801540a:	ee70 6a27 	vadd.f32	s13, s0, s15
 801540e:	eeec ba08 	vfma.f32	s23, s24, s16
 8015412:	eeea 9a08 	vfma.f32	s19, s20, s16
 8015416:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801541a:	eeab ba88 	vfma.f32	s22, s23, s16
 801541e:	eea9 9a88 	vfma.f32	s18, s19, s16
 8015422:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8015426:	ee68 8a88 	vmul.f32	s17, s17, s16
 801542a:	eec8 6a89 	vdiv.f32	s13, s17, s18
 801542e:	eea0 7a26 	vfma.f32	s14, s0, s13
 8015432:	ee37 0a87 	vadd.f32	s0, s15, s14
 8015436:	ee30 0a00 	vadd.f32	s0, s0, s0
 801543a:	e740      	b.n	80152be <__ieee754_acosf+0x22>
 801543c:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8015484 <__ieee754_acosf+0x1e8>
 8015440:	e73d      	b.n	80152be <__ieee754_acosf+0x22>
 8015442:	bf00      	nop
 8015444:	40490fdb 	.word	0x40490fdb
 8015448:	00000000 	.word	0x00000000
 801544c:	3811ef08 	.word	0x3811ef08
 8015450:	3a4f7f04 	.word	0x3a4f7f04
 8015454:	bf303361 	.word	0xbf303361
 8015458:	bd241146 	.word	0xbd241146
 801545c:	3e4e0aa8 	.word	0x3e4e0aa8
 8015460:	bea6b090 	.word	0xbea6b090
 8015464:	3e2aaaab 	.word	0x3e2aaaab
 8015468:	3d9dc62e 	.word	0x3d9dc62e
 801546c:	4001572d 	.word	0x4001572d
 8015470:	c019d139 	.word	0xc019d139
 8015474:	33a22168 	.word	0x33a22168
 8015478:	3fc90fda 	.word	0x3fc90fda
 801547c:	b3a22168 	.word	0xb3a22168
 8015480:	40490fda 	.word	0x40490fda
 8015484:	3fc90fdb 	.word	0x3fc90fdb

08015488 <_init>:
 8015488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801548a:	bf00      	nop
 801548c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801548e:	bc08      	pop	{r3}
 8015490:	469e      	mov	lr, r3
 8015492:	4770      	bx	lr

08015494 <_fini>:
 8015494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015496:	bf00      	nop
 8015498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801549a:	bc08      	pop	{r3}
 801549c:	469e      	mov	lr, r3
 801549e:	4770      	bx	lr
