; 
; Copyright (c) 2017, RISC OS Open Ltd
; All rights reserved.
; 
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions are met: 
;     * Redistributions of source code must retain the above copyright
;       notice, this list of conditions and the following disclaimer.
;     * Redistributions in binary form must reproduce the above copyright
;       notice, this list of conditions and the following disclaimer in the
;       documentation and/or other materials provided with the distribution.
;     * Neither the name of RISC OS Open Ltd nor the names of its contributors
;       may be used to endorse or promote products derived from this software
;       without specific prior written permission.
; 
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
; POSSIBILITY OF SUCH DAMAGE.
; 
        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System
        GET     Hdr:Proc
        GET     Hdr.Defs

        AREA    CPUInfoCode, CODE, READONLY, PIC

        EXPORT  CPUInfo

        MACRO
        CP15Reg $Op1, $CRn, $CRm, $Op2, $name
        MRC     p15, $Op1, a1, $CRn, $CRm, $Op2
        ADR     a2, %FT10
        ADR     lr, %FT20
        MOV     pc, v1
10
        = "p15 $Op1 $CRn $CRm $Op2: $name", 0
        ALIGN
20
        MEND

; In: R0 -> output function
;           R0 = value
;           R1 = string
CPUInfo
        Entry   "v1"
        MOV     v1, a1
        CP15Reg 0, c0, c0, 0, "MIDR"
        CP15Reg 0, c0, c0, 1, "CTR"
        CP15Reg 0, c0, c0, 2, "TCMTR"
        CP15Reg 0, c0, c0, 3, "TLBTR"
        CP15Reg 0, c0, c0, 5, "MPIDR"
        CP15Reg 0, c0, c0, 6, "REVIDR"
        CP15Reg 1, c0, c0, 1, "CLIDR"
        CP15Reg 1, c0, c0, 7, "AIDR"
        CP15Reg 0, c1, c0, 0, "SCTLR"
        CP15Reg 0, c1, c0, 1, "ACTLR"
        CP15Reg 0, c1, c0, 2, "CPACR"
        CP15Reg 0, c1, c1, 2, "NSACR"
        CP15Reg 0, c2, c0, 0, "TTBR0"
        CP15Reg 0, c2, c0, 1, "TTBR1"
        CP15Reg 0, c2, c0, 2, "TTBCR"
        CP15Reg 0, c3, c0, 0, "DACR"
        CP15Reg 0, c10, c2, 0, "PRRR"
        CP15Reg 0, c10, c2, 1, "NMRR"
        CP15Reg 0, c12, c0, 0, "VBAR"
  ;      CP15Reg 0, c12, c0, 1, "MVBAR"
        CP15Reg 0, c12, c1, 0, "ISR"
  ;      CP15Reg 0, c12, c1, 1, "VISR"
        CP15Reg 0, c13, c0, 0, "FCSEIDR"
        CP15Reg 0, c13, c0, 1, "CONTEXTIDR"
        CP15Reg 0, c13, c0, 2, "TPIDRURW"
        CP15Reg 0, c13, c0, 3, "TPIDRURO"
        CP15Reg 0, c13, c0, 4, "TIPDRPRW"
  ;      CP15Reg 0, c15, c0, 0, "Power Control Register"
  ;      CP15Reg 0, c15, c1, 0, "NEON Busy Register"
  ;      CP15Reg 4, c15, c0, 0, "Configuration Base Address"
        EXIT

        END
