TimeQuest Timing Analyzer report for audio_synth_top
Tue Jun 12 22:36:21 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_div:clk_div_1|count[1]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'clock_div:clk_div_1|count[1]'
 15. Slow Model Recovery: 'clock_div:clk_div_1|count[1]'
 16. Slow Model Removal: 'clock_div:clk_div_1|count[1]'
 17. Slow Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clock_div:clk_div_1|count[1]'
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'clock_div:clk_div_1|count[1]'
 32. Fast Model Recovery: 'clock_div:clk_div_1|count[1]'
 33. Fast Model Removal: 'clock_div:clk_div_1|count[1]'
 34. Fast Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; audio_synth_top                                                   ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; CLOCK_50                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                     ;
; clock_div:clk_div_1|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_div:clk_div_1|count[1] } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                      ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
; 61.28 MHz   ; 61.28 MHz       ; clock_div:clk_div_1|count[1] ;                                                               ;
; 1162.79 MHz ; 380.08 MHz      ; CLOCK_50                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; clock_div:clk_div_1|count[1] ; -15.318 ; -2423.088     ;
; CLOCK_50                     ; 0.140   ; 0.000         ;
+------------------------------+---------+---------------+


+-------------------------------------------------------+
; Slow Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -2.695 ; -2.695        ;
; clock_div:clk_div_1|count[1] ; 0.445  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -2.577 ; -487.808      ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Removal Summary                           ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_div:clk_div_1|count[1] ; 2.663 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -2.064 ; -1059.036     ;
; CLOCK_50                     ; -1.631 ; -4.075        ;
+------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                                                                                                      ;
+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -15.318 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.366     ;
; -15.316 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.364     ;
; -15.214 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.262     ;
; -15.212 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.260     ;
; -15.161 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 16.207     ;
; -15.134 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.182     ;
; -15.132 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.180     ;
; -15.113 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.161     ;
; -15.111 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.159     ;
; -15.110 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.158     ;
; -15.108 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.156     ;
; -15.092 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.140     ;
; -15.090 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.138     ;
; -15.057 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 16.103     ;
; -15.015 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 16.061     ;
; -14.997 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 16.045     ;
; -14.991 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 16.037     ;
; -14.979 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 16.025     ;
; -14.977 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 16.023     ;
; -14.973 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 16.019     ;
; -14.959 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 16.005     ;
; -14.956 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 16.002     ;
; -14.954 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 16.000     ;
; -14.953 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.999     ;
; -14.935 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.981     ;
; -14.935 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.981     ;
; -14.934 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 15.982     ;
; -14.932 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 15.980     ;
; -14.930 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.976     ;
; -14.923 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.969     ;
; -14.918 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.964     ;
; -14.917 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.963     ;
; -14.916 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.077      ; 15.953     ;
; -14.915 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.961     ;
; -14.912 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.958     ;
; -14.900 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.946     ;
; -14.893 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 15.941     ;
; -14.891 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.937     ;
; -14.879 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.925     ;
; -14.876 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.922     ;
; -14.875 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.921     ;
; -14.873 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.919     ;
; -14.864 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.910     ;
; -14.860 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.906     ;
; -14.858 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.904     ;
; -14.836 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.882     ;
; -14.824 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.870     ;
; -14.819 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.865     ;
; -14.818 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.864     ;
; -14.815 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.861     ;
; -14.814 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.860     ;
; -14.813 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 15.861     ;
; -14.812 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.077      ; 15.849     ;
; -14.792 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 15.840     ;
; -14.789 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 15.837     ;
; -14.777 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.823     ;
; -14.775 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.821     ;
; -14.774 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.820     ;
; -14.771 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 15.819     ;
; -14.760 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.806     ;
; -14.759 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.805     ;
; -14.757 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.803     ;
; -14.757 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[0] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 15.805     ;
; -14.755 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[0] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 15.803     ;
; -14.754 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.800     ;
; -14.733 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.779     ;
; -14.732 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.077      ; 15.769     ;
; -14.721 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.767     ;
; -14.720 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.766     ;
; -14.718 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.764     ;
; -14.715 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.761     ;
; -14.715 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.761     ;
; -14.714 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.760     ;
; -14.713 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.759     ;
; -14.711 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.077      ; 15.748     ;
; -14.708 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.077      ; 15.745     ;
; -14.700 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.746     ;
; -14.690 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.077      ; 15.727     ;
; -14.690 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.736     ;
; -14.678 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.724     ;
; -14.674 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.720     ;
; -14.672 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.718     ;
; -14.660 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.706     ;
; -14.659 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.705     ;
; -14.619 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.665     ;
; -14.617 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.663     ;
; -14.613 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.088      ; 15.661     ;
; -14.609 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg9  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.655     ;
; -14.600 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[0] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.646     ;
; -14.585 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg9  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.631     ;
; -14.574 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.620     ;
; -14.573 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg9  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.619     ;
; -14.567 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg9  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.613     ;
; -14.557 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.603     ;
; -14.546 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.077      ; 15.583     ;
; -14.532 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.077      ; 15.569     ;
; -14.516 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.562     ;
; -14.514 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.560     ;
; -14.473 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.519     ;
; -14.469 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg9  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.086      ; 15.515     ;
+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.140 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.898      ;
; 0.307 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 2.947 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.500        ; 2.863      ; 0.731      ;
; 3.447 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 1.000        ; 2.863      ; 0.731      ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -2.695 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.000        ; 2.863      ; 0.731      ;
; -2.195 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; -0.500       ; 2.863      ; 0.731      ;
; 0.445  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.612  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk          ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l  ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r  ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load    ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; dds:sin_gen|workaround                                   ; dds:sin_gen|workaround                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|bit_count[0]                           ; i2c_master:master|bit_count[0]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|bit_count[2]                           ; i2c_master:master|bit_count[2]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|byte_count[0]                          ; i2c_master:master|byte_count[0]                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|ack                                    ; i2c_master:master|ack                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|byte_count[1]                          ; i2c_master:master|byte_count[1]                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP              ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|regcount[1]                             ; codec_ctrl:codec|regcount[1]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|regcount[2]                             ; codec_ctrl:codec|regcount[2]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|regcount[0]                             ; codec_ctrl:codec|regcount[0]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|sda                                    ; i2c_master:master|sda                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|state.WAIT_WRITE                        ; codec_ctrl:codec|state.WAIT_WRITE                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_ctrl:codec|state.IDLE                              ; codec_ctrl:codec|state.IDLE                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_IDLE                       ; i2c_master:master|fsm_state.S_IDLE                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE         ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|fsm_state.S_SEND_BYTE                  ; i2c_master:master|fsm_state.S_SEND_BYTE                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|bit_count[1]                           ; i2c_master:master|bit_count[1]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle        ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:master|scl                                    ; i2c_master:master|scl                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]            ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[0]           ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[0]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.615 ; sync_block:reset_sync|shiftreg[2]                        ; sync_block:reset_sync|shiftreg[1]                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.619 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[1]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[1]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[9]           ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[10]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[12]           ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[13]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.906      ;
; 0.622 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[11]         ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[11]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[14]         ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[14]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[9]          ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[9]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[7]          ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[7]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.630 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[0]           ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[1]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.633 ; i2c_master:master|clk_mask[1]                            ; i2c_master:master|clk_edge_mask[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[1]           ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[2]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.919      ;
; 0.636 ; i2c_master:master|clk_mask[0]                            ; i2c_master:master|clk_edge_mask[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.922      ;
; 0.636 ; audio_ctrl:audio|fir_core:filter_l|addr_offset[7]        ; audio_ctrl:audio|fir_core:filter_l|addr_offset[7]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; i2c_master:master|clk_mask[1]                            ; i2c_master:master|clk_edge_mask[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.923      ;
; 0.645 ; dds:sin_gen|count[18]                                    ; dds:sin_gen|count[18]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.931      ;
; 0.645 ; i2c_master:master|fsm_state.S_WAIT_FOR_START             ; i2c_master:master|fsm_state.S_START                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.931      ;
; 0.660 ; i2c_master:master|data[2]                                ; i2c_master:master|data[3]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.946      ;
; 0.664 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7]        ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.664 ; codec_ctrl:codec|state.WAIT_WRITE                        ; codec_ctrl:codec|regcount[0]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.671 ; i2c_master:master|bit_count[0]                           ; i2c_master:master|bit_count[1]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.957      ;
; 0.672 ; i2c_master:master|fsm_state.S_STOP                       ; i2c_master:master|sda                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.958      ;
; 0.694 ; i2c_master:master|fsm_state.S_SEND_BYTE                  ; i2c_master:master|bit_count[0]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.980      ;
; 0.700 ; i2c_master:master|fsm_state.S_SEND_BYTE                  ; i2c_master:master|bit_count[2]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.986      ;
; 0.747 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP              ; i2c_master:master|fsm_state.S_STOP                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.033      ;
; 0.762 ; i2c_master:master|data[10]                               ; i2c_master:master|data[11]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.048      ;
; 0.764 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[6]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[6]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[10]         ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[10]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.051      ;
; 0.766 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[9]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[9]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.052      ;
; 0.768 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[2]           ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[3]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.769 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[12]         ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[12]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.055      ;
; 0.770 ; i2c_master:master|data[21]                               ; i2c_master:master|data[22]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; i2c_master:master|data[13]                               ; i2c_master:master|data[14]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.057      ;
; 0.771 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[13]         ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[13]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.057      ;
; 0.773 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[4]            ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[5]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.774 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[1]            ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[2]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.774 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[15]         ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[15]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.774 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[13]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[14]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.775 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[2]            ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[3]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.775 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[10]           ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[11]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.775 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[1]          ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[1]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.776 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[5]            ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[6]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.776 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[10]          ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[11]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.776 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[13]          ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[14]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.779 ; sync_block:init_codec_sync|shiftreg[2]                   ; sync_block:init_codec_sync|shiftreg[1]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.779 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[3]            ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[4]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.779 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[6]           ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[7]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.779 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[9]           ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[10]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.779 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[12]          ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[13]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.779 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[14]           ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[15]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.781 ; sync_block:init_codec_sync|shiftreg[1]                   ; codec_ctrl:codec|state.START_WRITE                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.067      ;
; 0.817 ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_mac   ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_waitrd ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.103      ;
; 0.825 ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_mac   ; audio_ctrl:audio|fir_core:filter_l|fir_state.sample_rdy   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.111      ;
; 0.855 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[5]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[5]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.141      ;
; 0.889 ; i2c_master:master|ack_error                              ; i2c_master:master|write_done                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.175      ;
; 0.935 ; codec_ctrl:codec|state.IDLE                              ; codec_ctrl:codec|state.START_WRITE                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.221      ;
; 0.949 ; i2c_master:master|ack                                    ; i2c_master:master|ack_error                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.235      ;
; 0.951 ; i2c_master:master|fsm_state.S_STOP                       ; i2c_master:master|write_done                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.237      ;
; 0.951 ; audio_ctrl:audio|fir_core:filter_l|addr_offset[1]        ; audio_ctrl:audio|fir_core:filter_l|addr_offset[1]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.237      ;
; 0.953 ; audio_ctrl:audio|fir_core:filter_l|addr_offset[3]        ; audio_ctrl:audio|fir_core:filter_l|addr_offset[3]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.239      ;
; 0.954 ; audio_ctrl:audio|fir_core:filter_l|addr_offset[5]        ; audio_ctrl:audio|fir_core:filter_l|addr_offset[5]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.240      ;
; 0.955 ; dds:sin_gen|count[9]                                     ; dds:sin_gen|count[9]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.241      ;
; 0.960 ; dds:sin_gen|count[0]                                     ; dds:sin_gen|count[0]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.246      ;
; 0.960 ; i2c_master:master|data[11]                               ; i2c_master:master|data[12]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.246      ;
; 0.961 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[11]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[12]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.247      ;
; 0.962 ; i2c_master:master|data[15]                               ; i2c_master:master|data[16]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.248      ;
; 0.962 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[15]         ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[15]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.248      ;
; 0.964 ; dds:sin_gen|count[2]                                     ; dds:sin_gen|count[2]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; dds:sin_gen|count[4]                                     ; dds:sin_gen|count[4]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; dds:sin_gen|count[7]                                     ; dds:sin_gen|count[7]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; i2c_master:master|clk_divider[1]                         ; i2c_master:master|clk_divider[1]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[7]           ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[8]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.250      ;
; 0.965 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[5]           ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[6]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.251      ;
; 0.965 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[14]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[15]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.251      ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock_div:clk_div_1|count[1]'                                                                                                                                                          ;
+--------+-----------------------------------+----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[0]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[1]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[2]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[3]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[4]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[5]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[6]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[7]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[8]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[9]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[10]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[11]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[12]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[13]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[14]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[15]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.211      ; 3.734      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[0]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[1]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[2]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[3]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[4]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[5]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[6]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[7]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[8]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[9]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[10]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[11]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[12]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[13]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[14]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -2.577 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[15]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.204      ; 3.727      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[0]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[0]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[1]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[2]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[3]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[4]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[5]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[6]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[0]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[1]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[2]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[3]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[4]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[15]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.005     ; 2.946      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[13]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.005     ; 2.946      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[12]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.005     ; 2.946      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[5]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[1]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[1]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[2]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[2]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[3]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[4]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[4]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[5]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[6]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[6]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.003     ; 2.948      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[12]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.005     ; 2.946      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[13]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.005     ; 2.946      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[14]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.005     ; 2.946      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[14]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.005     ; 2.946      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[15]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.005     ; 2.946      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[15]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 2.947      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[14]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 2.947      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[13]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 2.947      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[9]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[6]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[2]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[2]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[3]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[4]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[5]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[6]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[8]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[9]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[10]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.008     ; 2.943      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[11]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 2.947      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[12]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 2.947      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[12]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 2.947      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[13]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 2.947      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[14]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 2.947      ;
; -1.913 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[15]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.004     ; 2.947      ;
; -1.912 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[0]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 2.951      ;
; -1.912 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[1]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 2.951      ;
; -1.912 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[2]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 2.951      ;
; -1.912 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[3]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 2.951      ;
; -1.912 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[4]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 2.951      ;
; -1.912 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[5]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 2.951      ;
; -1.912 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[6]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 2.951      ;
; -1.912 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.004      ; 2.954      ;
; -1.912 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.004      ; 2.954      ;
+--------+-----------------------------------+----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock_div:clk_div_1|count[1]'                                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[1]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[2]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[3]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[4]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[0]                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[1]                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[0]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[2]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_ACK_BYTE                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[0]                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.949      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[1]                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.949      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_STOP                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.949      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|write_done                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.949      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[1]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[2]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[0]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.948      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[1]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.948      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[2]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.948      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[3]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.948      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[4]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.948      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|sda                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.949      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack_error                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.949      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_IDLE                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.949      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_SEND_BYTE                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_START              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_START                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[1]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.950      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_0        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_waitrd ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_mac    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_state.sample_rdy   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.Gen_F                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 2.952      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.ADC_F                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 2.952      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|scl                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 2.949      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.Gen_NoF                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 2.952      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[11]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[9]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[7]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.ADC_NoF                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.003      ; 2.952      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[0]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[3]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[7]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[8]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[8]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[9]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[10]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[10]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[11]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[0]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.663 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[0]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 2.951      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[0]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.951      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[1]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.951      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[2]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.951      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[3]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.951      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[4]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.951      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[5]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.951      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[6]       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 2.951      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.004      ; 2.954      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.004      ; 2.954      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.004      ; 2.954      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.004      ; 2.954      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.004      ; 2.954      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|workaround                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[0]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.939      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[1]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.939      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[2]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.939      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[3]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.939      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[4]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.939      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[5]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.939      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[6]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.939      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[7]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.939      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[8]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.011     ; 2.939      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[9]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[10]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[11]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[12]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[13]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[14]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[15]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[16]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[17]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[18]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.015     ; 2.935      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[0]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.949      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[3]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 2.949      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[5]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 2.948      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[6]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 2.948      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[7]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 2.948      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[8]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 2.948      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[9]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 2.948      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[10]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 2.948      ;
; 2.664 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[11]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.002     ; 2.948      ;
+-------+-----------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a12~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; 5.406 ; 5.406 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; 6.030 ; 6.030 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; 5.161 ; 5.161 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; 4.778 ; 4.778 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; 5.161 ; 5.161 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; 4.458 ; 4.458 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; 7.745 ; 7.745 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; 3.356 ; 3.356 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; 3.632 ; 3.632 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; 7.578 ; 7.578 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; 7.745 ; 7.745 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; 7.086 ; 7.086 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; 7.082 ; 7.082 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; 6.866 ; 6.866 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; 7.165 ; 7.165 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; 6.992 ; 6.992 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; 5.949 ; 5.949 ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; -5.155 ; -5.155 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; -4.902 ; -4.902 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; -4.210 ; -4.210 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; -4.530 ; -4.530 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; -4.913 ; -4.913 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; -4.210 ; -4.210 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; -0.295 ; -0.295 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; -0.295 ; -0.295 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; -0.340 ; -0.340 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; -1.172 ; -1.172 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; -3.085 ; -3.085 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; -2.439 ; -2.439 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; -2.051 ; -2.051 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; -1.829 ; -1.829 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; -2.667 ; -2.667 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; -1.861 ; -1.861 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; -0.898 ; -0.898 ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 9.387  ; 9.387  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 8.866  ; 8.866  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 11.001 ; 11.001 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 9.397  ; 9.397  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 5.160  ;        ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 8.681  ; 8.681  ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 7.845  ; 7.845  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;        ; 5.160  ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+--------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 9.387  ; 9.387  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 8.866  ; 8.866  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 10.240 ; 10.240 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 9.397  ; 9.397  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 5.160  ;        ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 8.681  ; 8.681  ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 7.845  ; 7.845  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;        ; 5.160  ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------+
; Fast Model Setup Summary                              ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -4.187 ; -713.584      ;
; CLOCK_50                     ; 0.644  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -1.725 ; -1.725        ;
; clock_div:clk_div_1|count[1] ; 0.215  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -0.960 ; -185.466      ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Removal Summary                           ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_div:clk_div_1|count[1] ; 1.609 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_div:clk_div_1|count[1] ; -2.000 ; -971.216      ;
; CLOCK_50                     ; -1.380 ; -3.380        ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.187 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.261      ;
; -4.177 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.251      ;
; -4.171 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.245      ;
; -4.168 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.242      ;
; -4.161 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.235      ;
; -4.158 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.232      ;
; -4.147 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.221      ;
; -4.145 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.217      ;
; -4.137 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.211      ;
; -4.129 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.201      ;
; -4.126 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.198      ;
; -4.114 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.188      ;
; -4.105 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.177      ;
; -4.104 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.178      ;
; -4.096 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.170      ;
; -4.086 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.160      ;
; -4.073 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.147      ;
; -4.072 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.144      ;
; -4.063 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.137      ;
; -4.060 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.134      ;
; -4.058 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.130      ;
; -4.054 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.126      ;
; -4.051 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.123      ;
; -4.049 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.121      ;
; -4.048 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.120      ;
; -4.045 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.117      ;
; -4.044 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.118      ;
; -4.042 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.114      ;
; -4.041 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.113      ;
; -4.041 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.115      ;
; -4.039 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.111      ;
; -4.038 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.110      ;
; -4.033 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.105      ;
; -4.032 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.104      ;
; -4.031 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.103      ;
; -4.030 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.102      ;
; -4.029 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.101      ;
; -4.026 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.098      ;
; -4.024 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.096      ;
; -4.023 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.095      ;
; -4.023 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.095      ;
; -4.022 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.094      ;
; -4.020 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.094      ;
; -4.020 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.092      ;
; -4.019 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.091      ;
; -4.003 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.065      ; 5.067      ;
; -3.993 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.065      ;
; -3.988 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.060      ;
; -3.987 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.061      ;
; -3.987 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.065      ; 5.051      ;
; -3.984 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.056      ;
; -3.984 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.065      ; 5.048      ;
; -3.983 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.055      ;
; -3.981 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.053      ;
; -3.980 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.052      ;
; -3.976 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.048      ;
; -3.969 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.041      ;
; -3.969 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.041      ;
; -3.969 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.043      ;
; -3.963 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.035      ;
; -3.963 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.065      ; 5.027      ;
; -3.962 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.034      ;
; -3.958 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg14 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.030      ;
; -3.957 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.029      ;
; -3.952 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[0] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg2  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.026      ;
; -3.951 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.023      ;
; -3.951 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.023      ;
; -3.950 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.022      ;
; -3.946 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.020      ;
; -3.944 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.016      ;
; -3.942 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[0] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a28~porta_datain_reg1  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.075      ; 5.016      ;
; -3.939 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg15 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.011      ;
; -3.935 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.007      ;
; -3.934 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.006      ;
; -3.933 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg13 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.005      ;
; -3.932 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.004      ;
; -3.931 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 5.003      ;
; -3.930 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.065      ; 4.994      ;
; -3.927 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.999      ;
; -3.923 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.995      ;
; -3.918 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.990      ;
; -3.917 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.989      ;
; -3.914 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.986      ;
; -3.912 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.065      ; 4.976      ;
; -3.911 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.983      ;
; -3.910 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[0] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.982      ;
; -3.893 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg12 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.965      ;
; -3.889 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.065      ; 4.953      ;
; -3.876 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg9  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.948      ;
; -3.876 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.065      ; 4.940      ;
; -3.874 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.946      ;
; -3.867 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg9  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.939      ;
; -3.866 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg9  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.938      ;
; -3.863 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg9  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.935      ;
; -3.862 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.934      ;
; -3.860 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.065      ; 4.924      ;
; -3.857 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.929      ;
; -3.857 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.065      ; 4.921      ;
; -3.845 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg10 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.917      ;
; -3.844 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3] ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a31~porta_datain_reg11 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.073      ; 4.916      ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.644 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.388      ;
; 0.665 ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 1.000        ; 0.000      ; 0.367      ;
; 2.105 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.500        ; 1.799      ; 0.367      ;
; 2.605 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 1.000        ; 1.799      ; 0.367      ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -1.725 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; 0.000        ; 1.799      ; 0.367      ;
; -1.225 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; CLOCK_50    ; -0.500       ; 1.799      ; 0.367      ;
; 0.215  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[0] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; clock_div:clk_div_1|count[0] ; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk          ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l  ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r  ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load    ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dds:sin_gen|workaround                                   ; dds:sin_gen|workaround                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|bit_count[0]                           ; i2c_master:master|bit_count[0]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|bit_count[2]                           ; i2c_master:master|bit_count[2]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|byte_count[0]                          ; i2c_master:master|byte_count[0]                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|ack                                    ; i2c_master:master|ack                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|byte_count[1]                          ; i2c_master:master|byte_count[1]                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP              ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|regcount[1]                             ; codec_ctrl:codec|regcount[1]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|regcount[2]                             ; codec_ctrl:codec|regcount[2]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|regcount[0]                             ; codec_ctrl:codec|regcount[0]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|sda                                    ; i2c_master:master|sda                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|state.WAIT_WRITE                        ; codec_ctrl:codec|state.WAIT_WRITE                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_ctrl:codec|state.IDLE                              ; codec_ctrl:codec|state.IDLE                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_IDLE                       ; i2c_master:master|fsm_state.S_IDLE                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE         ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|fsm_state.S_SEND_BYTE                  ; i2c_master:master|fsm_state.S_SEND_BYTE                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|bit_count[1]                           ; i2c_master:master|bit_count[1]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle        ; audio_ctrl:audio|fir_core:filter_l|fir_state.idle         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:master|scl                                    ; i2c_master:master|scl                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]            ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[0]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[0]           ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[0]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; sync_block:reset_sync|shiftreg[2]                        ; sync_block:reset_sync|shiftreg[1]                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[12]           ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[13]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[1]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[1]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[9]           ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[10]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[11]         ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[11]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[0]           ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[1]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[14]         ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[14]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[9]          ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[9]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[7]          ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[7]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; audio_ctrl:audio|fir_core:filter_l|addr_offset[7]        ; audio_ctrl:audio|fir_core:filter_l|addr_offset[7]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; i2c_master:master|clk_mask[1]                            ; i2c_master:master|clk_edge_mask[2]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[1]           ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[2]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; dds:sin_gen|count[18]                                    ; dds:sin_gen|count[18]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; i2c_master:master|clk_mask[0]                            ; i2c_master:master|clk_edge_mask[0]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; i2c_master:master|clk_mask[1]                            ; i2c_master:master|clk_edge_mask[1]                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.403      ;
; 0.254 ; i2c_master:master|fsm_state.S_WAIT_FOR_START             ; i2c_master:master|fsm_state.S_START                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.406      ;
; 0.259 ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7]        ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.411      ;
; 0.261 ; i2c_master:master|data[2]                                ; i2c_master:master|data[3]                                 ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; codec_ctrl:codec|state.WAIT_WRITE                        ; codec_ctrl:codec|regcount[0]                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.415      ;
; 0.268 ; i2c_master:master|fsm_state.S_STOP                       ; i2c_master:master|sda                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.420      ;
; 0.269 ; i2c_master:master|bit_count[0]                           ; i2c_master:master|bit_count[1]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.421      ;
; 0.277 ; i2c_master:master|fsm_state.S_SEND_BYTE                  ; i2c_master:master|bit_count[0]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.429      ;
; 0.282 ; i2c_master:master|fsm_state.S_SEND_BYTE                  ; i2c_master:master|bit_count[2]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.434      ;
; 0.287 ; i2c_master:master|data[10]                               ; i2c_master:master|data[11]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.439      ;
; 0.288 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[10]         ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[10]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.440      ;
; 0.288 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[2]           ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[3]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.440      ;
; 0.288 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[6]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[6]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.440      ;
; 0.289 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[12]         ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[12]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.441      ;
; 0.289 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[9]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[9]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.441      ;
; 0.291 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[13]         ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[13]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[15]         ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[15]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[13]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[14]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.444      ;
; 0.294 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[1]          ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[1]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.446      ;
; 0.300 ; sync_block:init_codec_sync|shiftreg[1]                   ; codec_ctrl:codec|state.START_WRITE                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.452      ;
; 0.316 ; i2c_master:master|data[21]                               ; i2c_master:master|data[22]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_mac   ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_waitrd ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; i2c_master:master|data[13]                               ; i2c_master:master|data[14]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.469      ;
; 0.325 ; audio_ctrl:audio|fir_core:filter_l|fir_reg_o[5]          ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[5]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.477      ;
; 0.328 ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP              ; i2c_master:master|fsm_state.S_STOP                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[4]            ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[5]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[10]           ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[11]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[1]            ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[2]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[2]            ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[3]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[13]          ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[14]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[5]            ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[6]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[10]          ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[11]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.482      ;
; 0.332 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[3]            ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[4]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[6]           ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[7]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[12]          ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[13]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[9]           ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[10]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[14]           ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[15]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.485      ;
; 0.335 ; sync_block:init_codec_sync|shiftreg[2]                   ; sync_block:init_codec_sync|shiftreg[1]                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.487      ;
; 0.348 ; audio_ctrl:audio|fir_core:filter_l|fir_state.tap_x_mac   ; audio_ctrl:audio|fir_core:filter_l|fir_state.sample_rdy   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.500      ;
; 0.353 ; dds:sin_gen|count[9]                                     ; dds:sin_gen|count[9]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; i2c_master:master|data[11]                               ; i2c_master:master|data[12]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; dds:sin_gen|count[2]                                     ; dds:sin_gen|count[2]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; dds:sin_gen|count[4]                                     ; dds:sin_gen|count[4]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[15]         ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[15]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[5]           ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[6]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; dds:sin_gen|count[0]                                     ; dds:sin_gen|count[0]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; codec_ctrl:codec|state.IDLE                              ; codec_ctrl:codec|state.START_WRITE                        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; i2c_master:master|clk_divider[4]                         ; i2c_master:master|clk_divider[4]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; i2c_master:master|data[19]                               ; i2c_master:master|data[20]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[6]          ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[6]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; dds:sin_gen|count[6]                                     ; dds:sin_gen|count[6]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; dds:sin_gen|count[7]                                     ; dds:sin_gen|count[7]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; dds:sin_gen|count[8]                                     ; dds:sin_gen|count[8]                                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; dds:sin_gen|count[10]                                    ; dds:sin_gen|count[10]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; i2c_master:master|clk_divider[1]                         ; i2c_master:master|clk_divider[1]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; i2c_master:master|data[9]                                ; i2c_master:master|data[10]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[4]          ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[4]             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[13]         ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[13]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[7]           ; i2s_master:i2s|p2s_block:p2s_right|shiftreg[8]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 0.511      ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock_div:clk_div_1|count[1]'                                                                                                                                                          ;
+--------+-----------------------------------+----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[0]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[1]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[2]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[3]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[4]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[5]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[6]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[7]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[8]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[9]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[10]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[11]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[12]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[13]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[14]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|adata_buf[15]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.052      ; 1.987      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[0]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[1]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[2]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[3]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[4]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[5]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[6]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[7]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[8]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[9]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[10]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[11]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[12]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[13]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[14]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.960 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|adata_buf[15]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.045      ; 1.980      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[0]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[0]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_mask[1]                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[1]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_edge_mask[2]                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_ACK_BYTE                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_STOP              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_STOP                       ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|write_done                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[1]                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[2]                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|sda                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|ack_error                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_NEXT_BYTE         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_WAIT_FOR_START             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|fsm_state.S_START                      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.Gen_F                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.003      ; 1.766      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.ADC_F                              ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.003      ; 1.766      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|scl                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.763      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.Gen_NoF                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.003      ; 1.766      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[11]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.765      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[9]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.765      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[7]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.765      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|mode.ADC_NoF                            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.003      ; 1.766      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[7]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.765      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[8]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.765      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[8]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.765      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[9]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.765      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_r|fir_reg_o[10]         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.765      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[10]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.765      ;
; -0.731 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|p2s_block:p2s_left|shiftreg[11]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.765      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[0]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[1]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[2]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[3]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[4]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[5]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[6]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.004      ; 1.766      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.004      ; 1.766      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.004      ; 1.766      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.004      ; 1.766      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.004      ; 1.766      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[0]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 1.752      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[1]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 1.752      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[2]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 1.752      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[3]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 1.752      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[4]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 1.752      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[5]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 1.752      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[6]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 1.752      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[7]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 1.752      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[8]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.010     ; 1.752      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[1]                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[2]                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[3]                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[4]                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[0]                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.763      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[2]                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.001      ; 1.763      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[0]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[1]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.002      ; 1.764      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[0]                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.762      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[3]                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; 0.000      ; 1.762      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[0]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.761      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[1]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.761      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[2]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.761      ;
; -0.730 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[3]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 1.000        ; -0.001     ; 1.761      ;
+--------+-----------------------------------+----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock_div:clk_div_1|count[1]'                                                                                                                                                          ;
+-------+-----------------------------------+----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|workaround                                   ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[9]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[10]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[11]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[12]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[13]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[14]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[15]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[16]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[17]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[18]                                    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.013     ; 1.748      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[0]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.754      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[1]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.754      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[2]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.754      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[5]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.754      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[4]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.754      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[6]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.754      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[7]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.754      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; audio_ctrl:audio|fir_core:filter_l|tap_counter[3]        ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.007     ; 1.754      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[0]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[1]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[2]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[3]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[4]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[5]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[6]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[7]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[8]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[9]            ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[10]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_left|shiftreg[11]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[0]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[1]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[2]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[3]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[4]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[5]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[6]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[7]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[8]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[9]           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[10]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[11]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[12]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[13]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.609 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|s2p_block:s2p_right|shiftreg[14]          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.760      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|bclk          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[0]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[1]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[2]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[3]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[4]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[5]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|count[6]      ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_l ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.004      ; 1.766      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_l  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.004      ; 1.766      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.shift_r ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.004      ; 1.766      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.hold_r  ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.004      ; 1.766      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2s_master:i2s|i2s_fsm_decoder:i2s_decoder|state.load    ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.004      ; 1.766      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[0]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.752      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[1]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.752      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[2]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.752      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[3]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.752      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[4]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.752      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[5]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.752      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[6]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.752      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[7]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.752      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; dds:sin_gen|count[8]                                     ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.010     ; 1.752      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[1]                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[2]                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[3]                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|clk_divider[4]                         ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[0]                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.763      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|bit_count[2]                           ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.001      ; 1.763      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[0]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|byte_count[1]                          ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.002      ; 1.764      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[0]                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; codec_ctrl:codec|regcount[3]                             ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[0]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[1]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[2]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[3]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[4]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[5]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[6]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[7]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[8]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[9]                                ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[10]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[11]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[12]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; -0.001     ; 1.761      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[13]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[14]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[15]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[16]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[17]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[18]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[19]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[20]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
; 1.610 ; sync_block:reset_sync|shiftreg[1] ; i2c_master:master|data[21]                               ; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 0.000        ; 0.000      ; 1.762      ;
+-------+-----------------------------------+----------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_div:clk_div_1|count[1]'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_div:clk_div_1|count[1] ; Rise       ; audio_ctrl:audio|fir_core:filter_l|single_port_ram:tap_line|altsyncram:ram_rtl_0|altsyncram_71a1:auto_generated|ram_block1a12~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div:clk_div_1|count[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_div_1|count[1]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; 2.601 ; 2.601 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; 2.759 ; 2.759 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; 2.457 ; 2.457 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; 2.292 ; 2.292 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; 2.457 ; 2.457 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; 2.188 ; 2.188 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; 2.688 ; 2.688 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; 0.867 ; 0.867 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; 0.943 ; 0.943 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; 2.493 ; 2.493 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; 2.688 ; 2.688 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; 2.332 ; 2.332 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; 2.335 ; 2.335 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; 2.206 ; 2.206 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; 2.339 ; 2.339 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; 2.343 ; 2.343 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; 1.916 ; 1.916 ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; -2.479 ; -2.479 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; -2.333 ; -2.333 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; -2.068 ; -2.068 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; -2.172 ; -2.172 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; -2.337 ; -2.337 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; -2.068 ; -2.068 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; 0.272  ; 0.272  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; 0.272  ; 0.272  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; 0.255  ; 0.255  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; -0.065 ; -0.065 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; -0.845 ; -0.845 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; -0.528 ; -0.528 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; -0.351 ; -0.351 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; -0.289 ; -0.289 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; -0.625 ; -0.625 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; -0.300 ; -0.300 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; 0.091  ; 0.091  ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 4.745 ; 4.745 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 4.474 ; 4.474 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 5.281 ; 5.281 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 4.755 ; 4.755 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 2.370 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 4.369 ; 4.369 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 4.099 ; 4.099 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;       ; 2.370 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 4.745 ; 4.745 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 4.474 ; 4.474 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 4.983 ; 4.983 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 4.755 ; 4.755 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 2.370 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 4.369 ; 4.369 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 4.099 ; 4.099 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;       ; 2.370 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+-------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                         ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack              ; -15.318   ; -2.695 ; -2.577   ; 1.609   ; -2.064              ;
;  CLOCK_50                     ; 0.140     ; -2.695 ; N/A      ; N/A     ; -1.631              ;
;  clock_div:clk_div_1|count[1] ; -15.318   ; 0.215  ; -2.577   ; 1.609   ; -2.064              ;
; Design-wide TNS               ; -2423.088 ; -2.695 ; -487.808 ; 0.0     ; -1063.111           ;
;  CLOCK_50                     ; 0.000     ; -2.695 ; N/A      ; N/A     ; -4.075              ;
;  clock_div:clk_div_1|count[1] ; -2423.088 ; 0.000  ; -487.808 ; 0.000   ; -1059.036           ;
+-------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; 5.406 ; 5.406 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; 6.030 ; 6.030 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; 5.161 ; 5.161 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; 4.778 ; 4.778 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; 5.161 ; 5.161 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; 4.458 ; 4.458 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; 7.745 ; 7.745 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; 3.356 ; 3.356 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; 3.632 ; 3.632 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; 7.578 ; 7.578 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; 7.745 ; 7.745 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; 7.086 ; 7.086 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; 7.082 ; 7.082 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; 6.866 ; 6.866 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; 7.165 ; 7.165 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; 6.992 ; 6.992 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; 5.949 ; 5.949 ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCDAT ; clock_div:clk_div_1|count[1] ; -2.479 ; -2.479 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT   ; clock_div:clk_div_1|count[1] ; -2.333 ; -2.333 ; Rise       ; clock_div:clk_div_1|count[1] ;
; KEY[*]     ; clock_div:clk_div_1|count[1] ; -2.068 ; -2.068 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[0]    ; clock_div:clk_div_1|count[1] ; -2.172 ; -2.172 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[1]    ; clock_div:clk_div_1|count[1] ; -2.337 ; -2.337 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  KEY[2]    ; clock_div:clk_div_1|count[1] ; -2.068 ; -2.068 ; Rise       ; clock_div:clk_div_1|count[1] ;
; SW[*]      ; clock_div:clk_div_1|count[1] ; 0.272  ; 0.272  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[0]     ; clock_div:clk_div_1|count[1] ; 0.272  ; 0.272  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[1]     ; clock_div:clk_div_1|count[1] ; 0.255  ; 0.255  ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[2]     ; clock_div:clk_div_1|count[1] ; -0.065 ; -0.065 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[3]     ; clock_div:clk_div_1|count[1] ; -0.845 ; -0.845 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[4]     ; clock_div:clk_div_1|count[1] ; -0.528 ; -0.528 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[5]     ; clock_div:clk_div_1|count[1] ; -0.351 ; -0.351 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[6]     ; clock_div:clk_div_1|count[1] ; -0.289 ; -0.289 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[7]     ; clock_div:clk_div_1|count[1] ; -0.625 ; -0.625 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[8]     ; clock_div:clk_div_1|count[1] ; -0.300 ; -0.300 ; Rise       ; clock_div:clk_div_1|count[1] ;
;  SW[9]     ; clock_div:clk_div_1|count[1] ; 0.091  ; 0.091  ; Rise       ; clock_div:clk_div_1|count[1] ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+--------+--------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 9.387  ; 9.387  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 8.866  ; 8.866  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 11.001 ; 11.001 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 9.397  ; 9.397  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 5.160  ;        ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 8.681  ; 8.681  ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 7.845  ; 7.845  ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;        ; 5.160  ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port   ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-------------+------------------------------+-------+-------+------------+------------------------------+
; AUD_ADCLRCK ; clock_div:clk_div_1|count[1] ; 4.745 ; 4.745 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_BCLK    ; clock_div:clk_div_1|count[1] ; 4.474 ; 4.474 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACDAT  ; clock_div:clk_div_1|count[1] ; 4.983 ; 4.983 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_DACLRCK ; clock_div:clk_div_1|count[1] ; 4.755 ; 4.755 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ; 2.370 ;       ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SCLK    ; clock_div:clk_div_1|count[1] ; 4.369 ; 4.369 ; Rise       ; clock_div:clk_div_1|count[1] ;
; I2C_SDAT    ; clock_div:clk_div_1|count[1] ; 4.099 ; 4.099 ; Rise       ; clock_div:clk_div_1|count[1] ;
; AUD_XCK     ; clock_div:clk_div_1|count[1] ;       ; 2.370 ; Fall       ; clock_div:clk_div_1|count[1] ;
+-------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 2        ; 0        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; 1        ; 1        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 769459   ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 2        ; 0        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; CLOCK_50                     ; 1        ; 1        ; 0        ; 0        ;
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 769459   ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 244      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clock_div:clk_div_1|count[1] ; clock_div:clk_div_1|count[1] ; 244      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 248   ; 248  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 12 22:36:19 2018
Info: Command: quartus_sta Audiobocs -c audio_synth_top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'audio_synth_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_div:clk_div_1|count[1] clock_div:clk_div_1|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -15.318
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.318     -2423.088 clock_div:clk_div_1|count[1] 
    Info (332119):     0.140         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.695
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.695        -2.695 CLOCK_50 
    Info (332119):     0.445         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case recovery slack is -2.577
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.577      -487.808 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case removal slack is 2.663
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.663         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1059.036 clock_div:clk_div_1|count[1] 
    Info (332119):    -1.631        -4.075 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.187      -713.584 clock_div:clk_div_1|count[1] 
    Info (332119):     0.644         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.725        -1.725 CLOCK_50 
    Info (332119):     0.215         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case recovery slack is -0.960
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.960      -185.466 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case removal slack is 1.609
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.609         0.000 clock_div:clk_div_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -971.216 clock_div:clk_div_1|count[1] 
    Info (332119):    -1.380        -3.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 437 megabytes
    Info: Processing ended: Tue Jun 12 22:36:21 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


