INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for ila_1_05_a_e89dd420ec1efd2c root...
Gathering HDL files for ila_1_05_a_e89dd420ec1efd2c root...
Creating XST project for ila_1_05_a_e89dd420ec1efd2c...
Creating XST script file for ila_1_05_a_e89dd420ec1efd2c...
Creating XST instantiation file for ila_1_05_a_e89dd420ec1efd2c...
Running XST for ila_1_05_a_e89dd420ec1efd2c...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for ila_1_05_a_e89dd420ec1efd2c...
Skipping Verilog instantiation template for ila_1_05_a_e89dd420ec1efd2c...
Finished Generation.
Generating IP instantiation template...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
