<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de trng.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__structs_2include_2hardware_2structs_2trng_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_structs/include/hardware/structs/trng.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__structs_2include_2hardware_2structs_2trng_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _HARDWARE_STRUCTS_TRNG_H</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _HARDWARE_STRUCTS_TRNG_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="address__mapped_8h.html">hardware/address_mapped.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html">hardware/regs/trng.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Reference to datasheet: https://datasheets.raspberrypi.com/rp2350/rp2350-datasheet.pdf#tab-registerlist_trng</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// The _REG_ macro is intended to help make the register navigable in your IDE (for example, using the &quot;Go to Definition&quot; feature)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// _REG_(x) will link to the corresponding register in hardware/regs/trng.h.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Bit-field descriptions are of the form:</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// BITMASK [BITRANGE] FIELDNAME (RESETVALUE) DESCRIPTION</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="foldopen" id="foldopen00026" data-start="{" data-end="};">
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html">   26</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abd2d006782bf16d2f6d6f56635ae6762">TRNG_RNG_IMR_OFFSET</a>) <span class="comment">// TRNG_RNG_IMR</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    <span class="comment">// Interrupt masking</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    <span class="comment">// 0xfffffff0 [31:4]  RESERVED     (0x0000000) RESERVED</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="comment">// 0x00000008 [3]     VN_ERR_INT_MASK (1) 1&#39;b1-mask interrupt, no interrupt will be generated</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <span class="comment">// 0x00000004 [2]     CRNGT_ERR_INT_MASK (1) 1&#39;b1-mask interrupt, no interrupt will be generated</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <span class="comment">// 0x00000002 [1]     AUTOCORR_ERR_INT_MASK (1) 1&#39;b1-mask interrupt, no interrupt will be generated</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    <span class="comment">// 0x00000001 [0]     EHR_VALID_INT_MASK (1) 1&#39;b1-mask interrupt, no interrupt will be generated</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a9c8297671da2575097446f6d4d934108">   34</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> rng_imr;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#affc6c2fc4c964ad24bfc94967eecc884">TRNG_RNG_ISR_OFFSET</a>) <span class="comment">// TRNG_RNG_ISR</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    <span class="comment">// RNG status register</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    <span class="comment">// 0xfffffff0 [31:4]  RESERVED     (0x0000000) RESERVED</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    <span class="comment">// 0x00000008 [3]     VN_ERR       (0) 1&#39;b1 indicates Von Neuman error</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    <span class="comment">// 0x00000004 [2]     CRNGT_ERR    (0) 1&#39;b1 indicates CRNGT in the RNG test failed</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="comment">// 0x00000002 [1]     AUTOCORR_ERR (0) 1&#39;b1 indicates Autocorrelation test failed four times in a row</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <span class="comment">// 0x00000001 [0]     EHR_VALID    (0) 1&#39;b1 indicates that 192 bits have been collected in the...</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a2b5456b4394d44eb4a8217e94a043d3f">   43</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> rng_isr;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a65e1b47d06489eaeb6e3bbc1cafc690e">TRNG_RNG_ICR_OFFSET</a>) <span class="comment">// TRNG_RNG_ICR</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    <span class="comment">// Interrupt/status bit clear Register</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <span class="comment">// 0xfffffff0 [31:4]  RESERVED     (0x0000000) RESERVED</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="comment">// 0x00000008 [3]     VN_ERR       (0) Write 1&#39;b1 - clear corresponding bit in RNG_ISR</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="comment">// 0x00000004 [2]     CRNGT_ERR    (0) Write 1&#39;b1 - clear corresponding bit in RNG_ISR</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="comment">// 0x00000002 [1]     AUTOCORR_ERR (0) Cannot be cleared by SW! Only RNG reset clears this bit</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="comment">// 0x00000001 [0]     EHR_VALID    (0) Write 1&#39;b1 - clear corresponding bit in RNG_ISR</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a97fbd97e850eba37e2f37cc2eda3cd8c">   52</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> rng_icr;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2c97a397d982b075da27cf2f4da27069">TRNG_TRNG_CONFIG_OFFSET</a>) <span class="comment">// TRNG_TRNG_CONFIG</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="comment">// Selecting the inverter-chain length</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="comment">// 0xfffffffc [31:2]  RESERVED     (0x00000000) RESERVED</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="comment">// 0x00000003 [1:0]   RND_SRC_SEL  (0x0) Selects the number of inverters (out of four possible...</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a608e4d5f4e9fdbc65eb9e5647856a603">   58</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> trng_config;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5158309ecfa316ca4364b4ca2f57aee4">TRNG_TRNG_VALID_OFFSET</a>) <span class="comment">// TRNG_TRNG_VALID</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="comment">// 192 bit collection indication</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="comment">// 0xfffffffe [31:1]  RESERVED     (0x00000000) RESERVED</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="comment">// 0x00000001 [0]     EHR_VALID    (0) 1&#39;b1 indicates that collection of bits in the RNG is...</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a97cbab36da9dde0530d6cd446f4a77ee">   64</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> trng_valid;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="comment">// (Description copied from array index 0 register TRNG_EHR_DATA0 applies similarly to other array indexes)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae64f3767c733bb4b23131f796b5f34ca">TRNG_EHR_DATA0_OFFSET</a>) <span class="comment">// TRNG_EHR_DATA0</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="comment">// RNG collected bits</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <span class="comment">// 0xffffffff [31:0]  EHR_DATA0    (0x00000000) Bits [31:0] of Entropy Holding Register (EHR) - RNG...</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#af296bdac50322517dcbdec6621e80cbc">   70</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> ehr_data[6];</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa1b0c3d853ff706653d7dcf2531a7ea8">TRNG_RND_SOURCE_ENABLE_OFFSET</a>) <span class="comment">// TRNG_RND_SOURCE_ENABLE</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="comment">// Enable signal for the random source</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="comment">// 0xfffffffe [31:1]  RESERVED     (0x00000000) RESERVED</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="comment">// 0x00000001 [0]     RND_SRC_EN   (0) * 1&#39;b1 - entropy source is enabled</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a8dadad103884ee01c4f041858704f07c">   76</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> rnd_source_enable;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac44636db8b72603be7d692a07733268b">TRNG_SAMPLE_CNT1_OFFSET</a>) <span class="comment">// TRNG_SAMPLE_CNT1</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <span class="comment">// Counts clocks between sampling of random bit</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="comment">// 0xffffffff [31:0]  SAMPLE_CNTR1 (0x0000ffff) Sets the number of rng_clk cycles between two...</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a7f2b5de30a7cea228bd23a4ffb3e057c">   81</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> sample_cnt1;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a7a8172f6a5d4b199dfccd18b8ea09512">TRNG_AUTOCORR_STATISTIC_OFFSET</a>) <span class="comment">// TRNG_AUTOCORR_STATISTIC</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="comment">// Statistic about Autocorrelation test activations</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="comment">// 0xffc00000 [31:22] RESERVED     (0x000) RESERVED</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="comment">// 0x003fc000 [21:14] AUTOCORR_FAILS (0x00) Count each time an autocorrelation test fails</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <span class="comment">// 0x00003fff [13:0]  AUTOCORR_TRYS (0x0000) Count each time an autocorrelation test starts</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#ab157f934175dcf69f733847e8cedee11">   88</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> autocorr_statistic;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8f66fb5c4f205dc9f55a37676fbc74a3">TRNG_TRNG_DEBUG_CONTROL_OFFSET</a>) <span class="comment">// TRNG_TRNG_DEBUG_CONTROL</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="comment">// Debug register</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="comment">// 0x00000008 [3]     AUTO_CORRELATE_BYPASS (0) When set, the autocorrelation test in the TRNG module is bypassed</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="comment">// 0x00000004 [2]     TRNG_CRNGT_BYPASS (0) When set, the CRNGT test in the RNG is bypassed</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="comment">// 0x00000002 [1]     VNC_BYPASS   (0) When set, the Von-Neuman balancer is bypassed (including...</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="comment">// 0x00000001 [0]     RESERVED     (0) N/A</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#abd05bf613be958390e28ba6c95582b2b">   96</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> trng_debug_control;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#afd1576bdf463a8d9d8344976b9148d04">   98</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad0;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a587309673497498d3a6cab8fae1d14a8">TRNG_TRNG_SW_RESET_OFFSET</a>) <span class="comment">// TRNG_TRNG_SW_RESET</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="comment">// Generate internal SW reset within the RNG block</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="comment">// 0xfffffffe [31:1]  RESERVED     (0x00000000) RESERVED</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="comment">// 0x00000001 [0]     TRNG_SW_RESET (0) Writing 1&#39;b1 to this register causes an internal RNG reset</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#abc7d0a49b5fb35d869d1010c5f226686">  104</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> trng_sw_reset;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a049798cab37be2145a51dc7ca44b2974">  106</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad1[28];</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab94c2eeb6e6852ae35ba62cd1361cf6a">TRNG_RNG_DEBUG_EN_INPUT_OFFSET</a>) <span class="comment">// TRNG_RNG_DEBUG_EN_INPUT</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="comment">// Enable the RNG debug mode</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="comment">// 0xfffffffe [31:1]  RESERVED     (0x00000000) RESERVED</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="comment">// 0x00000001 [0]     RNG_DEBUG_EN (0) * 1&#39;b1 - debug mode is enabled</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a7d2ce4840542d3e199188c5d3fc89178">  112</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> rng_debug_en_input;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a990a25c54dbbeec844460ea4022062d3">TRNG_TRNG_BUSY_OFFSET</a>) <span class="comment">// TRNG_TRNG_BUSY</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="comment">// RNG Busy indication</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="comment">// 0xfffffffe [31:1]  RESERVED     (0x00000000) RESERVED</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="comment">// 0x00000001 [0]     TRNG_BUSY    (0) Reflects rng_busy status</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a2b77fd8d47630b8907ed9a4a2ab969c1">  118</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> trng_busy;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ade35de4baf920e6bd075a17f8bd1a216">TRNG_RST_BITS_COUNTER_OFFSET</a>) <span class="comment">// TRNG_RST_BITS_COUNTER</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="comment">// Reset the counter of collected bits in the RNG</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="comment">// 0xfffffffe [31:1]  RESERVED     (0x00000000) RESERVED</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="comment">// 0x00000001 [0]     RST_BITS_COUNTER (0) Writing any value to this address will reset the bits...</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#a71590bd87b4b23104b62b74273720eb7">  124</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> rst_bits_counter;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a095fb7d3ab7e97fe04f75638b9cb58ae">TRNG_RNG_VERSION_OFFSET</a>) <span class="comment">// TRNG_RNG_VERSION</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="comment">// Displays the version settings of the TRNG</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="comment">// 0xffffff00 [31:8]  RESERVED     (0x000000) RESERVED</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="comment">// 0x00000080 [7]     RNG_USE_5_SBOXES (0) * 1&#39;b1 - 5 SBOX AES</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <span class="comment">// 0x00000040 [6]     RESEEDING_EXISTS (0) * 1&#39;b1 - Exists</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="comment">// 0x00000020 [5]     KAT_EXISTS   (0) * 1&#39;b1 - Exists</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="comment">// 0x00000010 [4]     PRNG_EXISTS  (0) * 1&#39;b1 - Exists</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <span class="comment">// 0x00000008 [3]     TRNG_TESTS_BYPASS_EN (0) * 1&#39;b1 - Exists</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="comment">// 0x00000004 [2]     AUTOCORR_EXISTS (0) * 1&#39;b1 - Exists</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="comment">// 0x00000002 [1]     CRNGT_EXISTS (0) * 1&#39;b1 - Exists</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="comment">// 0x00000001 [0]     EHR_WIDTH_192 (0) * 1&#39;b1 - 192-bit EHR</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#ac86e7e2e9b24dca27e6d604bca87494d">  137</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> rng_version;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#ada5f1de07d008a9eed71e3dcb5840187">  139</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad2[7];</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="comment">// (Description copied from array index 0 register TRNG_RNG_BIST_CNTR_0 applies similarly to other array indexes)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a657725f6aa1aa3b8b3aeda760588315f">TRNG_RNG_BIST_CNTR_0_OFFSET</a>) <span class="comment">// TRNG_RNG_BIST_CNTR_0</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="comment">// Collected BIST results</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <span class="comment">// 0xffc00000 [31:22] RESERVED     (0x000) RESERVED</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="comment">// 0x003fffff [21:0]  ROSC_CNTR_VAL (0x000000) Reflects the results of RNG BIST counter</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="structtrng__hw__t.html#aa592c0737811df0763da76bce4ec87ba">  146</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> rng_bist_cntr[3];</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>} <a class="code hl_struct" href="structtrng__hw__t.html">trng_hw_t</a>;</div>
</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hardware__structs_2include_2hardware_2structs_2trng_8h.html#ab2452d8e119aed88e8dddf0b075f5c13">  149</a></span><span class="preprocessor">#define trng_hw ((trng_hw_t *)(TRNG_BASE + TRNG_RNG_IMR_OFFSET))</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span> (<a class="code hl_struct" href="structtrng__hw__t.html">trng_hw_t</a>) == 0x00ec, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_STRUCTS_TRNG_H</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="ttc" id="aaddress__mapped_8h_html"><div class="ttname"><a href="address__mapped_8h.html">address_mapped.h</a></div></div>
<div class="ttc" id="aaddress__mapped_8h_html_a5e9dd65c504214b8530a3ce63adf8375"><div class="ttname"><a href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a></div><div class="ttdeci">#define _REG_(x)</div><div class="ttdef"><b>Definição</b> address_mapped.h:84</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ab87d9fde36e04e9e65c9f16f56982eeb"><div class="ttname"><a href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a></div><div class="ttdeci">const volatile uint32_t io_ro_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:67</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ae7a3903ffe232108a65efc85970a5fdb"><div class="ttname"><a href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a></div><div class="ttdeci">volatile uint32_t io_rw_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:66</div></div>
<div class="ttc" id="abootrom_8h_html_aeb4191163d43ca89913bb54da45cbbc8"><div class="ttname"><a href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a></div><div class="ttdeci">void uint32_t</div><div class="ttdef"><b>Definição</b> bootrom.h:36</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html">trng.h</a></div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_a095fb7d3ab7e97fe04f75638b9cb58ae"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a095fb7d3ab7e97fe04f75638b9cb58ae">TRNG_RNG_VERSION_OFFSET</a></div><div class="ttdeci">#define TRNG_RNG_VERSION_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:482</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_a2c97a397d982b075da27cf2f4da27069"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a2c97a397d982b075da27cf2f4da27069">TRNG_TRNG_CONFIG_OFFSET</a></div><div class="ttdeci">#define TRNG_TRNG_CONFIG_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:166</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_a5158309ecfa316ca4364b4ca2f57aee4"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a5158309ecfa316ca4364b4ca2f57aee4">TRNG_TRNG_VALID_OFFSET</a></div><div class="ttdeci">#define TRNG_TRNG_VALID_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:189</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_a587309673497498d3a6cab8fae1d14a8"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a587309673497498d3a6cab8fae1d14a8">TRNG_TRNG_SW_RESET_OFFSET</a></div><div class="ttdeci">#define TRNG_TRNG_SW_RESET_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:392</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_a657725f6aa1aa3b8b3aeda760588315f"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a657725f6aa1aa3b8b3aeda760588315f">TRNG_RNG_BIST_CNTR_0_OFFSET</a></div><div class="ttdeci">#define TRNG_RNG_BIST_CNTR_0_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:560</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_a65e1b47d06489eaeb6e3bbc1cafc690e"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a65e1b47d06489eaeb6e3bbc1cafc690e">TRNG_RNG_ICR_OFFSET</a></div><div class="ttdeci">#define TRNG_RNG_ICR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:120</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_a7a8172f6a5d4b199dfccd18b8ea09512"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a7a8172f6a5d4b199dfccd18b8ea09512">TRNG_AUTOCORR_STATISTIC_OFFSET</a></div><div class="ttdeci">#define TRNG_AUTOCORR_STATISTIC_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:318</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_a8f66fb5c4f205dc9f55a37676fbc74a3"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a8f66fb5c4f205dc9f55a37676fbc74a3">TRNG_TRNG_DEBUG_CONTROL_OFFSET</a></div><div class="ttdeci">#define TRNG_TRNG_DEBUG_CONTROL_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:352</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_a990a25c54dbbeec844460ea4022062d3"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#a990a25c54dbbeec844460ea4022062d3">TRNG_TRNG_BUSY_OFFSET</a></div><div class="ttdeci">#define TRNG_TRNG_BUSY_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:436</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_aa1b0c3d853ff706653d7dcf2531a7ea8"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#aa1b0c3d853ff706653d7dcf2531a7ea8">TRNG_RND_SOURCE_ENABLE_OFFSET</a></div><div class="ttdeci">#define TRNG_RND_SOURCE_ENABLE_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:278</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_ab94c2eeb6e6852ae35ba62cd1361cf6a"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ab94c2eeb6e6852ae35ba62cd1361cf6a">TRNG_RNG_DEBUG_EN_INPUT_OFFSET</a></div><div class="ttdeci">#define TRNG_RNG_DEBUG_EN_INPUT_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:414</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_abd2d006782bf16d2f6d6f56635ae6762"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#abd2d006782bf16d2f6d6f56635ae6762">TRNG_RNG_IMR_OFFSET</a></div><div class="ttdeci">#define TRNG_RNG_IMR_OFFSET</div><div class="ttdoc">Copyright (c) 2024 Raspberry Pi Ltd.</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:19</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_ac44636db8b72603be7d692a07733268b"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ac44636db8b72603be7d692a07733268b">TRNG_SAMPLE_CNT1_OFFSET</a></div><div class="ttdeci">#define TRNG_SAMPLE_CNT1_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:301</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_ade35de4baf920e6bd075a17f8bd1a216"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ade35de4baf920e6bd075a17f8bd1a216">TRNG_RST_BITS_COUNTER_OFFSET</a></div><div class="ttdeci">#define TRNG_RST_BITS_COUNTER_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:458</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_ae64f3767c733bb4b23131f796b5f34ca"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#ae64f3767c733bb4b23131f796b5f34ca">TRNG_EHR_DATA0_OFFSET</a></div><div class="ttdeci">#define TRNG_EHR_DATA0_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:214</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2trng_8h_html_affc6c2fc4c964ad24bfc94967eecc884"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2trng_8h.html#affc6c2fc4c964ad24bfc94967eecc884">TRNG_RNG_ISR_OFFSET</a></div><div class="ttdeci">#define TRNG_RNG_ISR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/trng.h:70</div></div>
<div class="ttc" id="astructtrng__hw__t_html"><div class="ttname"><a href="structtrng__hw__t.html">trng_hw_t</a></div><div class="ttdef"><b>Definição</b> hardware_structs/include/hardware/structs/trng.h:26</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_a4ed9f159ff82891f8d9c6442d59a09f.html">hardware_structs</a></li><li class="navelem"><a class="el" href="dir_644b18fc6729bbffe612edd11fd9bb60.html">include</a></li><li class="navelem"><a class="el" href="dir_00f006c97f93acb2044a3e94d70d66ca.html">hardware</a></li><li class="navelem"><a class="el" href="dir_e7a506f13e8b3ea148c60a9313519183.html">structs</a></li><li class="navelem"><a class="el" href="hardware__structs_2include_2hardware_2structs_2trng_8h.html">trng.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
