Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L generic_baseblocks_v2_1_1 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_29 -L fifo_generator_v13_2_9 -L axi_data_fifo_v2_1_28 -L axi_crossbar_v2_1_30 -L axi_clock_converter_v2_1_28 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:446]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:464]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ws_timer_64_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:622]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ws_inst_ld_en_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:623]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_ld_paddr_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_ld_vaddr_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:625]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ws_inst_st_en_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:626]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_st_paddr_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:627]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_st_vaddr_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:628]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_st_data_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:629]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ws_csr_data_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_crmd_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_prmd_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:704]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_ectl_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:705]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_estat_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:706]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_era_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:707]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_badv_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:708]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_eentry_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tlbidx_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:710]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tlbehi_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tlbelo0_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tlbelo1_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:713]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_asid_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_save0_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:715]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_save1_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:716]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_save2_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:717]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_save3_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:718]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tid_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:719]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tcfg_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:720]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tval_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:721]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_ticlr_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:722]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_llbctl_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:723]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_tlbrentry_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:724]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_dmw0_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_dmw1_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:726]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_pgdl_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:727]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_pgdh_diff' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:728]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:859]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:875]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:911]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:921]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we_i' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v:64]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'm_arlen' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v:87]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'm_awlen' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v:96]
WARNING: [VRFC 10-5021] port 'rx_pin' is not connected on this instance [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/testbench/mycpu_tb.v:71]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3097]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rst_sync
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.YDecoder
Compiling module xil_defaultlib.BoothBase
Compiling module xil_defaultlib.BoothInterBase_default
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.WallaceTreeBase
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.csr
Compiling module xil_defaultlib.axi_bridge
Compiling module xil_defaultlib.encoder_4_2
Compiling module xil_defaultlib.encoder_16_4
Compiling module xil_defaultlib.encoder_32_5
Compiling module xil_defaultlib.tlb_entry_default
Compiling module xil_defaultlib.addr_trans
Compiling module xil_defaultlib.one_valid_n(n=2)
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.data_bank_sram
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.tagv_sram
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.icache_default
Compiling module xil_defaultlib.dcache_default
Compiling module xil_defaultlib.one_valid_32
Compiling module xil_defaultlib.one_valid_16
Compiling module xil_defaultlib.btb_default
Compiling module xil_defaultlib.perf_counter
Compiling module xil_defaultlib.core_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_sync_stag...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_a...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_p...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_CONV_VER(...
Compiling module fifo_generator_v13_2_9.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_a...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_p...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_CONV_VER(...
Compiling module fifo_generator_v13_2_9.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_a...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_p...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_CONV_VER(...
Compiling module fifo_generator_v13_2_9.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_9.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_a...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_p...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_CONV_VER(...
Compiling module fifo_generator_v13_2_9.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_28.axi_clock_converter_v2_1_28_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module xil_defaultlib.uart_debug_axi
Compiling module xil_defaultlib.uart_debug
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_carry_...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_addr_decode...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_arbiter_res...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_28.axi_data_fifo_v2_1_28_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_28.axi_data_fifo_v2_1_28_axic_srl_f...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_si_transact...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_si_transact...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_splitter
Compiling module axi_data_fifo_v2_1_28.axi_data_fifo_v2_1_28_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_28.axi_data_fifo_v2_1_28_axic_reg_s...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_wdata_route...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_si_transact...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_si_transact...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_addr_decode...
Compiling module axi_data_fifo_v2_1_28.axi_data_fifo_v2_1_28_axic_reg_s...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_28.axi_data_fifo_v2_1_28_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axi_r...
Compiling module axi_data_fifo_v2_1_28.axi_data_fifo_v2_1_28_axic_reg_s...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_28.axi_data_fifo_v2_1_28_axic_srl_f...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_addr_arbite...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_decerr_slav...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_crossbar(C_...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_2x3
Compiling module blk_mem_gen_v8_4_7.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_7.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_7.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_7.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_7.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_7.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_7.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_7.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_7.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.soc_axi_sram_bridge(DATA_WIDTH=3...
Compiling module xil_defaultlib.uart_wrap
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
