Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Tue Sep  8 19:11:55 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.6101
  Critical Path Slack:         9.8437
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        4.6962
  Critical Path Slack:         3.9748
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            44.0000
  Critical Path Length:       11.6746
  Critical Path Slack:        -0.1263
  Critical Path Clk Period:   12.0000
  Total Negative Slack:       -0.2276
  No. of Violating Paths:      2.0000
  Worst Hold Violation:       -0.0740
  Total Hold Violation:       -1.6614
  No. of Hold Violations:     75.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        2.6725
  Critical Path Slack:         6.8643
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5610
  Leaf Cell Count:              28774
  Buf/Inv Cell Count:            4499
  Buf Cell Count:                 176
  Inv Cell Count:                4323
  CT Buf/Inv Cell Count:          198
  Combinational Cell Count:     23397
  Sequential Cell Count:         5377
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      53130.0310
  Noncombinational Area:   38130.9967
  Buf/Inv Area:             4426.3440
  Total Buffer Area:         238.6661
  Total Inverter Area:      4187.6778
  Macro/Black Box Area:        0.0000
  Net Area:                  929.9748
  Net XLength        :    500088.9062
  Net YLength        :    593432.3750
  -----------------------------------
  Cell Area:               91261.0277
  Design Area:             92191.0025
  Net Length        :    1093521.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         30810
  Nets With Violations:            65
  Max Trans Violations:            65
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             57.3763
  -----------------------------------------
  Overall Compile Time:             58.4291
  Overall Compile Wall Clock Time:  58.6648

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.1263  TNS: 0.2276  Number of Violating Paths: 2  (with Crosstalk delta delays)
  Design  WNS: 0.1263  TNS: 0.2276  Number of Violating Paths: 2  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0740  TNS: 1.6614  Number of Violating Paths: 75  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0740  TNS: 1.6614  Number of Violating Paths: 75  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
