library verilog;
use verilog.vl_types.all;
entity jifenping is
    port(
        q               : out    vl_logic;
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        n               : in     vl_logic_vector(7 downto 0)
    );
end jifenping;
