#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Nov 10 15:14:56 2024
# Process ID: 3940
# Current directory: C:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On        :ban
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency     :2304 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16910 MB
# Swap memory       :1073 MB
# Total Virtual     :17983 MB
# Available Virtual :1401 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 53543
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 644.832 ; gain = 196.871
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-2 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Device 21-9227] Part: xc7z020clg400-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1534.160 ; gain = 448.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'inter' [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter.v:9]
INFO: [Synth 8-6157] synthesizing module 'inter_round_fixed_29_24_s' [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_round_fixed_29_24_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'inter_round_fixed_29_24_s' (0#1) [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_round_fixed_29_24_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'inter_mul_24s_6ns_29_5_1' [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_mul_24s_6ns_29_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'inter_mul_24s_6ns_29_5_1' (0#1) [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_mul_24s_6ns_29_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'inter_mac_muladd_24s_5ns_29s_29_4_1' [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_mac_muladd_24s_5ns_29s_29_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0' [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_mac_muladd_24s_5ns_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0' (0#1) [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_mac_muladd_24s_5ns_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'inter_mac_muladd_24s_5ns_29s_29_4_1' (0#1) [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_mac_muladd_24s_5ns_29s_29_4_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'inter' (0#1) [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_reg_pp0_iter10_reg was removed.  [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter.v:160]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_reg_pp0_iter7_reg was removed.  [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter.v:220]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_reg_pp0_iter8_reg was removed.  [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter.v:230]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_reg_pp0_iter9_reg was removed.  [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter.v:240]
WARNING: [Synth 8-7129] Port rst in module inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module inter_mul_24s_6ns_29_5_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1650.352 ; gain = 564.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1650.352 ; gain = 564.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1650.352 ; gain = 564.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1650.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/inter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/inter_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1740.363 ; gain = 0.043
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln152_reg_107_reg' and it is trimmed from '29' to '28' bits. [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_round_fixed_29_24_s.v:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 5     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   29 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_mac_muladd_24s_5ns_29s_29_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [c:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a456/hdl/verilog/inter_mac_muladd_24s_5ns_29s_29_4_1.v:37]
DSP Report: Generating DSP mul_24s_6ns_29_5_1_U2/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_24s_6ns_29_5_1_U2/buff2_reg is absorbed into DSP mul_24s_6ns_29_5_1_U2/buff2_reg.
DSP Report: register mul_24s_6ns_29_5_1_U2/buff2_reg is absorbed into DSP mul_24s_6ns_29_5_1_U2/buff2_reg.
DSP Report: register mul_24s_6ns_29_5_1_U2/din0_reg_reg is absorbed into DSP mul_24s_6ns_29_5_1_U2/buff2_reg.
DSP Report: register mul_24s_6ns_29_5_1_U2/buff0_reg is absorbed into DSP mul_24s_6ns_29_5_1_U2/buff2_reg.
DSP Report: register mul_24s_6ns_29_5_1_U2/buff2_reg is absorbed into DSP mul_24s_6ns_29_5_1_U2/buff2_reg.
DSP Report: register mul_24s_6ns_29_5_1_U2/buff1_reg is absorbed into DSP mul_24s_6ns_29_5_1_U2/buff2_reg.
DSP Report: operator mul_24s_6ns_29_5_1_U2/tmp_product is absorbed into DSP mul_24s_6ns_29_5_1_U2/buff2_reg.
DSP Report: Generating DSP mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register right_reg_181_reg is absorbed into DSP mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_24s_5ns_29s_29_4_1_U3/inter_mac_muladd_24s_5ns_29s_29_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 3482 3482 : Used 1 time 0
 Sort Area is  mul_24s_6ns_29_5_1_U2/buff2_reg_0 : 0 0 : 1060 1060 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|inter       | (A''*B'')'       | 24     | 7      | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|inter       | (C'+(A''*B'')')' | 25     | 18     | 29     | -      | 29     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|inter       | (C'+(A''*B'')')' | 30     | 5      | 48     | -      | 29     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|inter       | ((A''*B'')')'    | 30     | 6      | -      | -      | 29     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    20|
|2     |DSP48E1 |     2|
|3     |LUT1    |    51|
|4     |LUT3    |    48|
|5     |FDRE    |   193|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1740.363 ; gain = 654.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1740.363 ; gain = 564.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1740.363 ; gain = 654.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1740.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7efb9c71
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1740.363 ; gain = 1080.906
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1740.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 10eda536cce66629
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1740.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/liboh/Desktop/mvdr0/hls/inter/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 15:15:35 2024...
