Info: Generated by version: 22.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate E:\FDAS2\Projects\SKA\altera\quartus\22.2\reset_release\RESET_RELEASE.ip --simulation=VHDL --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=E:\FDAS2\Projects\SKA\altera\quartus\22.2\reset_release\RESET_RELEASE --family=Agilex --part=AGFB014R24B2E2V
Info: RESET_RELEASE: "Transforming system: RESET_RELEASE"
Info: RESET_RELEASE: "Naming system components in system: RESET_RELEASE"
Info: RESET_RELEASE: "Processing generation queue"
Info: RESET_RELEASE: "Generating: RESET_RELEASE"
Info: RESET_RELEASE: "Generating: altera_s10_user_rst_clkgate"
Info: RESET_RELEASE: Done "RESET_RELEASE" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in E:/FDAS2/Projects/SKA/altera/quartus/22.2/reset_release/RESET_RELEASE/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/FDAS2/Projects/SKA/altera/quartus/22.2/reset_release/RESET_RELEASE/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=E:\FDAS2\Projects\SKA\altera\quartus\22.2\reset_release\RESET_RELEASE.ip --simulator=MODELSIM --output-directory=E:/FDAS2/Projects/SKA/altera/quartus/22.2/reset_release/RESET_RELEASE/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/FDAS2/Projects/SKA/altera/quartus/22.2/reset_release/RESET_RELEASE/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/FDAS2/Projects/SKA/altera/quartus/22.2/reset_release/RESET_RELEASE/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\FDAS2\Projects\SKA\altera\quartus\22.2\reset_release\RESET_RELEASE.ip --block-symbol-file --output-directory=E:\FDAS2\Projects\SKA\altera\quartus\22.2\reset_release\RESET_RELEASE --family=Agilex --part=AGFB014R24B2E2V
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\FDAS2\Projects\SKA\altera\quartus\22.2\reset_release\RESET_RELEASE.ip --synthesis=VHDL --output-directory=E:\FDAS2\Projects\SKA\altera\quartus\22.2\reset_release\RESET_RELEASE --family=Agilex --part=AGFB014R24B2E2V
Info: RESET_RELEASE: "Transforming system: RESET_RELEASE"
Info: RESET_RELEASE: "Naming system components in system: RESET_RELEASE"
Info: RESET_RELEASE: "Processing generation queue"
Info: RESET_RELEASE: "Generating: RESET_RELEASE"
Info: RESET_RELEASE: "Generating: altera_s10_user_rst_clkgate"
Info: s10_user_rst_clkgate_0: generating top-level entity altera_s10_user_rst_clkgate
Info: RESET_RELEASE: Done "RESET_RELEASE" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in RESET_RELEASE. No files generated.
Info: Finished: Generate IP Core Documentation
