
*** Running vivado
    with args -log labkit.vds -m64 -mode batch -messageDb vivado.pb -notrace -source labkit.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source labkit.tcl -notrace
Command: synth_design -top labkit -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.336 ; gain = 162.137 ; free physical = 2020 ; free virtual = 11235
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'labkit' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:22]
INFO: [Synth 8-638] synthesizing module 'clock_quarter_divider' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:98]
INFO: [Synth 8-256] done synthesizing module 'clock_quarter_divider' (1#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:98]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/joannas/Documents/6.111/Labs/lab4/lab4.srcs/sources_1/imports/Labs/display_8hex.v:16]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (2#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/joannas/Documents/6.111/Labs/lab4/lab4.srcs/sources_1/imports/Labs/display_8hex.v:16]
INFO: [Synth 8-638] synthesizing module 'screamyBird' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:141]
INFO: [Synth 8-638] synthesizing module 'gameFSM' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/gameFSM.v:23]
	Parameter NUM_PARAMS bound to: 3 - type: integer 
	Parameter STATE_IN_GAME bound to: 0 - type: integer 
	Parameter STATE_GAME_OVER bound to: 1 - type: integer 
	Parameter STATE_LOAD_PARAMS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-256] done synthesizing module 'vga' (3#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/vga.v:23]
WARNING: [Synth 8-3848] Net wall_height in module/entity gameFSM does not have driver. [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/gameFSM.v:39]
INFO: [Synth 8-256] done synthesizing module 'gameFSM' (4#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/gameFSM.v:23]
WARNING: [Synth 8-350] instance 'game' of module 'gameFSM' requires 15 connections, but only 14 given [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:164]
INFO: [Synth 8-638] synthesizing module 'updateState' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:183]
INFO: [Synth 8-256] done synthesizing module 'updateState' (5#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:183]
INFO: [Synth 8-638] synthesizing module 'characterSpriteGenerator' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/characterSpriteGenerator.v:2]
INFO: [Synth 8-638] synthesizing module 'blob' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:125]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
	Parameter COLOR bound to: 24'b111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'blob' (6#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:125]
INFO: [Synth 8-256] done synthesizing module 'characterSpriteGenerator' (7#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/characterSpriteGenerator.v:2]
INFO: [Synth 8-638] synthesizing module 'wallSpriteGenerator' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/wallSpriteGenerator.v:2]
	Parameter wallLength bound to: 10'b0001100100 
	Parameter wallHeight bound to: 10'b0000001010 
	Parameter constantx bound to: 10'b0011011100 
	Parameter wallDistance bound to: 10'b0001100100 
INFO: [Synth 8-638] synthesizing module 'blob__parameterized0' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:125]
	Parameter WIDTH bound to: 10'b0001100100 
	Parameter HEIGHT bound to: 10'b0000001010 
	Parameter COLOR bound to: 24'b111111111111111100000000 
INFO: [Synth 8-256] done synthesizing module 'blob__parameterized0' (7#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:125]
INFO: [Synth 8-638] synthesizing module 'blob__parameterized1' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:125]
	Parameter WIDTH bound to: 10'b0001100100 
	Parameter HEIGHT bound to: 10'b0000001010 
	Parameter COLOR bound to: 24'b111111111111111100000000 
INFO: [Synth 8-256] done synthesizing module 'blob__parameterized1' (7#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:125]
INFO: [Synth 8-256] done synthesizing module 'wallSpriteGenerator' (8#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/wallSpriteGenerator.v:2]
INFO: [Synth 8-638] synthesizing module 'backgroundSpriteGenerator' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/backgroundSpriteGenerator.v:1]
INFO: [Synth 8-256] done synthesizing module 'backgroundSpriteGenerator' (9#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/backgroundSpriteGenerator.v:1]
INFO: [Synth 8-638] synthesizing module 'graphicsCollator' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/graphicsCollator.v:22]
INFO: [Synth 8-256] done synthesizing module 'graphicsCollator' (10#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/graphicsCollator.v:22]
INFO: [Synth 8-638] synthesizing module 'paramController' [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/paramController.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/paramController.v:56]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/paramController.v:62]
INFO: [Synth 8-226] default block is never used [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/paramController.v:59]
INFO: [Synth 8-256] done synthesizing module 'paramController' (11#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/paramController.v:23]
INFO: [Synth 8-256] done synthesizing module 'screamyBird' (12#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:141]
INFO: [Synth 8-256] done synthesizing module 'labkit' (13#1) [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:22]
WARNING: [Synth 8-3917] design labkit has port JA[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[1] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[0] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[9]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[8]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[7]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[6]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[5]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[4]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[3]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[2]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[1]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port hcount[0]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[9]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[8]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[7]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[6]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[5]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[4]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[3]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[2]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[1]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port vcount[0]
WARNING: [Synth 8-3331] design backgroundSpriteGenerator has unconnected port clk
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[9]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[8]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[7]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[6]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[5]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[4]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[3]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[2]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[1]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port wall_height[0]
WARNING: [Synth 8-3331] design wallSpriteGenerator has unconnected port clk
WARNING: [Synth 8-3331] design characterSpriteGenerator has unconnected port clk
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[9]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[8]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[7]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[6]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[5]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[4]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[3]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[2]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[1]
WARNING: [Synth 8-3331] design gameFSM has unconnected port wall_height[0]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[15]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[14]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[13]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[7]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[3]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[2]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.781 ; gain = 202.582 ; free physical = 1978 ; free virtual = 11193
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.781 ; gain = 202.582 ; free physical = 1978 ; free virtual = 11193
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/Labs/Nexys4DDR_Master_lab4.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/Labs/Nexys4DDR_Master_lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/constrs_1/imports/Labs/Nexys4DDR_Master_lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/labkit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/labkit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.469 ; gain = 0.000 ; free physical = 1714 ; free virtual = 10929
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1713 ; free virtual = 10928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1713 ; free virtual = 10928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1713 ; free virtual = 10928
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'current_data_bus_reg' and it is trimmed from '31' to '8' bits. [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/new/gameFSM.v:69]
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:134]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:135]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:134]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:135]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:134]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:135]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:134]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:135]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:134]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:135]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:134]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:135]
INFO: [Synth 8-5544] ROM "backpixel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1711 ; free virtual = 10926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module labkit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module clock_quarter_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gameFSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 3     
Module updateState 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
Module blob__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
Module blob__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
Module backgroundSpriteGenerator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module graphicsCollator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module paramController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module screamyBird 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1711 ; free virtual = 10926
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "scgame/bspritegen/backpixel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "scgame/us/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design labkit has port JA[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[1] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[0] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design labkit has unconnected port SW[15]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[14]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[13]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[7]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[3]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[2]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1711 ; free virtual = 10926
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1711 ; free virtual = 10926

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scgame/params/data_bus_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scgame/params/data_bus_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scgame/game/current_data_bus_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scgame/game/current_data_bus_reg[1] )
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[30]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[29]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[28]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[27]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[26]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[25]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[24]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[23]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[22]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[21]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[20]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[19]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[18]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[17]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[16]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[15]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[14]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[13]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[12]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[11]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[10]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[9]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[8]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[1]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/params/data_bus_reg[0]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/current_data_bus_reg[1]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/current_data_bus_reg[0]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[31]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[30]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[29]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[28]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[27]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[26]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[25]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[24]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[23]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[22]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[21]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (scgame/game/new_x_reg[20]) is unused and will be removed from module labkit.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1711 ; free virtual = 10926
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1711 ; free virtual = 10926

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    31|
|3     |LUT1   |    85|
|4     |LUT2   |    51|
|5     |LUT3   |    18|
|6     |LUT4   |    60|
|7     |LUT5   |    26|
|8     |LUT6   |    71|
|9     |MUXF7  |     1|
|10    |FDRE   |   150|
|11    |FDSE   |     7|
|12    |IBUF   |     7|
|13    |OBUF   |    60|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-------------------------+------+
|      |Instance              |Module                   |Cells |
+------+----------------------+-------------------------+------+
|1     |top                   |                         |   569|
|2     |  clockgen            |clock_quarter_divider    |     4|
|3     |  display             |display_8hex             |    55|
|4     |  scgame              |screamyBird              |   441|
|5     |    cspritegen        |characterSpriteGenerator |     5|
|6     |      charactersprite |blob                     |     5|
|7     |    game              |gameFSM                  |   256|
|8     |      vga1            |vga                      |    99|
|9     |    params            |paramController          |    83|
|10    |    us                |updateState              |    97|
+------+----------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1464.469 ; gain = 113.441 ; free physical = 1703 ; free virtual = 10918
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.469 ; gain = 569.270 ; free physical = 1703 ; free virtual = 10918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 163 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1464.469 ; gain = 492.711 ; free physical = 1703 ; free virtual = 10919
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1496.488 ; gain = 0.000 ; free physical = 1701 ; free virtual = 10917
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 12:34:05 2018...
