
---------- Begin Simulation Statistics ----------
final_tick                                 1113158400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178600                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407924                       # Number of bytes of host memory used
host_op_rate                                   312303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.92                       # Real time elapsed on the host
host_tick_rate                               93362653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2129422                       # Number of instructions simulated
sim_ops                                       3723565                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001113                       # Number of seconds simulated
sim_ticks                                  1113158400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               443097                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23788                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            470314                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             244380                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          443097                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           198717                       # Number of indirect misses.
system.cpu.branchPred.lookups                  500407                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13190                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12112                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2418618                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1954755                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23894                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     361541                       # Number of branches committed
system.cpu.commit.bw_lim_events                621719                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             910                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          864159                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2129422                       # Number of instructions committed
system.cpu.commit.committedOps                3723565                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2381531                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.563517                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.730132                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1169297     49.10%     49.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       181384      7.62%     56.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172088      7.23%     63.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       237043      9.95%     73.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       621719     26.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2381531                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76740                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11260                       # Number of function calls committed.
system.cpu.commit.int_insts                   3667533                       # Number of committed integer instructions.
system.cpu.commit.loads                        515997                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20531      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2923214     78.51%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1510      0.04%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36369      0.98%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3045      0.08%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1488      0.04%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6388      0.17%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11466      0.31%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12492      0.34%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6725      0.18%     81.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1331      0.04%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          495815     13.32%     94.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         170260      4.57%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20182      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12749      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3723565                       # Class of committed instruction
system.cpu.commit.refs                         699006                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2129422                       # Number of Instructions Simulated
system.cpu.committedOps                       3723565                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.306879                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.306879                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8012                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34369                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49916                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4480                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1026307                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4798719                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   307986                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1171647                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23956                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87781                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      596702                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1989                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      202034                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           175                       # TLB misses on write requests
system.cpu.fetch.Branches                      500407                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    247927                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2251551                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4611                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2879225                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           801                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47912                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179815                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             341186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             257570                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.034614                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2617677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.935927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929531                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1243559     47.51%     47.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74965      2.86%     50.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61308      2.34%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    81329      3.11%     55.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1156516     44.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2617677                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    123838                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68482                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    222808400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    222808400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    222808400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    222808400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    222808400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    222808400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8266400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8265600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4644800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4624000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4596800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4634800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     81338000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     81349600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     81287600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     81266400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1699590000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28276                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   390501                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.524313                       # Inst execution rate
system.cpu.iew.exec_refs                       800481                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     202020                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693713                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                628104                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1121                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               541                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               212347                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4587671                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                598461                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33740                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4242006                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3277                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7842                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23956                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13981                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40483                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       112105                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29337                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20253                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8023                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5882871                       # num instructions consuming a value
system.cpu.iew.wb_count                       4220383                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569561                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3350653                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.516543                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4227133                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6572135                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3631530                       # number of integer regfile writes
system.cpu.ipc                               0.765182                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.765182                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26771      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3342127     78.16%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1533      0.04%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39797      0.93%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4640      0.11%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1524      0.04%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7010      0.16%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15143      0.35%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14288      0.33%     80.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7317      0.17%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2493      0.06%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               582239     13.62%     94.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              190602      4.46%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26262      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14003      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4275749                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93719                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188738                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90216                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             136108                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4155259                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10998331                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4130167                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5315732                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4586365                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4275749                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1306                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          864095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17897                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            396                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1282699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2617677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.633414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669582                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1172775     44.80%     44.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              178929      6.84%     51.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              307928     11.76%     63.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              351216     13.42%     76.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              606829     23.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2617677                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.536438                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      248054                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           387                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12699                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4473                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               628104                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              212347                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1614875                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    837                       # number of misc regfile writes
system.cpu.numCycles                          2782897                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     72                       # Number of system calls
system.cpu.rename.BlockCycles                  834332                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5046903                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               61                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  45062                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   357416                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18641                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4457                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12317264                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4725358                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6404609                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1201864                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77204                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23956                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                177733                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1357683                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            160422                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7488958                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22376                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1077                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    204105                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1144                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6347536                       # The number of ROB reads
system.cpu.rob.rob_writes                     9412492                       # The number of ROB writes
system.cpu.timesIdled                            1758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38708                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              442                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          657                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            657                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               83                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12301                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1351                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8141                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1317                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12301                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       958016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       958016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  958016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13618                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13618    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13618                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11428120                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29551480                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17934                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4168                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24131                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                978                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2060                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2060                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17934                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8967                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49733                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58700                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       196672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1263104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1459776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10565                       # Total snoops (count)
system.l2bus.snoopTraffic                       86592                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30557                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014792                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120722                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30105     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      452      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30557                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20304795                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19142426                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3690399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1113158400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       244101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           244101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       244101                       # number of overall hits
system.cpu.icache.overall_hits::total          244101                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3824                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3824                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3824                       # number of overall misses
system.cpu.icache.overall_misses::total          3824                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    182021600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    182021600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    182021600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    182021600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       247925                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       247925                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       247925                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       247925                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015424                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015424                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015424                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015424                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47599.790795                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47599.790795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47599.790795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47599.790795                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.777778                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          748                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          748                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          748                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          748                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3076                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3076                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3076                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3076                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    146775200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146775200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    146775200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146775200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012407                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012407                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012407                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012407                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47716.254876                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47716.254876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47716.254876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47716.254876                       # average overall mshr miss latency
system.cpu.icache.replacements                   2819                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       244101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          244101                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3824                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3824                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    182021600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    182021600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       247925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       247925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015424                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015424                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47599.790795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47599.790795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3076                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3076                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    146775200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146775200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012407                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012407                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47716.254876                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47716.254876                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.500958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              229559                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.432778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.500958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            498925                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           498925                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       702876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           702876                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       702876                       # number of overall hits
system.cpu.dcache.overall_hits::total          702876                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35288                       # number of overall misses
system.cpu.dcache.overall_misses::total         35288                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1715390399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1715390399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1715390399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1715390399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       738164                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       738164                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       738164                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       738164                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047805                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047805                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047805                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48611.153905                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48611.153905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48611.153905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48611.153905                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29914                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               768                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.950521                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1743                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2817                       # number of writebacks
system.cpu.dcache.writebacks::total              2817                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22660                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12628                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12628                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4291                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16919                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581003599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581003599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581003599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247627100                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828630699                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017107                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017107                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017107                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022920                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46009.154181                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46009.154181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46009.154181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57708.482871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48976.340150                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15895                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       521961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          521961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1611432000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1611432000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       555145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       555145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48560.511090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48560.511090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22616                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22616                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    480537600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    480537600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45471.006813                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45471.006813                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       180915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         180915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103958399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103958399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       183019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       183019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49409.885456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49409.885456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100465999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100465999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48769.902427                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48769.902427                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4291                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4291                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247627100                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247627100                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57708.482871                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57708.482871                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.269937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631543                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15895                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.732180                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.388781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.881156                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.728895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          812                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.207031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1493247                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1493247                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1090                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4962                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          867                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6919                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1090                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4962                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          867                       # number of overall hits
system.l2cache.overall_hits::total               6919                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1983                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7666                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3424                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13073                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1983                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7666                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3424                       # number of overall misses
system.l2cache.overall_misses::total            13073                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133895200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    523884000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238002518                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    895781718                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133895200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    523884000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238002518                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    895781718                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3073                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12628                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4291                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19992                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3073                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12628                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4291                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19992                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.645298                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.607064                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.797949                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.653912                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.645298                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.607064                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.797949                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.653912                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67521.533031                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68338.638142                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69510.081192                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68521.511359                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67521.533031                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68338.638142                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69510.081192                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68521.511359                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1351                       # number of writebacks
system.l2cache.writebacks::total                 1351                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1983                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7653                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3412                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13048                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1983                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7653                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3412                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          570                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13618                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118031200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    462241200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210130134                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    790402534                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118031200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    462241200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210130134                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33273072                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    823675606                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.645298                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606034                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.795153                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.652661                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.645298                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606034                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.795153                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.681172                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59521.533031                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        60400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61585.619578                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60576.527744                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59521.533031                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        60400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61585.619578                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58373.810526                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60484.330004                       # average overall mshr miss latency
system.l2cache.replacements                      9585                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2817                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2817                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2817                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2817                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          570                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          570                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33273072                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33273072                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58373.810526                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58373.810526                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          743                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              743                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1317                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1317                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91700400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91700400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2060                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2060                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.639320                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.639320                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69628.246014                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69628.246014                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1317                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1317                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81164400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81164400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639320                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639320                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61628.246014                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61628.246014                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1090                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4219                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          867                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6176                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1983                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6349                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3424                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11756                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133895200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    432183600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238002518                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    804081318                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3073                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10568                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4291                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17932                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.645298                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600776                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.797949                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.655588                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67521.533031                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68071.129312                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69510.081192                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68397.526199                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1983                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6336                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3412                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11731                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118031200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    381076800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210130134                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    709238134                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.645298                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599546                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.795153                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654194                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59521.533031                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60144.696970                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61585.619578                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60458.454863                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3717.615405                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26099                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9585                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.722900                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.454641                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   309.850520                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2342.977538                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   907.237052                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.095655                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003529                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.075647                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.572016                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221493                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034935                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907621                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1124                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2972                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          143                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          980                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          814                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2086                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.274414                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.725586                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               323257                       # Number of tag accesses
system.l2cache.tags.data_accesses              323257                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1113158400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              871552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86464                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86464                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1983                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7653                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3412                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          570                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13618                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1351                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1351                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114010728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          440002070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    196169745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32771616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              782954160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114010728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114010728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77674480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77674480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77674480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114010728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         440002070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    196169745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32771616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             860628640                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1275010400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1162913                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408948                       # Number of bytes of host memory used
host_op_rate                                  2045374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.33                       # Real time elapsed on the host
host_tick_rate                               69603366                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2704086                       # Number of instructions simulated
sim_ops                                       4756177                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000162                       # Number of seconds simulated
sim_ticks                                   161852000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                95745                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1834                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            101741                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              35141                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           95745                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            60604                       # Number of indirect misses.
system.cpu.branchPred.lookups                  116420                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7187                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    789362                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   399959                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1834                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     110985                       # Number of branches committed
system.cpu.commit.bw_lim_events                183789                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           25274                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               574664                       # Number of instructions committed
system.cpu.commit.committedOps                1032612                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       392872                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.628368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.522215                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        47584     12.11%     12.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        82755     21.06%     33.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        21531      5.48%     38.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        57213     14.56%     53.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       183789     46.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       392872                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        633                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 7022                       # Number of function calls committed.
system.cpu.commit.int_insts                   1021481                       # Number of committed integer instructions.
system.cpu.commit.loads                        138718                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         9229      0.89%      0.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           822909     79.69%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5097      0.49%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.01%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             28      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              42      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              60      0.01%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              84      0.01%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             42      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            31      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          138530     13.42%     94.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          56156      5.44%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          188      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1032612                       # Class of committed instruction
system.cpu.commit.refs                         194982                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      574664                       # Number of Instructions Simulated
system.cpu.committedOps                       1032612                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.704116                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.704116                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           99                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          116                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17062                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1074739                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    84315                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    295116                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1838                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1818                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      140885                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            36                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       56663                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      116420                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     78158                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        316312                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   317                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         601965                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3676                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.287720                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              81999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              42328                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.487692                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             400149                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.707754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.716118                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    99650     24.90%     24.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13457      3.36%     28.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    26518      6.63%     34.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25084      6.27%     41.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   235440     58.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               400149                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1086                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      667                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     55746800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     55746800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     55746400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     55746400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     55746400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     55746400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1036800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1037200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        39200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        40800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        40400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        39600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     19844400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     19835600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     19832400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     19851600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      416120400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            4481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2053                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   111997                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.586617                       # Inst execution rate
system.cpu.iew.exec_refs                       197541                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      56663                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6425                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                142196                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               152                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                57487                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1057885                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                140878                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3185                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1046623                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   647                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1838                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   674                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1667                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3478                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1224                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1492                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            561                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1314123                       # num instructions consuming a value
system.cpu.iew.wb_count                       1045165                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.606923                       # average fanout of values written-back
system.cpu.iew.wb_producers                    797571                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.583014                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1045649                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1607624                       # number of integer regfile reads
system.cpu.int_regfile_writes                  870383                       # number of integer regfile writes
system.cpu.ipc                               1.420221                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.420221                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              9507      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                836198     79.65%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5121      0.49%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    64      0.01%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  60      0.01%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   52      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  119      0.01%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  122      0.01%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  52      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 55      0.01%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               141015     13.43%     94.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               56845      5.41%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             437      0.04%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            112      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1049807                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1059                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2123                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          867                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2143                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1039241                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2498493                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1044298                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1081023                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1057855                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1049807                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  30                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           25274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               852                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        33797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        400149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.623540                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.362264                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               44943     11.23%     11.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               45643     11.41%     22.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               68378     17.09%     39.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               97332     24.32%     64.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              143853     35.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          400149                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.594486                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       78158                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               146                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              630                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               142196                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               57487                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  432896                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                           404630                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    7557                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1255594                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     94                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    86011                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     68                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   148                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2889733                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1069145                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1300173                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    295140                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   8738                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1838                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  9146                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    44584                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1827                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1641234                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            457                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1881                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1266969                       # The number of ROB reads
system.cpu.rob.rob_writes                     2123157                       # The number of ROB writes
system.cpu.timesIdled                              60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            746                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               32                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           96                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             96                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               16                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           22                       # Transaction distribution
system.membus.trans_dist::CleanEvict              260                       # Transaction distribution
system.membus.trans_dist::ReadExReq               112                       # Transaction distribution
system.membus.trans_dist::ReadExResp              112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           176                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        19840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        19840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   19840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               288                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     288    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 288                       # Request fanout histogram
system.membus.reqLayer2.occupancy              271179                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             622721                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 258                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           109                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               558                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                118                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                114                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               114                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            259                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          373                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          746                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1119                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    29376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               413                       # Total snoops (count)
system.l2bus.snoopTraffic                        1408                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                787                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.040661                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.197629                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      755     95.93%     95.93% # Request fanout histogram
system.l2bus.snoop_fanout::1                       32      4.07%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  787                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              298000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               393929                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              148800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       161852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        77989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            77989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        77989                       # number of overall hits
system.cpu.icache.overall_hits::total           77989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            169                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          169                       # number of overall misses
system.cpu.icache.overall_misses::total           169                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6557600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6557600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6557600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6557600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        78158                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        78158                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        78158                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        78158                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002162                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002162                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002162                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002162                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38802.366864                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38802.366864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38802.366864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38802.366864                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          124                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          124                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          124                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          124                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5093200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5093200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5093200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5093200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001587                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001587                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001587                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001587                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41074.193548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41074.193548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41074.193548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41074.193548                       # average overall mshr miss latency
system.cpu.icache.replacements                    124                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        77989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           77989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           169                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6557600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6557600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        78158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        78158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002162                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002162                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38802.366864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38802.366864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5093200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5093200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001587                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001587                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41074.193548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41074.193548                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               12876                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               124                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            103.838710                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            156440                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           156440                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       195258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           195258                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       195258                       # number of overall hits
system.cpu.dcache.overall_hits::total          195258                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          201                       # number of overall misses
system.cpu.dcache.overall_misses::total           201                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11038000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11038000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11038000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11038000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       195459                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       195459                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       195459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       195459                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001028                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001028                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54915.422886                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54915.422886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54915.422886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54915.422886                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                24                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           87                       # number of writebacks
system.cpu.dcache.writebacks::total                87                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           40                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           88                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9616000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9616000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9616000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2123529                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11739529                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001274                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59726.708075                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59726.708075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59726.708075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24131.011364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47146.702811                       # average overall mshr miss latency
system.cpu.dcache.replacements                    248                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       139110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          139110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3021200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3021200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       139195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       139195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35543.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35543.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           46                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1692400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1692400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36791.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36791.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8016800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8016800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56264                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56264                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69110.344828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69110.344828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7923600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7923600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68900.869565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68900.869565                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           88                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           88                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2123529                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2123529                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24131.011364                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 24131.011364                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11548                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               248                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.564516                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   787.565551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   236.434449                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.769107                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.230893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          785                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          784                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.233398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.766602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            391166                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           391166                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              58                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              26                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           64                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 148                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             58                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             26                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           64                       # number of overall hits
system.l2cache.overall_hits::total                148                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            67                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           134                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               225                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           67                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          134                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           24                       # number of overall misses
system.l2cache.overall_misses::total              225                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      4456800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9178400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1502793                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     15137993                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      4456800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9178400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1502793                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     15137993                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          125                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          160                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           88                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             373                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          125                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          160                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           88                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            373                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.536000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.837500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.272727                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.603217                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.536000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.837500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.272727                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.603217                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66519.402985                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68495.522388                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 62616.375000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67279.968889                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66519.402985                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68495.522388                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 62616.375000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67279.968889                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             22                       # number of writebacks
system.l2cache.writebacks::total                   22                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              6                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             6                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           67                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          134                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          219                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           67                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          134                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           70                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      3928800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8106400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1062799                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     13097999                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      3928800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8106400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1062799                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      4195110                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     17293109                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.536000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.837500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.204545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.587131                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.536000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.837500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.204545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.774799                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58638.805970                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60495.522388                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59044.388889                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59808.214612                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58638.805970                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60495.522388                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59044.388889                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59930.142857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59837.747405                       # average overall mshr miss latency
system.l2cache.replacements                       295                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           87                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           87                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           87                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           87                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           70                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           70                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      4195110                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      4195110                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59930.142857                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59930.142857                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          112                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            112                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      7743600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      7743600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          114                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.982456                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.982456                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69139.285714                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69139.285714                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          112                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          112                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6847600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      6847600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.982456                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.982456                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61139.285714                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61139.285714                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           58                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           64                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          146                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           67                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          113                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      4456800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1434800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1502793                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      7394393                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          125                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           88                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          259                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.536000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.478261                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.272727                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.436293                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66519.402985                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65218.181818                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 62616.375000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65437.106195                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           67                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          107                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      3928800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1258800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1062799                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      6250399                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.536000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.478261                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.204545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.413127                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58638.805970                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57218.181818                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59044.388889                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58414.943925                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    884                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  295                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.996610                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    46.543193                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1066.938915                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1861.851170                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   927.974525                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   192.692198                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011363                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.260483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.454554                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226556                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.047044                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1122                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2974                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2792                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          169                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.273926                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.726074                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 6263                       # Number of tag accesses
system.l2cache.tags.data_accesses                6263                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    161852000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            4224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         4480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               18432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           4224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               66                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              134                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           70                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  288                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            22                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  22                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           26097917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           52986679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      7117614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     27679609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              113881818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      26097917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          26097917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         8699306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               8699306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         8699306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          26097917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          52986679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      7117614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     27679609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             122581123                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1315182800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2715550                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412020                       # Number of bytes of host memory used
host_op_rate                                  4794024                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.03                       # Real time elapsed on the host
host_tick_rate                               39074457                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2791657                       # Number of instructions simulated
sim_ops                                       4928662                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000040                       # Number of seconds simulated
sim_ticks                                    40172400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                20372                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               830                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             18719                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9993                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           20372                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10379                       # Number of indirect misses.
system.cpu.branchPred.lookups                   23434                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2267                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          718                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     81691                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    44892                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               856                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      20380                       # Number of branches committed
system.cpu.commit.bw_lim_events                 29656                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14663                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                87571                       # Number of instructions committed
system.cpu.commit.committedOps                 172485                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        82737                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.084738                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.718941                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26400     31.91%     31.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10168     12.29%     44.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5846      7.07%     51.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10667     12.89%     64.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        29656     35.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        82737                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1071                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2091                       # Number of function calls committed.
system.cpu.commit.int_insts                    172056                       # Number of committed integer instructions.
system.cpu.commit.loads                         29031                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          135      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           128879     74.72%     74.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             235      0.14%     74.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              104      0.06%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             72      0.04%     75.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.06%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.02%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              66      0.04%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.04%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             84      0.05%     75.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            33      0.02%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           28707     16.64%     91.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13366      7.75%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          324      0.19%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          260      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            172485                       # Class of committed instruction
system.cpu.commit.refs                          42657                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       87571                       # Number of Instructions Simulated
system.cpu.committedOps                        172485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.146852                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.146852                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           36                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           91                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          160                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  9738                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 193489                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    22348                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     53136                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    870                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   958                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       30387                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            62                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       14233                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       23434                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     15691                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         62784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   269                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         100321                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           168                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1740                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.233334                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              23192                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              12260                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.998905                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              87050                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.281287                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.842593                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    31069     35.69%     35.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3828      4.40%     40.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3639      4.18%     44.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6576      7.55%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    41938     48.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                87050                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1386                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      873                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9091600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9091200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9091600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9091600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9091600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9091600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        71600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        72000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        41600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4504400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4500800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4506000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4506000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       72967600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           13381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1040                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    21014                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.807350                       # Inst execution rate
system.cpu.iew.exec_refs                        44630                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      14233                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5833                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 31231                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                141                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                35                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                14753                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              187139                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 30397                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1273                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                181514                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   109                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    870                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   142                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1352                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2202                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1127                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          932                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            108                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    182845                       # num instructions consuming a value
system.cpu.iew.wb_count                        180877                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.659679                       # average fanout of values written-back
system.cpu.iew.wb_producers                    120619                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.801008                       # insts written-back per cycle
system.cpu.iew.wb_sent                         181136                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   280043                       # number of integer regfile reads
system.cpu.int_regfile_writes                  145102                       # number of integer regfile writes
system.cpu.ipc                               0.871952                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.871952                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               368      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                136372     74.61%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  236      0.13%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   123      0.07%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 102      0.06%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 120      0.07%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   46      0.03%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  119      0.07%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   98      0.05%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  94      0.05%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 65      0.04%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                30223     16.53%     91.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14083      7.70%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             428      0.23%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            308      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 182785                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1399                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2806                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1341                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2059                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 181018                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             450101                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       179536                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            199759                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     186898                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    182785                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 241                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               285                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            161                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18587                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         87050                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.099770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.537428                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               21506     24.71%     24.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               11430     13.13%     37.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14008     16.09%     53.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17085     19.63%     73.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               23021     26.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           87050                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.820006                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       15721                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            52                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               350                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              577                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                31231                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               14753                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   87003                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           100431                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     17                       # Number of system calls
system.cpu.rename.BlockCycles                    6803                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                181899                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    301                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    23067                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    132                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   160                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                477331                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 191296                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              202047                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     53287                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    954                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    870                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1541                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    20166                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1870                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           295476                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1482                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                103                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1580                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            110                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       240229                       # The number of ROB reads
system.cpu.rob.rob_writes                      378663                       # The number of ROB writes
system.cpu.timesIdled                             222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1090                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               34                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                236                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           16                       # Transaction distribution
system.membus.trans_dist::CleanEvict              207                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           236                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               240                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     240    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 240                       # Request fanout histogram
system.membus.reqLayer2.occupancy              211216                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             516584                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 538                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            85                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               705                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  7                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            538                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1091                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          543                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1634                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        23232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        16000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    39232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               249                       # Total snoops (count)
system.l2bus.snoopTraffic                        1088                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                793                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.046658                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.211039                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      756     95.33%     95.33% # Request fanout histogram
system.l2bus.snoop_fanout::1                       37      4.67%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  793                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              217200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               500371                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              436800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        40172400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        15244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15244                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15244                       # number of overall hits
system.cpu.icache.overall_hits::total           15244                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          447                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            447                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          447                       # number of overall misses
system.cpu.icache.overall_misses::total           447                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15622400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15622400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15622400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15622400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15691                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15691                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15691                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.028488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028488                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.028488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028488                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34949.440716                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34949.440716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34949.440716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34949.440716                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           83                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           83                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          364                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          364                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          364                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          364                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12099200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12099200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12099200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12099200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023198                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023198                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33239.560440                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33239.560440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33239.560440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33239.560440                       # average overall mshr miss latency
system.cpu.icache.replacements                    364                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15244                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          447                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           447                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15622400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15622400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.028488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34949.440716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34949.440716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           83                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          364                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          364                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12099200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12099200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33239.560440                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33239.560440                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               98462                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            158.809677                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             31746                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            31746                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        42350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            42350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        42350                       # number of overall hits
system.cpu.dcache.overall_hits::total           42350                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          281                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            281                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          281                       # number of overall misses
system.cpu.dcache.overall_misses::total           281                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10713200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10713200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10713200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10713200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        42631                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        42631                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        42631                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        42631                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006591                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38125.266904                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38125.266904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38125.266904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38125.266904                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.142857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                21                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           69                       # number of writebacks
system.cpu.dcache.writebacks::total                69                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           26                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5887600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5887600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5887600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1226771                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7114371                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004246                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37984.516129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37984.516129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37984.516129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 47183.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39305.917127                       # average overall mshr miss latency
system.cpu.dcache.replacements                    181                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        28731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10381200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10381200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        29005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        29005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37887.591241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37887.591241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5561200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5561200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37575.675676                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37575.675676                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       332000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       332000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47428.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47428.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       326400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       326400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46628.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46628.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           26                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           26                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1226771                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1226771                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 47183.500000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 47183.500000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              314742                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1205                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.196680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   793.894535                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.105465                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.775288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.224712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          667                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.203125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             85443                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            85443                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             218                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              79                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 305                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            218                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             79                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                305                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           145                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            76                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           18                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               239                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          145                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           76                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           18                       # number of overall misses
system.l2cache.overall_misses::total              239                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      9828400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5030400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1141982                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     16000782                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      9828400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5030400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1141982                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     16000782                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          363                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          155                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             544                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          363                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          155                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            544                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.399449                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.490323                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.692308                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.439338                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.399449                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.490323                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.692308                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.439338                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67782.068966                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66189.473684                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 63443.444444                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66948.878661                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67782.068966                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66189.473684                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 63443.444444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66948.878661                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             16                       # number of writebacks
system.l2cache.writebacks::total                   16                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          145                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           76                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          145                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           76                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          240                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      8668400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4422400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       975183                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     14065983                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      8668400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4422400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       975183                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       149197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     14215180                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.399449                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.490323                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.653846                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.437500                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.399449                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.490323                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.653846                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.441176                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59782.068966                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58189.473684                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57363.705882                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59100.768908                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59782.068966                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58189.473684                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57363.705882                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 74598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59229.916667                       # average overall mshr miss latency
system.l2cache.replacements                       245                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           69                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           69                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           69                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           69                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       149197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       149197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 74598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 74598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       292800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       292800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        73200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        73200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       260800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       260800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        65200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        65200                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          218                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           76                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          302                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          145                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           72                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          235                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      9828400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4737600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1141982                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     15707982                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          363                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          148                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          537                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.399449                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.486486                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.692308                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.437616                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67782.068966                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        65800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 63443.444444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66842.476596                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          145                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           72                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          234                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      8668400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4161600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       975183                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     13805183                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.399449                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.486486                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.653846                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.435754                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59782.068966                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        57800                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57363.705882                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58996.508547                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13777                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4341                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.173693                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    47.064890                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1103.661650                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1839.784806                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   909.602393                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   195.886260                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011490                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.269449                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.449166                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222071                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.047824                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1070                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3026                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1027                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2612                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.261230                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.738770                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 8949                       # Number of tag accesses
system.l2cache.tags.data_accesses                8949                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     40172400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            4864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               15360                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1024                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              145                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               76                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  240                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  16                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          231004371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          121078153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     27083271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      3186267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              382352063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     231004371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         231004371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        25490138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              25490138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        25490138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         231004371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         121078153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     27083271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      3186267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             407842200                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
