Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 15:05:06
gem5 executing on mnemosyne.ecn.purdue.edu, pid 19600
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/swaptions/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec swaptions -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb5d7eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb5dbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb5e8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb5f1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb5faf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb583f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb58cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb596f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb59ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb5a7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb5b1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb5b9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb543f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb54bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb554f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb55ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb567f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb570f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb578f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb503f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb50bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb515f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb51df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb528f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb530f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb539f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4c2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4caf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4d4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4ddef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4e7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4f0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4faef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb482ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb48bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb494ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb49cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4a6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4aeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4b8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb4c0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb44aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb452ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb45def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb466ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb46fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb478ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb481ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb40cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb414ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb41eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb426ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb42fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb438ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb441ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb3cbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb3d4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb3deef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb3e6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb3efef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb3f7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb400ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb389ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4fcb392ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb39bbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb3a3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb3ad0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb3adb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb3b55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb3bf048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb3bfa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb347518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb347f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb3509e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb359470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb359eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb361940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb36b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb36be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb374898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb37c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb37cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb3067f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb30f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb30fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb319748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb3221d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb322c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb32a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb334128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb334b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb33c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2c5080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2c5ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2cf550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2cff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2d7a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2e14a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2e1ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2ea978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2f1400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2f1e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2fb8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb284358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb284da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb28e828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2982b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb298cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb29f780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2a9208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2a9c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2b16d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2ba160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2baba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb243630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb24b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb24bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb254588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb254fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb25ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2664e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb266f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb2709b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb27a438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb27ae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb202908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb20b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4fcb20bdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb213748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb213978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb213ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb213dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb21f048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb21f278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb21f4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb21f6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb21f908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb21fb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb21fd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb21ff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb229208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb229438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb229668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb229898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb229ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb229cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb229f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb235198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb2353c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb2355f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb235828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb235a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb235c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb235eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb241128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb241358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb241588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb2417b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb2419e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4fcb241c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f4fcb1a55f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f4fcb1a5c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_swaptions
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions/cpt.641327506378500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions/cpt.641327506378500
Real time: 195.30s
Total real time: 195.30s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/swaptions/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506378500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506972725.  Starting simulation...
Exiting @ tick 641327506972725 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.327506972725  simulated seconds
Real time: 0.58s
Total real time: 195.88s
Dumping and resetting stats...
Switched CPUS @ tick 641327506972725
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506973514.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641327510080070 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.32751008007  simulated seconds
Real time: 1.49s
Total real time: 204.11s
Dumping and resetting stats...
Done with simulation! Completely exiting...
