// Seed: 1371504651
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    input wor id_10,
    output wor id_11,
    input supply1 id_12,
    input tri1 id_13,
    output uwire id_14
);
  assign id_14 = id_6 - id_10;
endmodule
module module_1 (
    output supply1 id_0,
    input tri module_1,
    output wor id_2,
    output uwire id_3,
    input tri0 id_4
);
  assign id_3 = id_1;
  logic [7:0] id_6, id_7, id_8, id_9, id_10, id_11;
  module_0(
      id_0, id_0, id_3, id_0, id_4, id_0, id_4, id_4, id_4, id_4, id_4, id_2, id_4, id_4, id_3
  );
  assign id_9[1] = id_8[1];
endmodule
