

================================================================
== Vitis HLS Report for 'conv3_Pipeline_IN_K_L'
================================================================
* Date:           Thu Nov  2 04:32:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- IN_K_L  |      801|      801|         3|          1|          1|   800|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    208|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      66|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      66|    289|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_156_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln108_fu_185_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln109_1_fu_338_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln109_fu_253_p2               |         +|   0|  0|  10|           3|           1|
    |empty_49_fu_285_p2                |         +|   0|  0|  18|           9|           9|
    |empty_51_fu_307_p2                |         +|   0|  0|  18|          10|          10|
    |empty_52_fu_317_p2                |         +|   0|  0|  18|          10|          10|
    |empty_54_fu_332_p2                |         +|   0|  0|  10|           3|           1|
    |empty_fu_229_p2                   |         +|   0|  0|  18|           9|           9|
    |and_ln108_fu_247_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond3410158_fu_241_p2         |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln108_fu_150_p2              |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln109_fu_191_p2              |      icmp|   0|  0|  13|           6|           5|
    |or_ln109_fu_259_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln108_1_fu_205_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln108_fu_197_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln109_1_fu_273_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln109_2_fu_344_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln109_fu_265_p3            |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln108_fu_235_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 208|          96|          80|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   10|         20|
    |bin_fu_86                               |   9|          2|    6|         12|
    |indvar_flatten12_fu_90                  |   9|          2|   10|         20|
    |indvar_flatten_fu_82                    |   9|          2|    6|         12|
    |k_fu_78                                 |   9|          2|    3|          6|
    |loop_index_i19_fu_74                    |   9|          2|    3|          6|
    |w3_blk_n_R                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   41|         82|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bin_fu_86                         |   6|   0|    6|          0|
    |icmp_ln108_reg_412                |   1|   0|    1|          0|
    |indvar_flatten12_fu_90            |  10|   0|   10|          0|
    |indvar_flatten_fu_82              |   6|   0|    6|          0|
    |k_fu_78                           |   3|   0|    3|          0|
    |loop_index_i19_fu_74              |   3|   0|    3|          0|
    |w3_addr_read_reg_416              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  66|   0|   66|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_IN_K_L|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_IN_K_L|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_IN_K_L|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_IN_K_L|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_IN_K_L|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_IN_K_L|  return value|
|m_axi_w3_AWVALID          |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_AWREADY          |   in|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_AWADDR           |  out|   64|       m_axi|                     w3|       pointer|
|m_axi_w3_AWID             |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_AWLEN            |  out|   32|       m_axi|                     w3|       pointer|
|m_axi_w3_AWSIZE           |  out|    3|       m_axi|                     w3|       pointer|
|m_axi_w3_AWBURST          |  out|    2|       m_axi|                     w3|       pointer|
|m_axi_w3_AWLOCK           |  out|    2|       m_axi|                     w3|       pointer|
|m_axi_w3_AWCACHE          |  out|    4|       m_axi|                     w3|       pointer|
|m_axi_w3_AWPROT           |  out|    3|       m_axi|                     w3|       pointer|
|m_axi_w3_AWQOS            |  out|    4|       m_axi|                     w3|       pointer|
|m_axi_w3_AWREGION         |  out|    4|       m_axi|                     w3|       pointer|
|m_axi_w3_AWUSER           |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_WVALID           |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_WREADY           |   in|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_WDATA            |  out|   32|       m_axi|                     w3|       pointer|
|m_axi_w3_WSTRB            |  out|    4|       m_axi|                     w3|       pointer|
|m_axi_w3_WLAST            |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_WID              |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_WUSER            |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_ARVALID          |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_ARREADY          |   in|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_ARADDR           |  out|   64|       m_axi|                     w3|       pointer|
|m_axi_w3_ARID             |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_ARLEN            |  out|   32|       m_axi|                     w3|       pointer|
|m_axi_w3_ARSIZE           |  out|    3|       m_axi|                     w3|       pointer|
|m_axi_w3_ARBURST          |  out|    2|       m_axi|                     w3|       pointer|
|m_axi_w3_ARLOCK           |  out|    2|       m_axi|                     w3|       pointer|
|m_axi_w3_ARCACHE          |  out|    4|       m_axi|                     w3|       pointer|
|m_axi_w3_ARPROT           |  out|    3|       m_axi|                     w3|       pointer|
|m_axi_w3_ARQOS            |  out|    4|       m_axi|                     w3|       pointer|
|m_axi_w3_ARREGION         |  out|    4|       m_axi|                     w3|       pointer|
|m_axi_w3_ARUSER           |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_RVALID           |   in|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_RREADY           |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_RDATA            |   in|   32|       m_axi|                     w3|       pointer|
|m_axi_w3_RLAST            |   in|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_RID              |   in|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_RFIFONUM         |   in|   13|       m_axi|                     w3|       pointer|
|m_axi_w3_RUSER            |   in|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_RRESP            |   in|    2|       m_axi|                     w3|       pointer|
|m_axi_w3_BVALID           |   in|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_BREADY           |  out|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_BRESP            |   in|    2|       m_axi|                     w3|       pointer|
|m_axi_w3_BID              |   in|    1|       m_axi|                     w3|       pointer|
|m_axi_w3_BUSER            |   in|    1|       m_axi|                     w3|       pointer|
|sext_ln108                |   in|   62|     ap_none|             sext_ln108|        scalar|
|weight_buffer_0_address0  |  out|   10|   ap_memory|        weight_buffer_0|         array|
|weight_buffer_0_ce0       |  out|    1|   ap_memory|        weight_buffer_0|         array|
|weight_buffer_0_we0       |  out|    1|   ap_memory|        weight_buffer_0|         array|
|weight_buffer_0_d0        |  out|   32|   ap_memory|        weight_buffer_0|         array|
+--------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_i19 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_i19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bin = alloca i32 1"   --->   Operation 9 'alloca' 'bin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln108_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln108"   --->   Operation 11 'read' 'sext_ln108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln108_cast = sext i62 %sext_ln108_read"   --->   Operation 12 'sext' 'sext_ln108_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_5, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %bin"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %loop_index_i19"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i20"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i10 %indvar_flatten12" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 20 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln108 = icmp_eq  i10 %indvar_flatten12_load, i10 800" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 21 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln108_1 = add i10 %indvar_flatten12_load, i10 1" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 22 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc20.i, void %KR.preheader.exitStub" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 23 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln108 = store i10 %add_ln108_1, i10 %indvar_flatten12" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 24 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln108_cast" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 25 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (7.30ns)   --->   "%w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %w3_addr" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 27 'read' 'w3_addr_read' <Predicate = (!icmp_ln108)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%loop_index_i19_load = load i3 %loop_index_i19"   --->   Operation 28 'load' 'loop_index_i19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 29 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bin_load = load i6 %bin" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 31 'load' 'bin_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln108 = add i6 %bin_load, i6 1" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 32 'add' 'add_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_K_L_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.78ns)   --->   "%icmp_ln109 = icmp_eq  i6 %indvar_flatten_load, i6 25" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 35 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.20ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i3 0, i3 %k_load" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 36 'select' 'select_ln108' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.38ns)   --->   "%select_ln108_1 = select i1 %icmp_ln109, i6 %add_ln108, i6 %bin_load" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 37 'select' 'select_ln108_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%select_ln108_1_cast = zext i6 %select_ln108_1" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 38 'zext' 'select_ln108_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln108_1, i2 0" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i8 %tmp_s" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 40 'zext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = add i9 %tmp_14_cast, i9 %select_ln108_1_cast" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 41 'add' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln108)   --->   "%xor_ln108 = xor i1 %icmp_ln109, i1 1" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 43 'xor' 'xor_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.67ns)   --->   "%exitcond3410158 = icmp_eq  i3 %loop_index_i19_load, i3 5"   --->   Operation 44 'icmp' 'exitcond3410158' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln108 = and i1 %exitcond3410158, i1 %xor_ln108" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 45 'and' 'and_ln108' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%add_ln109 = add i3 %select_ln108, i3 1" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 46 'add' 'add_ln109' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @K_L_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln109)   --->   "%or_ln109 = or i1 %and_ln108, i1 %icmp_ln109" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 48 'or' 'or_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln109 = select i1 %or_ln109, i3 0, i3 %loop_index_i19_load" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 49 'select' 'select_ln109' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.20ns)   --->   "%select_ln109_1 = select i1 %and_ln108, i3 %add_ln109, i3 %select_ln108" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 50 'select' 'select_ln109_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%select_ln109_1_cast = zext i3 %select_ln109_1" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 51 'zext' 'select_ln109_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%empty_49 = add i9 %empty, i9 %select_ln109_1_cast" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 52 'add' 'empty_49' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_49" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 53 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_50 = trunc i9 %empty_49" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 54 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_50, i2 0" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 55 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_51 = add i10 %p_shl, i10 %p_cast" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 56 'add' 'empty_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%select_ln109_cast = zext i3 %select_ln109" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 58 'zext' 'select_ln109_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%empty_52 = add i10 %empty_51, i10 %select_ln109_cast" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 59 'add' 'empty_52' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast2 = zext i10 %empty_52" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 60 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr = getelementptr i32 %weight_buffer_0, i64 0, i64 %p_cast2" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 61 'getelementptr' 'weight_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_53 = bitcast i32 %w3_addr_read" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 62 'bitcast' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_53, i10 %weight_buffer_0_addr" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 63 'store' 'store_ln108' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 64 [1/1] (0.67ns)   --->   "%empty_54 = add i3 %select_ln109, i3 1" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 64 'add' 'empty_54' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.78ns)   --->   "%add_ln109_1 = add i6 %indvar_flatten_load, i6 1" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 65 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.38ns)   --->   "%select_ln109_2 = select i1 %icmp_ln109, i6 1, i6 %add_ln109_1" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 66 'select' 'select_ln109_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln108 = store i6 %select_ln108_1, i6 %bin" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 67 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln109 = store i6 %select_ln109_2, i6 %indvar_flatten" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 68 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln109 = store i3 %select_ln109_1, i3 %k" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 69 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln109 = store i3 %empty_54, i3 %loop_index_i19" [src/conv3.cpp:109->src/conv3.cpp:37]   --->   Operation 70 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i20"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln108]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_i19        (alloca           ) [ 0111]
k                     (alloca           ) [ 0111]
indvar_flatten        (alloca           ) [ 0111]
bin                   (alloca           ) [ 0111]
indvar_flatten12      (alloca           ) [ 0100]
sext_ln108_read       (read             ) [ 0000]
sext_ln108_cast       (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten12_load (load             ) [ 0000]
icmp_ln108            (icmp             ) [ 0110]
add_ln108_1           (add              ) [ 0000]
br_ln108              (br               ) [ 0000]
store_ln108           (store            ) [ 0000]
w3_addr               (getelementptr    ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
w3_addr_read          (read             ) [ 0101]
loop_index_i19_load   (load             ) [ 0000]
k_load                (load             ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
bin_load              (load             ) [ 0000]
add_ln108             (add              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln109            (icmp             ) [ 0000]
select_ln108          (select           ) [ 0000]
select_ln108_1        (select           ) [ 0000]
select_ln108_1_cast   (zext             ) [ 0000]
tmp_s                 (bitconcatenate   ) [ 0000]
tmp_14_cast           (zext             ) [ 0000]
empty                 (add              ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
xor_ln108             (xor              ) [ 0000]
exitcond3410158       (icmp             ) [ 0000]
and_ln108             (and              ) [ 0000]
add_ln109             (add              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
or_ln109              (or               ) [ 0000]
select_ln109          (select           ) [ 0000]
select_ln109_1        (select           ) [ 0000]
select_ln109_1_cast   (zext             ) [ 0000]
empty_49              (add              ) [ 0000]
p_cast                (zext             ) [ 0000]
empty_50              (trunc            ) [ 0000]
p_shl                 (bitconcatenate   ) [ 0000]
empty_51              (add              ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
select_ln109_cast     (zext             ) [ 0000]
empty_52              (add              ) [ 0000]
p_cast2               (zext             ) [ 0000]
weight_buffer_0_addr  (getelementptr    ) [ 0000]
empty_53              (bitcast          ) [ 0000]
store_ln108           (store            ) [ 0000]
empty_54              (add              ) [ 0000]
add_ln109_1           (add              ) [ 0000]
select_ln109_2        (select           ) [ 0000]
store_ln108           (store            ) [ 0000]
store_ln109           (store            ) [ 0000]
store_ln109           (store            ) [ 0000]
store_ln109           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln108">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_K_L_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_L_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="loop_index_i19_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_i19/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="k_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="bin_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bin/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten12_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln108_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="62" slack="0"/>
<pin id="96" dir="0" index="1" bw="62" slack="0"/>
<pin id="97" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln108_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="w3_addr_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w3_addr_read/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="weight_buffer_0_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_0_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln108_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln108_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="6" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="3" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten12_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln108_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln108_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln108_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="w3_addr_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="1"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="loop_index_i19_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="2"/>
<pin id="175" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_i19_load/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="2"/>
<pin id="178" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="2"/>
<pin id="181" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bin_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="2"/>
<pin id="184" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bin_load/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln108_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln109_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln108_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln108_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="6" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_1/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln108_1_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln108_1_cast/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_14_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="empty_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="xor_ln108_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln108/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exitcond3410158_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3410158/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="and_ln108_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln108/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln109_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="or_ln109_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln109_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln109_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="0" index="2" bw="3" slack="0"/>
<pin id="277" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_1/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln109_1_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln109_1_cast/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="empty_49_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_49/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_50_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_50/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_shl_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_51_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="9" slack="0"/>
<pin id="310" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_51/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln109_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln109_cast/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="empty_52_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_52/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_cast2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_53_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_53/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_54_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_54/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln109_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln109_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="6" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_2/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln108_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="2"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln109_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="0" index="1" bw="6" slack="2"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln109_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="2"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln109_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="2"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/3 "/>
</bind>
</comp>

<comp id="372" class="1005" name="loop_index_i19_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_i19 "/>
</bind>
</comp>

<comp id="379" class="1005" name="k_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="386" class="1005" name="indvar_flatten_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="393" class="1005" name="bin_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="bin "/>
</bind>
</comp>

<comp id="400" class="1005" name="indvar_flatten12_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="407" class="1005" name="sext_ln108_cast_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln108_cast "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln108_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="416" class="1005" name="w3_addr_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w3_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="72" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="94" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="167" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="179" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="176" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="191" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="185" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="182" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="205" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="213" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="191" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="173" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="235" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="197" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="247" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="191" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="173" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="247" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="253" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="197" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="229" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="70" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="60" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="291" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="265" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="307" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="336"><net_src comp="265" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="66" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="179" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="191" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="338" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="205" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="344" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="273" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="332" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="74" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="382"><net_src comp="78" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="389"><net_src comp="82" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="396"><net_src comp="86" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="403"><net_src comp="90" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="410"><net_src comp="118" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="415"><net_src comp="150" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="100" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="328" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w3 | {}
	Port: weight_buffer_0 | {3 }
 - Input state : 
	Port: conv3_Pipeline_IN_K_L : w3 | {2 }
	Port: conv3_Pipeline_IN_K_L : sext_ln108 | {1 }
	Port: conv3_Pipeline_IN_K_L : weight_buffer_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten12_load : 1
		icmp_ln108 : 2
		add_ln108_1 : 2
		br_ln108 : 3
		store_ln108 : 3
	State 2
		w3_addr_read : 1
	State 3
		add_ln108 : 1
		icmp_ln109 : 1
		select_ln108 : 2
		select_ln108_1 : 2
		select_ln108_1_cast : 3
		tmp_s : 3
		tmp_14_cast : 4
		empty : 5
		xor_ln108 : 2
		exitcond3410158 : 1
		and_ln108 : 2
		add_ln109 : 3
		or_ln109 : 2
		select_ln109 : 2
		select_ln109_1 : 2
		select_ln109_1_cast : 3
		empty_49 : 6
		p_cast : 7
		empty_50 : 7
		p_shl : 8
		empty_51 : 9
		select_ln109_cast : 3
		empty_52 : 10
		p_cast2 : 11
		weight_buffer_0_addr : 12
		store_ln108 : 13
		empty_54 : 3
		add_ln109_1 : 1
		select_ln109_2 : 2
		store_ln108 : 3
		store_ln109 : 3
		store_ln109 : 3
		store_ln109 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     add_ln108_1_fu_156     |    0    |    17   |
|          |      add_ln108_fu_185      |    0    |    13   |
|          |        empty_fu_229        |    0    |    19   |
|          |      add_ln109_fu_253      |    0    |    10   |
|    add   |       empty_49_fu_285      |    0    |    18   |
|          |       empty_51_fu_307      |    0    |    18   |
|          |       empty_52_fu_317      |    0    |    18   |
|          |       empty_54_fu_332      |    0    |    10   |
|          |     add_ln109_1_fu_338     |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln108_fu_150     |    0    |    17   |
|   icmp   |      icmp_ln109_fu_191     |    0    |    13   |
|          |   exitcond3410158_fu_241   |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |     select_ln108_fu_197    |    0    |    3    |
|          |    select_ln108_1_fu_205   |    0    |    6    |
|  select  |     select_ln109_fu_265    |    0    |    3    |
|          |    select_ln109_1_fu_273   |    0    |    3    |
|          |    select_ln109_2_fu_344   |    0    |    6    |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln108_fu_235      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |      and_ln108_fu_247      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln109_fu_259      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln108_read_read_fu_94 |    0    |    0    |
|          |  w3_addr_read_read_fu_100  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln108_cast_fu_118   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          | select_ln108_1_cast_fu_213 |    0    |    0    |
|          |     tmp_14_cast_fu_225     |    0    |    0    |
|   zext   | select_ln109_1_cast_fu_281 |    0    |    0    |
|          |        p_cast_fu_291       |    0    |    0    |
|          |  select_ln109_cast_fu_313  |    0    |    0    |
|          |       p_cast2_fu_323       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_217        |    0    |    0    |
|          |        p_shl_fu_299        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |       empty_50_fu_295      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   203   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       bin_reg_393      |    6   |
|   icmp_ln108_reg_412   |    1   |
|indvar_flatten12_reg_400|   10   |
| indvar_flatten_reg_386 |    6   |
|        k_reg_379       |    3   |
| loop_index_i19_reg_372 |    3   |
| sext_ln108_cast_reg_407|   64   |
|  w3_addr_read_reg_416  |   32   |
+------------------------+--------+
|          Total         |   125  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   203  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   125  |    -   |
+-----------+--------+--------+
|   Total   |   125  |   203  |
+-----------+--------+--------+
