{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 23:29:02 2020 " "Info: Processing started: Tue Sep 08 23:29:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off C_V_R_M -c C_V_R_M --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off C_V_R_M -c C_V_R_M --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_1\[7\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_1\[7\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_1\[6\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_1\[6\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_1\[5\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_1\[5\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_1\[4\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_1\[4\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_1\[3\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_1\[3\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_1\[2\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_1\[2\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_1\[1\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_1\[1\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_2\[7\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_2\[7\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_2\[6\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_2\[6\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_2\[5\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_2\[5\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_2\[4\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_2\[4\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_2\[3\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_2\[3\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_2\[2\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_2\[2\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_2\[1\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_2\[1\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_3\[7\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_3\[7\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_3\[6\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_3\[6\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_3\[5\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_3\[5\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_3\[4\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_3\[4\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_3\[3\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_3\[3\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_3\[2\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_3\[2\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_3\[1\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_3\[1\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_4\[7\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_4\[7\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_4\[6\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_4\[6\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_4\[5\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_4\[5\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_4\[4\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_4\[4\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_4\[3\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_4\[3\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_4\[2\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_4\[2\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_4\[1\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_4\[1\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_5\[7\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_5\[7\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_5\[6\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_5\[6\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_5\[5\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_5\[5\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_5\[4\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_5\[4\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_5\[3\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_5\[3\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_5\[2\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_5\[2\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_5\[1\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_5\[1\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_0\[7\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_0\[7\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_0\[6\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_0\[6\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_0\[5\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_0\[5\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_0\[4\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_0\[4\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_0\[3\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_0\[3\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_0\[2\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_0\[2\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "P_O:po1\|A_7_S:A7S1\|dout_0\[1\] " "Warning: Node \"P_O:po1\|A_7_S:A7S1\|dout_0\[1\]\" is a latch" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "P_O:po1\|A_7_S:A7S1\|Equal0~5 " "Info: Detected gated clock \"P_O:po1\|A_7_S:A7S1\|Equal0~5\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_O:po1\|A_7_S:A7S1\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "P_O:po1\|A_7_S:A7S1\|Equal0~4 " "Info: Detected gated clock \"P_O:po1\|A_7_S:A7S1\|Equal0~4\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_O:po1\|A_7_S:A7S1\|Equal0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "P_O:po1\|A_7_S:A7S1\|Equal0~3 " "Info: Detected gated clock \"P_O:po1\|A_7_S:A7S1\|Equal0~3\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_O:po1\|A_7_S:A7S1\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "P_O:po1\|A_7_S:A7S1\|Equal0~2 " "Info: Detected gated clock \"P_O:po1\|A_7_S:A7S1\|Equal0~2\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_O:po1\|A_7_S:A7S1\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "P_O:po1\|A_7_S:A7S1\|Equal0~1 " "Info: Detected gated clock \"P_O:po1\|A_7_S:A7S1\|Equal0~1\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_O:po1\|A_7_S:A7S1\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "P_O:po1\|A_7_S:A7S1\|Equal0~0 " "Info: Detected gated clock \"P_O:po1\|A_7_S:A7S1\|Equal0~0\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_O:po1\|A_7_S:A7S1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] " "Info: Detected ripple clock \"P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]\" as buffer" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[1\] " "Info: Detected ripple clock \"P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]\" as buffer" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Info: Detected ripple clock \"P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]\" as buffer" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q " "Info: Detected ripple clock \"P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q\" as buffer" {  } { { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] register P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\] 329.27 MHz 3.037 ns Internal " "Info: Clock \"clk\" has Internal fmax of 329.27 MHz between source register \"P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]\" and destination register \"P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]\" (period= 3.037 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.830 ns + Longest register register " "Info: + Longest register to register delay is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 1 REG LCFF_X52_Y33_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y33_N13; Fanout = 3; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.414 ns) 0.736 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]~22 2 COMB LCCOMB_X52_Y33_N12 2 " "Info: 2: + IC(0.322 ns) + CELL(0.414 ns) = 0.736 ns; Loc. = LCCOMB_X52_Y33_N12; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.895 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]~24 3 COMB LCCOMB_X52_Y33_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 0.895 ns; Loc. = LCCOMB_X52_Y33_N14; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.966 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]~26 4 COMB LCCOMB_X52_Y33_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.966 ns; Loc. = LCCOMB_X52_Y33_N16; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.037 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[3\]~28 5 COMB LCCOMB_X52_Y33_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.037 ns; Loc. = LCCOMB_X52_Y33_N18; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[3\]~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.108 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[4\]~30 6 COMB LCCOMB_X52_Y33_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.108 ns; Loc. = LCCOMB_X52_Y33_N20; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[4\]~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.179 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[5\]~32 7 COMB LCCOMB_X52_Y33_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.179 ns; Loc. = LCCOMB_X52_Y33_N22; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[5\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.250 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[6\]~34 8 COMB LCCOMB_X52_Y33_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.250 ns; Loc. = LCCOMB_X52_Y33_N24; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[6\]~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.321 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[7\]~36 9 COMB LCCOMB_X52_Y33_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.321 ns; Loc. = LCCOMB_X52_Y33_N26; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[7\]~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.392 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[8\]~38 10 COMB LCCOMB_X52_Y33_N28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.392 ns; Loc. = LCCOMB_X52_Y33_N28; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[8\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.538 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[9\]~40 11 COMB LCCOMB_X52_Y33_N30 2 " "Info: 11: + IC(0.000 ns) + CELL(0.146 ns) = 1.538 ns; Loc. = LCCOMB_X52_Y33_N30; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[9\]~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.609 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[10\]~42 12 COMB LCCOMB_X52_Y32_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.609 ns; Loc. = LCCOMB_X52_Y32_N0; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[10\]~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.680 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[11\]~44 13 COMB LCCOMB_X52_Y32_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.680 ns; Loc. = LCCOMB_X52_Y32_N2; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[11\]~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.751 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[12\]~46 14 COMB LCCOMB_X52_Y32_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.751 ns; Loc. = LCCOMB_X52_Y32_N4; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[12\]~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.822 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[13\]~48 15 COMB LCCOMB_X52_Y32_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.822 ns; Loc. = LCCOMB_X52_Y32_N6; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[13\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.893 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[14\]~50 16 COMB LCCOMB_X52_Y32_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.893 ns; Loc. = LCCOMB_X52_Y32_N8; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[14\]~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.964 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[15\]~52 17 COMB LCCOMB_X52_Y32_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.964 ns; Loc. = LCCOMB_X52_Y32_N10; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[15\]~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.035 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[16\]~54 18 COMB LCCOMB_X52_Y32_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.035 ns; Loc. = LCCOMB_X52_Y32_N12; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[16\]~54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.194 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[17\]~56 19 COMB LCCOMB_X52_Y32_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 2.194 ns; Loc. = LCCOMB_X52_Y32_N14; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[17\]~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.265 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[18\]~58 20 COMB LCCOMB_X52_Y32_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.265 ns; Loc. = LCCOMB_X52_Y32_N16; Fanout = 2; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[18\]~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.336 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[19\]~60 21 COMB LCCOMB_X52_Y32_N18 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.336 ns; Loc. = LCCOMB_X52_Y32_N18; Fanout = 1; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[19\]~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.746 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]~61 22 COMB LCCOMB_X52_Y32_N20 1 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 2.746 ns; Loc. = LCCOMB_X52_Y32_N20; Fanout = 1; COMB Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.830 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\] 23 REG LCFF_X52_Y32_N21 2 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 2.830 ns; Loc. = LCFF_X52_Y32_N21; Fanout = 2; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.508 ns ( 88.62 % ) " "Info: Total cell delay = 2.508 ns ( 88.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.322 ns ( 11.38 % ) " "Info: Total interconnect delay = 0.322 ns ( 11.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] {} } { 0.000ns 0.322ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.493 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.108 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X1_Y25_N9 4 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.108 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 4; REG Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 2.740 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB CLKCTRL_G0 70 " "Info: 3: + IC(0.632 ns) + CELL(0.000 ns) = 2.740 ns; Loc. = CLKCTRL_G0; Fanout = 70; COMB Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.537 ns) 4.493 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\] 4 REG LCFF_X52_Y32_N21 2 " "Info: 4: + IC(1.216 ns) + CELL(0.537 ns) = 4.493 ns; Loc. = LCFF_X52_Y32_N21; Fanout = 2; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 51.48 % ) " "Info: Total cell delay = 2.313 ns ( 51.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.180 ns ( 48.52 % ) " "Info: Total interconnect delay = 2.180 ns ( 48.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.493 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.216ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.486 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.108 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X1_Y25_N9 4 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.108 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 4; REG Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 2.740 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB CLKCTRL_G0 70 " "Info: 3: + IC(0.632 ns) + CELL(0.000 ns) = 2.740 ns; Loc. = CLKCTRL_G0; Fanout = 70; COMB Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.537 ns) 4.486 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 4 REG LCFF_X52_Y33_N13 3 " "Info: 4: + IC(1.209 ns) + CELL(0.537 ns) = 4.486 ns; Loc. = LCFF_X52_Y33_N13; Fanout = 3; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 51.56 % ) " "Info: Total cell delay = 2.313 ns ( 51.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.173 ns ( 48.44 % ) " "Info: Total interconnect delay = 2.173 ns ( 48.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.486 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.209ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.493 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.216ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.486 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.209ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0]~22 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[1]~24 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[2]~26 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[3]~28 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[4]~30 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[5]~32 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[6]~34 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[7]~36 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[8]~38 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[9]~40 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[10]~42 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[11]~44 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[12]~46 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[13]~48 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[14]~50 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[15]~52 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[16]~54 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[17]~56 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[18]~58 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[19]~60 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20]~61 {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] {} } { 0.000ns 0.322ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.493 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.493 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[20] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.216ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.486 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.209ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[18\] P_O:po1\|A_7_S:A7S1\|dout_5\[5\] clk 3.697 ns " "Info: Found hold time violation between source  pin or register \"P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[18\]\" and destination pin or register \"P_O:po1\|A_7_S:A7S1\|dout_5\[5\]\" for clock \"clk\" (Hold time is 3.697 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.621 ns + Largest " "Info: + Largest clock skew is 5.621 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.098 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.108 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X1_Y25_N9 4 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.108 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 4; REG Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(0.787 ns) 5.489 ns P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 3 REG LCFF_X51_Y34_N15 15 " "Info: 3: + IC(2.594 ns) + CELL(0.787 ns) = 5.489 ns; Loc. = LCFF_X51_Y34_N15; Fanout = 15; REG Node = 'P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.419 ns) 6.263 ns P_O:po1\|A_7_S:A7S1\|Equal0~4 4 COMB LCCOMB_X51_Y34_N6 1 " "Info: 4: + IC(0.355 ns) + CELL(0.419 ns) = 6.263 ns; Loc. = LCCOMB_X51_Y34_N6; Fanout = 1; COMB Node = 'P_O:po1\|A_7_S:A7S1\|Equal0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|A_7_S:A7S1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.000 ns) 8.316 ns P_O:po1\|A_7_S:A7S1\|Equal0~4clkctrl 5 COMB CLKCTRL_G12 7 " "Info: 5: + IC(2.053 ns) + CELL(0.000 ns) = 8.316 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'P_O:po1\|A_7_S:A7S1\|Equal0~4clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { P_O:po1|A_7_S:A7S1|Equal0~4 P_O:po1|A_7_S:A7S1|Equal0~4clkctrl } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.275 ns) 10.098 ns P_O:po1\|A_7_S:A7S1\|dout_5\[5\] 6 REG LCCOMB_X53_Y34_N22 1 " "Info: 6: + IC(1.507 ns) + CELL(0.275 ns) = 10.098 ns; Loc. = LCCOMB_X53_Y34_N22; Fanout = 1; REG Node = 'P_O:po1\|A_7_S:A7S1\|dout_5\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { P_O:po1|A_7_S:A7S1|Equal0~4clkctrl P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.257 ns ( 32.25 % ) " "Info: Total cell delay = 3.257 ns ( 32.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.841 ns ( 67.75 % ) " "Info: Total interconnect delay = 6.841 ns ( 67.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.098 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|A_7_S:A7S1|Equal0~4 P_O:po1|A_7_S:A7S1|Equal0~4clkctrl P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.098 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] {} P_O:po1|A_7_S:A7S1|Equal0~4 {} P_O:po1|A_7_S:A7S1|Equal0~4clkctrl {} P_O:po1|A_7_S:A7S1|dout_5[5] {} } { 0.000ns 0.000ns 0.332ns 2.594ns 0.355ns 2.053ns 1.507ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.419ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.477 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.108 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X1_Y25_N9 4 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.108 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 4; REG Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 2.740 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB CLKCTRL_G0 70 " "Info: 3: + IC(0.632 ns) + CELL(0.000 ns) = 2.740 ns; Loc. = CLKCTRL_G0; Fanout = 70; COMB Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 4.477 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[18\] 4 REG LCFF_X52_Y34_N19 3 " "Info: 4: + IC(1.200 ns) + CELL(0.537 ns) = 4.477 ns; Loc. = LCFF_X52_Y34_N19; Fanout = 3; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[18\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 51.66 % ) " "Info: Total cell delay = 2.313 ns ( 51.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.164 ns ( 48.34 % ) " "Info: Total interconnect delay = 2.164 ns ( 48.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.477 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.200ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.098 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|A_7_S:A7S1|Equal0~4 P_O:po1|A_7_S:A7S1|Equal0~4clkctrl P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.098 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] {} P_O:po1|A_7_S:A7S1|Equal0~4 {} P_O:po1|A_7_S:A7S1|Equal0~4clkctrl {} P_O:po1|A_7_S:A7S1|dout_5[5] {} } { 0.000ns 0.000ns 0.332ns 2.594ns 0.355ns 2.053ns 1.507ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.419ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.477 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.200ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.674 ns - Shortest register register " "Info: - Shortest register to register delay is 1.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[18\] 1 REG LCFF_X52_Y34_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y34_N19; Fanout = 3; REG Node = 'P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[18\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns P_O:po1\|M_T:mt1\|MUX_6_1:mux6_1\|y\[2\]~32 2 COMB LCCOMB_X52_Y34_N18 7 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X52_Y34_N18; Fanout = 7; COMB Node = 'P_O:po1\|M_T:mt1\|MUX_6_1:mux6_1\|y\[2\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] P_O:po1|M_T:mt1|MUX_6_1:mux6_1|y[2]~32 } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.150 ns) 0.953 ns P_O:po1\|SEVEN_SEG:seg1\|seg_out\[5\]~269 3 COMB LCCOMB_X53_Y34_N24 5 " "Info: 3: + IC(0.480 ns) + CELL(0.150 ns) = 0.953 ns; Loc. = LCCOMB_X53_Y34_N24; Fanout = 5; COMB Node = 'P_O:po1\|SEVEN_SEG:seg1\|seg_out\[5\]~269'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { P_O:po1|M_T:mt1|MUX_6_1:mux6_1|y[2]~32 P_O:po1|SEVEN_SEG:seg1|seg_out[5]~269 } "NODE_NAME" } } { "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.438 ns) 1.674 ns P_O:po1\|A_7_S:A7S1\|dout_5\[5\] 4 REG LCCOMB_X53_Y34_N22 1 " "Info: 4: + IC(0.283 ns) + CELL(0.438 ns) = 1.674 ns; Loc. = LCCOMB_X53_Y34_N22; Fanout = 1; REG Node = 'P_O:po1\|A_7_S:A7S1\|dout_5\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { P_O:po1|SEVEN_SEG:seg1|seg_out[5]~269 P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.911 ns ( 54.42 % ) " "Info: Total cell delay = 0.911 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.763 ns ( 45.58 % ) " "Info: Total interconnect delay = 0.763 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] P_O:po1|M_T:mt1|MUX_6_1:mux6_1|y[2]~32 P_O:po1|SEVEN_SEG:seg1|seg_out[5]~269 P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.674 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] {} P_O:po1|M_T:mt1|MUX_6_1:mux6_1|y[2]~32 {} P_O:po1|SEVEN_SEG:seg1|seg_out[5]~269 {} P_O:po1|A_7_S:A7S1|dout_5[5] {} } { 0.000ns 0.000ns 0.480ns 0.283ns } { 0.000ns 0.323ns 0.150ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.098 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|A_7_S:A7S1|Equal0~4 P_O:po1|A_7_S:A7S1|Equal0~4clkctrl P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.098 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] {} P_O:po1|A_7_S:A7S1|Equal0~4 {} P_O:po1|A_7_S:A7S1|Equal0~4clkctrl {} P_O:po1|A_7_S:A7S1|dout_5[5] {} } { 0.000ns 0.000ns 0.332ns 2.594ns 0.355ns 2.053ns 1.507ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.419ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.477 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.200ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] P_O:po1|M_T:mt1|MUX_6_1:mux6_1|y[2]~32 P_O:po1|SEVEN_SEG:seg1|seg_out[5]~269 P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.674 ns" { P_O:po1|COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[18] {} P_O:po1|M_T:mt1|MUX_6_1:mux6_1|y[2]~32 {} P_O:po1|SEVEN_SEG:seg1|seg_out[5]~269 {} P_O:po1|A_7_S:A7S1|dout_5[5] {} } { 0.000ns 0.000ns 0.480ns 0.283ns } { 0.000ns 0.323ns 0.150ns 0.438ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "P_CT:pcr1\|present.Attente rq clk -0.159 ns register " "Info: tsu for register \"P_CT:pcr1\|present.Attente\" (data pin = \"rq\", clock pin = \"clk\") is -0.159 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.666 ns + Longest pin register " "Info: + Longest pin to register delay is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns rq 1 PIN PIN_G15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; PIN Node = 'rq'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rq } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.420 ns) 2.582 ns P_CT:pcr1\|Selector0~0 2 COMB LCCOMB_X51_Y38_N2 1 " "Info: 2: + IC(1.203 ns) + CELL(0.420 ns) = 2.582 ns; Loc. = LCCOMB_X51_Y38_N2; Fanout = 1; COMB Node = 'P_CT:pcr1\|Selector0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { rq P_CT:pcr1|Selector0~0 } "NODE_NAME" } } { "../../partie_CT/SRC/P_CT.VHD" "" { Text "D:/MIKOU_Badr/partie_CT/SRC/P_CT.VHD" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.666 ns P_CT:pcr1\|present.Attente 3 REG LCFF_X51_Y38_N3 22 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.666 ns; Loc. = LCFF_X51_Y38_N3; Fanout = 22; REG Node = 'P_CT:pcr1\|present.Attente'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { P_CT:pcr1|Selector0~0 P_CT:pcr1|present.Attente } "NODE_NAME" } } { "../../partie_CT/SRC/P_CT.VHD" "" { Text "D:/MIKOU_Badr/partie_CT/SRC/P_CT.VHD" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.463 ns ( 54.88 % ) " "Info: Total cell delay = 1.463 ns ( 54.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.203 ns ( 45.12 % ) " "Info: Total interconnect delay = 1.203 ns ( 45.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { rq P_CT:pcr1|Selector0~0 P_CT:pcr1|present.Attente } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { rq {} rq~combout {} P_CT:pcr1|Selector0~0 {} P_CT:pcr1|present.Attente {} } { 0.000ns 0.000ns 1.203ns 0.000ns } { 0.000ns 0.959ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../partie_CT/SRC/P_CT.VHD" "" { Text "D:/MIKOU_Badr/partie_CT/SRC/P_CT.VHD" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.789 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.537 ns) 2.789 ns P_CT:pcr1\|present.Attente 3 REG LCFF_X51_Y38_N3 22 " "Info: 3: + IC(1.149 ns) + CELL(0.537 ns) = 2.789 ns; Loc. = LCFF_X51_Y38_N3; Fanout = 22; REG Node = 'P_CT:pcr1\|present.Attente'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { clk~clkctrl P_CT:pcr1|present.Attente } "NODE_NAME" } } { "../../partie_CT/SRC/P_CT.VHD" "" { Text "D:/MIKOU_Badr/partie_CT/SRC/P_CT.VHD" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.71 % ) " "Info: Total cell delay = 1.526 ns ( 54.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.263 ns ( 45.29 % ) " "Info: Total interconnect delay = 1.263 ns ( 45.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { clk clk~clkctrl P_CT:pcr1|present.Attente } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { clk {} clk~combout {} clk~clkctrl {} P_CT:pcr1|present.Attente {} } { 0.000ns 0.000ns 0.114ns 1.149ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { rq P_CT:pcr1|Selector0~0 P_CT:pcr1|present.Attente } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { rq {} rq~combout {} P_CT:pcr1|Selector0~0 {} P_CT:pcr1|present.Attente {} } { 0.000ns 0.000ns 1.203ns 0.000ns } { 0.000ns 0.959ns 0.420ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { clk clk~clkctrl P_CT:pcr1|present.Attente } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { clk {} clk~combout {} clk~clkctrl {} P_CT:pcr1|present.Attente {} } { 0.000ns 0.000ns 0.114ns 1.149ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_5\[5\] P_O:po1\|A_7_S:A7S1\|dout_5\[5\] 16.548 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_5\[5\]\" through register \"P_O:po1\|A_7_S:A7S1\|dout_5\[5\]\" is 16.548 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.098 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.108 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X1_Y25_N9 4 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.108 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 4; REG Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(0.787 ns) 5.489 ns P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 3 REG LCFF_X51_Y34_N15 15 " "Info: 3: + IC(2.594 ns) + CELL(0.787 ns) = 5.489 ns; Loc. = LCFF_X51_Y34_N15; Fanout = 15; REG Node = 'P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.419 ns) 6.263 ns P_O:po1\|A_7_S:A7S1\|Equal0~4 4 COMB LCCOMB_X51_Y34_N6 1 " "Info: 4: + IC(0.355 ns) + CELL(0.419 ns) = 6.263 ns; Loc. = LCCOMB_X51_Y34_N6; Fanout = 1; COMB Node = 'P_O:po1\|A_7_S:A7S1\|Equal0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|A_7_S:A7S1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.000 ns) 8.316 ns P_O:po1\|A_7_S:A7S1\|Equal0~4clkctrl 5 COMB CLKCTRL_G12 7 " "Info: 5: + IC(2.053 ns) + CELL(0.000 ns) = 8.316 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'P_O:po1\|A_7_S:A7S1\|Equal0~4clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { P_O:po1|A_7_S:A7S1|Equal0~4 P_O:po1|A_7_S:A7S1|Equal0~4clkctrl } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.275 ns) 10.098 ns P_O:po1\|A_7_S:A7S1\|dout_5\[5\] 6 REG LCCOMB_X53_Y34_N22 1 " "Info: 6: + IC(1.507 ns) + CELL(0.275 ns) = 10.098 ns; Loc. = LCCOMB_X53_Y34_N22; Fanout = 1; REG Node = 'P_O:po1\|A_7_S:A7S1\|dout_5\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { P_O:po1|A_7_S:A7S1|Equal0~4clkctrl P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.257 ns ( 32.25 % ) " "Info: Total cell delay = 3.257 ns ( 32.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.841 ns ( 67.75 % ) " "Info: Total interconnect delay = 6.841 ns ( 67.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.098 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|A_7_S:A7S1|Equal0~4 P_O:po1|A_7_S:A7S1|Equal0~4clkctrl P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.098 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] {} P_O:po1|A_7_S:A7S1|Equal0~4 {} P_O:po1|A_7_S:A7S1|Equal0~4clkctrl {} P_O:po1|A_7_S:A7S1|dout_5[5] {} } { 0.000ns 0.000ns 0.332ns 2.594ns 0.355ns 2.053ns 1.507ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.419ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.450 ns + Longest register pin " "Info: + Longest register to pin delay is 6.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns P_O:po1\|A_7_S:A7S1\|dout_5\[5\] 1 REG LCCOMB_X53_Y34_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X53_Y34_N22; Fanout = 1; REG Node = 'P_O:po1\|A_7_S:A7S1\|dout_5\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.642 ns) + CELL(2.808 ns) 6.450 ns seg_5\[5\] 2 PIN PIN_A22 0 " "Info: 2: + IC(3.642 ns) + CELL(2.808 ns) = 6.450 ns; Loc. = PIN_A22; Fanout = 0; PIN Node = 'seg_5\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.450 ns" { P_O:po1|A_7_S:A7S1|dout_5[5] seg_5[5] } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 43.53 % ) " "Info: Total cell delay = 2.808 ns ( 43.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.642 ns ( 56.47 % ) " "Info: Total interconnect delay = 3.642 ns ( 56.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.450 ns" { P_O:po1|A_7_S:A7S1|dout_5[5] seg_5[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.450 ns" { P_O:po1|A_7_S:A7S1|dout_5[5] {} seg_5[5] {} } { 0.000ns 3.642ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.098 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] P_O:po1|A_7_S:A7S1|Equal0~4 P_O:po1|A_7_S:A7S1|Equal0~4clkctrl P_O:po1|A_7_S:A7S1|dout_5[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.098 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] {} P_O:po1|A_7_S:A7S1|Equal0~4 {} P_O:po1|A_7_S:A7S1|Equal0~4clkctrl {} P_O:po1|A_7_S:A7S1|dout_5[5] {} } { 0.000ns 0.000ns 0.332ns 2.594ns 0.355ns 2.053ns 1.507ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.419ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.450 ns" { P_O:po1|A_7_S:A7S1|dout_5[5] seg_5[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.450 ns" { P_O:po1|A_7_S:A7S1|dout_5[5] {} seg_5[5] {} } { 0.000ns 3.642ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "P_O:po1\|FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] i_in clk 1.929 ns register " "Info: th for register \"P_O:po1\|FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]\" (data pin = \"i_in\", clock pin = \"clk\") is 1.929 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.108 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X1_Y25_N9 4 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.108 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 4; REG Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.000 ns) 2.740 ns P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB CLKCTRL_G0 70 " "Info: 3: + IC(0.632 ns) + CELL(0.000 ns) = 2.740 ns; Loc. = CLKCTRL_G0; Fanout = 70; COMB Node = 'P_O:po1\|DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.537 ns) 4.488 ns P_O:po1\|FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 4 REG LCFF_X53_Y33_N31 2 " "Info: 4: + IC(1.211 ns) + CELL(0.537 ns) = 4.488 ns; Loc. = LCFF_X53_Y33_N31; Fanout = 2; REG Node = 'P_O:po1\|FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 51.54 % ) " "Info: Total cell delay = 2.313 ns ( 51.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 48.46 % ) " "Info: Total interconnect delay = 2.175 ns ( 48.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.488 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.488 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.211ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.825 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns i_in 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'i_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_in } "NODE_NAME" } } { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(0.149 ns) 2.741 ns P_O:po1\|FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]~feeder 2 COMB LCCOMB_X53_Y33_N30 1 " "Info: 2: + IC(1.633 ns) + CELL(0.149 ns) = 2.741 ns; Loc. = LCCOMB_X53_Y33_N30; Fanout = 1; COMB Node = 'P_O:po1\|FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { i_in P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0]~feeder } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.825 ns P_O:po1\|FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 3 REG LCFF_X53_Y33_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.825 ns; Loc. = LCFF_X53_Y33_N31; Fanout = 2; REG Node = 'P_O:po1\|FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0]~feeder P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 42.19 % ) " "Info: Total cell delay = 1.192 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.633 ns ( 57.81 % ) " "Info: Total interconnect delay = 1.633 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { i_in P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0]~feeder P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { i_in {} i_in~combout {} P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0]~feeder {} P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 1.633ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.488 ns" { clk P_O:po1|DIV_FRE:df1|D_BAS:div|q P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.488 ns" { clk {} clk~combout {} P_O:po1|DIV_FRE:df1|D_BAS:div|q {} P_O:po1|DIV_FRE:df1|D_BAS:div|q~clkctrl {} P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 0.332ns 0.632ns 1.211ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { i_in P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0]~feeder P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { i_in {} i_in~combout {} P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0]~feeder {} P_O:po1|FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 1.633ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 46 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 23:29:03 2020 " "Info: Processing ended: Tue Sep 08 23:29:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
