# Advanced Logic Design - Lab 3

This project includes SystemVerilog implementations and testbenches for:

- âœ… GCD (Greatest Common Divisor) module using the binary Euclidean algorithm
- âœ… Power-on delay logic with timing checks
- âœ… Shifter implementation without using `<<`
- âœ… Bitwise combinational logic example

Each module includes a `.sv` file and an associated testbench where required.

## ðŸ§ª Testbenches

- `gcd_tb.sv`: Verifies GCD logic against golden model
- `power_on_tb.sv`: Checks 300ns delay and prints timing results

## ðŸ“„ Files

- `gcd.sv`, `gcd_tb.sv`
- `power_on.sv`, `power_on_tb.sv`
- `shifter.sv`
- `comb.sv`
- `Lab3.pdf` (instructions and block diagrams)

## ðŸ›  Requirements

- SystemVerilog simulator (e.g., ModelSim, VCS)

## ðŸ“„ License

This project is licensed under the [MIT License](LICENSE).
