verilog xil_defaultlib --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grancg.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grapcA.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grasc4.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_0.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_2.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_kernel_gocq.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_pool_grarcU.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_rgrad_1.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_1.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_2.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_1.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_2.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_conv_kevdy.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_ctrl_s_axi.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_dadd_64ibs.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_ddiv_64kbM.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_dexp_64lbW.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_dmul_64jbC.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fadd_32bkb.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_faddfsuudo.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddxdS.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddyd2.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_out_DeQ.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fcmp_32eOg.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fmul_32cud.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fpext_3hbi.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fptruncg8j.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fsub_32mb6.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_max_pooAem.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_mnist_dzec.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_sitofp_dEe.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_1.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_2.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_fc_out_2_0.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_max_poo_ofYi.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MatrixBackPropagatio.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio_1.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d_1.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Padding.v" \
"../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
