Protel Design System Design Rule Check
PCB File : F:\Documents\GitHub\Duckuino\Duckuino.PcbDoc
Date     : 16/06/2018
Time     : 15:23:07

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=Yes) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(23.732mm,54.237mm) on Multi-Layer And Pad J1-1(23.332mm,54.237mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-SHLD2(24.132mm,54.237mm) on Multi-Layer And Pad J1-1(23.332mm,54.237mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(24.532mm,54.237mm) on Multi-Layer And Pad J1-1(23.732mm,54.237mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-SHLD2(24.132mm,54.237mm) on Multi-Layer And Pad J1-1(23.732mm,54.237mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(24.532mm,54.237mm) on Multi-Layer And Pad J1-1(24.932mm,54.237mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-SHLD2(24.132mm,54.237mm) on Multi-Layer And Pad J1-1(24.932mm,54.237mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-SHLD2(24.132mm,54.237mm) on Multi-Layer And Pad J1-1(24.532mm,54.237mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(23.732mm,42.537mm) on Multi-Layer And Pad J1-1(23.332mm,42.537mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-SHLD1(24.132mm,42.537mm) on Multi-Layer And Pad J1-1(23.332mm,42.537mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(24.532mm,42.537mm) on Multi-Layer And Pad J1-1(23.732mm,42.537mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-SHLD1(24.132mm,42.537mm) on Multi-Layer And Pad J1-1(23.732mm,42.537mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(24.532mm,42.537mm) on Multi-Layer And Pad J1-1(24.932mm,42.537mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-SHLD1(24.132mm,42.537mm) on Multi-Layer And Pad J1-1(24.932mm,42.537mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-SHLD1(24.132mm,42.537mm) on Multi-Layer And Pad J1-1(24.532mm,42.537mm) on Multi-Layer Pad/Via Touching Holes
Rule Violations :14

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.254mm) Between Via (44.488mm,46.892mm) from Top Layer to Bottom Layer And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Via (39.867mm,50.281mm) from Top Layer to Bottom Layer And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Via (42.088mm,50.419mm) from Top Layer to Bottom Layer And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad SD1-9(54.427mm,41.888mm) on Top Layer And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-2(54.427mm,49.588mm) on Top Layer And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-3(54.427mm,48.488mm) on Top Layer And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-4(54.427mm,47.388mm) on Top Layer And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-5(54.427mm,46.288mm) on Top Layer And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-6(54.427mm,45.188mm) on Top Layer And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-7(54.427mm,44.088mm) on Top Layer And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-8(54.427mm,42.988mm) on Top Layer And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SD1-9(54.427mm,41.888mm) on Top Layer And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.254mm) Between Via (27.61mm,42.189mm) from Top Layer to Bottom Layer And Pad TP6-TP(29.083mm,40.894mm) on Top Layer [Top Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Via (53.315mm,54.966mm) from Top Layer to Bottom Layer And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Via (45.956mm,48.635mm) from Top Layer to Bottom Layer And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mm < 0.254mm) Between Via (47.066mm,47.93mm) from Top Layer to Bottom Layer And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Solder] Mask Sliver [0.253mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Via (33.757mm,47.015mm) from Top Layer to Bottom Layer And Pad IC1-1(34.692mm,48.147mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (33.757mm,47.015mm) from Top Layer to Bottom Layer And Pad IC1-2(34.692mm,45.847mm) on Top Layer [Top Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Via (34.692mm,44.704mm) from Top Layer to Bottom Layer And Pad IC1-2(34.692mm,45.847mm) on Top Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Via (34.692mm,44.704mm) from Top Layer to Bottom Layer And Pad IC1-3(34.692mm,43.547mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Via (44.488mm,46.892mm) from Top Layer to Bottom Layer And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.254mm) Between Via (52.248mm,42.647mm) from Top Layer to Bottom Layer And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-1(24.532mm,54.237mm) on Multi-Layer And Pad J1-1(23.332mm,54.237mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-1(24.932mm,54.237mm) on Multi-Layer And Pad J1-1(23.732mm,54.237mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-1(24.532mm,42.537mm) on Multi-Layer And Pad J1-1(23.332mm,42.537mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-1(24.932mm,42.537mm) on Multi-Layer And Pad J1-1(23.732mm,42.537mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Via (31.407mm,45.682mm) from Top Layer to Bottom Layer And Pad L1-1(31.853mm,44.608mm) on Multi-Layer [Top Solder] Mask Sliver [0.11mm] / [Bottom Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad U1-28(47.62mm,52.573mm) on Bottom Layer And Pad SW2-(49.069mm,53.588mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.254mm) Between Via (27.61mm,42.189mm) from Top Layer to Bottom Layer And Pad TP2-TP(29.083mm,40.894mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.22mm < 0.254mm) Between Pad C4-1(35.629mm,42.758mm) on Bottom Layer And Pad TP1-TP(34.163mm,40.894mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.22mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-43(45.357mm,42.192mm) on Bottom Layer And Pad U1-44(44.8mm,41.635mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-42(45.932mm,42.767mm) on Bottom Layer And Pad U1-43(45.357mm,42.192mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-41(46.489mm,43.323mm) on Bottom Layer And Pad U1-42(45.932mm,42.767mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-40(47.063mm,43.898mm) on Bottom Layer And Pad U1-41(46.489mm,43.323mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-39(47.62mm,44.455mm) on Bottom Layer And Pad U1-40(47.063mm,43.898mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-38(48.177mm,45.012mm) on Bottom Layer And Pad U1-39(47.62mm,44.455mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-37(48.752mm,45.586mm) on Bottom Layer And Pad U1-38(48.177mm,45.012mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-36(49.308mm,46.143mm) on Bottom Layer And Pad U1-37(48.752mm,45.586mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-35(49.883mm,46.718mm) on Bottom Layer And Pad U1-36(49.308mm,46.143mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-34(50.44mm,47.275mm) on Bottom Layer And Pad U1-35(49.883mm,46.718mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-32(49.883mm,50.31mm) on Bottom Layer And Pad U1-33(50.44mm,49.753mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-31(49.308mm,50.885mm) on Bottom Layer And Pad U1-32(49.883mm,50.31mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-30(48.752mm,51.442mm) on Bottom Layer And Pad U1-31(49.308mm,50.885mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-29(48.177mm,52.016mm) on Bottom Layer And Pad U1-30(48.752mm,51.442mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Via (47.041mm,51.283mm) from Top Layer to Bottom Layer And Pad U1-29(48.177mm,52.016mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-28(47.62mm,52.573mm) on Bottom Layer And Pad U1-29(48.177mm,52.016mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.154mm < 0.254mm) Between Via (47.041mm,51.283mm) from Top Layer to Bottom Layer And Pad U1-28(47.62mm,52.573mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.154mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-27(47.063mm,53.13mm) on Bottom Layer And Pad U1-28(47.62mm,52.573mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (45.822mm,52.349mm) from Top Layer to Bottom Layer And Pad U1-27(47.063mm,53.13mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-26(46.489mm,53.705mm) on Bottom Layer And Pad U1-27(47.063mm,53.13mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-25(45.932mm,54.261mm) on Bottom Layer And Pad U1-26(46.489mm,53.705mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-24(45.357mm,54.836mm) on Bottom Layer And Pad U1-25(45.932mm,54.261mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-23(44.8mm,55.393mm) on Bottom Layer And Pad U1-24(45.357mm,54.836mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-21(41.765mm,54.836mm) on Bottom Layer And Pad U1-22(42.322mm,55.393mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-20(41.19mm,54.261mm) on Bottom Layer And Pad U1-21(41.765mm,54.836mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (42.189mm,53.264mm) from Top Layer to Bottom Layer And Pad U1-20(41.19mm,54.261mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-19(40.633mm,53.705mm) on Bottom Layer And Pad U1-20(41.19mm,54.261mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Via (40.97mm,52.273mm) from Top Layer to Bottom Layer And Pad U1-19(40.633mm,53.705mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-18(40.059mm,53.13mm) on Bottom Layer And Pad U1-19(40.633mm,53.705mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Via (40.97mm,52.273mm) from Top Layer to Bottom Layer And Pad U1-18(40.059mm,53.13mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-17(39.502mm,52.573mm) on Bottom Layer And Pad U1-18(40.059mm,53.13mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-16(38.945mm,52.016mm) on Bottom Layer And Pad U1-17(39.502mm,52.573mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (39.98mm,51.079mm) from Top Layer to Bottom Layer And Pad U1-16(38.945mm,52.016mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-15(38.37mm,51.442mm) on Bottom Layer And Pad U1-16(38.945mm,52.016mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-14(37.814mm,50.885mm) on Bottom Layer And Pad U1-15(38.37mm,51.442mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-13(37.239mm,50.31mm) on Bottom Layer And Pad U1-14(37.814mm,50.885mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-12(36.682mm,49.753mm) on Bottom Layer And Pad U1-13(37.239mm,50.31mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-10(37.239mm,46.718mm) on Bottom Layer And Pad U1-11(36.682mm,47.275mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-9(37.814mm,46.143mm) on Bottom Layer And Pad U1-10(37.239mm,46.718mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-8(38.37mm,45.586mm) on Bottom Layer And Pad U1-9(37.814mm,46.143mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-7(38.945mm,45.012mm) on Bottom Layer And Pad U1-8(38.37mm,45.586mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-6(39.502mm,44.455mm) on Bottom Layer And Pad U1-7(38.945mm,45.012mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-5(40.059mm,43.898mm) on Bottom Layer And Pad U1-6(39.502mm,44.455mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-4(40.633mm,43.323mm) on Bottom Layer And Pad U1-5(40.059mm,43.898mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (41.961mm,43.967mm) from Top Layer to Bottom Layer And Pad U1-4(40.633mm,43.323mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-3(41.19mm,42.767mm) on Bottom Layer And Pad U1-4(40.633mm,43.323mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (41.961mm,43.967mm) from Top Layer to Bottom Layer And Pad U1-3(41.19mm,42.767mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-2(41.765mm,42.192mm) on Bottom Layer And Pad U1-3(41.19mm,42.767mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Via (42.824mm,42.901mm) from Top Layer to Bottom Layer And Pad U1-2(41.765mm,42.192mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-1(42.322mm,41.635mm) on Bottom Layer And Pad U1-2(41.765mm,42.192mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Via (42.824mm,42.901mm) from Top Layer to Bottom Layer And Pad U1-1(42.322mm,41.635mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.16mm < 0.254mm) Between Via (37.77mm,42.901mm) from Top Layer to Bottom Layer And Pad C8-2(38.666mm,42.222mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.16mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.103mm < 0.254mm) Between Via (39.867mm,50.281mm) from Top Layer to Bottom Layer And Via (39.98mm,51.079mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.103mm] / [Bottom Solder] Mask Sliver [0.103mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.254mm) Between Via (42.723mm,51.994mm) from Top Layer to Bottom Layer And Via (43.332mm,52.349mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.003mm] / [Bottom Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Via (45.847mm,45.494mm) from Top Layer to Bottom Layer And Via (45.868mm,46.295mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
Rule Violations :85

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Arc (38.612mm,54.47mm) on Bottom Overlay And Pad Y?-1(37.552mm,54.824mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Track (43.427mm,44.569mm)(44.418mm,44.569mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (43.427mm,44.533mm)(44.418mm,44.533mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Track (43.427mm,44.496mm)(44.455mm,44.496mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (43.39mm,44.459mm)(44.529mm,44.459mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (43.353mm,44.422mm)(44.565mm,44.422mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Track (43.353mm,44.386mm)(44.565mm,44.386mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Track (43.39mm,44.349mm)(44.529mm,44.349mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,44.312mm)(44.455mm,44.312mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,44.275mm)(44.455mm,44.275mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,44.239mm)(44.418mm,44.239mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,44.202mm)(44.345mm,44.202mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,44.165mm)(44.345mm,44.165mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,44.128mm)(44.308mm,44.128mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,44.092mm)(44.272mm,44.092mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,44.055mm)(44.272mm,44.055mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,44.018mm)(44.198mm,44.018mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,43.982mm)(44.161mm,43.982mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,43.945mm)(44.161mm,43.945mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,43.908mm)(44.088mm,43.908mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,43.871mm)(44.051mm,43.871mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,43.835mm)(44.051mm,43.835mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Track (43.867mm,43.798mm)(43.941mm,43.798mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Track (43.867mm,43.284mm)(43.978mm,43.284mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (43.867mm,43.247mm)(43.978mm,43.247mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Track (43.831mm,43.21mm)(44.051mm,43.21mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (43.757mm,43.173mm)(44.088mm,43.173mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (43.757mm,43.137mm)(44.088mm,43.137mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Track (43.72mm,43.1mm)(44.161mm,43.1mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Track (43.647mm,43.063mm)(44.198mm,43.063mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.749mm,44.202mm)(44.786mm,44.202mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.749mm,44.165mm)(44.786mm,44.165mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,44.128mm)(44.859mm,44.128mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,44.092mm)(44.896mm,44.092mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,44.055mm)(44.896mm,44.055mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,44.018mm)(45.006mm,44.018mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.529mm,43.982mm)(45.006mm,43.982mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.529mm,43.945mm)(45.006mm,43.945mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.529mm,43.908mm)(45.116mm,43.908mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (45.116mm,44.533mm)(56.505mm,44.533mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Track (45.08mm,44.496mm)(56.578mm,44.496mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Track (45.006mm,44.459mm)(56.615mm,44.459mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (44.97mm,44.422mm)(56.688mm,44.422mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Track (44.97mm,44.386mm)(56.688mm,44.386mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Track (45.006mm,44.349mm)(56.615mm,44.349mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Track (45.08mm,44.312mm)(56.578mm,44.312mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Track (45.08mm,44.275mm)(56.578mm,44.275mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (45.116mm,44.239mm)(55.366mm,44.239mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (45.19mm,44.202mm)(55.329mm,44.202mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (45.19mm,44.165mm)(55.329mm,44.165mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (45.227mm,44.128mm)(55.329mm,44.128mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (45.227mm,43.945mm)(55.439mm,43.945mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (45.227mm,43.908mm)(55.476mm,43.908mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.418mm,43.871mm)(55.549mm,43.871mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.418mm,43.835mm)(55.549mm,43.835mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,43.798mm)(55.586mm,43.798mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.308mm,43.761mm)(55.66mm,43.761mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.308mm,43.724mm)(55.66mm,43.724mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.308mm,43.688mm)(55.66mm,43.688mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.272mm,43.651mm)(55.77mm,43.651mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.272mm,43.614mm)(55.77mm,43.614mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.161mm,43.577mm)(55.77mm,43.577mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.088mm,43.541mm)(55.807mm,43.541mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.198mm,43.504mm)(55.807mm,43.504mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.198mm,43.467mm)(55.807mm,43.467mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.272mm,43.43mm)(55.696mm,43.43mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.272mm,43.394mm)(55.66mm,43.394mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.272mm,43.357mm)(55.66mm,43.357mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,43.32mm)(55.586mm,43.32mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Track (44.345mm,43.284mm)(55.586mm,43.284mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (44.345mm,43.247mm)(55.586mm,43.247mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Track (44.418mm,43.21mm)(54.631mm,43.21mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (44.455mm,43.173mm)(54.631mm,43.173mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (44.455mm,43.137mm)(54.631mm,43.137mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Track (44.529mm,43.1mm)(54.558mm,43.1mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Track (44.565mm,43.063mm)(54.631mm,43.063mm) on Top Overlay And Pad C2-1(44.488mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Track (41.884mm,44.569mm)(42.582mm,44.569mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (41.884mm,44.533mm)(42.582mm,44.533mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Track (41.773mm,44.496mm)(42.618mm,44.496mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.81mm,44.312mm)(42.618mm,44.312mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.81mm,44.275mm)(42.618mm,44.275mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.81mm,44.239mm)(42.582mm,44.239mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,44.202mm)(42.508mm,44.202mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,44.165mm)(42.508mm,44.165mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.92mm,44.128mm)(42.471mm,44.128mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.994mm,44.092mm)(42.435mm,44.092mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.994mm,44.055mm)(42.435mm,44.055mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Track (42.031mm,44.018mm)(42.361mm,44.018mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Track (42.104mm,43.982mm)(42.325mm,43.982mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Track (42.104mm,43.945mm)(42.325mm,43.945mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (42.141mm,43.908mm)(42.251mm,43.908mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Track (42.141mm,43.173mm)(42.251mm,43.173mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (42.141mm,43.137mm)(42.251mm,43.137mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Track (42.104mm,43.1mm)(42.325mm,43.1mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Track (42.031mm,43.063mm)(42.361mm,43.063mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (43.427mm,44.569mm)(44.418mm,44.569mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Track (43.427mm,44.533mm)(44.418mm,44.533mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (43.427mm,44.496mm)(44.455mm,44.496mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Track (43.39mm,44.459mm)(44.529mm,44.459mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (43.353mm,44.422mm)(44.565mm,44.422mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Track (43.353mm,44.386mm)(44.565mm,44.386mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Track (43.39mm,44.349mm)(44.529mm,44.349mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (43.427mm,44.312mm)(44.455mm,44.312mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (43.427mm,44.275mm)(44.455mm,44.275mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (43.5mm,44.239mm)(44.418mm,44.239mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (43.5mm,44.202mm)(44.345mm,44.202mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (43.5mm,44.165mm)(44.345mm,44.165mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (43.537mm,44.128mm)(44.308mm,44.128mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,44.092mm)(43.133mm,44.092mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (43.61mm,44.092mm)(44.272mm,44.092mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,44.055mm)(43.133mm,44.055mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (43.61mm,44.055mm)(44.272mm,44.055mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,44.018mm)(43.169mm,44.018mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.912mm,43.982mm)(43.243mm,43.982mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.912mm,43.945mm)(43.243mm,43.945mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.839mm,43.908mm)(43.28mm,43.908mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,43.871mm)(43.353mm,43.871mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,43.835mm)(43.353mm,43.835mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.729mm,43.798mm)(43.39mm,43.798mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,43.761mm)(43.427mm,43.761mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,43.724mm)(43.427mm,43.724mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,43.32mm)(43.427mm,43.32mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Track (42.729mm,43.284mm)(43.39mm,43.284mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (42.729mm,43.247mm)(43.39mm,43.247mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Track (42.802mm,43.21mm)(43.353mm,43.21mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (42.839mm,43.173mm)(43.28mm,43.173mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (42.839mm,43.137mm)(43.28mm,43.137mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Track (42.839mm,43.1mm)(43.243mm,43.1mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Track (42.949mm,43.063mm)(43.169mm,43.063mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (41.773mm,44.459mm)(42.692mm,44.459mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Track (41.773mm,44.349mm)(42.692mm,44.349mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.618mm,43.688mm)(43.5mm,43.688mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,43.651mm)(43.537mm,43.651mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,43.614mm)(43.537mm,43.614mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.508mm,43.577mm)(43.61mm,43.577mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.471mm,43.541mm)(43.72mm,43.541mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.508mm,43.504mm)(43.61mm,43.504mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.508mm,43.467mm)(43.61mm,43.467mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,43.43mm)(43.61mm,43.43mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.618mm,43.394mm)(43.537mm,43.394mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.618mm,43.357mm)(43.537mm,43.357mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (41.663mm,44.422mm)(42.729mm,44.422mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Track (41.663mm,44.386mm)(42.729mm,44.386mm) on Top Overlay And Pad C2-2(42.888mm,43.815mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Track (43.867mm,48.353mm)(43.941mm,48.353mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Track (43.867mm,48.316mm)(43.941mm,48.316mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,48.28mm)(44.051mm,48.28mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,48.243mm)(44.088mm,48.243mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,48.206mm)(44.088mm,48.206mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,48.169mm)(44.088mm,48.169mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,48.133mm)(44.161mm,48.133mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,48.096mm)(44.272mm,48.096mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,48.059mm)(44.272mm,48.059mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,48.022mm)(44.308mm,48.022mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,47.986mm)(44.345mm,47.986mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,47.949mm)(44.345mm,47.949mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,47.912mm)(44.418mm,47.912mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.39mm,47.876mm)(44.455mm,47.876mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.39mm,47.839mm)(44.455mm,47.839mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,47.802mm)(44.418mm,47.802mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,47.765mm)(44.345mm,47.765mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,47.729mm)(44.345mm,47.729mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,47.692mm)(44.308mm,47.692mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,47.655mm)(44.272mm,47.655mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,47.618mm)(44.272mm,47.618mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,47.582mm)(44.198mm,47.582mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,47.545mm)(44.161mm,47.545mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,47.508mm)(44.161mm,47.508mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,47.471mm)(44.088mm,47.471mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,47.435mm)(44.051mm,47.435mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,47.398mm)(44.051mm,47.398mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Track (43.867mm,47.361mm)(43.978mm,47.361mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.749mm,48.169mm)(44.786mm,48.169mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (45.19mm,48.022mm)(46.145mm,48.022mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (45.19mm,47.986mm)(46.182mm,47.986mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (45.19mm,47.949mm)(46.182mm,47.949mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (45.116mm,47.912mm)(46.255mm,47.912mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Track (45.08mm,47.876mm)(46.292mm,47.876mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Track (45.08mm,47.839mm)(46.292mm,47.839mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (45.116mm,47.802mm)(46.255mm,47.802mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (45.19mm,47.765mm)(46.182mm,47.765mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (45.19mm,47.729mm)(46.182mm,47.729mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (45.227mm,47.692mm)(46.145mm,47.692mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (45.227mm,47.655mm)(46.108mm,47.655mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (45.227mm,47.618mm)(46.108mm,47.618mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.749mm,47.545mm)(44.859mm,47.545mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.749mm,47.508mm)(44.859mm,47.508mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (44.308mm,48.647mm)(45.337mm,48.647mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (44.345mm,48.61mm)(45.263mm,48.61mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (44.418mm,48.574mm)(45.227mm,48.574mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Track (44.418mm,48.537mm)(45.227mm,48.537mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (44.455mm,48.5mm)(45.116mm,48.5mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Track (44.529mm,48.463mm)(45.116mm,48.463mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Track (44.529mm,48.427mm)(45.116mm,48.427mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,48.39mm)(45.006mm,48.39mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,48.353mm)(44.97mm,48.353mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,48.316mm)(44.97mm,48.316mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,48.28mm)(44.896mm,48.28mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,48.243mm)(44.859mm,48.243mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,48.206mm)(44.859mm,48.206mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,47.471mm)(44.896mm,47.471mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.639mm,47.435mm)(44.97mm,47.435mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.639mm,47.398mm)(44.97mm,47.398mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,47.361mm)(45.006mm,47.361mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Track (44.529mm,47.325mm)(45.08mm,47.325mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Track (44.529mm,47.288mm)(45.08mm,47.288mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (44.455mm,47.251mm)(45.116mm,47.251mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Track (44.418mm,47.214mm)(45.19mm,47.214mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Track (44.345mm,47.178mm)(45.227mm,47.178mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (44.345mm,47.141mm)(45.227mm,47.141mm) on Top Overlay And Pad C3-1(44.488mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Track (42.141mm,48.243mm)(42.214mm,48.243mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Track (42.141mm,48.206mm)(42.214mm,48.206mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (42.104mm,48.169mm)(42.251mm,48.169mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Track (42.031mm,48.133mm)(42.325mm,48.133mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Track (41.994mm,48.096mm)(42.361mm,48.096mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Track (41.994mm,48.059mm)(42.361mm,48.059mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.994mm,48.022mm)(42.471mm,48.022mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,47.986mm)(42.508mm,47.986mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,47.949mm)(42.508mm,47.949mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,47.912mm)(42.582mm,47.912mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.81mm,47.876mm)(42.618mm,47.876mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.81mm,47.839mm)(42.618mm,47.839mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,47.802mm)(42.582mm,47.802mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,47.765mm)(42.508mm,47.765mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,47.729mm)(42.508mm,47.729mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.92mm,47.692mm)(42.471mm,47.692mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.994mm,47.655mm)(42.435mm,47.655mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.994mm,47.618mm)(42.435mm,47.618mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Track (42.031mm,47.582mm)(42.361mm,47.582mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Track (42.104mm,47.545mm)(42.325mm,47.545mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Track (42.104mm,47.508mm)(42.325mm,47.508mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (42.141mm,47.471mm)(42.251mm,47.471mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (42.692mm,48.647mm)(43.427mm,48.647mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (42.729mm,48.61mm)(43.427mm,48.61mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (42.802mm,48.574mm)(43.39mm,48.574mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Track (42.802mm,48.537mm)(43.39mm,48.537mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (42.839mm,48.5mm)(43.28mm,48.5mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Track (42.912mm,48.463mm)(43.243mm,48.463mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Track (42.912mm,48.427mm)(43.243mm,48.427mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.912mm,48.39mm)(43.243mm,48.39mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,48.353mm)(43.133mm,48.353mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,48.316mm)(43.133mm,48.316mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,48.28mm)(43.059mm,48.28mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (43.61mm,48.096mm)(44.272mm,48.096mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (43.61mm,48.059mm)(44.272mm,48.059mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (43.61mm,48.022mm)(44.308mm,48.022mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (43.5mm,47.986mm)(44.345mm,47.986mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (43.5mm,47.949mm)(44.345mm,47.949mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (43.5mm,47.912mm)(44.418mm,47.912mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (43.39mm,47.876mm)(44.455mm,47.876mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (43.39mm,47.839mm)(44.455mm,47.839mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (43.5mm,47.802mm)(44.418mm,47.802mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (43.537mm,47.765mm)(44.345mm,47.765mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (43.537mm,47.729mm)(44.345mm,47.729mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (43.537mm,47.692mm)(44.308mm,47.692mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (43.61mm,47.655mm)(44.272mm,47.655mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (43.61mm,47.618mm)(44.272mm,47.618mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,47.435mm)(43.133mm,47.435mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,47.398mm)(43.133mm,47.398mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,47.361mm)(43.169mm,47.361mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Track (42.912mm,47.325mm)(43.243mm,47.325mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Track (42.912mm,47.288mm)(43.243mm,47.288mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (42.839mm,47.251mm)(43.28mm,47.251mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Track (42.802mm,47.214mm)(43.353mm,47.214mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Track (42.729mm,47.178mm)(43.39mm,47.178mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (42.729mm,47.141mm)(43.39mm,47.141mm) on Top Overlay And Pad C3-2(42.888mm,47.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,42.418mm)(30.353mm,54.418mm) on Top Overlay And Pad R3-2(29.718mm,50.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,42.418mm)(30.353mm,54.418mm) on Top Overlay And Pad R3-1(29.718mm,49.365mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (40.414mm,51.182mm)(40.488mm,51.182mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,50.667mm)(41.333mm,50.667mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,50.631mm)(41.406mm,50.631mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,50.594mm)(41.406mm,50.594mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,50.557mm)(41.443mm,50.557mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,50.521mm)(41.516mm,50.521mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,50.484mm)(41.516mm,50.484mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.112mm,50.447mm)(41.59mm,50.447mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,50.41mm)(41.553mm,50.41mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,50.374mm)(41.553mm,50.374mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,50.337mm)(41.443mm,50.337mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,50.3mm)(41.443mm,50.3mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,50.263mm)(41.443mm,50.263mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,50.227mm)(41.406mm,50.227mm) on Top Overlay And Pad R7-1(40.894mm,50.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (40.378mm,49.492mm)(40.598mm,49.492mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (40.378mm,49.455mm)(40.598mm,49.455mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Track (40.414mm,49.418mm)(40.524mm,49.418mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.002mm,48.72mm)(41.663mm,48.72mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.076mm,48.684mm)(41.59mm,48.684mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.076mm,48.647mm)(41.59mm,48.647mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.112mm,48.61mm)(41.553mm,48.61mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,48.574mm)(41.516mm,48.574mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,48.537mm)(41.516mm,48.537mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,48.5mm)(41.443mm,48.5mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,48.463mm)(41.406mm,48.463mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,48.427mm)(41.406mm,48.427mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,49.014mm)(41.333mm,49.014mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,48.978mm)(41.333mm,48.978mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,48.941mm)(41.406mm,48.941mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,48.904mm)(41.516mm,48.904mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,48.867mm)(41.516mm,48.867mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.112mm,48.831mm)(41.553mm,48.831mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.076mm,48.794mm)(41.59mm,48.794mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.076mm,48.757mm)(41.59mm,48.757mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Track (40.267mm,49.602mm)(40.671mm,49.602mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (40.267mm,49.565mm)(40.671mm,49.565mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Track (40.304mm,49.529mm)(40.635mm,49.529mm) on Top Overlay And Pad R7-2(40.894mm,48.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.476mm,56.876mm)(64.844mm,56.876mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.403mm,56.839mm)(64.88mm,56.839mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.403mm,56.802mm)(64.88mm,56.802mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.366mm,56.766mm)(64.954mm,56.766mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.293mm,56.729mm)(64.991mm,56.729mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.293mm,56.692mm)(64.991mm,56.692mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.293mm,56.288mm)(64.991mm,56.288mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.366mm,56.251mm)(64.954mm,56.251mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.366mm,56.215mm)(64.954mm,56.215mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.403mm,56.178mm)(64.88mm,56.178mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.476mm,56.141mm)(64.844mm,56.141mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.476mm,56.104mm)(64.844mm,56.104mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.55mm,56.068mm)(64.77mm,56.068mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.623mm,56.031mm)(64.733mm,56.031mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.623mm,55.994mm)(64.733mm,55.994mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (63.374mm,55.48mm)(64.182mm,55.48mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (63.448mm,55.443mm)(64.146mm,55.443mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.623mm,57.06mm)(64.66mm,57.06mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.623mm,57.023mm)(64.66mm,57.023mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.55mm,56.986mm)(64.733mm,56.986mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.513mm,56.949mm)(64.77mm,56.949mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.468mm,56.876mm)(65.542mm,56.876mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Track (66.129mm,56.729mm)(66.607mm,56.729mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Track (66.129mm,56.692mm)(66.607mm,56.692mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Track (66.093mm,56.655mm)(66.681mm,56.655mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Track (66.019mm,56.619mm)(66.717mm,56.619mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Track (66.019mm,56.582mm)(66.717mm,56.582mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Track (65.983mm,56.545mm)(66.717mm,56.545mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.909mm,56.509mm)(66.791mm,56.509mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.909mm,56.472mm)(66.791mm,56.472mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Track (65.983mm,56.435mm)(66.791mm,56.435mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Track (66.019mm,56.398mm)(66.681mm,56.398mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Track (66.093mm,56.362mm)(66.607mm,56.362mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Track (66.093mm,56.325mm)(66.607mm,56.325mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Track (66.129mm,56.288mm)(66.57mm,56.288mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.431mm,56.068mm)(65.578mm,56.068mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.431mm,56.031mm)(65.652mm,56.031mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.431mm,55.994mm)(65.652mm,55.994mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.395mm,55.957mm)(65.689mm,55.957mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.321mm,55.921mm)(65.689mm,55.921mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.321mm,55.884mm)(65.689mm,55.884mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.211mm,55.847mm)(65.762mm,55.847mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.211mm,55.811mm)(65.799mm,55.811mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.211mm,55.774mm)(65.799mm,55.774mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.101mm,55.737mm)(65.872mm,55.737mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.101mm,55.7mm)(65.909mm,55.7mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.254mm) Between Track (65.101mm,55.664mm)(65.909mm,55.664mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Track (65.101mm,55.59mm)(65.909mm,55.59mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Track (65.101mm,55.553mm)(65.909mm,55.553mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Track (65.174mm,55.517mm)(65.872mm,55.517mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (65.211mm,55.48mm)(65.799mm,55.48mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (65.285mm,55.443mm)(65.762mm,55.443mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Track (65.064mm,57.28mm)(65.909mm,57.28mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (65.064mm,57.243mm)(65.909mm,57.243mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (65.174mm,57.206mm)(65.872mm,57.206mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Track (65.211mm,57.17mm)(65.799mm,57.17mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Track (65.211mm,57.133mm)(65.799mm,57.133mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.285mm,57.096mm)(65.762mm,57.096mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.321mm,57.06mm)(65.689mm,57.06mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.321mm,57.023mm)(65.689mm,57.023mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.395mm,56.986mm)(65.652mm,56.986mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.431mm,56.949mm)(65.578mm,56.949mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.513mm,56.913mm)(64.77mm,56.913mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (65.431mm,56.913mm)(65.578mm,56.913mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.256mm,56.655mm)(65.064mm,56.655mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.182mm,56.619mm)(65.064mm,56.619mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.182mm,56.582mm)(65.064mm,56.582mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.146mm,56.545mm)(65.101mm,56.545mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.146mm,56.435mm)(65.101mm,56.435mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.182mm,56.398mm)(65.101mm,56.398mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.256mm,56.362mm)(65.064mm,56.362mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (64.256mm,56.325mm)(65.064mm,56.325mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Track (64.991mm,55.627mm)(65.983mm,55.627mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (64.991mm,57.317mm)(65.983mm,57.317mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.86mm,56.876mm)(64.366mm,56.876mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.823mm,56.839mm)(64.293mm,56.839mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.823mm,56.802mm)(64.293mm,56.802mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.749mm,56.766mm)(64.256mm,56.766mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.713mm,56.729mm)(64.182mm,56.729mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.713mm,56.692mm)(64.182mm,56.692mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.639mm,56.655mm)(64.182mm,56.655mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.602mm,56.619mm)(64.146mm,56.619mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.602mm,56.582mm)(64.146mm,56.582mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.529mm,56.545mm)(64.072mm,56.545mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.492mm,56.509mm)(65.174mm,56.509mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.492mm,56.472mm)(65.174mm,56.472mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.529mm,56.435mm)(64.036mm,56.435mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.602mm,56.398mm)(63.962mm,56.398mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.639mm,56.362mm)(63.962mm,56.362mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.639mm,56.325mm)(63.962mm,56.325mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.713mm,56.288mm)(63.925mm,56.288mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Track (53.749mm,56.251mm)(63.852mm,56.251mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Track (53.749mm,56.215mm)(63.852mm,56.215mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Track (53.823mm,56.178mm)(63.852mm,56.178mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.86mm,56.141mm)(63.925mm,56.141mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.86mm,56.104mm)(63.925mm,56.104mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.86mm,56.068mm)(63.925mm,56.068mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.051mm,56.031mm)(64.036mm,56.031mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.051mm,55.994mm)(64.036mm,55.994mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.941mm,55.957mm)(64.036mm,55.957mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.904mm,55.921mm)(64.072mm,55.921mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.904mm,55.884mm)(64.072mm,55.884mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.904mm,55.847mm)(64.146mm,55.847mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.794mm,55.811mm)(64.182mm,55.811mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.794mm,55.774mm)(64.182mm,55.774mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.721mm,55.737mm)(64.256mm,55.737mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.721mm,55.7mm)(64.293mm,55.7mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.254mm) Between Track (52.721mm,55.664mm)(64.293mm,55.664mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Track (52.611mm,55.627mm)(64.366mm,55.627mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Track (52.684mm,55.59mm)(64.293mm,55.59mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Track (52.684mm,55.553mm)(64.293mm,55.553mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Track (52.721mm,55.517mm)(64.256mm,55.517mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (54.741mm,57.353mm)(64.293mm,57.353mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (54.411mm,57.317mm)(64.476mm,57.317mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Track (54.447mm,57.28mm)(64.476mm,57.28mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (54.447mm,57.243mm)(64.476mm,57.243mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (54.521mm,57.206mm)(64.513mm,57.206mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Track (54.558mm,57.17mm)(64.513mm,57.17mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Track (54.558mm,57.133mm)(64.513mm,57.133mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.558mm,57.096mm)(64.476mm,57.096mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.558mm,57.06mm)(64.476mm,57.06mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.043mm,57.023mm)(64.476mm,57.023mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.97mm,56.986mm)(64.403mm,56.986mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.933mm,56.949mm)(64.403mm,56.949mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.933mm,56.913mm)(64.403mm,56.913mm) on Top Overlay And Pad SD1-S1(64.897mm,56.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.933mm,40.602mm)(54.631mm,40.602mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Track (53.97mm,40.565mm)(54.558mm,40.565mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (54.043mm,40.528mm)(54.521mm,40.528mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (54.043mm,40.492mm)(54.521mm,40.492mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Track (54.08mm,40.455mm)(54.447mm,40.455mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Track (54.154mm,40.418mm)(54.447mm,40.418mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Track (54.154mm,40.381mm)(54.447mm,40.381mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (54.19mm,40.345mm)(54.374mm,40.345mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (54.19mm,39.83mm)(54.374mm,39.83mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (54.19mm,39.794mm)(54.374mm,39.794mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (54.154mm,39.757mm)(54.411mm,39.757mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Track (54.08mm,39.72mm)(54.447mm,39.72mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (54.08mm,39.683mm)(54.447mm,39.683mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (54.043mm,39.647mm)(54.521mm,39.647mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (54.08mm,41.41mm)(54.521mm,41.41mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Track (53.97mm,41.373mm)(54.521mm,41.373mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (53.933mm,41.337mm)(54.558mm,41.337mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (53.933mm,41.3mm)(54.558mm,41.3mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Track (53.933mm,41.263mm)(54.631mm,41.263mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Track (53.86mm,41.226mm)(54.741mm,41.226mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (53.86mm,41.19mm)(54.741mm,41.19mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.749mm,41.153mm)(54.741mm,41.153mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.713mm,41.116mm)(54.778mm,41.116mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.713mm,41.079mm)(54.778mm,41.079mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.713mm,40.785mm)(54.778mm,40.785mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.823mm,40.749mm)(54.741mm,40.749mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.823mm,40.712mm)(54.741mm,40.712mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.86mm,40.675mm)(54.668mm,40.675mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.072mm,40.602mm)(55.292mm,40.602mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.696mm,40.602mm)(56.284mm,40.602mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.998mm,40.565mm)(55.329mm,40.565mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.77mm,40.565mm)(56.247mm,40.565mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.962mm,40.528mm)(55.329mm,40.528mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.807mm,40.528mm)(56.211mm,40.528mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.962mm,40.492mm)(55.329mm,40.492mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.807mm,40.492mm)(56.211mm,40.492mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.888mm,40.455mm)(55.366mm,40.455mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.917mm,40.455mm)(56.137mm,40.455mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.99mm,40.418mm)(56.101mm,40.418mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.99mm,40.381mm)(56.101mm,40.381mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (55.99mm,39.757mm)(56.027mm,39.757mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.888mm,39.72mm)(55.366mm,39.72mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (55.917mm,39.72mm)(56.101mm,39.72mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Track (54.888mm,39.683mm)(55.366mm,39.683mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Track (55.917mm,39.683mm)(56.101mm,39.683mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (54.962mm,39.647mm)(55.329mm,39.647mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (55.88mm,39.647mm)(56.137mm,39.647mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (55.88mm,41.41mm)(56.137mm,41.41mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (54.888mm,41.373mm)(55.366mm,41.373mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (55.807mm,41.373mm)(56.211mm,41.373mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.962mm,41.337mm)(55.329mm,41.337mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (55.77mm,41.337mm)(56.247mm,41.337mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (54.962mm,41.3mm)(55.329mm,41.3mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (55.77mm,41.3mm)(56.247mm,41.3mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Track (54.998mm,41.263mm)(55.292mm,41.263mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Track (55.696mm,41.263mm)(56.284mm,41.263mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Track (55.072mm,41.226mm)(55.219mm,41.226mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Track (55.66mm,41.226mm)(56.358mm,41.226mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (55.072mm,41.19mm)(55.219mm,41.19mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (55.66mm,41.19mm)(56.358mm,41.19mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.109mm,41.153mm)(55.182mm,41.153mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.586mm,41.153mm)(56.394mm,41.153mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.549mm,41.116mm)(56.468mm,41.116mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.549mm,41.079mm)(56.468mm,41.079mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.476mm,41.043mm)(56.505mm,41.043mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.439mm,41.006mm)(56.578mm,41.006mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.439mm,40.969mm)(56.578mm,40.969mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.366mm,40.932mm)(56.578mm,40.932mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.439mm,40.896mm)(56.578mm,40.896mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.476mm,40.859mm)(56.505mm,40.859mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.476mm,40.822mm)(56.505mm,40.822mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.549mm,40.785mm)(56.468mm,40.785mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.586mm,40.749mm)(56.358mm,40.749mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.586mm,40.712mm)(56.358mm,40.712mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.109mm,40.675mm)(55.219mm,40.675mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.66mm,40.675mm)(56.358mm,40.675mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.933mm,40.639mm)(54.631mm,40.639mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.072mm,40.639mm)(55.292mm,40.639mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.696mm,40.639mm)(56.284mm,40.639mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.778mm,40.418mm)(55.439mm,40.418mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.778mm,40.381mm)(55.439mm,40.381mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.741mm,40.345mm)(55.476mm,40.345mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.668mm,40.308mm)(55.549mm,40.308mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.668mm,40.271mm)(55.549mm,40.271mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.631mm,40.234mm)(55.586mm,40.234mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.631mm,40.198mm)(55.66mm,40.198mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.631mm,40.161mm)(55.66mm,40.161mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.521mm,40.124mm)(55.696mm,40.124mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.447mm,40.088mm)(55.77mm,40.088mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.447mm,40.051mm)(55.77mm,40.051mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.521mm,40.014mm)(55.696mm,40.014mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.631mm,39.977mm)(55.66mm,39.977mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.668mm,39.941mm)(55.586mm,39.941mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.668mm,39.904mm)(55.586mm,39.904mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (54.741mm,39.867mm)(55.549mm,39.867mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Track (54.778mm,39.83mm)(55.476mm,39.83mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (54.778mm,39.794mm)(55.476mm,39.794mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (54.852mm,39.757mm)(55.439mm,39.757mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (54.852mm,41.41mm)(55.439mm,41.41mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.639mm,41.043mm)(54.852mm,41.043mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.602mm,41.006mm)(54.888mm,41.006mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.602mm,40.969mm)(54.888mm,40.969mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.529mm,40.932mm)(54.962mm,40.932mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.602mm,40.896mm)(54.888mm,40.896mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.639mm,40.859mm)(54.852mm,40.859mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.639mm,40.822mm)(54.852mm,40.822mm) on Top Overlay And Pad SD1-S3(55.297mm,40.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.876mm,54.819mm)(63.484mm,54.819mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.802mm,54.782mm)(63.484mm,54.782mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.802mm,54.745mm)(63.484mm,54.745mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.876mm,54.708mm)(63.484mm,54.708mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.913mm,54.672mm)(63.448mm,54.672mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.913mm,54.635mm)(63.448mm,54.635mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.986mm,54.598mm)(63.338mm,54.598mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.986mm,54.562mm)(63.264mm,54.562mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.096mm,54.525mm)(63.264mm,54.525mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (52.096mm,54.488mm)(63.264mm,54.488mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Track (52.096mm,54.451mm)(63.154mm,54.451mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (52.207mm,54.415mm)(62.566mm,54.415mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (52.207mm,54.378mm)(62.566mm,54.378mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (52.207mm,54.341mm)(62.529mm,54.341mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (52.243mm,54.304mm)(62.456mm,54.304mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Track (52.243mm,54.268mm)(62.456mm,54.268mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (53.713mm,56.729mm)(64.182mm,56.729mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Track (53.713mm,56.692mm)(64.182mm,56.692mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (53.639mm,56.655mm)(64.182mm,56.655mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (53.602mm,56.619mm)(64.146mm,56.619mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (53.602mm,56.582mm)(64.146mm,56.582mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Track (53.529mm,56.545mm)(64.072mm,56.545mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Track (53.492mm,56.509mm)(65.174mm,56.509mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.492mm,56.472mm)(65.174mm,56.472mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.529mm,56.435mm)(64.036mm,56.435mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.602mm,56.398mm)(63.962mm,56.398mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.639mm,56.362mm)(63.962mm,56.362mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.639mm,56.325mm)(63.962mm,56.325mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.713mm,56.288mm)(63.925mm,56.288mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.749mm,56.251mm)(63.852mm,56.251mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.749mm,56.215mm)(63.852mm,56.215mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.823mm,56.178mm)(63.852mm,56.178mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.86mm,56.141mm)(63.925mm,56.141mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.86mm,56.104mm)(63.925mm,56.104mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.86mm,56.068mm)(63.925mm,56.068mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.051mm,56.031mm)(64.036mm,56.031mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.051mm,55.994mm)(64.036mm,55.994mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.941mm,55.957mm)(64.036mm,55.957mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.904mm,55.921mm)(64.072mm,55.921mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.904mm,55.884mm)(64.072mm,55.884mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.904mm,55.847mm)(64.146mm,55.847mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.794mm,55.811mm)(64.182mm,55.811mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.794mm,55.774mm)(64.182mm,55.774mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.721mm,55.737mm)(64.256mm,55.737mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.721mm,55.7mm)(64.293mm,55.7mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.721mm,55.664mm)(64.293mm,55.664mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.611mm,55.627mm)(64.366mm,55.627mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.684mm,55.59mm)(64.293mm,55.59mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.684mm,55.553mm)(64.293mm,55.553mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.721mm,55.517mm)(64.256mm,55.517mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.831mm,55.48mm)(63.338mm,55.48mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.831mm,55.443mm)(63.264mm,55.443mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.831mm,55.406mm)(63.264mm,55.406mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.904mm,55.37mm)(63.264mm,55.37mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.941mm,55.333mm)(63.227mm,55.333mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.941mm,55.296mm)(63.227mm,55.296mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.015mm,55.259mm)(63.154mm,55.259mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.051mm,55.223mm)(63.154mm,55.223mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.051mm,55.186mm)(63.154mm,55.186mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.125mm,55.149mm)(63.154mm,55.149mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.162mm,55.113mm)(63.227mm,55.113mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.125mm,55.076mm)(63.227mm,55.076mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.125mm,55.039mm)(63.264mm,55.039mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.023mm,55.002mm)(63.338mm,55.002mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.023mm,54.966mm)(63.338mm,54.966mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.986mm,54.929mm)(63.374mm,54.929mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.913mm,54.892mm)(63.448mm,54.892mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.913mm,54.855mm)(63.448mm,54.855mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,54.418mm)(68.353mm,54.418mm) on Top Overlay And Pad SD1-S4(55.297mm,55.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.562mm,50.778mm)(60.619mm,50.778mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.488mm,50.741mm)(60.693mm,50.741mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.488mm,50.704mm)(60.693mm,50.704mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.451mm,50.667mm)(60.729mm,50.667mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.378mm,50.631mm)(60.803mm,50.631mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.378mm,50.594mm)(60.803mm,50.594mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.341mm,50.557mm)(60.839mm,50.557mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.268mm,50.521mm)(60.876mm,50.521mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.268mm,50.484mm)(60.876mm,50.484mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.231mm,50.447mm)(60.95mm,50.447mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.268mm,50.41mm)(59.701mm,50.41mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.268mm,50.374mm)(59.701mm,50.374mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.341mm,50.337mm)(59.701mm,50.337mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Track (49.378mm,50.3mm)(59.664mm,50.3mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Track (49.378mm,50.263mm)(59.664mm,50.263mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Track (49.451mm,50.227mm)(59.664mm,50.227mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Track (49.488mm,50.19mm)(59.59mm,50.19mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Track (49.488mm,50.153mm)(59.59mm,50.153mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (49.562mm,50.116mm)(59.59mm,50.116mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (49.598mm,50.08mm)(59.664mm,50.08mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Track (50.076mm,51.292mm)(60.399mm,51.292mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (50.149mm,51.255mm)(60.362mm,51.255mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Track (50.186mm,51.219mm)(60.288mm,51.219mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (50.186mm,51.182mm)(60.288mm,51.182mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (50.26mm,51.145mm)(60.288mm,51.145mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Track (50.26mm,51.108mm)(60.252mm,51.108mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Track (50.26mm,51.072mm)(60.252mm,51.072mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.26mm,51.035mm)(60.178mm,51.035mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.26mm,50.998mm)(60.141mm,50.998mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.223mm,50.961mm)(60.141mm,50.961mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.708mm,50.925mm)(60.141mm,50.925mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.672mm,50.888mm)(60.068mm,50.888mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.598mm,50.851mm)(60.031mm,50.851mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.598mm,50.814mm)(60.031mm,50.814mm) on Top Overlay And Pad SD1-1(54.427mm,50.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Track (49.488mm,50.19mm)(59.59mm,50.19mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Track (49.488mm,50.153mm)(59.59mm,50.153mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (49.562mm,50.116mm)(59.59mm,50.116mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (49.598mm,50.08mm)(59.664mm,50.08mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Track (49.562mm,50.043mm)(59.664mm,50.043mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (49.525mm,50.006mm)(59.701mm,50.006mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Track (49.525mm,49.97mm)(59.774mm,49.97mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.753mm,49.933mm)(59.811mm,49.933mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.753mm,49.896mm)(59.811mm,49.896mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.68mm,49.859mm)(59.811mm,49.859mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.57mm,49.823mm)(59.884mm,49.823mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.57mm,49.786mm)(59.884mm,49.786mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.57mm,49.749mm)(59.958mm,49.749mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.459mm,49.712mm)(59.958mm,49.712mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.459mm,49.676mm)(59.958mm,49.676mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.423mm,49.639mm)(60.031mm,49.639mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.349mm,49.602mm)(60.068mm,49.602mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.349mm,49.565mm)(60.068mm,49.565mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.423mm,49.529mm)(60.031mm,49.529mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.459mm,49.492mm)(60.031mm,49.492mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.459mm,49.455mm)(60.031mm,49.455mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.533mm,49.418mm)(59.958mm,49.418mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.57mm,49.382mm)(59.003mm,49.382mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.57mm,49.345mm)(59.003mm,49.345mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.643mm,49.308mm)(58.966mm,49.308mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.68mm,49.272mm)(58.966mm,49.272mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.68mm,49.235mm)(58.966mm,49.235mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.254mm) Between Track (48.753mm,49.198mm)(58.892mm,49.198mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (48.79mm,49.161mm)(58.856mm,49.161mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Track (48.79mm,49.125mm)(58.856mm,49.125mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Track (48.864mm,49.088mm)(58.892mm,49.088mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (48.864mm,49.051mm)(58.966mm,49.051mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (48.827mm,49.014mm)(59.003mm,49.014mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Track (48.827mm,48.978mm)(59.003mm,48.978mm) on Top Overlay And Pad SD1-2(54.427mm,49.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.541mm,48.72mm)(59.26mm,48.72mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.615mm,48.684mm)(59.15mm,48.684mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.615mm,48.647mm)(59.15mm,48.647mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.651mm,48.61mm)(59.15mm,48.61mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.725mm,48.574mm)(59.113mm,48.574mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.725mm,48.537mm)(59.113mm,48.537mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.761mm,48.5mm)(59.039mm,48.5mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.835mm,48.463mm)(59.003mm,48.463mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.835mm,48.427mm)(59.003mm,48.427mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.872mm,48.39mm)(58.966mm,48.39mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.872mm,48.353mm)(58.231mm,48.353mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.872mm,48.316mm)(58.231mm,48.316mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.982mm,48.28mm)(58.231mm,48.28mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.982mm,48.243mm)(58.194mm,48.243mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.982mm,48.206mm)(58.194mm,48.206mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.019mm,48.169mm)(58.194mm,48.169mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.092mm,48.133mm)(58.121mm,48.133mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Track (48.129mm,48.096mm)(58.194mm,48.096mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Track (48.129mm,48.059mm)(58.194mm,48.059mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Track (48.129mm,48.022mm)(58.231mm,48.022mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Track (48.092mm,47.986mm)(58.305mm,47.986mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Track (48.092mm,47.949mm)(58.305mm,47.949mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Track (46.733mm,47.912mm)(58.341mm,47.912mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (46.696mm,47.876mm)(58.415mm,47.876mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Track (48.864mm,49.088mm)(58.892mm,49.088mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Track (48.864mm,49.051mm)(58.966mm,49.051mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Track (48.827mm,49.014mm)(59.003mm,49.014mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Track (48.827mm,48.978mm)(59.003mm,48.978mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Track (48.79mm,48.941mm)(59.039mm,48.941mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Track (47.725mm,48.904mm)(59.113mm,48.904mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Track (47.725mm,48.867mm)(59.113mm,48.867mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.651mm,48.831mm)(59.15mm,48.831mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.615mm,48.794mm)(59.223mm,48.794mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.615mm,48.757mm)(59.223mm,48.757mm) on Top Overlay And Pad SD1-3(54.427mm,48.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (48.092mm,47.986mm)(58.305mm,47.986mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (48.092mm,47.949mm)(58.305mm,47.949mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Track (46.733mm,47.912mm)(58.341mm,47.912mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (46.696mm,47.876mm)(58.415mm,47.876mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Track (46.696mm,47.839mm)(58.415mm,47.839mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Track (46.733mm,47.802mm)(58.341mm,47.802mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (46.806mm,47.765mm)(58.305mm,47.765mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.806mm,47.729mm)(58.305mm,47.729mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.843mm,47.692mm)(58.231mm,47.692mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.917mm,47.655mm)(58.194mm,47.655mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.917mm,47.618mm)(58.194mm,47.618mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.953mm,47.582mm)(58.121mm,47.582mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.798mm,47.545mm)(58.084mm,47.545mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,47.508mm)(58.084mm,47.508mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.063mm,47.471mm)(58.048mm,47.471mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.725mm,47.435mm)(57.974mm,47.435mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.688mm,47.398mm)(57.974mm,47.398mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.651mm,47.361mm)(57.937mm,47.361mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.651mm,47.325mm)(57.533mm,47.325mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.615mm,47.288mm)(57.533mm,47.288mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.578mm,47.251mm)(57.497mm,47.251mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.541mm,47.214mm)(57.497mm,47.214mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.541mm,47.178mm)(57.423mm,47.178mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.504mm,47.141mm)(57.423mm,47.141mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.468mm,47.104mm)(57.497mm,47.104mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.468mm,47.067mm)(57.497mm,47.067mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.431mm,47.031mm)(57.497mm,47.031mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Track (47.394mm,46.994mm)(57.533mm,46.994mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Track (47.357mm,46.957mm)(57.533mm,46.957mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (47.357mm,46.92mm)(57.533mm,46.92mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (47.321mm,46.884mm)(57.423mm,46.884mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (47.284mm,46.847mm)(57.386mm,46.847mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (47.284mm,46.81mm)(57.386mm,46.81mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Track (47.247mm,46.773mm)(57.313mm,46.773mm) on Top Overlay And Pad SD1-4(54.427mm,47.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Track (47.174mm,46.7mm)(57.313mm,46.7mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.007mm < 0.254mm) Between Track (47.174mm,46.663mm)(57.276mm,46.663mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.007mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,46.627mm)(57.203mm,46.627mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,46.59mm)(57.203mm,46.59mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.063mm,46.553mm)(57.129mm,46.553mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.516mm)(57.129mm,46.516mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.48mm)(57.129mm,46.48mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.443mm)(57.056mm,46.443mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.953mm,46.406mm)(57.019mm,46.406mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.953mm,46.369mm)(57.019mm,46.369mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.843mm,46.333mm)(56.945mm,46.333mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.843mm,46.296mm)(56.835mm,46.296mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.733mm,46.259mm)(56.799mm,46.259mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.733mm,46.222mm)(56.799mm,46.222mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.696mm,46.186mm)(56.725mm,46.186mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.623mm,46.149mm)(56.725mm,46.149mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.623mm,46.112mm)(56.725mm,46.112mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.696mm,46.075mm)(56.688mm,46.075mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.733mm,46.039mm)(56.615mm,46.039mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.696mm,46.002mm)(56.615mm,46.002mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.659mm,45.965mm)(56.615mm,45.965mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.659mm,45.929mm)(56.578mm,45.929mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.254mm) Between Track (46.623mm,45.892mm)(56.578mm,45.892mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Track (46.402mm,45.855mm)(56.505mm,45.855mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (46.292mm,45.818mm)(56.468mm,45.818mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (46.292mm,45.782mm)(56.468mm,45.782mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (46.292mm,45.745mm)(56.468mm,45.745mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (46.182mm,45.708mm)(56.394mm,45.708mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (46.182mm,45.671mm)(56.394mm,45.671mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Track (47.321mm,46.884mm)(57.423mm,46.884mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (47.284mm,46.847mm)(57.386mm,46.847mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Track (47.284mm,46.81mm)(57.386mm,46.81mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (47.247mm,46.773mm)(57.313mm,46.773mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Track (47.21mm,46.737mm)(57.313mm,46.737mm) on Top Overlay And Pad SD1-5(54.427mm,46.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Track (45.227mm,44.68mm)(56.468mm,44.68mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Track (45.227mm,44.643mm)(56.468mm,44.643mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Track (45.19mm,44.606mm)(56.468mm,44.606mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (45.116mm,44.569mm)(56.505mm,44.569mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (46.292mm,45.782mm)(56.468mm,45.782mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (46.292mm,45.745mm)(56.468mm,45.745mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (46.182mm,45.708mm)(56.394mm,45.708mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (46.182mm,45.671mm)(56.394mm,45.671mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Track (46.145mm,45.635mm)(56.358mm,45.635mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Track (46.145mm,45.598mm)(56.358mm,45.598mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Track (46.145mm,45.561mm)(56.358mm,45.561mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,45.524mm)(56.284mm,45.524mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.488mm)(56.247mm,45.488mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.451mm)(56.247mm,45.451mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.414mm)(56.211mm,45.414mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,45.377mm)(56.211mm,45.377mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.341mm)(56.137mm,45.341mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.304mm)(56.137mm,45.304mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.814mm,45.267mm)(56.101mm,45.267mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.231mm)(56.101mm,45.231mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.194mm)(56.101mm,45.194mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,45.157mm)(56.027mm,45.157mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.12mm)(55.99mm,45.12mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.084mm)(55.99mm,45.084mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.047mm)(55.917mm,45.047mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.01mm)(56.137mm,45.01mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.961mm,44.973mm)(56.137mm,44.973mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,44.937mm)(56.211mm,44.937mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,44.9mm)(56.247mm,44.9mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.447mm,44.863mm)(56.247mm,44.863mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.374mm,44.826mm)(56.247mm,44.826mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.254mm) Between Track (45.337mm,44.79mm)(56.284mm,44.79mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Track (45.337mm,44.753mm)(56.284mm,44.753mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (45.263mm,44.716mm)(56.358mm,44.716mm) on Top Overlay And Pad SD1-6(54.427mm,45.188mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (45.227mm,44.68mm)(56.468mm,44.68mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Track (45.227mm,44.643mm)(56.468mm,44.643mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (45.19mm,44.606mm)(56.468mm,44.606mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (45.116mm,44.569mm)(56.505mm,44.569mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (45.116mm,44.533mm)(56.505mm,44.533mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Track (45.08mm,44.496mm)(56.578mm,44.496mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (45.006mm,44.459mm)(56.615mm,44.459mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.97mm,44.422mm)(56.688mm,44.422mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.97mm,44.386mm)(56.688mm,44.386mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.006mm,44.349mm)(56.615mm,44.349mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.08mm,44.312mm)(56.578mm,44.312mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.08mm,44.275mm)(56.578mm,44.275mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.116mm,44.239mm)(55.366mm,44.239mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.19mm,44.202mm)(55.329mm,44.202mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.19mm,44.165mm)(55.329mm,44.165mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.227mm,44.128mm)(55.329mm,44.128mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.263mm,44.092mm)(55.329mm,44.092mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.263mm,44.055mm)(55.329mm,44.055mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.3mm,44.018mm)(55.366mm,44.018mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.263mm,43.982mm)(55.439mm,43.982mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.227mm,43.945mm)(55.439mm,43.945mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.227mm,43.908mm)(55.476mm,43.908mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.418mm,43.871mm)(55.549mm,43.871mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.418mm,43.835mm)(55.549mm,43.835mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,43.798mm)(55.586mm,43.798mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.308mm,43.761mm)(55.66mm,43.761mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.308mm,43.724mm)(55.66mm,43.724mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (44.308mm,43.688mm)(55.66mm,43.688mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Track (44.272mm,43.651mm)(55.77mm,43.651mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (44.272mm,43.614mm)(55.77mm,43.614mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (44.161mm,43.577mm)(55.77mm,43.577mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (44.088mm,43.541mm)(55.807mm,43.541mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (44.198mm,43.504mm)(55.807mm,43.504mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Track (44.198mm,43.467mm)(55.807mm,43.467mm) on Top Overlay And Pad SD1-7(54.427mm,44.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Track (55.366mm,42.622mm)(56.578mm,42.622mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (55.109mm,42.475mm)(55.182mm,42.475mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Track (55.109mm,42.439mm)(55.182mm,42.439mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (55.072mm,42.402mm)(55.292mm,42.402mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.888mm,43.1mm)(55.366mm,43.1mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.962mm,43.063mm)(55.366mm,43.063mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.962mm,43.026mm)(55.366mm,43.026mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.962mm,42.99mm)(55.329mm,42.99mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.072mm,42.953mm)(55.292mm,42.953mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.072mm,42.916mm)(55.292mm,42.916mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (55.109mm,42.879mm)(55.219mm,42.879mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (55.366mm,42.733mm)(56.578mm,42.733mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (55.366mm,42.696mm)(56.578mm,42.696mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (55.329mm,42.659mm)(56.615mm,42.659mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.741mm,43.21mm)(55.549mm,43.21mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.778mm,43.173mm)(55.476mm,43.173mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.778mm,43.137mm)(55.476mm,43.137mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.353mm,42.622mm)(54.962mm,42.622mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Track (43.39mm,42.586mm)(54.888mm,42.586mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Track (43.39mm,42.549mm)(54.888mm,42.549mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Track (43.427mm,42.512mm)(54.852mm,42.512mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (43.5mm,42.475mm)(54.778mm,42.475mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Track (43.5mm,42.439mm)(54.778mm,42.439mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (43.537mm,42.402mm)(54.741mm,42.402mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Track (44.161mm,43.577mm)(55.77mm,43.577mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (44.088mm,43.541mm)(55.807mm,43.541mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (44.198mm,43.504mm)(55.807mm,43.504mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (44.198mm,43.467mm)(55.807mm,43.467mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Track (44.272mm,43.43mm)(55.696mm,43.43mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Track (44.272mm,43.394mm)(55.66mm,43.394mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.001mm < 0.254mm) Between Track (44.272mm,43.357mm)(55.66mm,43.357mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.001mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,43.32mm)(55.586mm,43.32mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,43.284mm)(55.586mm,43.284mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,43.247mm)(55.586mm,43.247mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.418mm,43.21mm)(54.631mm,43.21mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.455mm,43.173mm)(54.631mm,43.173mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.455mm,43.137mm)(54.631mm,43.137mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.529mm,43.1mm)(54.558mm,43.1mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,43.063mm)(54.631mm,43.063mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,43.026mm)(54.631mm,43.026mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,42.99mm)(54.668mm,42.99mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.529mm,42.953mm)(54.741mm,42.953mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.492mm,42.916mm)(54.741mm,42.916mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.492mm,42.879mm)(54.778mm,42.879mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.455mm,42.843mm)(54.852mm,42.843mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,42.806mm)(54.852mm,42.806mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.39mm,42.769mm)(54.888mm,42.769mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.353mm,42.733mm)(54.962mm,42.733mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.353mm,42.696mm)(54.962mm,42.696mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.28mm,42.659mm)(54.998mm,42.659mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,42.418mm)(68.353mm,42.418mm) on Top Overlay And Pad SD1-8(54.427mm,42.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.97mm,42.255mm)(54.558mm,42.255mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (53.97mm,42.218mm)(54.558mm,42.218mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.043mm,42.181mm)(54.521mm,42.181mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.08mm,42.145mm)(54.447mm,42.145mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.08mm,42.108mm)(54.447mm,42.108mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.19mm,42.071mm)(54.411mm,42.071mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.19mm,42.035mm)(54.374mm,42.035mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.19mm,41.998mm)(54.374mm,41.998mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.264mm,41.961mm)(54.3mm,41.961mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.264mm,41.594mm)(54.374mm,41.594mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.19mm,41.557mm)(54.411mm,41.557mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.19mm,41.52mm)(54.411mm,41.52mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Track (54.08mm,41.483mm)(54.447mm,41.483mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Track (54.08mm,41.447mm)(54.521mm,41.447mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (54.08mm,41.41mm)(54.521mm,41.41mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (53.97mm,41.373mm)(54.521mm,41.373mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Track (53.933mm,41.337mm)(54.558mm,41.337mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (53.933mm,41.3mm)(54.558mm,41.3mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (55.109mm,42.475mm)(55.182mm,42.475mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (55.109mm,42.439mm)(55.182mm,42.439mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (55.072mm,42.402mm)(55.292mm,42.402mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (54.998mm,42.365mm)(55.292mm,42.365mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Track (54.998mm,42.328mm)(55.292mm,42.328mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Track (54.962mm,42.292mm)(55.329mm,42.292mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.888mm,42.255mm)(55.366mm,42.255mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.888mm,42.218mm)(55.366mm,42.218mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (54.888mm,41.373mm)(55.366mm,41.373mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Track (54.962mm,41.337mm)(55.329mm,41.337mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (54.962mm,41.3mm)(55.329mm,41.3mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.852mm,42.181mm)(55.439mm,42.181mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.778mm,42.145mm)(55.476mm,42.145mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.778mm,42.108mm)(55.476mm,42.108mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.741mm,42.071mm)(55.549mm,42.071mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.668mm,42.035mm)(55.586mm,42.035mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.668mm,41.998mm)(55.586mm,41.998mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.631mm,41.961mm)(55.66mm,41.961mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.521mm,41.924mm)(55.696mm,41.924mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.521mm,41.888mm)(55.696mm,41.888mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.521mm,41.851mm)(55.77mm,41.851mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.447mm,41.814mm)(55.807mm,41.814mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.447mm,41.777mm)(55.807mm,41.777mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.447mm,41.741mm)(55.77mm,41.741mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.558mm,41.704mm)(55.696mm,41.704mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.631mm,41.667mm)(55.66mm,41.667mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.631mm,41.63mm)(55.66mm,41.63mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.668mm,41.594mm)(55.586mm,41.594mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.741mm,41.557mm)(55.549mm,41.557mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (54.741mm,41.52mm)(55.549mm,41.52mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Track (54.778mm,41.483mm)(55.476mm,41.483mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Track (54.852mm,41.447mm)(55.439mm,41.447mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (54.852mm,41.41mm)(55.439mm,41.41mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (43.5mm,42.475mm)(54.778mm,42.475mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (43.5mm,42.439mm)(54.778mm,42.439mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Track (43.537mm,42.402mm)(54.741mm,42.402mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (43.61mm,42.365mm)(54.668mm,42.365mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Track (43.61mm,42.328mm)(54.668mm,42.328mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Track (43.647mm,42.292mm)(54.631mm,42.292mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.255mm)(53.933mm,42.255mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.218mm)(53.933mm,42.218mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.181mm)(53.933mm,42.181mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,42.145mm)(53.86mm,42.145mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,42.108mm)(53.86mm,42.108mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,42.071mm)(53.86mm,42.071mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,42.035mm)(53.933mm,42.035mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,41.998mm)(53.933mm,41.998mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,41.961mm)(53.97mm,41.961mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.794mm,41.924mm)(54.043mm,41.924mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,41.888mm)(54.043mm,41.888mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,41.851mm)(54.08mm,41.851mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,41.814mm)(54.154mm,41.814mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,41.777mm)(54.154mm,41.777mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.684mm,41.741mm)(54.08mm,41.741mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,41.704mm)(54.043mm,41.704mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,41.667mm)(53.97mm,41.667mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,41.63mm)(53.97mm,41.63mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.574mm,41.594mm)(53.933mm,41.594mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,41.557mm)(53.86mm,41.557mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,41.52mm)(53.86mm,41.52mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Track (43.5mm,41.483mm)(53.823mm,41.483mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Track (43.463mm,41.447mm)(53.749mm,41.447mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.427mm,41.41mm)(53.749mm,41.41mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (43.427mm,41.373mm)(53.713mm,41.373mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Track (43.39mm,41.337mm)(53.639mm,41.337mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Track (43.353mm,41.3mm)(53.639mm,41.3mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,42.418mm)(68.353mm,42.418mm) on Top Overlay And Pad SD1-9(54.427mm,41.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Track (35.234mm,41.006mm)(35.271mm,41.006mm) on Top Overlay And Pad TP4-TP(34.163mm,40.894mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Track (35.234mm,40.969mm)(35.271mm,40.969mm) on Top Overlay And Pad TP4-TP(34.163mm,40.894mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Track (35.198mm,40.932mm)(35.381mm,40.932mm) on Top Overlay And Pad TP4-TP(34.163mm,40.894mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Track (35.234mm,40.896mm)(35.345mm,40.896mm) on Top Overlay And Pad TP4-TP(34.163mm,40.894mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (32.626mm,41.814mm)(32.7mm,41.814mm) on Top Overlay And Pad TP5-TP(31.623mm,40.894mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (32.626mm,41.777mm)(32.7mm,41.777mm) on Top Overlay And Pad TP5-TP(31.623mm,40.894mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Track (49.341mm,53.974mm)(50.627mm,53.974mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (49.341mm,53.937mm)(50.627mm,53.937mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (49.268mm,53.9mm)(50.7mm,53.9mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (49.341mm,55.627mm)(50.627mm,55.627mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (49.378mm,55.59mm)(50.627mm,55.59mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (49.378mm,55.553mm)(50.627mm,55.553mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.655mm,54.598mm)(51.766mm,54.598mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.619mm,54.562mm)(51.802mm,54.562mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.545mm,54.525mm)(51.876mm,54.525mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.545mm,54.488mm)(51.876mm,54.488mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.509mm,54.451mm)(51.913mm,54.451mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.435mm,54.415mm)(51.986mm,54.415mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.435mm,54.378mm)(51.986mm,54.378mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.398mm,54.341mm)(52.023mm,54.341mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.325mm,54.304mm)(52.096mm,54.304mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.325mm,54.268mm)(52.096mm,54.268mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.288mm,54.231mm)(52.133mm,54.231mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.215mm,54.194mm)(52.207mm,54.194mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.215mm,54.157mm)(52.207mm,54.157mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.178mm,54.121mm)(52.243mm,54.121mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.104mm,54.084mm)(52.317mm,54.084mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.104mm,54.047mm)(52.317mm,54.047mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (51.068mm,54.01mm)(52.353mm,54.01mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (51.325mm,55.994mm)(52.023mm,55.994mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Track (51.325mm,55.957mm)(52.133mm,55.957mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Track (52.353mm,55.957mm)(52.794mm,55.957mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Track (51.288mm,55.921mm)(52.207mm,55.921mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Track (52.427mm,55.921mm)(52.721mm,55.921mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Track (51.288mm,55.884mm)(52.207mm,55.884mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Track (52.427mm,55.884mm)(52.721mm,55.884mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Track (51.215mm,55.847mm)(52.207mm,55.847mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Track (52.464mm,55.847mm)(52.684mm,55.847mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Track (51.178mm,55.811mm)(52.317mm,55.811mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Track (52.537mm,55.811mm)(52.611mm,55.811mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.017mm < 0.254mm) Between Track (51.178mm,55.774mm)(52.317mm,55.774mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.017mm < 0.254mm) Between Track (52.537mm,55.774mm)(52.611mm,55.774mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.104mm,55.737mm)(52.353mm,55.737mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.068mm,55.7mm)(52.427mm,55.7mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.068mm,55.664mm)(52.427mm,55.664mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.994mm,55.627mm)(52.464mm,55.627mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.068mm,55.59mm)(52.427mm,55.59mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.068mm,55.553mm)(52.427mm,55.553mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.104mm,55.517mm)(52.353mm,55.517mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.178mm,55.48mm)(52.317mm,55.48mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.464mm,55.48mm)(52.611mm,55.48mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.215mm,55.443mm)(52.243mm,55.443mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.464mm,55.443mm)(52.684mm,55.443mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.215mm,55.406mm)(52.243mm,55.406mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.464mm,55.406mm)(52.684mm,55.406mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.288mm,55.37mm)(52.207mm,55.37mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.353mm,55.37mm)(52.721mm,55.37mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.288mm,55.333mm)(52.133mm,55.333mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.317mm,55.333mm)(52.794mm,55.333mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.288mm,55.296mm)(52.133mm,55.296mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.317mm,55.296mm)(52.794mm,55.296mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.325mm,55.259mm)(52.096mm,55.259mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.398mm,55.223mm)(52.023mm,55.223mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.398mm,55.186mm)(52.023mm,55.186mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.435mm,55.149mm)(51.986mm,55.149mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.509mm,55.113mm)(51.913mm,55.113mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.509mm,55.076mm)(51.913mm,55.076mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.545mm,55.039mm)(51.876mm,55.039mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.619mm,55.002mm)(51.766mm,55.002mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.619mm,54.966mm)(51.766mm,54.966mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.655mm,54.929mm)(51.692mm,54.929mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.186mm,54.819mm)(51.545mm,54.819mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.149mm,54.782mm)(51.619mm,54.782mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.149mm,54.745mm)(51.619mm,54.745mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.186mm,54.708mm)(51.509mm,54.708mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.26mm,54.672mm)(51.509mm,54.672mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.26mm,54.635mm)(51.509mm,54.635mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.296mm,54.598mm)(51.435mm,54.598mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.37mm,54.562mm)(51.398mm,54.562mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.406mm,54.525mm)(51.288mm,54.525mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.406mm,54.488mm)(51.288mm,54.488mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.48mm,54.451mm)(51.215mm,54.451mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.517mm,54.415mm)(51.178mm,54.415mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.517mm,54.378mm)(51.178mm,54.378mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.59mm,54.341mm)(51.104mm,54.341mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.627mm,54.304mm)(51.068mm,54.304mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.627mm,54.268mm)(51.068mm,54.268mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.627mm,54.231mm)(50.994mm,54.231mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.737mm,54.194mm)(50.957mm,54.194mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.737mm,54.157mm)(50.957mm,54.157mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.737mm,54.121mm)(50.884mm,54.121mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (50.774mm,54.084mm)(50.847mm,54.084mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (50.774mm,54.047mm)(50.847mm,54.047mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (50.627mm,55.994mm)(51.068mm,55.994mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (52.317mm,55.994mm)(52.831mm,55.994mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Track (50.7mm,55.957mm)(50.994mm,55.957mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Track (50.737mm,55.921mm)(50.884mm,55.921mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Track (50.737mm,55.884mm)(50.884mm,55.884mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Track (50.774mm,55.847mm)(50.884mm,55.847mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (50.774mm,55.443mm)(50.847mm,55.443mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (50.774mm,55.406mm)(50.847mm,55.406mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.737mm,55.37mm)(50.957mm,55.37mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.7mm,55.333mm)(50.994mm,55.333mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.7mm,55.296mm)(50.994mm,55.296mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.627mm,55.259mm)(51.068mm,55.259mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.317mm,55.259mm)(52.831mm,55.259mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.59mm,55.223mm)(51.104mm,55.223mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.207mm,55.223mm)(52.904mm,55.223mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.59mm,55.186mm)(51.104mm,55.186mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.207mm,55.186mm)(52.904mm,55.186mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.517mm,55.149mm)(51.178mm,55.149mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.207mm,55.149mm)(52.941mm,55.149mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.48mm,55.113mm)(51.215mm,55.113mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.133mm,55.113mm)(53.015mm,55.113mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.48mm,55.076mm)(51.215mm,55.076mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.133mm,55.076mm)(53.015mm,55.076mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.406mm,55.039mm)(51.288mm,55.039mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.096mm,55.039mm)(53.051mm,55.039mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.37mm,55.002mm)(51.325mm,55.002mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.37mm,54.966mm)(51.325mm,54.966mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.296mm,54.929mm)(51.398mm,54.929mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.26mm,54.892mm)(51.435mm,54.892mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.26mm,54.855mm)(51.435mm,54.855mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.876mm,54.819mm)(63.484mm,54.819mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.802mm,54.782mm)(63.484mm,54.782mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.802mm,54.745mm)(63.484mm,54.745mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.876mm,54.708mm)(63.484mm,54.708mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.913mm,54.672mm)(63.448mm,54.672mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.913mm,54.635mm)(63.448mm,54.635mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.986mm,54.598mm)(63.338mm,54.598mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.986mm,54.562mm)(63.264mm,54.562mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.096mm,54.525mm)(63.264mm,54.525mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.096mm,54.488mm)(63.264mm,54.488mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.096mm,54.451mm)(63.154mm,54.451mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.207mm,54.415mm)(62.566mm,54.415mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.207mm,54.378mm)(62.566mm,54.378mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.207mm,54.341mm)(62.529mm,54.341mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.243mm,54.304mm)(62.456mm,54.304mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.243mm,54.268mm)(62.456mm,54.268mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.317mm,54.231mm)(62.456mm,54.231mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.353mm,54.194mm)(62.419mm,54.194mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.353mm,54.157mm)(62.419mm,54.157mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.427mm,54.121mm)(62.456mm,54.121mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.427mm,54.084mm)(62.529mm,54.084mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.39mm,54.047mm)(62.529mm,54.047mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (52.39mm,54.01mm)(62.566mm,54.01mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Track (50.994mm,53.974mm)(62.64mm,53.974mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Track (50.994mm,53.937mm)(62.64mm,53.937mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (50.957mm,53.9mm)(62.676mm,53.9mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Track (50.994mm,53.864mm)(62.64mm,53.864mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (50.994mm,53.827mm)(62.64mm,53.827mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (51.068mm,53.79mm)(62.566mm,53.79mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Track (52.904mm,55.847mm)(64.146mm,55.847mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (52.794mm,55.811mm)(64.182mm,55.811mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (52.794mm,55.774mm)(64.182mm,55.774mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Track (52.721mm,55.737mm)(64.256mm,55.737mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Track (52.721mm,55.7mm)(64.293mm,55.7mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Track (52.721mm,55.664mm)(64.293mm,55.664mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.611mm,55.627mm)(64.366mm,55.627mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.684mm,55.59mm)(64.293mm,55.59mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.684mm,55.553mm)(64.293mm,55.553mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Track (52.721mm,55.517mm)(64.256mm,55.517mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (52.831mm,55.48mm)(63.338mm,55.48mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (52.831mm,55.443mm)(63.264mm,55.443mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (52.831mm,55.406mm)(63.264mm,55.406mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Track (52.904mm,55.37mm)(63.264mm,55.37mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.023mm,55.002mm)(63.338mm,55.002mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.023mm,54.966mm)(63.338mm,54.966mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.986mm,54.929mm)(63.374mm,54.929mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.913mm,54.892mm)(63.448mm,54.892mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.913mm,54.855mm)(63.448mm,54.855mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,54.418mm)(68.353mm,54.418mm) on Top Overlay And Pad SW2-C(51.769mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.141mm,54.819mm)(42.251mm,54.819mm) on Top Overlay And Pad SW2-(41.369mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.104mm,54.782mm)(42.325mm,54.782mm) on Top Overlay And Pad SW2-(41.369mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.104mm,54.745mm)(42.325mm,54.745mm) on Top Overlay And Pad SW2-(41.369mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.141mm,54.708mm)(42.251mm,54.708mm) on Top Overlay And Pad SW2-(41.369mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.141mm,54.672mm)(42.214mm,54.672mm) on Top Overlay And Pad SW2-(41.369mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.141mm,54.635mm)(42.214mm,54.635mm) on Top Overlay And Pad SW2-(41.369mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (41.333mm,53.9mm)(41.406mm,53.9mm) on Top Overlay And Pad SW2-(41.369mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,54.418mm)(68.353mm,54.418mm) on Top Overlay And Pad SW2-(41.369mm,54.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.594mm,50.778mm)(45.668mm,50.778mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.594mm,50.08mm)(45.704mm,50.08mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.594mm,50.043mm)(45.704mm,50.043mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.484mm,50.006mm)(45.778mm,50.006mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,50.006mm)(46.696mm,50.006mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.484mm,49.97mm)(45.888mm,49.97mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.365mm,49.97mm)(46.696mm,49.97mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.374mm,49.933mm)(45.888mm,49.933mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.476mm,49.933mm)(46.586mm,49.933mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.374mm,49.896mm)(45.888mm,49.896mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.476mm,49.896mm)(46.586mm,49.896mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.374mm,49.859mm)(45.925mm,49.859mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.476mm,49.859mm)(46.512mm,49.859mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.263mm,49.823mm)(46.035mm,49.823mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.263mm,49.786mm)(46.035mm,49.786mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.263mm,49.749mm)(46.108mm,49.749mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.19mm,49.712mm)(46.145mm,49.712mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.19mm,49.676mm)(46.145mm,49.676mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.116mm,49.639mm)(46.182mm,49.639mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.116mm,49.602mm)(46.255mm,49.602mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.116mm,49.565mm)(46.255mm,49.565mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.19mm,49.529mm)(46.182mm,49.529mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.19mm,49.492mm)(46.145mm,49.492mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.19mm,49.455mm)(46.145mm,49.455mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.227mm,49.418mm)(46.108mm,49.418mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.263mm,49.382mm)(46.035mm,49.382mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.263mm,49.345mm)(46.035mm,49.345mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.337mm,49.308mm)(45.998mm,49.308mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.476mm,49.308mm)(46.586mm,49.308mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.374mm,49.272mm)(45.925mm,49.272mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.402mm,49.272mm)(46.623mm,49.272mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.374mm,49.235mm)(45.925mm,49.235mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.402mm,49.235mm)(46.623mm,49.235mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.447mm,49.198mm)(45.888mm,49.198mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.365mm,49.198mm)(46.696mm,49.198mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.484mm,49.161mm)(45.814mm,49.161mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.484mm,49.125mm)(45.814mm,49.125mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (45.557mm,49.088mm)(45.778mm,49.088mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Track (45.594mm,49.051mm)(45.704mm,49.051mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (45.263mm,51.182mm)(46.108mm,51.182mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (45.263mm,51.145mm)(46.035mm,51.145mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (45.337mm,51.108mm)(45.998mm,51.108mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (45.337mm,51.072mm)(45.998mm,51.072mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Track (45.374mm,51.035mm)(45.925mm,51.035mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (45.447mm,50.998mm)(45.888mm,50.998mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (46.476mm,50.998mm)(46.586mm,50.998mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Track (45.447mm,50.961mm)(45.888mm,50.961mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Track (46.476mm,50.961mm)(46.586mm,50.961mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.484mm,50.925mm)(45.814mm,50.925mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.402mm,50.925mm)(46.623mm,50.925mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.557mm,50.888mm)(45.778mm,50.888mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.365mm,50.888mm)(46.696mm,50.888mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.594mm,50.851mm)(45.704mm,50.851mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.284mm,50.778mm)(47.504mm,50.778mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.321mm,50.741mm)(47.394mm,50.741mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.321mm,50.704mm)(47.394mm,50.704mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.321mm,50.19mm)(47.431mm,50.19mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.321mm,50.153mm)(47.431mm,50.153mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.284mm,50.116mm)(47.504mm,50.116mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.21mm,50.08mm)(47.541mm,50.08mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.21mm,50.043mm)(47.541mm,50.043mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.174mm,50.006mm)(47.615mm,50.006mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,49.97mm)(47.651mm,49.97mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.063mm,49.933mm)(47.725mm,49.933mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.063mm,49.896mm)(47.725mm,49.896mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,49.859mm)(47.761mm,49.859mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.953mm,49.823mm)(47.835mm,49.823mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.953mm,49.786mm)(47.835mm,49.786mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.917mm,49.749mm)(47.872mm,49.749mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.843mm,49.712mm)(47.982mm,49.712mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.843mm,49.676mm)(47.982mm,49.676mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.806mm,49.639mm)(48.019mm,49.639mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.806mm,49.529mm)(48.019mm,49.529mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.843mm,49.492mm)(47.982mm,49.492mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.843mm,49.455mm)(47.982mm,49.455mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.917mm,49.418mm)(47.872mm,49.418mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.953mm,49.382mm)(47.872mm,49.382mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.953mm,49.345mm)(47.872mm,49.345mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,49.308mm)(47.835mm,49.308mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.063mm,49.272mm)(47.761mm,49.272mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.063mm,49.235mm)(47.761mm,49.235mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,49.198mm)(47.725mm,49.198mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.174mm,49.161mm)(47.615mm,49.161mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.174mm,49.125mm)(47.615mm,49.125mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (47.174mm,49.088mm)(47.615mm,49.088mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Track (47.21mm,49.051mm)(47.541mm,49.051mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (47.284mm,49.014mm)(47.431mm,49.014mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (47.284mm,48.978mm)(47.431mm,48.978mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (47.321mm,48.941mm)(47.431mm,48.941mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (46.917mm,51.182mm)(47.945mm,51.182mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (46.953mm,51.145mm)(47.872mm,51.145mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (46.953mm,51.108mm)(47.835mm,51.108mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (46.953mm,51.072mm)(47.835mm,51.072mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Track (47.027mm,51.035mm)(47.761mm,51.035mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (47.063mm,50.998mm)(47.725mm,50.998mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Track (47.063mm,50.961mm)(47.725mm,50.961mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,50.925mm)(47.651mm,50.925mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.174mm,50.888mm)(47.615mm,50.888mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.21mm,50.851mm)(47.541mm,50.851mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.594mm,50.814mm)(45.704mm,50.814mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.21mm,50.814mm)(47.541mm,50.814mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.255mm,50.778mm)(46.806mm,50.778mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.182mm,50.741mm)(46.843mm,50.741mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.182mm,50.704mm)(46.843mm,50.704mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,50.667mm)(46.917mm,50.667mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (47.761mm,50.667mm)(48.753mm,50.667mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,50.631mm)(46.953mm,50.631mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (47.725mm,50.631mm)(48.79mm,50.631mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,50.594mm)(46.953mm,50.594mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (47.725mm,50.594mm)(48.79mm,50.594mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,50.557mm)(47.027mm,50.557mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (47.725mm,50.557mm)(48.864mm,50.557mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,50.521mm)(47.063mm,50.521mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Track (47.615mm,50.521mm)(48.9mm,50.521mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,50.484mm)(47.063mm,50.484mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Track (47.615mm,50.484mm)(48.9mm,50.484mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,50.447mm)(47.174mm,50.447mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Track (47.541mm,50.447mm)(48.937mm,50.447mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,50.41mm)(47.063mm,50.41mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Track (47.651mm,50.41mm)(48.9mm,50.41mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,50.374mm)(47.063mm,50.374mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Track (47.651mm,50.374mm)(48.9mm,50.374mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,50.337mm)(47.063mm,50.337mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (47.725mm,50.337mm)(48.864mm,50.337mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,50.3mm)(47.027mm,50.3mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (47.725mm,50.3mm)(48.79mm,50.3mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,50.263mm)(47.027mm,50.263mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (47.725mm,50.263mm)(48.79mm,50.263mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,50.227mm)(46.917mm,50.227mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.182mm,50.19mm)(46.843mm,50.19mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.182mm,50.153mm)(46.843mm,50.153mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.255mm,50.116mm)(46.806mm,50.116mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,50.08mm)(46.733mm,50.08mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,50.043mm)(46.733mm,50.043mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.733mm,49.602mm)(48.092mm,49.602mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.733mm,49.565mm)(48.092mm,49.565mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,49.161mm)(46.733mm,49.161mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,49.125mm)(46.733mm,49.125mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (46.255mm,49.088mm)(46.806mm,49.088mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Track (46.182mm,49.051mm)(46.843mm,49.051mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (46.145mm,49.014mm)(46.917mm,49.014mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (46.145mm,48.978mm)(46.917mm,48.978mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (46.108mm,48.941mm)(46.953mm,48.941mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (46.035mm,48.904mm)(47.027mm,48.904mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Track (46.035mm,48.867mm)(47.027mm,48.867mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,50.851mm)(46.733mm,50.851mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,50.814mm)(46.733mm,50.814mm) on Top Overlay And Pad SW2-T(46.569mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.872mm,50.778mm)(48.643mm,50.778mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.835mm,50.741mm)(48.68mm,50.741mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.835mm,50.704mm)(48.68mm,50.704mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.835mm,50.19mm)(48.68mm,50.19mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.835mm,50.153mm)(48.68mm,50.153mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.872mm,50.116mm)(48.643mm,50.116mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.945mm,50.08mm)(48.57mm,50.08mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.945mm,50.043mm)(48.57mm,50.043mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.982mm,50.006mm)(48.533mm,50.006mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.019mm,49.97mm)(48.459mm,49.97mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.092mm,49.933mm)(48.423mm,49.933mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.092mm,49.896mm)(48.423mm,49.896mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.129mm,49.859mm)(48.349mm,49.859mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.202mm,49.823mm)(48.312mm,49.823mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.202mm,49.786mm)(48.312mm,49.786mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (46.917mm,49.749mm)(47.872mm,49.749mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (46.843mm,49.712mm)(47.982mm,49.712mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (46.843mm,49.676mm)(47.982mm,49.676mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Track (46.806mm,49.639mm)(48.019mm,49.639mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Track (46.806mm,49.529mm)(48.019mm,49.529mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (46.843mm,49.492mm)(47.982mm,49.492mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (46.843mm,49.455mm)(47.982mm,49.455mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (46.917mm,49.418mm)(47.872mm,49.418mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (46.953mm,49.382mm)(47.872mm,49.382mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.202mm,49.382mm)(48.312mm,49.382mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (46.953mm,49.345mm)(47.872mm,49.345mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.202mm,49.345mm)(48.312mm,49.345mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.129mm,49.308mm)(48.349mm,49.308mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.019mm,49.272mm)(48.423mm,49.272mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.019mm,49.235mm)(48.423mm,49.235mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.019mm,49.198mm)(48.459mm,49.198mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.945mm,49.161mm)(48.533mm,49.161mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.945mm,49.125mm)(48.533mm,49.125mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (47.872mm,49.088mm)(48.57mm,49.088mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Track (47.872mm,49.051mm)(48.643mm,49.051mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (47.835mm,49.014mm)(48.68mm,49.014mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (47.835mm,48.978mm)(48.68mm,48.978mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (48.202mm,51.108mm)(48.239mm,51.108mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (48.202mm,51.072mm)(48.239mm,51.072mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Track (48.129mm,51.035mm)(48.349mm,51.035mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (48.092mm,50.998mm)(48.349mm,50.998mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Track (48.092mm,50.961mm)(48.349mm,50.961mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.019mm,50.925mm)(48.459mm,50.925mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.982mm,50.888mm)(48.459mm,50.888mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.982mm,50.851mm)(48.57mm,50.851mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.9mm,50.778mm)(49.268mm,50.778mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.01mm,50.741mm)(49.231mm,50.741mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.01mm,50.704mm)(49.231mm,50.704mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.01mm,50.667mm)(49.157mm,50.667mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.047mm,50.631mm)(49.121mm,50.631mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.047mm,50.594mm)(49.121mm,50.594mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.047mm,50.3mm)(49.121mm,50.3mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.047mm,50.263mm)(49.121mm,50.263mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.01mm,50.227mm)(49.231mm,50.227mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.937mm,50.19mm)(49.231mm,50.19mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.937mm,50.153mm)(49.231mm,50.153mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.9mm,50.116mm)(49.341mm,50.116mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.864mm,50.08mm)(49.341mm,50.08mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.864mm,50.043mm)(49.341mm,50.043mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.79mm,50.006mm)(49.378mm,50.006mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (49.929mm,51.145mm)(50.039mm,51.145mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (49.855mm,51.108mm)(50.076mm,51.108mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (49.855mm,51.072mm)(50.076mm,51.072mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Track (49.819mm,51.035mm)(50.149mm,51.035mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (49.782mm,50.998mm)(50.186mm,50.998mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Track (49.782mm,50.961mm)(50.186mm,50.961mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.79mm,50.925mm)(49.451mm,50.925mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.864mm,50.888mm)(49.378mm,50.888mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.9mm,50.851mm)(49.341mm,50.851mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.982mm,50.814mm)(48.57mm,50.814mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.9mm,50.814mm)(49.341mm,50.814mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.761mm,50.667mm)(48.753mm,50.667mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.725mm,50.631mm)(48.79mm,50.631mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.725mm,50.594mm)(48.79mm,50.594mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.725mm,50.557mm)(48.864mm,50.557mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.615mm,50.521mm)(48.9mm,50.521mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.615mm,50.484mm)(48.9mm,50.484mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.541mm,50.447mm)(48.937mm,50.447mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.651mm,50.41mm)(48.9mm,50.41mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.651mm,50.374mm)(48.9mm,50.374mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.725mm,50.337mm)(48.864mm,50.337mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.725mm,50.3mm)(48.79mm,50.3mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.725mm,50.263mm)(48.79mm,50.263mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.835mm,50.227mm)(48.753mm,50.227mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.753mm,49.97mm)(49.488mm,49.97mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (46.733mm,49.602mm)(48.092mm,49.602mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (46.733mm,49.565mm)(48.092mm,49.565mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (47.761mm,48.941mm)(48.753mm,48.941mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (48.57mm,51.145mm)(49.672mm,51.145mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (48.643mm,51.108mm)(49.598mm,51.108mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (48.643mm,51.072mm)(49.598mm,51.072mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Track (48.68mm,51.035mm)(49.562mm,51.035mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (48.753mm,50.998mm)(49.488mm,50.998mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Track (48.753mm,50.961mm)(49.488mm,50.961mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.562mm,50.778mm)(60.619mm,50.778mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.488mm,50.741mm)(60.693mm,50.741mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.488mm,50.704mm)(60.693mm,50.704mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.451mm,50.667mm)(60.729mm,50.667mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.378mm,50.631mm)(60.803mm,50.631mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.378mm,50.594mm)(60.803mm,50.594mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.341mm,50.557mm)(60.839mm,50.557mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.268mm,50.521mm)(60.876mm,50.521mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.268mm,50.484mm)(60.876mm,50.484mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.231mm,50.447mm)(60.95mm,50.447mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.268mm,50.41mm)(59.701mm,50.41mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.268mm,50.374mm)(59.701mm,50.374mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.341mm,50.337mm)(59.701mm,50.337mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.378mm,50.3mm)(59.664mm,50.3mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.378mm,50.263mm)(59.664mm,50.263mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.451mm,50.227mm)(59.664mm,50.227mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.488mm,50.19mm)(59.59mm,50.19mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.488mm,50.153mm)(59.59mm,50.153mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.562mm,50.116mm)(59.59mm,50.116mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.598mm,50.08mm)(59.664mm,50.08mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.562mm,50.043mm)(59.664mm,50.043mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.525mm,50.006mm)(59.701mm,50.006mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.525mm,49.97mm)(59.774mm,49.97mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.753mm,49.933mm)(59.811mm,49.933mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.753mm,49.896mm)(59.811mm,49.896mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.68mm,49.859mm)(59.811mm,49.859mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.57mm,49.823mm)(59.884mm,49.823mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.57mm,49.786mm)(59.884mm,49.786mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.57mm,49.749mm)(59.958mm,49.749mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.459mm,49.712mm)(59.958mm,49.712mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.459mm,49.676mm)(59.958mm,49.676mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.423mm,49.639mm)(60.031mm,49.639mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.349mm,49.602mm)(60.068mm,49.602mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.349mm,49.565mm)(60.068mm,49.565mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.423mm,49.529mm)(60.031mm,49.529mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.459mm,49.492mm)(60.031mm,49.492mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.459mm,49.455mm)(60.031mm,49.455mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.533mm,49.418mm)(59.958mm,49.418mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.57mm,49.382mm)(59.003mm,49.382mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.57mm,49.345mm)(59.003mm,49.345mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.643mm,49.308mm)(58.966mm,49.308mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.68mm,49.272mm)(58.966mm,49.272mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.68mm,49.235mm)(58.966mm,49.235mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.753mm,49.198mm)(58.892mm,49.198mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.79mm,49.161mm)(58.856mm,49.161mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.79mm,49.125mm)(58.856mm,49.125mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (48.864mm,49.088mm)(58.892mm,49.088mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Track (48.864mm,49.051mm)(58.966mm,49.051mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (48.827mm,49.014mm)(59.003mm,49.014mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (48.827mm,48.978mm)(59.003mm,48.978mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (48.79mm,48.941mm)(59.039mm,48.941mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (47.725mm,48.904mm)(59.113mm,48.904mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Track (47.725mm,48.867mm)(59.113mm,48.867mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (48.533mm,51.182mm)(49.782mm,51.182mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Track (50.26mm,51.035mm)(60.178mm,51.035mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (50.26mm,50.998mm)(60.141mm,50.998mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (50.223mm,50.961mm)(60.141mm,50.961mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.708mm,50.925mm)(60.141mm,50.925mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.672mm,50.888mm)(60.068mm,50.888mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.598mm,50.851mm)(60.031mm,50.851mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.598mm,50.814mm)(60.031mm,50.814mm) on Top Overlay And Pad SW2-2(49.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,50.778mm)(43.133mm,50.778mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,50.741mm)(43.169mm,50.741mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,50.704mm)(43.169mm,50.704mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.912mm,50.667mm)(43.243mm,50.667mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.839mm,50.631mm)(43.28mm,50.631mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.839mm,50.594mm)(43.28mm,50.594mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,50.557mm)(43.353mm,50.557mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.729mm,50.521mm)(43.39mm,50.521mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.729mm,50.484mm)(43.39mm,50.484mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,50.447mm)(43.427mm,50.447mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.729mm,50.41mm)(43.39mm,50.41mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.729mm,50.374mm)(43.39mm,50.374mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,50.337mm)(43.353mm,50.337mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.839mm,50.3mm)(43.28mm,50.3mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.839mm,50.263mm)(43.28mm,50.263mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.912mm,50.227mm)(43.243mm,50.227mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,50.19mm)(43.169mm,50.19mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,50.153mm)(43.169mm,50.153mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,50.116mm)(43.133mm,50.116mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Track (43.023mm,50.08mm)(43.059mm,50.08mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Track (43.023mm,50.043mm)(43.059mm,50.043mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,50.006mm)(43.941mm,50.006mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,49.97mm)(43.978mm,49.97mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,49.933mm)(44.088mm,49.933mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,49.896mm)(44.088mm,49.896mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,49.859mm)(44.088mm,49.859mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,49.823mm)(44.198mm,49.823mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,49.786mm)(44.198mm,49.786mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,49.749mm)(44.272mm,49.749mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,49.712mm)(44.308mm,49.712mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,49.676mm)(44.308mm,49.676mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,49.639mm)(44.345mm,49.639mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,49.602mm)(44.418mm,49.602mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,49.565mm)(44.418mm,49.565mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,49.529mm)(44.345mm,49.529mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,49.492mm)(44.308mm,49.492mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,49.455mm)(44.308mm,49.455mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,49.418mm)(44.272mm,49.418mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,49.382mm)(44.198mm,49.382mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,49.345mm)(44.198mm,49.345mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,49.308mm)(44.161mm,49.308mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,49.272mm)(44.088mm,49.272mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,49.235mm)(44.088mm,49.235mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,49.198mm)(44.051mm,49.198mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,49.161mm)(43.978mm,49.161mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,49.125mm)(43.978mm,49.125mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (43.023mm,49.088mm)(43.133mm,49.088mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Track (42.949mm,49.051mm)(43.169mm,49.051mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (42.912mm,49.014mm)(43.243mm,49.014mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (42.912mm,48.978mm)(43.243mm,48.978mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (42.839mm,48.941mm)(43.28mm,48.941mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (42.802mm,48.904mm)(43.353mm,48.904mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Track (42.802mm,48.867mm)(43.353mm,48.867mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (43.61mm,51.182mm)(44.272mm,51.182mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (43.647mm,51.145mm)(44.198mm,51.145mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (43.72mm,51.108mm)(44.161mm,51.108mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (43.72mm,51.072mm)(44.161mm,51.072mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Track (43.757mm,51.035mm)(44.088mm,51.035mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (43.831mm,50.998mm)(44.051mm,50.998mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Track (43.831mm,50.961mm)(44.051mm,50.961mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,50.925mm)(43.978mm,50.925mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.749mm,49.97mm)(44.786mm,49.97mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (45.263mm,49.823mm)(46.035mm,49.823mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (45.263mm,49.786mm)(46.035mm,49.786mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (45.263mm,49.749mm)(46.108mm,49.749mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Track (45.19mm,49.712mm)(46.145mm,49.712mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Track (45.19mm,49.676mm)(46.145mm,49.676mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Track (45.116mm,49.639mm)(46.182mm,49.639mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Track (45.116mm,49.602mm)(46.255mm,49.602mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Track (45.116mm,49.565mm)(46.255mm,49.565mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Track (45.19mm,49.529mm)(46.182mm,49.529mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Track (45.19mm,49.492mm)(46.145mm,49.492mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Track (45.19mm,49.455mm)(46.145mm,49.455mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (45.227mm,49.418mm)(46.108mm,49.418mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (45.263mm,49.382mm)(46.035mm,49.382mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (45.263mm,49.345mm)(46.035mm,49.345mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.749mm,49.198mm)(44.859mm,49.198mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.749mm,50.888mm)(44.859mm,50.888mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.639mm,50.778mm)(44.97mm,50.778mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,50.741mm)(45.006mm,50.741mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,50.704mm)(45.006mm,50.704mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.529mm,50.667mm)(45.08mm,50.667mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.455mm,50.631mm)(45.116mm,50.631mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.455mm,50.594mm)(45.116mm,50.594mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.418mm,50.557mm)(45.19mm,50.557mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,50.521mm)(45.227mm,50.521mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,50.484mm)(45.227mm,50.484mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.308mm,50.447mm)(45.263mm,50.447mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,50.41mm)(45.263mm,50.41mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,50.374mm)(45.263mm,50.374mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.418mm,50.337mm)(45.227mm,50.337mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.455mm,50.3mm)(45.19mm,50.3mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.455mm,50.263mm)(45.19mm,50.263mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.529mm,50.227mm)(45.116mm,50.227mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.529mm,50.19mm)(45.006mm,50.19mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.529mm,50.153mm)(45.006mm,50.153mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.639mm,50.116mm)(44.97mm,50.116mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.639mm,50.08mm)(44.896mm,50.08mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.639mm,50.043mm)(44.896mm,50.043mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,50.006mm)(44.859mm,50.006mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,49.161mm)(44.896mm,49.161mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,49.125mm)(44.896mm,49.125mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (44.639mm,49.088mm)(44.97mm,49.088mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Track (44.565mm,49.051mm)(45.006mm,49.051mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (44.529mm,49.014mm)(45.08mm,49.014mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (44.529mm,48.978mm)(45.08mm,48.978mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (44.455mm,48.941mm)(45.116mm,48.941mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (44.418mm,48.904mm)(45.19mm,48.904mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Track (44.418mm,48.867mm)(45.19mm,48.867mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,50.851mm)(44.896mm,50.851mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,50.814mm)(44.896mm,50.814mm) on Top Overlay And Pad SW2-1(44.069mm,50.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (45.066mm,40.94mm)(45.774mm,41.065mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (44.942mm,41.647mm)(45.066mm,40.94mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (44.531mm,41.315mm)(45.586mm,40.576mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.876mm,40.602mm)(52.941mm,40.602mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.839mm,40.565mm)(52.941mm,40.565mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,40.528mm)(52.904mm,40.528mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,40.492mm)(52.904mm,40.492mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.765mm,40.455mm)(52.831mm,40.455mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,40.418mm)(52.794mm,40.418mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,40.381mm)(52.794mm,40.381mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.618mm,40.345mm)(52.721mm,40.345mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,40.308mm)(52.684mm,40.308mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,40.271mm)(52.684mm,40.271mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,40.234mm)(52.611mm,40.234mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.508mm,40.198mm)(52.537mm,40.198mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.508mm,40.161mm)(52.537mm,40.161mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,40.124mm)(52.464mm,40.124mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.361mm,40.088mm)(52.464mm,40.088mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.361mm,40.051mm)(52.464mm,40.051mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,40.014mm)(52.427mm,40.014mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,39.977mm)(52.353mm,39.977mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.398mm,39.941mm)(52.317mm,39.941mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.361mm,39.904mm)(52.317mm,39.904mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.325mm,39.867mm)(52.243mm,39.867mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (42.325mm,39.83mm)(52.243mm,39.83mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Track (42.288mm,39.794mm)(52.243mm,39.794mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Track (42.104mm,39.757mm)(52.207mm,39.757mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (42.031mm,39.72mm)(52.133mm,39.72mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.031mm,39.683mm)(52.133mm,39.683mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (41.994mm,39.647mm)(52.133mm,39.647mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (42.288mm,39.61mm)(51.839mm,39.61mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Track (43.463mm,41.447mm)(53.749mm,41.447mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Track (43.427mm,41.41mm)(53.749mm,41.41mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (43.427mm,41.373mm)(53.713mm,41.373mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (43.39mm,41.337mm)(53.639mm,41.337mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Track (43.353mm,41.3mm)(53.639mm,41.3mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Track (43.316mm,41.263mm)(53.602mm,41.263mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Track (43.316mm,41.226mm)(53.235mm,41.226mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.28mm,41.19mm)(53.235mm,41.19mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.153mm)(53.162mm,41.153mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.116mm)(53.162mm,41.116mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.206mm,41.079mm)(53.162mm,41.079mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.169mm,41.043mm)(53.162mm,41.043mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.133mm,41.006mm)(53.272mm,41.006mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.133mm,40.969mm)(53.272mm,40.969mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.096mm,40.932mm)(53.345mm,40.932mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.059mm,40.896mm)(53.235mm,40.896mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.059mm,40.859mm)(53.235mm,40.859mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,40.822mm)(53.235mm,40.822mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.986mm,40.785mm)(53.162mm,40.785mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,40.749mm)(53.125mm,40.749mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,40.712mm)(53.125mm,40.712mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.912mm,40.675mm)(53.051mm,40.675mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.876mm,40.639mm)(52.941mm,40.639mm) on Top Overlay And Pad LED3-2(44.775mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (44.942mm,41.647mm)(45.774mm,41.065mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (45.066mm,40.94mm)(45.774mm,41.065mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (44.942mm,41.647mm)(45.066mm,40.94mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (43.353mm,42.622mm)(54.962mm,42.622mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (43.39mm,42.586mm)(54.888mm,42.586mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Track (43.39mm,42.549mm)(54.888mm,42.549mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (43.427mm,42.512mm)(54.852mm,42.512mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Track (43.5mm,42.475mm)(54.778mm,42.475mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,42.439mm)(54.778mm,42.439mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,42.402mm)(54.741mm,42.402mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,42.365mm)(54.668mm,42.365mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,42.328mm)(54.668mm,42.328mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,42.292mm)(54.631mm,42.292mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.255mm)(53.933mm,42.255mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.218mm)(53.933mm,42.218mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.181mm)(53.933mm,42.181mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,42.145mm)(53.86mm,42.145mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,42.108mm)(53.86mm,42.108mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,42.071mm)(53.86mm,42.071mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,42.035mm)(53.933mm,42.035mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,41.998mm)(53.933mm,41.998mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,41.961mm)(53.97mm,41.961mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.794mm,41.924mm)(54.043mm,41.924mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,41.888mm)(54.043mm,41.888mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,41.851mm)(54.08mm,41.851mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,41.814mm)(54.154mm,41.814mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,41.777mm)(54.154mm,41.777mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.684mm,41.741mm)(54.08mm,41.741mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,41.704mm)(54.043mm,41.704mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,41.667mm)(53.97mm,41.667mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,41.63mm)(53.97mm,41.63mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.574mm,41.594mm)(53.933mm,41.594mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,41.557mm)(53.86mm,41.557mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,41.52mm)(53.86mm,41.52mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,41.483mm)(53.823mm,41.483mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.463mm,41.447mm)(53.749mm,41.447mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,41.41mm)(53.749mm,41.41mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,41.373mm)(53.713mm,41.373mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.39mm,41.337mm)(53.639mm,41.337mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.353mm,41.3mm)(53.639mm,41.3mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.316mm,41.263mm)(53.602mm,41.263mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.316mm,41.226mm)(53.235mm,41.226mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.28mm,41.19mm)(53.235mm,41.19mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.153mm)(53.162mm,41.153mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.116mm)(53.162mm,41.116mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (43.206mm,41.079mm)(53.162mm,41.079mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Track (43.169mm,41.043mm)(53.162mm,41.043mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (43.133mm,41.006mm)(53.272mm,41.006mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (43.133mm,40.969mm)(53.272mm,40.969mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (43.096mm,40.932mm)(53.345mm,40.932mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Track (43.059mm,40.896mm)(53.235mm,40.896mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (43.059mm,40.859mm)(53.235mm,40.859mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Track (43.353mm,42.696mm)(54.962mm,42.696mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Track (43.28mm,42.659mm)(54.998mm,42.659mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,42.418mm)(68.353mm,42.418mm) on Top Overlay And Pad LED3-1(45.649mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.365mm,46.443mm)(46.696mm,46.443mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.402mm,46.406mm)(46.623mm,46.406mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.402mm,46.369mm)(46.623mm,46.369mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Track (46.476mm,46.333mm)(46.586mm,46.333mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (47.1mm,47.435mm)(47.651mm,47.435mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Track (47.1mm,47.398mm)(47.651mm,47.398mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (47.174mm,47.361mm)(47.615mm,47.361mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Track (47.174mm,47.325mm)(47.541mm,47.325mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (47.174mm,47.288mm)(47.541mm,47.288mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (47.284mm,47.251mm)(47.504mm,47.251mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.284mm,47.214mm)(47.431mm,47.214mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.321mm,47.178mm)(47.394mm,47.178mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.321mm,47.141mm)(47.394mm,47.141mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,46.7mm)(46.953mm,46.7mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,46.663mm)(46.917mm,46.663mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.182mm,46.627mm)(46.843mm,46.627mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.182mm,46.59mm)(46.843mm,46.59mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.255mm,46.553mm)(46.806mm,46.553mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,46.516mm)(46.733mm,46.516mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,46.48mm)(46.733mm,46.48mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (46.292mm,47.471mm)(46.733mm,47.471mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (46.255mm,47.435mm)(46.733mm,47.435mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Track (46.255mm,47.398mm)(46.733mm,47.398mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (46.255mm,47.361mm)(46.843mm,47.361mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Track (46.145mm,47.325mm)(46.917mm,47.325mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (46.145mm,47.288mm)(46.917mm,47.288mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (46.108mm,47.251mm)(46.953mm,47.251mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,47.214mm)(47.027mm,47.214mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,47.178mm)(47.063mm,47.178mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,47.141mm)(47.063mm,47.141mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,47.104mm)(47.1mm,47.104mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,47.067mm)(47.174mm,47.067mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,47.031mm)(47.174mm,47.031mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.814mm,46.994mm)(47.21mm,46.994mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,46.957mm)(47.174mm,46.957mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,46.92mm)(47.174mm,46.92mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,46.884mm)(47.1mm,46.884mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,46.847mm)(47.063mm,46.847mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,46.81mm)(47.063mm,46.81mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,46.773mm)(47.027mm,46.773mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,46.737mm)(46.953mm,46.737mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.174mm,46.7mm)(57.313mm,46.7mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.174mm,46.663mm)(57.276mm,46.663mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,46.627mm)(57.203mm,46.627mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,46.59mm)(57.203mm,46.59mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.063mm,46.553mm)(57.129mm,46.553mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.516mm)(57.129mm,46.516mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.48mm)(57.129mm,46.48mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.443mm)(57.056mm,46.443mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.953mm,46.406mm)(57.019mm,46.406mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.953mm,46.369mm)(57.019mm,46.369mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.843mm,46.333mm)(56.945mm,46.333mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.01mm < 0.254mm) Between Track (46.843mm,46.296mm)(56.835mm,46.296mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.01mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Track (46.733mm,46.259mm)(56.799mm,46.259mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Track (46.733mm,46.222mm)(56.799mm,46.222mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (46.696mm,46.186mm)(56.725mm,46.186mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Track (46.623mm,46.149mm)(56.725mm,46.149mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (46.623mm,46.112mm)(56.725mm,46.112mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (46.696mm,46.075mm)(56.688mm,46.075mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (47.063mm,47.471mm)(58.048mm,47.471mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (47.725mm,47.435mm)(57.974mm,47.435mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (47.688mm,47.398mm)(57.974mm,47.398mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (47.651mm,47.361mm)(57.937mm,47.361mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Track (47.651mm,47.325mm)(57.533mm,47.325mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (47.615mm,47.288mm)(57.533mm,47.288mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (47.578mm,47.251mm)(57.497mm,47.251mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.541mm,47.214mm)(57.497mm,47.214mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.541mm,47.178mm)(57.423mm,47.178mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.504mm,47.141mm)(57.423mm,47.141mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.468mm,47.104mm)(57.497mm,47.104mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.468mm,47.067mm)(57.497mm,47.067mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.431mm,47.031mm)(57.497mm,47.031mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.394mm,46.994mm)(57.533mm,46.994mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.357mm,46.957mm)(57.533mm,46.957mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.357mm,46.92mm)(57.533mm,46.92mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.321mm,46.884mm)(57.423mm,46.884mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.284mm,46.847mm)(57.386mm,46.847mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.284mm,46.81mm)(57.386mm,46.81mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.247mm,46.773mm)(57.313mm,46.773mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.21mm,46.737mm)(57.313mm,46.737mm) on Top Overlay And Pad R1-1(47.117mm,46.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (46.476mm,45.892mm)(46.586mm,45.892mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Track (45.227mm,44.68mm)(56.468mm,44.68mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Track (45.227mm,44.643mm)(56.468mm,44.643mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (45.19mm,44.606mm)(56.468mm,44.606mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (45.116mm,44.569mm)(56.505mm,44.569mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (45.116mm,44.533mm)(56.505mm,44.533mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (45.08mm,44.496mm)(56.578mm,44.496mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (45.006mm,44.459mm)(56.615mm,44.459mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (46.623mm,45.892mm)(56.578mm,45.892mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (46.402mm,45.855mm)(56.505mm,45.855mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (46.292mm,45.818mm)(56.468mm,45.818mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Track (46.292mm,45.782mm)(56.468mm,45.782mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (46.292mm,45.745mm)(56.468mm,45.745mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Track (46.182mm,45.708mm)(56.394mm,45.708mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Track (46.182mm,45.671mm)(56.394mm,45.671mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,45.635mm)(56.358mm,45.635mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,45.598mm)(56.358mm,45.598mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,45.561mm)(56.358mm,45.561mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,45.524mm)(56.284mm,45.524mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.488mm)(56.247mm,45.488mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.451mm)(56.247mm,45.451mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.414mm)(56.211mm,45.414mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,45.377mm)(56.211mm,45.377mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.341mm)(56.137mm,45.341mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.304mm)(56.137mm,45.304mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.814mm,45.267mm)(56.101mm,45.267mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.231mm)(56.101mm,45.231mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.194mm)(56.101mm,45.194mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,45.157mm)(56.027mm,45.157mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.12mm)(55.99mm,45.12mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.084mm)(55.99mm,45.084mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.047mm)(55.917mm,45.047mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.01mm)(56.137mm,45.01mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.961mm,44.973mm)(56.137mm,44.973mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,44.937mm)(56.211mm,44.937mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,44.9mm)(56.247mm,44.9mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.447mm,44.863mm)(56.247mm,44.863mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.374mm,44.826mm)(56.247mm,44.826mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.337mm,44.79mm)(56.284mm,44.79mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.337mm,44.753mm)(56.284mm,44.753mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.263mm,44.716mm)(56.358mm,44.716mm) on Top Overlay And Pad R1-2(47.117mm,45.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.304mm,44.68mm)(40.598mm,44.68mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.304mm,44.643mm)(40.598mm,44.643mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (40.378mm,44.092mm)(40.598mm,44.092mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (40.378mm,44.055mm)(40.598mm,44.055mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Track (40.414mm,44.018mm)(40.524mm,44.018mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.414mm,46.406mm)(40.524mm,46.406mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.414mm,46.369mm)(40.524mm,46.369mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.378mm,46.333mm)(40.598mm,46.333mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.304mm,45.929mm)(40.598mm,45.929mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.304mm,45.892mm)(40.598mm,45.892mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.378mm,45.855mm)(40.524mm,45.855mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.414mm,45.818mm)(40.488mm,45.818mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.414mm,45.782mm)(40.488mm,45.782mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.569mm,45.524mm)(39.606mm,45.524mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.496mm,45.488mm)(39.68mm,45.488mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.496mm,45.451mm)(39.68mm,45.451mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.459mm,45.414mm)(39.753mm,45.414mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.386mm,45.377mm)(39.826mm,45.377mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.349mm,45.341mm)(39.863mm,45.341mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.349mm,45.304mm)(39.863mm,45.304mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.275mm,45.267mm)(39.937mm,45.267mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.349mm,45.231mm)(39.863mm,45.231mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.349mm,45.194mm)(39.863mm,45.194mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.386mm,45.157mm)(39.826mm,45.157mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.459mm,45.12mm)(39.753mm,45.12mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.459mm,45.084mm)(39.753mm,45.084mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.496mm,45.047mm)(39.716mm,45.047mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.569mm,45.01mm)(39.68mm,45.01mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.569mm,44.973mm)(39.68mm,44.973mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.414mm,44.79mm)(40.488mm,44.79mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.414mm,44.753mm)(40.488mm,44.753mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Track (40.378mm,47.692mm)(40.598mm,47.692mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (40.414mm,47.655mm)(40.524mm,47.655mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Track (40.414mm,47.618mm)(40.524mm,47.618mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.569mm,47.178mm)(39.68mm,47.178mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.569mm,47.141mm)(39.68mm,47.141mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.496mm,47.104mm)(39.716mm,47.104mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.459mm,47.067mm)(39.753mm,47.067mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.459mm,47.031mm)(39.753mm,47.031mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.386mm,46.994mm)(39.863mm,46.994mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.459mm,46.957mm)(39.826mm,46.957mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.459mm,46.92mm)(39.826mm,46.92mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.459mm,46.884mm)(39.716mm,46.884mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.496mm,46.847mm)(39.68mm,46.847mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.496mm,46.81mm)(39.68mm,46.81mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.569mm,46.773mm)(39.68mm,46.773mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (41.773mm,44.496mm)(42.618mm,44.496mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (41.81mm,44.312mm)(42.618mm,44.312mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (41.81mm,44.275mm)(42.618mm,44.275mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (41.81mm,44.239mm)(42.582mm,44.239mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Track (41.296mm,43.982mm)(41.406mm,43.982mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,46.7mm)(41.443mm,46.7mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,46.663mm)(41.406mm,46.663mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,46.627mm)(41.333mm,46.627mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,46.59mm)(41.333mm,46.59mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (41.773mm,46.186mm)(42.618mm,46.186mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (41.81mm,46.075mm)(42.618mm,46.075mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (41.81mm,46.039mm)(42.582mm,46.039mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (41.81mm,46.002mm)(42.582mm,46.002mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,45.635mm)(41.406mm,45.635mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,45.598mm)(41.443mm,45.598mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,45.561mm)(41.443mm,45.561mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,45.524mm)(41.516mm,45.524mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.112mm,45.488mm)(41.553mm,45.488mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.112mm,45.451mm)(41.553mm,45.451mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.076mm,45.414mm)(41.59mm,45.414mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.002mm,45.377mm)(41.663mm,45.377mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.965mm,45.341mm)(41.773mm,45.341mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.965mm,45.304mm)(41.773mm,45.304mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.892mm,45.267mm)(41.773mm,45.267mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.965mm,45.231mm)(41.7mm,45.231mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.965mm,45.194mm)(41.7mm,45.194mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.002mm,45.157mm)(41.663mm,45.157mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.076mm,45.12mm)(41.663mm,45.12mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.076mm,45.084mm)(41.663mm,45.084mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.112mm,45.047mm)(41.553mm,45.047mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,45.01mm)(41.516mm,45.01mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,44.973mm)(41.516mm,44.973mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,44.937mm)(41.516mm,44.937mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,44.9mm)(41.406mm,44.9mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,44.863mm)(41.406mm,44.863mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,44.826mm)(41.333mm,44.826mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,47.325mm)(41.406mm,47.325mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.296mm,47.288mm)(41.406mm,47.288mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,47.251mm)(41.443mm,47.251mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,47.214mm)(41.516mm,47.214mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.112mm,47.178mm)(41.553mm,47.178mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.112mm,47.141mm)(41.553mm,47.141mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.076mm,47.104mm)(41.59mm,47.104mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.002mm,47.067mm)(41.663mm,47.067mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.002mm,47.031mm)(41.663mm,47.031mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.965mm,46.994mm)(41.7mm,46.994mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.002mm,46.957mm)(41.663mm,46.957mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.002mm,46.92mm)(41.663mm,46.92mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.076mm,46.884mm)(41.59mm,46.884mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.112mm,46.847mm)(41.553mm,46.847mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.112mm,46.81mm)(41.553mm,46.81mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.186mm,46.773mm)(41.516mm,46.773mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.378mm,44.716mm)(40.524mm,44.716mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.222mm,46.737mm)(41.443mm,46.737mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.267mm,44.606mm)(40.635mm,44.606mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.267mm,44.569mm)(40.745mm,44.569mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.267mm,44.533mm)(40.745mm,44.533mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.194mm,44.496mm)(40.782mm,44.496mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.157mm,44.459mm)(40.855mm,44.459mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.084mm,44.422mm)(40.892mm,44.422mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.084mm,44.386mm)(40.892mm,44.386mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.157mm,44.349mm)(40.855mm,44.349mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.157mm,44.312mm)(40.782mm,44.312mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.157mm,44.275mm)(40.782mm,44.275mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.194mm,44.239mm)(40.745mm,44.239mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Track (40.267mm,44.202mm)(40.671mm,44.202mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Track (40.267mm,44.165mm)(40.671mm,44.165mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (40.304mm,44.128mm)(40.635mm,44.128mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.304mm,46.296mm)(40.635mm,46.296mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.267mm,46.259mm)(40.745mm,46.259mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.267mm,46.222mm)(40.745mm,46.222mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.194mm,46.186mm)(40.782mm,46.186mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.157mm,46.149mm)(40.855mm,46.149mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.157mm,46.112mm)(40.855mm,46.112mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.157mm,46.075mm)(40.782mm,46.075mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.267mm,46.039mm)(40.671mm,46.039mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.267mm,46.002mm)(40.671mm,46.002mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.267mm,45.965mm)(40.671mm,45.965mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (40.304mm,47.729mm)(40.635mm,47.729mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (41.773mm,44.459mm)(42.692mm,44.459mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (41.773mm,44.349mm)(42.692mm,44.349mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (41.773mm,46.149mm)(42.692mm,46.149mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (41.773mm,46.112mm)(42.692mm,46.112mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Track (41.663mm,44.422mm)(42.729mm,44.422mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Track (41.663mm,44.386mm)(42.729mm,44.386mm) on Top Overlay And Pad IC1-4(40.492mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (42.104mm,46.516mm)(42.251mm,46.516mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Track (42.104mm,46.48mm)(42.251mm,46.48mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Track (42.031mm,46.443mm)(42.361mm,46.443mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Track (41.994mm,46.406mm)(42.361mm,46.406mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Track (41.994mm,46.369mm)(42.361mm,46.369mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.994mm,46.333mm)(42.471mm,46.333mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.92mm,46.296mm)(42.508mm,46.296mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,46.259mm)(42.582mm,46.259mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,46.222mm)(42.582mm,46.222mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.773mm,46.186mm)(42.618mm,46.186mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.81mm,46.075mm)(42.618mm,46.075mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.81mm,46.039mm)(42.582mm,46.039mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.81mm,46.002mm)(42.582mm,46.002mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.884mm,45.965mm)(42.508mm,45.965mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.92mm,45.929mm)(42.471mm,45.929mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.92mm,45.892mm)(42.471mm,45.892mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.994mm,45.855mm)(42.435mm,45.855mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Track (42.031mm,45.818mm)(42.361mm,45.818mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Track (42.031mm,45.782mm)(42.361mm,45.782mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Track (42.104mm,45.745mm)(42.325mm,45.745mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (42.141mm,45.708mm)(42.251mm,45.708mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (42.141mm,45.671mm)(42.251mm,45.671mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (42.912mm,46.59mm)(43.169mm,46.59mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (42.949mm,46.553mm)(43.133mm,46.553mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Track (43.023mm,46.516mm)(43.059mm,46.516mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Track (43.023mm,46.48mm)(43.059mm,46.48mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (43.537mm,46.333mm)(44.308mm,46.333mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (43.537mm,46.296mm)(44.345mm,46.296mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (43.427mm,46.259mm)(44.418mm,46.259mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (43.427mm,46.222mm)(44.418mm,46.222mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (43.427mm,46.186mm)(44.455mm,46.186mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (43.39mm,46.149mm)(44.529mm,46.149mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Track (43.39mm,46.112mm)(44.529mm,46.112mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (43.427mm,46.075mm)(44.455mm,46.075mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (43.427mm,46.039mm)(44.418mm,46.039mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (43.427mm,46.002mm)(44.418mm,46.002mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (43.5mm,45.965mm)(44.345mm,45.965mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (43.537mm,45.929mm)(44.308mm,45.929mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Track (43.537mm,45.892mm)(44.308mm,45.892mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (43.61mm,45.855mm)(44.272mm,45.855mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,45.745mm)(43.133mm,45.745mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,45.708mm)(43.169mm,45.708mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,45.671mm)(43.169mm,45.671mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.912mm,45.635mm)(43.243mm,45.635mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.839mm,45.598mm)(43.28mm,45.598mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.839mm,45.561mm)(43.28mm,45.561mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,45.524mm)(43.353mm,45.524mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.729mm,45.488mm)(43.39mm,45.488mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.729mm,45.451mm)(43.39mm,45.451mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,45.414mm)(43.427mm,45.414mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Track (42.692mm,45.12mm)(43.5mm,45.12mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (42.692mm,45.084mm)(43.5mm,45.084mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.773mm,46.149mm)(42.692mm,46.149mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.773mm,46.112mm)(42.692mm,46.112mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.618mm,45.377mm)(43.537mm,45.377mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,45.341mm)(43.61mm,45.341mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Track (42.582mm,45.304mm)(43.61mm,45.304mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Track (42.508mm,45.267mm)(43.61mm,45.267mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Track (42.582mm,45.231mm)(43.61mm,45.231mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (42.582mm,45.194mm)(43.61mm,45.194mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Track (42.618mm,45.157mm)(43.537mm,45.157mm) on Top Overlay And Pad C1-2(42.888mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Track (43.867mm,46.59mm)(43.978mm,46.59mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (43.831mm,46.553mm)(44.051mm,46.553mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Track (43.757mm,46.516mm)(44.161mm,46.516mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Track (43.757mm,46.48mm)(44.161mm,46.48mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Track (43.647mm,46.443mm)(44.161mm,46.443mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Track (43.647mm,46.406mm)(44.198mm,46.406mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Track (43.647mm,46.369mm)(44.198mm,46.369mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,46.333mm)(44.308mm,46.333mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,46.296mm)(44.345mm,46.296mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,46.259mm)(44.418mm,46.259mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,46.222mm)(44.418mm,46.222mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,46.186mm)(44.455mm,46.186mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.39mm,46.149mm)(44.529mm,46.149mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.39mm,46.112mm)(44.529mm,46.112mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,46.075mm)(44.455mm,46.075mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,46.039mm)(44.418mm,46.039mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,46.002mm)(44.418mm,46.002mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,45.965mm)(44.345mm,45.965mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,45.929mm)(44.308mm,45.929mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,45.892mm)(44.308mm,45.892mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,45.855mm)(44.272mm,45.855mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,45.818mm)(44.198mm,45.818mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,45.782mm)(44.198mm,45.782mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,45.745mm)(44.161mm,45.745mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,45.708mm)(44.088mm,45.708mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,45.671mm)(44.088mm,45.671mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,45.635mm)(44.051mm,45.635mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.017mm < 0.254mm) Between Track (43.867mm,45.598mm)(43.978mm,45.598mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.017mm < 0.254mm) Between Track (43.867mm,45.561mm)(43.978mm,45.561mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Track (44.749mm,46.443mm)(44.859mm,46.443mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Track (44.749mm,46.406mm)(44.786mm,46.406mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Track (44.749mm,46.369mm)(44.786mm,46.369mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (45.227mm,46.333mm)(46.108mm,46.333mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (45.19mm,46.296mm)(46.145mm,46.296mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (45.116mm,46.259mm)(46.255mm,46.259mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (45.116mm,46.222mm)(46.255mm,46.222mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Track (45.08mm,46.186mm)(46.292mm,46.186mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Track (45.006mm,46.149mm)(46.365mm,46.149mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Track (45.006mm,46.112mm)(46.365mm,46.112mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Track (45.08mm,46.075mm)(46.292mm,46.075mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (45.116mm,46.039mm)(46.255mm,46.039mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (45.116mm,46.002mm)(46.255mm,46.002mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (45.19mm,45.965mm)(46.145mm,45.965mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (45.227mm,45.929mm)(46.145mm,45.929mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (45.227mm,45.892mm)(46.145mm,45.892mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.749mm,45.855mm)(44.859mm,45.855mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (44.565mm,46.59mm)(45.006mm,46.59mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (44.565mm,46.553mm)(44.97mm,46.553mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Track (44.639mm,46.516mm)(44.896mm,46.516mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Track (44.639mm,46.48mm)(44.896mm,46.48mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,45.818mm)(44.896mm,45.818mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.676mm,45.782mm)(44.896mm,45.782mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.639mm,45.745mm)(44.97mm,45.745mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,45.708mm)(45.006mm,45.708mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.565mm,45.671mm)(45.006mm,45.671mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.529mm,45.635mm)(45.08mm,45.635mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.455mm,45.598mm)(45.116mm,45.598mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.455mm,45.561mm)(45.116mm,45.561mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.418mm,45.524mm)(45.19mm,45.524mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,45.488mm)(45.227mm,45.488mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.345mm,45.451mm)(45.227mm,45.451mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.308mm,45.414mm)(45.263mm,45.414mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.308mm,45.377mm)(45.337mm,45.377mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.272mm,45.341mm)(45.374mm,45.341mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Track (44.272mm,45.304mm)(45.374mm,45.304mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Track (44.161mm,45.267mm)(45.447mm,45.267mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Track (44.198mm,45.231mm)(45.374mm,45.231mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (44.198mm,45.194mm)(45.374mm,45.194mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Track (44.272mm,45.157mm)(45.337mm,45.157mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Track (44.308mm,45.12mm)(45.263mm,45.12mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (44.308mm,45.084mm)(45.263mm,45.084mm) on Top Overlay And Pad C1-1(44.488mm,45.847mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,42.418mm)(30.353mm,54.418mm) on Top Overlay And Pad R4-1(29.718mm,47.282mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,42.418mm)(30.353mm,54.418mm) on Top Overlay And Pad R4-2(29.718mm,45.682mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (47.987mm,40.94mm)(48.695mm,41.065mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (47.863mm,41.647mm)(47.987mm,40.94mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (47.452mm,41.315mm)(48.507mm,40.576mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.876mm,40.602mm)(52.941mm,40.602mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.839mm,40.565mm)(52.941mm,40.565mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,40.528mm)(52.904mm,40.528mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,40.492mm)(52.904mm,40.492mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.765mm,40.455mm)(52.831mm,40.455mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,40.418mm)(52.794mm,40.418mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,40.381mm)(52.794mm,40.381mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.618mm,40.345mm)(52.721mm,40.345mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,40.308mm)(52.684mm,40.308mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,40.271mm)(52.684mm,40.271mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,40.234mm)(52.611mm,40.234mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.508mm,40.198mm)(52.537mm,40.198mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.508mm,40.161mm)(52.537mm,40.161mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,40.124mm)(52.464mm,40.124mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.361mm,40.088mm)(52.464mm,40.088mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.361mm,40.051mm)(52.464mm,40.051mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,40.014mm)(52.427mm,40.014mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,39.977mm)(52.353mm,39.977mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.398mm,39.941mm)(52.317mm,39.941mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.361mm,39.904mm)(52.317mm,39.904mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.325mm,39.867mm)(52.243mm,39.867mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (42.325mm,39.83mm)(52.243mm,39.83mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Track (42.288mm,39.794mm)(52.243mm,39.794mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Track (42.104mm,39.757mm)(52.207mm,39.757mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (42.031mm,39.72mm)(52.133mm,39.72mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.031mm,39.683mm)(52.133mm,39.683mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (41.994mm,39.647mm)(52.133mm,39.647mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (42.288mm,39.61mm)(51.839mm,39.61mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Track (43.463mm,41.447mm)(53.749mm,41.447mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Track (43.427mm,41.41mm)(53.749mm,41.41mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (43.427mm,41.373mm)(53.713mm,41.373mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (43.39mm,41.337mm)(53.639mm,41.337mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Track (43.353mm,41.3mm)(53.639mm,41.3mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Track (43.316mm,41.263mm)(53.602mm,41.263mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Track (43.316mm,41.226mm)(53.235mm,41.226mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.28mm,41.19mm)(53.235mm,41.19mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.153mm)(53.162mm,41.153mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.116mm)(53.162mm,41.116mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.206mm,41.079mm)(53.162mm,41.079mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.169mm,41.043mm)(53.162mm,41.043mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.133mm,41.006mm)(53.272mm,41.006mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.133mm,40.969mm)(53.272mm,40.969mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.096mm,40.932mm)(53.345mm,40.932mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.059mm,40.896mm)(53.235mm,40.896mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.059mm,40.859mm)(53.235mm,40.859mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,40.822mm)(53.235mm,40.822mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.986mm,40.785mm)(53.162mm,40.785mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,40.749mm)(53.125mm,40.749mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,40.712mm)(53.125mm,40.712mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.912mm,40.675mm)(53.051mm,40.675mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.876mm,40.639mm)(52.941mm,40.639mm) on Top Overlay And Pad LED1-2(47.696mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (47.863mm,41.647mm)(48.695mm,41.065mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (47.987mm,40.94mm)(48.695mm,41.065mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (47.863mm,41.647mm)(47.987mm,40.94mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (43.353mm,42.622mm)(54.962mm,42.622mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (43.39mm,42.586mm)(54.888mm,42.586mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Track (43.39mm,42.549mm)(54.888mm,42.549mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (43.427mm,42.512mm)(54.852mm,42.512mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Track (43.5mm,42.475mm)(54.778mm,42.475mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,42.439mm)(54.778mm,42.439mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,42.402mm)(54.741mm,42.402mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,42.365mm)(54.668mm,42.365mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,42.328mm)(54.668mm,42.328mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,42.292mm)(54.631mm,42.292mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.255mm)(53.933mm,42.255mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.218mm)(53.933mm,42.218mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.181mm)(53.933mm,42.181mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,42.145mm)(53.86mm,42.145mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,42.108mm)(53.86mm,42.108mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,42.071mm)(53.86mm,42.071mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,42.035mm)(53.933mm,42.035mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,41.998mm)(53.933mm,41.998mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,41.961mm)(53.97mm,41.961mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.794mm,41.924mm)(54.043mm,41.924mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,41.888mm)(54.043mm,41.888mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,41.851mm)(54.08mm,41.851mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,41.814mm)(54.154mm,41.814mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,41.777mm)(54.154mm,41.777mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.684mm,41.741mm)(54.08mm,41.741mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,41.704mm)(54.043mm,41.704mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,41.667mm)(53.97mm,41.667mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,41.63mm)(53.97mm,41.63mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.574mm,41.594mm)(53.933mm,41.594mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,41.557mm)(53.86mm,41.557mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,41.52mm)(53.86mm,41.52mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,41.483mm)(53.823mm,41.483mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.463mm,41.447mm)(53.749mm,41.447mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,41.41mm)(53.749mm,41.41mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,41.373mm)(53.713mm,41.373mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.39mm,41.337mm)(53.639mm,41.337mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.353mm,41.3mm)(53.639mm,41.3mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.316mm,41.263mm)(53.602mm,41.263mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.316mm,41.226mm)(53.235mm,41.226mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.28mm,41.19mm)(53.235mm,41.19mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.153mm)(53.162mm,41.153mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.116mm)(53.162mm,41.116mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (43.206mm,41.079mm)(53.162mm,41.079mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Track (43.169mm,41.043mm)(53.162mm,41.043mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (43.133mm,41.006mm)(53.272mm,41.006mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (43.133mm,40.969mm)(53.272mm,40.969mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (43.096mm,40.932mm)(53.345mm,40.932mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Track (43.059mm,40.896mm)(53.235mm,40.896mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (43.059mm,40.859mm)(53.235mm,40.859mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Track (43.353mm,42.696mm)(54.962mm,42.696mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Track (43.28mm,42.659mm)(54.998mm,42.659mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,42.418mm)(68.353mm,42.418mm) on Top Overlay And Pad LED1-1(48.57mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.174mm,46.7mm)(57.313mm,46.7mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.174mm,46.663mm)(57.276mm,46.663mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,46.627mm)(57.203mm,46.627mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,46.59mm)(57.203mm,46.59mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.063mm,46.553mm)(57.129mm,46.553mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.516mm)(57.129mm,46.516mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.48mm)(57.129mm,46.48mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.443mm)(57.056mm,46.443mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Track (46.953mm,46.406mm)(57.019mm,46.406mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Track (46.953mm,46.369mm)(57.019mm,46.369mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.843mm,46.333mm)(56.945mm,46.333mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (46.843mm,46.296mm)(56.835mm,46.296mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (46.733mm,46.259mm)(56.799mm,46.259mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (46.733mm,46.222mm)(56.799mm,46.222mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (46.696mm,46.186mm)(56.725mm,46.186mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (46.917mm,47.618mm)(58.194mm,47.618mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (46.953mm,47.582mm)(58.121mm,47.582mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (47.798mm,47.545mm)(58.084mm,47.545mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Track (47.027mm,47.508mm)(58.084mm,47.508mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (47.063mm,47.471mm)(58.048mm,47.471mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Track (47.725mm,47.435mm)(57.974mm,47.435mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Track (47.688mm,47.398mm)(57.974mm,47.398mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.651mm,47.361mm)(57.937mm,47.361mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.651mm,47.325mm)(57.533mm,47.325mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.615mm,47.288mm)(57.533mm,47.288mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.578mm,47.251mm)(57.497mm,47.251mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.541mm,47.214mm)(57.497mm,47.214mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.541mm,47.178mm)(57.423mm,47.178mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.504mm,47.141mm)(57.423mm,47.141mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.468mm,47.104mm)(57.497mm,47.104mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.468mm,47.067mm)(57.497mm,47.067mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.431mm,47.031mm)(57.497mm,47.031mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.394mm,46.994mm)(57.533mm,46.994mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.357mm,46.957mm)(57.533mm,46.957mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.357mm,46.92mm)(57.533mm,46.92mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.321mm,46.884mm)(57.423mm,46.884mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.284mm,46.847mm)(57.386mm,46.847mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.284mm,46.81mm)(57.386mm,46.81mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.247mm,46.773mm)(57.313mm,46.773mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.21mm,46.737mm)(57.313mm,46.737mm) on Top Overlay And Pad R6-1(49.276mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Track (45.227mm,44.68mm)(56.468mm,44.68mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (45.227mm,44.643mm)(56.468mm,44.643mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Track (45.19mm,44.606mm)(56.468mm,44.606mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Track (46.696mm,46.002mm)(56.615mm,46.002mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Track (46.659mm,45.965mm)(56.615mm,45.965mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (46.659mm,45.929mm)(56.578mm,45.929mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Track (46.623mm,45.892mm)(56.578mm,45.892mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Track (46.402mm,45.855mm)(56.505mm,45.855mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Track (46.292mm,45.818mm)(56.468mm,45.818mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Track (46.292mm,45.782mm)(56.468mm,45.782mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,45.745mm)(56.468mm,45.745mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.182mm,45.708mm)(56.394mm,45.708mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.182mm,45.671mm)(56.394mm,45.671mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,45.635mm)(56.358mm,45.635mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,45.598mm)(56.358mm,45.598mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,45.561mm)(56.358mm,45.561mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,45.524mm)(56.284mm,45.524mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.488mm)(56.247mm,45.488mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.451mm)(56.247mm,45.451mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.414mm)(56.211mm,45.414mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,45.377mm)(56.211mm,45.377mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.341mm)(56.137mm,45.341mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.304mm)(56.137mm,45.304mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.814mm,45.267mm)(56.101mm,45.267mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.231mm)(56.101mm,45.231mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.194mm)(56.101mm,45.194mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,45.157mm)(56.027mm,45.157mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.12mm)(55.99mm,45.12mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.084mm)(55.99mm,45.084mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.047mm)(55.917mm,45.047mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.01mm)(56.137mm,45.01mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.961mm,44.973mm)(56.137mm,44.973mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,44.937mm)(56.211mm,44.937mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,44.9mm)(56.247mm,44.9mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.447mm,44.863mm)(56.247mm,44.863mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.254mm) Between Track (45.374mm,44.826mm)(56.247mm,44.826mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Track (45.337mm,44.79mm)(56.284mm,44.79mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Track (45.337mm,44.753mm)(56.284mm,44.753mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Track (45.263mm,44.716mm)(56.358mm,44.716mm) on Top Overlay And Pad R6-2(49.276mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (51.162mm,40.94mm)(51.87mm,41.065mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (51.038mm,41.647mm)(51.162mm,40.94mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (50.627mm,41.315mm)(51.682mm,40.576mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.876mm,40.602mm)(52.941mm,40.602mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.839mm,40.565mm)(52.941mm,40.565mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,40.528mm)(52.904mm,40.528mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.802mm,40.492mm)(52.904mm,40.492mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.765mm,40.455mm)(52.831mm,40.455mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,40.418mm)(52.794mm,40.418mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.692mm,40.381mm)(52.794mm,40.381mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.618mm,40.345mm)(52.721mm,40.345mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,40.308mm)(52.684mm,40.308mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,40.271mm)(52.684mm,40.271mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.582mm,40.234mm)(52.611mm,40.234mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.508mm,40.198mm)(52.537mm,40.198mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.508mm,40.161mm)(52.537mm,40.161mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,40.124mm)(52.464mm,40.124mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.361mm,40.088mm)(52.464mm,40.088mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.361mm,40.051mm)(52.464mm,40.051mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,40.014mm)(52.427mm,40.014mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,39.977mm)(52.353mm,39.977mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.398mm,39.941mm)(52.317mm,39.941mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.361mm,39.904mm)(52.317mm,39.904mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.325mm,39.867mm)(52.243mm,39.867mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (42.325mm,39.83mm)(52.243mm,39.83mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Track (42.288mm,39.794mm)(52.243mm,39.794mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Track (42.104mm,39.757mm)(52.207mm,39.757mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (42.031mm,39.72mm)(52.133mm,39.72mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.031mm,39.683mm)(52.133mm,39.683mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (41.994mm,39.647mm)(52.133mm,39.647mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Track (42.288mm,39.61mm)(51.839mm,39.61mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Track (43.463mm,41.447mm)(53.749mm,41.447mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Track (43.427mm,41.41mm)(53.749mm,41.41mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (43.427mm,41.373mm)(53.713mm,41.373mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (43.39mm,41.337mm)(53.639mm,41.337mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Track (43.353mm,41.3mm)(53.639mm,41.3mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Track (43.316mm,41.263mm)(53.602mm,41.263mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Track (43.316mm,41.226mm)(53.235mm,41.226mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.28mm,41.19mm)(53.235mm,41.19mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.153mm)(53.162mm,41.153mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.116mm)(53.162mm,41.116mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.206mm,41.079mm)(53.162mm,41.079mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.169mm,41.043mm)(53.162mm,41.043mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.133mm,41.006mm)(53.272mm,41.006mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.133mm,40.969mm)(53.272mm,40.969mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.096mm,40.932mm)(53.345mm,40.932mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.059mm,40.896mm)(53.235mm,40.896mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.059mm,40.859mm)(53.235mm,40.859mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.023mm,40.822mm)(53.235mm,40.822mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.986mm,40.785mm)(53.162mm,40.785mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,40.749mm)(53.125mm,40.749mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.949mm,40.712mm)(53.125mm,40.712mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.912mm,40.675mm)(53.051mm,40.675mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.876mm,40.639mm)(52.941mm,40.639mm) on Top Overlay And Pad LED2-2(50.871mm,40.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (51.038mm,41.647mm)(51.87mm,41.065mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Track (51.162mm,40.94mm)(51.87mm,41.065mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Track (51.038mm,41.647mm)(51.162mm,40.94mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (43.353mm,42.622mm)(54.962mm,42.622mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (43.39mm,42.586mm)(54.888mm,42.586mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Track (43.39mm,42.549mm)(54.888mm,42.549mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Track (43.427mm,42.512mm)(54.852mm,42.512mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Track (43.5mm,42.475mm)(54.778mm,42.475mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,42.439mm)(54.778mm,42.439mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,42.402mm)(54.741mm,42.402mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,42.365mm)(54.668mm,42.365mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,42.328mm)(54.668mm,42.328mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,42.292mm)(54.631mm,42.292mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.255mm)(53.933mm,42.255mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.218mm)(53.933mm,42.218mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.72mm,42.181mm)(53.933mm,42.181mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,42.145mm)(53.86mm,42.145mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,42.108mm)(53.86mm,42.108mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,42.071mm)(53.86mm,42.071mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,42.035mm)(53.933mm,42.035mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.867mm,41.998mm)(53.933mm,41.998mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.831mm,41.961mm)(53.97mm,41.961mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.794mm,41.924mm)(54.043mm,41.924mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,41.888mm)(54.043mm,41.888mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.757mm,41.851mm)(54.08mm,41.851mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,41.814mm)(54.154mm,41.814mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.435mm,41.777mm)(54.154mm,41.777mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.684mm,41.741mm)(54.08mm,41.741mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.647mm,41.704mm)(54.043mm,41.704mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,41.667mm)(53.97mm,41.667mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.61mm,41.63mm)(53.97mm,41.63mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.574mm,41.594mm)(53.933mm,41.594mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.537mm,41.557mm)(53.86mm,41.557mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,41.52mm)(53.86mm,41.52mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.5mm,41.483mm)(53.823mm,41.483mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.463mm,41.447mm)(53.749mm,41.447mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,41.41mm)(53.749mm,41.41mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.427mm,41.373mm)(53.713mm,41.373mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.39mm,41.337mm)(53.639mm,41.337mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.353mm,41.3mm)(53.639mm,41.3mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.316mm,41.263mm)(53.602mm,41.263mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.316mm,41.226mm)(53.235mm,41.226mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.28mm,41.19mm)(53.235mm,41.19mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.153mm)(53.162mm,41.153mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.243mm,41.116mm)(53.162mm,41.116mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Track (43.206mm,41.079mm)(53.162mm,41.079mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Track (43.169mm,41.043mm)(53.162mm,41.043mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (43.133mm,41.006mm)(53.272mm,41.006mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (43.133mm,40.969mm)(53.272mm,40.969mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (43.096mm,40.932mm)(53.345mm,40.932mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Track (43.059mm,40.896mm)(53.235mm,40.896mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (43.059mm,40.859mm)(53.235mm,40.859mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Track (43.353mm,42.696mm)(54.962mm,42.696mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Track (43.28mm,42.659mm)(54.998mm,42.659mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.353mm,42.418mm)(68.353mm,42.418mm) on Top Overlay And Pad LED2-1(51.745mm,41.772mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.174mm,46.7mm)(57.313mm,46.7mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.174mm,46.663mm)(57.276mm,46.663mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,46.627mm)(57.203mm,46.627mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.1mm,46.59mm)(57.203mm,46.59mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.063mm,46.553mm)(57.129mm,46.553mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.516mm)(57.129mm,46.516mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.48mm)(57.129mm,46.48mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.027mm,46.443mm)(57.056mm,46.443mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Track (46.953mm,46.406mm)(57.019mm,46.406mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Track (46.953mm,46.369mm)(57.019mm,46.369mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.843mm,46.333mm)(56.945mm,46.333mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (46.843mm,46.296mm)(56.835mm,46.296mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (46.733mm,46.259mm)(56.799mm,46.259mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (46.733mm,46.222mm)(56.799mm,46.222mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (46.696mm,46.186mm)(56.725mm,46.186mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (46.917mm,47.618mm)(58.194mm,47.618mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Track (46.953mm,47.582mm)(58.121mm,47.582mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (47.798mm,47.545mm)(58.084mm,47.545mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Track (47.027mm,47.508mm)(58.084mm,47.508mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Track (47.063mm,47.471mm)(58.048mm,47.471mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Track (47.725mm,47.435mm)(57.974mm,47.435mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Track (47.688mm,47.398mm)(57.974mm,47.398mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.651mm,47.361mm)(57.937mm,47.361mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.651mm,47.325mm)(57.533mm,47.325mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.615mm,47.288mm)(57.533mm,47.288mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.578mm,47.251mm)(57.497mm,47.251mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.541mm,47.214mm)(57.497mm,47.214mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.541mm,47.178mm)(57.423mm,47.178mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.504mm,47.141mm)(57.423mm,47.141mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.468mm,47.104mm)(57.497mm,47.104mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.468mm,47.067mm)(57.497mm,47.067mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.431mm,47.031mm)(57.497mm,47.031mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.394mm,46.994mm)(57.533mm,46.994mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.357mm,46.957mm)(57.533mm,46.957mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.357mm,46.92mm)(57.533mm,46.92mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.321mm,46.884mm)(57.423mm,46.884mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.284mm,46.847mm)(57.386mm,46.847mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.284mm,46.81mm)(57.386mm,46.81mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.247mm,46.773mm)(57.313mm,46.773mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (47.21mm,46.737mm)(57.313mm,46.737mm) on Top Overlay And Pad R5-1(51.435mm,46.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Track (45.227mm,44.68mm)(56.468mm,44.68mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (45.227mm,44.643mm)(56.468mm,44.643mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Track (45.19mm,44.606mm)(56.468mm,44.606mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Track (46.696mm,46.002mm)(56.615mm,46.002mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Track (46.659mm,45.965mm)(56.615mm,45.965mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (46.659mm,45.929mm)(56.578mm,45.929mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Track (46.623mm,45.892mm)(56.578mm,45.892mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Track (46.402mm,45.855mm)(56.505mm,45.855mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Track (46.292mm,45.818mm)(56.468mm,45.818mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Track (46.292mm,45.782mm)(56.468mm,45.782mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.292mm,45.745mm)(56.468mm,45.745mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.182mm,45.708mm)(56.394mm,45.708mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.182mm,45.671mm)(56.394mm,45.671mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,45.635mm)(56.358mm,45.635mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,45.598mm)(56.358mm,45.598mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.145mm,45.561mm)(56.358mm,45.561mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.108mm,45.524mm)(56.284mm,45.524mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.488mm)(56.247mm,45.488mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.451mm)(56.247mm,45.451mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.414mm)(56.211mm,45.414mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,45.377mm)(56.211mm,45.377mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.341mm)(56.137mm,45.341mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.304mm)(56.137mm,45.304mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.814mm,45.267mm)(56.101mm,45.267mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.231mm)(56.101mm,45.231mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.888mm,45.194mm)(56.101mm,45.194mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,45.157mm)(56.027mm,45.157mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.12mm)(55.99mm,45.12mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.084mm)(55.99mm,45.084mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (46.035mm,45.047mm)(55.917mm,45.047mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.998mm,45.01mm)(56.137mm,45.01mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.961mm,44.973mm)(56.137mm,44.973mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,44.937mm)(56.211mm,44.937mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.925mm,44.9mm)(56.247mm,44.9mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.447mm,44.863mm)(56.247mm,44.863mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.254mm) Between Track (45.374mm,44.826mm)(56.247mm,44.826mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Track (45.337mm,44.79mm)(56.284mm,44.79mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Track (45.337mm,44.753mm)(56.284mm,44.753mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Track (45.263mm,44.716mm)(56.358mm,44.716mm) on Top Overlay And Pad R5-2(51.435mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (43.166mm,42.264mm)(43.956mm,42.264mm) on Bottom Overlay And Pad U1-44(44.8mm,41.635mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (43.166mm,42.264mm)(43.956mm,42.264mm) on Bottom Overlay And Pad U1-1(42.322mm,41.635mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.816mm,52.985mm)(54.816mm,54.075mm) on Bottom Overlay And Pad SW1-4(53.866mm,52.07mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.816mm,50.445mm)(54.816mm,51.155mm) on Bottom Overlay And Pad SW1-4(53.866mm,52.07mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.816mm,47.905mm)(54.816mm,48.615mm) on Bottom Overlay And Pad SW1-3(53.866mm,49.53mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.816mm,50.445mm)(54.816mm,51.155mm) on Bottom Overlay And Pad SW1-3(53.866mm,49.53mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.816mm,45.365mm)(54.816mm,46.075mm) on Bottom Overlay And Pad SW1-2(53.866mm,46.99mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.816mm,47.905mm)(54.816mm,48.615mm) on Bottom Overlay And Pad SW1-2(53.866mm,46.99mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.816mm,45.365mm)(54.816mm,46.075mm) on Bottom Overlay And Pad SW1-1(53.866mm,44.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.816mm,42.445mm)(54.816mm,43.535mm) on Bottom Overlay And Pad SW1-1(53.866mm,44.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (61.516mm,45.365mm)(61.516mm,46.075mm) on Bottom Overlay And Pad SW1-8(62.466mm,44.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (61.516mm,42.445mm)(61.516mm,43.535mm) on Bottom Overlay And Pad SW1-8(62.466mm,44.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (61.516mm,45.365mm)(61.516mm,46.075mm) on Bottom Overlay And Pad SW1-7(62.466mm,46.99mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (61.516mm,47.905mm)(61.516mm,48.615mm) on Bottom Overlay And Pad SW1-7(62.466mm,46.99mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (61.516mm,52.985mm)(61.516mm,54.075mm) on Bottom Overlay And Pad SW1-5(62.466mm,52.07mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (61.516mm,50.445mm)(61.516mm,51.155mm) on Bottom Overlay And Pad SW1-5(62.466mm,52.07mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (61.516mm,47.905mm)(61.516mm,48.615mm) on Bottom Overlay And Pad SW1-6(62.466mm,49.53mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (61.516mm,50.445mm)(61.516mm,51.155mm) on Bottom Overlay And Pad SW1-6(62.466mm,49.53mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
Rule Violations :2460

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 2559
Time Elapsed        : 00:00:06