{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510910103381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510910103385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 17:15:03 2017 " "Processing started: Fri Nov 17 17:15:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510910103385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510910103385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M_Top -c M_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off M_Top -c M_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510910103385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1510910103672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_uarttop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_uarttop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_UartTop-arch_M_UartTop " "Found design unit 1: M_UartTop-arch_M_UartTop" {  } { { "src/M_UartTop.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartTop.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112736 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_UartTop " "Found entity 1: M_UartTop" {  } { { "src/M_UartTop.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartTop.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_uartsend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_uartsend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_UartSend-arch_M_UartSend " "Found design unit 1: M_UartSend-arch_M_UartSend" {  } { { "src/M_UartSend.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartSend.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112738 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_UartSend " "Found entity 1: M_UartSend" {  } { { "src/M_UartSend.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartSend.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_uartrecvtop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_uartrecvtop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_UartRecvTop-arch_M_UartRecvTop " "Found design unit 1: M_UartRecvTop-arch_M_UartRecvTop" {  } { { "src/M_UartRecvTop.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartRecvTop.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112739 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_UartRecvTop " "Found entity 1: M_UartRecvTop" {  } { { "src/M_UartRecvTop.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartRecvTop.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_recvvol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_recvvol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_RecvVol-arch_M_RecvVol " "Found design unit 1: M_RecvVol-arch_M_RecvVol" {  } { { "src/M_RecvVol.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_RecvVol.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112740 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_RecvVol " "Found entity 1: M_RecvVol" {  } { { "src/M_RecvVol.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_RecvVol.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_recvcurt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_recvcurt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_RecvCurt-arch_M_RecvCurt " "Found design unit 1: M_RecvCurt-arch_M_RecvCurt" {  } { { "src/M_RecvCurt.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_RecvCurt.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112742 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_RecvCurt " "Found entity 1: M_RecvCurt" {  } { { "src/M_RecvCurt.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_RecvCurt.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_recvcmd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_recvcmd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_RecvCmd-arch_M_RecvCmd " "Found design unit 1: M_RecvCmd-arch_M_RecvCmd" {  } { { "src/M_RecvCmd.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_RecvCmd.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112743 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_RecvCmd " "Found entity 1: M_RecvCmd" {  } { { "src/M_RecvCmd.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_RecvCmd.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_fpgatype.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_fpgatype.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_FpgaType-arch_M_FpgaType " "Found design unit 1: M_FpgaType-arch_M_FpgaType" {  } { { "src/M_FpgaType.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_FpgaType.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112745 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_FpgaType " "Found entity 1: M_FpgaType" {  } { { "src/M_FpgaType.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_FpgaType.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_cmparvol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_cmparvol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_CmparVol-arch_M_CmparVol " "Found design unit 1: M_CmparVol-arch_M_CmparVol" {  } { { "src/M_CmparVol.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparVol.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112747 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_CmparVol " "Found entity 1: M_CmparVol" {  } { { "src/M_CmparVol.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparVol.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_cmparcurt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_cmparcurt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_CmparCurt-arch_M_CmparCurt " "Found design unit 1: M_CmparCurt-arch_M_CmparCurt" {  } { { "src/M_CmparCurt.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparCurt.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112749 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_CmparCurt " "Found entity 1: M_CmparCurt" {  } { { "src/M_CmparCurt.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmparCurt.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_cmdparse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_cmdparse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_CmdParse-arch_M_CmdParse " "Found design unit 1: M_CmdParse-arch_M_CmdParse" {  } { { "src/M_CmdParse.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmdParse.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112751 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_CmdParse " "Found entity 1: M_CmdParse" {  } { { "src/M_CmdParse.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_CmdParse.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112751 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/M_UartRecv.vhd " "Can't analyze file -- file src/M_UartRecv.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1510910112752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_Top-arch_M_Top " "Found design unit 1: M_Top-arch_M_Top" {  } { { "src/M_Top.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112753 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Top " "Found entity 1: M_Top" {  } { { "src/M_Top.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112753 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/M_CmndParse.vhd " "Can't analyze file -- file src/M_CmndParse.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1510910112755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_clkpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_clkpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_clkpll-SYN " "Found design unit 1: m_clkpll-SYN" {  } { { "ip/M_ClkPll.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/ip/M_ClkPll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112756 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_ClkPll " "Found entity 1: M_ClkPll" {  } { { "ip/M_ClkPll.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/ip/M_ClkPll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M_Top " "Elaborating entity \"M_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510910112793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_ClkPll M_ClkPll:U_M_ClkPll_0 " "Elaborating entity \"M_ClkPll\" for hierarchy \"M_ClkPll:U_M_ClkPll_0\"" {  } { { "src/M_Top.vhd" "U_M_ClkPll_0" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\"" {  } { { "ip/M_ClkPll.vhd" "altpll_component" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/ip/M_ClkPll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\"" {  } { { "ip/M_ClkPll.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/ip/M_ClkPll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component " "Instantiated megafunction \"M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=M_ClkPll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=M_ClkPll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112838 ""}  } { { "ip/M_ClkPll.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/ip/M_ClkPll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510910112838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/m_clkpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/m_clkpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_ClkPll_altpll " "Found entity 1: M_ClkPll_altpll" {  } { { "db/m_clkpll_altpll.v" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/m_clkpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910112901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910112901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_ClkPll_altpll M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated " "Elaborating entity \"M_ClkPll_altpll\" for hierarchy \"M_ClkPll:U_M_ClkPll_0\|altpll:altpll_component\|M_ClkPll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_FpgaType M_FpgaType:U_M_FpgaType_0 " "Elaborating entity \"M_FpgaType\" for hierarchy \"M_FpgaType:U_M_FpgaType_0\"" {  } { { "src/M_Top.vhd" "U_M_FpgaType_0" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_UartTop M_UartTop:U_M_UartTop_0 " "Elaborating entity \"M_UartTop\" for hierarchy \"M_UartTop:U_M_UartTop_0\"" {  } { { "src/M_Top.vhd" "U_M_UartTop_0" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_UartRecvTop M_UartTop:U_M_UartTop_0\|M_UartRecvTop:U_M_UartRecvTop " "Elaborating entity \"M_UartRecvTop\" for hierarchy \"M_UartTop:U_M_UartTop_0\|M_UartRecvTop:U_M_UartRecvTop\"" {  } { { "src/M_UartTop.vhd" "U_M_UartRecvTop" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartTop.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_RecvVol M_UartTop:U_M_UartTop_0\|M_UartRecvTop:U_M_UartRecvTop\|M_RecvVol:U_M_RecvVol " "Elaborating entity \"M_RecvVol\" for hierarchy \"M_UartTop:U_M_UartTop_0\|M_UartRecvTop:U_M_UartRecvTop\|M_RecvVol:U_M_RecvVol\"" {  } { { "src/M_UartRecvTop.vhd" "U_M_RecvVol" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartRecvTop.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_RecvCurt M_UartTop:U_M_UartTop_0\|M_UartRecvTop:U_M_UartRecvTop\|M_RecvCurt:U_M_RecvCurt " "Elaborating entity \"M_RecvCurt\" for hierarchy \"M_UartTop:U_M_UartTop_0\|M_UartRecvTop:U_M_UartRecvTop\|M_RecvCurt:U_M_RecvCurt\"" {  } { { "src/M_UartRecvTop.vhd" "U_M_RecvCurt" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartRecvTop.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_RecvCmd M_UartTop:U_M_UartTop_0\|M_UartRecvTop:U_M_UartRecvTop\|M_RecvCmd:U_M_RecvCmd " "Elaborating entity \"M_RecvCmd\" for hierarchy \"M_UartTop:U_M_UartTop_0\|M_UartRecvTop:U_M_UartRecvTop\|M_RecvCmd:U_M_RecvCmd\"" {  } { { "src/M_UartRecvTop.vhd" "U_M_RecvCmd" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartRecvTop.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910112990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_UartSend M_UartTop:U_M_UartTop_0\|M_UartSend:U_M_UartSend " "Elaborating entity \"M_UartSend\" for hierarchy \"M_UartTop:U_M_UartTop_0\|M_UartSend:U_M_UartSend\"" {  } { { "src/M_UartTop.vhd" "U_M_UartSend" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_UartTop.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910113015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_CmparVol M_CmparVol:U_M_CmparVol_0 " "Elaborating entity \"M_CmparVol\" for hierarchy \"M_CmparVol:U_M_CmparVol_0\"" {  } { { "src/M_Top.vhd" "U_M_CmparVol_0" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910113030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_CmparCurt M_CmparCurt:U_M_CmparCurt_0 " "Elaborating entity \"M_CmparCurt\" for hierarchy \"M_CmparCurt:U_M_CmparCurt_0\"" {  } { { "src/M_Top.vhd" "U_M_CmparCurt_0" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910113113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_CmdParse M_CmdParse:U_M_CmdParse_0 " "Elaborating entity \"M_CmdParse\" for hierarchy \"M_CmdParse:U_M_CmdParse_0\"" {  } { { "src/M_Top.vhd" "U_M_CmdParse_0" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/src/M_Top.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510910113173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l124 " "Found entity 1: altsyncram_l124" {  } { { "db/altsyncram_l124.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/altsyncram_l124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910114159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910114159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/mux_0tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910114295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910114295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910114354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910114354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ii " "Found entity 1: cntr_2ii" {  } { { "db/cntr_2ii.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cntr_2ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910114427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910114427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910114463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910114463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cntr_h6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910114513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910114513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cntr_mgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910114577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910114577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910114604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910114604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910114666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910114666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910114698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910114698 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510910114922 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1510910114975 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.11.17.17:15:19 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl " "2017.11.17.17:15:19 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1510910119078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1510910120995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1510910121152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1510910122278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1510910122294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1510910122310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1510910122342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1510910122342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1510910122342 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1510910123062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/alt_sld_fab.v" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910123156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910123156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910123177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910123177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910123178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910123178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910123184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910123184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910123208 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910123208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910123208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171102_v1.0/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510910123217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510910123217 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1510910123463 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1510910123463 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1510910123463 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1510910123463 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1510910123463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510910124192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 17:15:24 2017 " "Processing ended: Fri Nov 17 17:15:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510910124192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510910124192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510910124192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510910124192 ""}
