<?xml version="1.0"?>

<sdl version="2.0"/>

<variables>
    <lat> 1ns </lat>
	<buslat> 50ps </buslat>
</variables>

<param_include>
  <M5Params>
        <debug>                     0    </debug>
        <info>                    yes    </info>
        <registerExit>            yes    </registerExit>
        <numBarrier>                1    </numBarrier>
        <frequency>             2 Ghz    </frequency>
        <statFile>            out.txt    </statFile>
        <configFile>     simpleM5.xml </configFile>
  </M5Params>

  <l1CacheParams>
            <debug> 0 </debug>
            <cache_frequency> 2 Ghz  </cache_frequency>
            <replacement_policy> lru </replacement_policy> 
            <associativity> 2 </associativity>
            <cache_size> 8 KB </cache_size>
            <cache_line_size> 64 </cache_line_size>
            <num_parents> 1 </num_parents>
            <num_children> 1 </num_children>
            <access_latency_cycles> 4 </access_latency_cycles>
            <mshr_num_entries> 4096 </mshr_num_entries>
            <L1> 1 </L1>
  </l1CacheParams>
  <l2CacheParams>
            <debug> 0 </debug>
            <cache_frequency> 2 Ghz  </cache_frequency>
            <replacement_policy> lru </replacement_policy> 
            <associativity> 8 </associativity>
            <cache_size> 128 KB </cache_size>
            <cache_line_size> 64 </cache_line_size>
            <num_parents> 1 </num_parents>
            <num_children> 16 </num_children>
            <access_latency_cycles> 10 </access_latency_cycles>
            <mshr_num_entries> 4096 </mshr_num_entries>
            <L1> 0 </L1>
  </l2CacheParams>

</param_include>

<config>
    stopAtCycle=200ms
    debug-file=outT
</config>
 <!---------------- Cores  ------------------>

<sst>
    <component name=system type=m5C.M5 rank=0 >
        <params include=M5Params>
            <mem_initializer_port> core0-dcache </mem_initializer_port>
        </params>
        <link name=core0-dcache port=core0-dcache latency=$lat />    
        <link name=core0-icache port=core0-icache latency=$lat />    
        <link name=core1-dcache port=core1-dcache latency=$lat />    
        <link name=core1-icache port=core1-icache latency=$lat />    
        <link name=core2-dcache port=core2-dcache latency=$lat />    
        <link name=core2-icache port=core2-icache latency=$lat />    
        <link name=core3-dcache port=core3-dcache latency=$lat />    
        <link name=core3-icache port=core3-icache latency=$lat />    
        <link name=core4-dcache port=core4-dcache latency=$lat />    
        <link name=core4-icache port=core4-icache latency=$lat />    
        <link name=core5-dcache port=core5-dcache latency=$lat />    
        <link name=core5-icache port=core5-icache latency=$lat />    
        <link name=core6-dcache port=core6-dcache latency=$lat />    
        <link name=core6-icache port=core6-icache latency=$lat />    
        <link name=core7-dcache port=core7-dcache latency=$lat />    
        <link name=core7-icache port=core7-icache latency=$lat />    
    </component>
   

    <!----------- Memory Hierarchy  ------------>

	<component name="c0.l1Dcache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core0-dcache port=child_id_0 latency=$lat />
		<link name=c0dcache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c0.l1Icache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core0-icache port=child_id_0 latency=$lat />
		<link name=c0icache_bus_link port=parent_id_0 latency=$buslat />
	</component>


	<component name="c1.l1Dcache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core1-dcache port=child_id_0 latency=$lat />
		<link name=c1dcache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c1.l1Icache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core1-icache port=child_id_0 latency=$lat />
		<link name=c1icache_bus_link port=parent_id_0 latency=$buslat />
	</component>


	<component name="c2.l1Dcache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core2-dcache port=child_id_0 latency=$lat />
		<link name=c2dcache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c2.l1Icache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core2-icache port=child_id_0 latency=$lat />
		<link name=c2icache_bus_link port=parent_id_0 latency=$buslat />
	</component>


	<component name="c3.l1Dcache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core3-dcache port=child_id_0 latency=$lat />
		<link name=c3dcache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c3.l1Icache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core3-icache port=child_id_0 latency=$lat />
		<link name=c3icache_bus_link port=parent_id_0 latency=$buslat />
	</component>


	<component name="c4.l1Dcache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core4-dcache port=child_id_0 latency=$lat />
		<link name=c4dcache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c4.l1Icache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core4-icache port=child_id_0 latency=$lat />
		<link name=c4icache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c5.l1Dcache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core5-dcache port=child_id_0 latency=$lat />
		<link name=c5dcache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c5.l1Icache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core5-icache port=child_id_0 latency=$lat />
		<link name=c5icache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c6.l1Dcache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core6-dcache port=child_id_0 latency=$lat />
		<link name=c6dcache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c6.l1Icache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core6-icache port=child_id_0 latency=$lat />
		<link name=c6icache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c7.l1Dcache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core7-dcache port=child_id_0 latency=$lat />
		<link name=c7dcache_bus_link port=parent_id_0 latency=$buslat />
	</component>

	<component name="c7.l1Icache" type="poseidon.Cache">
        <params include=l1CacheParams />
		<link name=core7-icache port=child_id_0 latency=$lat />
		<link name=c7icache_bus_link port=parent_id_0 latency=$buslat />
	</component>




	<component name="l2cache" type="poseidon.Cache">
		<params include=l2CacheParams />
		<link name=c0dcache_bus_link port=child_id_0 latency=$buslat />
		<link name=c0icache_bus_link port=child_id_1 latency=$buslat />
		<link name=c1dcache_bus_link port=child_id_2 latency=$buslat />
		<link name=c1icache_bus_link port=child_id_3 latency=$buslat />
		<link name=c2dcache_bus_link port=child_id_4 latency=$buslat />
		<link name=c2icache_bus_link port=child_id_5 latency=$buslat />
		<link name=c3dcache_bus_link port=child_id_6 latency=$buslat />
		<link name=c3icache_bus_link port=child_id_7 latency=$buslat />
		<link name=c4dcache_bus_link port=child_id_8 latency=$buslat />
		<link name=c4icache_bus_link port=child_id_9 latency=$buslat />
		<link name=c5dcache_bus_link port=child_id_10 latency=$buslat />
		<link name=c5icache_bus_link port=child_id_11 latency=$buslat />
		<link name=c6dcache_bus_link port=child_id_12 latency=$buslat />
		<link name=c6icache_bus_link port=child_id_13 latency=$buslat />
		<link name=c7dcache_bus_link port=child_id_14 latency=$buslat />
		<link name=c7icache_bus_link port=child_id_15 latency=$buslat />
		<link name=mem_bus_link port=parent_id_0 latency=$buslat />
	</component>


    <component name="memory" type="poseidon.MemController">
        <params>
            <rangeStart>  0 </rangeStart>
            <access_time> 50 ns </access_time>
            <mem_size>    1024  </mem_size>
            <clock>       2GHz </clock>
        </params>
        <link name=mem_bus_link port=direct_link latency=$buslat />
    </component>
   
</sst>
