Design and Verify UART using a layered Testbench
