# vsim -f hds_args.tmp -no_autoacc -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 11:24:45 on May 10,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/rd.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/rd_dc_u.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/rs1.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/rs1_dc_u.ali.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/rs2.ali, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/rs2.ali.
# 
# stdin: <EOF>
ls
# @_opt
# @_opt1
# _info
# _lib.qdb
# _lib1_5.qdb
# _lib1_5.qpg
# _lib1_5.qtl
# _opt__lock
# _temp
# _tempmsg
# _vmake
# hds_args.tmp
# modelsim.ini
# riscViOTest.mif
# transcript
# vsim.wlf
# wave.do
# End time: 11:25:14 on May 10,2024, Elapsed time: 0:00:29
# Errors: 0, Warnings: 7
