(librepcb_symbol f1888812-c3b4-429c-89c7-91733dce245a
 (name "FULL_ADDER_4")
 (description "\ncreated from file---  ./Logic/FULL_ADDER_4.csv.\nGenerated with librepcb-parts-generator (generate_logic_sym.py)")
 (keywords "digital,logic")
 (author "John Eaton")
 (version "0.1")
 (created 2019-12-17T00:00:00Z)
 (deprecated false)
 (category 9212a13b-d12d-4d13-b2c3-07a6c86e5e5c)
 (pin fa996838-bd3f-4f4c-93ad-c6f13df5b5c9 (name "A")
  (position -15.24 5.08) (rotation 0.0) (length 5.08)
 )
 (pin 14913b6e-2484-4be9-9581-5206cb640106 (name "B")
  (position -15.24 0.0) (rotation 0.0) (length 5.08)
 )
 (pin 7e412019-826b-4d4b-8789-010ebff94a67 (name "CARRY_IN")
  (position -15.24 -5.08) (rotation 0.0) (length 5.08)
 )
 (pin 03551acf-d055-4168-806e-83661b931c4f (name "SUM")
  (position 15.24 5.08) (rotation 180.0) (length 5.08)
 )
 (pin c2ff9d61-7e90-4bab-a0f7-2127e4d8ada8 (name "CARRY_OUT")
  (position 15.24 -5.08) (rotation 180.0) (length 5.08)
 )
 (polygon 90d1e29f-cac4-46be-953d-49a1dad6940f (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -10.16 10.16) (angle 0.0))
  (vertex (position 10.16 10.16) (angle 0.0))
  (vertex (position 10.16 -10.16) (angle 0.0))
  (vertex (position -10.16 -10.16) (angle 0.0))
  (vertex (position -10.16 10.16) (angle 0.0))
 )
 (text 1cf37346-c7ad-48de-afbc-965dde03286f (layer sym_names) (value "{{NAME}}")
  (align right bottom) (height 2.54) (position -12.7 10.16) (rotation 0.0)
 )
 (text 4f890b28-25dc-4eb1-9f77-8cbd680019fc (layer sym_values) (value "{{VALUE}}")
  (align right top) (height 2.54) (position -12.7 -10.16) (rotation 0.0)
 )
)
