<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ethernet_UDB: C:/Users/User_4/STM32CubeIDE/workspace_1.10.1/ethernet_UDB/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Ethernet_UDB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7baec2ddb99168f99d1052c1aec46b20.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_4f22a8fa6199c96df71a89cbd7613f35.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32h7xx_ll_dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h7xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef STM32H7xx_LL_DMA_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define STM32H7xx_LL_DMA_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx_8h.html">stm32h7xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx__ll__dmamux_8h.html">stm32h7xx_ll_dmamux.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/* Array used to get the DMA stream register offset versus stream index LL_DMA_STREAM_x */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t LL_DMA_STR_OFFSET_TAB[] =</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>{</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  (uint8_t)(DMA1_Stream0_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  (uint8_t)(DMA1_Stream1_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  (uint8_t)(DMA1_Stream2_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  (uint8_t)(DMA1_Stream3_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  (uint8_t)(DMA1_Stream4_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  (uint8_t)(DMA1_Stream5_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  (uint8_t)(DMA1_Stream6_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  (uint8_t)(DMA1_Stream7_BASE - DMA1_BASE)</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>};</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__)   \</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">(((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) ? 0UL : 8UL)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>{</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  uint32_t PeriphOrM2MSrcAddress;  </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  uint32_t MemoryOrM2MDstAddress;  </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  uint32_t Direction;              </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  uint32_t Mode;                   </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  uint32_t PeriphOrM2MSrcIncMode;  </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  uint32_t MemoryOrM2MDstIncMode;  </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  uint32_t PeriphOrM2MSrcDataSize; </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  uint32_t MemoryOrM2MDstDataSize; </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  uint32_t NbData;                 </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  uint32_t PeriphRequest;          </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  uint32_t Priority;               </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  uint32_t FIFOMode;               </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  uint32_t FIFOThreshold;          </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  uint32_t MemBurst;               </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  uint32_t PeriphBurst;            </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>} LL_DMA_InitTypeDef;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_DMA_STREAM_0                   0x00000000U</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_DMA_STREAM_1                   0x00000001U</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_DMA_STREAM_2                   0x00000002U</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_DMA_STREAM_3                   0x00000003U</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_DMA_STREAM_4                   0x00000004U</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define LL_DMA_STREAM_5                   0x00000005U</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define LL_DMA_STREAM_6                   0x00000006U</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define LL_DMA_STREAM_7                   0x00000007U</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define LL_DMA_STREAM_ALL                 0xFFFF0000U</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U               </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_SxCR_DIR_0            </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_SxCR_DIR_1            </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U               </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_SxCR_CIRC             </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define LL_DMA_MODE_PFCTRL                DMA_SxCR_PFCTRL           </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define LL_DMA_DOUBLEBUFFER_MODE_DISABLE  0x00000000U               </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define LL_DMA_DOUBLEBUFFER_MODE_ENABLE   DMA_SxCR_DBM              </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U               </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_SxCR_PINC             </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U               </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_SxCR_MINC             </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U               </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_SxCR_PSIZE_0          </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_SxCR_PSIZE_1          </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U               </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_SxCR_MSIZE_0          </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_SxCR_MSIZE_1          </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define LL_DMA_OFFSETSIZE_PSIZE           0x00000000U               </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define LL_DMA_OFFSETSIZE_FIXEDTO4        DMA_SxCR_PINCOS           </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U               </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_SxCR_PL_0             </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_SxCR_PL_1             </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_SxCR_PL               </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define LL_DMA_MBURST_SINGLE              0x00000000U                             </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define LL_DMA_MBURST_INC4                DMA_SxCR_MBURST_0                       </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define LL_DMA_MBURST_INC8                DMA_SxCR_MBURST_1                       </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define LL_DMA_MBURST_INC16               (DMA_SxCR_MBURST_0 | DMA_SxCR_MBURST_1) </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define LL_DMA_PBURST_SINGLE              0x00000000U                             </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define LL_DMA_PBURST_INC4                DMA_SxCR_PBURST_0                       </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#define LL_DMA_PBURST_INC8                DMA_SxCR_PBURST_1                       </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define LL_DMA_PBURST_INC16               (DMA_SxCR_PBURST_0 | DMA_SxCR_PBURST_1) </span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define LL_DMA_FIFOMODE_DISABLE           0x00000000U                             </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define LL_DMA_FIFOMODE_ENABLE            DMA_SxFCR_DMDIS                         </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_0_25            0x00000000U                             </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_25_50           DMA_SxFCR_FS_0                          </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_50_75           DMA_SxFCR_FS_1                          </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_75_100          (DMA_SxFCR_FS_1 | DMA_SxFCR_FS_0)       </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_EMPTY           DMA_SxFCR_FS_2                          </span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_FULL            (DMA_SxFCR_FS_2 | DMA_SxFCR_FS_0)       </span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_1_4          0x00000000U                             </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_1_2          DMA_SxFCR_FTH_0                         </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_3_4          DMA_SxFCR_FTH_1                         </span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_FULL         DMA_SxFCR_FTH                           </span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define LL_DMA_CURRENTTARGETMEM0          0x00000000U                             </span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define LL_DMA_CURRENTTARGETMEM1          DMA_SxCR_CT                             </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__STREAM_INSTANCE__)   \</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">(((uint32_t)(__STREAM_INSTANCE__) &gt; ((uint32_t)DMA1_Stream7)) ?  DMA2 : DMA1)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define __LL_DMA_GET_STREAM(__STREAM_INSTANCE__)   \</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">(((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream0)) ? LL_DMA_STREAM_0 : \</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream1)) ? LL_DMA_STREAM_1 : \</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream1)) ? LL_DMA_STREAM_1 : \</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream2)) ? LL_DMA_STREAM_2 : \</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream2)) ? LL_DMA_STREAM_2 : \</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream3)) ? LL_DMA_STREAM_3 : \</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream3)) ? LL_DMA_STREAM_3 : \</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream4)) ? LL_DMA_STREAM_4 : \</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream4)) ? LL_DMA_STREAM_4 : \</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream5)) ? LL_DMA_STREAM_5 : \</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream5)) ? LL_DMA_STREAM_5 : \</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream6)) ? LL_DMA_STREAM_6 : \</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream6)) ? LL_DMA_STREAM_6 : \</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor"> LL_DMA_STREAM_7)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#define __LL_DMA_GET_STREAM_INSTANCE(__DMA_INSTANCE__, __STREAM__)   \</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA1_Stream0 : \</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA1_Stream1 : \</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA2_Stream1 : \</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA1_Stream2 : \</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA2_Stream2 : \</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA1_Stream3 : \</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA2_Stream3 : \</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA1_Stream4 : \</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA2_Stream4 : \</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA1_Stream5 : \</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA2_Stream5 : \</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA1_Stream6 : \</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA2_Stream6 : \</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_7))) ? DMA1_Stream7 : \</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor"> DMA2_Stream7)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableStream(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>{</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>}</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableStream(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>{</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>}</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>__STATIC_INLINE uint32_t LL_DMA_IsEnabledStream(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>{</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="keywordflow">return</span> ((READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>}</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Configuration)</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>{</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR,</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a> | DMA_SxCR_PSIZE | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>,</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>             Configuration);</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>}</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Direction)</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>{</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>, Direction);</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>}</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>{</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>));</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>}</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Mode)</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>{</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>, Mode);</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>}</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>__STATIC_INLINE uint32_t LL_DMA_GetMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>{</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>));</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>}</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t IncrementMode)</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>{</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>, IncrementMode);</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>}</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>{</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>));</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>}</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t IncrementMode)</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>{</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>, IncrementMode);</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>}</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>{</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>));</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>}</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Size)</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>{</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, DMA_SxCR_PSIZE, Size);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>}</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>{</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, DMA_SxCR_PSIZE));</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>}</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemorySize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Size)</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>{</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>, Size);</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>}</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>{</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>));</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>}</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetIncOffsetSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t OffsetSize)</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>{</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>, OffsetSize);</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>}</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>__STATIC_INLINE uint32_t LL_DMA_GetIncOffsetSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>{</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>));</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>}</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetStreamPriorityLevel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Priority)</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>{</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>, Priority);</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>}</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>__STATIC_INLINE uint32_t LL_DMA_GetStreamPriorityLevel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>{</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>));</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>}</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableBufferableTransfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>{</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga40a8216c2ca395553c72b00d087087c6">DMA_SxCR_TRBUFF</a>);</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>}</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableBufferableTransfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>{</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga40a8216c2ca395553c72b00d087087c6">DMA_SxCR_TRBUFF</a>);</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>}</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataLength(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t NbData)</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>{</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;NDTR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a>, NbData);</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>}</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>__STATIC_INLINE uint32_t LL_DMA_GetDataLength(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>{</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;NDTR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a>));</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>}</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphRequest(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Request)</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>{</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a> *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Stream)) + (uint32_t)(DMAMUX_CCR_SIZE * LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(DMAx))))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga429e04913f0ea2ec973e5e82c0264766">DMAMUX_CxCR_DMAREQ_ID</a>, Request);</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>}</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>__STATIC_INLINE  uint32_t LL_DMA_GetPeriphRequest(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>{</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Stream)) + (uint32_t)(DMAMUX_CCR_SIZE * LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(DMAx)))))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga429e04913f0ea2ec973e5e82c0264766">DMAMUX_CxCR_DMAREQ_ID</a>));</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>}</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryBurstxfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Mburst)</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>{</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span> </div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>, Mburst);</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>}</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span> </div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>__STATIC_INLINE uint32_t LL_DMA_GetMemoryBurstxfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>{</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span> </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>));</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>}</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span> </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphBurstxfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Pburst)</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>{</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span> </div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>, Pburst);</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>}</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span> </div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>__STATIC_INLINE uint32_t LL_DMA_GetPeriphBurstxfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>{</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span> </div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>));</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>}</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span> </div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetCurrentTargetMem(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t CurrentMemory)</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>{</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>, CurrentMemory);</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>}</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>__STATIC_INLINE uint32_t LL_DMA_GetCurrentTargetMem(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>{</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span> </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>));</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>}</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span> </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableDoubleBufferMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>{</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span> </div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>}</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span> </div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableDoubleBufferMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>{</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span> </div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>}</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>__STATIC_INLINE uint32_t LL_DMA_GetFIFOStatus(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>{</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span> </div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>));</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>}</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span> </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableFifoMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>{</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>);</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>}</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span> </div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableFifoMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>{</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span> </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>);</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>}</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span> </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetFIFOThreshold(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Threshold)</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>{</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span> </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>, Threshold);</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>}</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span> </div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>__STATIC_INLINE uint32_t LL_DMA_GetFIFOThreshold(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>{</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>));</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>}</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span> </div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigFifo(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t FifoMode, uint32_t FifoThreshold)</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>{</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span> </div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>, FifoMode | FifoThreshold);</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>}</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span> </div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>{</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span> </div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>  <span class="comment">/* Direction Memory to Periph */</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>  {</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;M0AR, SrcAddress);</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;PAR, DstAddress);</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>  }</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  {</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;PAR, SrcAddress);</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;M0AR, DstAddress);</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  }</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>}</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span> </div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>{</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span> </div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;M0AR, MemoryAddress);</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>}</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span> </div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t PeriphAddress)</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>{</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span> </div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;PAR, PeriphAddress);</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>}</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span> </div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>{</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span> </div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;M0AR));</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>}</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span> </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>{</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span> </div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;PAR));</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>}</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span> </div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MSrcAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>{</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span> </div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;PAR, MemoryAddress);</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>}</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span> </div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MDstAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>{</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span> </div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;M0AR, MemoryAddress);</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>}</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span> </div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>{</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span> </div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;PAR));</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>}</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>{</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span> </div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;M0AR));</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>}</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span> </div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemory1Address(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Address)</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>{</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span> </div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;M1AR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae057bfb6e5d7b553b668a050fcdb152d">DMA_SxM1AR_M1A</a>, Address);</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>}</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span> </div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>__STATIC_INLINE uint32_t LL_DMA_GetMemory1Address(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>{</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span> </div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>  <span class="keywordflow">return</span> (((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;M1AR);</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>}</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>{</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>}</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span> </div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>{</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>}</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span> </div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>{</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>}</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span> </div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>{</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>}</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span> </div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>{</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>}</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span> </div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>{</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>}</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span> </div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>{</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>}</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span> </div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>{</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>}</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span> </div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>{</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>}</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span> </div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>{</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>}</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span> </div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>{</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>}</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span> </div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>{</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>}</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span> </div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>{</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>}</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span> </div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>{</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>}</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span> </div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>{</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>}</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span> </div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>{</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>}</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span> </div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>{</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>}</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span> </div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>{</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>}</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span> </div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>{</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>}</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span> </div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>{</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>}</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span> </div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>{</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span>}</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span> </div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>{</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>}</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span> </div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>{</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>}</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span> </div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>{</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span>}</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span> </div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>{</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>}</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span> </div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>{</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>}</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span> </div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>{</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>}</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span> </div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>{</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>}</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span> </div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>{</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>}</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>{</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>}</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span> </div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>{</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>}</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span> </div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>{</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>}</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span> </div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>{</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>}</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span> </div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>{</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>}</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span> </div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>{</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>}</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span> </div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span>{</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>}</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span> </div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>{</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span>}</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span> </div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>{</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>}</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span> </div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>{</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>}</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span> </div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>{</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>}</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span> </div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>{</div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a>);</div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span>}</div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span> </div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>{</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a>);</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>}</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span> </div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>{</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a>);</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>}</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span> </div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>{</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a>);</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>}</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span> </div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>{</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a>);</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>}</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span> </div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>{</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a>);</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>}</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span> </div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>{</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a>);</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>}</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span> </div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>{</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a>);</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>}</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span> </div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>{</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a>);</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>}</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span> </div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span>{</div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a>);</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>}</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span> </div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>{</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a>);</div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>}</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span> </div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>{</div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a>);</div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span>}</div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span> </div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>{</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a>);</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>}</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span> </div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>{</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a>);</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>}</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span> </div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>{</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a>);</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>}</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span> </div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>{</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a>);</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>}</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span> </div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>{</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a>);</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>}</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span> </div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>{</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a>);</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>}</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span> </div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>{</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a>);</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span>}</div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span> </div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>{</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a>);</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>}</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span> </div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>{</div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a>);</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>}</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span> </div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>{</div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a>);</div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>}</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span> </div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>{</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a>);</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>}</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span> </div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span>{</div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a>);</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>}</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span> </div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>{</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a>);</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>}</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span> </div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>{</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a>);</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>}</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span> </div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>{</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a>);</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>}</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span> </div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>{</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a>);</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>}</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span> </div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>{</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a>);</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>}</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span> </div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>{</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a>);</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>}</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span> </div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>{</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a>);</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>}</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span> </div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>{</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a>);</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>}</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span> </div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span>{</div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a>);</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>}</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span> </div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>{</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a>);</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>}</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span> </div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>{</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a>);</div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>}</div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span> </div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>{</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a>);</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>}</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span> </div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>{</div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a>);</div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>}</div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span> </div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>{</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a>);</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>}</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span> </div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>{</div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a>);</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>}</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span> </div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>{</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a>);</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>}</div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span> </div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>{</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span> </div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>}</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span> </div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>{</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span> </div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>}</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span> </div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>{</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span> </div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span>}</div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span> </div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_DME(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>{</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span> </div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>}</div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span> </div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_FE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>{</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span> </div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>}</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span> </div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>{</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span> </div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>}</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span> </div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span>{</div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span> </div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span>}</div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span> </div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>{</div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span> </div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>}</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span> </div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_DME(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span>{</div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span> </div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>}</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span> </div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_FE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>{</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span> </div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span>}</div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span> </div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span>{</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span> </div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>  <span class="keywordflow">return</span> ((READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span>}</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span> </div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span>__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span>{</div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span> </div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>  <span class="keywordflow">return</span> ((READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>}</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span> </div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span>__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span>{</div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span> </div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span>  <span class="keywordflow">return</span> ((READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span>}</div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span> </div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_DME(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>{</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span> </div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>  <span class="keywordflow">return</span> ((READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span>}</div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span> </div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_FE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>{</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span> </div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span>  <span class="keywordflow">return</span> ((READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span>}</div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span> </div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>uint32_t LL_DMA_Init(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span>uint32_t LL_DMA_DeInit(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream);</div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span> </div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span> </div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span> </div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span>}</div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span> </div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32H7xx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span> </div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga01fd1397b41221f5bdf6f107cb92e196"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a></div><div class="ttdeci">#define DMA_LISR_DMEIF3</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8891</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga04304a9f8891e325247c0aaa4c9fac72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a></div><div class="ttdeci">#define DMA_LISR_HTIF1</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8915</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0a51c601387d1ae49333d5ace8ae86ee"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF3</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9012</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0cd826db0b9ea5544d1a93beb90f8972"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a></div><div class="ttdeci">#define DMA_LISR_TEIF1</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8918</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d39c14138e9ff216c203b288137144b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a></div><div class="ttdeci">#define DMA_HISR_HTIF6</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8962</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d62494b31bb830433ddd683f4872519"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a></div><div class="ttdeci">#define DMA_HISR_FEIF5</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8986</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d70d58a4423ac8973c30ddbc7404b44"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF4</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9122</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ed3ab4e5d7975f985eb25dc65f99be3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF3</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9009</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga11f412d256043bec3e01ceef7f2099f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a></div><div class="ttdeci">#define DMA_SxCR_PFCTRL</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8822</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga13a7fe097608bc5031d42ba69effed20"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a></div><div class="ttdeci">#define DMA_SxCR_HTIE</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8828</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14c115d71a4e3b3c4da360108288154c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a></div><div class="ttdeci">#define DMA_SxCR_PL</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8790</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15b404d9e1601cf3627cbf0163b50221"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF5</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9107</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16bc78076551c42cbdc084e9d0006bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a></div><div class="ttdeci">#define DMA_SxCR_DIR</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8817</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a7ec01955fb504a5aa4f9f16a9ac52c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a></div><div class="ttdeci">#define DMA_HISR_TEIF6</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8965</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e5ea118900178d4fa2d19656c1b48ff"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF4</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9125</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8811</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2cef7eeccd11737c1ebf5735284046cc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF5</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9101</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga33394fe20a3567c8baaeb15ad9aab586"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF5</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9104</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39a0a7f42498f71dedae8140483b7ced"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF6</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9095</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3bb23848f8a022a47ab4abd5aa9b7d39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a></div><div class="ttdeci">#define DMA_HISR_DMEIF7</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8953</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga40a8216c2ca395553c72b00d087087c6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga40a8216c2ca395553c72b00d087087c6">DMA_SxCR_TRBUFF</a></div><div class="ttdeci">#define DMA_SxCR_TRBUFF</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8781</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga429e04913f0ea2ec973e5e82c0264766"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga429e04913f0ea2ec973e5e82c0264766">DMAMUX_CxCR_DMAREQ_ID</a></div><div class="ttdeci">#define DMAMUX_CxCR_DMAREQ_ID</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9150</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga42e529507a40f0dc4c16da7cc6d659db"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF4</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9113</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44c16978164026a81f5b07280e800e7f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a></div><div class="ttdeci">#define DMA_SxFCR_FTH</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8875</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44e5bf8adbb2646d325cba8d5dd670d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a></div><div class="ttdeci">#define DMA_LISR_TCIF3</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8882</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44f83ba08feb98240a553403d977b8d1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF0</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9054</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga502380abb155eb3b37a2ca9359e2da2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a></div><div class="ttdeci">#define DMA_SxCR_PBURST</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8776</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50332abe2e7b5a4f9cffd65d9a29382a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF7</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9080</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5210736d34dc24eb9507975921233137"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF3</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9006</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52d6df2b5ab2b43da273a702fe139b59"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF2</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9021</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5367443a1378eef82aed62ca22763952"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a></div><div class="ttdeci">#define DMA_LISR_FEIF3</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8894</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53a1cde736b2afc5a394a67849f0c497"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a></div><div class="ttdeci">#define DMA_SxCR_DBM</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8787</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga56094479dc9b173b00ccfb199d8a2853"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a></div><div class="ttdeci">#define DMA_SxFCR_FS</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8866</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5824a64683ce2039260c952d989bf420"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF0</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9057</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c1174bff38faf5d87b71521bce8f84f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a></div><div class="ttdeci">#define DMA_SxCR_MBURST</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8771</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5dfaba3a5db7cdcbddf9ee5974b44c2f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a></div><div class="ttdeci">#define DMA_LISR_TEIF3</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8888</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6181727d13abbc46283ff22ce359e3b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a></div><div class="ttdeci">#define DMA_LISR_HTIF0</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8930</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga62e0e1a1121885de705e618855ba83b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a></div><div class="ttdeci">#define DMA_SxNDT</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8842</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64f15eaf1dd30450d1d35ee517507321"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a></div><div class="ttdeci">#define DMA_HISR_TCIF5</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8974</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga69e01e2f6a5cd1c800321e4121f8e788"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF6</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9089</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a></div><div class="ttdeci">#define DMA_SxCR_TCIE</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8825</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ca25185d14a1f0c208ec8ceadc787a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a></div><div class="ttdeci">#define DMA_LISR_HTIF2</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8900</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga72de97ebc9d063dceb38bada91c44878"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a></div><div class="ttdeci">#define DMA_LISR_DMEIF0</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8936</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7494c54901b8f5bcb4894d20b8cfafed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF1</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9036</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga74d540802cadde42bdd6debae5d8ab89"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a></div><div class="ttdeci">#define DMA_LISR_TEIF2</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8903</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7680fc5f5e6c0032044f1d8ab7766de8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF2</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9030</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8808</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79bcc3f8e773206a66aba95c6f889d6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a></div><div class="ttdeci">#define DMA_LISR_FEIF0</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8939</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7f73fa93a4e01fbf279e920eca139807"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF6</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9092</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga84ab215e0b217547745beefb65dfefdf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF7</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9074</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8617bf8160d1027879ffd354e04908d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a></div><div class="ttdeci">#define DMA_HISR_HTIF5</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8977</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8872</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9005d4b958193fbd701c879eede467c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a></div><div class="ttdeci">#define DMA_HISR_TEIF4</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8995</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95e9989cbd70b18d833bb4cfcb8afce9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF7</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9071</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga960f094539b5afc7f9d5e45b7909afe6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a></div><div class="ttdeci">#define DMA_HISR_TEIF7</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8950</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga96cea0049553ab806bbc956f52528c37"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF1</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9048</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga99c42b194213872753460ef9b7745213"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a></div><div class="ttdeci">#define DMA_LISR_FEIF2</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8909</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a4e90af967fa0a76c842384264e0e52"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF5</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9110</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a5aea54a390886f7de82e87e6dfc936"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF1</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9045</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF4</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9119</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa10c891ee2ec333b7f87eea5886d574f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a></div><div class="ttdeci">#define DMA_LISR_HTIF3</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8885</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa4903814bfc12dd6193416374fbddf8c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a></div><div class="ttdeci">#define DMA_LISR_DMEIF1</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8921</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa55d19705147a6ee16effe9ec1012a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF5</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9098</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9d761752657a3d268da5434a04c6c6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF2</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9027</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8837</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab7a0b2cc41c63504195714614e59dc8e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF0</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9051</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab7b58e7ba316d3fc296f4433b3e62c38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a></div><div class="ttdeci">#define DMA_HISR_DMEIF6</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8968</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba9ca2264bc381abe0f4183729ab1fb1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a></div><div class="ttdeci">#define DMA_SxFCR_FEIE</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8863</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabc7edcd7404f0dcf19a724dfad22026a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a></div><div class="ttdeci">#define DMA_LISR_DMEIF2</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8906</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabea10cdf2d3b0773b4e6b7fc9422f361"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF3</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9015</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac5ee964eee9c88fa28d32ce3ea6478f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a></div><div class="ttdeci">#define DMA_HISR_DMEIF5</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8983</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacab90057201b1da9774308ff3fb6cfa1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a></div><div class="ttdeci">#define DMA_HISR_FEIF4</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9001</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacaecc56f94a9af756d077cf7df1b6c41"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a></div><div class="ttdeci">#define DMA_SxCR_DMEIE</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8834</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacd88be16962491e41e586f5109014bc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF6</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9083</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad20a0a5e103def436d4e329fc0888482"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a></div><div class="ttdeci">#define DMA_HISR_TCIF7</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8944</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad29468aa609150e241d9ae62c477cf45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a></div><div class="ttdeci">#define DMA_HISR_TCIF6</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8959</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad2f38b0c141a9afb3943276dacdcb969"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF1</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9039</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad43cdafa5acfcd683b7a2ee8976dd8ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a></div><div class="ttdeci">#define DMA_LISR_TEIF0</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8933</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad70bf852fd8c24d79fcc104c950a589f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF7</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9077</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9432964145dc55af9186aea425e9963"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF3</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9018</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadba8d24329c676d70560eda0b8c1e5b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a></div><div class="ttdeci">#define DMA_HISR_HTIF4</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8992</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadbc3f7e52c0688bed4b71fa37666901d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a></div><div class="ttdeci">#define DMA_LISR_TCIF0</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8927</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8814</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8784</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadea53385fca360f16c4474db1cf18bc1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a></div><div class="ttdeci">#define DMA_HISR_FEIF7</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8956</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadf6b8892189f3779f7fecf529ed87c74"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF0</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9063</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadf8056629f4948fb236b4339e213cc69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF7</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9068</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae02aec39ded937b3ce816d3df4520d9b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a></div><div class="ttdeci">#define DMA_LISR_TCIF1</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8912</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae057bfb6e5d7b553b668a050fcdb152d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae057bfb6e5d7b553b668a050fcdb152d">DMA_SxM1AR_M1A</a></div><div class="ttdeci">#define DMA_SxM1AR_M1A</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9140</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae0f58173c721a4cee3f3885b352fa2a3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF2</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9033</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae19254e8ad726a73c6edc01bc7cf2cfa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF2</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9024</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9a98cb706a722d726d8ec6e9fe4a773"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8798</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeb929908d2e7fdef2136c20c93377c70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a></div><div class="ttdeci">#define DMA_SxCR_PINCOS</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8795</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed7cbbbc0602d00e101e3f57aa3b696a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF6</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9086</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeee99c36ba3ea56cdb4f73a0b01fb602"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a></div><div class="ttdeci">#define DMA_SxCR_TEIE</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8831</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf16fb0e5d87f704c89824f961bfb7637"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a></div><div class="ttdeci">#define DMA_HISR_TEIF5</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8980</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf21350cce8c4cb5d7c6fcf5edc930cf8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a></div><div class="ttdeci">#define DMA_LISR_TCIF2</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8897</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf535d1a3209d2e2e0e616e2d7501525d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a></div><div class="ttdeci">#define DMA_HISR_HTIF7</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8947</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf6d8adf52567aee2969492db65d448d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF1</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9042</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf716f1bc12ea70f49802d84fb77646e8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a></div><div class="ttdeci">#define DMA_HISR_DMEIF4</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8998</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf8f0afa9a6526f7f4413766417a56be8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF4</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9116</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafb297f94bde8d1aea580683d466ca8ca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a></div><div class="ttdeci">#define DMA_HISR_FEIF6</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8971</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafbc4fecde60c09e12f10113a156bb922"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a></div><div class="ttdeci">#define DMA_LISR_FEIF1</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8924</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafcce25c245499f9e62cb757e1871d973"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a></div><div class="ttdeci">#define DMA_HISR_TCIF4</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:8989</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe80a122bf0537e8c95877ccf2b7b6d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF0</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:9060</div></div>
<div class="ttc" id="astm32h7xx_8h_html"><div class="ttname"><a href="stm32h7xx_8h.html">stm32h7xx.h</a></div><div class="ttdoc">CMSIS STM32H7xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astm32h7xx__ll__dmamux_8h_html"><div class="ttname"><a href="stm32h7xx__ll__dmamux_8h.html">stm32h7xx_ll_dmamux.h</a></div><div class="ttdoc">Header file of DMAMUX LL module.</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:601</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:611</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a5cdef358e9e95b570358e1f6a3a7f492"><div class="ttname"><a href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:612</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a6fe40f7ac1a18c2726b328b5ec02b262"><div class="ttname"><a href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:613</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac4f7bf4cb172024bfc940c00167cd04e"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:614</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac55c27aeea4107813c1e7da3fcf46961"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:615</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32h723xx.h:634</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
