# SelomoVHDL
Sequential Logic Modulo VHDL

## Overview

## Getting Started

### Installing

  * clone the repo
  * import into Isim tool
  * configure pins 
    * UART_TX
    * UART_RX
    * Reset
    * CLK 
  * configure FPGA / install on board
  * communicate with python script
### Example of usage
## Running the tests

Two test benches are included

## Author

* **Kajetan Brzuszczak** - *Submitted* - [HalfInner](https://github.com/HalfInner/)

## License

This project is licensed under the MIT License - see the [LICENSE.md](LICENSE) file for details