input_directory = "C:\repo\genai_fpga\Dataset_860_parsing\Dataset_complet\communication_controller_i2c_controller_core\rtl\vhdl"
output_file = "C:\repo\genai_fpga\Dataset_860_parsing\Dataset_complet\communication_controller_i2c_controller_core\rtl\vhdl\sdf.csv"
excluded_directories = sim,tb
excluded_files = excluded_file_name.vhd
