

================================================================
== Vitis HLS Report for 'mlp_dance3_Pipeline_layer0'
================================================================
* Date:           Tue Oct 12 03:34:55 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MLP_FINAL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.853 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      677|      677|  6.770 us|  6.770 us|  677|  677|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_calculate_fu_249  |calculate  |      394|      394|  3.940 us|  3.940 us|   39|   39|      yes|
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer0  |      675|      675|       403|         39|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     86|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|    7796|   5331|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    384|    -|
|Register         |        -|    -|     617|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    8413|   5897|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       5|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+----+------+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------+-----------+---------+----+------+------+-----+
    |grp_calculate_fu_249  |calculate  |        0|  10|  7796|  5331|    0|
    +----------------------+-----------+---------+----+------+------+-----+
    |Total                 |           |        0|  10|  7796|  5331|    0|
    +----------------------+-----------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln150_fu_325_p2     |         +|   0|  0|  12|           4|           1|
    |and_ln32_fu_374_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln150_fu_315_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln32_1_fu_362_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln32_fu_356_p2     |      icmp|   0|  0|  11|           8|           2|
    |or_ln32_fu_368_p2       |        or|   0|  0|   2|           1|           1|
    |buffer_0_1_9_fu_380_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  86|          43|          45|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  177|         40|    1|         40|
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg  |    9|          2|    1|          2|
    |ap_sig_allocacmp_i                |    9|          2|    4|          8|
    |buffer_0_1_1_fu_104               |    9|          2|   32|         64|
    |buffer_0_1_2_fu_108               |    9|          2|   32|         64|
    |buffer_0_1_3_fu_112               |    9|          2|   32|         64|
    |buffer_0_1_4_fu_116               |    9|          2|   32|         64|
    |buffer_0_1_5_fu_120               |    9|          2|   32|         64|
    |buffer_0_1_6_fu_124               |    9|          2|   32|         64|
    |buffer_0_1_7_fu_128               |    9|          2|   32|         64|
    |buffer_0_1_fu_100                 |    9|          2|   32|         64|
    |i_2_fu_96                         |    9|          2|    4|          8|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  384|         86|  278|        594|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_assign_reg_553                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |  39|   0|   39|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bias_0_load_reg_543                |  32|   0|   32|          0|
    |buffer_0_1_1_fu_104                |  32|   0|   32|          0|
    |buffer_0_1_2_fu_108                |  32|   0|   32|          0|
    |buffer_0_1_3_fu_112                |  32|   0|   32|          0|
    |buffer_0_1_4_fu_116                |  32|   0|   32|          0|
    |buffer_0_1_5_fu_120                |  32|   0|   32|          0|
    |buffer_0_1_6_fu_124                |  32|   0|   32|          0|
    |buffer_0_1_7_fu_128                |  32|   0|   32|          0|
    |buffer_0_1_fu_100                  |  32|   0|   32|          0|
    |grp_calculate_fu_249_ap_start_reg  |   1|   0|    1|          0|
    |i_2_fu_96                          |   4|   0|    4|          0|
    |i_reg_522                          |   4|   0|    4|          0|
    |icmp_ln150_reg_529                 |   1|   0|    1|          0|
    |trunc_ln150_reg_533                |   3|   0|    3|          0|
    |val_reg_548                        |  32|   0|   32|          0|
    |i_reg_522                          |  64|  32|    4|          0|
    |icmp_ln150_reg_529                 |  64|  32|    1|          0|
    |trunc_ln150_reg_533                |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 617|  96|  433|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|grp_fu_1742_p_din0       |  out|   32|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|grp_fu_1742_p_din1       |  out|   32|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|grp_fu_1742_p_opcode     |  out|    2|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|grp_fu_1742_p_dout0      |   in|   32|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|grp_fu_1742_p_ce         |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|grp_fu_554_p_din0        |  out|   32|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|grp_fu_554_p_din1        |  out|   32|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|grp_fu_554_p_opcode      |  out|    5|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|grp_fu_554_p_dout0       |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|grp_fu_554_p_ce          |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_layer0|  return value|
|buffer_0_7_0553          |   in|   32|     ap_none|             buffer_0_7_0553|        scalar|
|buffer_0_6_0552          |   in|   32|     ap_none|             buffer_0_6_0552|        scalar|
|buffer_0_5_0551          |   in|   32|     ap_none|             buffer_0_5_0551|        scalar|
|buffer_0_4_0550          |   in|   32|     ap_none|             buffer_0_4_0550|        scalar|
|buffer_0_3_0549          |   in|   32|     ap_none|             buffer_0_3_0549|        scalar|
|buffer_0_2_0548          |   in|   32|     ap_none|             buffer_0_2_0548|        scalar|
|buffer_0_1_0547          |   in|   32|     ap_none|             buffer_0_1_0547|        scalar|
|buffer_0_0_0546          |   in|   32|     ap_none|             buffer_0_0_0546|        scalar|
|input_r_address0         |  out|    7|   ap_memory|                     input_r|         array|
|input_r_ce0              |  out|    1|   ap_memory|                     input_r|         array|
|input_r_q0               |   in|   32|   ap_memory|                     input_r|         array|
|input_r_address1         |  out|    7|   ap_memory|                     input_r|         array|
|input_r_ce1              |  out|    1|   ap_memory|                     input_r|         array|
|input_r_q1               |   in|   32|   ap_memory|                     input_r|         array|
|weights_0_address0       |  out|   10|   ap_memory|                   weights_0|         array|
|weights_0_ce0            |  out|    1|   ap_memory|                   weights_0|         array|
|weights_0_q0             |   in|   32|   ap_memory|                   weights_0|         array|
|weights_0_address1       |  out|   10|   ap_memory|                   weights_0|         array|
|weights_0_ce1            |  out|    1|   ap_memory|                   weights_0|         array|
|weights_0_q1             |   in|   32|   ap_memory|                   weights_0|         array|
|bias_0_address0          |  out|    7|   ap_memory|                      bias_0|         array|
|bias_0_ce0               |  out|    1|   ap_memory|                      bias_0|         array|
|bias_0_q0                |   in|   32|   ap_memory|                      bias_0|         array|
|buffer_0_7_1_out         |  out|   32|      ap_vld|            buffer_0_7_1_out|       pointer|
|buffer_0_7_1_out_ap_vld  |  out|    1|      ap_vld|            buffer_0_7_1_out|       pointer|
|buffer_0_6_1_out         |  out|   32|      ap_vld|            buffer_0_6_1_out|       pointer|
|buffer_0_6_1_out_ap_vld  |  out|    1|      ap_vld|            buffer_0_6_1_out|       pointer|
|buffer_0_5_1_out         |  out|   32|      ap_vld|            buffer_0_5_1_out|       pointer|
|buffer_0_5_1_out_ap_vld  |  out|    1|      ap_vld|            buffer_0_5_1_out|       pointer|
|buffer_0_4_1_out         |  out|   32|      ap_vld|            buffer_0_4_1_out|       pointer|
|buffer_0_4_1_out_ap_vld  |  out|    1|      ap_vld|            buffer_0_4_1_out|       pointer|
|buffer_0_3_1_out         |  out|   32|      ap_vld|            buffer_0_3_1_out|       pointer|
|buffer_0_3_1_out_ap_vld  |  out|    1|      ap_vld|            buffer_0_3_1_out|       pointer|
|buffer_0_2_1_out         |  out|   32|      ap_vld|            buffer_0_2_1_out|       pointer|
|buffer_0_2_1_out_ap_vld  |  out|    1|      ap_vld|            buffer_0_2_1_out|       pointer|
|buffer_0_1_1_out         |  out|   32|      ap_vld|            buffer_0_1_1_out|       pointer|
|buffer_0_1_1_out_ap_vld  |  out|    1|      ap_vld|            buffer_0_1_1_out|       pointer|
|buffer_0_0_1_out         |  out|   32|      ap_vld|            buffer_0_0_1_out|       pointer|
|buffer_0_0_1_out_ap_vld  |  out|    1|      ap_vld|            buffer_0_0_1_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

