 
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.1.0
// timestamp : Thu Nov  5 12:29:34 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf /scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv32i.cgf \
//                  -- xlen 32 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the addi instruction of the RISC-V I extension for the addi covergroup.
// 
#include "compliance_model.h"
#include "compliance_test.h"
RVTEST_ISA("RV32I")

RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*);def TEST_CASE_1=True;",addi)

RVTEST_SIGBASE( x20,signature_x20_1)

// rs1 == rd, rs1==x19, rd==x19, rs1_val == imm_val, rs1_val == -17, rs1_val < 0 and imm_val < 0, imm_val == -17
// opcode: addi ; op1:x19; dest:x19; op1val:0xffffffef;  immval:-17
TEST_IMM_OP( addi, x19, x19, 0xffffffde, 0xffffffef, -17, x20, 0, x9)

// rs1 != rd, rs1==x16, rd==x8, rs1_val != imm_val, imm_val == 1024, rs1_val == 268435456, rs1_val > 0 and imm_val > 0
// opcode: addi ; op1:x16; dest:x8; op1val:0x10000000;  immval:1024
TEST_IMM_OP( addi, x8, x16, 0x10000400, 0x10000000, 1024, x20, 4, x9)

// rs1==x14, rd==x21, rs1_val > 0 and imm_val < 0, imm_val == -3, rs1_val == 512
// opcode: addi ; op1:x14; dest:x21; op1val:0x00000200;  immval:-3
TEST_IMM_OP( addi, x21, x14, 0x1fd, 0x00000200, -3, x20, 8, x9)

// rs1==x4, rd==x23, rs1_val < 0 and imm_val > 0, imm_val == 8, rs1_val == -1048577
// opcode: addi ; op1:x4; dest:x23; op1val:0xffefffff;  immval:8
TEST_IMM_OP( addi, x23, x4, 0xfff00007, 0xffefffff, 8, x20, 12, x9)

// rs1==x22, rd==x2, rs1_val == (-2**(xlen-1)), rs1_val == -2147483648
// opcode: addi ; op1:x22; dest:x2; op1val:0x80000000;  immval:-3
TEST_IMM_OP( addi, x2, x22, 0x7ffffffd, 0x80000000, -3, x20, 16, x9)

// rs1==x1, rd==x6, rs1_val == 0, imm_val == 0
// opcode: addi ; op1:x1; dest:x6; op1val:0x00000000;  immval:0
TEST_IMM_OP( addi, x6, x1, 0x0, 0x00000000, 0, x20, 20, x9)

// rs1==x12, rd==x14, rs1_val == (2**(xlen-1)-1), rs1_val == 2147483647
// opcode: addi ; op1:x12; dest:x14; op1val:0x7fffffff;  immval:1024
TEST_IMM_OP( addi, x14, x12, 0x800003ff, 0x7fffffff, 1024, x20, 24, x9)

// rs1==x29, rd==x24, rs1_val == 1, imm_val == -513
// opcode: addi ; op1:x29; dest:x24; op1val:0x00000001;  immval:-513
TEST_IMM_OP( addi, x24, x29, 0xfffffe00, 0x00000001, -513, x20, 28, x9)

// rs1==x27, rd==x4, imm_val == (-2**(12-1)), imm_val == -2048, rs1_val == -4194305
// opcode: addi ; op1:x27; dest:x4; op1val:0xffbfffff;  immval:-2048
TEST_IMM_OP( addi, x4, x27, 0xffbff7ff, 0xffbfffff, -2048, x20, 32, x9)

// rs1==x5, rd==x18, imm_val == (2**(12-1)-1), imm_val == 2047, rs1_val == 131072
// opcode: addi ; op1:x5; dest:x18; op1val:0x00020000;  immval:2047
TEST_IMM_OP( addi, x18, x5, 0x207ff, 0x00020000, 2047, x20, 36, x9)

// rs1==x10, rd==x15, imm_val == 1, 
// opcode: addi ; op1:x10; dest:x15; op1val:0x00020000;  immval:1
TEST_IMM_OP( addi, x15, x10, 0x20001, 0x00020000, 1, x20, 40, x9)

// rs1==x26, rd==x0, rs1_val == 2, imm_val == 64
// opcode: addi ; op1:x26; dest:x0; op1val:0x00000002;  immval:64
TEST_IMM_OP( addi, x0, x26, 0x42, 0x00000002, 64, x20, 44, x9)

// rs1==x13, rd==x10, rs1_val == 4, 
// opcode: addi ; op1:x13; dest:x10; op1val:0x00000004;  immval:5
TEST_IMM_OP( addi, x10, x13, 0x9, 0x00000004, 5, x20, 48, x9)

// rs1==x11, rd==x5, rs1_val == 8, imm_val == 128
// opcode: addi ; op1:x11; dest:x5; op1val:0x00000008;  immval:128
TEST_IMM_OP( addi, x5, x11, 0x88, 0x00000008, 128, x20, 52, x9)

// rs1==x18, rd==x3, rs1_val == 16, 
// opcode: addi ; op1:x18; dest:x3; op1val:0x00000010;  immval:5
TEST_IMM_OP( addi, x3, x18, 0x15, 0x00000010, 5, x20, 56, x9)

// rs1==x7, rd==x31, rs1_val == 32, 
// opcode: addi ; op1:x7; dest:x31; op1val:0x00000020;  immval:6
TEST_IMM_OP( addi, x31, x7, 0x26, 0x00000020, 6, x20, 60, x9)

// rs1==x3, rd==x27, rs1_val == 64, 
// opcode: addi ; op1:x3; dest:x27; op1val:0x00000040;  immval:-10
TEST_IMM_OP( addi, x27, x3, 0x36, 0x00000040, -10, x20, 64, x9)

// rs1==x15, rd==x1, rs1_val == 128, 
// opcode: addi ; op1:x15; dest:x1; op1val:0x00000080;  immval:2047
TEST_IMM_OP( addi, x1, x15, 0x87f, 0x00000080, 2047, x20, 68, x9)

// rs1==x25, rd==x17, rs1_val == 256, 
// opcode: addi ; op1:x25; dest:x17; op1val:0x00000100;  immval:1024
TEST_IMM_OP( addi, x17, x25, 0x500, 0x00000100, 1024, x20, 72, x9)

// rs1==x21, rd==x9, rs1_val == 1024, 
// opcode: addi ; op1:x21; dest:x9; op1val:0x00000400;  immval:-2048
TEST_IMM_OP( addi, x9, x21, 0xfffffc00, 0x00000400, -2048, x20, 76, x3)
RVTEST_SIGBASE( x1,signature_x1_0)

// rs1==x8, rd==x30, rs1_val == 2048, imm_val == 256
// opcode: addi ; op1:x8; dest:x30; op1val:0x00000800;  immval:256
TEST_IMM_OP( addi, x30, x8, 0x900, 0x00000800, 256, x1, 0, x3)

// rs1==x30, rd==x26, rs1_val == 4096, imm_val == -1025
// opcode: addi ; op1:x30; dest:x26; op1val:0x00001000;  immval:-1025
TEST_IMM_OP( addi, x26, x30, 0xbff, 0x00001000, -1025, x1, 4, x3)

// rs1==x20, rd==x29, rs1_val == 8192, 
// opcode: addi ; op1:x20; dest:x29; op1val:0x00002000;  immval:-3
TEST_IMM_OP( addi, x29, x20, 0x1ffd, 0x00002000, -3, x1, 8, x3)

// rs1==x17, rd==x28, rs1_val == 16384, 
// opcode: addi ; op1:x17; dest:x28; op1val:0x00004000;  immval:128
TEST_IMM_OP( addi, x28, x17, 0x4080, 0x00004000, 128, x1, 12, x3)

// rs1==x2, rd==x13, rs1_val == 32768, 
// opcode: addi ; op1:x2; dest:x13; op1val:0x00008000;  immval:1024
TEST_IMM_OP( addi, x13, x2, 0x8400, 0x00008000, 1024, x1, 16, x3)

// rs1==x24, rd==x12, rs1_val == 65536, 
// opcode: addi ; op1:x24; dest:x12; op1val:0x00010000;  immval:-17
TEST_IMM_OP( addi, x12, x24, 0xffef, 0x00010000, -17, x1, 20, x3)

// rs1==x6, rd==x22, rs1_val == 262144, 
// opcode: addi ; op1:x6; dest:x22; op1val:0x00040000;  immval:7
TEST_IMM_OP( addi, x22, x6, 0x40007, 0x00040000, 7, x1, 24, x3)

// rs1==x28, rd==x20, rs1_val == 524288, 
// opcode: addi ; op1:x28; dest:x20; op1val:0x00080000;  immval:-1
TEST_IMM_OP( addi, x20, x28, 0x7ffff, 0x00080000, -1, x1, 28, x3)

// rs1==x23, rd==x11, rs1_val == 1048576, imm_val == -129
// opcode: addi ; op1:x23; dest:x11; op1val:0x00100000;  immval:-129
TEST_IMM_OP( addi, x11, x23, 0xfff7f, 0x00100000, -129, x1, 32, x3)

// rs1==x0, rd==x16, rs1_val == 2097152, imm_val == 32
// opcode: addi ; op1:x0; dest:x16; op1val:0x00200000;  immval:32
TEST_IMM_OP( addi, x16, x0, 0x200020, 0x00200000, 32, x1, 36, x3)

// rs1==x9, rd==x25, rs1_val == 4194304, 
// opcode: addi ; op1:x9; dest:x25; op1val:0x00400000;  immval:5
TEST_IMM_OP( addi, x25, x9, 0x400005, 0x00400000, 5, x1, 40, x3)

// rs1==x31, rd==x7, rs1_val == 8388608, 
// opcode: addi ; op1:x31; dest:x7; op1val:0x00800000;  immval:256
TEST_IMM_OP( addi, x7, x31, 0x800100, 0x00800000, 256, x1, 44, x3)

// rs1_val == 16777216, imm_val == 16
// opcode: addi ; op1:x10; dest:x11; op1val:0x01000000;  immval:16
TEST_IMM_OP( addi, x11, x10, 0x1000010, 0x01000000, 16, x1, 48, x3)

// rs1_val == 33554432, imm_val == -5
// opcode: addi ; op1:x10; dest:x11; op1val:0x02000000;  immval:-5
TEST_IMM_OP( addi, x11, x10, 0x1fffffb, 0x02000000, -5, x1, 52, x3)

// rs1_val == 67108864, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x04000000;  immval:-10
TEST_IMM_OP( addi, x11, x10, 0x3fffff6, 0x04000000, -10, x1, 56, x3)

// rs1_val == 134217728, imm_val == 2
// opcode: addi ; op1:x10; dest:x11; op1val:0x08000000;  immval:2
TEST_IMM_OP( addi, x11, x10, 0x8000002, 0x08000000, 2, x1, 60, x3)

// rs1_val == 536870912, imm_val == -1366
// opcode: addi ; op1:x10; dest:x11; op1val:0x20000000;  immval:-1366
TEST_IMM_OP( addi, x11, x10, 0x1ffffaaa, 0x20000000, -1366, x1, 64, x3)

// rs1_val == 1073741824, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x40000000;  immval:16
TEST_IMM_OP( addi, x11, x10, 0x40000010, 0x40000000, 16, x1, 68, x3)

// rs1_val == -2, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffffe;  immval:5
TEST_IMM_OP( addi, x11, x10, 0x3, 0xfffffffe, 5, x1, 72, x3)

// rs1_val == -3, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffffd;  immval:7
TEST_IMM_OP( addi, x11, x10, 0x4, 0xfffffffd, 7, x1, 76, x3)

// rs1_val == -5, imm_val == -257
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffffb;  immval:-257
TEST_IMM_OP( addi, x11, x10, 0xfffffefa, 0xfffffffb, -257, x1, 80, x3)

// rs1_val == -9, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffff7;  immval:1024
TEST_IMM_OP( addi, x11, x10, 0x3f7, 0xfffffff7, 1024, x1, 84, x3)

// rs1_val == -33, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffffffdf;  immval:-513
TEST_IMM_OP( addi, x11, x10, 0xfffffdde, 0xffffffdf, -513, x1, 88, x3)

// rs1_val == -65, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffffffbf;  immval:-1366
TEST_IMM_OP( addi, x11, x10, 0xfffffa69, 0xffffffbf, -1366, x1, 92, x3)

// rs1_val == -524289, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfff7ffff;  immval:1024
TEST_IMM_OP( addi, x11, x10, 0xfff803ff, 0xfff7ffff, 1024, x1, 96, x3)

// rs1_val == -2097153, imm_val == 512
// opcode: addi ; op1:x10; dest:x11; op1val:0xffdfffff;  immval:512
TEST_IMM_OP( addi, x11, x10, 0xffe001ff, 0xffdfffff, 512, x1, 100, x3)

// rs1_val == -8388609, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xff7fffff;  immval:5
TEST_IMM_OP( addi, x11, x10, 0xff800004, 0xff7fffff, 5, x1, 104, x3)

// rs1_val == -16777217, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfeffffff;  immval:-3
TEST_IMM_OP( addi, x11, x10, 0xfefffffc, 0xfeffffff, -3, x1, 108, x3)

// rs1_val == -33554433, imm_val == 4
// opcode: addi ; op1:x10; dest:x11; op1val:0xfdffffff;  immval:4
TEST_IMM_OP( addi, x11, x10, 0xfe000003, 0xfdffffff, 4, x1, 112, x3)

// rs1_val == -67108865, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfbffffff;  immval:-6
TEST_IMM_OP( addi, x11, x10, 0xfbfffff9, 0xfbffffff, -6, x1, 116, x3)

// rs1_val == -134217729, imm_val == 1365
// opcode: addi ; op1:x10; dest:x11; op1val:0xf7ffffff;  immval:1365
TEST_IMM_OP( addi, x11, x10, 0xf8000554, 0xf7ffffff, 1365, x1, 120, x3)

// rs1_val == -268435457, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xefffffff;  immval:-2048
TEST_IMM_OP( addi, x11, x10, 0xeffff7ff, 0xefffffff, -2048, x1, 124, x3)

// rs1_val == -536870913, imm_val == -33
// opcode: addi ; op1:x10; dest:x11; op1val:0xdfffffff;  immval:-33
TEST_IMM_OP( addi, x11, x10, 0xdfffffde, 0xdfffffff, -33, x1, 128, x3)

// rs1_val == -1073741825, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xbfffffff;  immval:-33
TEST_IMM_OP( addi, x11, x10, 0xbfffffde, 0xbfffffff, -33, x1, 132, x3)

// rs1_val == 1431655765, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x55555555;  immval:-2048
TEST_IMM_OP( addi, x11, x10, 0x55554d55, 0x55555555, -2048, x1, 136, x3)

// rs1_val == -1431655766, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xaaaaaaaa;  immval:1
TEST_IMM_OP( addi, x11, x10, 0xaaaaaaab, 0xaaaaaaaa, 1, x1, 140, x3)

// imm_val == -65, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffffa;  immval:-65
TEST_IMM_OP( addi, x11, x10, 0xffffffb9, 0xfffffffa, -65, x1, 144, x3)

// imm_val == -2, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x00000100;  immval:-2
TEST_IMM_OP( addi, x11, x10, 0xfe, 0x00000100, -2, x1, 148, x3)

// rs1_val == -65537, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffeffff;  immval:2047
TEST_IMM_OP( addi, x11, x10, 0xffff07fe, 0xfffeffff, 2047, x1, 152, x3)

// rs1_val == -129, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffffff7f;  immval:-2048
TEST_IMM_OP( addi, x11, x10, 0xfffff77f, 0xffffff7f, -2048, x1, 156, x3)

// rs1_val == -257, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffeff;  immval:-2048
TEST_IMM_OP( addi, x11, x10, 0xfffff6ff, 0xfffffeff, -2048, x1, 160, x3)

// rs1_val == -513, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffdff;  immval:0
TEST_IMM_OP( addi, x11, x10, 0xfffffdff, 0xfffffdff, 0, x1, 164, x3)

// rs1_val == -1025, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffffbff;  immval:2047
TEST_IMM_OP( addi, x11, x10, 0x3fe, 0xfffffbff, 2047, x1, 168, x3)

// rs1_val == -2049, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffff7ff;  immval:-2048
TEST_IMM_OP( addi, x11, x10, 0xffffefff, 0xfffff7ff, -2048, x1, 172, x3)

// rs1_val == -4097, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffffefff;  immval:-513
TEST_IMM_OP( addi, x11, x10, 0xffffedfe, 0xffffefff, -513, x1, 176, x3)

// rs1_val == -8193, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffffdfff;  immval:-17
TEST_IMM_OP( addi, x11, x10, 0xffffdfee, 0xffffdfff, -17, x1, 180, x3)

// rs1_val == -16385, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffffbfff;  immval:-1024
TEST_IMM_OP( addi, x11, x10, 0xffffbbff, 0xffffbfff, -1024, x1, 184, x3)

// rs1_val == -32769, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xffff7fff;  immval:-33
TEST_IMM_OP( addi, x11, x10, 0xffff7fde, 0xffff7fff, -33, x1, 188, x3)

// imm_val == -9, 
// opcode: addi ; op1:x10; dest:x11; op1val:0x02000000;  immval:-9
TEST_IMM_OP( addi, x11, x10, 0x1fffff7, 0x02000000, -9, x1, 192, x3)

// rs1_val == -131073, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffdffff;  immval:1024
TEST_IMM_OP( addi, x11, x10, 0xfffe03ff, 0xfffdffff, 1024, x1, 196, x3)

// rs1_val == -262145, 
// opcode: addi ; op1:x10; dest:x11; op1val:0xfffbffff;  immval:-5
TEST_IMM_OP( addi, x11, x10, 0xfffbfffa, 0xfffbffff, -5, x1, 200, x3)

// rs1_val == 2, imm_val == 64
// opcode: addi ; op1:x10; dest:x11; op1val:0x00000002;  immval:64
TEST_IMM_OP( addi, x11, x10, 0x42, 0x00000002, 64, x1, 204, x3)

// rs1_val == 2097152, imm_val == 32
// opcode: addi ; op1:x10; dest:x11; op1val:0x00200000;  immval:32
TEST_IMM_OP( addi, x11, x10, 0x200020, 0x00200000, 32, x1, 208, x3)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x20_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x20_1:
    .fill 20*(XLEN/32),4,0xdeadbeef


signature_x1_0:
    .fill 53*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
