##Week 1 : RTL Design Simulation and Synthesis Labs using iVerilog, GTKWave and Yosys##


<img width="960" height="540" alt="Week1day1pic1" src="https://github.com/user-attachments/assets/a942c54d-fb7b-440c-95dc-679ff89a6068" />

<img width="960" height="540" alt="Week1day1pic2" src="https://github.com/user-attachments/assets/c9243891-0524-499e-80f1-f8f2d7ace275" />

<img width="960" height="540" alt="Week1day1pic3" src="https://github.com/user-attachments/assets/28c43e29-d413-4df5-af0c-1326a497913b" />

<img width="960" height="540" alt="Week1day1pic4" src="https://github.com/user-attachments/assets/b113ab85-e85f-4917-8fac-0ca4e11afd40" />

<img width="960" height="540" alt="Week1day1pic5" src="https://github.com/user-attachments/assets/a1b5c824-b11e-4536-8f01-aae08f300c68" />



























