// Seed: 3577707875
module module_0;
  initial begin : LABEL_0
    id_1 <= 1;
  end
  assign module_1.id_6 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input tri1 id_2,
    output tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply1 id_6
);
  wire id_8, id_9;
  wire id_10;
  module_0 modCall_1 ();
  always_latch @* begin : LABEL_0
    id_0 <= 1;
  end
endmodule
module module_2 (
    input uwire id_0
    , id_16,
    input uwire id_1,
    input wand id_2
    , id_17,
    output supply1 id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    input uwire id_7,
    output uwire id_8,
    input tri1 id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    output uwire id_13,
    input supply1 id_14
);
  id_18(
      .id_0(id_4), .id_1(1), .id_2(1 * id_9 - id_11), .id_3(1), .id_4((1)), .id_5(id_16)
  );
  wire id_19;
  id_20(
      .id_0(1), .id_1(1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
