// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Thu Dec 26 14:56:45 2024
// Host        : DESKTOP-8PN6IMS running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/jesd204_0_sim_netlist.v
// Design      : jesd204_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1927-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "jesd204_v7_2_4,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module jesd204_0
   (rx_reset,
    rx_core_clk,
    rx_sysref,
    rx_sync,
    rx_aresetn,
    rx_start_of_frame,
    rx_end_of_frame,
    rx_start_of_multiframe,
    rx_end_of_multiframe,
    rx_frame_error,
    rx_tvalid,
    rx_tdata,
    rx_reset_gt,
    rxencommaalign_out,
    rx_reset_done,
    gt0_rxdata,
    gt0_rxcharisk,
    gt0_rxdisperr,
    gt0_rxnotintable,
    gt1_rxdata,
    gt1_rxcharisk,
    gt1_rxdisperr,
    gt1_rxnotintable,
    gt2_rxdata,
    gt2_rxcharisk,
    gt2_rxdisperr,
    gt2_rxnotintable,
    gt3_rxdata,
    gt3_rxcharisk,
    gt3_rxdisperr,
    gt3_rxnotintable,
    gt4_rxdata,
    gt4_rxcharisk,
    gt4_rxdisperr,
    gt4_rxnotintable,
    gt5_rxdata,
    gt5_rxcharisk,
    gt5_rxdisperr,
    gt5_rxnotintable,
    gt6_rxdata,
    gt6_rxcharisk,
    gt6_rxdisperr,
    gt6_rxnotintable,
    gt7_rxdata,
    gt7_rxcharisk,
    gt7_rxdisperr,
    gt7_rxnotintable,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready);
  input rx_reset;
  input rx_core_clk;
  input rx_sysref;
  output rx_sync;
  output rx_aresetn;
  output [3:0]rx_start_of_frame;
  output [3:0]rx_end_of_frame;
  output [3:0]rx_start_of_multiframe;
  output [3:0]rx_end_of_multiframe;
  output [31:0]rx_frame_error;
  output rx_tvalid;
  output [255:0]rx_tdata;
  output rx_reset_gt;
  output rxencommaalign_out;
  input rx_reset_done;
  input [31:0]gt0_rxdata;
  input [3:0]gt0_rxcharisk;
  input [3:0]gt0_rxdisperr;
  input [3:0]gt0_rxnotintable;
  input [31:0]gt1_rxdata;
  input [3:0]gt1_rxcharisk;
  input [3:0]gt1_rxdisperr;
  input [3:0]gt1_rxnotintable;
  input [31:0]gt2_rxdata;
  input [3:0]gt2_rxcharisk;
  input [3:0]gt2_rxdisperr;
  input [3:0]gt2_rxnotintable;
  input [31:0]gt3_rxdata;
  input [3:0]gt3_rxcharisk;
  input [3:0]gt3_rxdisperr;
  input [3:0]gt3_rxnotintable;
  input [31:0]gt4_rxdata;
  input [3:0]gt4_rxcharisk;
  input [3:0]gt4_rxdisperr;
  input [3:0]gt4_rxnotintable;
  input [31:0]gt5_rxdata;
  input [3:0]gt5_rxcharisk;
  input [3:0]gt5_rxdisperr;
  input [3:0]gt5_rxnotintable;
  input [31:0]gt6_rxdata;
  input [3:0]gt6_rxcharisk;
  input [3:0]gt6_rxdisperr;
  input [3:0]gt6_rxnotintable;
  input [31:0]gt7_rxdata;
  input [3:0]gt7_rxcharisk;
  input [3:0]gt7_rxdisperr;
  input [3:0]gt7_rxnotintable;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [11:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [11:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;

  wire [3:0]gt0_rxcharisk;
  wire [31:0]gt0_rxdata;
  wire [3:0]gt0_rxdisperr;
  wire [3:0]gt0_rxnotintable;
  wire [3:0]gt1_rxcharisk;
  wire [31:0]gt1_rxdata;
  wire [3:0]gt1_rxdisperr;
  wire [3:0]gt1_rxnotintable;
  wire [3:0]gt2_rxcharisk;
  wire [31:0]gt2_rxdata;
  wire [3:0]gt2_rxdisperr;
  wire [3:0]gt2_rxnotintable;
  wire [3:0]gt3_rxcharisk;
  wire [31:0]gt3_rxdata;
  wire [3:0]gt3_rxdisperr;
  wire [3:0]gt3_rxnotintable;
  wire [3:0]gt4_rxcharisk;
  wire [31:0]gt4_rxdata;
  wire [3:0]gt4_rxdisperr;
  wire [3:0]gt4_rxnotintable;
  wire [3:0]gt5_rxcharisk;
  wire [31:0]gt5_rxdata;
  wire [3:0]gt5_rxdisperr;
  wire [3:0]gt5_rxnotintable;
  wire [3:0]gt6_rxcharisk;
  wire [31:0]gt6_rxdata;
  wire [3:0]gt6_rxdisperr;
  wire [3:0]gt6_rxnotintable;
  wire [3:0]gt7_rxcharisk;
  wire [31:0]gt7_rxdata;
  wire [3:0]gt7_rxdisperr;
  wire [3:0]gt7_rxnotintable;
  wire rx_aresetn;
  wire rx_core_clk;
  wire [3:0]rx_end_of_frame;
  wire [3:0]rx_end_of_multiframe;
  wire [31:0]rx_frame_error;
  wire rx_reset;
  wire rx_reset_done;
  wire rx_reset_gt;
  wire [3:0]rx_start_of_frame;
  wire [3:0]rx_start_of_multiframe;
  wire rx_sync;
  wire rx_sysref;
  wire [255:0]rx_tdata;
  wire rx_tvalid;
  wire rxencommaalign_out;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  (* C_COMPONENT_NAME = "jesd204_0" *) 
  (* C_FAMILY = "virtex7" *) 
  (* C_LANES = "8" *) 
  (* C_LMFC_BUFFER_SIZE = "6" *) 
  (* C_NODE_IS_TRANSMIT = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  jesd204_0_jesd204_0_block inst
       (.gt0_rxcharisk(gt0_rxcharisk),
        .gt0_rxdata(gt0_rxdata),
        .gt0_rxdisperr(gt0_rxdisperr),
        .gt0_rxnotintable(gt0_rxnotintable),
        .gt1_rxcharisk(gt1_rxcharisk),
        .gt1_rxdata(gt1_rxdata),
        .gt1_rxdisperr(gt1_rxdisperr),
        .gt1_rxnotintable(gt1_rxnotintable),
        .gt2_rxcharisk(gt2_rxcharisk),
        .gt2_rxdata(gt2_rxdata),
        .gt2_rxdisperr(gt2_rxdisperr),
        .gt2_rxnotintable(gt2_rxnotintable),
        .gt3_rxcharisk(gt3_rxcharisk),
        .gt3_rxdata(gt3_rxdata),
        .gt3_rxdisperr(gt3_rxdisperr),
        .gt3_rxnotintable(gt3_rxnotintable),
        .gt4_rxcharisk(gt4_rxcharisk),
        .gt4_rxdata(gt4_rxdata),
        .gt4_rxdisperr(gt4_rxdisperr),
        .gt4_rxnotintable(gt4_rxnotintable),
        .gt5_rxcharisk(gt5_rxcharisk),
        .gt5_rxdata(gt5_rxdata),
        .gt5_rxdisperr(gt5_rxdisperr),
        .gt5_rxnotintable(gt5_rxnotintable),
        .gt6_rxcharisk(gt6_rxcharisk),
        .gt6_rxdata(gt6_rxdata),
        .gt6_rxdisperr(gt6_rxdisperr),
        .gt6_rxnotintable(gt6_rxnotintable),
        .gt7_rxcharisk(gt7_rxcharisk),
        .gt7_rxdata(gt7_rxdata),
        .gt7_rxdisperr(gt7_rxdisperr),
        .gt7_rxnotintable(gt7_rxnotintable),
        .rx_aresetn(rx_aresetn),
        .rx_core_clk(rx_core_clk),
        .rx_end_of_frame(rx_end_of_frame),
        .rx_end_of_multiframe(rx_end_of_multiframe),
        .rx_frame_error(rx_frame_error),
        .rx_reset(rx_reset),
        .rx_reset_done(rx_reset_done),
        .rx_reset_gt(rx_reset_gt),
        .rx_start_of_frame(rx_start_of_frame),
        .rx_start_of_multiframe(rx_start_of_multiframe),
        .rx_sync(rx_sync),
        .rx_sysref(rx_sysref),
        .rx_tdata(rx_tdata),
        .rx_tvalid(rx_tvalid),
        .rxencommaalign_out(rxencommaalign_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "jesd204_0_address_decoder" *) 
module jesd204_0_jesd204_0_address_decoder
   (s_axi_wdata_1_sp_1,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[9] ,
    \s_axi_wdata[8] ,
    \GEN_USE_WSTRB.bus2ip_be_reg_reg[0] ,
    \s_axi_wdata[8]_0 ,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[8]_1 ,
    rxstatus2_req_r_reg,
    \bus2ip_addr_reg_reg[10] ,
    rxstatus_req_r_reg,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    E,
    \s_axi_wdata[1]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    \s_axi_wdata[0]_3 ,
    \s_axi_wdata[16] ,
    \s_axi_wdata[0]_4 ,
    \bus2ip_addr_reg_reg[10]_0 ,
    \bus2ip_addr_reg_reg[10]_1 ,
    \bus2ip_addr_reg_reg[10]_2 ,
    \bus2ip_addr_reg_reg[10]_3 ,
    IP2Bus_RdAck_rr_reg,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    \FSM_sequential_access_cs_reg[0] ,
    s_axi_awvalid_0,
    \FSM_sequential_access_cs_reg[2] ,
    counter_en_reg_reg,
    s_axi_wready_i,
    s_axi_awready_i,
    \FSM_sequential_access_cs_reg[2]_0 ,
    counter_en_reg_reg_0,
    D,
    s_axi_aclk,
    s_axi_wdata,
    Bus2IP_BE,
    \rx_cfg_subclass_reg[1] ,
    \rx_cfg_subclass_reg[0] ,
    rx_buffer_delay,
    rx_cfg_early_release_reg,
    p_199_in,
    disable_error_reporting,
    rxstatus2_req_r,
    src_in,
    rxstatus_req_r,
    rxstatus_req_tog_reg,
    Q,
    \IP2Bus_Data[2]_i_17_0 ,
    \IP2Bus_Data[28]_i_4_0 ,
    \IP2Bus_Data[7]_i_16_0 ,
    test_mf_count,
    out,
    test_err_count,
    \IP2Bus_Data[31]_i_7_0 ,
    test_ila_count,
    chip_select,
    \IP2Bus_Data[16]_i_18_0 ,
    \IP2Bus_Data[31]_i_18_0 ,
    \IP2Bus_Data[31]_i_14_0 ,
    \IP2Bus_Data[31]_i_14_1 ,
    rx_buffer_adjust,
    \IP2Bus_Data[31]_i_3_0 ,
    rx_cfg_sticky_reset_reg,
    rx_cfg_reset_i,
    scram_enable,
    p_213_in,
    Bus2IP_BE__0,
    support_lane_sync,
    rxstatus2_req_r_reg_0,
    p_1_in116_in,
    p_1_in124_in,
    p_1_in128_in,
    p_1_in132_in,
    IP2Bus_RdAck_rr,
    dest_out,
    rxstatus_ack_tog_r,
    IP2Bus_RdAck_reg,
    rxstatus2_ack_tog_r,
    IP2Bus_RdAck_r,
    \IP2Bus_Data[8]_i_30_0 ,
    p_1_in96_in,
    p_1_in100_in,
    p_1_in104_in,
    p_1_in108_in,
    p_1_in112_in,
    p_1_in120_in,
    p_1_in136_in,
    p_1_in140_in,
    p_1_in372_in,
    p_1_in368_in,
    p_1_in364_in,
    p_1_in360_in,
    p_1_in356_in,
    p_1_in352_in,
    p_1_in348_in,
    p_1_in340_in,
    p_1_in336_in,
    p_1_in332_in,
    p_1_in328_in,
    p_1_in324_in,
    p_1_in320_in,
    p_1_in316_in,
    p_1_in308_in,
    p_1_in304_in,
    p_1_in300_in,
    p_1_in296_in,
    p_1_in292_in,
    p_1_in288_in,
    p_1_in284_in,
    p_1_in276_in,
    p_1_in272_in,
    p_1_in268_in,
    p_1_in264_in,
    p_1_in260_in,
    p_1_in256_in,
    p_1_in252_in,
    p_1_in244_in,
    p_1_in240_in,
    p_1_in236_in,
    p_1_in232_in,
    p_1_in228_in,
    p_1_in224_in,
    p_1_in220_in,
    p_1_in212_in,
    p_1_in208_in,
    p_1_in204_in,
    p_1_in200_in,
    p_1_in196_in,
    p_1_in192_in,
    p_1_in188_in,
    p_1_in180_in,
    p_1_in176_in,
    p_1_in172_in,
    p_1_in168_in,
    p_1_in164_in,
    p_1_in160_in,
    p_1_in156_in,
    p_1_in158_in,
    p_1_in162_in,
    p_1_in166_in,
    p_1_in170_in,
    p_1_in174_in,
    p_1_in178_in,
    p_1_in190_in,
    p_1_in194_in,
    p_1_in198_in,
    p_1_in202_in,
    p_1_in206_in,
    p_1_in210_in,
    p_1_in222_in,
    p_1_in226_in,
    p_1_in230_in,
    p_1_in234_in,
    p_1_in238_in,
    p_1_in242_in,
    p_1_in254_in,
    p_1_in258_in,
    p_1_in262_in,
    p_1_in266_in,
    p_1_in270_in,
    p_1_in274_in,
    p_1_in286_in,
    p_1_in290_in,
    p_1_in294_in,
    p_1_in298_in,
    p_1_in302_in,
    p_1_in306_in,
    p_1_in318_in,
    p_1_in322_in,
    p_1_in326_in,
    p_1_in330_in,
    p_1_in334_in,
    p_1_in338_in,
    p_1_in350_in,
    p_1_in354_in,
    p_1_in358_in,
    p_1_in362_in,
    p_1_in366_in,
    p_1_in370_in,
    access_cs,
    s_axi_awvalid,
    s_axi_arvalid,
    counter_en_reg,
    cs_ce_ld_enable_i,
    \FSM_sequential_access_cs_reg[0]_0 ,
    s_axi_wvalid,
    IP2Bus_RdAck,
    s_axi_aresetn,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    data_timeout,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ,
    axi_avalid_reg,
    icount_out0_carry_i_6_0,
    p_1_in144_in,
    p_1_in148_in,
    p_1_in152_in,
    src_arst,
    \IP2Bus_Data[4]_i_18_0 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data[11]_i_23_0 ,
    \IP2Bus_Data[7]_i_7_0 ,
    \IP2Bus_Data[4]_i_42_0 ,
    \IP2Bus_Data[11]_i_23_1 ,
    \IP2Bus_Data[0]_i_28_0 ,
    \IP2Bus_Data[16]_i_41_0 ,
    \IP2Bus_Data[31]_i_9_0 ,
    \IP2Bus_Data[31]_i_2_0 );
  output s_axi_wdata_1_sp_1;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[9] ;
  output \s_axi_wdata[8] ;
  output \GEN_USE_WSTRB.bus2ip_be_reg_reg[0] ;
  output \s_axi_wdata[8]_0 ;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[8]_1 ;
  output rxstatus2_req_r_reg;
  output \bus2ip_addr_reg_reg[10] ;
  output rxstatus_req_r_reg;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output [0:0]E;
  output \s_axi_wdata[1]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output \s_axi_wdata[0]_3 ;
  output \s_axi_wdata[16] ;
  output \s_axi_wdata[0]_4 ;
  output [0:0]\bus2ip_addr_reg_reg[10]_0 ;
  output [0:0]\bus2ip_addr_reg_reg[10]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[10]_2 ;
  output [1:0]\bus2ip_addr_reg_reg[10]_3 ;
  output IP2Bus_RdAck_rr_reg;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output \FSM_sequential_access_cs_reg[0] ;
  output s_axi_awvalid_0;
  output \FSM_sequential_access_cs_reg[2] ;
  output counter_en_reg_reg;
  output s_axi_wready_i;
  output s_axi_awready_i;
  output \FSM_sequential_access_cs_reg[2]_0 ;
  output counter_en_reg_reg_0;
  output [31:0]D;
  input s_axi_aclk;
  input [4:0]s_axi_wdata;
  input [1:0]Bus2IP_BE;
  input \rx_cfg_subclass_reg[1] ;
  input \rx_cfg_subclass_reg[0] ;
  input [9:0]rx_buffer_delay;
  input rx_cfg_early_release_reg;
  input [0:0]p_199_in;
  input disable_error_reporting;
  input rxstatus2_req_r;
  input src_in;
  input rxstatus_req_r;
  input rxstatus_req_tog_reg;
  input [31:0]Q;
  input [95:0]\IP2Bus_Data[2]_i_17_0 ;
  input [231:0]\IP2Bus_Data[28]_i_4_0 ;
  input [247:0]\IP2Bus_Data[7]_i_16_0 ;
  input [255:0]test_mf_count;
  input [31:0]out;
  input [255:0]test_err_count;
  input [31:0]\IP2Bus_Data[31]_i_7_0 ;
  input [255:0]test_ila_count;
  input [1:0]chip_select;
  input [247:0]\IP2Bus_Data[16]_i_18_0 ;
  input [31:0]\IP2Bus_Data[31]_i_18_0 ;
  input [31:0]\IP2Bus_Data[31]_i_14_0 ;
  input [31:0]\IP2Bus_Data[31]_i_14_1 ;
  input [65:0]rx_buffer_adjust;
  input [31:0]\IP2Bus_Data[31]_i_3_0 ;
  input rx_cfg_sticky_reset_reg;
  input rx_cfg_reset_i;
  input scram_enable;
  input [1:0]p_213_in;
  input [0:0]Bus2IP_BE__0;
  input support_lane_sync;
  input [1:0]rxstatus2_req_r_reg_0;
  input p_1_in116_in;
  input p_1_in124_in;
  input p_1_in128_in;
  input p_1_in132_in;
  input IP2Bus_RdAck_rr;
  input dest_out;
  input rxstatus_ack_tog_r;
  input IP2Bus_RdAck_reg;
  input rxstatus2_ack_tog_r;
  input IP2Bus_RdAck_r;
  input \IP2Bus_Data[8]_i_30_0 ;
  input p_1_in96_in;
  input p_1_in100_in;
  input p_1_in104_in;
  input p_1_in108_in;
  input p_1_in112_in;
  input p_1_in120_in;
  input p_1_in136_in;
  input p_1_in140_in;
  input p_1_in372_in;
  input p_1_in368_in;
  input p_1_in364_in;
  input p_1_in360_in;
  input p_1_in356_in;
  input p_1_in352_in;
  input p_1_in348_in;
  input p_1_in340_in;
  input p_1_in336_in;
  input p_1_in332_in;
  input p_1_in328_in;
  input p_1_in324_in;
  input p_1_in320_in;
  input p_1_in316_in;
  input p_1_in308_in;
  input p_1_in304_in;
  input p_1_in300_in;
  input p_1_in296_in;
  input p_1_in292_in;
  input p_1_in288_in;
  input p_1_in284_in;
  input p_1_in276_in;
  input p_1_in272_in;
  input p_1_in268_in;
  input p_1_in264_in;
  input p_1_in260_in;
  input p_1_in256_in;
  input p_1_in252_in;
  input p_1_in244_in;
  input p_1_in240_in;
  input p_1_in236_in;
  input p_1_in232_in;
  input p_1_in228_in;
  input p_1_in224_in;
  input p_1_in220_in;
  input p_1_in212_in;
  input p_1_in208_in;
  input p_1_in204_in;
  input p_1_in200_in;
  input p_1_in196_in;
  input p_1_in192_in;
  input p_1_in188_in;
  input p_1_in180_in;
  input p_1_in176_in;
  input p_1_in172_in;
  input p_1_in168_in;
  input p_1_in164_in;
  input p_1_in160_in;
  input p_1_in156_in;
  input p_1_in158_in;
  input p_1_in162_in;
  input p_1_in166_in;
  input p_1_in170_in;
  input p_1_in174_in;
  input p_1_in178_in;
  input p_1_in190_in;
  input p_1_in194_in;
  input p_1_in198_in;
  input p_1_in202_in;
  input p_1_in206_in;
  input p_1_in210_in;
  input p_1_in222_in;
  input p_1_in226_in;
  input p_1_in230_in;
  input p_1_in234_in;
  input p_1_in238_in;
  input p_1_in242_in;
  input p_1_in254_in;
  input p_1_in258_in;
  input p_1_in262_in;
  input p_1_in266_in;
  input p_1_in270_in;
  input p_1_in274_in;
  input p_1_in286_in;
  input p_1_in290_in;
  input p_1_in294_in;
  input p_1_in298_in;
  input p_1_in302_in;
  input p_1_in306_in;
  input p_1_in318_in;
  input p_1_in322_in;
  input p_1_in326_in;
  input p_1_in330_in;
  input p_1_in334_in;
  input p_1_in338_in;
  input p_1_in350_in;
  input p_1_in354_in;
  input p_1_in358_in;
  input p_1_in362_in;
  input p_1_in366_in;
  input p_1_in370_in;
  input [2:0]access_cs;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input counter_en_reg;
  input cs_ce_ld_enable_i;
  input \FSM_sequential_access_cs_reg[0]_0 ;
  input s_axi_wvalid;
  input IP2Bus_RdAck;
  input s_axi_aresetn;
  input \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  input data_timeout;
  input \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  input axi_avalid_reg;
  input icount_out0_carry_i_6_0;
  input p_1_in144_in;
  input p_1_in148_in;
  input p_1_in152_in;
  input src_arst;
  input [4:0]\IP2Bus_Data[4]_i_18_0 ;
  input [26:0]\IP2Bus_Data_reg[31] ;
  input [3:0]\IP2Bus_Data[11]_i_23_0 ;
  input [7:0]\IP2Bus_Data[7]_i_7_0 ;
  input [4:0]\IP2Bus_Data[4]_i_42_0 ;
  input [11:0]\IP2Bus_Data[11]_i_23_1 ;
  input \IP2Bus_Data[0]_i_28_0 ;
  input \IP2Bus_Data[16]_i_41_0 ;
  input [31:0]\IP2Bus_Data[31]_i_9_0 ;
  input [31:0]\IP2Bus_Data[31]_i_2_0 ;

  wire [1:0]Bus2IP_BE;
  wire [0:0]Bus2IP_BE__0;
  wire Bus2IP_RdCE;
  wire Bus2IP_WrCE;
  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_sequential_access_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_access_cs_reg[0] ;
  wire \FSM_sequential_access_cs_reg[0]_0 ;
  wire \FSM_sequential_access_cs_reg[2] ;
  wire \FSM_sequential_access_cs_reg[2]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  wire \GEN_USE_WSTRB.bus2ip_be_reg_reg[0] ;
  wire \IP2Bus_Data[0]_i_10_n_0 ;
  wire \IP2Bus_Data[0]_i_11_n_0 ;
  wire \IP2Bus_Data[0]_i_12_n_0 ;
  wire \IP2Bus_Data[0]_i_13_n_0 ;
  wire \IP2Bus_Data[0]_i_14_n_0 ;
  wire \IP2Bus_Data[0]_i_15_n_0 ;
  wire \IP2Bus_Data[0]_i_16_n_0 ;
  wire \IP2Bus_Data[0]_i_17_n_0 ;
  wire \IP2Bus_Data[0]_i_18_n_0 ;
  wire \IP2Bus_Data[0]_i_19_n_0 ;
  wire \IP2Bus_Data[0]_i_20_n_0 ;
  wire \IP2Bus_Data[0]_i_21_n_0 ;
  wire \IP2Bus_Data[0]_i_22_n_0 ;
  wire \IP2Bus_Data[0]_i_23_n_0 ;
  wire \IP2Bus_Data[0]_i_24_n_0 ;
  wire \IP2Bus_Data[0]_i_25_n_0 ;
  wire \IP2Bus_Data[0]_i_26_n_0 ;
  wire \IP2Bus_Data[0]_i_27_n_0 ;
  wire \IP2Bus_Data[0]_i_28_0 ;
  wire \IP2Bus_Data[0]_i_28_n_0 ;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[0]_i_30_n_0 ;
  wire \IP2Bus_Data[0]_i_31_n_0 ;
  wire \IP2Bus_Data[0]_i_32_n_0 ;
  wire \IP2Bus_Data[0]_i_33_n_0 ;
  wire \IP2Bus_Data[0]_i_34_n_0 ;
  wire \IP2Bus_Data[0]_i_35_n_0 ;
  wire \IP2Bus_Data[0]_i_36_n_0 ;
  wire \IP2Bus_Data[0]_i_37_n_0 ;
  wire \IP2Bus_Data[0]_i_38_n_0 ;
  wire \IP2Bus_Data[0]_i_39_n_0 ;
  wire \IP2Bus_Data[0]_i_3_n_0 ;
  wire \IP2Bus_Data[0]_i_40_n_0 ;
  wire \IP2Bus_Data[0]_i_41_n_0 ;
  wire \IP2Bus_Data[0]_i_42_n_0 ;
  wire \IP2Bus_Data[0]_i_43_n_0 ;
  wire \IP2Bus_Data[0]_i_44_n_0 ;
  wire \IP2Bus_Data[0]_i_45_n_0 ;
  wire \IP2Bus_Data[0]_i_46_n_0 ;
  wire \IP2Bus_Data[0]_i_47_n_0 ;
  wire \IP2Bus_Data[0]_i_48_n_0 ;
  wire \IP2Bus_Data[0]_i_49_n_0 ;
  wire \IP2Bus_Data[0]_i_4_n_0 ;
  wire \IP2Bus_Data[0]_i_50_n_0 ;
  wire \IP2Bus_Data[0]_i_51_n_0 ;
  wire \IP2Bus_Data[0]_i_52_n_0 ;
  wire \IP2Bus_Data[0]_i_53_n_0 ;
  wire \IP2Bus_Data[0]_i_54_n_0 ;
  wire \IP2Bus_Data[0]_i_55_n_0 ;
  wire \IP2Bus_Data[0]_i_56_n_0 ;
  wire \IP2Bus_Data[0]_i_57_n_0 ;
  wire \IP2Bus_Data[0]_i_58_n_0 ;
  wire \IP2Bus_Data[0]_i_59_n_0 ;
  wire \IP2Bus_Data[0]_i_5_n_0 ;
  wire \IP2Bus_Data[0]_i_60_n_0 ;
  wire \IP2Bus_Data[0]_i_61_n_0 ;
  wire \IP2Bus_Data[0]_i_62_n_0 ;
  wire \IP2Bus_Data[0]_i_63_n_0 ;
  wire \IP2Bus_Data[0]_i_64_n_0 ;
  wire \IP2Bus_Data[0]_i_65_n_0 ;
  wire \IP2Bus_Data[0]_i_66_n_0 ;
  wire \IP2Bus_Data[0]_i_6_n_0 ;
  wire \IP2Bus_Data[0]_i_7_n_0 ;
  wire \IP2Bus_Data[0]_i_8_n_0 ;
  wire \IP2Bus_Data[0]_i_9_n_0 ;
  wire \IP2Bus_Data[10]_i_10_n_0 ;
  wire \IP2Bus_Data[10]_i_11_n_0 ;
  wire \IP2Bus_Data[10]_i_12_n_0 ;
  wire \IP2Bus_Data[10]_i_13_n_0 ;
  wire \IP2Bus_Data[10]_i_14_n_0 ;
  wire \IP2Bus_Data[10]_i_15_n_0 ;
  wire \IP2Bus_Data[10]_i_16_n_0 ;
  wire \IP2Bus_Data[10]_i_17_n_0 ;
  wire \IP2Bus_Data[10]_i_18_n_0 ;
  wire \IP2Bus_Data[10]_i_19_n_0 ;
  wire \IP2Bus_Data[10]_i_20_n_0 ;
  wire \IP2Bus_Data[10]_i_21_n_0 ;
  wire \IP2Bus_Data[10]_i_22_n_0 ;
  wire \IP2Bus_Data[10]_i_23_n_0 ;
  wire \IP2Bus_Data[10]_i_24_n_0 ;
  wire \IP2Bus_Data[10]_i_25_n_0 ;
  wire \IP2Bus_Data[10]_i_26_n_0 ;
  wire \IP2Bus_Data[10]_i_27_n_0 ;
  wire \IP2Bus_Data[10]_i_28_n_0 ;
  wire \IP2Bus_Data[10]_i_29_n_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_30_n_0 ;
  wire \IP2Bus_Data[10]_i_31_n_0 ;
  wire \IP2Bus_Data[10]_i_32_n_0 ;
  wire \IP2Bus_Data[10]_i_33_n_0 ;
  wire \IP2Bus_Data[10]_i_34_n_0 ;
  wire \IP2Bus_Data[10]_i_35_n_0 ;
  wire \IP2Bus_Data[10]_i_36_n_0 ;
  wire \IP2Bus_Data[10]_i_37_n_0 ;
  wire \IP2Bus_Data[10]_i_38_n_0 ;
  wire \IP2Bus_Data[10]_i_39_n_0 ;
  wire \IP2Bus_Data[10]_i_3_n_0 ;
  wire \IP2Bus_Data[10]_i_40_n_0 ;
  wire \IP2Bus_Data[10]_i_41_n_0 ;
  wire \IP2Bus_Data[10]_i_42_n_0 ;
  wire \IP2Bus_Data[10]_i_43_n_0 ;
  wire \IP2Bus_Data[10]_i_44_n_0 ;
  wire \IP2Bus_Data[10]_i_45_n_0 ;
  wire \IP2Bus_Data[10]_i_46_n_0 ;
  wire \IP2Bus_Data[10]_i_47_n_0 ;
  wire \IP2Bus_Data[10]_i_48_n_0 ;
  wire \IP2Bus_Data[10]_i_49_n_0 ;
  wire \IP2Bus_Data[10]_i_4_n_0 ;
  wire \IP2Bus_Data[10]_i_50_n_0 ;
  wire \IP2Bus_Data[10]_i_51_n_0 ;
  wire \IP2Bus_Data[10]_i_52_n_0 ;
  wire \IP2Bus_Data[10]_i_53_n_0 ;
  wire \IP2Bus_Data[10]_i_54_n_0 ;
  wire \IP2Bus_Data[10]_i_55_n_0 ;
  wire \IP2Bus_Data[10]_i_56_n_0 ;
  wire \IP2Bus_Data[10]_i_57_n_0 ;
  wire \IP2Bus_Data[10]_i_5_n_0 ;
  wire \IP2Bus_Data[10]_i_6_n_0 ;
  wire \IP2Bus_Data[10]_i_7_n_0 ;
  wire \IP2Bus_Data[10]_i_8_n_0 ;
  wire \IP2Bus_Data[10]_i_9_n_0 ;
  wire \IP2Bus_Data[11]_i_13_n_0 ;
  wire \IP2Bus_Data[11]_i_14_n_0 ;
  wire \IP2Bus_Data[11]_i_15_n_0 ;
  wire \IP2Bus_Data[11]_i_16_n_0 ;
  wire \IP2Bus_Data[11]_i_17_n_0 ;
  wire \IP2Bus_Data[11]_i_18_n_0 ;
  wire \IP2Bus_Data[11]_i_19_n_0 ;
  wire \IP2Bus_Data[11]_i_20_n_0 ;
  wire \IP2Bus_Data[11]_i_21_n_0 ;
  wire \IP2Bus_Data[11]_i_22_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_23_0 ;
  wire [11:0]\IP2Bus_Data[11]_i_23_1 ;
  wire \IP2Bus_Data[11]_i_23_n_0 ;
  wire \IP2Bus_Data[11]_i_24_n_0 ;
  wire \IP2Bus_Data[11]_i_25_n_0 ;
  wire \IP2Bus_Data[11]_i_26_n_0 ;
  wire \IP2Bus_Data[11]_i_27_n_0 ;
  wire \IP2Bus_Data[11]_i_28_n_0 ;
  wire \IP2Bus_Data[11]_i_29_n_0 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[11]_i_30_n_0 ;
  wire \IP2Bus_Data[11]_i_31_n_0 ;
  wire \IP2Bus_Data[11]_i_32_n_0 ;
  wire \IP2Bus_Data[11]_i_33_n_0 ;
  wire \IP2Bus_Data[11]_i_34_n_0 ;
  wire \IP2Bus_Data[11]_i_35_n_0 ;
  wire \IP2Bus_Data[11]_i_36_n_0 ;
  wire \IP2Bus_Data[11]_i_37_n_0 ;
  wire \IP2Bus_Data[11]_i_38_n_0 ;
  wire \IP2Bus_Data[11]_i_39_n_0 ;
  wire \IP2Bus_Data[11]_i_3_n_0 ;
  wire \IP2Bus_Data[11]_i_40_n_0 ;
  wire \IP2Bus_Data[11]_i_41_n_0 ;
  wire \IP2Bus_Data[11]_i_42_n_0 ;
  wire \IP2Bus_Data[11]_i_43_n_0 ;
  wire \IP2Bus_Data[11]_i_44_n_0 ;
  wire \IP2Bus_Data[11]_i_45_n_0 ;
  wire \IP2Bus_Data[11]_i_46_n_0 ;
  wire \IP2Bus_Data[11]_i_47_n_0 ;
  wire \IP2Bus_Data[11]_i_4_n_0 ;
  wire \IP2Bus_Data[11]_i_5_n_0 ;
  wire \IP2Bus_Data[11]_i_6_n_0 ;
  wire \IP2Bus_Data[11]_i_7_n_0 ;
  wire \IP2Bus_Data[11]_i_8_n_0 ;
  wire \IP2Bus_Data[11]_i_9_n_0 ;
  wire \IP2Bus_Data[12]_i_10_n_0 ;
  wire \IP2Bus_Data[12]_i_11_n_0 ;
  wire \IP2Bus_Data[12]_i_12_n_0 ;
  wire \IP2Bus_Data[12]_i_13_n_0 ;
  wire \IP2Bus_Data[12]_i_14_n_0 ;
  wire \IP2Bus_Data[12]_i_15_n_0 ;
  wire \IP2Bus_Data[12]_i_16_n_0 ;
  wire \IP2Bus_Data[12]_i_17_n_0 ;
  wire \IP2Bus_Data[12]_i_18_n_0 ;
  wire \IP2Bus_Data[12]_i_20_n_0 ;
  wire \IP2Bus_Data[12]_i_21_n_0 ;
  wire \IP2Bus_Data[12]_i_22_n_0 ;
  wire \IP2Bus_Data[12]_i_23_n_0 ;
  wire \IP2Bus_Data[12]_i_24_n_0 ;
  wire \IP2Bus_Data[12]_i_25_n_0 ;
  wire \IP2Bus_Data[12]_i_26_n_0 ;
  wire \IP2Bus_Data[12]_i_27_n_0 ;
  wire \IP2Bus_Data[12]_i_28_n_0 ;
  wire \IP2Bus_Data[12]_i_29_n_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_30_n_0 ;
  wire \IP2Bus_Data[12]_i_31_n_0 ;
  wire \IP2Bus_Data[12]_i_32_n_0 ;
  wire \IP2Bus_Data[12]_i_33_n_0 ;
  wire \IP2Bus_Data[12]_i_35_n_0 ;
  wire \IP2Bus_Data[12]_i_37_n_0 ;
  wire \IP2Bus_Data[12]_i_38_n_0 ;
  wire \IP2Bus_Data[12]_i_39_n_0 ;
  wire \IP2Bus_Data[12]_i_3_n_0 ;
  wire \IP2Bus_Data[12]_i_40_n_0 ;
  wire \IP2Bus_Data[12]_i_41_n_0 ;
  wire \IP2Bus_Data[12]_i_42_n_0 ;
  wire \IP2Bus_Data[12]_i_44_n_0 ;
  wire \IP2Bus_Data[12]_i_45_n_0 ;
  wire \IP2Bus_Data[12]_i_4_n_0 ;
  wire \IP2Bus_Data[12]_i_5_n_0 ;
  wire \IP2Bus_Data[12]_i_6_n_0 ;
  wire \IP2Bus_Data[12]_i_7_n_0 ;
  wire \IP2Bus_Data[12]_i_8_n_0 ;
  wire \IP2Bus_Data[12]_i_9_n_0 ;
  wire \IP2Bus_Data[13]_i_10_n_0 ;
  wire \IP2Bus_Data[13]_i_11_n_0 ;
  wire \IP2Bus_Data[13]_i_12_n_0 ;
  wire \IP2Bus_Data[13]_i_13_n_0 ;
  wire \IP2Bus_Data[13]_i_14_n_0 ;
  wire \IP2Bus_Data[13]_i_15_n_0 ;
  wire \IP2Bus_Data[13]_i_16_n_0 ;
  wire \IP2Bus_Data[13]_i_17_n_0 ;
  wire \IP2Bus_Data[13]_i_18_n_0 ;
  wire \IP2Bus_Data[13]_i_19_n_0 ;
  wire \IP2Bus_Data[13]_i_20_n_0 ;
  wire \IP2Bus_Data[13]_i_21_n_0 ;
  wire \IP2Bus_Data[13]_i_22_n_0 ;
  wire \IP2Bus_Data[13]_i_23_n_0 ;
  wire \IP2Bus_Data[13]_i_24_n_0 ;
  wire \IP2Bus_Data[13]_i_25_n_0 ;
  wire \IP2Bus_Data[13]_i_26_n_0 ;
  wire \IP2Bus_Data[13]_i_27_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_3_n_0 ;
  wire \IP2Bus_Data[13]_i_4_n_0 ;
  wire \IP2Bus_Data[13]_i_5_n_0 ;
  wire \IP2Bus_Data[13]_i_6_n_0 ;
  wire \IP2Bus_Data[13]_i_7_n_0 ;
  wire \IP2Bus_Data[13]_i_8_n_0 ;
  wire \IP2Bus_Data[13]_i_9_n_0 ;
  wire \IP2Bus_Data[14]_i_10_n_0 ;
  wire \IP2Bus_Data[14]_i_11_n_0 ;
  wire \IP2Bus_Data[14]_i_12_n_0 ;
  wire \IP2Bus_Data[14]_i_13_n_0 ;
  wire \IP2Bus_Data[14]_i_14_n_0 ;
  wire \IP2Bus_Data[14]_i_15_n_0 ;
  wire \IP2Bus_Data[14]_i_16_n_0 ;
  wire \IP2Bus_Data[14]_i_17_n_0 ;
  wire \IP2Bus_Data[14]_i_18_n_0 ;
  wire \IP2Bus_Data[14]_i_19_n_0 ;
  wire \IP2Bus_Data[14]_i_20_n_0 ;
  wire \IP2Bus_Data[14]_i_21_n_0 ;
  wire \IP2Bus_Data[14]_i_22_n_0 ;
  wire \IP2Bus_Data[14]_i_23_n_0 ;
  wire \IP2Bus_Data[14]_i_24_n_0 ;
  wire \IP2Bus_Data[14]_i_25_n_0 ;
  wire \IP2Bus_Data[14]_i_26_n_0 ;
  wire \IP2Bus_Data[14]_i_27_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_3_n_0 ;
  wire \IP2Bus_Data[14]_i_4_n_0 ;
  wire \IP2Bus_Data[14]_i_5_n_0 ;
  wire \IP2Bus_Data[14]_i_6_n_0 ;
  wire \IP2Bus_Data[14]_i_7_n_0 ;
  wire \IP2Bus_Data[14]_i_8_n_0 ;
  wire \IP2Bus_Data[14]_i_9_n_0 ;
  wire \IP2Bus_Data[15]_i_10_n_0 ;
  wire \IP2Bus_Data[15]_i_11_n_0 ;
  wire \IP2Bus_Data[15]_i_12_n_0 ;
  wire \IP2Bus_Data[15]_i_15_n_0 ;
  wire \IP2Bus_Data[15]_i_16_n_0 ;
  wire \IP2Bus_Data[15]_i_17_n_0 ;
  wire \IP2Bus_Data[15]_i_18_n_0 ;
  wire \IP2Bus_Data[15]_i_19_n_0 ;
  wire \IP2Bus_Data[15]_i_20_n_0 ;
  wire \IP2Bus_Data[15]_i_21_n_0 ;
  wire \IP2Bus_Data[15]_i_22_n_0 ;
  wire \IP2Bus_Data[15]_i_23_n_0 ;
  wire \IP2Bus_Data[15]_i_24_n_0 ;
  wire \IP2Bus_Data[15]_i_25_n_0 ;
  wire \IP2Bus_Data[15]_i_26_n_0 ;
  wire \IP2Bus_Data[15]_i_29_n_0 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire \IP2Bus_Data[15]_i_30_n_0 ;
  wire \IP2Bus_Data[15]_i_31_n_0 ;
  wire \IP2Bus_Data[15]_i_32_n_0 ;
  wire \IP2Bus_Data[15]_i_3_n_0 ;
  wire \IP2Bus_Data[15]_i_4_n_0 ;
  wire \IP2Bus_Data[15]_i_5_n_0 ;
  wire \IP2Bus_Data[15]_i_6_n_0 ;
  wire \IP2Bus_Data[15]_i_7_n_0 ;
  wire \IP2Bus_Data[15]_i_8_n_0 ;
  wire \IP2Bus_Data[15]_i_9_n_0 ;
  wire \IP2Bus_Data[16]_i_10_n_0 ;
  wire \IP2Bus_Data[16]_i_11_n_0 ;
  wire \IP2Bus_Data[16]_i_12_n_0 ;
  wire \IP2Bus_Data[16]_i_13_n_0 ;
  wire \IP2Bus_Data[16]_i_14_n_0 ;
  wire \IP2Bus_Data[16]_i_15_n_0 ;
  wire \IP2Bus_Data[16]_i_16_n_0 ;
  wire \IP2Bus_Data[16]_i_17_n_0 ;
  wire [247:0]\IP2Bus_Data[16]_i_18_0 ;
  wire \IP2Bus_Data[16]_i_18_n_0 ;
  wire \IP2Bus_Data[16]_i_19_n_0 ;
  wire \IP2Bus_Data[16]_i_20_n_0 ;
  wire \IP2Bus_Data[16]_i_21_n_0 ;
  wire \IP2Bus_Data[16]_i_22_n_0 ;
  wire \IP2Bus_Data[16]_i_23_n_0 ;
  wire \IP2Bus_Data[16]_i_24_n_0 ;
  wire \IP2Bus_Data[16]_i_25_n_0 ;
  wire \IP2Bus_Data[16]_i_26_n_0 ;
  wire \IP2Bus_Data[16]_i_27_n_0 ;
  wire \IP2Bus_Data[16]_i_28_n_0 ;
  wire \IP2Bus_Data[16]_i_29_n_0 ;
  wire \IP2Bus_Data[16]_i_2_n_0 ;
  wire \IP2Bus_Data[16]_i_30_n_0 ;
  wire \IP2Bus_Data[16]_i_31_n_0 ;
  wire \IP2Bus_Data[16]_i_32_n_0 ;
  wire \IP2Bus_Data[16]_i_33_n_0 ;
  wire \IP2Bus_Data[16]_i_34_n_0 ;
  wire \IP2Bus_Data[16]_i_35_n_0 ;
  wire \IP2Bus_Data[16]_i_36_n_0 ;
  wire \IP2Bus_Data[16]_i_37_n_0 ;
  wire \IP2Bus_Data[16]_i_38_n_0 ;
  wire \IP2Bus_Data[16]_i_39_n_0 ;
  wire \IP2Bus_Data[16]_i_3_n_0 ;
  wire \IP2Bus_Data[16]_i_40_n_0 ;
  wire \IP2Bus_Data[16]_i_41_0 ;
  wire \IP2Bus_Data[16]_i_41_n_0 ;
  wire \IP2Bus_Data[16]_i_42_n_0 ;
  wire \IP2Bus_Data[16]_i_43_n_0 ;
  wire \IP2Bus_Data[16]_i_44_n_0 ;
  wire \IP2Bus_Data[16]_i_45_n_0 ;
  wire \IP2Bus_Data[16]_i_46_n_0 ;
  wire \IP2Bus_Data[16]_i_47_n_0 ;
  wire \IP2Bus_Data[16]_i_4_n_0 ;
  wire \IP2Bus_Data[16]_i_5_n_0 ;
  wire \IP2Bus_Data[16]_i_6_n_0 ;
  wire \IP2Bus_Data[16]_i_7_n_0 ;
  wire \IP2Bus_Data[16]_i_8_n_0 ;
  wire \IP2Bus_Data[16]_i_9_n_0 ;
  wire \IP2Bus_Data[17]_i_10_n_0 ;
  wire \IP2Bus_Data[17]_i_11_n_0 ;
  wire \IP2Bus_Data[17]_i_12_n_0 ;
  wire \IP2Bus_Data[17]_i_13_n_0 ;
  wire \IP2Bus_Data[17]_i_14_n_0 ;
  wire \IP2Bus_Data[17]_i_15_n_0 ;
  wire \IP2Bus_Data[17]_i_16_n_0 ;
  wire \IP2Bus_Data[17]_i_17_n_0 ;
  wire \IP2Bus_Data[17]_i_18_n_0 ;
  wire \IP2Bus_Data[17]_i_19_n_0 ;
  wire \IP2Bus_Data[17]_i_20_n_0 ;
  wire \IP2Bus_Data[17]_i_21_n_0 ;
  wire \IP2Bus_Data[17]_i_22_n_0 ;
  wire \IP2Bus_Data[17]_i_23_n_0 ;
  wire \IP2Bus_Data[17]_i_24_n_0 ;
  wire \IP2Bus_Data[17]_i_25_n_0 ;
  wire \IP2Bus_Data[17]_i_26_n_0 ;
  wire \IP2Bus_Data[17]_i_27_n_0 ;
  wire \IP2Bus_Data[17]_i_28_n_0 ;
  wire \IP2Bus_Data[17]_i_29_n_0 ;
  wire \IP2Bus_Data[17]_i_2_n_0 ;
  wire \IP2Bus_Data[17]_i_30_n_0 ;
  wire \IP2Bus_Data[17]_i_31_n_0 ;
  wire \IP2Bus_Data[17]_i_32_n_0 ;
  wire \IP2Bus_Data[17]_i_33_n_0 ;
  wire \IP2Bus_Data[17]_i_34_n_0 ;
  wire \IP2Bus_Data[17]_i_35_n_0 ;
  wire \IP2Bus_Data[17]_i_36_n_0 ;
  wire \IP2Bus_Data[17]_i_37_n_0 ;
  wire \IP2Bus_Data[17]_i_38_n_0 ;
  wire \IP2Bus_Data[17]_i_39_n_0 ;
  wire \IP2Bus_Data[17]_i_3_n_0 ;
  wire \IP2Bus_Data[17]_i_4_n_0 ;
  wire \IP2Bus_Data[17]_i_5_n_0 ;
  wire \IP2Bus_Data[17]_i_6_n_0 ;
  wire \IP2Bus_Data[17]_i_7_n_0 ;
  wire \IP2Bus_Data[17]_i_8_n_0 ;
  wire \IP2Bus_Data[17]_i_9_n_0 ;
  wire \IP2Bus_Data[18]_i_10_n_0 ;
  wire \IP2Bus_Data[18]_i_11_n_0 ;
  wire \IP2Bus_Data[18]_i_12_n_0 ;
  wire \IP2Bus_Data[18]_i_13_n_0 ;
  wire \IP2Bus_Data[18]_i_14_n_0 ;
  wire \IP2Bus_Data[18]_i_15_n_0 ;
  wire \IP2Bus_Data[18]_i_16_n_0 ;
  wire \IP2Bus_Data[18]_i_17_n_0 ;
  wire \IP2Bus_Data[18]_i_18_n_0 ;
  wire \IP2Bus_Data[18]_i_19_n_0 ;
  wire \IP2Bus_Data[18]_i_20_n_0 ;
  wire \IP2Bus_Data[18]_i_21_n_0 ;
  wire \IP2Bus_Data[18]_i_22_n_0 ;
  wire \IP2Bus_Data[18]_i_23_n_0 ;
  wire \IP2Bus_Data[18]_i_24_n_0 ;
  wire \IP2Bus_Data[18]_i_25_n_0 ;
  wire \IP2Bus_Data[18]_i_26_n_0 ;
  wire \IP2Bus_Data[18]_i_27_n_0 ;
  wire \IP2Bus_Data[18]_i_28_n_0 ;
  wire \IP2Bus_Data[18]_i_29_n_0 ;
  wire \IP2Bus_Data[18]_i_2_n_0 ;
  wire \IP2Bus_Data[18]_i_30_n_0 ;
  wire \IP2Bus_Data[18]_i_31_n_0 ;
  wire \IP2Bus_Data[18]_i_32_n_0 ;
  wire \IP2Bus_Data[18]_i_33_n_0 ;
  wire \IP2Bus_Data[18]_i_34_n_0 ;
  wire \IP2Bus_Data[18]_i_35_n_0 ;
  wire \IP2Bus_Data[18]_i_36_n_0 ;
  wire \IP2Bus_Data[18]_i_3_n_0 ;
  wire \IP2Bus_Data[18]_i_4_n_0 ;
  wire \IP2Bus_Data[18]_i_5_n_0 ;
  wire \IP2Bus_Data[18]_i_6_n_0 ;
  wire \IP2Bus_Data[18]_i_7_n_0 ;
  wire \IP2Bus_Data[18]_i_8_n_0 ;
  wire \IP2Bus_Data[18]_i_9_n_0 ;
  wire \IP2Bus_Data[19]_i_10_n_0 ;
  wire \IP2Bus_Data[19]_i_11_n_0 ;
  wire \IP2Bus_Data[19]_i_12_n_0 ;
  wire \IP2Bus_Data[19]_i_13_n_0 ;
  wire \IP2Bus_Data[19]_i_14_n_0 ;
  wire \IP2Bus_Data[19]_i_15_n_0 ;
  wire \IP2Bus_Data[19]_i_16_n_0 ;
  wire \IP2Bus_Data[19]_i_17_n_0 ;
  wire \IP2Bus_Data[19]_i_18_n_0 ;
  wire \IP2Bus_Data[19]_i_19_n_0 ;
  wire \IP2Bus_Data[19]_i_20_n_0 ;
  wire \IP2Bus_Data[19]_i_21_n_0 ;
  wire \IP2Bus_Data[19]_i_22_n_0 ;
  wire \IP2Bus_Data[19]_i_23_n_0 ;
  wire \IP2Bus_Data[19]_i_24_n_0 ;
  wire \IP2Bus_Data[19]_i_25_n_0 ;
  wire \IP2Bus_Data[19]_i_26_n_0 ;
  wire \IP2Bus_Data[19]_i_27_n_0 ;
  wire \IP2Bus_Data[19]_i_28_n_0 ;
  wire \IP2Bus_Data[19]_i_29_n_0 ;
  wire \IP2Bus_Data[19]_i_2_n_0 ;
  wire \IP2Bus_Data[19]_i_30_n_0 ;
  wire \IP2Bus_Data[19]_i_31_n_0 ;
  wire \IP2Bus_Data[19]_i_32_n_0 ;
  wire \IP2Bus_Data[19]_i_33_n_0 ;
  wire \IP2Bus_Data[19]_i_34_n_0 ;
  wire \IP2Bus_Data[19]_i_35_n_0 ;
  wire \IP2Bus_Data[19]_i_36_n_0 ;
  wire \IP2Bus_Data[19]_i_3_n_0 ;
  wire \IP2Bus_Data[19]_i_4_n_0 ;
  wire \IP2Bus_Data[19]_i_5_n_0 ;
  wire \IP2Bus_Data[19]_i_6_n_0 ;
  wire \IP2Bus_Data[19]_i_7_n_0 ;
  wire \IP2Bus_Data[19]_i_8_n_0 ;
  wire \IP2Bus_Data[19]_i_9_n_0 ;
  wire \IP2Bus_Data[1]_i_10_n_0 ;
  wire \IP2Bus_Data[1]_i_11_n_0 ;
  wire \IP2Bus_Data[1]_i_12_n_0 ;
  wire \IP2Bus_Data[1]_i_13_n_0 ;
  wire \IP2Bus_Data[1]_i_14_n_0 ;
  wire \IP2Bus_Data[1]_i_15_n_0 ;
  wire \IP2Bus_Data[1]_i_16_n_0 ;
  wire \IP2Bus_Data[1]_i_17_n_0 ;
  wire \IP2Bus_Data[1]_i_18_n_0 ;
  wire \IP2Bus_Data[1]_i_19_n_0 ;
  wire \IP2Bus_Data[1]_i_20_n_0 ;
  wire \IP2Bus_Data[1]_i_21_n_0 ;
  wire \IP2Bus_Data[1]_i_22_n_0 ;
  wire \IP2Bus_Data[1]_i_23_n_0 ;
  wire \IP2Bus_Data[1]_i_24_n_0 ;
  wire \IP2Bus_Data[1]_i_25_n_0 ;
  wire \IP2Bus_Data[1]_i_26_n_0 ;
  wire \IP2Bus_Data[1]_i_27_n_0 ;
  wire \IP2Bus_Data[1]_i_28_n_0 ;
  wire \IP2Bus_Data[1]_i_29_n_0 ;
  wire \IP2Bus_Data[1]_i_2_n_0 ;
  wire \IP2Bus_Data[1]_i_30_n_0 ;
  wire \IP2Bus_Data[1]_i_31_n_0 ;
  wire \IP2Bus_Data[1]_i_32_n_0 ;
  wire \IP2Bus_Data[1]_i_33_n_0 ;
  wire \IP2Bus_Data[1]_i_34_n_0 ;
  wire \IP2Bus_Data[1]_i_35_n_0 ;
  wire \IP2Bus_Data[1]_i_36_n_0 ;
  wire \IP2Bus_Data[1]_i_37_n_0 ;
  wire \IP2Bus_Data[1]_i_38_n_0 ;
  wire \IP2Bus_Data[1]_i_3_n_0 ;
  wire \IP2Bus_Data[1]_i_40_n_0 ;
  wire \IP2Bus_Data[1]_i_42_n_0 ;
  wire \IP2Bus_Data[1]_i_43_n_0 ;
  wire \IP2Bus_Data[1]_i_44_n_0 ;
  wire \IP2Bus_Data[1]_i_45_n_0 ;
  wire \IP2Bus_Data[1]_i_46_n_0 ;
  wire \IP2Bus_Data[1]_i_47_n_0 ;
  wire \IP2Bus_Data[1]_i_48_n_0 ;
  wire \IP2Bus_Data[1]_i_49_n_0 ;
  wire \IP2Bus_Data[1]_i_4_n_0 ;
  wire \IP2Bus_Data[1]_i_50_n_0 ;
  wire \IP2Bus_Data[1]_i_51_n_0 ;
  wire \IP2Bus_Data[1]_i_52_n_0 ;
  wire \IP2Bus_Data[1]_i_53_n_0 ;
  wire \IP2Bus_Data[1]_i_54_n_0 ;
  wire \IP2Bus_Data[1]_i_55_n_0 ;
  wire \IP2Bus_Data[1]_i_56_n_0 ;
  wire \IP2Bus_Data[1]_i_57_n_0 ;
  wire \IP2Bus_Data[1]_i_58_n_0 ;
  wire \IP2Bus_Data[1]_i_59_n_0 ;
  wire \IP2Bus_Data[1]_i_60_n_0 ;
  wire \IP2Bus_Data[1]_i_61_n_0 ;
  wire \IP2Bus_Data[1]_i_6_n_0 ;
  wire \IP2Bus_Data[1]_i_7_n_0 ;
  wire \IP2Bus_Data[1]_i_8_n_0 ;
  wire \IP2Bus_Data[1]_i_9_n_0 ;
  wire \IP2Bus_Data[20]_i_10_n_0 ;
  wire \IP2Bus_Data[20]_i_11_n_0 ;
  wire \IP2Bus_Data[20]_i_12_n_0 ;
  wire \IP2Bus_Data[20]_i_13_n_0 ;
  wire \IP2Bus_Data[20]_i_14_n_0 ;
  wire \IP2Bus_Data[20]_i_15_n_0 ;
  wire \IP2Bus_Data[20]_i_16_n_0 ;
  wire \IP2Bus_Data[20]_i_17_n_0 ;
  wire \IP2Bus_Data[20]_i_18_n_0 ;
  wire \IP2Bus_Data[20]_i_19_n_0 ;
  wire \IP2Bus_Data[20]_i_20_n_0 ;
  wire \IP2Bus_Data[20]_i_21_n_0 ;
  wire \IP2Bus_Data[20]_i_22_n_0 ;
  wire \IP2Bus_Data[20]_i_23_n_0 ;
  wire \IP2Bus_Data[20]_i_24_n_0 ;
  wire \IP2Bus_Data[20]_i_25_n_0 ;
  wire \IP2Bus_Data[20]_i_26_n_0 ;
  wire \IP2Bus_Data[20]_i_27_n_0 ;
  wire \IP2Bus_Data[20]_i_28_n_0 ;
  wire \IP2Bus_Data[20]_i_29_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_30_n_0 ;
  wire \IP2Bus_Data[20]_i_32_n_0 ;
  wire \IP2Bus_Data[20]_i_33_n_0 ;
  wire \IP2Bus_Data[20]_i_34_n_0 ;
  wire \IP2Bus_Data[20]_i_35_n_0 ;
  wire \IP2Bus_Data[20]_i_36_n_0 ;
  wire \IP2Bus_Data[20]_i_37_n_0 ;
  wire \IP2Bus_Data[20]_i_3_n_0 ;
  wire \IP2Bus_Data[20]_i_4_n_0 ;
  wire \IP2Bus_Data[20]_i_5_n_0 ;
  wire \IP2Bus_Data[20]_i_6_n_0 ;
  wire \IP2Bus_Data[20]_i_7_n_0 ;
  wire \IP2Bus_Data[20]_i_8_n_0 ;
  wire \IP2Bus_Data[20]_i_9_n_0 ;
  wire \IP2Bus_Data[21]_i_10_n_0 ;
  wire \IP2Bus_Data[21]_i_11_n_0 ;
  wire \IP2Bus_Data[21]_i_12_n_0 ;
  wire \IP2Bus_Data[21]_i_13_n_0 ;
  wire \IP2Bus_Data[21]_i_14_n_0 ;
  wire \IP2Bus_Data[21]_i_15_n_0 ;
  wire \IP2Bus_Data[21]_i_16_n_0 ;
  wire \IP2Bus_Data[21]_i_17_n_0 ;
  wire \IP2Bus_Data[21]_i_18_n_0 ;
  wire \IP2Bus_Data[21]_i_19_n_0 ;
  wire \IP2Bus_Data[21]_i_20_n_0 ;
  wire \IP2Bus_Data[21]_i_21_n_0 ;
  wire \IP2Bus_Data[21]_i_22_n_0 ;
  wire \IP2Bus_Data[21]_i_23_n_0 ;
  wire \IP2Bus_Data[21]_i_24_n_0 ;
  wire \IP2Bus_Data[21]_i_25_n_0 ;
  wire \IP2Bus_Data[21]_i_26_n_0 ;
  wire \IP2Bus_Data[21]_i_27_n_0 ;
  wire \IP2Bus_Data[21]_i_28_n_0 ;
  wire \IP2Bus_Data[21]_i_29_n_0 ;
  wire \IP2Bus_Data[21]_i_2_n_0 ;
  wire \IP2Bus_Data[21]_i_30_n_0 ;
  wire \IP2Bus_Data[21]_i_31_n_0 ;
  wire \IP2Bus_Data[21]_i_3_n_0 ;
  wire \IP2Bus_Data[21]_i_4_n_0 ;
  wire \IP2Bus_Data[21]_i_5_n_0 ;
  wire \IP2Bus_Data[21]_i_6_n_0 ;
  wire \IP2Bus_Data[21]_i_7_n_0 ;
  wire \IP2Bus_Data[21]_i_8_n_0 ;
  wire \IP2Bus_Data[21]_i_9_n_0 ;
  wire \IP2Bus_Data[22]_i_10_n_0 ;
  wire \IP2Bus_Data[22]_i_11_n_0 ;
  wire \IP2Bus_Data[22]_i_12_n_0 ;
  wire \IP2Bus_Data[22]_i_13_n_0 ;
  wire \IP2Bus_Data[22]_i_14_n_0 ;
  wire \IP2Bus_Data[22]_i_15_n_0 ;
  wire \IP2Bus_Data[22]_i_16_n_0 ;
  wire \IP2Bus_Data[22]_i_17_n_0 ;
  wire \IP2Bus_Data[22]_i_18_n_0 ;
  wire \IP2Bus_Data[22]_i_19_n_0 ;
  wire \IP2Bus_Data[22]_i_20_n_0 ;
  wire \IP2Bus_Data[22]_i_21_n_0 ;
  wire \IP2Bus_Data[22]_i_22_n_0 ;
  wire \IP2Bus_Data[22]_i_23_n_0 ;
  wire \IP2Bus_Data[22]_i_24_n_0 ;
  wire \IP2Bus_Data[22]_i_25_n_0 ;
  wire \IP2Bus_Data[22]_i_28_n_0 ;
  wire \IP2Bus_Data[22]_i_2_n_0 ;
  wire \IP2Bus_Data[22]_i_31_n_0 ;
  wire \IP2Bus_Data[22]_i_32_n_0 ;
  wire \IP2Bus_Data[22]_i_33_n_0 ;
  wire \IP2Bus_Data[22]_i_3_n_0 ;
  wire \IP2Bus_Data[22]_i_4_n_0 ;
  wire \IP2Bus_Data[22]_i_5_n_0 ;
  wire \IP2Bus_Data[22]_i_6_n_0 ;
  wire \IP2Bus_Data[22]_i_7_n_0 ;
  wire \IP2Bus_Data[22]_i_8_n_0 ;
  wire \IP2Bus_Data[22]_i_9_n_0 ;
  wire \IP2Bus_Data[23]_i_10_n_0 ;
  wire \IP2Bus_Data[23]_i_11_n_0 ;
  wire \IP2Bus_Data[23]_i_12_n_0 ;
  wire \IP2Bus_Data[23]_i_14_n_0 ;
  wire \IP2Bus_Data[23]_i_15_n_0 ;
  wire \IP2Bus_Data[23]_i_16_n_0 ;
  wire \IP2Bus_Data[23]_i_17_n_0 ;
  wire \IP2Bus_Data[23]_i_18_n_0 ;
  wire \IP2Bus_Data[23]_i_19_n_0 ;
  wire \IP2Bus_Data[23]_i_20_n_0 ;
  wire \IP2Bus_Data[23]_i_21_n_0 ;
  wire \IP2Bus_Data[23]_i_22_n_0 ;
  wire \IP2Bus_Data[23]_i_23_n_0 ;
  wire \IP2Bus_Data[23]_i_24_n_0 ;
  wire \IP2Bus_Data[23]_i_25_n_0 ;
  wire \IP2Bus_Data[23]_i_26_n_0 ;
  wire \IP2Bus_Data[23]_i_27_n_0 ;
  wire \IP2Bus_Data[23]_i_28_n_0 ;
  wire \IP2Bus_Data[23]_i_29_n_0 ;
  wire \IP2Bus_Data[23]_i_2_n_0 ;
  wire \IP2Bus_Data[23]_i_30_n_0 ;
  wire \IP2Bus_Data[23]_i_33_n_0 ;
  wire \IP2Bus_Data[23]_i_34_n_0 ;
  wire \IP2Bus_Data[23]_i_37_n_0 ;
  wire \IP2Bus_Data[23]_i_38_n_0 ;
  wire \IP2Bus_Data[23]_i_39_n_0 ;
  wire \IP2Bus_Data[23]_i_3_n_0 ;
  wire \IP2Bus_Data[23]_i_41_n_0 ;
  wire \IP2Bus_Data[23]_i_42_n_0 ;
  wire \IP2Bus_Data[23]_i_43_n_0 ;
  wire \IP2Bus_Data[23]_i_45_n_0 ;
  wire \IP2Bus_Data[23]_i_4_n_0 ;
  wire \IP2Bus_Data[23]_i_5_n_0 ;
  wire \IP2Bus_Data[23]_i_6_n_0 ;
  wire \IP2Bus_Data[23]_i_7_n_0 ;
  wire \IP2Bus_Data[23]_i_8_n_0 ;
  wire \IP2Bus_Data[23]_i_9_n_0 ;
  wire \IP2Bus_Data[24]_i_10_n_0 ;
  wire \IP2Bus_Data[24]_i_11_n_0 ;
  wire \IP2Bus_Data[24]_i_12_n_0 ;
  wire \IP2Bus_Data[24]_i_13_n_0 ;
  wire \IP2Bus_Data[24]_i_14_n_0 ;
  wire \IP2Bus_Data[24]_i_15_n_0 ;
  wire \IP2Bus_Data[24]_i_19_n_0 ;
  wire \IP2Bus_Data[24]_i_20_n_0 ;
  wire \IP2Bus_Data[24]_i_21_n_0 ;
  wire \IP2Bus_Data[24]_i_22_n_0 ;
  wire \IP2Bus_Data[24]_i_23_n_0 ;
  wire \IP2Bus_Data[24]_i_24_n_0 ;
  wire \IP2Bus_Data[24]_i_25_n_0 ;
  wire \IP2Bus_Data[24]_i_26_n_0 ;
  wire \IP2Bus_Data[24]_i_27_n_0 ;
  wire \IP2Bus_Data[24]_i_2_n_0 ;
  wire \IP2Bus_Data[24]_i_31_n_0 ;
  wire \IP2Bus_Data[24]_i_32_n_0 ;
  wire \IP2Bus_Data[24]_i_33_n_0 ;
  wire \IP2Bus_Data[24]_i_34_n_0 ;
  wire \IP2Bus_Data[24]_i_35_n_0 ;
  wire \IP2Bus_Data[24]_i_36_n_0 ;
  wire \IP2Bus_Data[24]_i_37_n_0 ;
  wire \IP2Bus_Data[24]_i_38_n_0 ;
  wire \IP2Bus_Data[24]_i_39_n_0 ;
  wire \IP2Bus_Data[24]_i_3_n_0 ;
  wire \IP2Bus_Data[24]_i_40_n_0 ;
  wire \IP2Bus_Data[24]_i_4_n_0 ;
  wire \IP2Bus_Data[24]_i_5_n_0 ;
  wire \IP2Bus_Data[24]_i_6_n_0 ;
  wire \IP2Bus_Data[24]_i_7_n_0 ;
  wire \IP2Bus_Data[24]_i_8_n_0 ;
  wire \IP2Bus_Data[24]_i_9_n_0 ;
  wire \IP2Bus_Data[25]_i_10_n_0 ;
  wire \IP2Bus_Data[25]_i_11_n_0 ;
  wire \IP2Bus_Data[25]_i_15_n_0 ;
  wire \IP2Bus_Data[25]_i_16_n_0 ;
  wire \IP2Bus_Data[25]_i_17_n_0 ;
  wire \IP2Bus_Data[25]_i_18_n_0 ;
  wire \IP2Bus_Data[25]_i_19_n_0 ;
  wire \IP2Bus_Data[25]_i_20_n_0 ;
  wire \IP2Bus_Data[25]_i_21_n_0 ;
  wire \IP2Bus_Data[25]_i_22_n_0 ;
  wire \IP2Bus_Data[25]_i_23_n_0 ;
  wire \IP2Bus_Data[25]_i_24_n_0 ;
  wire \IP2Bus_Data[25]_i_25_n_0 ;
  wire \IP2Bus_Data[25]_i_26_n_0 ;
  wire \IP2Bus_Data[25]_i_27_n_0 ;
  wire \IP2Bus_Data[25]_i_29_n_0 ;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[25]_i_30_n_0 ;
  wire \IP2Bus_Data[25]_i_32_n_0 ;
  wire \IP2Bus_Data[25]_i_36_n_0 ;
  wire \IP2Bus_Data[25]_i_37_n_0 ;
  wire \IP2Bus_Data[25]_i_38_n_0 ;
  wire \IP2Bus_Data[25]_i_3_n_0 ;
  wire \IP2Bus_Data[25]_i_41_n_0 ;
  wire \IP2Bus_Data[25]_i_42_n_0 ;
  wire \IP2Bus_Data[25]_i_43_n_0 ;
  wire \IP2Bus_Data[25]_i_44_n_0 ;
  wire \IP2Bus_Data[25]_i_45_n_0 ;
  wire \IP2Bus_Data[25]_i_46_n_0 ;
  wire \IP2Bus_Data[25]_i_47_n_0 ;
  wire \IP2Bus_Data[25]_i_48_n_0 ;
  wire \IP2Bus_Data[25]_i_4_n_0 ;
  wire \IP2Bus_Data[25]_i_54_n_0 ;
  wire \IP2Bus_Data[25]_i_55_n_0 ;
  wire \IP2Bus_Data[25]_i_56_n_0 ;
  wire \IP2Bus_Data[25]_i_5_n_0 ;
  wire \IP2Bus_Data[25]_i_6_n_0 ;
  wire \IP2Bus_Data[25]_i_7_n_0 ;
  wire \IP2Bus_Data[25]_i_8_n_0 ;
  wire \IP2Bus_Data[25]_i_9_n_0 ;
  wire \IP2Bus_Data[26]_i_10_n_0 ;
  wire \IP2Bus_Data[26]_i_11_n_0 ;
  wire \IP2Bus_Data[26]_i_12_n_0 ;
  wire \IP2Bus_Data[26]_i_13_n_0 ;
  wire \IP2Bus_Data[26]_i_14_n_0 ;
  wire \IP2Bus_Data[26]_i_15_n_0 ;
  wire \IP2Bus_Data[26]_i_16_n_0 ;
  wire \IP2Bus_Data[26]_i_17_n_0 ;
  wire \IP2Bus_Data[26]_i_18_n_0 ;
  wire \IP2Bus_Data[26]_i_19_n_0 ;
  wire \IP2Bus_Data[26]_i_20_n_0 ;
  wire \IP2Bus_Data[26]_i_21_n_0 ;
  wire \IP2Bus_Data[26]_i_22_n_0 ;
  wire \IP2Bus_Data[26]_i_23_n_0 ;
  wire \IP2Bus_Data[26]_i_24_n_0 ;
  wire \IP2Bus_Data[26]_i_25_n_0 ;
  wire \IP2Bus_Data[26]_i_26_n_0 ;
  wire \IP2Bus_Data[26]_i_27_n_0 ;
  wire \IP2Bus_Data[26]_i_28_n_0 ;
  wire \IP2Bus_Data[26]_i_29_n_0 ;
  wire \IP2Bus_Data[26]_i_2_n_0 ;
  wire \IP2Bus_Data[26]_i_30_n_0 ;
  wire \IP2Bus_Data[26]_i_31_n_0 ;
  wire \IP2Bus_Data[26]_i_32_n_0 ;
  wire \IP2Bus_Data[26]_i_33_n_0 ;
  wire \IP2Bus_Data[26]_i_34_n_0 ;
  wire \IP2Bus_Data[26]_i_36_n_0 ;
  wire \IP2Bus_Data[26]_i_37_n_0 ;
  wire \IP2Bus_Data[26]_i_38_n_0 ;
  wire \IP2Bus_Data[26]_i_39_n_0 ;
  wire \IP2Bus_Data[26]_i_3_n_0 ;
  wire \IP2Bus_Data[26]_i_40_n_0 ;
  wire \IP2Bus_Data[26]_i_41_n_0 ;
  wire \IP2Bus_Data[26]_i_42_n_0 ;
  wire \IP2Bus_Data[26]_i_44_n_0 ;
  wire \IP2Bus_Data[26]_i_4_n_0 ;
  wire \IP2Bus_Data[26]_i_5_n_0 ;
  wire \IP2Bus_Data[26]_i_6_n_0 ;
  wire \IP2Bus_Data[26]_i_7_n_0 ;
  wire \IP2Bus_Data[26]_i_8_n_0 ;
  wire \IP2Bus_Data[26]_i_9_n_0 ;
  wire \IP2Bus_Data[27]_i_10_n_0 ;
  wire \IP2Bus_Data[27]_i_11_n_0 ;
  wire \IP2Bus_Data[27]_i_12_n_0 ;
  wire \IP2Bus_Data[27]_i_13_n_0 ;
  wire \IP2Bus_Data[27]_i_14_n_0 ;
  wire \IP2Bus_Data[27]_i_15_n_0 ;
  wire \IP2Bus_Data[27]_i_16_n_0 ;
  wire \IP2Bus_Data[27]_i_17_n_0 ;
  wire \IP2Bus_Data[27]_i_18_n_0 ;
  wire \IP2Bus_Data[27]_i_19_n_0 ;
  wire \IP2Bus_Data[27]_i_20_n_0 ;
  wire \IP2Bus_Data[27]_i_21_n_0 ;
  wire \IP2Bus_Data[27]_i_22_n_0 ;
  wire \IP2Bus_Data[27]_i_23_n_0 ;
  wire \IP2Bus_Data[27]_i_24_n_0 ;
  wire \IP2Bus_Data[27]_i_25_n_0 ;
  wire \IP2Bus_Data[27]_i_26_n_0 ;
  wire \IP2Bus_Data[27]_i_27_n_0 ;
  wire \IP2Bus_Data[27]_i_28_n_0 ;
  wire \IP2Bus_Data[27]_i_29_n_0 ;
  wire \IP2Bus_Data[27]_i_2_n_0 ;
  wire \IP2Bus_Data[27]_i_30_n_0 ;
  wire \IP2Bus_Data[27]_i_31_n_0 ;
  wire \IP2Bus_Data[27]_i_32_n_0 ;
  wire \IP2Bus_Data[27]_i_33_n_0 ;
  wire \IP2Bus_Data[27]_i_34_n_0 ;
  wire \IP2Bus_Data[27]_i_35_n_0 ;
  wire \IP2Bus_Data[27]_i_36_n_0 ;
  wire \IP2Bus_Data[27]_i_37_n_0 ;
  wire \IP2Bus_Data[27]_i_38_n_0 ;
  wire \IP2Bus_Data[27]_i_39_n_0 ;
  wire \IP2Bus_Data[27]_i_3_n_0 ;
  wire \IP2Bus_Data[27]_i_40_n_0 ;
  wire \IP2Bus_Data[27]_i_41_n_0 ;
  wire \IP2Bus_Data[27]_i_4_n_0 ;
  wire \IP2Bus_Data[27]_i_5_n_0 ;
  wire \IP2Bus_Data[27]_i_6_n_0 ;
  wire \IP2Bus_Data[27]_i_7_n_0 ;
  wire \IP2Bus_Data[27]_i_8_n_0 ;
  wire \IP2Bus_Data[27]_i_9_n_0 ;
  wire \IP2Bus_Data[28]_i_103_n_0 ;
  wire \IP2Bus_Data[28]_i_104_n_0 ;
  wire \IP2Bus_Data[28]_i_109_n_0 ;
  wire \IP2Bus_Data[28]_i_10_n_0 ;
  wire \IP2Bus_Data[28]_i_11_n_0 ;
  wire \IP2Bus_Data[28]_i_129_n_0 ;
  wire \IP2Bus_Data[28]_i_12_n_0 ;
  wire \IP2Bus_Data[28]_i_13_n_0 ;
  wire \IP2Bus_Data[28]_i_14_n_0 ;
  wire \IP2Bus_Data[28]_i_15_n_0 ;
  wire \IP2Bus_Data[28]_i_16_n_0 ;
  wire \IP2Bus_Data[28]_i_17_n_0 ;
  wire \IP2Bus_Data[28]_i_18_n_0 ;
  wire \IP2Bus_Data[28]_i_19_n_0 ;
  wire \IP2Bus_Data[28]_i_20_n_0 ;
  wire \IP2Bus_Data[28]_i_21_n_0 ;
  wire \IP2Bus_Data[28]_i_22_n_0 ;
  wire \IP2Bus_Data[28]_i_23_n_0 ;
  wire \IP2Bus_Data[28]_i_24_n_0 ;
  wire \IP2Bus_Data[28]_i_25_n_0 ;
  wire \IP2Bus_Data[28]_i_26_n_0 ;
  wire \IP2Bus_Data[28]_i_27_n_0 ;
  wire \IP2Bus_Data[28]_i_28_n_0 ;
  wire \IP2Bus_Data[28]_i_29_n_0 ;
  wire \IP2Bus_Data[28]_i_2_n_0 ;
  wire \IP2Bus_Data[28]_i_31_n_0 ;
  wire \IP2Bus_Data[28]_i_35_n_0 ;
  wire \IP2Bus_Data[28]_i_36_n_0 ;
  wire \IP2Bus_Data[28]_i_37_n_0 ;
  wire \IP2Bus_Data[28]_i_38_n_0 ;
  wire \IP2Bus_Data[28]_i_39_n_0 ;
  wire \IP2Bus_Data[28]_i_3_n_0 ;
  wire \IP2Bus_Data[28]_i_40_n_0 ;
  wire \IP2Bus_Data[28]_i_42_n_0 ;
  wire \IP2Bus_Data[28]_i_43_n_0 ;
  wire \IP2Bus_Data[28]_i_49_n_0 ;
  wire [231:0]\IP2Bus_Data[28]_i_4_0 ;
  wire \IP2Bus_Data[28]_i_4_n_0 ;
  wire \IP2Bus_Data[28]_i_50_n_0 ;
  wire \IP2Bus_Data[28]_i_51_n_0 ;
  wire \IP2Bus_Data[28]_i_52_n_0 ;
  wire \IP2Bus_Data[28]_i_53_n_0 ;
  wire \IP2Bus_Data[28]_i_54_n_0 ;
  wire \IP2Bus_Data[28]_i_55_n_0 ;
  wire \IP2Bus_Data[28]_i_56_n_0 ;
  wire \IP2Bus_Data[28]_i_57_n_0 ;
  wire \IP2Bus_Data[28]_i_5_n_0 ;
  wire \IP2Bus_Data[28]_i_60_n_0 ;
  wire \IP2Bus_Data[28]_i_61_n_0 ;
  wire \IP2Bus_Data[28]_i_62_n_0 ;
  wire \IP2Bus_Data[28]_i_63_n_0 ;
  wire \IP2Bus_Data[28]_i_64_n_0 ;
  wire \IP2Bus_Data[28]_i_6_n_0 ;
  wire \IP2Bus_Data[28]_i_77_n_0 ;
  wire \IP2Bus_Data[28]_i_7_n_0 ;
  wire \IP2Bus_Data[28]_i_81_n_0 ;
  wire \IP2Bus_Data[28]_i_83_n_0 ;
  wire \IP2Bus_Data[28]_i_84_n_0 ;
  wire \IP2Bus_Data[28]_i_88_n_0 ;
  wire \IP2Bus_Data[28]_i_89_n_0 ;
  wire \IP2Bus_Data[28]_i_8_n_0 ;
  wire \IP2Bus_Data[28]_i_90_n_0 ;
  wire \IP2Bus_Data[28]_i_93_n_0 ;
  wire \IP2Bus_Data[28]_i_9_n_0 ;
  wire \IP2Bus_Data[29]_i_10_n_0 ;
  wire \IP2Bus_Data[29]_i_11_n_0 ;
  wire \IP2Bus_Data[29]_i_12_n_0 ;
  wire \IP2Bus_Data[29]_i_13_n_0 ;
  wire \IP2Bus_Data[29]_i_14_n_0 ;
  wire \IP2Bus_Data[29]_i_15_n_0 ;
  wire \IP2Bus_Data[29]_i_16_n_0 ;
  wire \IP2Bus_Data[29]_i_17_n_0 ;
  wire \IP2Bus_Data[29]_i_18_n_0 ;
  wire \IP2Bus_Data[29]_i_19_n_0 ;
  wire \IP2Bus_Data[29]_i_20_n_0 ;
  wire \IP2Bus_Data[29]_i_21_n_0 ;
  wire \IP2Bus_Data[29]_i_2_n_0 ;
  wire \IP2Bus_Data[29]_i_3_n_0 ;
  wire \IP2Bus_Data[29]_i_4_n_0 ;
  wire \IP2Bus_Data[29]_i_5_n_0 ;
  wire \IP2Bus_Data[29]_i_6_n_0 ;
  wire \IP2Bus_Data[29]_i_7_n_0 ;
  wire \IP2Bus_Data[29]_i_8_n_0 ;
  wire \IP2Bus_Data[29]_i_9_n_0 ;
  wire \IP2Bus_Data[2]_i_10_n_0 ;
  wire \IP2Bus_Data[2]_i_12_n_0 ;
  wire \IP2Bus_Data[2]_i_13_n_0 ;
  wire \IP2Bus_Data[2]_i_14_n_0 ;
  wire \IP2Bus_Data[2]_i_15_n_0 ;
  wire \IP2Bus_Data[2]_i_16_n_0 ;
  wire [95:0]\IP2Bus_Data[2]_i_17_0 ;
  wire \IP2Bus_Data[2]_i_17_n_0 ;
  wire \IP2Bus_Data[2]_i_18_n_0 ;
  wire \IP2Bus_Data[2]_i_19_n_0 ;
  wire \IP2Bus_Data[2]_i_20_n_0 ;
  wire \IP2Bus_Data[2]_i_21_n_0 ;
  wire \IP2Bus_Data[2]_i_22_n_0 ;
  wire \IP2Bus_Data[2]_i_23_n_0 ;
  wire \IP2Bus_Data[2]_i_24_n_0 ;
  wire \IP2Bus_Data[2]_i_25_n_0 ;
  wire \IP2Bus_Data[2]_i_26_n_0 ;
  wire \IP2Bus_Data[2]_i_27_n_0 ;
  wire \IP2Bus_Data[2]_i_28_n_0 ;
  wire \IP2Bus_Data[2]_i_29_n_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_30_n_0 ;
  wire \IP2Bus_Data[2]_i_31_n_0 ;
  wire \IP2Bus_Data[2]_i_32_n_0 ;
  wire \IP2Bus_Data[2]_i_34_n_0 ;
  wire \IP2Bus_Data[2]_i_35_n_0 ;
  wire \IP2Bus_Data[2]_i_36_n_0 ;
  wire \IP2Bus_Data[2]_i_37_n_0 ;
  wire \IP2Bus_Data[2]_i_38_n_0 ;
  wire \IP2Bus_Data[2]_i_39_n_0 ;
  wire \IP2Bus_Data[2]_i_3_n_0 ;
  wire \IP2Bus_Data[2]_i_40_n_0 ;
  wire \IP2Bus_Data[2]_i_41_n_0 ;
  wire \IP2Bus_Data[2]_i_42_n_0 ;
  wire \IP2Bus_Data[2]_i_43_n_0 ;
  wire \IP2Bus_Data[2]_i_44_n_0 ;
  wire \IP2Bus_Data[2]_i_45_n_0 ;
  wire \IP2Bus_Data[2]_i_46_n_0 ;
  wire \IP2Bus_Data[2]_i_47_n_0 ;
  wire \IP2Bus_Data[2]_i_48_n_0 ;
  wire \IP2Bus_Data[2]_i_49_n_0 ;
  wire \IP2Bus_Data[2]_i_4_n_0 ;
  wire \IP2Bus_Data[2]_i_50_n_0 ;
  wire \IP2Bus_Data[2]_i_51_n_0 ;
  wire \IP2Bus_Data[2]_i_52_n_0 ;
  wire \IP2Bus_Data[2]_i_53_n_0 ;
  wire \IP2Bus_Data[2]_i_54_n_0 ;
  wire \IP2Bus_Data[2]_i_55_n_0 ;
  wire \IP2Bus_Data[2]_i_56_n_0 ;
  wire \IP2Bus_Data[2]_i_57_n_0 ;
  wire \IP2Bus_Data[2]_i_58_n_0 ;
  wire \IP2Bus_Data[2]_i_59_n_0 ;
  wire \IP2Bus_Data[2]_i_5_n_0 ;
  wire \IP2Bus_Data[2]_i_60_n_0 ;
  wire \IP2Bus_Data[2]_i_61_n_0 ;
  wire \IP2Bus_Data[2]_i_62_n_0 ;
  wire \IP2Bus_Data[2]_i_63_n_0 ;
  wire \IP2Bus_Data[2]_i_6_n_0 ;
  wire \IP2Bus_Data[2]_i_7_n_0 ;
  wire \IP2Bus_Data[2]_i_8_n_0 ;
  wire \IP2Bus_Data[2]_i_9_n_0 ;
  wire \IP2Bus_Data[30]_i_10_n_0 ;
  wire \IP2Bus_Data[30]_i_11_n_0 ;
  wire \IP2Bus_Data[30]_i_12_n_0 ;
  wire \IP2Bus_Data[30]_i_13_n_0 ;
  wire \IP2Bus_Data[30]_i_14_n_0 ;
  wire \IP2Bus_Data[30]_i_15_n_0 ;
  wire \IP2Bus_Data[30]_i_16_n_0 ;
  wire \IP2Bus_Data[30]_i_17_n_0 ;
  wire \IP2Bus_Data[30]_i_18_n_0 ;
  wire \IP2Bus_Data[30]_i_19_n_0 ;
  wire \IP2Bus_Data[30]_i_20_n_0 ;
  wire \IP2Bus_Data[30]_i_21_n_0 ;
  wire \IP2Bus_Data[30]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_3_n_0 ;
  wire \IP2Bus_Data[30]_i_4_n_0 ;
  wire \IP2Bus_Data[30]_i_5_n_0 ;
  wire \IP2Bus_Data[30]_i_6_n_0 ;
  wire \IP2Bus_Data[30]_i_7_n_0 ;
  wire \IP2Bus_Data[30]_i_8_n_0 ;
  wire \IP2Bus_Data[30]_i_9_n_0 ;
  wire \IP2Bus_Data[31]_i_10_n_0 ;
  wire \IP2Bus_Data[31]_i_11_n_0 ;
  wire \IP2Bus_Data[31]_i_12_n_0 ;
  wire \IP2Bus_Data[31]_i_13_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_14_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_14_1 ;
  wire \IP2Bus_Data[31]_i_14_n_0 ;
  wire \IP2Bus_Data[31]_i_15_n_0 ;
  wire \IP2Bus_Data[31]_i_16_n_0 ;
  wire \IP2Bus_Data[31]_i_17_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_18_0 ;
  wire \IP2Bus_Data[31]_i_18_n_0 ;
  wire \IP2Bus_Data[31]_i_22_n_0 ;
  wire \IP2Bus_Data[31]_i_23_n_0 ;
  wire \IP2Bus_Data[31]_i_24_n_0 ;
  wire \IP2Bus_Data[31]_i_25_n_0 ;
  wire \IP2Bus_Data[31]_i_26_n_0 ;
  wire \IP2Bus_Data[31]_i_27_n_0 ;
  wire \IP2Bus_Data[31]_i_28_n_0 ;
  wire \IP2Bus_Data[31]_i_29_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_2_0 ;
  wire \IP2Bus_Data[31]_i_2_n_0 ;
  wire \IP2Bus_Data[31]_i_32_n_0 ;
  wire \IP2Bus_Data[31]_i_33_n_0 ;
  wire \IP2Bus_Data[31]_i_39_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_3_0 ;
  wire \IP2Bus_Data[31]_i_3_n_0 ;
  wire \IP2Bus_Data[31]_i_43_n_0 ;
  wire \IP2Bus_Data[31]_i_44_n_0 ;
  wire \IP2Bus_Data[31]_i_45_n_0 ;
  wire \IP2Bus_Data[31]_i_46_n_0 ;
  wire \IP2Bus_Data[31]_i_4_n_0 ;
  wire \IP2Bus_Data[31]_i_51_n_0 ;
  wire \IP2Bus_Data[31]_i_56_n_0 ;
  wire \IP2Bus_Data[31]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_69_n_0 ;
  wire \IP2Bus_Data[31]_i_70_n_0 ;
  wire \IP2Bus_Data[31]_i_73_n_0 ;
  wire \IP2Bus_Data[31]_i_76_n_0 ;
  wire \IP2Bus_Data[31]_i_77_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_0 ;
  wire \IP2Bus_Data[31]_i_7_n_0 ;
  wire \IP2Bus_Data[31]_i_8_n_0 ;
  wire \IP2Bus_Data[31]_i_90_n_0 ;
  wire \IP2Bus_Data[31]_i_91_n_0 ;
  wire \IP2Bus_Data[31]_i_92_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_9_0 ;
  wire \IP2Bus_Data[31]_i_9_n_0 ;
  wire \IP2Bus_Data[3]_i_10_n_0 ;
  wire \IP2Bus_Data[3]_i_11_n_0 ;
  wire \IP2Bus_Data[3]_i_12_n_0 ;
  wire \IP2Bus_Data[3]_i_13_n_0 ;
  wire \IP2Bus_Data[3]_i_14_n_0 ;
  wire \IP2Bus_Data[3]_i_15_n_0 ;
  wire \IP2Bus_Data[3]_i_16_n_0 ;
  wire \IP2Bus_Data[3]_i_17_n_0 ;
  wire \IP2Bus_Data[3]_i_18_n_0 ;
  wire \IP2Bus_Data[3]_i_19_n_0 ;
  wire \IP2Bus_Data[3]_i_20_n_0 ;
  wire \IP2Bus_Data[3]_i_23_n_0 ;
  wire \IP2Bus_Data[3]_i_24_n_0 ;
  wire \IP2Bus_Data[3]_i_25_n_0 ;
  wire \IP2Bus_Data[3]_i_26_n_0 ;
  wire \IP2Bus_Data[3]_i_27_n_0 ;
  wire \IP2Bus_Data[3]_i_28_n_0 ;
  wire \IP2Bus_Data[3]_i_29_n_0 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[3]_i_30_n_0 ;
  wire \IP2Bus_Data[3]_i_31_n_0 ;
  wire \IP2Bus_Data[3]_i_32_n_0 ;
  wire \IP2Bus_Data[3]_i_33_n_0 ;
  wire \IP2Bus_Data[3]_i_34_n_0 ;
  wire \IP2Bus_Data[3]_i_35_n_0 ;
  wire \IP2Bus_Data[3]_i_36_n_0 ;
  wire \IP2Bus_Data[3]_i_37_n_0 ;
  wire \IP2Bus_Data[3]_i_38_n_0 ;
  wire \IP2Bus_Data[3]_i_39_n_0 ;
  wire \IP2Bus_Data[3]_i_3_n_0 ;
  wire \IP2Bus_Data[3]_i_40_n_0 ;
  wire \IP2Bus_Data[3]_i_41_n_0 ;
  wire \IP2Bus_Data[3]_i_42_n_0 ;
  wire \IP2Bus_Data[3]_i_43_n_0 ;
  wire \IP2Bus_Data[3]_i_44_n_0 ;
  wire \IP2Bus_Data[3]_i_45_n_0 ;
  wire \IP2Bus_Data[3]_i_46_n_0 ;
  wire \IP2Bus_Data[3]_i_47_n_0 ;
  wire \IP2Bus_Data[3]_i_48_n_0 ;
  wire \IP2Bus_Data[3]_i_49_n_0 ;
  wire \IP2Bus_Data[3]_i_4_n_0 ;
  wire \IP2Bus_Data[3]_i_52_n_0 ;
  wire \IP2Bus_Data[3]_i_53_n_0 ;
  wire \IP2Bus_Data[3]_i_54_n_0 ;
  wire \IP2Bus_Data[3]_i_55_n_0 ;
  wire \IP2Bus_Data[3]_i_56_n_0 ;
  wire \IP2Bus_Data[3]_i_57_n_0 ;
  wire \IP2Bus_Data[3]_i_58_n_0 ;
  wire \IP2Bus_Data[3]_i_59_n_0 ;
  wire \IP2Bus_Data[3]_i_5_n_0 ;
  wire \IP2Bus_Data[3]_i_60_n_0 ;
  wire \IP2Bus_Data[3]_i_61_n_0 ;
  wire \IP2Bus_Data[3]_i_62_n_0 ;
  wire \IP2Bus_Data[3]_i_63_n_0 ;
  wire \IP2Bus_Data[3]_i_6_n_0 ;
  wire \IP2Bus_Data[3]_i_7_n_0 ;
  wire \IP2Bus_Data[3]_i_8_n_0 ;
  wire \IP2Bus_Data[3]_i_9_n_0 ;
  wire \IP2Bus_Data[4]_i_10_n_0 ;
  wire \IP2Bus_Data[4]_i_11_n_0 ;
  wire \IP2Bus_Data[4]_i_12_n_0 ;
  wire \IP2Bus_Data[4]_i_13_n_0 ;
  wire \IP2Bus_Data[4]_i_14_n_0 ;
  wire \IP2Bus_Data[4]_i_15_n_0 ;
  wire \IP2Bus_Data[4]_i_17_n_0 ;
  wire [4:0]\IP2Bus_Data[4]_i_18_0 ;
  wire \IP2Bus_Data[4]_i_18_n_0 ;
  wire \IP2Bus_Data[4]_i_19_n_0 ;
  wire \IP2Bus_Data[4]_i_20_n_0 ;
  wire \IP2Bus_Data[4]_i_22_n_0 ;
  wire \IP2Bus_Data[4]_i_23_n_0 ;
  wire \IP2Bus_Data[4]_i_24_n_0 ;
  wire \IP2Bus_Data[4]_i_25_n_0 ;
  wire \IP2Bus_Data[4]_i_26_n_0 ;
  wire \IP2Bus_Data[4]_i_27_n_0 ;
  wire \IP2Bus_Data[4]_i_28_n_0 ;
  wire \IP2Bus_Data[4]_i_29_n_0 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_30_n_0 ;
  wire \IP2Bus_Data[4]_i_31_n_0 ;
  wire \IP2Bus_Data[4]_i_32_n_0 ;
  wire \IP2Bus_Data[4]_i_33_n_0 ;
  wire \IP2Bus_Data[4]_i_34_n_0 ;
  wire \IP2Bus_Data[4]_i_35_n_0 ;
  wire \IP2Bus_Data[4]_i_36_n_0 ;
  wire \IP2Bus_Data[4]_i_37_n_0 ;
  wire \IP2Bus_Data[4]_i_39_n_0 ;
  wire \IP2Bus_Data[4]_i_3_n_0 ;
  wire \IP2Bus_Data[4]_i_40_n_0 ;
  wire \IP2Bus_Data[4]_i_41_n_0 ;
  wire [4:0]\IP2Bus_Data[4]_i_42_0 ;
  wire \IP2Bus_Data[4]_i_42_n_0 ;
  wire \IP2Bus_Data[4]_i_43_n_0 ;
  wire \IP2Bus_Data[4]_i_44_n_0 ;
  wire \IP2Bus_Data[4]_i_45_n_0 ;
  wire \IP2Bus_Data[4]_i_46_n_0 ;
  wire \IP2Bus_Data[4]_i_47_n_0 ;
  wire \IP2Bus_Data[4]_i_48_n_0 ;
  wire \IP2Bus_Data[4]_i_49_n_0 ;
  wire \IP2Bus_Data[4]_i_4_n_0 ;
  wire \IP2Bus_Data[4]_i_50_n_0 ;
  wire \IP2Bus_Data[4]_i_51_n_0 ;
  wire \IP2Bus_Data[4]_i_52_n_0 ;
  wire \IP2Bus_Data[4]_i_53_n_0 ;
  wire \IP2Bus_Data[4]_i_54_n_0 ;
  wire \IP2Bus_Data[4]_i_55_n_0 ;
  wire \IP2Bus_Data[4]_i_56_n_0 ;
  wire \IP2Bus_Data[4]_i_57_n_0 ;
  wire \IP2Bus_Data[4]_i_5_n_0 ;
  wire \IP2Bus_Data[4]_i_6_n_0 ;
  wire \IP2Bus_Data[4]_i_7_n_0 ;
  wire \IP2Bus_Data[4]_i_8_n_0 ;
  wire \IP2Bus_Data[4]_i_9_n_0 ;
  wire \IP2Bus_Data[5]_i_10_n_0 ;
  wire \IP2Bus_Data[5]_i_11_n_0 ;
  wire \IP2Bus_Data[5]_i_12_n_0 ;
  wire \IP2Bus_Data[5]_i_13_n_0 ;
  wire \IP2Bus_Data[5]_i_14_n_0 ;
  wire \IP2Bus_Data[5]_i_15_n_0 ;
  wire \IP2Bus_Data[5]_i_16_n_0 ;
  wire \IP2Bus_Data[5]_i_17_n_0 ;
  wire \IP2Bus_Data[5]_i_18_n_0 ;
  wire \IP2Bus_Data[5]_i_19_n_0 ;
  wire \IP2Bus_Data[5]_i_20_n_0 ;
  wire \IP2Bus_Data[5]_i_21_n_0 ;
  wire \IP2Bus_Data[5]_i_22_n_0 ;
  wire \IP2Bus_Data[5]_i_23_n_0 ;
  wire \IP2Bus_Data[5]_i_24_n_0 ;
  wire \IP2Bus_Data[5]_i_25_n_0 ;
  wire \IP2Bus_Data[5]_i_26_n_0 ;
  wire \IP2Bus_Data[5]_i_27_n_0 ;
  wire \IP2Bus_Data[5]_i_28_n_0 ;
  wire \IP2Bus_Data[5]_i_29_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_30_n_0 ;
  wire \IP2Bus_Data[5]_i_31_n_0 ;
  wire \IP2Bus_Data[5]_i_32_n_0 ;
  wire \IP2Bus_Data[5]_i_33_n_0 ;
  wire \IP2Bus_Data[5]_i_34_n_0 ;
  wire \IP2Bus_Data[5]_i_35_n_0 ;
  wire \IP2Bus_Data[5]_i_36_n_0 ;
  wire \IP2Bus_Data[5]_i_37_n_0 ;
  wire \IP2Bus_Data[5]_i_38_n_0 ;
  wire \IP2Bus_Data[5]_i_39_n_0 ;
  wire \IP2Bus_Data[5]_i_3_n_0 ;
  wire \IP2Bus_Data[5]_i_40_n_0 ;
  wire \IP2Bus_Data[5]_i_41_n_0 ;
  wire \IP2Bus_Data[5]_i_42_n_0 ;
  wire \IP2Bus_Data[5]_i_43_n_0 ;
  wire \IP2Bus_Data[5]_i_44_n_0 ;
  wire \IP2Bus_Data[5]_i_45_n_0 ;
  wire \IP2Bus_Data[5]_i_46_n_0 ;
  wire \IP2Bus_Data[5]_i_47_n_0 ;
  wire \IP2Bus_Data[5]_i_4_n_0 ;
  wire \IP2Bus_Data[5]_i_5_n_0 ;
  wire \IP2Bus_Data[5]_i_6_n_0 ;
  wire \IP2Bus_Data[5]_i_7_n_0 ;
  wire \IP2Bus_Data[5]_i_8_n_0 ;
  wire \IP2Bus_Data[5]_i_9_n_0 ;
  wire \IP2Bus_Data[6]_i_10_n_0 ;
  wire \IP2Bus_Data[6]_i_11_n_0 ;
  wire \IP2Bus_Data[6]_i_12_n_0 ;
  wire \IP2Bus_Data[6]_i_13_n_0 ;
  wire \IP2Bus_Data[6]_i_14_n_0 ;
  wire \IP2Bus_Data[6]_i_15_n_0 ;
  wire \IP2Bus_Data[6]_i_16_n_0 ;
  wire \IP2Bus_Data[6]_i_17_n_0 ;
  wire \IP2Bus_Data[6]_i_18_n_0 ;
  wire \IP2Bus_Data[6]_i_19_n_0 ;
  wire \IP2Bus_Data[6]_i_20_n_0 ;
  wire \IP2Bus_Data[6]_i_21_n_0 ;
  wire \IP2Bus_Data[6]_i_22_n_0 ;
  wire \IP2Bus_Data[6]_i_23_n_0 ;
  wire \IP2Bus_Data[6]_i_24_n_0 ;
  wire \IP2Bus_Data[6]_i_25_n_0 ;
  wire \IP2Bus_Data[6]_i_26_n_0 ;
  wire \IP2Bus_Data[6]_i_27_n_0 ;
  wire \IP2Bus_Data[6]_i_28_n_0 ;
  wire \IP2Bus_Data[6]_i_29_n_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_30_n_0 ;
  wire \IP2Bus_Data[6]_i_31_n_0 ;
  wire \IP2Bus_Data[6]_i_32_n_0 ;
  wire \IP2Bus_Data[6]_i_33_n_0 ;
  wire \IP2Bus_Data[6]_i_34_n_0 ;
  wire \IP2Bus_Data[6]_i_35_n_0 ;
  wire \IP2Bus_Data[6]_i_36_n_0 ;
  wire \IP2Bus_Data[6]_i_37_n_0 ;
  wire \IP2Bus_Data[6]_i_38_n_0 ;
  wire \IP2Bus_Data[6]_i_39_n_0 ;
  wire \IP2Bus_Data[6]_i_3_n_0 ;
  wire \IP2Bus_Data[6]_i_40_n_0 ;
  wire \IP2Bus_Data[6]_i_41_n_0 ;
  wire \IP2Bus_Data[6]_i_42_n_0 ;
  wire \IP2Bus_Data[6]_i_43_n_0 ;
  wire \IP2Bus_Data[6]_i_44_n_0 ;
  wire \IP2Bus_Data[6]_i_45_n_0 ;
  wire \IP2Bus_Data[6]_i_46_n_0 ;
  wire \IP2Bus_Data[6]_i_47_n_0 ;
  wire \IP2Bus_Data[6]_i_48_n_0 ;
  wire \IP2Bus_Data[6]_i_49_n_0 ;
  wire \IP2Bus_Data[6]_i_4_n_0 ;
  wire \IP2Bus_Data[6]_i_50_n_0 ;
  wire \IP2Bus_Data[6]_i_5_n_0 ;
  wire \IP2Bus_Data[6]_i_6_n_0 ;
  wire \IP2Bus_Data[6]_i_7_n_0 ;
  wire \IP2Bus_Data[6]_i_8_n_0 ;
  wire \IP2Bus_Data[6]_i_9_n_0 ;
  wire \IP2Bus_Data[7]_i_10_n_0 ;
  wire \IP2Bus_Data[7]_i_11_n_0 ;
  wire \IP2Bus_Data[7]_i_12_n_0 ;
  wire \IP2Bus_Data[7]_i_13_n_0 ;
  wire \IP2Bus_Data[7]_i_14_n_0 ;
  wire \IP2Bus_Data[7]_i_15_n_0 ;
  wire [247:0]\IP2Bus_Data[7]_i_16_0 ;
  wire \IP2Bus_Data[7]_i_16_n_0 ;
  wire \IP2Bus_Data[7]_i_17_n_0 ;
  wire \IP2Bus_Data[7]_i_18_n_0 ;
  wire \IP2Bus_Data[7]_i_19_n_0 ;
  wire \IP2Bus_Data[7]_i_20_n_0 ;
  wire \IP2Bus_Data[7]_i_21_n_0 ;
  wire \IP2Bus_Data[7]_i_22_n_0 ;
  wire \IP2Bus_Data[7]_i_23_n_0 ;
  wire \IP2Bus_Data[7]_i_24_n_0 ;
  wire \IP2Bus_Data[7]_i_25_n_0 ;
  wire \IP2Bus_Data[7]_i_26_n_0 ;
  wire \IP2Bus_Data[7]_i_27_n_0 ;
  wire \IP2Bus_Data[7]_i_28_n_0 ;
  wire \IP2Bus_Data[7]_i_29_n_0 ;
  wire \IP2Bus_Data[7]_i_2_n_0 ;
  wire \IP2Bus_Data[7]_i_30_n_0 ;
  wire \IP2Bus_Data[7]_i_31_n_0 ;
  wire \IP2Bus_Data[7]_i_32_n_0 ;
  wire \IP2Bus_Data[7]_i_33_n_0 ;
  wire \IP2Bus_Data[7]_i_34_n_0 ;
  wire \IP2Bus_Data[7]_i_35_n_0 ;
  wire \IP2Bus_Data[7]_i_36_n_0 ;
  wire \IP2Bus_Data[7]_i_37_n_0 ;
  wire \IP2Bus_Data[7]_i_38_n_0 ;
  wire \IP2Bus_Data[7]_i_39_n_0 ;
  wire \IP2Bus_Data[7]_i_3_n_0 ;
  wire \IP2Bus_Data[7]_i_40_n_0 ;
  wire \IP2Bus_Data[7]_i_41_n_0 ;
  wire \IP2Bus_Data[7]_i_42_n_0 ;
  wire \IP2Bus_Data[7]_i_43_n_0 ;
  wire \IP2Bus_Data[7]_i_44_n_0 ;
  wire \IP2Bus_Data[7]_i_45_n_0 ;
  wire \IP2Bus_Data[7]_i_46_n_0 ;
  wire \IP2Bus_Data[7]_i_47_n_0 ;
  wire \IP2Bus_Data[7]_i_48_n_0 ;
  wire \IP2Bus_Data[7]_i_49_n_0 ;
  wire \IP2Bus_Data[7]_i_4_n_0 ;
  wire \IP2Bus_Data[7]_i_50_n_0 ;
  wire \IP2Bus_Data[7]_i_51_n_0 ;
  wire \IP2Bus_Data[7]_i_52_n_0 ;
  wire \IP2Bus_Data[7]_i_53_n_0 ;
  wire \IP2Bus_Data[7]_i_5_n_0 ;
  wire \IP2Bus_Data[7]_i_6_n_0 ;
  wire [7:0]\IP2Bus_Data[7]_i_7_0 ;
  wire \IP2Bus_Data[7]_i_7_n_0 ;
  wire \IP2Bus_Data[7]_i_8_n_0 ;
  wire \IP2Bus_Data[7]_i_9_n_0 ;
  wire \IP2Bus_Data[8]_i_10_n_0 ;
  wire \IP2Bus_Data[8]_i_11_n_0 ;
  wire \IP2Bus_Data[8]_i_12_n_0 ;
  wire \IP2Bus_Data[8]_i_13_n_0 ;
  wire \IP2Bus_Data[8]_i_14_n_0 ;
  wire \IP2Bus_Data[8]_i_15_n_0 ;
  wire \IP2Bus_Data[8]_i_16_n_0 ;
  wire \IP2Bus_Data[8]_i_17_n_0 ;
  wire \IP2Bus_Data[8]_i_18_n_0 ;
  wire \IP2Bus_Data[8]_i_19_n_0 ;
  wire \IP2Bus_Data[8]_i_20_n_0 ;
  wire \IP2Bus_Data[8]_i_21_n_0 ;
  wire \IP2Bus_Data[8]_i_22_n_0 ;
  wire \IP2Bus_Data[8]_i_23_n_0 ;
  wire \IP2Bus_Data[8]_i_24_n_0 ;
  wire \IP2Bus_Data[8]_i_25_n_0 ;
  wire \IP2Bus_Data[8]_i_26_n_0 ;
  wire \IP2Bus_Data[8]_i_27_n_0 ;
  wire \IP2Bus_Data[8]_i_28_n_0 ;
  wire \IP2Bus_Data[8]_i_29_n_0 ;
  wire \IP2Bus_Data[8]_i_2_n_0 ;
  wire \IP2Bus_Data[8]_i_30_0 ;
  wire \IP2Bus_Data[8]_i_30_n_0 ;
  wire \IP2Bus_Data[8]_i_31_n_0 ;
  wire \IP2Bus_Data[8]_i_32_n_0 ;
  wire \IP2Bus_Data[8]_i_33_n_0 ;
  wire \IP2Bus_Data[8]_i_34_n_0 ;
  wire \IP2Bus_Data[8]_i_35_n_0 ;
  wire \IP2Bus_Data[8]_i_36_n_0 ;
  wire \IP2Bus_Data[8]_i_37_n_0 ;
  wire \IP2Bus_Data[8]_i_38_n_0 ;
  wire \IP2Bus_Data[8]_i_39_n_0 ;
  wire \IP2Bus_Data[8]_i_3_n_0 ;
  wire \IP2Bus_Data[8]_i_40_n_0 ;
  wire \IP2Bus_Data[8]_i_41_n_0 ;
  wire \IP2Bus_Data[8]_i_42_n_0 ;
  wire \IP2Bus_Data[8]_i_43_n_0 ;
  wire \IP2Bus_Data[8]_i_44_n_0 ;
  wire \IP2Bus_Data[8]_i_45_n_0 ;
  wire \IP2Bus_Data[8]_i_46_n_0 ;
  wire \IP2Bus_Data[8]_i_47_n_0 ;
  wire \IP2Bus_Data[8]_i_48_n_0 ;
  wire \IP2Bus_Data[8]_i_49_n_0 ;
  wire \IP2Bus_Data[8]_i_4_n_0 ;
  wire \IP2Bus_Data[8]_i_50_n_0 ;
  wire \IP2Bus_Data[8]_i_51_n_0 ;
  wire \IP2Bus_Data[8]_i_52_n_0 ;
  wire \IP2Bus_Data[8]_i_53_n_0 ;
  wire \IP2Bus_Data[8]_i_54_n_0 ;
  wire \IP2Bus_Data[8]_i_55_n_0 ;
  wire \IP2Bus_Data[8]_i_56_n_0 ;
  wire \IP2Bus_Data[8]_i_5_n_0 ;
  wire \IP2Bus_Data[8]_i_6_n_0 ;
  wire \IP2Bus_Data[8]_i_7_n_0 ;
  wire \IP2Bus_Data[8]_i_8_n_0 ;
  wire \IP2Bus_Data[8]_i_9_n_0 ;
  wire \IP2Bus_Data[9]_i_10_n_0 ;
  wire \IP2Bus_Data[9]_i_11_n_0 ;
  wire \IP2Bus_Data[9]_i_12_n_0 ;
  wire \IP2Bus_Data[9]_i_14_n_0 ;
  wire \IP2Bus_Data[9]_i_15_n_0 ;
  wire \IP2Bus_Data[9]_i_16_n_0 ;
  wire \IP2Bus_Data[9]_i_17_n_0 ;
  wire \IP2Bus_Data[9]_i_18_n_0 ;
  wire \IP2Bus_Data[9]_i_19_n_0 ;
  wire \IP2Bus_Data[9]_i_20_n_0 ;
  wire \IP2Bus_Data[9]_i_21_n_0 ;
  wire \IP2Bus_Data[9]_i_22_n_0 ;
  wire \IP2Bus_Data[9]_i_23_n_0 ;
  wire \IP2Bus_Data[9]_i_24_n_0 ;
  wire \IP2Bus_Data[9]_i_25_n_0 ;
  wire \IP2Bus_Data[9]_i_26_n_0 ;
  wire \IP2Bus_Data[9]_i_27_n_0 ;
  wire \IP2Bus_Data[9]_i_28_n_0 ;
  wire \IP2Bus_Data[9]_i_29_n_0 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire \IP2Bus_Data[9]_i_30_n_0 ;
  wire \IP2Bus_Data[9]_i_31_n_0 ;
  wire \IP2Bus_Data[9]_i_32_n_0 ;
  wire \IP2Bus_Data[9]_i_34_n_0 ;
  wire \IP2Bus_Data[9]_i_35_n_0 ;
  wire \IP2Bus_Data[9]_i_36_n_0 ;
  wire \IP2Bus_Data[9]_i_37_n_0 ;
  wire \IP2Bus_Data[9]_i_38_n_0 ;
  wire \IP2Bus_Data[9]_i_39_n_0 ;
  wire \IP2Bus_Data[9]_i_3_n_0 ;
  wire \IP2Bus_Data[9]_i_40_n_0 ;
  wire \IP2Bus_Data[9]_i_41_n_0 ;
  wire \IP2Bus_Data[9]_i_42_n_0 ;
  wire \IP2Bus_Data[9]_i_43_n_0 ;
  wire \IP2Bus_Data[9]_i_44_n_0 ;
  wire \IP2Bus_Data[9]_i_45_n_0 ;
  wire \IP2Bus_Data[9]_i_46_n_0 ;
  wire \IP2Bus_Data[9]_i_47_n_0 ;
  wire \IP2Bus_Data[9]_i_48_n_0 ;
  wire \IP2Bus_Data[9]_i_49_n_0 ;
  wire \IP2Bus_Data[9]_i_4_n_0 ;
  wire \IP2Bus_Data[9]_i_50_n_0 ;
  wire \IP2Bus_Data[9]_i_51_n_0 ;
  wire \IP2Bus_Data[9]_i_52_n_0 ;
  wire \IP2Bus_Data[9]_i_53_n_0 ;
  wire \IP2Bus_Data[9]_i_54_n_0 ;
  wire \IP2Bus_Data[9]_i_55_n_0 ;
  wire \IP2Bus_Data[9]_i_5_n_0 ;
  wire \IP2Bus_Data[9]_i_6_n_0 ;
  wire \IP2Bus_Data[9]_i_7_n_0 ;
  wire \IP2Bus_Data[9]_i_8_n_0 ;
  wire \IP2Bus_Data[9]_i_9_n_0 ;
  wire \IP2Bus_Data_reg[1]_i_39_n_0 ;
  wire \IP2Bus_Data_reg[1]_i_41_n_0 ;
  wire \IP2Bus_Data_reg[1]_i_5_n_0 ;
  wire [26:0]\IP2Bus_Data_reg[31] ;
  wire \IP2Bus_Data_reg[4]_i_21_n_0 ;
  wire IP2Bus_RdAck;
  wire IP2Bus_RdAck_r;
  wire IP2Bus_RdAck_reg;
  wire IP2Bus_RdAck_rr;
  wire IP2Bus_RdAck_rr_reg;
  wire [31:0]Q;
  wire [2:0]access_cs;
  wire axi_avalid_reg;
  wire [14:0]bank0_read;
  wire [13:1]bank0_write;
  wire [124:0]bank2_read;
  wire \bus2ip_addr_reg_reg[10] ;
  wire [0:0]\bus2ip_addr_reg_reg[10]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[10]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[10]_2 ;
  wire [1:0]\bus2ip_addr_reg_reg[10]_3 ;
  wire [1:0]chip_select;
  wire counter_en_reg;
  wire counter_en_reg_reg;
  wire counter_en_reg_reg_0;
  wire cs_ce_clr;
  wire cs_ce_ld_enable_i;
  wire data_timeout;
  wire dest_out;
  wire disable_error_reporting;
  wire icount_out0_carry_i_6_0;
  wire icount_out0_carry_i_7_n_0;
  wire \icount_out[6]_i_3_n_0 ;
  wire \icount_out[6]_i_4_n_0 ;
  wire [31:0]out;
  wire [0:0]p_199_in;
  wire p_1_in100_in;
  wire p_1_in104_in;
  wire p_1_in108_in;
  wire p_1_in112_in;
  wire p_1_in116_in;
  wire p_1_in120_in;
  wire p_1_in124_in;
  wire p_1_in128_in;
  wire p_1_in132_in;
  wire p_1_in136_in;
  wire p_1_in140_in;
  wire p_1_in144_in;
  wire p_1_in148_in;
  wire p_1_in152_in;
  wire p_1_in156_in;
  wire p_1_in158_in;
  wire p_1_in160_in;
  wire p_1_in162_in;
  wire p_1_in164_in;
  wire p_1_in166_in;
  wire p_1_in168_in;
  wire p_1_in170_in;
  wire p_1_in172_in;
  wire p_1_in174_in;
  wire p_1_in176_in;
  wire p_1_in178_in;
  wire p_1_in180_in;
  wire p_1_in188_in;
  wire p_1_in190_in;
  wire p_1_in192_in;
  wire p_1_in194_in;
  wire p_1_in196_in;
  wire p_1_in198_in;
  wire p_1_in200_in;
  wire p_1_in202_in;
  wire p_1_in204_in;
  wire p_1_in206_in;
  wire p_1_in208_in;
  wire p_1_in210_in;
  wire p_1_in212_in;
  wire p_1_in220_in;
  wire p_1_in222_in;
  wire p_1_in224_in;
  wire p_1_in226_in;
  wire p_1_in228_in;
  wire p_1_in230_in;
  wire p_1_in232_in;
  wire p_1_in234_in;
  wire p_1_in236_in;
  wire p_1_in238_in;
  wire p_1_in240_in;
  wire p_1_in242_in;
  wire p_1_in244_in;
  wire p_1_in252_in;
  wire p_1_in254_in;
  wire p_1_in256_in;
  wire p_1_in258_in;
  wire p_1_in260_in;
  wire p_1_in262_in;
  wire p_1_in264_in;
  wire p_1_in266_in;
  wire p_1_in268_in;
  wire p_1_in270_in;
  wire p_1_in272_in;
  wire p_1_in274_in;
  wire p_1_in276_in;
  wire p_1_in284_in;
  wire p_1_in286_in;
  wire p_1_in288_in;
  wire p_1_in290_in;
  wire p_1_in292_in;
  wire p_1_in294_in;
  wire p_1_in296_in;
  wire p_1_in298_in;
  wire p_1_in300_in;
  wire p_1_in302_in;
  wire p_1_in304_in;
  wire p_1_in306_in;
  wire p_1_in308_in;
  wire p_1_in316_in;
  wire p_1_in318_in;
  wire p_1_in320_in;
  wire p_1_in322_in;
  wire p_1_in324_in;
  wire p_1_in326_in;
  wire p_1_in328_in;
  wire p_1_in330_in;
  wire p_1_in332_in;
  wire p_1_in334_in;
  wire p_1_in336_in;
  wire p_1_in338_in;
  wire p_1_in340_in;
  wire p_1_in348_in;
  wire p_1_in350_in;
  wire p_1_in352_in;
  wire p_1_in354_in;
  wire p_1_in356_in;
  wire p_1_in358_in;
  wire p_1_in360_in;
  wire p_1_in362_in;
  wire p_1_in364_in;
  wire p_1_in366_in;
  wire p_1_in368_in;
  wire p_1_in370_in;
  wire p_1_in372_in;
  wire p_1_in96_in;
  wire [1:0]p_213_in;
  wire rdce_expnd_i;
  wire [65:0]rx_buffer_adjust;
  wire [9:0]rx_buffer_delay;
  wire rx_cfg_early_release_reg;
  wire rx_cfg_reset_i;
  wire rx_cfg_sticky_reset_reg;
  wire \rx_cfg_subclass_reg[0] ;
  wire \rx_cfg_subclass_reg[1] ;
  wire rxstatus2_ack_tog_r;
  wire rxstatus2_req_r;
  wire rxstatus2_req_r_reg;
  wire [1:0]rxstatus2_req_r_reg_0;
  wire rxstatus_ack_tog_r;
  wire rxstatus_req_r;
  wire rxstatus_req_r_reg;
  wire rxstatus_req_tog_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire s_axi_awready_i;
  wire s_axi_awvalid;
  wire s_axi_awvalid_0;
  wire [4:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire \s_axi_wdata[0]_3 ;
  wire \s_axi_wdata[0]_4 ;
  wire \s_axi_wdata[16] ;
  wire \s_axi_wdata[1]_0 ;
  wire \s_axi_wdata[8] ;
  wire \s_axi_wdata[8]_0 ;
  wire \s_axi_wdata[8]_1 ;
  wire \s_axi_wdata[9] ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wdata_1_sn_1;
  wire s_axi_wready_i;
  wire s_axi_wvalid;
  wire scram_enable;
  wire src_arst;
  wire src_in;
  wire support_lane_sync;
  wire [255:0]test_err_count;
  wire [255:0]test_ila_count;
  wire [255:0]test_mf_count;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  assign s_axi_wdata_1_sp_1 = s_axi_wdata_1_sn_1;
  LUT6 #(
    .INIT(64'h0000FFFF00FE0000)) 
    \FSM_sequential_access_cs[0]_i_1 
       (.I0(access_cs[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(access_cs[1]),
        .I4(\FSM_sequential_access_cs[2]_i_2_n_0 ),
        .I5(access_cs[0]),
        .O(\FSM_sequential_access_cs_reg[2] ));
  LUT6 #(
    .INIT(64'h0000FFFFFF020000)) 
    \FSM_sequential_access_cs[1]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(access_cs[2]),
        .I3(access_cs[0]),
        .I4(\FSM_sequential_access_cs[2]_i_2_n_0 ),
        .I5(access_cs[1]),
        .O(s_axi_awvalid_0));
  LUT4 #(
    .INIT(16'h3F80)) 
    \FSM_sequential_access_cs[2]_i_1 
       (.I0(access_cs[0]),
        .I1(access_cs[1]),
        .I2(\FSM_sequential_access_cs[2]_i_2_n_0 ),
        .I3(access_cs[2]),
        .O(\FSM_sequential_access_cs_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_access_cs[2]_i_2 
       (.I0(\FSM_sequential_access_cs_reg[0]_0 ),
        .I1(\FSM_sequential_access_cs[2]_i_4_n_0 ),
        .O(\FSM_sequential_access_cs[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30FA00FA30CA00CA)) 
    \FSM_sequential_access_cs[2]_i_4 
       (.I0(Bus2IP_WrCE),
        .I1(access_cs[2]),
        .I2(access_cs[0]),
        .I3(access_cs[1]),
        .I4(s_axi_wvalid),
        .I5(IP2Bus_RdAck),
        .O(\FSM_sequential_access_cs[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1 
       (.I0(Bus2IP_RdCE),
        .I1(cs_ce_ld_enable_i),
        .I2(rdce_expnd_i),
        .I3(cs_ce_clr),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEAAEEAA)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2 
       (.I0(\FSM_sequential_access_cs_reg[2]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ),
        .I2(\icount_out[6]_i_4_n_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I4(axi_avalid_reg),
        .O(rdce_expnd_i));
  LUT6 #(
    .INIT(64'hFFFDDDDDDDDDDDDD)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3 
       (.I0(s_axi_aresetn),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(Bus2IP_WrCE),
        .I3(data_timeout),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ),
        .I5(access_cs[2]),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4 
       (.I0(access_cs[2]),
        .I1(access_cs[0]),
        .I2(access_cs[1]),
        .I3(s_axi_wvalid),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6 
       (.I0(access_cs[0]),
        .I1(access_cs[1]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1_n_0 ),
        .Q(Bus2IP_RdCE),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000EEE2)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1 
       (.I0(Bus2IP_WrCE),
        .I1(cs_ce_ld_enable_i),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3_n_0 ),
        .I4(cs_ce_clr),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400400004004004)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(axi_avalid_reg),
        .I2(access_cs[2]),
        .I3(access_cs[0]),
        .I4(access_cs[1]),
        .I5(s_axi_arvalid),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(access_cs[2]),
        .I2(access_cs[0]),
        .I3(access_cs[1]),
        .I4(s_axi_wvalid),
        .I5(s_axi_awready_i),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1_n_0 ),
        .Q(Bus2IP_WrCE),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(\IP2Bus_Data[0]_i_2_n_0 ),
        .I1(\IP2Bus_Data[0]_i_3_n_0 ),
        .I2(\IP2Bus_Data[0]_i_4_n_0 ),
        .I3(\IP2Bus_Data[0]_i_5_n_0 ),
        .I4(\IP2Bus_Data[0]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[0]_i_10 
       (.I0(\IP2Bus_Data[16]_i_18_0 [5]),
        .I1(bank2_read[4]),
        .I2(\IP2Bus_Data[7]_i_16_0 [0]),
        .I3(bank2_read[3]),
        .I4(bank2_read[2]),
        .I5(\IP2Bus_Data[16]_i_18_0 [0]),
        .O(\IP2Bus_Data[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    \IP2Bus_Data[0]_i_11 
       (.I0(\IP2Bus_Data[0]_i_31_n_0 ),
        .I1(bank2_read[5]),
        .I2(bank2_read[6]),
        .I3(bank2_read[7]),
        .I4(bank2_read[8]),
        .I5(test_err_count[0]),
        .O(\IP2Bus_Data[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFF00010001)) 
    \IP2Bus_Data[0]_i_12 
       (.I0(\IP2Bus_Data[0]_i_32_n_0 ),
        .I1(bank2_read[19]),
        .I2(bank2_read[17]),
        .I3(bank2_read[18]),
        .I4(\IP2Bus_Data[0]_i_33_n_0 ),
        .I5(\IP2Bus_Data[31]_i_76_n_0 ),
        .O(\IP2Bus_Data[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[0]_i_13 
       (.I0(bank2_read[19]),
        .I1(\IP2Bus_Data[7]_i_16_0 [54]),
        .I2(bank2_read[17]),
        .I3(bank2_read[18]),
        .I4(\IP2Bus_Data[16]_i_18_0 [31]),
        .I5(\IP2Bus_Data[7]_i_16_0 [31]),
        .O(\IP2Bus_Data[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[0]_i_14 
       (.I0(bank2_read[7]),
        .I1(\IP2Bus_Data[2]_i_17_0 [0]),
        .I2(\IP2Bus_Data[28]_i_4_0 [0]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .I5(\IP2Bus_Data[7]_i_16_0 [22]),
        .O(\IP2Bus_Data[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF57FF57FFFFFF57)) 
    \IP2Bus_Data[0]_i_15 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data[28]_i_42_n_0 ),
        .I2(\IP2Bus_Data[0]_i_34_n_0 ),
        .I3(\IP2Bus_Data[0]_i_35_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[0]_i_36_n_0 ),
        .O(\IP2Bus_Data[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000082A2A2A)) 
    \IP2Bus_Data[0]_i_16 
       (.I0(\IP2Bus_Data[28]_i_24_n_0 ),
        .I1(bank2_read[44]),
        .I2(rx_buffer_adjust[56]),
        .I3(bank2_read[48]),
        .I4(\IP2Bus_Data[2]_i_17_0 [45]),
        .I5(\IP2Bus_Data[0]_i_37_n_0 ),
        .O(\IP2Bus_Data[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABABABABAAA)) 
    \IP2Bus_Data[0]_i_17 
       (.I0(\IP2Bus_Data[0]_i_38_n_0 ),
        .I1(\IP2Bus_Data[0]_i_39_n_0 ),
        .I2(\IP2Bus_Data[28]_i_24_n_0 ),
        .I3(bank2_read[43]),
        .I4(bank2_read[42]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47444744)) 
    \IP2Bus_Data[0]_i_18 
       (.I0(test_mf_count[32]),
        .I1(bank2_read[27]),
        .I2(rx_buffer_adjust[56]),
        .I3(bank2_read[28]),
        .I4(test_ila_count[32]),
        .I5(bank2_read[26]),
        .O(\IP2Bus_Data[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h20202A20AAAAAAAA)) 
    \IP2Bus_Data[0]_i_19 
       (.I0(\IP2Bus_Data[17]_i_33_n_0 ),
        .I1(\IP2Bus_Data[2]_i_17_0 [33]),
        .I2(bank2_read[32]),
        .I3(bank2_read[33]),
        .I4(\IP2Bus_Data[7]_i_16_0 [85]),
        .I5(\IP2Bus_Data[0]_i_40_n_0 ),
        .O(\IP2Bus_Data[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h005DFF5D005D005D)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(\IP2Bus_Data[0]_i_7_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[0]_i_8_n_0 ),
        .I3(\IP2Bus_Data[11]_i_9_n_0 ),
        .I4(\IP2Bus_Data[0]_i_9_n_0 ),
        .I5(\IP2Bus_Data[0]_i_10_n_0 ),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAEFFFF)) 
    \IP2Bus_Data[0]_i_20 
       (.I0(\IP2Bus_Data[0]_i_41_n_0 ),
        .I1(\IP2Bus_Data[0]_i_42_n_0 ),
        .I2(\IP2Bus_Data[0]_i_43_n_0 ),
        .I3(\IP2Bus_Data[28]_i_20_n_0 ),
        .I4(\IP2Bus_Data[28]_i_16_n_0 ),
        .O(\IP2Bus_Data[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[0]_i_21 
       (.I0(\IP2Bus_Data[31]_i_18_0 [0]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[192]),
        .I3(bank2_read[106]),
        .I4(test_err_count[192]),
        .I5(bank2_read[104]),
        .O(\IP2Bus_Data[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAA00000000)) 
    \IP2Bus_Data[0]_i_22 
       (.I0(\IP2Bus_Data[0]_i_44_n_0 ),
        .I1(bank2_read[112]),
        .I2(bank2_read[108]),
        .I3(bank2_read[107]),
        .I4(\IP2Bus_Data[0]_i_45_n_0 ),
        .I5(\IP2Bus_Data[12]_i_20_n_0 ),
        .O(\IP2Bus_Data[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBABBBABABABA)) 
    \IP2Bus_Data[0]_i_23 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[0]_i_46_n_0 ),
        .I2(\IP2Bus_Data[23]_i_17_n_0 ),
        .I3(\IP2Bus_Data[0]_i_47_n_0 ),
        .I4(\IP2Bus_Data[0]_i_48_n_0 ),
        .I5(\IP2Bus_Data[0]_i_49_n_0 ),
        .O(\IP2Bus_Data[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h000E0E0E)) 
    \IP2Bus_Data[0]_i_24 
       (.I0(\IP2Bus_Data[0]_i_50_n_0 ),
        .I1(\IP2Bus_Data[1]_i_32_n_0 ),
        .I2(\IP2Bus_Data[0]_i_51_n_0 ),
        .I3(bank2_read[71]),
        .I4(\IP2Bus_Data[2]_i_17_0 [48]),
        .O(\IP2Bus_Data[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEFEEEEEEEA)) 
    \IP2Bus_Data[0]_i_25 
       (.I0(\IP2Bus_Data[28]_i_54_n_0 ),
        .I1(\IP2Bus_Data[0]_i_52_n_0 ),
        .I2(bank2_read[88]),
        .I3(bank2_read[87]),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[0]_i_53_n_0 ),
        .O(\IP2Bus_Data[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \IP2Bus_Data[0]_i_26 
       (.I0(\IP2Bus_Data[7]_i_16_0 [155]),
        .I1(\IP2Bus_Data[16]_i_18_0 [160]),
        .I2(bank2_read[84]),
        .I3(\IP2Bus_Data[7]_i_16_0 [177]),
        .I4(bank2_read[85]),
        .I5(bank2_read[83]),
        .O(\IP2Bus_Data[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \IP2Bus_Data[0]_i_27 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[0]_i_54_n_0 ),
        .I2(\IP2Bus_Data[0]_i_55_n_0 ),
        .I3(\IP2Bus_Data[28]_i_52_n_0 ),
        .I4(\IP2Bus_Data[25]_i_41_n_0 ),
        .I5(\IP2Bus_Data[0]_i_56_n_0 ),
        .O(\IP2Bus_Data[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A8A8A8A8A)) 
    \IP2Bus_Data[0]_i_28 
       (.I0(\IP2Bus_Data[31]_i_73_n_0 ),
        .I1(\IP2Bus_Data[0]_i_57_n_0 ),
        .I2(\IP2Bus_Data[31]_i_69_n_0 ),
        .I3(\IP2Bus_Data[31]_i_70_n_0 ),
        .I4(\IP2Bus_Data[0]_i_58_n_0 ),
        .I5(\IP2Bus_Data[0]_i_59_n_0 ),
        .O(\IP2Bus_Data[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[0]_i_29 
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(p_1_in96_in),
        .O(bank0_read[1]));
  LUT6 #(
    .INIT(64'h5455FFFFFFFFFFFF)) 
    \IP2Bus_Data[0]_i_3 
       (.I0(\IP2Bus_Data[0]_i_11_n_0 ),
        .I1(\IP2Bus_Data[0]_i_12_n_0 ),
        .I2(\IP2Bus_Data[0]_i_13_n_0 ),
        .I3(\IP2Bus_Data[8]_i_7_n_0 ),
        .I4(\IP2Bus_Data[0]_i_14_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IP2Bus_Data[0]_i_30 
       (.I0(\IP2Bus_Data[0]_i_60_n_0 ),
        .I1(\IP2Bus_Data[0]_i_61_n_0 ),
        .I2(bank0_read[2]),
        .I3(support_lane_sync),
        .I4(bank0_read[1]),
        .O(\IP2Bus_Data[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFD0D0000FD0DFD0D)) 
    \IP2Bus_Data[0]_i_31 
       (.I0(bank2_read[10]),
        .I1(test_ila_count[0]),
        .I2(bank2_read[9]),
        .I3(\IP2Bus_Data[31]_i_7_0 [0]),
        .I4(\IP2Bus_Data[0]_i_62_n_0 ),
        .I5(\IP2Bus_Data[0]_i_63_n_0 ),
        .O(\IP2Bus_Data[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[0]_i_32 
       (.I0(\IP2Bus_Data[28]_i_4_0 [29]),
        .I1(bank2_read[22]),
        .I2(\IP2Bus_Data[7]_i_16_0 [53]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[16]_i_18_0 [36]),
        .O(\IP2Bus_Data[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[0]_i_33 
       (.I0(\IP2Bus_Data[2]_i_17_0 [12]),
        .I1(bank2_read[23]),
        .I2(test_err_count[32]),
        .I3(bank2_read[24]),
        .I4(out[0]),
        .I5(bank2_read[25]),
        .O(\IP2Bus_Data[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[0]_i_34 
       (.I0(\IP2Bus_Data[2]_i_17_0 [36]),
        .I1(bank2_read[55]),
        .I2(\IP2Bus_Data[28]_i_4_0 [87]),
        .I3(bank2_read[54]),
        .I4(bank2_read[53]),
        .I5(\IP2Bus_Data[7]_i_16_0 [115]),
        .O(\IP2Bus_Data[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[0]_i_35 
       (.I0(bank2_read[52]),
        .I1(\IP2Bus_Data[16]_i_18_0 [93]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [93]),
        .I5(\IP2Bus_Data[16]_i_18_0 [98]),
        .O(\IP2Bus_Data[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[0]_i_36 
       (.I0(test_err_count[96]),
        .I1(bank2_read[56]),
        .I2(\IP2Bus_Data[31]_i_2_0 [0]),
        .I3(bank2_read[57]),
        .I4(test_ila_count[96]),
        .I5(bank2_read[58]),
        .O(\IP2Bus_Data[0]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hAAAEAAAF)) 
    \IP2Bus_Data[0]_i_37 
       (.I0(\IP2Bus_Data[31]_i_39_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [116]),
        .I2(bank2_read[44]),
        .I3(bank2_read[48]),
        .I4(bank2_read[49]),
        .O(\IP2Bus_Data[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    \IP2Bus_Data[0]_i_38 
       (.I0(\IP2Bus_Data[2]_i_17_0 [24]),
        .I1(bank2_read[38]),
        .I2(bank2_read[39]),
        .I3(test_err_count[64]),
        .I4(bank2_read[40]),
        .I5(\IP2Bus_Data[28]_i_4_0 [58]),
        .O(\IP2Bus_Data[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[0]_i_39 
       (.I0(test_ila_count[64]),
        .I1(bank2_read[42]),
        .I2(test_mf_count[64]),
        .I3(bank2_read[43]),
        .I4(\IP2Bus_Data[31]_i_9_0 [0]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00FD)) 
    \IP2Bus_Data[0]_i_4 
       (.I0(\IP2Bus_Data[0]_i_15_n_0 ),
        .I1(\IP2Bus_Data[0]_i_16_n_0 ),
        .I2(\IP2Bus_Data[0]_i_17_n_0 ),
        .I3(\IP2Bus_Data[31]_i_8_n_0 ),
        .I4(\IP2Bus_Data[0]_i_18_n_0 ),
        .I5(\IP2Bus_Data[0]_i_19_n_0 ),
        .O(\IP2Bus_Data[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFE2)) 
    \IP2Bus_Data[0]_i_40 
       (.I0(\IP2Bus_Data[0]_i_64_n_0 ),
        .I1(bank2_read[34]),
        .I2(\IP2Bus_Data[16]_i_18_0 [62]),
        .I3(bank2_read[32]),
        .I4(bank2_read[33]),
        .O(\IP2Bus_Data[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[0]_i_41 
       (.I0(bank2_read[97]),
        .I1(rx_buffer_adjust[56]),
        .I2(bank2_read[92]),
        .I3(bank2_read[96]),
        .I4(\IP2Bus_Data[2]_i_17_0 [81]),
        .I5(\IP2Bus_Data[7]_i_16_0 [209]),
        .O(\IP2Bus_Data[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hEFECEFEF23202323)) 
    \IP2Bus_Data[0]_i_42 
       (.I0(\IP2Bus_Data[7]_i_16_0 [186]),
        .I1(bank2_read[98]),
        .I2(bank2_read[99]),
        .I3(\IP2Bus_Data[16]_i_18_0 [191]),
        .I4(bank2_read[100]),
        .I5(\IP2Bus_Data[16]_i_18_0 [186]),
        .O(\IP2Bus_Data[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h4400440C44CC440C)) 
    \IP2Bus_Data[0]_i_43 
       (.I0(\IP2Bus_Data[7]_i_16_0 [208]),
        .I1(\IP2Bus_Data[23]_i_21_n_0 ),
        .I2(\IP2Bus_Data[2]_i_17_0 [72]),
        .I3(bank2_read[101]),
        .I4(bank2_read[102]),
        .I5(\IP2Bus_Data[28]_i_4_0 [174]),
        .O(\IP2Bus_Data[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[0]_i_44 
       (.I0(test_mf_count[192]),
        .I1(bank2_read[107]),
        .I2(rx_buffer_adjust[56]),
        .I3(bank2_read[108]),
        .I4(bank2_read[112]),
        .I5(\IP2Bus_Data[2]_i_17_0 [93]),
        .O(\IP2Bus_Data[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \IP2Bus_Data[0]_i_45 
       (.I0(bank2_read[115]),
        .I1(\IP2Bus_Data[7]_i_16_0 [217]),
        .I2(bank2_read[113]),
        .I3(\IP2Bus_Data[7]_i_16_0 [240]),
        .I4(\IP2Bus_Data[16]_i_18_0 [217]),
        .I5(bank2_read[114]),
        .O(\IP2Bus_Data[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[0]_i_46 
       (.I0(bank2_read[118]),
        .I1(\IP2Bus_Data[16]_i_18_0 [222]),
        .I2(bank2_read[116]),
        .I3(bank2_read[117]),
        .I4(\IP2Bus_Data[7]_i_16_0 [239]),
        .I5(\IP2Bus_Data[28]_i_4_0 [203]),
        .O(\IP2Bus_Data[0]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \IP2Bus_Data[0]_i_47 
       (.I0(bank2_read[122]),
        .I1(rx_buffer_adjust[56]),
        .I2(bank2_read[124]),
        .I3(bank2_read[123]),
        .I4(test_mf_count[224]),
        .O(\IP2Bus_Data[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFFFFF1FFF1)) 
    \IP2Bus_Data[0]_i_48 
       (.I0(bank2_read[123]),
        .I1(bank2_read[124]),
        .I2(bank2_read[119]),
        .I3(\IP2Bus_Data[26]_i_34_n_0 ),
        .I4(test_ila_count[224]),
        .I5(bank2_read[122]),
        .O(\IP2Bus_Data[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    \IP2Bus_Data[0]_i_49 
       (.I0(\IP2Bus_Data[2]_i_17_0 [84]),
        .I1(test_err_count[224]),
        .I2(bank2_read[120]),
        .I3(bank2_read[121]),
        .I4(\IP2Bus_Data[31]_i_3_0 [0]),
        .I5(bank2_read[119]),
        .O(\IP2Bus_Data[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAABBBBBBBB)) 
    \IP2Bus_Data[0]_i_5 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[0]_i_20_n_0 ),
        .I2(\IP2Bus_Data[0]_i_21_n_0 ),
        .I3(\IP2Bus_Data[0]_i_22_n_0 ),
        .I4(\IP2Bus_Data[0]_i_23_n_0 ),
        .I5(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[0]_i_50 
       (.I0(bank2_read[82]),
        .I1(\IP2Bus_Data[16]_i_18_0 [155]),
        .I2(\IP2Bus_Data[7]_i_16_0 [178]),
        .I3(bank2_read[81]),
        .I4(bank2_read[80]),
        .I5(\IP2Bus_Data[2]_i_17_0 [69]),
        .O(\IP2Bus_Data[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEFFFF)) 
    \IP2Bus_Data[0]_i_51 
       (.I0(bank2_read[72]),
        .I1(bank2_read[73]),
        .I2(test_ila_count[128]),
        .I3(bank2_read[74]),
        .I4(\IP2Bus_Data[0]_i_65_n_0 ),
        .I5(\IP2Bus_Data[0]_i_66_n_0 ),
        .O(\IP2Bus_Data[0]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \IP2Bus_Data[0]_i_52 
       (.I0(test_err_count[160]),
        .I1(\IP2Bus_Data[2]_i_17_0 [60]),
        .I2(bank2_read[87]),
        .I3(bank2_read[86]),
        .I4(\IP2Bus_Data[28]_i_4_0 [145]),
        .O(\IP2Bus_Data[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[0]_i_53 
       (.I0(\IP2Bus_Data[31]_i_14_0 [0]),
        .I1(bank2_read[89]),
        .I2(test_ila_count[160]),
        .I3(bank2_read[90]),
        .I4(test_mf_count[160]),
        .I5(bank2_read[91]),
        .O(\IP2Bus_Data[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    \IP2Bus_Data[0]_i_54 
       (.I0(test_mf_count[96]),
        .I1(bank2_read[59]),
        .I2(bank2_read[60]),
        .I3(bank2_read[64]),
        .I4(rx_buffer_adjust[56]),
        .I5(\IP2Bus_Data[2]_i_17_0 [57]),
        .O(\IP2Bus_Data[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    \IP2Bus_Data[0]_i_55 
       (.I0(bank2_read[67]),
        .I1(\IP2Bus_Data[7]_i_16_0 [147]),
        .I2(bank2_read[65]),
        .I3(bank2_read[66]),
        .I4(\IP2Bus_Data[16]_i_18_0 [124]),
        .I5(\IP2Bus_Data[7]_i_16_0 [124]),
        .O(\IP2Bus_Data[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[0]_i_56 
       (.I0(\IP2Bus_Data[28]_i_4_0 [116]),
        .I1(bank2_read[70]),
        .I2(\IP2Bus_Data[7]_i_16_0 [146]),
        .I3(bank2_read[69]),
        .I4(bank2_read[68]),
        .I5(\IP2Bus_Data[16]_i_18_0 [129]),
        .O(\IP2Bus_Data[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[0]_i_57 
       (.I0(\IP2Bus_Data[7]_i_7_0 [0]),
        .I1(bank0_read[8]),
        .I2(\IP2Bus_Data[4]_i_42_0 [0]),
        .I3(bank0_read[9]),
        .I4(\IP2Bus_Data_reg[31] [0]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(\IP2Bus_Data[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[0]_i_58 
       (.I0(Q[0]),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .I2(\IP2Bus_Data[0]_i_28_0 ),
        .I3(bank0_read[14]),
        .I4(bank0_read[13]),
        .I5(p_199_in),
        .O(\IP2Bus_Data[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[0]_i_59 
       (.I0(\IP2Bus_Data[11]_i_23_1 [0]),
        .I1(bank0_read[10]),
        .I2(\rx_cfg_subclass_reg[0] ),
        .I3(bank0_read[11]),
        .I4(rx_buffer_delay[0]),
        .I5(bank0_read[12]),
        .O(\IP2Bus_Data[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7550000)) 
    \IP2Bus_Data[0]_i_6 
       (.I0(\IP2Bus_Data[0]_i_24_n_0 ),
        .I1(\IP2Bus_Data[0]_i_25_n_0 ),
        .I2(\IP2Bus_Data[0]_i_26_n_0 ),
        .I3(\IP2Bus_Data[28]_i_27_n_0 ),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .I5(\IP2Bus_Data[0]_i_27_n_0 ),
        .O(\IP2Bus_Data[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    \IP2Bus_Data[0]_i_60 
       (.I0(bank0_read[4]),
        .I1(p_213_in[0]),
        .I2(bank0_read[3]),
        .I3(scram_enable),
        .I4(bank0_read[2]),
        .O(\IP2Bus_Data[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \IP2Bus_Data[0]_i_61 
       (.I0(bank0_read[3]),
        .I1(bank0_read[4]),
        .I2(\IP2Bus_Data[4]_i_18_0 [0]),
        .I3(bank0_read[6]),
        .O(\IP2Bus_Data[0]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \IP2Bus_Data[0]_i_62 
       (.I0(test_mf_count[0]),
        .I1(bank2_read[11]),
        .I2(bank2_read[9]),
        .I3(bank2_read[10]),
        .O(\IP2Bus_Data[0]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDCFCC)) 
    \IP2Bus_Data[0]_i_63 
       (.I0(rx_buffer_adjust[56]),
        .I1(bank2_read[11]),
        .I2(\IP2Bus_Data[2]_i_17_0 [21]),
        .I3(bank2_read[16]),
        .I4(bank2_read[12]),
        .O(\IP2Bus_Data[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[0]_i_64 
       (.I0(\IP2Bus_Data[7]_i_16_0 [62]),
        .I1(bank2_read[35]),
        .I2(\IP2Bus_Data[16]_i_18_0 [67]),
        .I3(bank2_read[36]),
        .I4(bank2_read[37]),
        .I5(\IP2Bus_Data[7]_i_16_0 [84]),
        .O(\IP2Bus_Data[0]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \IP2Bus_Data[0]_i_65 
       (.I0(rx_buffer_adjust[56]),
        .I1(bank2_read[74]),
        .I2(bank2_read[76]),
        .I3(bank2_read[75]),
        .I4(test_mf_count[128]),
        .O(\IP2Bus_Data[0]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hAAAEFFAE)) 
    \IP2Bus_Data[0]_i_66 
       (.I0(bank2_read[71]),
        .I1(bank2_read[73]),
        .I2(\IP2Bus_Data[31]_i_14_1 [0]),
        .I3(bank2_read[72]),
        .I4(test_err_count[128]),
        .O(\IP2Bus_Data[0]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFFFF0A0C)) 
    \IP2Bus_Data[0]_i_7 
       (.I0(\IP2Bus_Data[2]_i_17_0 [9]),
        .I1(\IP2Bus_Data[7]_i_16_0 [23]),
        .I2(chip_select[1]),
        .I3(bank2_read[0]),
        .I4(chip_select[0]),
        .O(\IP2Bus_Data[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \IP2Bus_Data[0]_i_8 
       (.I0(\IP2Bus_Data[0]_i_28_n_0 ),
        .I1(bank0_read[0]),
        .I2(src_arst),
        .I3(bank0_read[1]),
        .I4(\IP2Bus_Data[0]_i_30_n_0 ),
        .O(\IP2Bus_Data[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[0]_i_9 
       (.I0(bank2_read[2]),
        .I1(bank2_read[3]),
        .I2(bank2_read[4]),
        .O(\IP2Bus_Data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(\IP2Bus_Data[10]_i_2_n_0 ),
        .I1(\IP2Bus_Data[10]_i_3_n_0 ),
        .I2(\IP2Bus_Data[10]_i_4_n_0 ),
        .I3(\IP2Bus_Data[10]_i_5_n_0 ),
        .I4(\IP2Bus_Data[10]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFBAAAAAAABAAA)) 
    \IP2Bus_Data[10]_i_10 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(chip_select[1]),
        .I2(bank2_read[0]),
        .I3(\IP2Bus_Data[2]_i_17_0 [8]),
        .I4(chip_select[0]),
        .I5(\IP2Bus_Data[10]_i_28_n_0 ),
        .O(\IP2Bus_Data[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[10]_i_11 
       (.I0(\IP2Bus_Data[10]_i_29_n_0 ),
        .I1(test_err_count[42]),
        .I2(bank2_read[24]),
        .I3(bank2_read[25]),
        .I4(out[10]),
        .I5(\IP2Bus_Data[28]_i_37_n_0 ),
        .O(\IP2Bus_Data[10]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \IP2Bus_Data[10]_i_12 
       (.I0(\IP2Bus_Data[28]_i_4_0 [10]),
        .I1(bank2_read[6]),
        .I2(bank2_read[5]),
        .I3(\IP2Bus_Data[16]_i_18_0 [27]),
        .I4(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    \IP2Bus_Data[10]_i_13 
       (.I0(bank2_read[8]),
        .I1(\IP2Bus_Data[31]_i_7_0 [10]),
        .I2(bank2_read[9]),
        .I3(bank2_read[10]),
        .I4(test_ila_count[10]),
        .I5(\IP2Bus_Data[10]_i_30_n_0 ),
        .O(\IP2Bus_Data[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5555FFFF57555755)) 
    \IP2Bus_Data[10]_i_14 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(bank2_read[10]),
        .I2(bank2_read[9]),
        .I3(\IP2Bus_Data[10]_i_31_n_0 ),
        .I4(test_err_count[10]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[10]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h1310DFDC)) 
    \IP2Bus_Data[10]_i_15 
       (.I0(test_mf_count[42]),
        .I1(bank2_read[26]),
        .I2(bank2_read[27]),
        .I3(bank2_read[28]),
        .I4(test_ila_count[42]),
        .O(\IP2Bus_Data[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF450045FFFFFFFF)) 
    \IP2Bus_Data[10]_i_16 
       (.I0(\IP2Bus_Data[10]_i_32_n_0 ),
        .I1(test_ila_count[74]),
        .I2(bank2_read[42]),
        .I3(bank2_read[41]),
        .I4(\IP2Bus_Data[31]_i_9_0 [10]),
        .I5(\IP2Bus_Data[28]_i_24_n_0 ),
        .O(\IP2Bus_Data[10]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \IP2Bus_Data[10]_i_17 
       (.I0(bank2_read[49]),
        .I1(bank2_read[44]),
        .I2(bank2_read[48]),
        .I3(\IP2Bus_Data[31]_i_39_n_0 ),
        .I4(\IP2Bus_Data[21]_i_22_n_0 ),
        .O(\IP2Bus_Data[10]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \IP2Bus_Data[10]_i_18 
       (.I0(\IP2Bus_Data[10]_i_33_n_0 ),
        .I1(\IP2Bus_Data[31]_i_12_n_0 ),
        .I2(\IP2Bus_Data[10]_i_34_n_0 ),
        .O(\IP2Bus_Data[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAEFFFFFFAE)) 
    \IP2Bus_Data[10]_i_19 
       (.I0(\IP2Bus_Data[28]_i_21_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[74]),
        .I3(bank2_read[38]),
        .I4(bank2_read[39]),
        .I5(\IP2Bus_Data[28]_i_4_0 [68]),
        .O(\IP2Bus_Data[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F755F7F7)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\IP2Bus_Data[10]_i_7_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [10]),
        .I2(\IP2Bus_Data[10]_i_8_n_0 ),
        .I3(\IP2Bus_Data[10]_i_9_n_0 ),
        .I4(\IP2Bus_Data[16]_i_18_0 [15]),
        .I5(\IP2Bus_Data[10]_i_10_n_0 ),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    \IP2Bus_Data[10]_i_20 
       (.I0(\IP2Bus_Data[10]_i_35_n_0 ),
        .I1(bank2_read[32]),
        .I2(\IP2Bus_Data[2]_i_17_0 [32]),
        .I3(bank2_read[26]),
        .I4(bank2_read[27]),
        .I5(bank2_read[28]),
        .O(\IP2Bus_Data[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEFFFFFFFF)) 
    \IP2Bus_Data[10]_i_21 
       (.I0(\IP2Bus_Data[10]_i_36_n_0 ),
        .I1(\IP2Bus_Data[10]_i_37_n_0 ),
        .I2(\IP2Bus_Data[2]_i_17_0 [80]),
        .I3(bank2_read[96]),
        .I4(bank2_read[92]),
        .I5(\IP2Bus_Data[28]_i_16_n_0 ),
        .O(\IP2Bus_Data[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[10]_i_22 
       (.I0(bank2_read[118]),
        .I1(\IP2Bus_Data[16]_i_18_0 [232]),
        .I2(bank2_read[116]),
        .I3(bank2_read[117]),
        .I4(\IP2Bus_Data[16]_i_18_0 [244]),
        .I5(\IP2Bus_Data[28]_i_4_0 [213]),
        .O(\IP2Bus_Data[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4777)) 
    \IP2Bus_Data[10]_i_23 
       (.I0(test_err_count[234]),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .I3(\IP2Bus_Data[31]_i_3_0 [10]),
        .I4(\IP2Bus_Data[31]_i_45_n_0 ),
        .I5(\IP2Bus_Data[10]_i_38_n_0 ),
        .O(\IP2Bus_Data[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h2A00FFFFFFFFFFFF)) 
    \IP2Bus_Data[10]_i_24 
       (.I0(\IP2Bus_Data[12]_i_20_n_0 ),
        .I1(test_mf_count[202]),
        .I2(bank2_read[107]),
        .I3(\IP2Bus_Data[10]_i_39_n_0 ),
        .I4(\IP2Bus_Data[10]_i_40_n_0 ),
        .I5(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h808C80808C8C8C8C)) 
    \IP2Bus_Data[10]_i_25 
       (.I0(\IP2Bus_Data[2]_i_17_0 [56]),
        .I1(\IP2Bus_Data[10]_i_41_n_0 ),
        .I2(bank2_read[64]),
        .I3(\IP2Bus_Data[10]_i_42_n_0 ),
        .I4(\IP2Bus_Data[7]_i_16_0 [134]),
        .I5(\IP2Bus_Data[10]_i_43_n_0 ),
        .O(\IP2Bus_Data[10]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \IP2Bus_Data[10]_i_26 
       (.I0(\IP2Bus_Data[10]_i_44_n_0 ),
        .I1(\IP2Bus_Data[10]_i_45_n_0 ),
        .I2(\IP2Bus_Data[12]_i_24_n_0 ),
        .I3(\IP2Bus_Data[10]_i_46_n_0 ),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBAAABAAABAAA)) 
    \IP2Bus_Data[10]_i_27 
       (.I0(\IP2Bus_Data[10]_i_47_n_0 ),
        .I1(bank2_read[71]),
        .I2(test_err_count[138]),
        .I3(bank2_read[72]),
        .I4(bank2_read[73]),
        .I5(\IP2Bus_Data[31]_i_14_1 [10]),
        .O(\IP2Bus_Data[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F111)) 
    \IP2Bus_Data[10]_i_28 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(\IP2Bus_Data[10]_i_48_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [10]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data[31]_i_26_n_0 ),
        .I5(\IP2Bus_Data[10]_i_49_n_0 ),
        .O(\IP2Bus_Data[10]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hFCFEFFFE)) 
    \IP2Bus_Data[10]_i_29 
       (.I0(\IP2Bus_Data[10]_i_50_n_0 ),
        .I1(bank2_read[17]),
        .I2(bank2_read[18]),
        .I3(bank2_read[19]),
        .I4(\IP2Bus_Data[7]_i_16_0 [41]),
        .O(\IP2Bus_Data[10]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IP2Bus_Data[10]_i_3 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(\IP2Bus_Data[16]_i_10_n_0 ),
        .I2(\IP2Bus_Data[10]_i_12_n_0 ),
        .I3(\IP2Bus_Data[10]_i_13_n_0 ),
        .I4(\IP2Bus_Data[10]_i_14_n_0 ),
        .O(\IP2Bus_Data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF080008FFFFFFFF)) 
    \IP2Bus_Data[10]_i_30 
       (.I0(\IP2Bus_Data[2]_i_17_0 [20]),
        .I1(bank2_read[16]),
        .I2(bank2_read[12]),
        .I3(bank2_read[11]),
        .I4(test_mf_count[10]),
        .I5(\IP2Bus_Data[10]_i_51_n_0 ),
        .O(\IP2Bus_Data[10]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[10]_i_31 
       (.I0(bank2_read[12]),
        .I1(bank2_read[16]),
        .I2(bank2_read[11]),
        .O(\IP2Bus_Data[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h1111111130333333)) 
    \IP2Bus_Data[10]_i_32 
       (.I0(test_mf_count[74]),
        .I1(bank2_read[42]),
        .I2(bank2_read[44]),
        .I3(bank2_read[48]),
        .I4(\IP2Bus_Data[2]_i_17_0 [44]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[10]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[10]_i_33 
       (.I0(\IP2Bus_Data[31]_i_2_0 [10]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[106]),
        .I3(bank2_read[58]),
        .I4(test_err_count[106]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[10]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00AF00CC00A0)) 
    \IP2Bus_Data[10]_i_34 
       (.I0(\IP2Bus_Data[16]_i_18_0 [108]),
        .I1(\IP2Bus_Data[7]_i_16_0 [103]),
        .I2(bank2_read[52]),
        .I3(bank2_read[50]),
        .I4(bank2_read[51]),
        .I5(\IP2Bus_Data[10]_i_52_n_0 ),
        .O(\IP2Bus_Data[10]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10151515)) 
    \IP2Bus_Data[10]_i_35 
       (.I0(bank2_read[35]),
        .I1(\IP2Bus_Data[16]_i_18_0 [77]),
        .I2(bank2_read[36]),
        .I3(bank2_read[37]),
        .I4(\IP2Bus_Data[16]_i_18_0 [89]),
        .I5(\IP2Bus_Data[10]_i_53_n_0 ),
        .O(\IP2Bus_Data[10]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h1110101001000000)) 
    \IP2Bus_Data[10]_i_36 
       (.I0(\IP2Bus_Data[23]_i_20_n_0 ),
        .I1(bank2_read[98]),
        .I2(bank2_read[99]),
        .I3(\IP2Bus_Data[16]_i_18_0 [201]),
        .I4(bank2_read[100]),
        .I5(\IP2Bus_Data[7]_i_16_0 [196]),
        .O(\IP2Bus_Data[10]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h4444000040004000)) 
    \IP2Bus_Data[10]_i_37 
       (.I0(\IP2Bus_Data[23]_i_20_n_0 ),
        .I1(\IP2Bus_Data[23]_i_21_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [184]),
        .I3(bank2_read[102]),
        .I4(\IP2Bus_Data[16]_i_18_0 [213]),
        .I5(bank2_read[101]),
        .O(\IP2Bus_Data[10]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h4540404000000000)) 
    \IP2Bus_Data[10]_i_38 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(test_ila_count[234]),
        .I2(bank2_read[122]),
        .I3(bank2_read[123]),
        .I4(test_mf_count[234]),
        .I5(\IP2Bus_Data[23]_i_15_n_0 ),
        .O(\IP2Bus_Data[10]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h7F757F7F7F757F75)) 
    \IP2Bus_Data[10]_i_39 
       (.I0(\IP2Bus_Data[10]_i_54_n_0 ),
        .I1(\IP2Bus_Data[2]_i_17_0 [92]),
        .I2(bank2_read[112]),
        .I3(\IP2Bus_Data[31]_i_51_n_0 ),
        .I4(\IP2Bus_Data[7]_i_16_0 [227]),
        .I5(bank2_read[115]),
        .O(\IP2Bus_Data[10]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBABAAAAAAAA)) 
    \IP2Bus_Data[10]_i_4 
       (.I0(\IP2Bus_Data[10]_i_15_n_0 ),
        .I1(\IP2Bus_Data[10]_i_16_n_0 ),
        .I2(\IP2Bus_Data[10]_i_17_n_0 ),
        .I3(\IP2Bus_Data[10]_i_18_n_0 ),
        .I4(\IP2Bus_Data[10]_i_19_n_0 ),
        .I5(\IP2Bus_Data[10]_i_20_n_0 ),
        .O(\IP2Bus_Data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCFFAAAA3033)) 
    \IP2Bus_Data[10]_i_40 
       (.I0(test_err_count[202]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[202]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_18_0 [10]),
        .O(\IP2Bus_Data[10]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[10]_i_41 
       (.I0(bank2_read[60]),
        .I1(bank2_read[59]),
        .O(\IP2Bus_Data[10]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[10]_i_42 
       (.I0(bank2_read[65]),
        .I1(bank2_read[66]),
        .I2(bank2_read[67]),
        .O(\IP2Bus_Data[10]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hBABABFBABABFBFBF)) 
    \IP2Bus_Data[10]_i_43 
       (.I0(\IP2Bus_Data[10]_i_55_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [139]),
        .I2(bank2_read[68]),
        .I3(bank2_read[69]),
        .I4(\IP2Bus_Data[16]_i_18_0 [151]),
        .I5(\IP2Bus_Data[28]_i_4_0 [126]),
        .O(\IP2Bus_Data[10]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF15FFBF)) 
    \IP2Bus_Data[10]_i_44 
       (.I0(bank2_read[90]),
        .I1(test_mf_count[170]),
        .I2(bank2_read[91]),
        .I3(bank2_read[89]),
        .I4(test_ila_count[170]),
        .I5(\IP2Bus_Data[10]_i_56_n_0 ),
        .O(\IP2Bus_Data[10]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFF2FFFFFFF2)) 
    \IP2Bus_Data[10]_i_45 
       (.I0(bank2_read[88]),
        .I1(test_err_count[170]),
        .I2(bank2_read[87]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_4_0 [155]),
        .O(\IP2Bus_Data[10]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[10]_i_46 
       (.I0(\IP2Bus_Data[16]_i_18_0 [170]),
        .I1(bank2_read[84]),
        .I2(bank2_read[85]),
        .I3(\IP2Bus_Data[16]_i_18_0 [182]),
        .I4(\IP2Bus_Data[7]_i_16_0 [165]),
        .I5(bank2_read[83]),
        .O(\IP2Bus_Data[10]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0FFFF00000000)) 
    \IP2Bus_Data[10]_i_47 
       (.I0(test_ila_count[138]),
        .I1(bank2_read[75]),
        .I2(test_mf_count[138]),
        .I3(bank2_read[74]),
        .I4(\IP2Bus_Data[10]_i_57_n_0 ),
        .I5(\IP2Bus_Data[28]_i_81_n_0 ),
        .O(\IP2Bus_Data[10]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F5F5C5F5F5F5F)) 
    \IP2Bus_Data[10]_i_48 
       (.I0(\IP2Bus_Data[11]_i_23_1 [10]),
        .I1(bank0_read[11]),
        .I2(bank0_read[10]),
        .I3(bank0_read[12]),
        .I4(\IP2Bus_Data[16]_i_46_n_0 ),
        .I5(Q[10]),
        .O(\IP2Bus_Data[10]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0002FFFF0000)) 
    \IP2Bus_Data[10]_i_49 
       (.I0(bank0_read[4]),
        .I1(bank0_read[3]),
        .I2(bank0_read[2]),
        .I3(bank0_read[1]),
        .I4(bank0_read[0]),
        .I5(\IP2Bus_Data[11]_i_23_0 [2]),
        .O(\IP2Bus_Data[10]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAABAAAA)) 
    \IP2Bus_Data[10]_i_5 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[10]_i_21_n_0 ),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\IP2Bus_Data[10]_i_22_n_0 ),
        .I4(\IP2Bus_Data[10]_i_23_n_0 ),
        .I5(\IP2Bus_Data[10]_i_24_n_0 ),
        .O(\IP2Bus_Data[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[10]_i_50 
       (.I0(\IP2Bus_Data[28]_i_4_0 [39]),
        .I1(bank2_read[22]),
        .I2(\IP2Bus_Data[16]_i_18_0 [58]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[16]_i_18_0 [46]),
        .O(\IP2Bus_Data[10]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[10]_i_51 
       (.I0(bank2_read[10]),
        .I1(bank2_read[9]),
        .O(\IP2Bus_Data[10]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[10]_i_52 
       (.I0(\IP2Bus_Data[16]_i_18_0 [120]),
        .I1(bank2_read[53]),
        .I2(bank2_read[54]),
        .I3(\IP2Bus_Data[28]_i_4_0 [97]),
        .O(\IP2Bus_Data[10]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \IP2Bus_Data[10]_i_53 
       (.I0(bank2_read[33]),
        .I1(bank2_read[32]),
        .I2(bank2_read[34]),
        .I3(\IP2Bus_Data[7]_i_16_0 [72]),
        .I4(bank2_read[35]),
        .O(\IP2Bus_Data[10]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[10]_i_54 
       (.I0(bank2_read[108]),
        .I1(bank2_read[107]),
        .O(\IP2Bus_Data[10]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    \IP2Bus_Data[10]_i_55 
       (.I0(bank2_read[66]),
        .I1(bank2_read[65]),
        .I2(bank2_read[67]),
        .I3(bank2_read[69]),
        .I4(bank2_read[68]),
        .I5(bank2_read[70]),
        .O(\IP2Bus_Data[10]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[10]_i_56 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [10]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[10]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[10]_i_57 
       (.I0(bank2_read[76]),
        .I1(bank2_read[75]),
        .I2(bank2_read[74]),
        .I3(\IP2Bus_Data[2]_i_17_0 [68]),
        .I4(bank2_read[80]),
        .O(\IP2Bus_Data[10]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEAEA)) 
    \IP2Bus_Data[10]_i_6 
       (.I0(\IP2Bus_Data[10]_i_25_n_0 ),
        .I1(bank2_read[59]),
        .I2(test_mf_count[106]),
        .I3(\IP2Bus_Data[10]_i_26_n_0 ),
        .I4(\IP2Bus_Data[28]_i_27_n_0 ),
        .I5(\IP2Bus_Data[10]_i_27_n_0 ),
        .O(\IP2Bus_Data[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \IP2Bus_Data[10]_i_7 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(bank2_read[4]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .O(\IP2Bus_Data[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[10]_i_8 
       (.I0(bank2_read[2]),
        .I1(bank2_read[3]),
        .O(\IP2Bus_Data[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \IP2Bus_Data[10]_i_9 
       (.I0(bank2_read[4]),
        .I1(bank2_read[2]),
        .I2(bank2_read[3]),
        .O(\IP2Bus_Data[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4FFF44444444)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(\IP2Bus_Data[11]_i_2_n_0 ),
        .I1(\IP2Bus_Data[11]_i_3_n_0 ),
        .I2(\IP2Bus_Data[11]_i_4_n_0 ),
        .I3(\IP2Bus_Data[11]_i_5_n_0 ),
        .I4(\IP2Bus_Data[28]_i_5_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[11]_i_10 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(p_1_in108_in),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[11]_i_11 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(p_1_in104_in),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[11]_i_12 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(p_1_in100_in),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[2]));
  LUT6 #(
    .INIT(64'h535F5350535F535F)) 
    \IP2Bus_Data[11]_i_13 
       (.I0(test_ila_count[43]),
        .I1(test_mf_count[43]),
        .I2(bank2_read[26]),
        .I3(bank2_read[27]),
        .I4(bank2_read[28]),
        .I5(\IP2Bus_Data[11]_i_24_n_0 ),
        .O(\IP2Bus_Data[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF2EFFFFFF2E)) 
    \IP2Bus_Data[11]_i_14 
       (.I0(\IP2Bus_Data[11]_i_25_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[75]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .I5(\IP2Bus_Data[28]_i_4_0 [69]),
        .O(\IP2Bus_Data[11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \IP2Bus_Data[11]_i_15 
       (.I0(\IP2Bus_Data[11]_i_26_n_0 ),
        .I1(\IP2Bus_Data[31]_i_12_n_0 ),
        .I2(\IP2Bus_Data[11]_i_27_n_0 ),
        .O(\IP2Bus_Data[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055FD0000)) 
    \IP2Bus_Data[11]_i_16 
       (.I0(\IP2Bus_Data[28]_i_27_n_0 ),
        .I1(\IP2Bus_Data[11]_i_28_n_0 ),
        .I2(\IP2Bus_Data[11]_i_29_n_0 ),
        .I3(\IP2Bus_Data[11]_i_30_n_0 ),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .I5(\IP2Bus_Data[11]_i_31_n_0 ),
        .O(\IP2Bus_Data[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000070707)) 
    \IP2Bus_Data[11]_i_17 
       (.I0(\IP2Bus_Data[11]_i_32_n_0 ),
        .I1(\IP2Bus_Data[25]_i_41_n_0 ),
        .I2(\IP2Bus_Data[28]_i_26_n_0 ),
        .I3(test_mf_count[107]),
        .I4(bank2_read[59]),
        .I5(\IP2Bus_Data[11]_i_33_n_0 ),
        .O(\IP2Bus_Data[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFFFFFFF)) 
    \IP2Bus_Data[11]_i_18 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[11]_i_34_n_0 ),
        .I2(\IP2Bus_Data[11]_i_35_n_0 ),
        .I3(\IP2Bus_Data[11]_i_36_n_0 ),
        .I4(\IP2Bus_Data[11]_i_37_n_0 ),
        .I5(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD000000000000)) 
    \IP2Bus_Data[11]_i_19 
       (.I0(\IP2Bus_Data[7]_i_16_0 [228]),
        .I1(\IP2Bus_Data[28]_i_64_n_0 ),
        .I2(bank2_read[107]),
        .I3(test_mf_count[203]),
        .I4(\IP2Bus_Data[12]_i_20_n_0 ),
        .I5(\IP2Bus_Data[27]_i_30_n_0 ),
        .O(\IP2Bus_Data[11]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(\IP2Bus_Data[16]_i_10_n_0 ),
        .I1(\IP2Bus_Data[11]_i_6_n_0 ),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(\IP2Bus_Data[11]_i_7_n_0 ),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFEA)) 
    \IP2Bus_Data[11]_i_20 
       (.I0(bank2_read[99]),
        .I1(\IP2Bus_Data[16]_i_18_0 [202]),
        .I2(bank2_read[100]),
        .I3(\IP2Bus_Data[11]_i_38_n_0 ),
        .I4(\IP2Bus_Data[11]_i_39_n_0 ),
        .O(\IP2Bus_Data[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h000000A3)) 
    \IP2Bus_Data[11]_i_21 
       (.I0(\IP2Bus_Data[7]_i_16_0 [42]),
        .I1(\IP2Bus_Data[11]_i_40_n_0 ),
        .I2(bank2_read[19]),
        .I3(bank2_read[17]),
        .I4(bank2_read[18]),
        .O(\IP2Bus_Data[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFF450045FFFFFFFF)) 
    \IP2Bus_Data[11]_i_22 
       (.I0(\IP2Bus_Data[11]_i_41_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [11]),
        .I2(bank2_read[9]),
        .I3(bank2_read[8]),
        .I4(test_err_count[11]),
        .I5(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFABABABAAAAAAAA)) 
    \IP2Bus_Data[11]_i_23 
       (.I0(\IP2Bus_Data[11]_i_42_n_0 ),
        .I1(\IP2Bus_Data[11]_i_43_n_0 ),
        .I2(\IP2Bus_Data[31]_i_69_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [11]),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I5(\IP2Bus_Data[31]_i_73_n_0 ),
        .O(\IP2Bus_Data[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEAEAEA)) 
    \IP2Bus_Data[11]_i_24 
       (.I0(bank2_read[35]),
        .I1(\IP2Bus_Data[16]_i_18_0 [78]),
        .I2(bank2_read[36]),
        .I3(\IP2Bus_Data[16]_i_18_0 [90]),
        .I4(bank2_read[37]),
        .I5(\IP2Bus_Data[11]_i_44_n_0 ),
        .O(\IP2Bus_Data[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF15BF15BF)) 
    \IP2Bus_Data[11]_i_25 
       (.I0(bank2_read[42]),
        .I1(test_mf_count[75]),
        .I2(bank2_read[43]),
        .I3(test_ila_count[75]),
        .I4(\IP2Bus_Data[31]_i_9_0 [11]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[11]_i_26 
       (.I0(\IP2Bus_Data[31]_i_2_0 [11]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[107]),
        .I3(bank2_read[58]),
        .I4(test_err_count[107]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00AF00CC00A0)) 
    \IP2Bus_Data[11]_i_27 
       (.I0(\IP2Bus_Data[16]_i_18_0 [109]),
        .I1(\IP2Bus_Data[7]_i_16_0 [104]),
        .I2(bank2_read[52]),
        .I3(bank2_read[50]),
        .I4(bank2_read[51]),
        .I5(\IP2Bus_Data[11]_i_45_n_0 ),
        .O(\IP2Bus_Data[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hDFDCDFDFDFDCDFDC)) 
    \IP2Bus_Data[11]_i_28 
       (.I0(\IP2Bus_Data[28]_i_4_0 [156]),
        .I1(\IP2Bus_Data[28]_i_54_n_0 ),
        .I2(bank2_read[86]),
        .I3(bank2_read[87]),
        .I4(test_err_count[171]),
        .I5(bank2_read[88]),
        .O(\IP2Bus_Data[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF15FFBF)) 
    \IP2Bus_Data[11]_i_29 
       (.I0(bank2_read[90]),
        .I1(test_mf_count[171]),
        .I2(bank2_read[91]),
        .I3(bank2_read[89]),
        .I4(test_ila_count[171]),
        .I5(\IP2Bus_Data[11]_i_46_n_0 ),
        .O(\IP2Bus_Data[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCECFC)) 
    \IP2Bus_Data[11]_i_3 
       (.I0(\IP2Bus_Data[16]_i_18_0 [16]),
        .I1(\IP2Bus_Data[11]_i_8_n_0 ),
        .I2(\IP2Bus_Data[11]_i_9_n_0 ),
        .I3(bank2_read[4]),
        .I4(bank2_read[3]),
        .I5(bank2_read[2]),
        .O(\IP2Bus_Data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \IP2Bus_Data[11]_i_30 
       (.I0(\IP2Bus_Data[7]_i_16_0 [166]),
        .I1(\IP2Bus_Data[16]_i_18_0 [171]),
        .I2(bank2_read[84]),
        .I3(\IP2Bus_Data[16]_i_18_0 [183]),
        .I4(bank2_read[85]),
        .I5(bank2_read[83]),
        .O(\IP2Bus_Data[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC5C0C5)) 
    \IP2Bus_Data[11]_i_31 
       (.I0(\IP2Bus_Data[11]_i_47_n_0 ),
        .I1(test_err_count[139]),
        .I2(bank2_read[72]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[31]_i_14_1 [11]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    \IP2Bus_Data[11]_i_32 
       (.I0(\IP2Bus_Data[16]_i_18_0 [152]),
        .I1(\IP2Bus_Data[16]_i_18_0 [140]),
        .I2(\IP2Bus_Data[28]_i_4_0 [127]),
        .I3(bank2_read[68]),
        .I4(bank2_read[69]),
        .I5(bank2_read[70]),
        .O(\IP2Bus_Data[11]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[11]_i_33 
       (.I0(\IP2Bus_Data[7]_i_16_0 [135]),
        .I1(\IP2Bus_Data[28]_i_52_n_0 ),
        .I2(bank2_read[65]),
        .I3(bank2_read[66]),
        .I4(bank2_read[67]),
        .O(\IP2Bus_Data[11]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[11]_i_34 
       (.I0(bank2_read[118]),
        .I1(\IP2Bus_Data[16]_i_18_0 [233]),
        .I2(bank2_read[116]),
        .I3(bank2_read[117]),
        .I4(\IP2Bus_Data[16]_i_18_0 [245]),
        .I5(\IP2Bus_Data[28]_i_4_0 [214]),
        .O(\IP2Bus_Data[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFFFFFFFEFFF)) 
    \IP2Bus_Data[11]_i_35 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(bank2_read[119]),
        .I2(\IP2Bus_Data[31]_i_3_0 [11]),
        .I3(bank2_read[121]),
        .I4(bank2_read[120]),
        .I5(test_err_count[235]),
        .O(\IP2Bus_Data[11]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055004040)) 
    \IP2Bus_Data[11]_i_36 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(test_mf_count[235]),
        .I2(bank2_read[123]),
        .I3(test_ila_count[235]),
        .I4(bank2_read[122]),
        .I5(\IP2Bus_Data[26]_i_44_n_0 ),
        .O(\IP2Bus_Data[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCFFAAAA3033)) 
    \IP2Bus_Data[11]_i_37 
       (.I0(test_err_count[203]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[203]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_18_0 [11]),
        .O(\IP2Bus_Data[11]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \IP2Bus_Data[11]_i_38 
       (.I0(\IP2Bus_Data[28]_i_4_0 [185]),
        .I1(bank2_read[102]),
        .I2(bank2_read[101]),
        .I3(\IP2Bus_Data[16]_i_18_0 [214]),
        .I4(bank2_read[100]),
        .O(\IP2Bus_Data[11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \IP2Bus_Data[11]_i_39 
       (.I0(bank2_read[96]),
        .I1(bank2_read[92]),
        .I2(bank2_read[97]),
        .I3(bank2_read[99]),
        .I4(\IP2Bus_Data[7]_i_16_0 [197]),
        .I5(bank2_read[98]),
        .O(\IP2Bus_Data[11]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hB888B8B8)) 
    \IP2Bus_Data[11]_i_4 
       (.I0(\IP2Bus_Data[11]_i_13_n_0 ),
        .I1(\IP2Bus_Data[31]_i_8_n_0 ),
        .I2(\IP2Bus_Data[11]_i_14_n_0 ),
        .I3(\IP2Bus_Data[11]_i_15_n_0 ),
        .I4(\IP2Bus_Data[17]_i_12_n_0 ),
        .O(\IP2Bus_Data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[11]_i_40 
       (.I0(\IP2Bus_Data[28]_i_4_0 [40]),
        .I1(bank2_read[22]),
        .I2(\IP2Bus_Data[16]_i_18_0 [59]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[16]_i_18_0 [47]),
        .O(\IP2Bus_Data[11]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h10131313)) 
    \IP2Bus_Data[11]_i_41 
       (.I0(test_ila_count[11]),
        .I1(bank2_read[9]),
        .I2(bank2_read[10]),
        .I3(bank2_read[11]),
        .I4(test_mf_count[11]),
        .O(\IP2Bus_Data[11]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \IP2Bus_Data[11]_i_42 
       (.I0(bank0_read[6]),
        .I1(bank0_read[3]),
        .I2(bank0_read[4]),
        .I3(\IP2Bus_Data[11]_i_23_0 [3]),
        .I4(\IP2Bus_Data[16]_i_40_n_0 ),
        .O(\IP2Bus_Data[11]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F5F5C5F5F5F5F)) 
    \IP2Bus_Data[11]_i_43 
       (.I0(\IP2Bus_Data[11]_i_23_1 [11]),
        .I1(bank0_read[11]),
        .I2(bank0_read[10]),
        .I3(bank0_read[12]),
        .I4(\IP2Bus_Data[16]_i_46_n_0 ),
        .I5(Q[11]),
        .O(\IP2Bus_Data[11]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \IP2Bus_Data[11]_i_44 
       (.I0(bank2_read[33]),
        .I1(bank2_read[32]),
        .I2(bank2_read[34]),
        .I3(\IP2Bus_Data[7]_i_16_0 [73]),
        .I4(bank2_read[35]),
        .O(\IP2Bus_Data[11]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[11]_i_45 
       (.I0(\IP2Bus_Data[16]_i_18_0 [121]),
        .I1(bank2_read[53]),
        .I2(bank2_read[54]),
        .I3(\IP2Bus_Data[28]_i_4_0 [98]),
        .O(\IP2Bus_Data[11]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[11]_i_46 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [11]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[11]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[11]_i_47 
       (.I0(test_ila_count[139]),
        .I1(bank2_read[74]),
        .I2(bank2_read[75]),
        .I3(test_mf_count[139]),
        .O(\IP2Bus_Data[11]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h0000EEE0EEEEEEEE)) 
    \IP2Bus_Data[11]_i_5 
       (.I0(\IP2Bus_Data[11]_i_16_n_0 ),
        .I1(\IP2Bus_Data[11]_i_17_n_0 ),
        .I2(\IP2Bus_Data[11]_i_18_n_0 ),
        .I3(\IP2Bus_Data[11]_i_19_n_0 ),
        .I4(\IP2Bus_Data[11]_i_20_n_0 ),
        .I5(\IP2Bus_Data[23]_i_4_n_0 ),
        .O(\IP2Bus_Data[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[11]_i_6 
       (.I0(test_err_count[43]),
        .I1(bank2_read[24]),
        .I2(bank2_read[25]),
        .I3(out[11]),
        .I4(\IP2Bus_Data[28]_i_37_n_0 ),
        .I5(\IP2Bus_Data[11]_i_21_n_0 ),
        .O(\IP2Bus_Data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A8080808A8A808A)) 
    \IP2Bus_Data[11]_i_7 
       (.I0(\IP2Bus_Data[11]_i_22_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [28]),
        .I2(bank2_read[5]),
        .I3(bank2_read[6]),
        .I4(\IP2Bus_Data[28]_i_4_0 [11]),
        .I5(bank2_read[7]),
        .O(\IP2Bus_Data[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \IP2Bus_Data[11]_i_8 
       (.I0(\IP2Bus_Data[11]_i_23_n_0 ),
        .I1(chip_select[0]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(\IP2Bus_Data[7]_i_16_0 [11]),
        .I5(\IP2Bus_Data[11]_i_9_n_0 ),
        .O(\IP2Bus_Data[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \IP2Bus_Data[11]_i_9 
       (.I0(bank2_read[1]),
        .I1(bank2_read[0]),
        .I2(chip_select[1]),
        .I3(chip_select[0]),
        .O(\IP2Bus_Data[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABAAABAAAA)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(\IP2Bus_Data[12]_i_2_n_0 ),
        .I1(\IP2Bus_Data[27]_i_4_n_0 ),
        .I2(\IP2Bus_Data[12]_i_3_n_0 ),
        .I3(\IP2Bus_Data[12]_i_4_n_0 ),
        .I4(\IP2Bus_Data[12]_i_5_n_0 ),
        .I5(\IP2Bus_Data[12]_i_6_n_0 ),
        .O(D[12]));
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[12]_i_10 
       (.I0(bank2_read[19]),
        .I1(bank2_read[17]),
        .I2(bank2_read[18]),
        .O(\IP2Bus_Data[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000DFDFDF)) 
    \IP2Bus_Data[12]_i_11 
       (.I0(\IP2Bus_Data[16]_i_18_0 [17]),
        .I1(\IP2Bus_Data[10]_i_9_n_0 ),
        .I2(\IP2Bus_Data[11]_i_9_n_0 ),
        .I3(chip_select[0]),
        .I4(\IP2Bus_Data[12]_i_27_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[12]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \IP2Bus_Data[12]_i_12 
       (.I0(\IP2Bus_Data[12]_i_28_n_0 ),
        .I1(bank2_read[38]),
        .I2(\IP2Bus_Data[28]_i_4_0 [70]),
        .I3(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000000CAFFFFFFFF)) 
    \IP2Bus_Data[12]_i_13 
       (.I0(\IP2Bus_Data[12]_i_29_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [110]),
        .I2(bank2_read[52]),
        .I3(bank2_read[50]),
        .I4(bank2_read[51]),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[12]_i_14 
       (.I0(\IP2Bus_Data[31]_i_2_0 [12]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[108]),
        .I3(bank2_read[58]),
        .I4(test_err_count[108]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAEAEAFFFFFFFF)) 
    \IP2Bus_Data[12]_i_15 
       (.I0(\IP2Bus_Data[12]_i_30_n_0 ),
        .I1(test_ila_count[44]),
        .I2(bank2_read[26]),
        .I3(bank2_read[27]),
        .I4(test_mf_count[44]),
        .I5(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0008080)) 
    \IP2Bus_Data[12]_i_16 
       (.I0(bank2_read[101]),
        .I1(\IP2Bus_Data[16]_i_18_0 [215]),
        .I2(\IP2Bus_Data[12]_i_31_n_0 ),
        .I3(\IP2Bus_Data[16]_i_18_0 [203]),
        .I4(bank2_read[100]),
        .I5(\IP2Bus_Data[12]_i_18_n_0 ),
        .O(\IP2Bus_Data[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000011155555555)) 
    \IP2Bus_Data[12]_i_17 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_45_n_0 ),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data[23]_i_16_n_0 ),
        .I4(\IP2Bus_Data[12]_i_32_n_0 ),
        .I5(\IP2Bus_Data[12]_i_33_n_0 ),
        .O(\IP2Bus_Data[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IP2Bus_Data[12]_i_18 
       (.I0(bank2_read[100]),
        .I1(bank2_read[99]),
        .I2(bank2_read[98]),
        .I3(bank2_read[102]),
        .I4(bank2_read[101]),
        .I5(bank2_read[103]),
        .O(\IP2Bus_Data[12]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[12]_i_19 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in338_in),
        .O(bank2_read[107]));
  LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(\IP2Bus_Data[12]_i_7_n_0 ),
        .I1(\IP2Bus_Data[16]_i_10_n_0 ),
        .I2(\IP2Bus_Data[12]_i_8_n_0 ),
        .I3(\IP2Bus_Data[12]_i_9_n_0 ),
        .I4(\IP2Bus_Data[12]_i_10_n_0 ),
        .I5(\IP2Bus_Data[12]_i_11_n_0 ),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[12]_i_20 
       (.I0(bank2_read[105]),
        .I1(bank2_read[106]),
        .I2(bank2_read[104]),
        .O(\IP2Bus_Data[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[12]_i_21 
       (.I0(test_err_count[204]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [12]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[204]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[12]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \IP2Bus_Data[12]_i_22 
       (.I0(\IP2Bus_Data[12]_i_35_n_0 ),
        .I1(\IP2Bus_Data[25]_i_41_n_0 ),
        .I2(bank2_read[59]),
        .I3(test_mf_count[108]),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4777)) 
    \IP2Bus_Data[12]_i_23 
       (.I0(\IP2Bus_Data[16]_i_18_0 [172]),
        .I1(bank2_read[84]),
        .I2(\IP2Bus_Data[16]_i_18_0 [184]),
        .I3(bank2_read[85]),
        .I4(bank2_read[83]),
        .I5(\IP2Bus_Data[12]_i_37_n_0 ),
        .O(\IP2Bus_Data[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    \IP2Bus_Data[12]_i_24 
       (.I0(\IP2Bus_Data[28]_i_55_n_0 ),
        .I1(\IP2Bus_Data[28]_i_54_n_0 ),
        .I2(\IP2Bus_Data[28]_i_57_n_0 ),
        .I3(bank2_read[80]),
        .I4(bank2_read[81]),
        .I5(bank2_read[82]),
        .O(\IP2Bus_Data[12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC5C0C5)) 
    \IP2Bus_Data[12]_i_25 
       (.I0(\IP2Bus_Data[12]_i_38_n_0 ),
        .I1(test_err_count[140]),
        .I2(bank2_read[72]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[31]_i_14_1 [12]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[12]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA0000)) 
    \IP2Bus_Data[12]_i_26 
       (.I0(\IP2Bus_Data[12]_i_39_n_0 ),
        .I1(\IP2Bus_Data[2]_i_22_n_0 ),
        .I2(test_mf_count[12]),
        .I3(bank2_read[11]),
        .I4(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[12]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[12]_i_27 
       (.I0(\IP2Bus_Data[21]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [12]),
        .I2(\IP2Bus_Data[25]_i_29_n_0 ),
        .I3(Q[12]),
        .I4(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h2233223022302230)) 
    \IP2Bus_Data[12]_i_28 
       (.I0(test_err_count[76]),
        .I1(\IP2Bus_Data[28]_i_49_n_0 ),
        .I2(\IP2Bus_Data[12]_i_40_n_0 ),
        .I3(bank2_read[40]),
        .I4(\IP2Bus_Data[31]_i_9_0 [12]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[12]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[12]_i_29 
       (.I0(\IP2Bus_Data[16]_i_18_0 [122]),
        .I1(bank2_read[53]),
        .I2(bank2_read[54]),
        .I3(\IP2Bus_Data[28]_i_4_0 [99]),
        .O(\IP2Bus_Data[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DDDFDFDF)) 
    \IP2Bus_Data[12]_i_3 
       (.I0(\IP2Bus_Data[12]_i_12_n_0 ),
        .I1(\IP2Bus_Data[31]_i_8_n_0 ),
        .I2(\IP2Bus_Data[12]_i_13_n_0 ),
        .I3(\IP2Bus_Data[31]_i_12_n_0 ),
        .I4(\IP2Bus_Data[12]_i_14_n_0 ),
        .I5(\IP2Bus_Data[12]_i_15_n_0 ),
        .O(\IP2Bus_Data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \IP2Bus_Data[12]_i_30 
       (.I0(\IP2Bus_Data[12]_i_41_n_0 ),
        .I1(bank2_read[35]),
        .I2(bank2_read[26]),
        .I3(bank2_read[27]),
        .I4(bank2_read[28]),
        .I5(\IP2Bus_Data[31]_i_32_n_0 ),
        .O(\IP2Bus_Data[12]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[12]_i_31 
       (.I0(bank2_read[99]),
        .I1(bank2_read[98]),
        .O(\IP2Bus_Data[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF0F110F11)) 
    \IP2Bus_Data[12]_i_32 
       (.I0(\IP2Bus_Data[12]_i_42_n_0 ),
        .I1(bank2_read[119]),
        .I2(test_err_count[236]),
        .I3(bank2_read[120]),
        .I4(\IP2Bus_Data[31]_i_3_0 [12]),
        .I5(bank2_read[121]),
        .O(\IP2Bus_Data[12]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h5555330F555533FF)) 
    \IP2Bus_Data[12]_i_33 
       (.I0(\IP2Bus_Data[16]_i_18_0 [234]),
        .I1(\IP2Bus_Data[16]_i_18_0 [246]),
        .I2(\IP2Bus_Data[28]_i_4_0 [215]),
        .I3(bank2_read[117]),
        .I4(bank2_read[116]),
        .I5(bank2_read[118]),
        .O(\IP2Bus_Data[12]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    \IP2Bus_Data[12]_i_35 
       (.I0(\IP2Bus_Data[16]_i_18_0 [153]),
        .I1(\IP2Bus_Data[16]_i_18_0 [141]),
        .I2(\IP2Bus_Data[28]_i_4_0 [128]),
        .I3(bank2_read[68]),
        .I4(bank2_read[69]),
        .I5(bank2_read[70]),
        .O(\IP2Bus_Data[12]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[12]_i_36 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in294_in),
        .O(bank2_read[85]));
  LUT6 #(
    .INIT(64'h000000000000FFD5)) 
    \IP2Bus_Data[12]_i_37 
       (.I0(\IP2Bus_Data[23]_i_39_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_0 [12]),
        .I2(bank2_read[89]),
        .I3(\IP2Bus_Data[12]_i_44_n_0 ),
        .I4(\IP2Bus_Data[12]_i_45_n_0 ),
        .I5(\IP2Bus_Data[28]_i_54_n_0 ),
        .O(\IP2Bus_Data[12]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[12]_i_38 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[140]),
        .I2(test_ila_count[140]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[12]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[12]_i_39 
       (.I0(test_err_count[12]),
        .I1(bank2_read[8]),
        .I2(\IP2Bus_Data[31]_i_7_0 [12]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(test_ila_count[12]),
        .O(\IP2Bus_Data[12]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00DFFFFFFFFF)) 
    \IP2Bus_Data[12]_i_4 
       (.I0(\IP2Bus_Data[28]_i_4_0 [186]),
        .I1(\IP2Bus_Data[23]_i_22_n_0 ),
        .I2(\IP2Bus_Data[23]_i_21_n_0 ),
        .I3(\IP2Bus_Data[12]_i_16_n_0 ),
        .I4(\IP2Bus_Data[23]_i_20_n_0 ),
        .I5(\IP2Bus_Data[28]_i_16_n_0 ),
        .O(\IP2Bus_Data[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h54441000)) 
    \IP2Bus_Data[12]_i_40 
       (.I0(bank2_read[41]),
        .I1(bank2_read[42]),
        .I2(test_mf_count[76]),
        .I3(bank2_read[43]),
        .I4(test_ila_count[76]),
        .O(\IP2Bus_Data[12]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[12]_i_41 
       (.I0(\IP2Bus_Data[16]_i_18_0 [79]),
        .I1(bank2_read[36]),
        .I2(bank2_read[37]),
        .I3(\IP2Bus_Data[16]_i_18_0 [91]),
        .O(\IP2Bus_Data[12]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[12]_i_42 
       (.I0(test_ila_count[236]),
        .I1(bank2_read[122]),
        .I2(bank2_read[123]),
        .I3(test_mf_count[236]),
        .O(\IP2Bus_Data[12]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \IP2Bus_Data[12]_i_44 
       (.I0(test_mf_count[172]),
        .I1(bank2_read[91]),
        .I2(bank2_read[90]),
        .I3(test_ila_count[172]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[12]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h5555FF0C)) 
    \IP2Bus_Data[12]_i_45 
       (.I0(\IP2Bus_Data[28]_i_4_0 [157]),
        .I1(bank2_read[88]),
        .I2(test_err_count[172]),
        .I3(bank2_read[87]),
        .I4(bank2_read[86]),
        .O(\IP2Bus_Data[12]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBBBBBBB)) 
    \IP2Bus_Data[12]_i_5 
       (.I0(\IP2Bus_Data[12]_i_17_n_0 ),
        .I1(\IP2Bus_Data[12]_i_18_n_0 ),
        .I2(bank2_read[107]),
        .I3(test_mf_count[204]),
        .I4(\IP2Bus_Data[12]_i_20_n_0 ),
        .I5(\IP2Bus_Data[12]_i_21_n_0 ),
        .O(\IP2Bus_Data[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAABBBBB)) 
    \IP2Bus_Data[12]_i_6 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[12]_i_22_n_0 ),
        .I2(\IP2Bus_Data[12]_i_23_n_0 ),
        .I3(\IP2Bus_Data[12]_i_24_n_0 ),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .I5(\IP2Bus_Data[12]_i_25_n_0 ),
        .O(\IP2Bus_Data[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAEAEAFFFFFFFF)) 
    \IP2Bus_Data[12]_i_7 
       (.I0(\IP2Bus_Data[12]_i_26_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [29]),
        .I2(bank2_read[5]),
        .I3(bank2_read[6]),
        .I4(\IP2Bus_Data[28]_i_4_0 [12]),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[12]_i_8 
       (.I0(\IP2Bus_Data[28]_i_37_n_0 ),
        .I1(out[12]),
        .I2(bank2_read[25]),
        .I3(bank2_read[24]),
        .I4(test_err_count[44]),
        .O(\IP2Bus_Data[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[12]_i_9 
       (.I0(\IP2Bus_Data[28]_i_4_0 [41]),
        .I1(bank2_read[22]),
        .I2(\IP2Bus_Data[16]_i_18_0 [60]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[16]_i_18_0 [48]),
        .O(\IP2Bus_Data[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(\IP2Bus_Data[13]_i_2_n_0 ),
        .I1(\IP2Bus_Data[13]_i_3_n_0 ),
        .I2(\IP2Bus_Data[13]_i_4_n_0 ),
        .I3(\IP2Bus_Data[13]_i_5_n_0 ),
        .I4(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBBAABBAFBBAFBBAF)) 
    \IP2Bus_Data[13]_i_10 
       (.I0(\IP2Bus_Data[28]_i_49_n_0 ),
        .I1(test_err_count[77]),
        .I2(\IP2Bus_Data[13]_i_22_n_0 ),
        .I3(bank2_read[40]),
        .I4(\IP2Bus_Data[31]_i_9_0 [13]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[13]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \IP2Bus_Data[13]_i_11 
       (.I0(test_mf_count[45]),
        .I1(bank2_read[27]),
        .I2(bank2_read[26]),
        .I3(test_ila_count[45]),
        .I4(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC5C0C5)) 
    \IP2Bus_Data[13]_i_12 
       (.I0(\IP2Bus_Data[13]_i_23_n_0 ),
        .I1(test_err_count[141]),
        .I2(bank2_read[72]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[31]_i_14_1 [13]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABAFEFFFEFE)) 
    \IP2Bus_Data[13]_i_13 
       (.I0(\IP2Bus_Data[28]_i_54_n_0 ),
        .I1(bank2_read[86]),
        .I2(bank2_read[87]),
        .I3(test_err_count[173]),
        .I4(bank2_read[88]),
        .I5(\IP2Bus_Data[28]_i_4_0 [158]),
        .O(\IP2Bus_Data[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45404040)) 
    \IP2Bus_Data[13]_i_14 
       (.I0(bank2_read[89]),
        .I1(test_ila_count[173]),
        .I2(bank2_read[90]),
        .I3(bank2_read[91]),
        .I4(test_mf_count[173]),
        .I5(\IP2Bus_Data[13]_i_24_n_0 ),
        .O(\IP2Bus_Data[13]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[13]_i_15 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [129]),
        .I2(\IP2Bus_Data[22]_i_31_n_0 ),
        .I3(bank2_read[59]),
        .I4(test_mf_count[109]),
        .O(\IP2Bus_Data[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF7)) 
    \IP2Bus_Data[13]_i_16 
       (.I0(bank2_read[107]),
        .I1(test_mf_count[205]),
        .I2(bank2_read[105]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[13]_i_25_n_0 ),
        .O(\IP2Bus_Data[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFFFFFF)) 
    \IP2Bus_Data[13]_i_17 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(bank2_read[116]),
        .I2(bank2_read[117]),
        .I3(\IP2Bus_Data[28]_i_4_0 [216]),
        .I4(bank2_read[118]),
        .I5(\IP2Bus_Data[13]_i_26_n_0 ),
        .O(\IP2Bus_Data[13]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[13]_i_18 
       (.I0(bank2_read[8]),
        .I1(bank2_read[10]),
        .I2(bank2_read[9]),
        .I3(test_mf_count[13]),
        .I4(bank2_read[11]),
        .O(\IP2Bus_Data[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[13]_i_19 
       (.I0(test_err_count[13]),
        .I1(bank2_read[8]),
        .I2(\IP2Bus_Data[31]_i_7_0 [13]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(test_ila_count[13]),
        .O(\IP2Bus_Data[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(\IP2Bus_Data[13]_i_6_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[13]_i_7_n_0 ),
        .I3(\IP2Bus_Data[13]_i_8_n_0 ),
        .I4(\IP2Bus_Data[16]_i_10_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \IP2Bus_Data[13]_i_20 
       (.I0(\IP2Bus_Data[12]_i_10_n_0 ),
        .I1(bank2_read[20]),
        .I2(bank2_read[21]),
        .I3(bank2_read[22]),
        .I4(\IP2Bus_Data[28]_i_4_0 [42]),
        .O(\IP2Bus_Data[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F808F808)) 
    \IP2Bus_Data[13]_i_21 
       (.I0(test_ila_count[109]),
        .I1(bank2_read[58]),
        .I2(bank2_read[57]),
        .I3(\IP2Bus_Data[31]_i_2_0 [13]),
        .I4(test_err_count[109]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[13]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h54441000)) 
    \IP2Bus_Data[13]_i_22 
       (.I0(bank2_read[41]),
        .I1(bank2_read[42]),
        .I2(test_mf_count[77]),
        .I3(bank2_read[43]),
        .I4(test_ila_count[77]),
        .O(\IP2Bus_Data[13]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[13]_i_23 
       (.I0(test_ila_count[141]),
        .I1(bank2_read[74]),
        .I2(bank2_read[75]),
        .I3(test_mf_count[141]),
        .O(\IP2Bus_Data[13]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[13]_i_24 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [13]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[13]_i_25 
       (.I0(test_err_count[205]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [13]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[205]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h2022202220002022)) 
    \IP2Bus_Data[13]_i_26 
       (.I0(\IP2Bus_Data[13]_i_27_n_0 ),
        .I1(bank2_read[119]),
        .I2(test_err_count[237]),
        .I3(bank2_read[120]),
        .I4(bank2_read[121]),
        .I5(\IP2Bus_Data[31]_i_3_0 [13]),
        .O(\IP2Bus_Data[13]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    \IP2Bus_Data[13]_i_27 
       (.I0(bank2_read[123]),
        .I1(test_mf_count[237]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[237]),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAEEE)) 
    \IP2Bus_Data[13]_i_3 
       (.I0(\IP2Bus_Data[13]_i_9_n_0 ),
        .I1(\IP2Bus_Data[13]_i_10_n_0 ),
        .I2(bank2_read[38]),
        .I3(\IP2Bus_Data[28]_i_4_0 [71]),
        .I4(\IP2Bus_Data[31]_i_10_n_0 ),
        .I5(\IP2Bus_Data[13]_i_11_n_0 ),
        .O(\IP2Bus_Data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04540404)) 
    \IP2Bus_Data[13]_i_4 
       (.I0(\IP2Bus_Data[23]_i_23_n_0 ),
        .I1(\IP2Bus_Data[13]_i_12_n_0 ),
        .I2(\IP2Bus_Data[28]_i_27_n_0 ),
        .I3(\IP2Bus_Data[13]_i_13_n_0 ),
        .I4(\IP2Bus_Data[13]_i_14_n_0 ),
        .I5(\IP2Bus_Data[13]_i_15_n_0 ),
        .O(\IP2Bus_Data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD000DDDDFFFFFFFF)) 
    \IP2Bus_Data[13]_i_5 
       (.I0(\IP2Bus_Data[28]_i_4_0 [187]),
        .I1(\IP2Bus_Data[22]_i_16_n_0 ),
        .I2(\IP2Bus_Data[13]_i_16_n_0 ),
        .I3(\IP2Bus_Data[13]_i_17_n_0 ),
        .I4(\IP2Bus_Data[26]_i_20_n_0 ),
        .I5(\IP2Bus_Data[23]_i_4_n_0 ),
        .O(\IP2Bus_Data[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[13]_i_6 
       (.I0(\IP2Bus_Data[21]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [13]),
        .I2(\IP2Bus_Data[25]_i_29_n_0 ),
        .I3(Q[13]),
        .I4(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF5CFF5CFF5FFF5C)) 
    \IP2Bus_Data[13]_i_7 
       (.I0(\IP2Bus_Data[28]_i_4_0 [13]),
        .I1(bank2_read[7]),
        .I2(bank2_read[6]),
        .I3(bank2_read[5]),
        .I4(\IP2Bus_Data[13]_i_18_n_0 ),
        .I5(\IP2Bus_Data[13]_i_19_n_0 ),
        .O(\IP2Bus_Data[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[13]_i_8 
       (.I0(\IP2Bus_Data[13]_i_20_n_0 ),
        .I1(test_err_count[45]),
        .I2(bank2_read[24]),
        .I3(bank2_read[25]),
        .I4(out[13]),
        .I5(\IP2Bus_Data[28]_i_37_n_0 ),
        .O(\IP2Bus_Data[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEAEEEAEEEAE)) 
    \IP2Bus_Data[13]_i_9 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_10_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [100]),
        .I3(\IP2Bus_Data[23]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[13]_i_21_n_0 ),
        .O(\IP2Bus_Data[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAABABBBBAAAAAAAA)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(\IP2Bus_Data[14]_i_2_n_0 ),
        .I1(\IP2Bus_Data[14]_i_3_n_0 ),
        .I2(\IP2Bus_Data[23]_i_4_n_0 ),
        .I3(\IP2Bus_Data[14]_i_4_n_0 ),
        .I4(\IP2Bus_Data[14]_i_5_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBBAABBAFBBAFBBAF)) 
    \IP2Bus_Data[14]_i_10 
       (.I0(\IP2Bus_Data[28]_i_49_n_0 ),
        .I1(test_err_count[78]),
        .I2(\IP2Bus_Data[14]_i_22_n_0 ),
        .I3(bank2_read[40]),
        .I4(\IP2Bus_Data[31]_i_9_0 [14]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[14]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \IP2Bus_Data[14]_i_11 
       (.I0(test_mf_count[46]),
        .I1(bank2_read[27]),
        .I2(bank2_read[26]),
        .I3(test_ila_count[46]),
        .I4(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F202)) 
    \IP2Bus_Data[14]_i_12 
       (.I0(\IP2Bus_Data[14]_i_23_n_0 ),
        .I1(\IP2Bus_Data[14]_i_24_n_0 ),
        .I2(bank2_read[118]),
        .I3(\IP2Bus_Data[28]_i_4_0 [217]),
        .I4(bank2_read[117]),
        .I5(bank2_read[116]),
        .O(\IP2Bus_Data[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \IP2Bus_Data[14]_i_13 
       (.I0(\IP2Bus_Data[14]_i_25_n_0 ),
        .I1(bank2_read[107]),
        .I2(test_mf_count[206]),
        .I3(bank2_read[105]),
        .I4(bank2_read[106]),
        .I5(bank2_read[104]),
        .O(\IP2Bus_Data[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC5C0C5)) 
    \IP2Bus_Data[14]_i_14 
       (.I0(\IP2Bus_Data[14]_i_26_n_0 ),
        .I1(test_err_count[142]),
        .I2(bank2_read[72]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[31]_i_14_1 [14]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45404040)) 
    \IP2Bus_Data[14]_i_15 
       (.I0(bank2_read[89]),
        .I1(test_ila_count[174]),
        .I2(bank2_read[90]),
        .I3(test_mf_count[174]),
        .I4(bank2_read[91]),
        .I5(\IP2Bus_Data[14]_i_27_n_0 ),
        .O(\IP2Bus_Data[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABAFEFFFEFE)) 
    \IP2Bus_Data[14]_i_16 
       (.I0(\IP2Bus_Data[28]_i_54_n_0 ),
        .I1(bank2_read[86]),
        .I2(bank2_read[87]),
        .I3(test_err_count[174]),
        .I4(bank2_read[88]),
        .I5(\IP2Bus_Data[28]_i_4_0 [159]),
        .O(\IP2Bus_Data[14]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[14]_i_17 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [130]),
        .I2(\IP2Bus_Data[22]_i_31_n_0 ),
        .I3(bank2_read[59]),
        .I4(test_mf_count[110]),
        .O(\IP2Bus_Data[14]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[14]_i_18 
       (.I0(bank2_read[8]),
        .I1(bank2_read[10]),
        .I2(bank2_read[9]),
        .I3(test_mf_count[14]),
        .I4(bank2_read[11]),
        .O(\IP2Bus_Data[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[14]_i_19 
       (.I0(test_err_count[14]),
        .I1(bank2_read[8]),
        .I2(\IP2Bus_Data[31]_i_7_0 [14]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(test_ila_count[14]),
        .O(\IP2Bus_Data[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(\IP2Bus_Data[14]_i_6_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[14]_i_7_n_0 ),
        .I3(\IP2Bus_Data[14]_i_8_n_0 ),
        .I4(\IP2Bus_Data[16]_i_10_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \IP2Bus_Data[14]_i_20 
       (.I0(\IP2Bus_Data[12]_i_10_n_0 ),
        .I1(bank2_read[20]),
        .I2(bank2_read[21]),
        .I3(bank2_read[22]),
        .I4(\IP2Bus_Data[28]_i_4_0 [43]),
        .O(\IP2Bus_Data[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F808F808)) 
    \IP2Bus_Data[14]_i_21 
       (.I0(test_ila_count[110]),
        .I1(bank2_read[58]),
        .I2(bank2_read[57]),
        .I3(\IP2Bus_Data[31]_i_2_0 [14]),
        .I4(test_err_count[110]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[14]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h54441000)) 
    \IP2Bus_Data[14]_i_22 
       (.I0(bank2_read[41]),
        .I1(bank2_read[42]),
        .I2(test_mf_count[78]),
        .I3(bank2_read[43]),
        .I4(test_ila_count[78]),
        .O(\IP2Bus_Data[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    \IP2Bus_Data[14]_i_23 
       (.I0(bank2_read[123]),
        .I1(test_mf_count[238]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[238]),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[14]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \IP2Bus_Data[14]_i_24 
       (.I0(\IP2Bus_Data[31]_i_3_0 [14]),
        .I1(bank2_read[121]),
        .I2(bank2_read[120]),
        .I3(test_err_count[238]),
        .I4(bank2_read[119]),
        .O(\IP2Bus_Data[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[14]_i_25 
       (.I0(test_err_count[206]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [14]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[206]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[14]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[14]_i_26 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[142]),
        .I2(test_ila_count[142]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[14]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[14]_i_27 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [14]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAEEE)) 
    \IP2Bus_Data[14]_i_3 
       (.I0(\IP2Bus_Data[14]_i_9_n_0 ),
        .I1(\IP2Bus_Data[14]_i_10_n_0 ),
        .I2(bank2_read[38]),
        .I3(\IP2Bus_Data[28]_i_4_0 [72]),
        .I4(\IP2Bus_Data[31]_i_10_n_0 ),
        .I5(\IP2Bus_Data[14]_i_11_n_0 ),
        .O(\IP2Bus_Data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1FDF00001FDF1FDF)) 
    \IP2Bus_Data[14]_i_4 
       (.I0(\IP2Bus_Data[14]_i_12_n_0 ),
        .I1(\IP2Bus_Data[31]_i_17_n_0 ),
        .I2(\IP2Bus_Data[26]_i_20_n_0 ),
        .I3(\IP2Bus_Data[14]_i_13_n_0 ),
        .I4(\IP2Bus_Data[22]_i_16_n_0 ),
        .I5(\IP2Bus_Data[28]_i_4_0 [188]),
        .O(\IP2Bus_Data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB1BFFFF)) 
    \IP2Bus_Data[14]_i_5 
       (.I0(\IP2Bus_Data[28]_i_27_n_0 ),
        .I1(\IP2Bus_Data[14]_i_14_n_0 ),
        .I2(\IP2Bus_Data[14]_i_15_n_0 ),
        .I3(\IP2Bus_Data[14]_i_16_n_0 ),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .I5(\IP2Bus_Data[14]_i_17_n_0 ),
        .O(\IP2Bus_Data[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[14]_i_6 
       (.I0(\IP2Bus_Data[21]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [14]),
        .I2(\IP2Bus_Data[25]_i_29_n_0 ),
        .I3(Q[14]),
        .I4(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF5CFF5CFF5FFF5C)) 
    \IP2Bus_Data[14]_i_7 
       (.I0(\IP2Bus_Data[28]_i_4_0 [14]),
        .I1(bank2_read[7]),
        .I2(bank2_read[6]),
        .I3(bank2_read[5]),
        .I4(\IP2Bus_Data[14]_i_18_n_0 ),
        .I5(\IP2Bus_Data[14]_i_19_n_0 ),
        .O(\IP2Bus_Data[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[14]_i_8 
       (.I0(\IP2Bus_Data[14]_i_20_n_0 ),
        .I1(test_err_count[46]),
        .I2(bank2_read[24]),
        .I3(bank2_read[25]),
        .I4(out[14]),
        .I5(\IP2Bus_Data[28]_i_37_n_0 ),
        .O(\IP2Bus_Data[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEAEEEAEEEAE)) 
    \IP2Bus_Data[14]_i_9 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_10_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [101]),
        .I3(\IP2Bus_Data[23]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[14]_i_21_n_0 ),
        .O(\IP2Bus_Data[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBABFAAAAAAAA)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(\IP2Bus_Data[15]_i_2_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_n_0 ),
        .I2(\IP2Bus_Data[28]_i_5_n_0 ),
        .I3(\IP2Bus_Data[15]_i_4_n_0 ),
        .I4(\IP2Bus_Data[15]_i_5_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hF8FF)) 
    \IP2Bus_Data[15]_i_10 
       (.I0(bank2_read[38]),
        .I1(\IP2Bus_Data[28]_i_4_0 [73]),
        .I2(\IP2Bus_Data[31]_i_10_n_0 ),
        .I3(\IP2Bus_Data[15]_i_24_n_0 ),
        .O(\IP2Bus_Data[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAAAAA)) 
    \IP2Bus_Data[15]_i_11 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(bank2_read[116]),
        .I2(bank2_read[117]),
        .I3(\IP2Bus_Data[28]_i_4_0 [218]),
        .I4(bank2_read[118]),
        .I5(\IP2Bus_Data[15]_i_25_n_0 ),
        .O(\IP2Bus_Data[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2AAA0000FFFFFFFF)) 
    \IP2Bus_Data[15]_i_12 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[12]_i_20_n_0 ),
        .I2(bank2_read[107]),
        .I3(test_mf_count[207]),
        .I4(\IP2Bus_Data[15]_i_26_n_0 ),
        .I5(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[15]_i_13 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in328_in),
        .O(bank2_read[102]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[15]_i_14 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in326_in),
        .O(bank2_read[101]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[15]_i_15 
       (.I0(bank2_read[96]),
        .I1(bank2_read[92]),
        .I2(bank2_read[97]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[28]_i_4_0 [189]),
        .O(\IP2Bus_Data[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC5C0C5)) 
    \IP2Bus_Data[15]_i_16 
       (.I0(\IP2Bus_Data[15]_i_29_n_0 ),
        .I1(test_err_count[143]),
        .I2(bank2_read[72]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[31]_i_14_1 [15]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4777)) 
    \IP2Bus_Data[15]_i_17 
       (.I0(test_ila_count[175]),
        .I1(bank2_read[90]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[175]),
        .I4(bank2_read[89]),
        .I5(\IP2Bus_Data[15]_i_30_n_0 ),
        .O(\IP2Bus_Data[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00FF004500000045)) 
    \IP2Bus_Data[15]_i_18 
       (.I0(bank2_read[87]),
        .I1(test_err_count[175]),
        .I2(bank2_read[88]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_4_0 [160]),
        .O(\IP2Bus_Data[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \IP2Bus_Data[15]_i_19 
       (.I0(test_mf_count[111]),
        .I1(bank2_read[59]),
        .I2(\IP2Bus_Data[28]_i_77_n_0 ),
        .I3(\IP2Bus_Data[23]_i_42_n_0 ),
        .I4(\IP2Bus_Data[28]_i_52_n_0 ),
        .I5(\IP2Bus_Data[28]_i_4_0 [131]),
        .O(\IP2Bus_Data[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(\IP2Bus_Data[15]_i_6_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[15]_i_7_n_0 ),
        .I3(\IP2Bus_Data[15]_i_8_n_0 ),
        .I4(\IP2Bus_Data[16]_i_10_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[15]_i_20 
       (.I0(bank2_read[8]),
        .I1(bank2_read[10]),
        .I2(bank2_read[9]),
        .I3(test_mf_count[15]),
        .I4(bank2_read[11]),
        .O(\IP2Bus_Data[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[15]_i_21 
       (.I0(test_err_count[15]),
        .I1(bank2_read[8]),
        .I2(\IP2Bus_Data[31]_i_7_0 [15]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(test_ila_count[15]),
        .O(\IP2Bus_Data[15]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \IP2Bus_Data[15]_i_22 
       (.I0(\IP2Bus_Data[12]_i_10_n_0 ),
        .I1(bank2_read[20]),
        .I2(bank2_read[21]),
        .I3(bank2_read[22]),
        .I4(\IP2Bus_Data[28]_i_4_0 [44]),
        .O(\IP2Bus_Data[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F808F808)) 
    \IP2Bus_Data[15]_i_23 
       (.I0(test_ila_count[111]),
        .I1(bank2_read[58]),
        .I2(bank2_read[57]),
        .I3(\IP2Bus_Data[31]_i_2_0 [15]),
        .I4(test_err_count[111]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[15]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \IP2Bus_Data[15]_i_24 
       (.I0(\IP2Bus_Data[15]_i_31_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[79]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .O(\IP2Bus_Data[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2022202220002022)) 
    \IP2Bus_Data[15]_i_25 
       (.I0(\IP2Bus_Data[15]_i_32_n_0 ),
        .I1(bank2_read[119]),
        .I2(test_err_count[239]),
        .I3(bank2_read[120]),
        .I4(bank2_read[121]),
        .I5(\IP2Bus_Data[31]_i_3_0 [15]),
        .O(\IP2Bus_Data[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[15]_i_26 
       (.I0(\IP2Bus_Data[31]_i_18_0 [15]),
        .I1(bank2_read[105]),
        .I2(bank2_read[106]),
        .I3(test_ila_count[207]),
        .I4(test_err_count[207]),
        .I5(bank2_read[104]),
        .O(\IP2Bus_Data[15]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[15]_i_29 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[143]),
        .I2(test_ila_count[143]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h07F7000007F707F7)) 
    \IP2Bus_Data[15]_i_3 
       (.I0(test_mf_count[47]),
        .I1(bank2_read[27]),
        .I2(bank2_read[26]),
        .I3(test_ila_count[47]),
        .I4(\IP2Bus_Data[15]_i_9_n_0 ),
        .I5(\IP2Bus_Data[15]_i_10_n_0 ),
        .O(\IP2Bus_Data[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[15]_i_30 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [15]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[15]_i_31 
       (.I0(\IP2Bus_Data[31]_i_9_0 [15]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[79]),
        .I3(bank2_read[42]),
        .I4(bank2_read[43]),
        .I5(test_mf_count[79]),
        .O(\IP2Bus_Data[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    \IP2Bus_Data[15]_i_32 
       (.I0(bank2_read[123]),
        .I1(test_mf_count[239]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[239]),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDD0DFFFFFFFF)) 
    \IP2Bus_Data[15]_i_4 
       (.I0(\IP2Bus_Data[15]_i_11_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_n_0 ),
        .I2(bank2_read[102]),
        .I3(bank2_read[101]),
        .I4(\IP2Bus_Data[15]_i_15_n_0 ),
        .I5(\IP2Bus_Data[23]_i_4_n_0 ),
        .O(\IP2Bus_Data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04540404)) 
    \IP2Bus_Data[15]_i_5 
       (.I0(\IP2Bus_Data[23]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_16_n_0 ),
        .I2(\IP2Bus_Data[28]_i_27_n_0 ),
        .I3(\IP2Bus_Data[15]_i_17_n_0 ),
        .I4(\IP2Bus_Data[15]_i_18_n_0 ),
        .I5(\IP2Bus_Data[15]_i_19_n_0 ),
        .O(\IP2Bus_Data[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \IP2Bus_Data[15]_i_6 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(Q[15]),
        .I2(\IP2Bus_Data[31]_i_26_n_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data_reg[31] [15]),
        .O(\IP2Bus_Data[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF5CFF5CFF5FFF5C)) 
    \IP2Bus_Data[15]_i_7 
       (.I0(\IP2Bus_Data[28]_i_4_0 [15]),
        .I1(bank2_read[7]),
        .I2(bank2_read[6]),
        .I3(bank2_read[5]),
        .I4(\IP2Bus_Data[15]_i_20_n_0 ),
        .I5(\IP2Bus_Data[15]_i_21_n_0 ),
        .O(\IP2Bus_Data[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[15]_i_8 
       (.I0(\IP2Bus_Data[15]_i_22_n_0 ),
        .I1(test_err_count[47]),
        .I2(bank2_read[24]),
        .I3(bank2_read[25]),
        .I4(out[15]),
        .I5(\IP2Bus_Data[28]_i_37_n_0 ),
        .O(\IP2Bus_Data[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEAEEEAEEEAE)) 
    \IP2Bus_Data[15]_i_9 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_10_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [102]),
        .I3(\IP2Bus_Data[23]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[15]_i_23_n_0 ),
        .O(\IP2Bus_Data[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFFAAAAAAAA)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(\IP2Bus_Data[16]_i_2_n_0 ),
        .I1(\IP2Bus_Data[16]_i_3_n_0 ),
        .I2(\IP2Bus_Data[16]_i_4_n_0 ),
        .I3(\IP2Bus_Data[16]_i_5_n_0 ),
        .I4(\IP2Bus_Data[28]_i_5_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF00000000)) 
    \IP2Bus_Data[16]_i_10 
       (.I0(bank2_read[25]),
        .I1(bank2_read[24]),
        .I2(bank2_read[23]),
        .I3(\IP2Bus_Data[27]_i_32_n_0 ),
        .I4(\IP2Bus_Data[12]_i_10_n_0 ),
        .I5(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[16]_i_11 
       (.I0(\IP2Bus_Data[31]_i_2_0 [16]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[112]),
        .I3(bank2_read[58]),
        .I4(test_err_count[112]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[16]_i_12 
       (.I0(bank2_read[52]),
        .I1(\IP2Bus_Data[16]_i_18_0 [113]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [105]),
        .O(\IP2Bus_Data[16]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[16]_i_13 
       (.I0(bank2_read[51]),
        .I1(bank2_read[50]),
        .I2(bank2_read[52]),
        .I3(\IP2Bus_Data[16]_i_26_n_0 ),
        .O(\IP2Bus_Data[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    \IP2Bus_Data[16]_i_14 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [74]),
        .I2(bank2_read[38]),
        .I3(bank2_read[39]),
        .I4(\IP2Bus_Data[2]_i_17_0 [29]),
        .I5(\IP2Bus_Data[16]_i_27_n_0 ),
        .O(\IP2Bus_Data[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDDFFDDFCDDFFDDFF)) 
    \IP2Bus_Data[16]_i_15 
       (.I0(test_mf_count[48]),
        .I1(bank2_read[26]),
        .I2(bank2_read[28]),
        .I3(bank2_read[27]),
        .I4(\IP2Bus_Data[16]_i_28_n_0 ),
        .I5(\IP2Bus_Data[16]_i_29_n_0 ),
        .O(\IP2Bus_Data[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DDDDFF0F)) 
    \IP2Bus_Data[16]_i_16 
       (.I0(\IP2Bus_Data[16]_i_30_n_0 ),
        .I1(\IP2Bus_Data[16]_i_31_n_0 ),
        .I2(\IP2Bus_Data[16]_i_32_n_0 ),
        .I3(\IP2Bus_Data[16]_i_33_n_0 ),
        .I4(\IP2Bus_Data[28]_i_27_n_0 ),
        .I5(\IP2Bus_Data[23]_i_23_n_0 ),
        .O(\IP2Bus_Data[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000770777077707)) 
    \IP2Bus_Data[16]_i_17 
       (.I0(\IP2Bus_Data[16]_i_34_n_0 ),
        .I1(\IP2Bus_Data[25]_i_41_n_0 ),
        .I2(\IP2Bus_Data[7]_i_16_0 [136]),
        .I3(\IP2Bus_Data[25]_i_19_n_0 ),
        .I4(bank2_read[59]),
        .I5(test_mf_count[112]),
        .O(\IP2Bus_Data[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000A8AAAAAAAA)) 
    \IP2Bus_Data[16]_i_18 
       (.I0(\IP2Bus_Data[12]_i_18_n_0 ),
        .I1(\IP2Bus_Data[16]_i_35_n_0 ),
        .I2(\IP2Bus_Data[16]_i_36_n_0 ),
        .I3(\IP2Bus_Data[16]_i_37_n_0 ),
        .I4(\IP2Bus_Data[31]_i_17_n_0 ),
        .I5(\IP2Bus_Data[16]_i_38_n_0 ),
        .O(\IP2Bus_Data[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h3332030230320002)) 
    \IP2Bus_Data[16]_i_19 
       (.I0(\IP2Bus_Data[16]_i_39_n_0 ),
        .I1(bank2_read[98]),
        .I2(bank2_read[99]),
        .I3(bank2_read[100]),
        .I4(\IP2Bus_Data[7]_i_16_0 [198]),
        .I5(\IP2Bus_Data[16]_i_18_0 [206]),
        .O(\IP2Bus_Data[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA8A8A8A8A)) 
    \IP2Bus_Data[16]_i_2 
       (.I0(\IP2Bus_Data[16]_i_6_n_0 ),
        .I1(\IP2Bus_Data[16]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(\IP2Bus_Data[16]_i_8_n_0 ),
        .I4(\IP2Bus_Data[16]_i_9_n_0 ),
        .I5(\IP2Bus_Data[16]_i_10_n_0 ),
        .O(\IP2Bus_Data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF44444444444)) 
    \IP2Bus_Data[16]_i_20 
       (.I0(\IP2Bus_Data[16]_i_40_n_0 ),
        .I1(p_213_in[1]),
        .I2(\IP2Bus_Data_reg[31] [16]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data[16]_i_41_n_0 ),
        .I5(\IP2Bus_Data[31]_i_73_n_0 ),
        .O(\IP2Bus_Data[16]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hFF35FF30)) 
    \IP2Bus_Data[16]_i_21 
       (.I0(\IP2Bus_Data[16]_i_18_0 [20]),
        .I1(\IP2Bus_Data[7]_i_16_0 [12]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(bank2_read[4]),
        .O(\IP2Bus_Data[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAAF000)) 
    \IP2Bus_Data[16]_i_22 
       (.I0(test_ila_count[16]),
        .I1(\IP2Bus_Data[31]_i_7_0 [16]),
        .I2(bank2_read[11]),
        .I3(test_mf_count[16]),
        .I4(bank2_read[10]),
        .I5(bank2_read[9]),
        .O(\IP2Bus_Data[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000F22FFFF0F22)) 
    \IP2Bus_Data[16]_i_23 
       (.I0(bank2_read[7]),
        .I1(\IP2Bus_Data[2]_i_17_0 [5]),
        .I2(\IP2Bus_Data[28]_i_4_0 [16]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .I5(\IP2Bus_Data[16]_i_18_0 [30]),
        .O(\IP2Bus_Data[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[16]_i_24 
       (.I0(\IP2Bus_Data[28]_i_4_0 [45]),
        .I1(bank2_read[22]),
        .I2(\IP2Bus_Data[16]_i_18_0 [61]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[16]_i_18_0 [51]),
        .O(\IP2Bus_Data[16]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFFFEFF)) 
    \IP2Bus_Data[16]_i_25 
       (.I0(bank2_read[22]),
        .I1(bank2_read[20]),
        .I2(bank2_read[21]),
        .I3(\IP2Bus_Data[12]_i_10_n_0 ),
        .I4(\IP2Bus_Data[2]_i_17_0 [17]),
        .I5(bank2_read[23]),
        .O(\IP2Bus_Data[16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[16]_i_26 
       (.I0(\IP2Bus_Data[2]_i_17_0 [41]),
        .I1(bank2_read[55]),
        .I2(\IP2Bus_Data[28]_i_4_0 [103]),
        .I3(bank2_read[54]),
        .I4(bank2_read[53]),
        .I5(\IP2Bus_Data[16]_i_18_0 [123]),
        .O(\IP2Bus_Data[16]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFD1)) 
    \IP2Bus_Data[16]_i_27 
       (.I0(\IP2Bus_Data[16]_i_42_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[80]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .O(\IP2Bus_Data[16]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \IP2Bus_Data[16]_i_28 
       (.I0(bank2_read[33]),
        .I1(bank2_read[32]),
        .I2(bank2_read[34]),
        .I3(\IP2Bus_Data[7]_i_16_0 [74]),
        .I4(bank2_read[35]),
        .O(\IP2Bus_Data[16]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \IP2Bus_Data[16]_i_29 
       (.I0(bank2_read[37]),
        .I1(\IP2Bus_Data[16]_i_18_0 [92]),
        .I2(bank2_read[36]),
        .I3(\IP2Bus_Data[16]_i_18_0 [82]),
        .I4(bank2_read[35]),
        .O(\IP2Bus_Data[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h000000000D00FFFF)) 
    \IP2Bus_Data[16]_i_3 
       (.I0(\IP2Bus_Data[31]_i_12_n_0 ),
        .I1(\IP2Bus_Data[16]_i_11_n_0 ),
        .I2(\IP2Bus_Data[16]_i_12_n_0 ),
        .I3(\IP2Bus_Data[16]_i_13_n_0 ),
        .I4(\IP2Bus_Data[17]_i_12_n_0 ),
        .I5(\IP2Bus_Data[16]_i_14_n_0 ),
        .O(\IP2Bus_Data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000353FFFFF353F)) 
    \IP2Bus_Data[16]_i_30 
       (.I0(\IP2Bus_Data[16]_i_18_0 [185]),
        .I1(\IP2Bus_Data[16]_i_18_0 [175]),
        .I2(bank2_read[84]),
        .I3(bank2_read[85]),
        .I4(bank2_read[83]),
        .I5(\IP2Bus_Data[7]_i_16_0 [167]),
        .O(\IP2Bus_Data[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h1111111011111115)) 
    \IP2Bus_Data[16]_i_31 
       (.I0(\IP2Bus_Data[28]_i_54_n_0 ),
        .I1(\IP2Bus_Data[16]_i_43_n_0 ),
        .I2(bank2_read[88]),
        .I3(bank2_read[87]),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[16]_i_44_n_0 ),
        .O(\IP2Bus_Data[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[16]_i_32 
       (.I0(\IP2Bus_Data[2]_i_17_0 [53]),
        .I1(bank2_read[71]),
        .I2(test_err_count[144]),
        .I3(bank2_read[72]),
        .I4(\IP2Bus_Data[31]_i_14_1 [16]),
        .I5(bank2_read[73]),
        .O(\IP2Bus_Data[16]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[16]_i_33 
       (.I0(\IP2Bus_Data[28]_i_81_n_0 ),
        .I1(test_mf_count[144]),
        .I2(bank2_read[75]),
        .I3(bank2_read[74]),
        .I4(test_ila_count[144]),
        .O(\IP2Bus_Data[16]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    \IP2Bus_Data[16]_i_34 
       (.I0(\IP2Bus_Data[16]_i_18_0 [154]),
        .I1(\IP2Bus_Data[16]_i_18_0 [144]),
        .I2(\IP2Bus_Data[28]_i_4_0 [132]),
        .I3(bank2_read[68]),
        .I4(bank2_read[69]),
        .I5(bank2_read[70]),
        .O(\IP2Bus_Data[16]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBAAABAAABAAA)) 
    \IP2Bus_Data[16]_i_35 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(\IP2Bus_Data[26]_i_44_n_0 ),
        .I2(test_ila_count[240]),
        .I3(bank2_read[122]),
        .I4(bank2_read[123]),
        .I5(test_mf_count[240]),
        .O(\IP2Bus_Data[16]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000ACA0ACA0)) 
    \IP2Bus_Data[16]_i_36 
       (.I0(test_err_count[240]),
        .I1(bank2_read[121]),
        .I2(bank2_read[120]),
        .I3(\IP2Bus_Data[31]_i_3_0 [16]),
        .I4(\IP2Bus_Data[2]_i_17_0 [89]),
        .I5(bank2_read[119]),
        .O(\IP2Bus_Data[16]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h3530353F35303530)) 
    \IP2Bus_Data[16]_i_37 
       (.I0(\IP2Bus_Data[16]_i_18_0 [247]),
        .I1(\IP2Bus_Data[16]_i_18_0 [237]),
        .I2(bank2_read[116]),
        .I3(bank2_read[117]),
        .I4(\IP2Bus_Data[28]_i_4_0 [219]),
        .I5(bank2_read[118]),
        .O(\IP2Bus_Data[16]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h2222AA2AAA2AAA2A)) 
    \IP2Bus_Data[16]_i_38 
       (.I0(\IP2Bus_Data[16]_i_45_n_0 ),
        .I1(\IP2Bus_Data[12]_i_20_n_0 ),
        .I2(\IP2Bus_Data[7]_i_16_0 [229]),
        .I3(\IP2Bus_Data[28]_i_64_n_0 ),
        .I4(test_mf_count[208]),
        .I5(bank2_read[107]),
        .O(\IP2Bus_Data[16]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \IP2Bus_Data[16]_i_39 
       (.I0(bank2_read[103]),
        .I1(\IP2Bus_Data[2]_i_17_0 [77]),
        .I2(bank2_read[101]),
        .I3(\IP2Bus_Data[16]_i_18_0 [216]),
        .I4(\IP2Bus_Data[28]_i_4_0 [190]),
        .I5(bank2_read[102]),
        .O(\IP2Bus_Data[16]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2A00)) 
    \IP2Bus_Data[16]_i_4 
       (.I0(\IP2Bus_Data[16]_i_15_n_0 ),
        .I1(bank2_read[26]),
        .I2(test_ila_count[48]),
        .I3(\IP2Bus_Data[31]_i_8_n_0 ),
        .O(\IP2Bus_Data[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \IP2Bus_Data[16]_i_40 
       (.I0(bank0_read[4]),
        .I1(bank0_read[3]),
        .I2(bank0_read[2]),
        .I3(bank0_read[1]),
        .I4(bank0_read[0]),
        .O(\IP2Bus_Data[16]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h00005504)) 
    \IP2Bus_Data[16]_i_41 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(Q[16]),
        .I2(\IP2Bus_Data[16]_i_46_n_0 ),
        .I3(\IP2Bus_Data[16]_i_47_n_0 ),
        .I4(\IP2Bus_Data[31]_i_70_n_0 ),
        .O(\IP2Bus_Data[16]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500FF3F3F)) 
    \IP2Bus_Data[16]_i_42 
       (.I0(\IP2Bus_Data[31]_i_9_0 [16]),
        .I1(bank2_read[43]),
        .I2(test_mf_count[80]),
        .I3(test_ila_count[80]),
        .I4(bank2_read[42]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[16]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \IP2Bus_Data[16]_i_43 
       (.I0(test_err_count[176]),
        .I1(\IP2Bus_Data[2]_i_17_0 [65]),
        .I2(bank2_read[87]),
        .I3(bank2_read[86]),
        .I4(\IP2Bus_Data[28]_i_4_0 [161]),
        .O(\IP2Bus_Data[16]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[16]_i_44 
       (.I0(\IP2Bus_Data[31]_i_14_0 [16]),
        .I1(bank2_read[89]),
        .I2(test_ila_count[176]),
        .I3(bank2_read[90]),
        .I4(test_mf_count[176]),
        .I5(bank2_read[91]),
        .O(\IP2Bus_Data[16]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[16]_i_45 
       (.I0(\IP2Bus_Data[31]_i_18_0 [16]),
        .I1(bank2_read[105]),
        .I2(bank2_read[106]),
        .I3(test_ila_count[208]),
        .I4(test_err_count[208]),
        .I5(bank2_read[104]),
        .O(\IP2Bus_Data[16]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[16]_i_46 
       (.I0(bank0_read[13]),
        .I1(bank0_read[14]),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[16]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \IP2Bus_Data[16]_i_47 
       (.I0(\rx_cfg_subclass_reg[1] ),
        .I1(\rx_cfg_subclass_reg[0] ),
        .I2(\IP2Bus_Data[16]_i_41_0 ),
        .I3(bank0_read[14]),
        .I4(bank0_read[13]),
        .O(\IP2Bus_Data[16]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h4044404440444444)) 
    \IP2Bus_Data[16]_i_5 
       (.I0(\IP2Bus_Data[16]_i_16_n_0 ),
        .I1(\IP2Bus_Data[16]_i_17_n_0 ),
        .I2(\IP2Bus_Data[23]_i_20_n_0 ),
        .I3(\IP2Bus_Data[23]_i_4_n_0 ),
        .I4(\IP2Bus_Data[16]_i_18_n_0 ),
        .I5(\IP2Bus_Data[16]_i_19_n_0 ),
        .O(\IP2Bus_Data[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000003)) 
    \IP2Bus_Data[16]_i_6 
       (.I0(\IP2Bus_Data[16]_i_20_n_0 ),
        .I1(\IP2Bus_Data[16]_i_21_n_0 ),
        .I2(bank2_read[1]),
        .I3(bank2_read[0]),
        .I4(chip_select[1]),
        .I5(chip_select[0]),
        .O(\IP2Bus_Data[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DFD5)) 
    \IP2Bus_Data[16]_i_7 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(test_err_count[16]),
        .I2(bank2_read[8]),
        .I3(\IP2Bus_Data[16]_i_22_n_0 ),
        .I4(\IP2Bus_Data[16]_i_23_n_0 ),
        .I5(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000000A3)) 
    \IP2Bus_Data[16]_i_8 
       (.I0(\IP2Bus_Data[7]_i_16_0 [43]),
        .I1(\IP2Bus_Data[16]_i_24_n_0 ),
        .I2(bank2_read[19]),
        .I3(bank2_read[17]),
        .I4(bank2_read[18]),
        .O(\IP2Bus_Data[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10151515)) 
    \IP2Bus_Data[16]_i_9 
       (.I0(bank2_read[23]),
        .I1(test_err_count[48]),
        .I2(bank2_read[24]),
        .I3(out[16]),
        .I4(bank2_read[25]),
        .I5(\IP2Bus_Data[16]_i_25_n_0 ),
        .O(\IP2Bus_Data[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBBBBAAAAAAAA)) 
    \IP2Bus_Data[17]_i_1 
       (.I0(\IP2Bus_Data[17]_i_2_n_0 ),
        .I1(\IP2Bus_Data[17]_i_3_n_0 ),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data[17]_i_5_n_0 ),
        .I4(\IP2Bus_Data[17]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F011)) 
    \IP2Bus_Data[17]_i_10 
       (.I0(\IP2Bus_Data[17]_i_29_n_0 ),
        .I1(bank2_read[7]),
        .I2(\IP2Bus_Data[28]_i_4_0 [17]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .I5(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[17]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h07070007)) 
    \IP2Bus_Data[17]_i_11 
       (.I0(\IP2Bus_Data[17]_i_30_n_0 ),
        .I1(\IP2Bus_Data[31]_i_12_n_0 ),
        .I2(\IP2Bus_Data[17]_i_31_n_0 ),
        .I3(\IP2Bus_Data[28]_i_4_0 [104]),
        .I4(\IP2Bus_Data[23]_i_28_n_0 ),
        .O(\IP2Bus_Data[17]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \IP2Bus_Data[17]_i_12 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data[28]_i_12_n_0 ),
        .I2(bank2_read[56]),
        .I3(bank2_read[57]),
        .I4(bank2_read[58]),
        .O(\IP2Bus_Data[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7477747477777777)) 
    \IP2Bus_Data[17]_i_13 
       (.I0(\IP2Bus_Data[28]_i_4_0 [75]),
        .I1(bank2_read[38]),
        .I2(bank2_read[39]),
        .I3(test_err_count[81]),
        .I4(bank2_read[40]),
        .I5(\IP2Bus_Data[17]_i_32_n_0 ),
        .O(\IP2Bus_Data[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8A888AAA8AAA8AAA)) 
    \IP2Bus_Data[17]_i_14 
       (.I0(\IP2Bus_Data[17]_i_33_n_0 ),
        .I1(\IP2Bus_Data[31]_i_32_n_0 ),
        .I2(\IP2Bus_Data[7]_i_16_0 [75]),
        .I3(bank2_read[35]),
        .I4(bank2_read[36]),
        .I5(\IP2Bus_Data[16]_i_18_0 [83]),
        .O(\IP2Bus_Data[17]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h1D3F1D0C)) 
    \IP2Bus_Data[17]_i_15 
       (.I0(test_mf_count[49]),
        .I1(bank2_read[26]),
        .I2(test_ila_count[49]),
        .I3(bank2_read[27]),
        .I4(bank2_read[28]),
        .O(\IP2Bus_Data[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4777)) 
    \IP2Bus_Data[17]_i_16 
       (.I0(test_ila_count[177]),
        .I1(bank2_read[90]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[177]),
        .I4(bank2_read[89]),
        .I5(\IP2Bus_Data[17]_i_34_n_0 ),
        .O(\IP2Bus_Data[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFF2FFFFFFF2)) 
    \IP2Bus_Data[17]_i_17 
       (.I0(bank2_read[88]),
        .I1(test_err_count[177]),
        .I2(bank2_read[87]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_4_0 [162]),
        .O(\IP2Bus_Data[17]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \IP2Bus_Data[17]_i_18 
       (.I0(\IP2Bus_Data[12]_i_24_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [176]),
        .I2(bank2_read[84]),
        .I3(bank2_read[83]),
        .I4(\IP2Bus_Data[7]_i_16_0 [168]),
        .O(\IP2Bus_Data[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00CC00AA000F)) 
    \IP2Bus_Data[17]_i_19 
       (.I0(test_err_count[145]),
        .I1(\IP2Bus_Data[31]_i_14_1 [17]),
        .I2(\IP2Bus_Data[17]_i_35_n_0 ),
        .I3(bank2_read[71]),
        .I4(bank2_read[72]),
        .I5(bank2_read[73]),
        .O(\IP2Bus_Data[17]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \IP2Bus_Data[17]_i_2 
       (.I0(\IP2Bus_Data[17]_i_7_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[17]_i_8_n_0 ),
        .I3(\IP2Bus_Data[17]_i_9_n_0 ),
        .I4(\IP2Bus_Data[17]_i_10_n_0 ),
        .O(\IP2Bus_Data[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[17]_i_20 
       (.I0(\IP2Bus_Data[7]_i_16_0 [137]),
        .I1(\IP2Bus_Data[28]_i_52_n_0 ),
        .I2(bank2_read[65]),
        .I3(bank2_read[66]),
        .I4(bank2_read[67]),
        .O(\IP2Bus_Data[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F5D7F7F7F)) 
    \IP2Bus_Data[17]_i_21 
       (.I0(\IP2Bus_Data[25]_i_41_n_0 ),
        .I1(bank2_read[68]),
        .I2(\IP2Bus_Data[16]_i_18_0 [145]),
        .I3(\IP2Bus_Data[28]_i_4_0 [133]),
        .I4(bank2_read[70]),
        .I5(bank2_read[69]),
        .O(\IP2Bus_Data[17]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    \IP2Bus_Data[17]_i_22 
       (.I0(\IP2Bus_Data[7]_i_16_0 [230]),
        .I1(\IP2Bus_Data[28]_i_64_n_0 ),
        .I2(bank2_read[107]),
        .I3(test_mf_count[209]),
        .I4(\IP2Bus_Data[28]_i_63_n_0 ),
        .O(\IP2Bus_Data[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCFFAAAA3033)) 
    \IP2Bus_Data[17]_i_23 
       (.I0(test_err_count[209]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[209]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_18_0 [17]),
        .O(\IP2Bus_Data[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45404040)) 
    \IP2Bus_Data[17]_i_24 
       (.I0(\IP2Bus_Data[31]_i_45_n_0 ),
        .I1(test_err_count[241]),
        .I2(bank2_read[120]),
        .I3(bank2_read[121]),
        .I4(\IP2Bus_Data[31]_i_3_0 [17]),
        .I5(\IP2Bus_Data[17]_i_36_n_0 ),
        .O(\IP2Bus_Data[17]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAAAAAEA)) 
    \IP2Bus_Data[17]_i_25 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(bank2_read[118]),
        .I2(\IP2Bus_Data[28]_i_4_0 [220]),
        .I3(bank2_read[117]),
        .I4(bank2_read[116]),
        .I5(\IP2Bus_Data[16]_i_18_0 [238]),
        .O(\IP2Bus_Data[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h55555555755575FF)) 
    \IP2Bus_Data[17]_i_26 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[23]_i_22_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [191]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[17]_i_37_n_0 ),
        .I5(\IP2Bus_Data[28]_i_20_n_0 ),
        .O(\IP2Bus_Data[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8A888AAA8AAA8AAA)) 
    \IP2Bus_Data[17]_i_27 
       (.I0(\IP2Bus_Data[27]_i_32_n_0 ),
        .I1(bank2_read[23]),
        .I2(test_err_count[49]),
        .I3(bank2_read[24]),
        .I4(out[17]),
        .I5(bank2_read[25]),
        .O(\IP2Bus_Data[17]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFF0D000D00000000)) 
    \IP2Bus_Data[17]_i_28 
       (.I0(bank2_read[22]),
        .I1(\IP2Bus_Data[28]_i_4_0 [46]),
        .I2(bank2_read[21]),
        .I3(bank2_read[20]),
        .I4(\IP2Bus_Data[16]_i_18_0 [52]),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[17]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    \IP2Bus_Data[17]_i_29 
       (.I0(\IP2Bus_Data[17]_i_38_n_0 ),
        .I1(bank2_read[11]),
        .I2(test_mf_count[17]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[17]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \IP2Bus_Data[17]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[17]_i_11_n_0 ),
        .I2(\IP2Bus_Data[17]_i_12_n_0 ),
        .I3(\IP2Bus_Data[17]_i_13_n_0 ),
        .I4(\IP2Bus_Data[17]_i_14_n_0 ),
        .I5(\IP2Bus_Data[17]_i_15_n_0 ),
        .O(\IP2Bus_Data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[17]_i_30 
       (.I0(\IP2Bus_Data[31]_i_2_0 [17]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[113]),
        .I3(bank2_read[58]),
        .I4(test_err_count[113]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[17]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[17]_i_31 
       (.I0(bank2_read[52]),
        .I1(\IP2Bus_Data[16]_i_18_0 [114]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [106]),
        .O(\IP2Bus_Data[17]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFFD5)) 
    \IP2Bus_Data[17]_i_32 
       (.I0(\IP2Bus_Data[17]_i_39_n_0 ),
        .I1(bank2_read[41]),
        .I2(\IP2Bus_Data[31]_i_9_0 [17]),
        .I3(bank2_read[40]),
        .O(\IP2Bus_Data[17]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \IP2Bus_Data[17]_i_33 
       (.I0(bank2_read[35]),
        .I1(bank2_read[36]),
        .I2(bank2_read[37]),
        .I3(\IP2Bus_Data[31]_i_32_n_0 ),
        .I4(\IP2Bus_Data[28]_i_22_n_0 ),
        .O(\IP2Bus_Data[17]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[17]_i_34 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [17]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[17]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[17]_i_35 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[145]),
        .I2(test_ila_count[145]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[17]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h4540404000000000)) 
    \IP2Bus_Data[17]_i_36 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(test_ila_count[241]),
        .I2(bank2_read[122]),
        .I3(bank2_read[123]),
        .I4(test_mf_count[241]),
        .I5(\IP2Bus_Data[23]_i_15_n_0 ),
        .O(\IP2Bus_Data[17]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF553F)) 
    \IP2Bus_Data[17]_i_37 
       (.I0(\IP2Bus_Data[7]_i_16_0 [199]),
        .I1(bank2_read[100]),
        .I2(\IP2Bus_Data[16]_i_18_0 [207]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .O(\IP2Bus_Data[17]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    \IP2Bus_Data[17]_i_38 
       (.I0(test_err_count[17]),
        .I1(\IP2Bus_Data[31]_i_7_0 [17]),
        .I2(bank2_read[9]),
        .I3(bank2_read[10]),
        .I4(test_ila_count[17]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[17]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[17]_i_39 
       (.I0(bank2_read[41]),
        .I1(test_mf_count[81]),
        .I2(bank2_read[43]),
        .I3(bank2_read[42]),
        .I4(test_ila_count[81]),
        .O(\IP2Bus_Data[17]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A800A8AAAA)) 
    \IP2Bus_Data[17]_i_4 
       (.I0(\IP2Bus_Data[28]_i_26_n_0 ),
        .I1(\IP2Bus_Data[17]_i_16_n_0 ),
        .I2(\IP2Bus_Data[17]_i_17_n_0 ),
        .I3(\IP2Bus_Data[17]_i_18_n_0 ),
        .I4(\IP2Bus_Data[28]_i_27_n_0 ),
        .I5(\IP2Bus_Data[17]_i_19_n_0 ),
        .O(\IP2Bus_Data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABABABAAAAAAAA)) 
    \IP2Bus_Data[17]_i_5 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[28]_i_26_n_0 ),
        .I2(\IP2Bus_Data[17]_i_20_n_0 ),
        .I3(bank2_read[59]),
        .I4(test_mf_count[113]),
        .I5(\IP2Bus_Data[17]_i_21_n_0 ),
        .O(\IP2Bus_Data[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404000)) 
    \IP2Bus_Data[17]_i_6 
       (.I0(\IP2Bus_Data[17]_i_22_n_0 ),
        .I1(\IP2Bus_Data[17]_i_23_n_0 ),
        .I2(\IP2Bus_Data[26]_i_20_n_0 ),
        .I3(\IP2Bus_Data[17]_i_24_n_0 ),
        .I4(\IP2Bus_Data[17]_i_25_n_0 ),
        .I5(\IP2Bus_Data[17]_i_26_n_0 ),
        .O(\IP2Bus_Data[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h008A008000800080)) 
    \IP2Bus_Data[17]_i_7 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [13]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(bank2_read[4]),
        .I5(\IP2Bus_Data[16]_i_18_0 [21]),
        .O(\IP2Bus_Data[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \IP2Bus_Data[17]_i_8 
       (.I0(\IP2Bus_Data[21]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [17]),
        .I2(\IP2Bus_Data[25]_i_30_n_0 ),
        .I3(Q[17]),
        .I4(\IP2Bus_Data[25]_i_29_n_0 ),
        .I5(bank0_read[0]),
        .O(\IP2Bus_Data[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \IP2Bus_Data[17]_i_9 
       (.I0(\IP2Bus_Data[25]_i_8_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [44]),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data[17]_i_27_n_0 ),
        .I4(\IP2Bus_Data[17]_i_28_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBFBFAAAAAAAA)) 
    \IP2Bus_Data[18]_i_1 
       (.I0(\IP2Bus_Data[18]_i_2_n_0 ),
        .I1(\IP2Bus_Data[18]_i_3_n_0 ),
        .I2(\IP2Bus_Data[28]_i_5_n_0 ),
        .I3(\IP2Bus_Data[18]_i_4_n_0 ),
        .I4(\IP2Bus_Data[18]_i_5_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h335533FF335533F0)) 
    \IP2Bus_Data[18]_i_10 
       (.I0(test_mf_count[50]),
        .I1(test_ila_count[50]),
        .I2(\IP2Bus_Data[18]_i_21_n_0 ),
        .I3(bank2_read[26]),
        .I4(bank2_read[27]),
        .I5(bank2_read[28]),
        .O(\IP2Bus_Data[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA20AA20AA20)) 
    \IP2Bus_Data[18]_i_11 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data[23]_i_28_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [105]),
        .I3(\IP2Bus_Data[18]_i_22_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[18]_i_23_n_0 ),
        .O(\IP2Bus_Data[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFF8000000F8)) 
    \IP2Bus_Data[18]_i_12 
       (.I0(\IP2Bus_Data[31]_i_9_0 [18]),
        .I1(bank2_read[41]),
        .I2(\IP2Bus_Data[18]_i_24_n_0 ),
        .I3(bank2_read[40]),
        .I4(\IP2Bus_Data[28]_i_49_n_0 ),
        .I5(test_err_count[82]),
        .O(\IP2Bus_Data[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCCCEFCFECFCEFFFE)) 
    \IP2Bus_Data[18]_i_13 
       (.I0(\IP2Bus_Data[18]_i_25_n_0 ),
        .I1(bank2_read[98]),
        .I2(bank2_read[99]),
        .I3(bank2_read[100]),
        .I4(\IP2Bus_Data[7]_i_16_0 [200]),
        .I5(\IP2Bus_Data[16]_i_18_0 [208]),
        .O(\IP2Bus_Data[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00AA8AAA8AAA8AAA)) 
    \IP2Bus_Data[18]_i_14 
       (.I0(\IP2Bus_Data[18]_i_26_n_0 ),
        .I1(\IP2Bus_Data[28]_i_64_n_0 ),
        .I2(\IP2Bus_Data[7]_i_16_0 [231]),
        .I3(\IP2Bus_Data[12]_i_20_n_0 ),
        .I4(test_mf_count[210]),
        .I5(bank2_read[107]),
        .O(\IP2Bus_Data[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBAAAAA)) 
    \IP2Bus_Data[18]_i_15 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[18]_i_27_n_0 ),
        .I2(\IP2Bus_Data[18]_i_28_n_0 ),
        .I3(bank2_read[119]),
        .I4(\IP2Bus_Data[18]_i_29_n_0 ),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F5D7F7F7F)) 
    \IP2Bus_Data[18]_i_16 
       (.I0(\IP2Bus_Data[25]_i_41_n_0 ),
        .I1(bank2_read[68]),
        .I2(\IP2Bus_Data[16]_i_18_0 [146]),
        .I3(\IP2Bus_Data[28]_i_4_0 [134]),
        .I4(bank2_read[70]),
        .I5(bank2_read[69]),
        .O(\IP2Bus_Data[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hABFFAB0000000000)) 
    \IP2Bus_Data[18]_i_17 
       (.I0(\IP2Bus_Data[18]_i_30_n_0 ),
        .I1(\IP2Bus_Data[18]_i_31_n_0 ),
        .I2(\IP2Bus_Data[18]_i_32_n_0 ),
        .I3(\IP2Bus_Data[28]_i_27_n_0 ),
        .I4(\IP2Bus_Data[18]_i_33_n_0 ),
        .I5(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8A888AAA8AAA8AAA)) 
    \IP2Bus_Data[18]_i_18 
       (.I0(\IP2Bus_Data[27]_i_32_n_0 ),
        .I1(bank2_read[23]),
        .I2(test_err_count[50]),
        .I3(bank2_read[24]),
        .I4(out[18]),
        .I5(bank2_read[25]),
        .O(\IP2Bus_Data[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF0D000D00000000)) 
    \IP2Bus_Data[18]_i_19 
       (.I0(bank2_read[22]),
        .I1(\IP2Bus_Data[28]_i_4_0 [47]),
        .I2(bank2_read[21]),
        .I3(bank2_read[20]),
        .I4(\IP2Bus_Data[16]_i_18_0 [53]),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[18]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \IP2Bus_Data[18]_i_2 
       (.I0(\IP2Bus_Data[18]_i_6_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[18]_i_7_n_0 ),
        .I3(\IP2Bus_Data[18]_i_8_n_0 ),
        .I4(\IP2Bus_Data[18]_i_9_n_0 ),
        .O(\IP2Bus_Data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    \IP2Bus_Data[18]_i_20 
       (.I0(\IP2Bus_Data[18]_i_34_n_0 ),
        .I1(bank2_read[11]),
        .I2(test_mf_count[18]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[18]_i_21 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [84]),
        .I2(bank2_read[36]),
        .I3(bank2_read[35]),
        .I4(\IP2Bus_Data[7]_i_16_0 [76]),
        .O(\IP2Bus_Data[18]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[18]_i_22 
       (.I0(bank2_read[52]),
        .I1(\IP2Bus_Data[16]_i_18_0 [115]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [107]),
        .O(\IP2Bus_Data[18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[18]_i_23 
       (.I0(\IP2Bus_Data[31]_i_2_0 [18]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[114]),
        .I3(bank2_read[58]),
        .I4(test_err_count[114]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[18]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \IP2Bus_Data[18]_i_24 
       (.I0(test_mf_count[82]),
        .I1(bank2_read[43]),
        .I2(bank2_read[42]),
        .I3(test_ila_count[82]),
        .I4(bank2_read[41]),
        .O(\IP2Bus_Data[18]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \IP2Bus_Data[18]_i_25 
       (.I0(bank2_read[102]),
        .I1(bank2_read[101]),
        .I2(\IP2Bus_Data[28]_i_4_0 [192]),
        .O(\IP2Bus_Data[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[18]_i_26 
       (.I0(\IP2Bus_Data[31]_i_18_0 [18]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[210]),
        .I3(bank2_read[106]),
        .I4(test_err_count[210]),
        .I5(bank2_read[104]),
        .O(\IP2Bus_Data[18]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \IP2Bus_Data[18]_i_27 
       (.I0(\IP2Bus_Data[16]_i_18_0 [239]),
        .I1(bank2_read[116]),
        .I2(bank2_read[117]),
        .I3(\IP2Bus_Data[28]_i_4_0 [221]),
        .I4(bank2_read[118]),
        .O(\IP2Bus_Data[18]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[18]_i_28 
       (.I0(test_err_count[242]),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .I3(\IP2Bus_Data[31]_i_3_0 [18]),
        .O(\IP2Bus_Data[18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFFFFFFFEFFF)) 
    \IP2Bus_Data[18]_i_29 
       (.I0(\IP2Bus_Data[26]_i_34_n_0 ),
        .I1(bank2_read[119]),
        .I2(test_mf_count[242]),
        .I3(bank2_read[123]),
        .I4(bank2_read[122]),
        .I5(test_ila_count[242]),
        .O(\IP2Bus_Data[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A2A0A2A0A2)) 
    \IP2Bus_Data[18]_i_3 
       (.I0(\IP2Bus_Data[18]_i_10_n_0 ),
        .I1(\IP2Bus_Data[18]_i_11_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_n_0 ),
        .I3(\IP2Bus_Data[18]_i_12_n_0 ),
        .I4(bank2_read[38]),
        .I5(\IP2Bus_Data[28]_i_4_0 [76]),
        .O(\IP2Bus_Data[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[18]_i_30 
       (.I0(\IP2Bus_Data[7]_i_16_0 [169]),
        .I1(bank2_read[83]),
        .I2(bank2_read[84]),
        .I3(\IP2Bus_Data[16]_i_18_0 [177]),
        .O(\IP2Bus_Data[18]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFF2FFFFFFF2)) 
    \IP2Bus_Data[18]_i_31 
       (.I0(bank2_read[88]),
        .I1(test_err_count[178]),
        .I2(bank2_read[87]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_4_0 [163]),
        .O(\IP2Bus_Data[18]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABFBFBF)) 
    \IP2Bus_Data[18]_i_32 
       (.I0(bank2_read[89]),
        .I1(test_ila_count[178]),
        .I2(bank2_read[90]),
        .I3(test_mf_count[178]),
        .I4(bank2_read[91]),
        .I5(\IP2Bus_Data[18]_i_35_n_0 ),
        .O(\IP2Bus_Data[18]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC0C5C5)) 
    \IP2Bus_Data[18]_i_33 
       (.I0(\IP2Bus_Data[18]_i_36_n_0 ),
        .I1(test_err_count[146]),
        .I2(bank2_read[72]),
        .I3(\IP2Bus_Data[31]_i_14_1 [18]),
        .I4(bank2_read[73]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[18]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    \IP2Bus_Data[18]_i_34 
       (.I0(test_err_count[18]),
        .I1(\IP2Bus_Data[31]_i_7_0 [18]),
        .I2(bank2_read[9]),
        .I3(bank2_read[10]),
        .I4(test_ila_count[18]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[18]_i_35 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [18]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[18]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[18]_i_36 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[146]),
        .I2(test_ila_count[146]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[18]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hE000EEEEFFFFFFFF)) 
    \IP2Bus_Data[18]_i_4 
       (.I0(\IP2Bus_Data[28]_i_20_n_0 ),
        .I1(\IP2Bus_Data[18]_i_13_n_0 ),
        .I2(\IP2Bus_Data[18]_i_14_n_0 ),
        .I3(\IP2Bus_Data[18]_i_15_n_0 ),
        .I4(\IP2Bus_Data[26]_i_20_n_0 ),
        .I5(\IP2Bus_Data[28]_i_16_n_0 ),
        .O(\IP2Bus_Data[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000070007070)) 
    \IP2Bus_Data[18]_i_5 
       (.I0(bank2_read[59]),
        .I1(test_mf_count[114]),
        .I2(\IP2Bus_Data[18]_i_16_n_0 ),
        .I3(\IP2Bus_Data[25]_i_19_n_0 ),
        .I4(\IP2Bus_Data[7]_i_16_0 [138]),
        .I5(\IP2Bus_Data[18]_i_17_n_0 ),
        .O(\IP2Bus_Data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A000080000)) 
    \IP2Bus_Data[18]_i_6 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [22]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(bank2_read[4]),
        .I5(\IP2Bus_Data[7]_i_16_0 [14]),
        .O(\IP2Bus_Data[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \IP2Bus_Data[18]_i_7 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(Q[18]),
        .I2(\IP2Bus_Data[31]_i_26_n_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data_reg[31] [18]),
        .O(\IP2Bus_Data[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \IP2Bus_Data[18]_i_8 
       (.I0(\IP2Bus_Data[25]_i_8_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [45]),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data[18]_i_18_n_0 ),
        .I4(\IP2Bus_Data[18]_i_19_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F011)) 
    \IP2Bus_Data[18]_i_9 
       (.I0(\IP2Bus_Data[18]_i_20_n_0 ),
        .I1(bank2_read[7]),
        .I2(\IP2Bus_Data[28]_i_4_0 [18]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .I5(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBFBFAAAAAAAA)) 
    \IP2Bus_Data[19]_i_1 
       (.I0(\IP2Bus_Data[19]_i_2_n_0 ),
        .I1(\IP2Bus_Data[19]_i_3_n_0 ),
        .I2(\IP2Bus_Data[28]_i_5_n_0 ),
        .I3(\IP2Bus_Data[19]_i_4_n_0 ),
        .I4(\IP2Bus_Data[19]_i_5_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h335533FF335533F0)) 
    \IP2Bus_Data[19]_i_10 
       (.I0(test_mf_count[51]),
        .I1(test_ila_count[51]),
        .I2(\IP2Bus_Data[19]_i_22_n_0 ),
        .I3(bank2_read[26]),
        .I4(bank2_read[27]),
        .I5(bank2_read[28]),
        .O(\IP2Bus_Data[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00454545FFFFFFFF)) 
    \IP2Bus_Data[19]_i_11 
       (.I0(\IP2Bus_Data[19]_i_23_n_0 ),
        .I1(\IP2Bus_Data[23]_i_28_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [106]),
        .I3(\IP2Bus_Data[31]_i_12_n_0 ),
        .I4(\IP2Bus_Data[19]_i_24_n_0 ),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFF8000000F8)) 
    \IP2Bus_Data[19]_i_12 
       (.I0(\IP2Bus_Data[31]_i_9_0 [19]),
        .I1(bank2_read[41]),
        .I2(\IP2Bus_Data[19]_i_25_n_0 ),
        .I3(bank2_read[40]),
        .I4(\IP2Bus_Data[28]_i_49_n_0 ),
        .I5(test_err_count[83]),
        .O(\IP2Bus_Data[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCCCEFCFECFCEFFFE)) 
    \IP2Bus_Data[19]_i_13 
       (.I0(\IP2Bus_Data[19]_i_26_n_0 ),
        .I1(bank2_read[98]),
        .I2(bank2_read[99]),
        .I3(bank2_read[100]),
        .I4(\IP2Bus_Data[7]_i_16_0 [201]),
        .I5(\IP2Bus_Data[16]_i_18_0 [209]),
        .O(\IP2Bus_Data[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00AA8AAA8AAA8AAA)) 
    \IP2Bus_Data[19]_i_14 
       (.I0(\IP2Bus_Data[19]_i_27_n_0 ),
        .I1(\IP2Bus_Data[28]_i_64_n_0 ),
        .I2(\IP2Bus_Data[7]_i_16_0 [232]),
        .I3(\IP2Bus_Data[12]_i_20_n_0 ),
        .I4(test_mf_count[211]),
        .I5(bank2_read[107]),
        .O(\IP2Bus_Data[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBAAAAA)) 
    \IP2Bus_Data[19]_i_15 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[19]_i_28_n_0 ),
        .I2(\IP2Bus_Data[19]_i_29_n_0 ),
        .I3(bank2_read[119]),
        .I4(\IP2Bus_Data[19]_i_30_n_0 ),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000DDD0DDD0DDD)) 
    \IP2Bus_Data[19]_i_16 
       (.I0(\IP2Bus_Data[7]_i_16_0 [139]),
        .I1(\IP2Bus_Data[25]_i_19_n_0 ),
        .I2(\IP2Bus_Data[25]_i_41_n_0 ),
        .I3(\IP2Bus_Data[19]_i_31_n_0 ),
        .I4(test_mf_count[115]),
        .I5(bank2_read[59]),
        .O(\IP2Bus_Data[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000EEEEEEE0EEE)) 
    \IP2Bus_Data[19]_i_17 
       (.I0(\IP2Bus_Data[19]_i_32_n_0 ),
        .I1(\IP2Bus_Data[19]_i_33_n_0 ),
        .I2(\IP2Bus_Data[16]_i_18_0 [178]),
        .I3(bank2_read[84]),
        .I4(bank2_read[83]),
        .I5(\IP2Bus_Data[7]_i_16_0 [170]),
        .O(\IP2Bus_Data[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC0C5C5)) 
    \IP2Bus_Data[19]_i_18 
       (.I0(\IP2Bus_Data[19]_i_34_n_0 ),
        .I1(test_err_count[147]),
        .I2(bank2_read[72]),
        .I3(\IP2Bus_Data[31]_i_14_1 [19]),
        .I4(bank2_read[73]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8A888AAA8AAA8AAA)) 
    \IP2Bus_Data[19]_i_19 
       (.I0(\IP2Bus_Data[27]_i_32_n_0 ),
        .I1(bank2_read[23]),
        .I2(test_err_count[51]),
        .I3(bank2_read[24]),
        .I4(out[19]),
        .I5(bank2_read[25]),
        .O(\IP2Bus_Data[19]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \IP2Bus_Data[19]_i_2 
       (.I0(\IP2Bus_Data[19]_i_6_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[19]_i_7_n_0 ),
        .I3(\IP2Bus_Data[19]_i_8_n_0 ),
        .I4(\IP2Bus_Data[19]_i_9_n_0 ),
        .O(\IP2Bus_Data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0D000D00000000)) 
    \IP2Bus_Data[19]_i_20 
       (.I0(bank2_read[22]),
        .I1(\IP2Bus_Data[28]_i_4_0 [48]),
        .I2(bank2_read[21]),
        .I3(bank2_read[20]),
        .I4(\IP2Bus_Data[16]_i_18_0 [54]),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    \IP2Bus_Data[19]_i_21 
       (.I0(\IP2Bus_Data[19]_i_35_n_0 ),
        .I1(bank2_read[11]),
        .I2(test_mf_count[19]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[19]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[19]_i_22 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [85]),
        .I2(bank2_read[36]),
        .I3(bank2_read[35]),
        .I4(\IP2Bus_Data[7]_i_16_0 [77]),
        .O(\IP2Bus_Data[19]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[19]_i_23 
       (.I0(bank2_read[52]),
        .I1(\IP2Bus_Data[16]_i_18_0 [116]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [108]),
        .O(\IP2Bus_Data[19]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[19]_i_24 
       (.I0(\IP2Bus_Data[31]_i_2_0 [19]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[115]),
        .I3(bank2_read[58]),
        .I4(test_err_count[115]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[19]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \IP2Bus_Data[19]_i_25 
       (.I0(test_mf_count[83]),
        .I1(bank2_read[43]),
        .I2(bank2_read[42]),
        .I3(test_ila_count[83]),
        .I4(bank2_read[41]),
        .O(\IP2Bus_Data[19]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \IP2Bus_Data[19]_i_26 
       (.I0(bank2_read[102]),
        .I1(bank2_read[101]),
        .I2(\IP2Bus_Data[28]_i_4_0 [193]),
        .O(\IP2Bus_Data[19]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[19]_i_27 
       (.I0(\IP2Bus_Data[31]_i_18_0 [19]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[211]),
        .I3(bank2_read[106]),
        .I4(test_err_count[211]),
        .I5(bank2_read[104]),
        .O(\IP2Bus_Data[19]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \IP2Bus_Data[19]_i_28 
       (.I0(\IP2Bus_Data[16]_i_18_0 [240]),
        .I1(bank2_read[116]),
        .I2(bank2_read[117]),
        .I3(\IP2Bus_Data[28]_i_4_0 [222]),
        .I4(bank2_read[118]),
        .O(\IP2Bus_Data[19]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[19]_i_29 
       (.I0(test_err_count[243]),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .I3(\IP2Bus_Data[31]_i_3_0 [19]),
        .O(\IP2Bus_Data[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h888888A888A888A8)) 
    \IP2Bus_Data[19]_i_3 
       (.I0(\IP2Bus_Data[19]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_8_n_0 ),
        .I2(\IP2Bus_Data[19]_i_11_n_0 ),
        .I3(\IP2Bus_Data[19]_i_12_n_0 ),
        .I4(bank2_read[38]),
        .I5(\IP2Bus_Data[28]_i_4_0 [77]),
        .O(\IP2Bus_Data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFFFFFFFEFFF)) 
    \IP2Bus_Data[19]_i_30 
       (.I0(\IP2Bus_Data[26]_i_34_n_0 ),
        .I1(bank2_read[119]),
        .I2(test_mf_count[243]),
        .I3(bank2_read[123]),
        .I4(bank2_read[122]),
        .I5(test_ila_count[243]),
        .O(\IP2Bus_Data[19]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \IP2Bus_Data[19]_i_31 
       (.I0(bank2_read[69]),
        .I1(bank2_read[70]),
        .I2(\IP2Bus_Data[28]_i_4_0 [135]),
        .I3(\IP2Bus_Data[16]_i_18_0 [147]),
        .I4(bank2_read[68]),
        .O(\IP2Bus_Data[19]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABFBFBF)) 
    \IP2Bus_Data[19]_i_32 
       (.I0(bank2_read[89]),
        .I1(test_ila_count[179]),
        .I2(bank2_read[90]),
        .I3(test_mf_count[179]),
        .I4(bank2_read[91]),
        .I5(\IP2Bus_Data[19]_i_36_n_0 ),
        .O(\IP2Bus_Data[19]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFF2FFFFFFF2)) 
    \IP2Bus_Data[19]_i_33 
       (.I0(bank2_read[88]),
        .I1(test_err_count[179]),
        .I2(bank2_read[87]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_4_0 [164]),
        .O(\IP2Bus_Data[19]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[19]_i_34 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[147]),
        .I2(test_ila_count[147]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[19]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    \IP2Bus_Data[19]_i_35 
       (.I0(test_err_count[19]),
        .I1(\IP2Bus_Data[31]_i_7_0 [19]),
        .I2(bank2_read[9]),
        .I3(bank2_read[10]),
        .I4(test_ila_count[19]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[19]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[19]_i_36 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [19]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[19]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hE000EEEEFFFFFFFF)) 
    \IP2Bus_Data[19]_i_4 
       (.I0(\IP2Bus_Data[28]_i_20_n_0 ),
        .I1(\IP2Bus_Data[19]_i_13_n_0 ),
        .I2(\IP2Bus_Data[19]_i_14_n_0 ),
        .I3(\IP2Bus_Data[19]_i_15_n_0 ),
        .I4(\IP2Bus_Data[26]_i_20_n_0 ),
        .I5(\IP2Bus_Data[28]_i_16_n_0 ),
        .O(\IP2Bus_Data[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h2222AA2A)) 
    \IP2Bus_Data[19]_i_5 
       (.I0(\IP2Bus_Data[19]_i_16_n_0 ),
        .I1(\IP2Bus_Data[28]_i_26_n_0 ),
        .I2(\IP2Bus_Data[28]_i_27_n_0 ),
        .I3(\IP2Bus_Data[19]_i_17_n_0 ),
        .I4(\IP2Bus_Data[19]_i_18_n_0 ),
        .O(\IP2Bus_Data[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A000080000)) 
    \IP2Bus_Data[19]_i_6 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [23]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(bank2_read[4]),
        .I5(\IP2Bus_Data[7]_i_16_0 [15]),
        .O(\IP2Bus_Data[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[19]_i_7 
       (.I0(\IP2Bus_Data[21]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [19]),
        .I2(\IP2Bus_Data[25]_i_29_n_0 ),
        .I3(Q[19]),
        .I4(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \IP2Bus_Data[19]_i_8 
       (.I0(\IP2Bus_Data[25]_i_8_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [46]),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data[19]_i_19_n_0 ),
        .I4(\IP2Bus_Data[19]_i_20_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F011)) 
    \IP2Bus_Data[19]_i_9 
       (.I0(\IP2Bus_Data[19]_i_21_n_0 ),
        .I1(bank2_read[7]),
        .I2(\IP2Bus_Data[28]_i_4_0 [19]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .I5(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBBABAAABAB)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(\IP2Bus_Data[1]_i_2_n_0 ),
        .I1(\IP2Bus_Data[27]_i_4_n_0 ),
        .I2(\IP2Bus_Data[28]_i_5_n_0 ),
        .I3(\IP2Bus_Data[1]_i_3_n_0 ),
        .I4(\IP2Bus_Data[1]_i_4_n_0 ),
        .I5(\IP2Bus_Data_reg[1]_i_5_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    \IP2Bus_Data[1]_i_10 
       (.I0(test_mf_count[97]),
        .I1(bank2_read[59]),
        .I2(bank2_read[60]),
        .I3(bank2_read[64]),
        .I4(rx_buffer_adjust[57]),
        .I5(\IP2Bus_Data[2]_i_17_0 [58]),
        .O(\IP2Bus_Data[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A808080AAAAAAAA)) 
    \IP2Bus_Data[1]_i_11 
       (.I0(\IP2Bus_Data[28]_i_52_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [148]),
        .I2(bank2_read[65]),
        .I3(bank2_read[66]),
        .I4(\IP2Bus_Data[16]_i_18_0 [125]),
        .I5(\IP2Bus_Data[1]_i_28_n_0 ),
        .O(\IP2Bus_Data[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBFBFFFBF)) 
    \IP2Bus_Data[1]_i_12 
       (.I0(\IP2Bus_Data[1]_i_29_n_0 ),
        .I1(\IP2Bus_Data[28]_i_26_n_0 ),
        .I2(\IP2Bus_Data[1]_i_30_n_0 ),
        .I3(\IP2Bus_Data[1]_i_31_n_0 ),
        .I4(\IP2Bus_Data[1]_i_32_n_0 ),
        .O(\IP2Bus_Data[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0444000055555555)) 
    \IP2Bus_Data[1]_i_13 
       (.I0(\IP2Bus_Data[28]_i_54_n_0 ),
        .I1(\IP2Bus_Data[1]_i_33_n_0 ),
        .I2(bank2_read[89]),
        .I3(\IP2Bus_Data[31]_i_14_0 [1]),
        .I4(\IP2Bus_Data[23]_i_39_n_0 ),
        .I5(\IP2Bus_Data[1]_i_34_n_0 ),
        .O(\IP2Bus_Data[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBFBFBABABFBA)) 
    \IP2Bus_Data[1]_i_14 
       (.I0(\IP2Bus_Data[12]_i_24_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [156]),
        .I2(bank2_read[83]),
        .I3(bank2_read[84]),
        .I4(\IP2Bus_Data[16]_i_18_0 [161]),
        .I5(bank2_read[85]),
        .O(\IP2Bus_Data[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \IP2Bus_Data[1]_i_15 
       (.I0(bank2_read[97]),
        .I1(\IP2Bus_Data[7]_i_16_0 [210]),
        .I2(\IP2Bus_Data[2]_i_17_0 [82]),
        .I3(bank2_read[96]),
        .I4(bank2_read[92]),
        .I5(rx_buffer_adjust[57]),
        .O(\IP2Bus_Data[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h10101310DCDCDFDC)) 
    \IP2Bus_Data[1]_i_16 
       (.I0(\IP2Bus_Data[7]_i_16_0 [187]),
        .I1(bank2_read[98]),
        .I2(bank2_read[99]),
        .I3(bank2_read[100]),
        .I4(\IP2Bus_Data[16]_i_18_0 [192]),
        .I5(\IP2Bus_Data[16]_i_18_0 [187]),
        .O(\IP2Bus_Data[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h0E02FFFF)) 
    \IP2Bus_Data[1]_i_17 
       (.I0(\IP2Bus_Data[2]_i_17_0 [73]),
        .I1(bank2_read[102]),
        .I2(bank2_read[101]),
        .I3(\IP2Bus_Data[28]_i_4_0 [175]),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h22222220FFFFFFFF)) 
    \IP2Bus_Data[1]_i_18 
       (.I0(\IP2Bus_Data[1]_i_35_n_0 ),
        .I1(\IP2Bus_Data[1]_i_36_n_0 ),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\IP2Bus_Data[1]_i_37_n_0 ),
        .I4(\IP2Bus_Data[1]_i_38_n_0 ),
        .I5(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAAA)) 
    \IP2Bus_Data[1]_i_19 
       (.I0(\IP2Bus_Data_reg[1]_i_39_n_0 ),
        .I1(\IP2Bus_Data[1]_i_40_n_0 ),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[1]_i_41_n_0 ),
        .I4(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hABAABBBBBBBBBBBB)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(\IP2Bus_Data[1]_i_6_n_0 ),
        .I1(\IP2Bus_Data[1]_i_7_n_0 ),
        .I2(\IP2Bus_Data[1]_i_8_n_0 ),
        .I3(\IP2Bus_Data[2]_i_22_n_0 ),
        .I4(\IP2Bus_Data[1]_i_9_n_0 ),
        .I5(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \IP2Bus_Data[1]_i_20 
       (.I0(\IP2Bus_Data[1]_i_42_n_0 ),
        .I1(\IP2Bus_Data[1]_i_43_n_0 ),
        .I2(\IP2Bus_Data[17]_i_33_n_0 ),
        .I3(\IP2Bus_Data[1]_i_44_n_0 ),
        .O(\IP2Bus_Data[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[1]_i_21 
       (.I0(\IP2Bus_Data[16]_i_18_0 [1]),
        .I1(bank2_read[2]),
        .I2(bank2_read[3]),
        .I3(\IP2Bus_Data[7]_i_16_0 [1]),
        .O(\IP2Bus_Data[1]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h00FF0101)) 
    \IP2Bus_Data[1]_i_22 
       (.I0(chip_select[1]),
        .I1(bank2_read[0]),
        .I2(bank2_read[1]),
        .I3(\IP2Bus_Data[1]_i_45_n_0 ),
        .I4(chip_select[0]),
        .O(\IP2Bus_Data[1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hAFAEAAAE)) 
    \IP2Bus_Data[1]_i_23 
       (.I0(chip_select[0]),
        .I1(\IP2Bus_Data[7]_i_16_0 [24]),
        .I2(chip_select[1]),
        .I3(bank2_read[0]),
        .I4(\IP2Bus_Data[2]_i_17_0 [10]),
        .O(\IP2Bus_Data[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h4447747747477777)) 
    \IP2Bus_Data[1]_i_24 
       (.I0(test_mf_count[1]),
        .I1(bank2_read[11]),
        .I2(bank2_read[12]),
        .I3(bank2_read[16]),
        .I4(rx_buffer_adjust[57]),
        .I5(\IP2Bus_Data[2]_i_17_0 [22]),
        .O(\IP2Bus_Data[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h5555003F5555FF3F)) 
    \IP2Bus_Data[1]_i_25 
       (.I0(\IP2Bus_Data[7]_i_16_0 [55]),
        .I1(\IP2Bus_Data[7]_i_16_0 [32]),
        .I2(bank2_read[19]),
        .I3(bank2_read[18]),
        .I4(bank2_read[17]),
        .I5(\IP2Bus_Data[16]_i_18_0 [32]),
        .O(\IP2Bus_Data[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFF08000800000000)) 
    \IP2Bus_Data[1]_i_26 
       (.I0(bank2_read[22]),
        .I1(\IP2Bus_Data[28]_i_4_0 [30]),
        .I2(bank2_read[21]),
        .I3(bank2_read[20]),
        .I4(\IP2Bus_Data[16]_i_18_0 [37]),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[1]_i_27 
       (.I0(\IP2Bus_Data[2]_i_17_0 [13]),
        .I1(bank2_read[23]),
        .I2(test_err_count[33]),
        .I3(bank2_read[24]),
        .I4(out[1]),
        .I5(bank2_read[25]),
        .O(\IP2Bus_Data[1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \IP2Bus_Data[1]_i_28 
       (.I0(\IP2Bus_Data[1]_i_46_n_0 ),
        .I1(bank2_read[67]),
        .I2(\IP2Bus_Data[7]_i_16_0 [125]),
        .I3(bank2_read[66]),
        .I4(bank2_read[65]),
        .O(\IP2Bus_Data[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8000000000)) 
    \IP2Bus_Data[1]_i_29 
       (.I0(\IP2Bus_Data[1]_i_47_n_0 ),
        .I1(test_ila_count[129]),
        .I2(bank2_read[74]),
        .I3(bank2_read[76]),
        .I4(bank2_read[75]),
        .I5(\IP2Bus_Data[28]_i_81_n_0 ),
        .O(\IP2Bus_Data[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \IP2Bus_Data[1]_i_3 
       (.I0(\IP2Bus_Data[28]_i_26_n_0 ),
        .I1(\IP2Bus_Data[1]_i_10_n_0 ),
        .I2(\IP2Bus_Data[1]_i_11_n_0 ),
        .I3(\IP2Bus_Data[1]_i_12_n_0 ),
        .I4(\IP2Bus_Data[1]_i_13_n_0 ),
        .I5(\IP2Bus_Data[1]_i_14_n_0 ),
        .O(\IP2Bus_Data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[1]_i_30 
       (.I0(test_err_count[129]),
        .I1(bank2_read[72]),
        .I2(\IP2Bus_Data[31]_i_14_1 [1]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[2]_i_17_0 [49]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \IP2Bus_Data[1]_i_31 
       (.I0(bank2_read[82]),
        .I1(\IP2Bus_Data[16]_i_18_0 [156]),
        .I2(\IP2Bus_Data[7]_i_16_0 [179]),
        .I3(bank2_read[81]),
        .I4(bank2_read[80]),
        .I5(\IP2Bus_Data[2]_i_17_0 [70]),
        .O(\IP2Bus_Data[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FFFFFFFFFF)) 
    \IP2Bus_Data[1]_i_32 
       (.I0(bank2_read[82]),
        .I1(bank2_read[81]),
        .I2(bank2_read[80]),
        .I3(\IP2Bus_Data[28]_i_81_n_0 ),
        .I4(bank2_read[74]),
        .I5(\IP2Bus_Data[28]_i_83_n_0 ),
        .O(\IP2Bus_Data[1]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[1]_i_33 
       (.I0(bank2_read[89]),
        .I1(test_mf_count[161]),
        .I2(bank2_read[91]),
        .I3(bank2_read[90]),
        .I4(test_ila_count[161]),
        .O(\IP2Bus_Data[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hEFECEFEF23202323)) 
    \IP2Bus_Data[1]_i_34 
       (.I0(\IP2Bus_Data[2]_i_17_0 [61]),
        .I1(bank2_read[86]),
        .I2(bank2_read[87]),
        .I3(test_err_count[161]),
        .I4(bank2_read[88]),
        .I5(\IP2Bus_Data[28]_i_4_0 [146]),
        .O(\IP2Bus_Data[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[1]_i_35 
       (.I0(\IP2Bus_Data[31]_i_18_0 [1]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[193]),
        .I3(bank2_read[106]),
        .I4(test_err_count[193]),
        .I5(bank2_read[104]),
        .O(\IP2Bus_Data[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \IP2Bus_Data[1]_i_36 
       (.I0(\IP2Bus_Data[1]_i_48_n_0 ),
        .I1(bank2_read[112]),
        .I2(bank2_read[108]),
        .I3(bank2_read[107]),
        .I4(\IP2Bus_Data[1]_i_49_n_0 ),
        .I5(\IP2Bus_Data[12]_i_20_n_0 ),
        .O(\IP2Bus_Data[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \IP2Bus_Data[1]_i_37 
       (.I0(\IP2Bus_Data[1]_i_50_n_0 ),
        .I1(\IP2Bus_Data[1]_i_51_n_0 ),
        .I2(bank2_read[121]),
        .I3(bank2_read[120]),
        .I4(bank2_read[119]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h002A002A002A0008)) 
    \IP2Bus_Data[1]_i_38 
       (.I0(\IP2Bus_Data[1]_i_52_n_0 ),
        .I1(bank2_read[119]),
        .I2(\IP2Bus_Data[2]_i_17_0 [85]),
        .I3(\IP2Bus_Data[23]_i_17_n_0 ),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h54550000FFFFFFFF)) 
    \IP2Bus_Data[1]_i_4 
       (.I0(\IP2Bus_Data[1]_i_15_n_0 ),
        .I1(\IP2Bus_Data[28]_i_20_n_0 ),
        .I2(\IP2Bus_Data[1]_i_16_n_0 ),
        .I3(\IP2Bus_Data[1]_i_17_n_0 ),
        .I4(\IP2Bus_Data[1]_i_18_n_0 ),
        .I5(\IP2Bus_Data[23]_i_4_n_0 ),
        .O(\IP2Bus_Data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[1]_i_40 
       (.I0(\IP2Bus_Data[31]_i_2_0 [1]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[97]),
        .I3(bank2_read[58]),
        .I4(test_err_count[97]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \IP2Bus_Data[1]_i_42 
       (.I0(test_ila_count[33]),
        .I1(test_mf_count[33]),
        .I2(bank2_read[27]),
        .I3(rx_buffer_adjust[57]),
        .I4(bank2_read[28]),
        .I5(bank2_read[26]),
        .O(\IP2Bus_Data[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    \IP2Bus_Data[1]_i_43 
       (.I0(\IP2Bus_Data[7]_i_16_0 [86]),
        .I1(bank2_read[32]),
        .I2(bank2_read[33]),
        .I3(\IP2Bus_Data[16]_i_18_0 [63]),
        .I4(bank2_read[34]),
        .I5(\IP2Bus_Data[2]_i_17_0 [34]),
        .O(\IP2Bus_Data[1]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \IP2Bus_Data[1]_i_44 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [68]),
        .I2(bank2_read[36]),
        .I3(bank2_read[35]),
        .I4(\IP2Bus_Data[7]_i_16_0 [63]),
        .O(\IP2Bus_Data[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \IP2Bus_Data[1]_i_45 
       (.I0(\IP2Bus_Data[1]_i_57_n_0 ),
        .I1(\IP2Bus_Data[1]_i_58_n_0 ),
        .I2(\IP2Bus_Data[1]_i_59_n_0 ),
        .I3(\IP2Bus_Data[31]_i_73_n_0 ),
        .I4(\IP2Bus_Data[2]_i_50_n_0 ),
        .I5(\IP2Bus_Data[4]_i_18_0 [1]),
        .O(\IP2Bus_Data[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000DFFFDF)) 
    \IP2Bus_Data[1]_i_46 
       (.I0(\IP2Bus_Data[28]_i_4_0 [117]),
        .I1(bank2_read[69]),
        .I2(bank2_read[70]),
        .I3(bank2_read[68]),
        .I4(\IP2Bus_Data[16]_i_18_0 [130]),
        .I5(bank2_read[67]),
        .O(\IP2Bus_Data[1]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \IP2Bus_Data[1]_i_47 
       (.I0(rx_buffer_adjust[57]),
        .I1(bank2_read[76]),
        .I2(bank2_read[75]),
        .I3(test_mf_count[129]),
        .I4(bank2_read[74]),
        .O(\IP2Bus_Data[1]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    \IP2Bus_Data[1]_i_48 
       (.I0(test_mf_count[193]),
        .I1(rx_buffer_adjust[57]),
        .I2(bank2_read[108]),
        .I3(bank2_read[112]),
        .I4(\IP2Bus_Data[2]_i_17_0 [94]),
        .I5(bank2_read[107]),
        .O(\IP2Bus_Data[1]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h4447474774777777)) 
    \IP2Bus_Data[1]_i_49 
       (.I0(\IP2Bus_Data[7]_i_16_0 [241]),
        .I1(bank2_read[113]),
        .I2(bank2_read[114]),
        .I3(\IP2Bus_Data[7]_i_16_0 [218]),
        .I4(bank2_read[115]),
        .I5(\IP2Bus_Data[16]_i_18_0 [218]),
        .O(\IP2Bus_Data[1]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h5C5F5C5C)) 
    \IP2Bus_Data[1]_i_50 
       (.I0(\IP2Bus_Data[16]_i_18_0 [223]),
        .I1(bank2_read[117]),
        .I2(bank2_read[116]),
        .I3(\IP2Bus_Data[28]_i_4_0 [204]),
        .I4(bank2_read[118]),
        .O(\IP2Bus_Data[1]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \IP2Bus_Data[1]_i_51 
       (.I0(test_mf_count[225]),
        .I1(rx_buffer_adjust[57]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[225]),
        .I4(bank2_read[123]),
        .I5(bank2_read[124]),
        .O(\IP2Bus_Data[1]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[1]_i_52 
       (.I0(bank2_read[119]),
        .I1(\IP2Bus_Data[31]_i_3_0 [1]),
        .I2(bank2_read[121]),
        .I3(bank2_read[120]),
        .I4(test_err_count[225]),
        .O(\IP2Bus_Data[1]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \IP2Bus_Data[1]_i_53 
       (.I0(test_err_count[65]),
        .I1(\IP2Bus_Data[2]_i_17_0 [25]),
        .I2(bank2_read[39]),
        .I3(bank2_read[38]),
        .I4(\IP2Bus_Data[28]_i_4_0 [59]),
        .O(\IP2Bus_Data[1]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \IP2Bus_Data[1]_i_54 
       (.I0(\IP2Bus_Data[1]_i_60_n_0 ),
        .I1(\IP2Bus_Data[1]_i_61_n_0 ),
        .I2(bank2_read[41]),
        .I3(bank2_read[42]),
        .I4(bank2_read[43]),
        .O(\IP2Bus_Data[1]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h23202020)) 
    \IP2Bus_Data[1]_i_55 
       (.I0(\IP2Bus_Data[28]_i_4_0 [88]),
        .I1(bank2_read[53]),
        .I2(bank2_read[54]),
        .I3(bank2_read[55]),
        .I4(\IP2Bus_Data[2]_i_17_0 [37]),
        .O(\IP2Bus_Data[1]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \IP2Bus_Data[1]_i_56 
       (.I0(\IP2Bus_Data[16]_i_18_0 [99]),
        .I1(\IP2Bus_Data[7]_i_16_0 [94]),
        .I2(bank2_read[51]),
        .I3(bank2_read[50]),
        .I4(\IP2Bus_Data[16]_i_18_0 [94]),
        .O(\IP2Bus_Data[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h555555550F330FFF)) 
    \IP2Bus_Data[1]_i_57 
       (.I0(\IP2Bus_Data_reg[31] [1]),
        .I1(bank0_read[9]),
        .I2(\IP2Bus_Data[7]_i_7_0 [1]),
        .I3(bank0_read[8]),
        .I4(\IP2Bus_Data[4]_i_42_0 [1]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(\IP2Bus_Data[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFBF)) 
    \IP2Bus_Data[1]_i_58 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(Q[1]),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .I3(bank0_read[14]),
        .I4(bank0_read[13]),
        .I5(\IP2Bus_Data[31]_i_70_n_0 ),
        .O(\IP2Bus_Data[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CFF0F)) 
    \IP2Bus_Data[1]_i_59 
       (.I0(\rx_cfg_subclass_reg[1] ),
        .I1(rx_buffer_delay[1]),
        .I2(bank0_read[10]),
        .I3(\IP2Bus_Data[11]_i_23_1 [1]),
        .I4(bank0_read[12]),
        .I5(bank0_read[11]),
        .O(\IP2Bus_Data[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h08CCFFFF08CC08CC)) 
    \IP2Bus_Data[1]_i_6 
       (.I0(\IP2Bus_Data[16]_i_18_0 [6]),
        .I1(\IP2Bus_Data[11]_i_9_n_0 ),
        .I2(\IP2Bus_Data[10]_i_9_n_0 ),
        .I3(\IP2Bus_Data[1]_i_21_n_0 ),
        .I4(\IP2Bus_Data[1]_i_22_n_0 ),
        .I5(\IP2Bus_Data[1]_i_23_n_0 ),
        .O(\IP2Bus_Data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[1]_i_60 
       (.I0(\IP2Bus_Data[31]_i_9_0 [1]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[65]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[65]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[1]_i_61 
       (.I0(\IP2Bus_Data[7]_i_16_0 [117]),
        .I1(bank2_read[49]),
        .I2(\IP2Bus_Data[2]_i_17_0 [46]),
        .I3(bank2_read[48]),
        .I4(bank2_read[44]),
        .I5(rx_buffer_adjust[57]),
        .O(\IP2Bus_Data[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFDFDFFFD)) 
    \IP2Bus_Data[1]_i_7 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(bank2_read[5]),
        .I2(bank2_read[6]),
        .I3(bank2_read[7]),
        .I4(\IP2Bus_Data[2]_i_17_0 [1]),
        .I5(\IP2Bus_Data[28]_i_4_0 [1]),
        .O(\IP2Bus_Data[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h08080008AAAAAAAA)) 
    \IP2Bus_Data[1]_i_8 
       (.I0(\IP2Bus_Data[1]_i_24_n_0 ),
        .I1(\IP2Bus_Data[1]_i_25_n_0 ),
        .I2(\IP2Bus_Data[1]_i_26_n_0 ),
        .I3(\IP2Bus_Data[31]_i_76_n_0 ),
        .I4(\IP2Bus_Data[1]_i_27_n_0 ),
        .I5(\IP2Bus_Data[2]_i_46_n_0 ),
        .O(\IP2Bus_Data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h05F503F305F50FFF)) 
    \IP2Bus_Data[1]_i_9 
       (.I0(\IP2Bus_Data[31]_i_7_0 [1]),
        .I1(test_ila_count[1]),
        .I2(bank2_read[8]),
        .I3(test_err_count[1]),
        .I4(bank2_read[9]),
        .I5(bank2_read[10]),
        .O(\IP2Bus_Data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBBBBAAAAAAAA)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(\IP2Bus_Data[20]_i_2_n_0 ),
        .I1(\IP2Bus_Data[20]_i_3_n_0 ),
        .I2(\IP2Bus_Data[20]_i_4_n_0 ),
        .I3(\IP2Bus_Data[20]_i_5_n_0 ),
        .I4(\IP2Bus_Data[20]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F011)) 
    \IP2Bus_Data[20]_i_10 
       (.I0(\IP2Bus_Data[20]_i_26_n_0 ),
        .I1(bank2_read[7]),
        .I2(\IP2Bus_Data[28]_i_4_0 [20]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .I5(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000045404040)) 
    \IP2Bus_Data[20]_i_11 
       (.I0(\IP2Bus_Data[28]_i_22_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [78]),
        .I2(bank2_read[35]),
        .I3(bank2_read[36]),
        .I4(\IP2Bus_Data[16]_i_18_0 [86]),
        .I5(\IP2Bus_Data[31]_i_32_n_0 ),
        .O(\IP2Bus_Data[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FDDD5555)) 
    \IP2Bus_Data[20]_i_12 
       (.I0(\IP2Bus_Data[20]_i_27_n_0 ),
        .I1(\IP2Bus_Data[20]_i_28_n_0 ),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data[20]_i_29_n_0 ),
        .I4(\IP2Bus_Data[31]_i_10_n_0 ),
        .I5(\IP2Bus_Data[31]_i_8_n_0 ),
        .O(\IP2Bus_Data[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFF2FFFFFFF2)) 
    \IP2Bus_Data[20]_i_13 
       (.I0(bank2_read[88]),
        .I1(test_err_count[180]),
        .I2(bank2_read[87]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_4_0 [165]),
        .O(\IP2Bus_Data[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF15FFBF)) 
    \IP2Bus_Data[20]_i_14 
       (.I0(bank2_read[90]),
        .I1(test_mf_count[180]),
        .I2(bank2_read[91]),
        .I3(bank2_read[89]),
        .I4(test_ila_count[180]),
        .I5(\IP2Bus_Data[20]_i_30_n_0 ),
        .O(\IP2Bus_Data[20]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[20]_i_15 
       (.I0(\IP2Bus_Data[7]_i_16_0 [171]),
        .I1(bank2_read[83]),
        .I2(bank2_read[84]),
        .I3(\IP2Bus_Data[16]_i_18_0 [179]),
        .O(\IP2Bus_Data[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC0C5C5)) 
    \IP2Bus_Data[20]_i_16 
       (.I0(\IP2Bus_Data[20]_i_32_n_0 ),
        .I1(test_err_count[148]),
        .I2(bank2_read[72]),
        .I3(\IP2Bus_Data[31]_i_14_1 [20]),
        .I4(bank2_read[73]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[20]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \IP2Bus_Data[20]_i_17 
       (.I0(\IP2Bus_Data[7]_i_16_0 [140]),
        .I1(\IP2Bus_Data[28]_i_52_n_0 ),
        .I2(bank2_read[65]),
        .I3(bank2_read[66]),
        .I4(bank2_read[67]),
        .O(\IP2Bus_Data[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F5D7F7F7F)) 
    \IP2Bus_Data[20]_i_18 
       (.I0(\IP2Bus_Data[25]_i_41_n_0 ),
        .I1(bank2_read[68]),
        .I2(\IP2Bus_Data[16]_i_18_0 [148]),
        .I3(\IP2Bus_Data[28]_i_4_0 [136]),
        .I4(bank2_read[70]),
        .I5(bank2_read[69]),
        .O(\IP2Bus_Data[20]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00515151)) 
    \IP2Bus_Data[20]_i_19 
       (.I0(\IP2Bus_Data[28]_i_63_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [233]),
        .I2(\IP2Bus_Data[28]_i_64_n_0 ),
        .I3(bank2_read[107]),
        .I4(test_mf_count[212]),
        .O(\IP2Bus_Data[20]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(\IP2Bus_Data[20]_i_7_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[20]_i_8_n_0 ),
        .I3(\IP2Bus_Data[20]_i_9_n_0 ),
        .I4(\IP2Bus_Data[20]_i_10_n_0 ),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCFFAAAA3033)) 
    \IP2Bus_Data[20]_i_20 
       (.I0(test_err_count[212]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[212]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_18_0 [20]),
        .O(\IP2Bus_Data[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45404040)) 
    \IP2Bus_Data[20]_i_21 
       (.I0(\IP2Bus_Data[31]_i_45_n_0 ),
        .I1(test_err_count[244]),
        .I2(bank2_read[120]),
        .I3(bank2_read[121]),
        .I4(\IP2Bus_Data[31]_i_3_0 [20]),
        .I5(\IP2Bus_Data[20]_i_33_n_0 ),
        .O(\IP2Bus_Data[20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAAAAAEA)) 
    \IP2Bus_Data[20]_i_22 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(bank2_read[118]),
        .I2(\IP2Bus_Data[28]_i_4_0 [223]),
        .I3(bank2_read[117]),
        .I4(bank2_read[116]),
        .I5(\IP2Bus_Data[16]_i_18_0 [241]),
        .O(\IP2Bus_Data[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h55555555755575FF)) 
    \IP2Bus_Data[20]_i_23 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[23]_i_22_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [194]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[20]_i_34_n_0 ),
        .I5(\IP2Bus_Data[28]_i_20_n_0 ),
        .O(\IP2Bus_Data[20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8A888AAA8AAA8AAA)) 
    \IP2Bus_Data[20]_i_24 
       (.I0(\IP2Bus_Data[27]_i_32_n_0 ),
        .I1(bank2_read[23]),
        .I2(test_err_count[52]),
        .I3(bank2_read[24]),
        .I4(out[20]),
        .I5(bank2_read[25]),
        .O(\IP2Bus_Data[20]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00F4FFF4FFFFFFFF)) 
    \IP2Bus_Data[20]_i_25 
       (.I0(\IP2Bus_Data[28]_i_4_0 [49]),
        .I1(bank2_read[22]),
        .I2(bank2_read[21]),
        .I3(bank2_read[20]),
        .I4(\IP2Bus_Data[16]_i_18_0 [55]),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[20]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    \IP2Bus_Data[20]_i_26 
       (.I0(\IP2Bus_Data[20]_i_35_n_0 ),
        .I1(bank2_read[11]),
        .I2(test_mf_count[20]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[20]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF2EFFFFFF2E)) 
    \IP2Bus_Data[20]_i_27 
       (.I0(\IP2Bus_Data[20]_i_36_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[84]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .I5(\IP2Bus_Data[28]_i_4_0 [78]),
        .O(\IP2Bus_Data[20]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAEAAAEAAAEA)) 
    \IP2Bus_Data[20]_i_28 
       (.I0(\IP2Bus_Data[20]_i_37_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [109]),
        .I2(bank2_read[51]),
        .I3(bank2_read[50]),
        .I4(\IP2Bus_Data[16]_i_18_0 [117]),
        .I5(bank2_read[52]),
        .O(\IP2Bus_Data[20]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[20]_i_29 
       (.I0(\IP2Bus_Data[31]_i_2_0 [20]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[116]),
        .I3(bank2_read[58]),
        .I4(test_err_count[116]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000551515)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(\IP2Bus_Data[20]_i_11_n_0 ),
        .I1(test_mf_count[52]),
        .I2(bank2_read[27]),
        .I3(test_ila_count[52]),
        .I4(bank2_read[26]),
        .I5(\IP2Bus_Data[20]_i_12_n_0 ),
        .O(\IP2Bus_Data[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[20]_i_30 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [20]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[20]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[20]_i_31 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in292_in),
        .O(bank2_read[84]));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[20]_i_32 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[148]),
        .I2(test_ila_count[148]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[20]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055004040)) 
    \IP2Bus_Data[20]_i_33 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(test_mf_count[244]),
        .I2(bank2_read[123]),
        .I3(test_ila_count[244]),
        .I4(bank2_read[122]),
        .I5(\IP2Bus_Data[26]_i_44_n_0 ),
        .O(\IP2Bus_Data[20]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF553F)) 
    \IP2Bus_Data[20]_i_34 
       (.I0(\IP2Bus_Data[7]_i_16_0 [202]),
        .I1(bank2_read[100]),
        .I2(\IP2Bus_Data[16]_i_18_0 [210]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .O(\IP2Bus_Data[20]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[20]_i_35 
       (.I0(\IP2Bus_Data[31]_i_7_0 [20]),
        .I1(bank2_read[9]),
        .I2(test_ila_count[20]),
        .I3(bank2_read[10]),
        .I4(test_err_count[20]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[20]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF15BF15BF)) 
    \IP2Bus_Data[20]_i_36 
       (.I0(bank2_read[42]),
        .I1(test_mf_count[84]),
        .I2(bank2_read[43]),
        .I3(test_ila_count[84]),
        .I4(\IP2Bus_Data[31]_i_9_0 [20]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[20]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \IP2Bus_Data[20]_i_37 
       (.I0(\IP2Bus_Data[28]_i_4_0 [107]),
        .I1(bank2_read[53]),
        .I2(bank2_read[54]),
        .I3(bank2_read[52]),
        .I4(bank2_read[50]),
        .I5(bank2_read[51]),
        .O(\IP2Bus_Data[20]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000055FD)) 
    \IP2Bus_Data[20]_i_4 
       (.I0(\IP2Bus_Data[28]_i_27_n_0 ),
        .I1(\IP2Bus_Data[20]_i_13_n_0 ),
        .I2(\IP2Bus_Data[20]_i_14_n_0 ),
        .I3(\IP2Bus_Data[20]_i_15_n_0 ),
        .I4(\IP2Bus_Data[20]_i_16_n_0 ),
        .I5(\IP2Bus_Data[23]_i_23_n_0 ),
        .O(\IP2Bus_Data[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABABABAAAAAAAA)) 
    \IP2Bus_Data[20]_i_5 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[28]_i_26_n_0 ),
        .I2(\IP2Bus_Data[20]_i_17_n_0 ),
        .I3(bank2_read[59]),
        .I4(test_mf_count[116]),
        .I5(\IP2Bus_Data[20]_i_18_n_0 ),
        .O(\IP2Bus_Data[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404000)) 
    \IP2Bus_Data[20]_i_6 
       (.I0(\IP2Bus_Data[20]_i_19_n_0 ),
        .I1(\IP2Bus_Data[20]_i_20_n_0 ),
        .I2(\IP2Bus_Data[26]_i_20_n_0 ),
        .I3(\IP2Bus_Data[20]_i_21_n_0 ),
        .I4(\IP2Bus_Data[20]_i_22_n_0 ),
        .I5(\IP2Bus_Data[20]_i_23_n_0 ),
        .O(\IP2Bus_Data[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A000080000)) 
    \IP2Bus_Data[20]_i_7 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [24]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(bank2_read[4]),
        .I5(\IP2Bus_Data[7]_i_16_0 [16]),
        .O(\IP2Bus_Data[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[20]_i_8 
       (.I0(\IP2Bus_Data[21]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [20]),
        .I2(\IP2Bus_Data[25]_i_29_n_0 ),
        .I3(Q[20]),
        .I4(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A200FFFFFFFF)) 
    \IP2Bus_Data[20]_i_9 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [47]),
        .I2(\IP2Bus_Data[25]_i_8_n_0 ),
        .I3(\IP2Bus_Data[20]_i_24_n_0 ),
        .I4(\IP2Bus_Data[20]_i_25_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABABABAAABAAA)) 
    \IP2Bus_Data[21]_i_1 
       (.I0(\IP2Bus_Data[21]_i_2_n_0 ),
        .I1(\IP2Bus_Data[21]_i_3_n_0 ),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data[21]_i_4_n_0 ),
        .I4(\IP2Bus_Data[21]_i_5_n_0 ),
        .I5(\IP2Bus_Data[23]_i_4_n_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[21]_i_10 
       (.I0(test_ila_count[53]),
        .I1(bank2_read[26]),
        .I2(bank2_read[27]),
        .I3(test_mf_count[53]),
        .O(\IP2Bus_Data[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0400FFFFFFFF)) 
    \IP2Bus_Data[21]_i_11 
       (.I0(\IP2Bus_Data[28]_i_42_n_0 ),
        .I1(bank2_read[54]),
        .I2(bank2_read[53]),
        .I3(\IP2Bus_Data[28]_i_4_0 [108]),
        .I4(\IP2Bus_Data[21]_i_22_n_0 ),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[21]_i_12 
       (.I0(\IP2Bus_Data[31]_i_2_0 [21]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[117]),
        .I3(bank2_read[58]),
        .I4(test_err_count[117]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[21]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \IP2Bus_Data[21]_i_13 
       (.I0(\IP2Bus_Data[21]_i_23_n_0 ),
        .I1(bank2_read[38]),
        .I2(\IP2Bus_Data[28]_i_4_0 [79]),
        .I3(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[21]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    \IP2Bus_Data[21]_i_14 
       (.I0(\IP2Bus_Data[28]_i_4_0 [137]),
        .I1(\IP2Bus_Data[22]_i_31_n_0 ),
        .I2(bank2_read[59]),
        .I3(test_mf_count[117]),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h1101010111111111)) 
    \IP2Bus_Data[21]_i_15 
       (.I0(\IP2Bus_Data[12]_i_24_n_0 ),
        .I1(\IP2Bus_Data[21]_i_24_n_0 ),
        .I2(\IP2Bus_Data[21]_i_25_n_0 ),
        .I3(bank2_read[89]),
        .I4(\IP2Bus_Data[31]_i_14_0 [21]),
        .I5(\IP2Bus_Data[23]_i_39_n_0 ),
        .O(\IP2Bus_Data[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC5C0C5)) 
    \IP2Bus_Data[21]_i_16 
       (.I0(\IP2Bus_Data[21]_i_26_n_0 ),
        .I1(test_err_count[149]),
        .I2(bank2_read[72]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[31]_i_14_1 [21]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    \IP2Bus_Data[21]_i_17 
       (.I0(test_err_count[213]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [21]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[213]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0010001000110000)) 
    \IP2Bus_Data[21]_i_18 
       (.I0(bank2_read[116]),
        .I1(bank2_read[117]),
        .I2(\IP2Bus_Data[28]_i_4_0 [224]),
        .I3(\IP2Bus_Data[27]_i_30_n_0 ),
        .I4(\IP2Bus_Data[21]_i_27_n_0 ),
        .I5(bank2_read[118]),
        .O(\IP2Bus_Data[21]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[21]_i_19 
       (.I0(bank2_read[104]),
        .I1(bank2_read[106]),
        .I2(bank2_read[105]),
        .I3(test_mf_count[213]),
        .I4(bank2_read[107]),
        .O(\IP2Bus_Data[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \IP2Bus_Data[21]_i_2 
       (.I0(\IP2Bus_Data[21]_i_6_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[21]_i_7_n_0 ),
        .I3(\IP2Bus_Data[21]_i_8_n_0 ),
        .I4(\IP2Bus_Data[31]_i_24_n_0 ),
        .I5(\IP2Bus_Data[21]_i_9_n_0 ),
        .O(\IP2Bus_Data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555557FFFFFFFF)) 
    \IP2Bus_Data[21]_i_20 
       (.I0(\IP2Bus_Data[31]_i_73_n_0 ),
        .I1(bank0_read[14]),
        .I2(bank0_read[13]),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(\IP2Bus_Data[21]_i_28_n_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(\IP2Bus_Data[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    \IP2Bus_Data[21]_i_21 
       (.I0(\IP2Bus_Data[21]_i_29_n_0 ),
        .I1(bank2_read[11]),
        .I2(test_mf_count[21]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[21]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \IP2Bus_Data[21]_i_22 
       (.I0(bank2_read[58]),
        .I1(bank2_read[57]),
        .I2(bank2_read[56]),
        .I3(\IP2Bus_Data[28]_i_12_n_0 ),
        .O(\IP2Bus_Data[21]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \IP2Bus_Data[21]_i_23 
       (.I0(\IP2Bus_Data[21]_i_30_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[85]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .O(\IP2Bus_Data[21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFF2FFFFFFF2)) 
    \IP2Bus_Data[21]_i_24 
       (.I0(bank2_read[88]),
        .I1(test_err_count[181]),
        .I2(bank2_read[87]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_4_0 [166]),
        .O(\IP2Bus_Data[21]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDCFFF)) 
    \IP2Bus_Data[21]_i_25 
       (.I0(test_ila_count[181]),
        .I1(bank2_read[89]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[181]),
        .I4(bank2_read[90]),
        .O(\IP2Bus_Data[21]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[21]_i_26 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[149]),
        .I2(test_ila_count[149]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[21]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h2022202220002022)) 
    \IP2Bus_Data[21]_i_27 
       (.I0(\IP2Bus_Data[21]_i_31_n_0 ),
        .I1(bank2_read[119]),
        .I2(test_err_count[245]),
        .I3(bank2_read[120]),
        .I4(bank2_read[121]),
        .I5(\IP2Bus_Data[31]_i_3_0 [21]),
        .O(\IP2Bus_Data[21]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[21]_i_28 
       (.I0(bank0_read[11]),
        .I1(bank0_read[10]),
        .I2(bank0_read[12]),
        .I3(bank0_read[9]),
        .I4(bank0_read[8]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(\IP2Bus_Data[21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[21]_i_29 
       (.I0(\IP2Bus_Data[31]_i_7_0 [21]),
        .I1(bank2_read[9]),
        .I2(test_ila_count[21]),
        .I3(bank2_read[10]),
        .I4(test_err_count[21]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h888A8A8AAAAAAAAA)) 
    \IP2Bus_Data[21]_i_3 
       (.I0(\IP2Bus_Data[21]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_8_n_0 ),
        .I2(\IP2Bus_Data[21]_i_11_n_0 ),
        .I3(\IP2Bus_Data[31]_i_12_n_0 ),
        .I4(\IP2Bus_Data[21]_i_12_n_0 ),
        .I5(\IP2Bus_Data[21]_i_13_n_0 ),
        .O(\IP2Bus_Data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[21]_i_30 
       (.I0(\IP2Bus_Data[31]_i_9_0 [21]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[85]),
        .I3(bank2_read[42]),
        .I4(bank2_read[43]),
        .I5(test_mf_count[85]),
        .O(\IP2Bus_Data[21]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    \IP2Bus_Data[21]_i_31 
       (.I0(bank2_read[123]),
        .I1(test_mf_count[245]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[245]),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[21]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBABB)) 
    \IP2Bus_Data[21]_i_4 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[21]_i_14_n_0 ),
        .I2(\IP2Bus_Data[21]_i_15_n_0 ),
        .I3(\IP2Bus_Data[28]_i_26_n_0 ),
        .I4(\IP2Bus_Data[21]_i_16_n_0 ),
        .O(\IP2Bus_Data[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD0DDDDDDD)) 
    \IP2Bus_Data[21]_i_5 
       (.I0(\IP2Bus_Data[28]_i_4_0 [195]),
        .I1(\IP2Bus_Data[22]_i_16_n_0 ),
        .I2(\IP2Bus_Data[26]_i_20_n_0 ),
        .I3(\IP2Bus_Data[21]_i_17_n_0 ),
        .I4(\IP2Bus_Data[21]_i_18_n_0 ),
        .I5(\IP2Bus_Data[21]_i_19_n_0 ),
        .O(\IP2Bus_Data[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[21]_i_6 
       (.I0(\IP2Bus_Data[21]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [21]),
        .I2(\IP2Bus_Data[25]_i_29_n_0 ),
        .I3(Q[21]),
        .I4(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h555555D555555555)) 
    \IP2Bus_Data[21]_i_7 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [50]),
        .I2(bank2_read[22]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[21]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[21]_i_8 
       (.I0(\IP2Bus_Data[28]_i_37_n_0 ),
        .I1(out[21]),
        .I2(bank2_read[25]),
        .I3(bank2_read[24]),
        .I4(test_err_count[53]),
        .O(\IP2Bus_Data[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F011)) 
    \IP2Bus_Data[21]_i_9 
       (.I0(\IP2Bus_Data[21]_i_21_n_0 ),
        .I1(bank2_read[7]),
        .I2(\IP2Bus_Data[28]_i_4_0 [21]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .I5(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABAAABAAAAA)) 
    \IP2Bus_Data[22]_i_1 
       (.I0(\IP2Bus_Data[22]_i_2_n_0 ),
        .I1(\IP2Bus_Data[22]_i_3_n_0 ),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data[22]_i_4_n_0 ),
        .I4(\IP2Bus_Data[23]_i_4_n_0 ),
        .I5(\IP2Bus_Data[22]_i_5_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAAAAEEAEEEAEEEAE)) 
    \IP2Bus_Data[22]_i_10 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_10_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [109]),
        .I3(\IP2Bus_Data[23]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[22]_i_22_n_0 ),
        .O(\IP2Bus_Data[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABBAFBBAFBBAF)) 
    \IP2Bus_Data[22]_i_11 
       (.I0(\IP2Bus_Data[28]_i_49_n_0 ),
        .I1(test_err_count[86]),
        .I2(\IP2Bus_Data[22]_i_23_n_0 ),
        .I3(bank2_read[40]),
        .I4(\IP2Bus_Data[31]_i_9_0 [22]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[22]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \IP2Bus_Data[22]_i_12 
       (.I0(test_mf_count[54]),
        .I1(bank2_read[27]),
        .I2(bank2_read[26]),
        .I3(test_ila_count[54]),
        .I4(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    \IP2Bus_Data[22]_i_13 
       (.I0(test_err_count[214]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [22]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[214]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFFFDFD)) 
    \IP2Bus_Data[22]_i_14 
       (.I0(\IP2Bus_Data[22]_i_24_n_0 ),
        .I1(bank2_read[116]),
        .I2(bank2_read[117]),
        .I3(\IP2Bus_Data[28]_i_4_0 [225]),
        .I4(bank2_read[118]),
        .I5(\IP2Bus_Data[27]_i_30_n_0 ),
        .O(\IP2Bus_Data[22]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[22]_i_15 
       (.I0(bank2_read[104]),
        .I1(bank2_read[106]),
        .I2(bank2_read[105]),
        .I3(test_mf_count[214]),
        .I4(bank2_read[107]),
        .O(\IP2Bus_Data[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \IP2Bus_Data[22]_i_16 
       (.I0(bank2_read[96]),
        .I1(bank2_read[92]),
        .I2(bank2_read[97]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(bank2_read[101]),
        .I5(bank2_read[102]),
        .O(\IP2Bus_Data[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC0C5C5)) 
    \IP2Bus_Data[22]_i_17 
       (.I0(\IP2Bus_Data[22]_i_25_n_0 ),
        .I1(test_err_count[150]),
        .I2(bank2_read[72]),
        .I3(\IP2Bus_Data[31]_i_14_1 [22]),
        .I4(bank2_read[73]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4777)) 
    \IP2Bus_Data[22]_i_18 
       (.I0(test_ila_count[182]),
        .I1(bank2_read[90]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[182]),
        .I4(bank2_read[89]),
        .I5(\IP2Bus_Data[22]_i_28_n_0 ),
        .O(\IP2Bus_Data[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00FF004500000045)) 
    \IP2Bus_Data[22]_i_19 
       (.I0(bank2_read[87]),
        .I1(test_err_count[182]),
        .I2(bank2_read[88]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_4_0 [167]),
        .O(\IP2Bus_Data[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \IP2Bus_Data[22]_i_2 
       (.I0(\IP2Bus_Data[22]_i_6_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[22]_i_7_n_0 ),
        .I3(\IP2Bus_Data[22]_i_8_n_0 ),
        .I4(\IP2Bus_Data[31]_i_24_n_0 ),
        .I5(\IP2Bus_Data[22]_i_9_n_0 ),
        .O(\IP2Bus_Data[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[22]_i_20 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [138]),
        .I2(\IP2Bus_Data[22]_i_31_n_0 ),
        .I3(bank2_read[59]),
        .I4(test_mf_count[118]),
        .O(\IP2Bus_Data[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    \IP2Bus_Data[22]_i_21 
       (.I0(\IP2Bus_Data[22]_i_32_n_0 ),
        .I1(bank2_read[11]),
        .I2(test_mf_count[22]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F808F808)) 
    \IP2Bus_Data[22]_i_22 
       (.I0(test_ila_count[118]),
        .I1(bank2_read[58]),
        .I2(bank2_read[57]),
        .I3(\IP2Bus_Data[31]_i_2_0 [22]),
        .I4(test_err_count[118]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[22]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h54441000)) 
    \IP2Bus_Data[22]_i_23 
       (.I0(bank2_read[41]),
        .I1(bank2_read[42]),
        .I2(test_mf_count[86]),
        .I3(bank2_read[43]),
        .I4(test_ila_count[86]),
        .O(\IP2Bus_Data[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h2022202220002022)) 
    \IP2Bus_Data[22]_i_24 
       (.I0(\IP2Bus_Data[22]_i_33_n_0 ),
        .I1(bank2_read[119]),
        .I2(test_err_count[246]),
        .I3(bank2_read[120]),
        .I4(bank2_read[121]),
        .I5(\IP2Bus_Data[31]_i_3_0 [22]),
        .O(\IP2Bus_Data[22]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[22]_i_25 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[150]),
        .I2(test_ila_count[150]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[22]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[22]_i_26 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in304_in),
        .O(bank2_read[90]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[22]_i_27 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in306_in),
        .O(bank2_read[91]));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[22]_i_28 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [22]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[22]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[22]_i_29 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in298_in),
        .O(bank2_read[87]));
  LUT6 #(
    .INIT(64'h00000000AAAAAEEE)) 
    \IP2Bus_Data[22]_i_3 
       (.I0(\IP2Bus_Data[22]_i_10_n_0 ),
        .I1(\IP2Bus_Data[22]_i_11_n_0 ),
        .I2(bank2_read[38]),
        .I3(\IP2Bus_Data[28]_i_4_0 [80]),
        .I4(\IP2Bus_Data[31]_i_10_n_0 ),
        .I5(\IP2Bus_Data[22]_i_12_n_0 ),
        .O(\IP2Bus_Data[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[22]_i_30 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in296_in),
        .O(bank2_read[86]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \IP2Bus_Data[22]_i_31 
       (.I0(bank2_read[66]),
        .I1(bank2_read[65]),
        .I2(bank2_read[67]),
        .I3(\IP2Bus_Data[23]_i_42_n_0 ),
        .I4(\IP2Bus_Data[28]_i_52_n_0 ),
        .O(\IP2Bus_Data[22]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    \IP2Bus_Data[22]_i_32 
       (.I0(test_err_count[22]),
        .I1(\IP2Bus_Data[31]_i_7_0 [22]),
        .I2(bank2_read[9]),
        .I3(bank2_read[10]),
        .I4(test_ila_count[22]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[22]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    \IP2Bus_Data[22]_i_33 
       (.I0(bank2_read[123]),
        .I1(test_mf_count[246]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[246]),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[22]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h77F7000077F777F7)) 
    \IP2Bus_Data[22]_i_4 
       (.I0(\IP2Bus_Data[26]_i_20_n_0 ),
        .I1(\IP2Bus_Data[22]_i_13_n_0 ),
        .I2(\IP2Bus_Data[22]_i_14_n_0 ),
        .I3(\IP2Bus_Data[22]_i_15_n_0 ),
        .I4(\IP2Bus_Data[22]_i_16_n_0 ),
        .I5(\IP2Bus_Data[28]_i_4_0 [196]),
        .O(\IP2Bus_Data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04540404)) 
    \IP2Bus_Data[22]_i_5 
       (.I0(\IP2Bus_Data[23]_i_23_n_0 ),
        .I1(\IP2Bus_Data[22]_i_17_n_0 ),
        .I2(\IP2Bus_Data[28]_i_27_n_0 ),
        .I3(\IP2Bus_Data[22]_i_18_n_0 ),
        .I4(\IP2Bus_Data[22]_i_19_n_0 ),
        .I5(\IP2Bus_Data[22]_i_20_n_0 ),
        .O(\IP2Bus_Data[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \IP2Bus_Data[22]_i_6 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(Q[22]),
        .I2(\IP2Bus_Data[31]_i_26_n_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data_reg[31] [22]),
        .O(\IP2Bus_Data[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h555555D555555555)) 
    \IP2Bus_Data[22]_i_7 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [51]),
        .I2(bank2_read[22]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[22]_i_8 
       (.I0(\IP2Bus_Data[28]_i_37_n_0 ),
        .I1(out[22]),
        .I2(bank2_read[25]),
        .I3(bank2_read[24]),
        .I4(test_err_count[54]),
        .O(\IP2Bus_Data[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F011)) 
    \IP2Bus_Data[22]_i_9 
       (.I0(\IP2Bus_Data[22]_i_21_n_0 ),
        .I1(bank2_read[7]),
        .I2(\IP2Bus_Data[28]_i_4_0 [22]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .I5(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAABABBBBAAAAAAAA)) 
    \IP2Bus_Data[23]_i_1 
       (.I0(\IP2Bus_Data[23]_i_2_n_0 ),
        .I1(\IP2Bus_Data[23]_i_3_n_0 ),
        .I2(\IP2Bus_Data[23]_i_4_n_0 ),
        .I3(\IP2Bus_Data[23]_i_5_n_0 ),
        .I4(\IP2Bus_Data[23]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \IP2Bus_Data[23]_i_10 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(Q[23]),
        .I2(\IP2Bus_Data[31]_i_26_n_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data_reg[31] [23]),
        .O(\IP2Bus_Data[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEAEEEAEEEAE)) 
    \IP2Bus_Data[23]_i_11 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_10_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [110]),
        .I3(\IP2Bus_Data[23]_i_28_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[23]_i_29_n_0 ),
        .O(\IP2Bus_Data[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABBAFBBAFBBAF)) 
    \IP2Bus_Data[23]_i_12 
       (.I0(\IP2Bus_Data[28]_i_49_n_0 ),
        .I1(test_err_count[87]),
        .I2(\IP2Bus_Data[23]_i_30_n_0 ),
        .I3(bank2_read[40]),
        .I4(\IP2Bus_Data[31]_i_9_0 [23]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[23]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[23]_i_13 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in200_in),
        .O(bank2_read[38]));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \IP2Bus_Data[23]_i_14 
       (.I0(test_mf_count[55]),
        .I1(bank2_read[27]),
        .I2(bank2_read[26]),
        .I3(test_ila_count[55]),
        .I4(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[23]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[23]_i_15 
       (.I0(bank2_read[119]),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .O(\IP2Bus_Data[23]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[23]_i_16 
       (.I0(bank2_read[123]),
        .I1(bank2_read[124]),
        .I2(bank2_read[122]),
        .O(\IP2Bus_Data[23]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[23]_i_17 
       (.I0(bank2_read[118]),
        .I1(bank2_read[116]),
        .I2(bank2_read[117]),
        .O(\IP2Bus_Data[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h15FFFFFF)) 
    \IP2Bus_Data[23]_i_18 
       (.I0(\IP2Bus_Data[28]_i_63_n_0 ),
        .I1(bank2_read[107]),
        .I2(test_mf_count[215]),
        .I3(\IP2Bus_Data[23]_i_33_n_0 ),
        .I4(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5455545454555555)) 
    \IP2Bus_Data[23]_i_19 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(bank2_read[116]),
        .I2(bank2_read[117]),
        .I3(\IP2Bus_Data[28]_i_4_0 [226]),
        .I4(bank2_read[118]),
        .I5(\IP2Bus_Data[23]_i_34_n_0 ),
        .O(\IP2Bus_Data[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB000B000B000)) 
    \IP2Bus_Data[23]_i_2 
       (.I0(\IP2Bus_Data[23]_i_7_n_0 ),
        .I1(\IP2Bus_Data[23]_i_8_n_0 ),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(\IP2Bus_Data[23]_i_9_n_0 ),
        .I4(\IP2Bus_Data[23]_i_10_n_0 ),
        .I5(chip_select[0]),
        .O(\IP2Bus_Data[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[23]_i_20 
       (.I0(bank2_read[97]),
        .I1(bank2_read[92]),
        .I2(bank2_read[96]),
        .O(\IP2Bus_Data[23]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[23]_i_21 
       (.I0(bank2_read[98]),
        .I1(bank2_read[99]),
        .I2(bank2_read[100]),
        .O(\IP2Bus_Data[23]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[23]_i_22 
       (.I0(bank2_read[101]),
        .I1(bank2_read[102]),
        .O(\IP2Bus_Data[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h77777777777F7777)) 
    \IP2Bus_Data[23]_i_23 
       (.I0(\IP2Bus_Data[28]_i_52_n_0 ),
        .I1(\IP2Bus_Data[28]_i_53_n_0 ),
        .I2(\IP2Bus_Data[28]_i_54_n_0 ),
        .I3(\IP2Bus_Data[28]_i_55_n_0 ),
        .I4(\IP2Bus_Data[28]_i_56_n_0 ),
        .I5(\IP2Bus_Data[28]_i_57_n_0 ),
        .O(\IP2Bus_Data[23]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC0C5C5)) 
    \IP2Bus_Data[23]_i_24 
       (.I0(\IP2Bus_Data[23]_i_37_n_0 ),
        .I1(test_err_count[151]),
        .I2(bank2_read[72]),
        .I3(\IP2Bus_Data[31]_i_14_1 [23]),
        .I4(bank2_read[73]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[23]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hA222AAAA)) 
    \IP2Bus_Data[23]_i_25 
       (.I0(\IP2Bus_Data[23]_i_38_n_0 ),
        .I1(\IP2Bus_Data[23]_i_39_n_0 ),
        .I2(\IP2Bus_Data[31]_i_14_0 [23]),
        .I3(bank2_read[89]),
        .I4(\IP2Bus_Data[23]_i_41_n_0 ),
        .O(\IP2Bus_Data[23]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \IP2Bus_Data[23]_i_26 
       (.I0(test_mf_count[119]),
        .I1(bank2_read[59]),
        .I2(\IP2Bus_Data[28]_i_4_0 [139]),
        .I3(\IP2Bus_Data[28]_i_77_n_0 ),
        .I4(\IP2Bus_Data[28]_i_52_n_0 ),
        .I5(\IP2Bus_Data[23]_i_42_n_0 ),
        .O(\IP2Bus_Data[23]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    \IP2Bus_Data[23]_i_27 
       (.I0(\IP2Bus_Data[23]_i_43_n_0 ),
        .I1(bank2_read[11]),
        .I2(test_mf_count[23]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[23]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \IP2Bus_Data[23]_i_28 
       (.I0(bank2_read[51]),
        .I1(bank2_read[50]),
        .I2(bank2_read[52]),
        .I3(bank2_read[54]),
        .I4(bank2_read[53]),
        .O(\IP2Bus_Data[23]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F808F808)) 
    \IP2Bus_Data[23]_i_29 
       (.I0(test_ila_count[119]),
        .I1(bank2_read[58]),
        .I2(bank2_read[57]),
        .I3(\IP2Bus_Data[31]_i_2_0 [23]),
        .I4(test_err_count[119]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAEEE)) 
    \IP2Bus_Data[23]_i_3 
       (.I0(\IP2Bus_Data[23]_i_11_n_0 ),
        .I1(\IP2Bus_Data[23]_i_12_n_0 ),
        .I2(bank2_read[38]),
        .I3(\IP2Bus_Data[28]_i_4_0 [81]),
        .I4(\IP2Bus_Data[31]_i_10_n_0 ),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h54441000)) 
    \IP2Bus_Data[23]_i_30 
       (.I0(bank2_read[41]),
        .I1(bank2_read[42]),
        .I2(test_mf_count[87]),
        .I3(bank2_read[43]),
        .I4(test_ila_count[87]),
        .O(\IP2Bus_Data[23]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[23]_i_32 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in360_in),
        .O(bank2_read[118]));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    \IP2Bus_Data[23]_i_33 
       (.I0(test_err_count[215]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [23]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[215]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[23]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA8A00002202)) 
    \IP2Bus_Data[23]_i_34 
       (.I0(\IP2Bus_Data[23]_i_45_n_0 ),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .I3(\IP2Bus_Data[31]_i_3_0 [23]),
        .I4(bank2_read[119]),
        .I5(test_err_count[247]),
        .O(\IP2Bus_Data[23]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[23]_i_35 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in318_in),
        .O(bank2_read[97]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[23]_i_36 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in316_in),
        .O(bank2_read[96]));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[23]_i_37 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[151]),
        .I2(test_ila_count[151]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[23]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00FF004500000045)) 
    \IP2Bus_Data[23]_i_38 
       (.I0(bank2_read[87]),
        .I1(test_err_count[183]),
        .I2(bank2_read[88]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_4_0 [168]),
        .O(\IP2Bus_Data[23]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[23]_i_39 
       (.I0(bank2_read[86]),
        .I1(bank2_read[87]),
        .I2(bank2_read[88]),
        .O(\IP2Bus_Data[23]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \IP2Bus_Data[23]_i_4 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[26]_i_20_n_0 ),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data[23]_i_16_n_0 ),
        .I4(\IP2Bus_Data[23]_i_17_n_0 ),
        .I5(\IP2Bus_Data[31]_i_17_n_0 ),
        .O(\IP2Bus_Data[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[23]_i_40 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in302_in),
        .O(bank2_read[89]));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[23]_i_41 
       (.I0(bank2_read[89]),
        .I1(test_mf_count[183]),
        .I2(bank2_read[91]),
        .I3(bank2_read[90]),
        .I4(test_ila_count[183]),
        .O(\IP2Bus_Data[23]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[23]_i_42 
       (.I0(bank2_read[68]),
        .I1(bank2_read[69]),
        .I2(bank2_read[70]),
        .O(\IP2Bus_Data[23]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    \IP2Bus_Data[23]_i_43 
       (.I0(test_err_count[23]),
        .I1(\IP2Bus_Data[31]_i_7_0 [23]),
        .I2(bank2_read[9]),
        .I3(bank2_read[10]),
        .I4(test_ila_count[23]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[23]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    \IP2Bus_Data[23]_i_45 
       (.I0(bank2_read[123]),
        .I1(test_mf_count[247]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[247]),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[23]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE0EEEEEEEEEE)) 
    \IP2Bus_Data[23]_i_5 
       (.I0(\IP2Bus_Data[23]_i_18_n_0 ),
        .I1(\IP2Bus_Data[23]_i_19_n_0 ),
        .I2(\IP2Bus_Data[23]_i_20_n_0 ),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[23]_i_22_n_0 ),
        .I5(\IP2Bus_Data[28]_i_4_0 [197]),
        .O(\IP2Bus_Data[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000ABFB)) 
    \IP2Bus_Data[23]_i_6 
       (.I0(\IP2Bus_Data[23]_i_23_n_0 ),
        .I1(\IP2Bus_Data[23]_i_24_n_0 ),
        .I2(\IP2Bus_Data[28]_i_27_n_0 ),
        .I3(\IP2Bus_Data[23]_i_25_n_0 ),
        .I4(\IP2Bus_Data[23]_i_26_n_0 ),
        .I5(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h555555D555555555)) 
    \IP2Bus_Data[23]_i_7 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [52]),
        .I2(bank2_read[22]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[23]_i_8 
       (.I0(\IP2Bus_Data[28]_i_37_n_0 ),
        .I1(out[23]),
        .I2(bank2_read[25]),
        .I3(bank2_read[24]),
        .I4(test_err_count[55]),
        .O(\IP2Bus_Data[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F011)) 
    \IP2Bus_Data[23]_i_9 
       (.I0(\IP2Bus_Data[23]_i_27_n_0 ),
        .I1(bank2_read[7]),
        .I2(\IP2Bus_Data[28]_i_4_0 [23]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .I5(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEFEFAAAAAAAA)) 
    \IP2Bus_Data[24]_i_1 
       (.I0(\IP2Bus_Data[24]_i_2_n_0 ),
        .I1(\IP2Bus_Data[24]_i_3_n_0 ),
        .I2(\IP2Bus_Data[24]_i_4_n_0 ),
        .I3(\IP2Bus_Data[24]_i_5_n_0 ),
        .I4(\IP2Bus_Data[24]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hF088FFFF00000000)) 
    \IP2Bus_Data[24]_i_10 
       (.I0(\IP2Bus_Data[28]_i_4_0 [53]),
        .I1(bank2_read[21]),
        .I2(\IP2Bus_Data[16]_i_18_0 [49]),
        .I3(bank2_read[20]),
        .I4(\IP2Bus_Data[24]_i_25_n_0 ),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[24]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h555D5555)) 
    \IP2Bus_Data[24]_i_11 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [48]),
        .I2(bank2_read[17]),
        .I3(bank2_read[18]),
        .I4(bank2_read[19]),
        .O(\IP2Bus_Data[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5F5D555D5F555555)) 
    \IP2Bus_Data[24]_i_12 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(bank2_read[52]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [110]),
        .I5(\IP2Bus_Data[16]_i_18_0 [111]),
        .O(\IP2Bus_Data[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[24]_i_13 
       (.I0(\IP2Bus_Data[31]_i_2_0 [24]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[120]),
        .I3(bank2_read[58]),
        .I4(test_err_count[120]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBBABABBBA)) 
    \IP2Bus_Data[24]_i_14 
       (.I0(\IP2Bus_Data[26]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_10_n_0 ),
        .I2(\IP2Bus_Data[28]_i_49_n_0 ),
        .I3(bank2_read[40]),
        .I4(test_err_count[88]),
        .I5(\IP2Bus_Data[24]_i_26_n_0 ),
        .O(\IP2Bus_Data[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10151515)) 
    \IP2Bus_Data[24]_i_15 
       (.I0(bank2_read[35]),
        .I1(\IP2Bus_Data[16]_i_18_0 [80]),
        .I2(bank2_read[36]),
        .I3(bank2_read[37]),
        .I4(\IP2Bus_Data[28]_i_4_0 [82]),
        .I5(\IP2Bus_Data[24]_i_27_n_0 ),
        .O(\IP2Bus_Data[24]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[24]_i_16 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in180_in),
        .O(bank2_read[28]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[24]_i_17 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in178_in),
        .O(bank2_read[27]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[24]_i_18 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in176_in),
        .O(bank2_read[26]));
  LUT6 #(
    .INIT(64'h55555555D555D5FF)) 
    \IP2Bus_Data[24]_i_19 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(bank2_read[101]),
        .I2(\IP2Bus_Data[28]_i_4_0 [198]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[24]_i_31_n_0 ),
        .I5(\IP2Bus_Data[28]_i_20_n_0 ),
        .O(\IP2Bus_Data[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    \IP2Bus_Data[24]_i_2 
       (.I0(chip_select[0]),
        .I1(\IP2Bus_Data[24]_i_7_n_0 ),
        .I2(\IP2Bus_Data[24]_i_8_n_0 ),
        .I3(\IP2Bus_Data[24]_i_9_n_0 ),
        .I4(\IP2Bus_Data[24]_i_10_n_0 ),
        .I5(\IP2Bus_Data[24]_i_11_n_0 ),
        .O(\IP2Bus_Data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000007F7)) 
    \IP2Bus_Data[24]_i_20 
       (.I0(\IP2Bus_Data[28]_i_4_0 [227]),
        .I1(bank2_read[117]),
        .I2(bank2_read[116]),
        .I3(\IP2Bus_Data[16]_i_18_0 [235]),
        .I4(\IP2Bus_Data[24]_i_32_n_0 ),
        .I5(\IP2Bus_Data[24]_i_33_n_0 ),
        .O(\IP2Bus_Data[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00A2A2A2)) 
    \IP2Bus_Data[24]_i_21 
       (.I0(\IP2Bus_Data[24]_i_34_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [234]),
        .I2(\IP2Bus_Data[28]_i_64_n_0 ),
        .I3(test_mf_count[216]),
        .I4(bank2_read[107]),
        .I5(\IP2Bus_Data[28]_i_63_n_0 ),
        .O(\IP2Bus_Data[24]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[24]_i_22 
       (.I0(\IP2Bus_Data[25]_i_41_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [140]),
        .I2(bank2_read[69]),
        .I3(bank2_read[68]),
        .I4(\IP2Bus_Data[16]_i_18_0 [142]),
        .O(\IP2Bus_Data[24]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E00000E000)) 
    \IP2Bus_Data[24]_i_23 
       (.I0(\IP2Bus_Data[28]_i_27_n_0 ),
        .I1(\IP2Bus_Data[24]_i_35_n_0 ),
        .I2(\IP2Bus_Data[28]_i_26_n_0 ),
        .I3(\IP2Bus_Data[24]_i_36_n_0 ),
        .I4(\IP2Bus_Data[24]_i_37_n_0 ),
        .I5(\IP2Bus_Data[12]_i_24_n_0 ),
        .O(\IP2Bus_Data[24]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA0000)) 
    \IP2Bus_Data[24]_i_24 
       (.I0(\IP2Bus_Data[24]_i_38_n_0 ),
        .I1(\IP2Bus_Data[2]_i_22_n_0 ),
        .I2(test_mf_count[24]),
        .I3(bank2_read[11]),
        .I4(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[24]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFFFDFFFDFFF)) 
    \IP2Bus_Data[24]_i_25 
       (.I0(\IP2Bus_Data[27]_i_32_n_0 ),
        .I1(bank2_read[23]),
        .I2(test_err_count[56]),
        .I3(bank2_read[24]),
        .I4(out[24]),
        .I5(bank2_read[25]),
        .O(\IP2Bus_Data[24]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[24]_i_26 
       (.I0(\IP2Bus_Data[31]_i_9_0 [24]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[88]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[88]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[24]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \IP2Bus_Data[24]_i_27 
       (.I0(bank2_read[33]),
        .I1(bank2_read[32]),
        .I2(bank2_read[34]),
        .I3(\IP2Bus_Data[7]_i_16_0 [79]),
        .I4(bank2_read[35]),
        .O(\IP2Bus_Data[24]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \IP2Bus_Data[24]_i_3 
       (.I0(\IP2Bus_Data[27]_i_13_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [111]),
        .I2(\IP2Bus_Data[24]_i_12_n_0 ),
        .I3(\IP2Bus_Data[31]_i_12_n_0 ),
        .I4(\IP2Bus_Data[24]_i_13_n_0 ),
        .I5(\IP2Bus_Data[24]_i_14_n_0 ),
        .O(\IP2Bus_Data[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF553F)) 
    \IP2Bus_Data[24]_i_31 
       (.I0(\IP2Bus_Data[7]_i_16_0 [203]),
        .I1(bank2_read[100]),
        .I2(\IP2Bus_Data[16]_i_18_0 [204]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .O(\IP2Bus_Data[24]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h4540404000000000)) 
    \IP2Bus_Data[24]_i_32 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(test_ila_count[248]),
        .I2(bank2_read[122]),
        .I3(bank2_read[123]),
        .I4(test_mf_count[248]),
        .I5(\IP2Bus_Data[23]_i_15_n_0 ),
        .O(\IP2Bus_Data[24]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \IP2Bus_Data[24]_i_33 
       (.I0(\IP2Bus_Data[31]_i_3_0 [24]),
        .I1(bank2_read[121]),
        .I2(bank2_read[120]),
        .I3(test_err_count[248]),
        .I4(\IP2Bus_Data[23]_i_17_n_0 ),
        .I5(bank2_read[119]),
        .O(\IP2Bus_Data[24]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h555503335555CFFF)) 
    \IP2Bus_Data[24]_i_34 
       (.I0(test_err_count[216]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[216]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_18_0 [24]),
        .O(\IP2Bus_Data[24]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00CC00AA000F)) 
    \IP2Bus_Data[24]_i_35 
       (.I0(test_err_count[152]),
        .I1(\IP2Bus_Data[31]_i_14_1 [24]),
        .I2(\IP2Bus_Data[24]_i_39_n_0 ),
        .I3(bank2_read[71]),
        .I4(bank2_read[72]),
        .I5(bank2_read[73]),
        .O(\IP2Bus_Data[24]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hABABAAABABAAAAAA)) 
    \IP2Bus_Data[24]_i_36 
       (.I0(\IP2Bus_Data[28]_i_54_n_0 ),
        .I1(bank2_read[86]),
        .I2(bank2_read[87]),
        .I3(bank2_read[88]),
        .I4(test_err_count[184]),
        .I5(\IP2Bus_Data[24]_i_40_n_0 ),
        .O(\IP2Bus_Data[24]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000F44FFFF0F44)) 
    \IP2Bus_Data[24]_i_37 
       (.I0(\IP2Bus_Data[28]_i_4_0 [169]),
        .I1(bank2_read[85]),
        .I2(\IP2Bus_Data[16]_i_18_0 [173]),
        .I3(bank2_read[84]),
        .I4(bank2_read[83]),
        .I5(\IP2Bus_Data[7]_i_16_0 [172]),
        .O(\IP2Bus_Data[24]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[24]_i_38 
       (.I0(test_err_count[24]),
        .I1(bank2_read[8]),
        .I2(\IP2Bus_Data[31]_i_7_0 [24]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(test_ila_count[24]),
        .O(\IP2Bus_Data[24]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[24]_i_39 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[152]),
        .I2(test_ila_count[152]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[24]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00000FEEFFFF0FEE)) 
    \IP2Bus_Data[24]_i_4 
       (.I0(\IP2Bus_Data[24]_i_15_n_0 ),
        .I1(bank2_read[28]),
        .I2(test_mf_count[56]),
        .I3(bank2_read[27]),
        .I4(bank2_read[26]),
        .I5(test_ila_count[56]),
        .O(\IP2Bus_Data[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[24]_i_40 
       (.I0(\IP2Bus_Data[31]_i_14_0 [24]),
        .I1(bank2_read[89]),
        .I2(test_ila_count[184]),
        .I3(bank2_read[90]),
        .I4(bank2_read[91]),
        .I5(test_mf_count[184]),
        .O(\IP2Bus_Data[24]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hBBABAAAABBBBBBBB)) 
    \IP2Bus_Data[24]_i_5 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[24]_i_19_n_0 ),
        .I2(\IP2Bus_Data[25]_i_16_n_0 ),
        .I3(\IP2Bus_Data[24]_i_20_n_0 ),
        .I4(\IP2Bus_Data[24]_i_21_n_0 ),
        .I5(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
    \IP2Bus_Data[24]_i_6 
       (.I0(test_mf_count[120]),
        .I1(bank2_read[59]),
        .I2(\IP2Bus_Data[25]_i_19_n_0 ),
        .I3(\IP2Bus_Data[7]_i_16_0 [141]),
        .I4(\IP2Bus_Data[24]_i_22_n_0 ),
        .I5(\IP2Bus_Data[24]_i_23_n_0 ),
        .O(\IP2Bus_Data[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \IP2Bus_Data[24]_i_7 
       (.I0(bank0_read[0]),
        .I1(\IP2Bus_Data[25]_i_29_n_0 ),
        .I2(Q[24]),
        .I3(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A000080000)) 
    \IP2Bus_Data[24]_i_8 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [18]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(bank2_read[4]),
        .I5(\IP2Bus_Data[7]_i_16_0 [17]),
        .O(\IP2Bus_Data[24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0015FFFF)) 
    \IP2Bus_Data[24]_i_9 
       (.I0(\IP2Bus_Data[24]_i_24_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [24]),
        .I2(bank2_read[5]),
        .I3(\IP2Bus_Data[31]_i_23_n_0 ),
        .I4(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEFEEEEEEEE)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(\IP2Bus_Data[25]_i_2_n_0 ),
        .I1(\IP2Bus_Data[25]_i_3_n_0 ),
        .I2(\IP2Bus_Data[25]_i_4_n_0 ),
        .I3(\IP2Bus_Data[25]_i_5_n_0 ),
        .I4(\IP2Bus_Data[25]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \IP2Bus_Data[25]_i_10 
       (.I0(bank0_read[0]),
        .I1(\IP2Bus_Data[25]_i_29_n_0 ),
        .I2(Q[25]),
        .I3(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[25]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hF5F3F5FF)) 
    \IP2Bus_Data[25]_i_11 
       (.I0(\IP2Bus_Data[7]_i_16_0 [18]),
        .I1(bank2_read[4]),
        .I2(bank2_read[2]),
        .I3(bank2_read[3]),
        .I4(\IP2Bus_Data[16]_i_18_0 [19]),
        .O(\IP2Bus_Data[25]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[25]_i_12 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(p_1_in96_in),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[25]_i_13 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(\IP2Bus_Data[8]_i_30_0 ),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[0]));
  LUT6 #(
    .INIT(64'h55555555D555D5FF)) 
    \IP2Bus_Data[25]_i_15 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(bank2_read[101]),
        .I2(\IP2Bus_Data[28]_i_4_0 [199]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[25]_i_32_n_0 ),
        .I5(\IP2Bus_Data[28]_i_20_n_0 ),
        .O(\IP2Bus_Data[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555551)) 
    \IP2Bus_Data[25]_i_16 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[23]_i_15_n_0 ),
        .I2(bank2_read[122]),
        .I3(bank2_read[124]),
        .I4(bank2_read[123]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000007F7)) 
    \IP2Bus_Data[25]_i_17 
       (.I0(\IP2Bus_Data[28]_i_4_0 [228]),
        .I1(bank2_read[117]),
        .I2(bank2_read[116]),
        .I3(\IP2Bus_Data[16]_i_18_0 [236]),
        .I4(\IP2Bus_Data[25]_i_36_n_0 ),
        .I5(\IP2Bus_Data[25]_i_37_n_0 ),
        .O(\IP2Bus_Data[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7077)) 
    \IP2Bus_Data[25]_i_18 
       (.I0(test_mf_count[217]),
        .I1(bank2_read[107]),
        .I2(\IP2Bus_Data[28]_i_64_n_0 ),
        .I3(\IP2Bus_Data[7]_i_16_0 [235]),
        .I4(\IP2Bus_Data[28]_i_63_n_0 ),
        .I5(\IP2Bus_Data[25]_i_38_n_0 ),
        .O(\IP2Bus_Data[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \IP2Bus_Data[25]_i_19 
       (.I0(bank2_read[67]),
        .I1(bank2_read[66]),
        .I2(bank2_read[65]),
        .I3(bank2_read[64]),
        .I4(bank2_read[60]),
        .I5(bank2_read[59]),
        .O(\IP2Bus_Data[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAE00FF00AE000000)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(\IP2Bus_Data[25]_i_7_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [49]),
        .I2(\IP2Bus_Data[25]_i_8_n_0 ),
        .I3(\IP2Bus_Data[31]_i_24_n_0 ),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(\IP2Bus_Data[25]_i_9_n_0 ),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h07F7FFFF)) 
    \IP2Bus_Data[25]_i_20 
       (.I0(\IP2Bus_Data[28]_i_4_0 [141]),
        .I1(bank2_read[69]),
        .I2(bank2_read[68]),
        .I3(\IP2Bus_Data[16]_i_18_0 [143]),
        .I4(\IP2Bus_Data[25]_i_41_n_0 ),
        .O(\IP2Bus_Data[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAE00AE00AE000000)) 
    \IP2Bus_Data[25]_i_21 
       (.I0(\IP2Bus_Data[12]_i_24_n_0 ),
        .I1(\IP2Bus_Data[25]_i_42_n_0 ),
        .I2(\IP2Bus_Data[25]_i_43_n_0 ),
        .I3(\IP2Bus_Data[28]_i_26_n_0 ),
        .I4(\IP2Bus_Data[28]_i_27_n_0 ),
        .I5(\IP2Bus_Data[25]_i_44_n_0 ),
        .O(\IP2Bus_Data[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCCAACC00CCAACC0F)) 
    \IP2Bus_Data[25]_i_22 
       (.I0(test_mf_count[57]),
        .I1(test_ila_count[57]),
        .I2(\IP2Bus_Data[25]_i_45_n_0 ),
        .I3(bank2_read[26]),
        .I4(bank2_read[27]),
        .I5(bank2_read[28]),
        .O(\IP2Bus_Data[25]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF3A)) 
    \IP2Bus_Data[25]_i_23 
       (.I0(\IP2Bus_Data[25]_i_46_n_0 ),
        .I1(test_err_count[89]),
        .I2(bank2_read[40]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    \IP2Bus_Data[25]_i_24 
       (.I0(\IP2Bus_Data[25]_i_47_n_0 ),
        .I1(\IP2Bus_Data[31]_i_12_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [112]),
        .I3(bank2_read[53]),
        .I4(\IP2Bus_Data[28]_i_42_n_0 ),
        .I5(\IP2Bus_Data[25]_i_48_n_0 ),
        .O(\IP2Bus_Data[25]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \IP2Bus_Data[25]_i_25 
       (.I0(out[25]),
        .I1(bank2_read[25]),
        .I2(bank2_read[24]),
        .I3(test_err_count[57]),
        .I4(\IP2Bus_Data[31]_i_22_n_0 ),
        .I5(bank2_read[23]),
        .O(\IP2Bus_Data[25]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[25]_i_26 
       (.I0(bank2_read[8]),
        .I1(bank2_read[10]),
        .I2(bank2_read[9]),
        .I3(test_mf_count[25]),
        .I4(bank2_read[11]),
        .O(\IP2Bus_Data[25]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[25]_i_27 
       (.I0(test_err_count[25]),
        .I1(bank2_read[8]),
        .I2(\IP2Bus_Data[31]_i_7_0 [25]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(test_ila_count[25]),
        .O(\IP2Bus_Data[25]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[25]_i_28 
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(\IP2Bus_Data[8]_i_30_0 ),
        .O(bank0_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \IP2Bus_Data[25]_i_29 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(bank0_read[12]),
        .I2(bank0_read[10]),
        .I3(bank0_read[11]),
        .I4(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[25]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000003)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(\IP2Bus_Data[25]_i_10_n_0 ),
        .I1(\IP2Bus_Data[25]_i_11_n_0 ),
        .I2(bank2_read[1]),
        .I3(bank2_read[0]),
        .I4(chip_select[1]),
        .I5(chip_select[0]),
        .O(\IP2Bus_Data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAA8)) 
    \IP2Bus_Data[25]_i_30 
       (.I0(\IP2Bus_Data[31]_i_73_n_0 ),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .I2(\IP2Bus_Data[31]_i_69_n_0 ),
        .I3(\IP2Bus_Data[31]_i_70_n_0 ),
        .I4(bank0_read[13]),
        .I5(bank0_read[14]),
        .O(\IP2Bus_Data[25]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF553F)) 
    \IP2Bus_Data[25]_i_32 
       (.I0(\IP2Bus_Data[7]_i_16_0 [204]),
        .I1(bank2_read[100]),
        .I2(\IP2Bus_Data[16]_i_18_0 [205]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .O(\IP2Bus_Data[25]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[25]_i_33 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in368_in),
        .O(bank2_read[122]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[25]_i_34 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in372_in),
        .O(bank2_read[124]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[25]_i_35 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in370_in),
        .O(bank2_read[123]));
  LUT6 #(
    .INIT(64'h0000000055004040)) 
    \IP2Bus_Data[25]_i_36 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(test_mf_count[249]),
        .I2(bank2_read[123]),
        .I3(test_ila_count[249]),
        .I4(bank2_read[122]),
        .I5(\IP2Bus_Data[26]_i_44_n_0 ),
        .O(\IP2Bus_Data[25]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \IP2Bus_Data[25]_i_37 
       (.I0(\IP2Bus_Data[31]_i_3_0 [25]),
        .I1(bank2_read[121]),
        .I2(bank2_read[120]),
        .I3(test_err_count[249]),
        .I4(\IP2Bus_Data[23]_i_17_n_0 ),
        .I5(bank2_read[119]),
        .O(\IP2Bus_Data[25]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[25]_i_38 
       (.I0(test_err_count[217]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [25]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[217]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[25]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[25]_i_39 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in256_in),
        .O(bank2_read[66]));
  LUT6 #(
    .INIT(64'hBBABAAAABBBBBBBB)) 
    \IP2Bus_Data[25]_i_4 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[25]_i_15_n_0 ),
        .I2(\IP2Bus_Data[25]_i_16_n_0 ),
        .I3(\IP2Bus_Data[25]_i_17_n_0 ),
        .I4(\IP2Bus_Data[25]_i_18_n_0 ),
        .I5(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[25]_i_40 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in254_in),
        .O(bank2_read[65]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IP2Bus_Data[25]_i_41 
       (.I0(\IP2Bus_Data[28]_i_52_n_0 ),
        .I1(bank2_read[70]),
        .I2(bank2_read[68]),
        .I3(bank2_read[69]),
        .I4(\IP2Bus_Data[28]_i_77_n_0 ),
        .O(\IP2Bus_Data[25]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hABABAAABABAAAAAA)) 
    \IP2Bus_Data[25]_i_42 
       (.I0(\IP2Bus_Data[28]_i_54_n_0 ),
        .I1(bank2_read[86]),
        .I2(bank2_read[87]),
        .I3(bank2_read[88]),
        .I4(test_err_count[185]),
        .I5(\IP2Bus_Data[25]_i_54_n_0 ),
        .O(\IP2Bus_Data[25]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00000F44FFFF0F44)) 
    \IP2Bus_Data[25]_i_43 
       (.I0(\IP2Bus_Data[28]_i_4_0 [170]),
        .I1(bank2_read[85]),
        .I2(\IP2Bus_Data[16]_i_18_0 [174]),
        .I3(bank2_read[84]),
        .I4(bank2_read[83]),
        .I5(\IP2Bus_Data[7]_i_16_0 [173]),
        .O(\IP2Bus_Data[25]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00CC00AA000F)) 
    \IP2Bus_Data[25]_i_44 
       (.I0(test_err_count[153]),
        .I1(\IP2Bus_Data[31]_i_14_1 [25]),
        .I2(\IP2Bus_Data[25]_i_55_n_0 ),
        .I3(bank2_read[71]),
        .I4(bank2_read[72]),
        .I5(bank2_read[73]),
        .O(\IP2Bus_Data[25]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10151515)) 
    \IP2Bus_Data[25]_i_45 
       (.I0(bank2_read[35]),
        .I1(\IP2Bus_Data[16]_i_18_0 [81]),
        .I2(bank2_read[36]),
        .I3(bank2_read[37]),
        .I4(\IP2Bus_Data[28]_i_4_0 [83]),
        .I5(\IP2Bus_Data[25]_i_56_n_0 ),
        .O(\IP2Bus_Data[25]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[25]_i_46 
       (.I0(\IP2Bus_Data[31]_i_9_0 [25]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[89]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[89]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[25]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[25]_i_47 
       (.I0(\IP2Bus_Data[31]_i_2_0 [25]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[121]),
        .I3(bank2_read[58]),
        .I4(test_err_count[121]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[25]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h0C0A)) 
    \IP2Bus_Data[25]_i_48 
       (.I0(\IP2Bus_Data[16]_i_18_0 [112]),
        .I1(\IP2Bus_Data[7]_i_16_0 [111]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .O(\IP2Bus_Data[25]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h0000000070770000)) 
    \IP2Bus_Data[25]_i_5 
       (.I0(test_mf_count[121]),
        .I1(bank2_read[59]),
        .I2(\IP2Bus_Data[25]_i_19_n_0 ),
        .I3(\IP2Bus_Data[7]_i_16_0 [142]),
        .I4(\IP2Bus_Data[25]_i_20_n_0 ),
        .I5(\IP2Bus_Data[25]_i_21_n_0 ),
        .O(\IP2Bus_Data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[25]_i_54 
       (.I0(\IP2Bus_Data[31]_i_14_0 [25]),
        .I1(bank2_read[89]),
        .I2(test_ila_count[185]),
        .I3(bank2_read[90]),
        .I4(bank2_read[91]),
        .I5(test_mf_count[185]),
        .O(\IP2Bus_Data[25]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[25]_i_55 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[153]),
        .I2(test_ila_count[153]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[25]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \IP2Bus_Data[25]_i_56 
       (.I0(bank2_read[33]),
        .I1(bank2_read[32]),
        .I2(bank2_read[34]),
        .I3(\IP2Bus_Data[7]_i_16_0 [80]),
        .I4(bank2_read[35]),
        .O(\IP2Bus_Data[25]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hABAAABAB)) 
    \IP2Bus_Data[25]_i_6 
       (.I0(\IP2Bus_Data[25]_i_22_n_0 ),
        .I1(\IP2Bus_Data[26]_i_25_n_0 ),
        .I2(\IP2Bus_Data[25]_i_23_n_0 ),
        .I3(\IP2Bus_Data[25]_i_24_n_0 ),
        .I4(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    \IP2Bus_Data[25]_i_7 
       (.I0(\IP2Bus_Data[25]_i_25_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [50]),
        .I2(bank2_read[20]),
        .I3(bank2_read[21]),
        .I4(\IP2Bus_Data[28]_i_4_0 [54]),
        .I5(\IP2Bus_Data[12]_i_10_n_0 ),
        .O(\IP2Bus_Data[25]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[25]_i_8 
       (.I0(bank2_read[17]),
        .I1(bank2_read[18]),
        .I2(bank2_read[19]),
        .O(\IP2Bus_Data[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAA03AA03AA00AA03)) 
    \IP2Bus_Data[25]_i_9 
       (.I0(\IP2Bus_Data[28]_i_4_0 [25]),
        .I1(bank2_read[7]),
        .I2(bank2_read[6]),
        .I3(bank2_read[5]),
        .I4(\IP2Bus_Data[25]_i_26_n_0 ),
        .I5(\IP2Bus_Data[25]_i_27_n_0 ),
        .O(\IP2Bus_Data[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABB)) 
    \IP2Bus_Data[26]_i_1 
       (.I0(\IP2Bus_Data[26]_i_2_n_0 ),
        .I1(\IP2Bus_Data[26]_i_3_n_0 ),
        .I2(\IP2Bus_Data[26]_i_4_n_0 ),
        .I3(\IP2Bus_Data[26]_i_5_n_0 ),
        .I4(\IP2Bus_Data[27]_i_4_n_0 ),
        .I5(\IP2Bus_Data[26]_i_6_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h00000000CFC0C5C5)) 
    \IP2Bus_Data[26]_i_10 
       (.I0(\IP2Bus_Data[26]_i_30_n_0 ),
        .I1(test_err_count[154]),
        .I2(bank2_read[72]),
        .I3(\IP2Bus_Data[31]_i_14_1 [26]),
        .I4(bank2_read[73]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15550000)) 
    \IP2Bus_Data[26]_i_11 
       (.I0(\IP2Bus_Data[6]_i_13_n_0 ),
        .I1(bank2_read[88]),
        .I2(\IP2Bus_Data[28]_i_88_n_0 ),
        .I3(test_err_count[186]),
        .I4(\IP2Bus_Data[26]_i_31_n_0 ),
        .I5(\IP2Bus_Data[26]_i_32_n_0 ),
        .O(\IP2Bus_Data[26]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[26]_i_12 
       (.I0(bank2_read[83]),
        .I1(\IP2Bus_Data[7]_i_16_0 [174]),
        .O(\IP2Bus_Data[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFABAAAAAAAB)) 
    \IP2Bus_Data[26]_i_13 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(bank2_read[64]),
        .I2(bank2_read[60]),
        .I3(bank2_read[59]),
        .I4(\IP2Bus_Data[26]_i_33_n_0 ),
        .I5(test_mf_count[122]),
        .O(\IP2Bus_Data[26]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[26]_i_14 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[28]_i_16_n_0 ),
        .O(\IP2Bus_Data[26]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[26]_i_15 
       (.I0(bank2_read[98]),
        .I1(bank2_read[99]),
        .O(\IP2Bus_Data[26]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \IP2Bus_Data[26]_i_16 
       (.I0(bank2_read[101]),
        .I1(bank2_read[100]),
        .I2(bank2_read[99]),
        .I3(bank2_read[98]),
        .O(\IP2Bus_Data[26]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    \IP2Bus_Data[26]_i_17 
       (.I0(\IP2Bus_Data[7]_i_16_0 [236]),
        .I1(\IP2Bus_Data[28]_i_64_n_0 ),
        .I2(bank2_read[107]),
        .I3(test_mf_count[218]),
        .I4(\IP2Bus_Data[28]_i_63_n_0 ),
        .O(\IP2Bus_Data[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \IP2Bus_Data[26]_i_18 
       (.I0(\IP2Bus_Data[26]_i_34_n_0 ),
        .I1(bank2_read[119]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data[23]_i_17_n_0 ),
        .I4(\IP2Bus_Data[12]_i_20_n_0 ),
        .I5(\IP2Bus_Data[27]_i_30_n_0 ),
        .O(\IP2Bus_Data[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCFFAAAA3033)) 
    \IP2Bus_Data[26]_i_19 
       (.I0(test_err_count[218]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[218]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_18_0 [26]),
        .O(\IP2Bus_Data[26]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEFAAAAAA)) 
    \IP2Bus_Data[26]_i_2 
       (.I0(\IP2Bus_Data[26]_i_7_n_0 ),
        .I1(\IP2Bus_Data[26]_i_8_n_0 ),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data[31]_i_24_n_0 ),
        .I4(\IP2Bus_Data[26]_i_9_n_0 ),
        .O(\IP2Bus_Data[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \IP2Bus_Data[26]_i_20 
       (.I0(bank2_read[103]),
        .I1(bank2_read[101]),
        .I2(bank2_read[102]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[23]_i_20_n_0 ),
        .O(\IP2Bus_Data[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011110111)) 
    \IP2Bus_Data[26]_i_21 
       (.I0(\IP2Bus_Data[26]_i_36_n_0 ),
        .I1(\IP2Bus_Data[26]_i_37_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [229]),
        .I3(bank2_read[117]),
        .I4(bank2_read[116]),
        .I5(\IP2Bus_Data[31]_i_17_n_0 ),
        .O(\IP2Bus_Data[26]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555555)) 
    \IP2Bus_Data[26]_i_22 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [113]),
        .I2(bank2_read[51]),
        .I3(bank2_read[50]),
        .I4(bank2_read[52]),
        .I5(bank2_read[53]),
        .O(\IP2Bus_Data[26]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[26]_i_23 
       (.I0(\IP2Bus_Data[26]_i_38_n_0 ),
        .I1(\IP2Bus_Data[31]_i_12_n_0 ),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [112]),
        .O(\IP2Bus_Data[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF3A)) 
    \IP2Bus_Data[26]_i_24 
       (.I0(\IP2Bus_Data[26]_i_39_n_0 ),
        .I1(test_err_count[90]),
        .I2(bank2_read[40]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[26]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEFEEEE)) 
    \IP2Bus_Data[26]_i_25 
       (.I0(\IP2Bus_Data[28]_i_21_n_0 ),
        .I1(\IP2Bus_Data[28]_i_22_n_0 ),
        .I2(\IP2Bus_Data[28]_i_23_n_0 ),
        .I3(\IP2Bus_Data[28]_i_12_n_0 ),
        .I4(\IP2Bus_Data[28]_i_24_n_0 ),
        .I5(\IP2Bus_Data[28]_i_25_n_0 ),
        .O(\IP2Bus_Data[26]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \IP2Bus_Data[26]_i_26 
       (.I0(test_mf_count[58]),
        .I1(bank2_read[27]),
        .I2(bank2_read[26]),
        .I3(test_ila_count[58]),
        .I4(\IP2Bus_Data[26]_i_40_n_0 ),
        .I5(\IP2Bus_Data[8]_i_21_n_0 ),
        .O(\IP2Bus_Data[26]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \IP2Bus_Data[26]_i_27 
       (.I0(bank0_read[0]),
        .I1(\IP2Bus_Data[25]_i_29_n_0 ),
        .I2(Q[26]),
        .I3(\IP2Bus_Data[25]_i_30_n_0 ),
        .O(\IP2Bus_Data[26]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    \IP2Bus_Data[26]_i_28 
       (.I0(\IP2Bus_Data[25]_i_8_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [50]),
        .I2(bank2_read[21]),
        .I3(bank2_read[20]),
        .I4(\IP2Bus_Data[12]_i_10_n_0 ),
        .I5(\IP2Bus_Data[28]_i_4_0 [55]),
        .O(\IP2Bus_Data[26]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \IP2Bus_Data[26]_i_29 
       (.I0(\IP2Bus_Data[31]_i_7_0 [26]),
        .I1(bank2_read[9]),
        .I2(\IP2Bus_Data[26]_i_41_n_0 ),
        .I3(test_err_count[26]),
        .I4(bank2_read[8]),
        .I5(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[26]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DF1F1F1F)) 
    \IP2Bus_Data[26]_i_3 
       (.I0(\IP2Bus_Data[26]_i_10_n_0 ),
        .I1(\IP2Bus_Data[28]_i_27_n_0 ),
        .I2(\IP2Bus_Data[28]_i_26_n_0 ),
        .I3(\IP2Bus_Data[26]_i_11_n_0 ),
        .I4(\IP2Bus_Data[26]_i_12_n_0 ),
        .I5(\IP2Bus_Data[26]_i_13_n_0 ),
        .O(\IP2Bus_Data[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[26]_i_30 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[154]),
        .I2(test_ila_count[154]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[26]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004777)) 
    \IP2Bus_Data[26]_i_31 
       (.I0(test_ila_count[186]),
        .I1(bank2_read[90]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[186]),
        .I4(bank2_read[89]),
        .I5(\IP2Bus_Data[26]_i_42_n_0 ),
        .O(\IP2Bus_Data[26]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \IP2Bus_Data[26]_i_32 
       (.I0(bank2_read[83]),
        .I1(bank2_read[84]),
        .I2(bank2_read[85]),
        .I3(\IP2Bus_Data[28]_i_4_0 [171]),
        .O(\IP2Bus_Data[26]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555F3FF)) 
    \IP2Bus_Data[26]_i_33 
       (.I0(\IP2Bus_Data[7]_i_16_0 [143]),
        .I1(bank2_read[69]),
        .I2(bank2_read[68]),
        .I3(\IP2Bus_Data[28]_i_4_0 [142]),
        .I4(bank2_read[67]),
        .I5(\IP2Bus_Data[28]_i_93_n_0 ),
        .O(\IP2Bus_Data[26]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[26]_i_34 
       (.I0(bank2_read[121]),
        .I1(bank2_read[120]),
        .O(\IP2Bus_Data[26]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[26]_i_35 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in362_in),
        .O(bank2_read[119]));
  LUT6 #(
    .INIT(64'h0000000055004040)) 
    \IP2Bus_Data[26]_i_36 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(test_mf_count[250]),
        .I2(bank2_read[123]),
        .I3(test_ila_count[250]),
        .I4(bank2_read[122]),
        .I5(\IP2Bus_Data[26]_i_44_n_0 ),
        .O(\IP2Bus_Data[26]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \IP2Bus_Data[26]_i_37 
       (.I0(\IP2Bus_Data[31]_i_3_0 [26]),
        .I1(bank2_read[121]),
        .I2(bank2_read[120]),
        .I3(test_err_count[250]),
        .I4(\IP2Bus_Data[23]_i_17_n_0 ),
        .I5(bank2_read[119]),
        .O(\IP2Bus_Data[26]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h5555003F5555FF3F)) 
    \IP2Bus_Data[26]_i_38 
       (.I0(test_err_count[122]),
        .I1(test_ila_count[122]),
        .I2(bank2_read[58]),
        .I3(bank2_read[57]),
        .I4(bank2_read[56]),
        .I5(\IP2Bus_Data[31]_i_2_0 [26]),
        .O(\IP2Bus_Data[26]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[26]_i_39 
       (.I0(\IP2Bus_Data[31]_i_9_0 [26]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[90]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[90]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[26]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEFFAEAE)) 
    \IP2Bus_Data[26]_i_4 
       (.I0(\IP2Bus_Data[26]_i_14_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [205]),
        .I2(\IP2Bus_Data[26]_i_15_n_0 ),
        .I3(\IP2Bus_Data[26]_i_16_n_0 ),
        .I4(\IP2Bus_Data[28]_i_4_0 [200]),
        .I5(\IP2Bus_Data[28]_i_20_n_0 ),
        .O(\IP2Bus_Data[26]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h00FFDFDF)) 
    \IP2Bus_Data[26]_i_40 
       (.I0(bank2_read[37]),
        .I1(bank2_read[36]),
        .I2(\IP2Bus_Data[28]_i_4_0 [84]),
        .I3(\IP2Bus_Data[7]_i_16_0 [81]),
        .I4(bank2_read[35]),
        .O(\IP2Bus_Data[26]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000888B888B)) 
    \IP2Bus_Data[26]_i_41 
       (.I0(test_mf_count[26]),
        .I1(bank2_read[11]),
        .I2(bank2_read[12]),
        .I3(bank2_read[16]),
        .I4(test_ila_count[26]),
        .I5(bank2_read[10]),
        .O(\IP2Bus_Data[26]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \IP2Bus_Data[26]_i_42 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(bank2_read[89]),
        .I4(\IP2Bus_Data[31]_i_14_0 [26]),
        .O(\IP2Bus_Data[26]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[26]_i_44 
       (.I0(bank2_read[119]),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .O(\IP2Bus_Data[26]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \IP2Bus_Data[26]_i_5 
       (.I0(\IP2Bus_Data[26]_i_17_n_0 ),
        .I1(\IP2Bus_Data[26]_i_18_n_0 ),
        .I2(\IP2Bus_Data[26]_i_19_n_0 ),
        .I3(\IP2Bus_Data[26]_i_20_n_0 ),
        .I4(\IP2Bus_Data[26]_i_21_n_0 ),
        .O(\IP2Bus_Data[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA02)) 
    \IP2Bus_Data[26]_i_6 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[26]_i_22_n_0 ),
        .I2(\IP2Bus_Data[26]_i_23_n_0 ),
        .I3(\IP2Bus_Data[26]_i_24_n_0 ),
        .I4(\IP2Bus_Data[26]_i_25_n_0 ),
        .I5(\IP2Bus_Data[26]_i_26_n_0 ),
        .O(\IP2Bus_Data[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \IP2Bus_Data[26]_i_7 
       (.I0(\IP2Bus_Data[26]_i_27_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[28]_i_36_n_0 ),
        .I3(bank2_read[1]),
        .I4(\IP2Bus_Data[7]_i_16_0 [19]),
        .I5(\IP2Bus_Data[10]_i_8_n_0 ),
        .O(\IP2Bus_Data[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    \IP2Bus_Data[26]_i_8 
       (.I0(test_err_count[58]),
        .I1(bank2_read[24]),
        .I2(bank2_read[25]),
        .I3(out[26]),
        .I4(\IP2Bus_Data[28]_i_37_n_0 ),
        .I5(\IP2Bus_Data[26]_i_28_n_0 ),
        .O(\IP2Bus_Data[26]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \IP2Bus_Data[26]_i_9 
       (.I0(\IP2Bus_Data[28]_i_4_0 [26]),
        .I1(bank2_read[5]),
        .I2(\IP2Bus_Data[26]_i_29_n_0 ),
        .O(\IP2Bus_Data[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAAEA)) 
    \IP2Bus_Data[27]_i_1 
       (.I0(\IP2Bus_Data[27]_i_2_n_0 ),
        .I1(\IP2Bus_Data[28]_i_5_n_0 ),
        .I2(\IP2Bus_Data[27]_i_3_n_0 ),
        .I3(\IP2Bus_Data[27]_i_4_n_0 ),
        .I4(\IP2Bus_Data[27]_i_5_n_0 ),
        .I5(\IP2Bus_Data[27]_i_6_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFF808F808F808)) 
    \IP2Bus_Data[27]_i_10 
       (.I0(test_mf_count[59]),
        .I1(bank2_read[27]),
        .I2(bank2_read[26]),
        .I3(test_ila_count[59]),
        .I4(\IP2Bus_Data[8]_i_21_n_0 ),
        .I5(\IP2Bus_Data[27]_i_27_n_0 ),
        .O(\IP2Bus_Data[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBBABABBBA)) 
    \IP2Bus_Data[27]_i_11 
       (.I0(\IP2Bus_Data[26]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_10_n_0 ),
        .I2(\IP2Bus_Data[28]_i_49_n_0 ),
        .I3(bank2_read[40]),
        .I4(test_err_count[91]),
        .I5(\IP2Bus_Data[27]_i_28_n_0 ),
        .O(\IP2Bus_Data[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \IP2Bus_Data[27]_i_12 
       (.I0(\IP2Bus_Data[27]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_12_n_0 ),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [113]),
        .O(\IP2Bus_Data[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \IP2Bus_Data[27]_i_13 
       (.I0(bank2_read[51]),
        .I1(bank2_read[50]),
        .I2(bank2_read[52]),
        .I3(bank2_read[53]),
        .O(\IP2Bus_Data[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \IP2Bus_Data[27]_i_14 
       (.I0(\IP2Bus_Data[27]_i_30_n_0 ),
        .I1(\IP2Bus_Data[12]_i_20_n_0 ),
        .I2(\IP2Bus_Data[23]_i_17_n_0 ),
        .I3(\IP2Bus_Data[27]_i_31_n_0 ),
        .I4(\IP2Bus_Data[23]_i_20_n_0 ),
        .I5(\IP2Bus_Data[12]_i_18_n_0 ),
        .O(\IP2Bus_Data[27]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \IP2Bus_Data[27]_i_15 
       (.I0(\IP2Bus_Data[12]_i_10_n_0 ),
        .I1(\IP2Bus_Data[27]_i_32_n_0 ),
        .I2(bank2_read[23]),
        .I3(bank2_read[24]),
        .I4(bank2_read[25]),
        .O(\IP2Bus_Data[27]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[27]_i_16 
       (.I0(\IP2Bus_Data[28]_i_63_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [237]),
        .I2(\IP2Bus_Data[28]_i_64_n_0 ),
        .I3(bank2_read[107]),
        .I4(test_mf_count[219]),
        .O(\IP2Bus_Data[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4500FFFFFFFFFFFF)) 
    \IP2Bus_Data[27]_i_17 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[27]_i_33_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [230]),
        .I3(\IP2Bus_Data[27]_i_34_n_0 ),
        .I4(\IP2Bus_Data[27]_i_35_n_0 ),
        .I5(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF55F3FFFF55FF)) 
    \IP2Bus_Data[27]_i_18 
       (.I0(\IP2Bus_Data[7]_i_16_0 [206]),
        .I1(bank2_read[101]),
        .I2(bank2_read[100]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .I5(\IP2Bus_Data[28]_i_4_0 [201]),
        .O(\IP2Bus_Data[27]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[27]_i_19 
       (.I0(bank2_read[83]),
        .I1(\IP2Bus_Data[7]_i_16_0 [175]),
        .O(\IP2Bus_Data[27]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAAEAEEEE)) 
    \IP2Bus_Data[27]_i_2 
       (.I0(\IP2Bus_Data[27]_i_7_n_0 ),
        .I1(\IP2Bus_Data[31]_i_24_n_0 ),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data[27]_i_8_n_0 ),
        .I4(\IP2Bus_Data[27]_i_9_n_0 ),
        .O(\IP2Bus_Data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEAAA)) 
    \IP2Bus_Data[27]_i_20 
       (.I0(\IP2Bus_Data[6]_i_13_n_0 ),
        .I1(bank2_read[88]),
        .I2(\IP2Bus_Data[28]_i_88_n_0 ),
        .I3(test_err_count[187]),
        .I4(\IP2Bus_Data[27]_i_36_n_0 ),
        .I5(\IP2Bus_Data[27]_i_37_n_0 ),
        .O(\IP2Bus_Data[27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC5C0C5)) 
    \IP2Bus_Data[27]_i_21 
       (.I0(\IP2Bus_Data[27]_i_38_n_0 ),
        .I1(test_err_count[155]),
        .I2(bank2_read[72]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[31]_i_14_1 [27]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FEFFFE)) 
    \IP2Bus_Data[27]_i_22 
       (.I0(bank2_read[60]),
        .I1(bank2_read[64]),
        .I2(\IP2Bus_Data[27]_i_39_n_0 ),
        .I3(bank2_read[59]),
        .I4(test_mf_count[123]),
        .I5(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[27]_i_23 
       (.I0(\IP2Bus_Data[25]_i_30_n_0 ),
        .I1(Q[27]),
        .I2(\IP2Bus_Data[25]_i_29_n_0 ),
        .O(\IP2Bus_Data[27]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    \IP2Bus_Data[27]_i_24 
       (.I0(\IP2Bus_Data[25]_i_8_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [51]),
        .I2(bank2_read[21]),
        .I3(bank2_read[20]),
        .I4(\IP2Bus_Data[12]_i_10_n_0 ),
        .I5(\IP2Bus_Data[28]_i_4_0 [56]),
        .O(\IP2Bus_Data[27]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[27]_i_25 
       (.I0(bank2_read[8]),
        .I1(bank2_read[10]),
        .I2(bank2_read[9]),
        .I3(test_mf_count[27]),
        .I4(bank2_read[11]),
        .O(\IP2Bus_Data[27]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[27]_i_26 
       (.I0(test_err_count[27]),
        .I1(bank2_read[8]),
        .I2(\IP2Bus_Data[31]_i_7_0 [27]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(test_ila_count[27]),
        .O(\IP2Bus_Data[27]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \IP2Bus_Data[27]_i_27 
       (.I0(\IP2Bus_Data[7]_i_16_0 [82]),
        .I1(bank2_read[35]),
        .I2(\IP2Bus_Data[28]_i_4_0 [85]),
        .I3(bank2_read[37]),
        .I4(bank2_read[36]),
        .O(\IP2Bus_Data[27]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[27]_i_28 
       (.I0(\IP2Bus_Data[31]_i_9_0 [27]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[91]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[91]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[27]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h5555003F5555FF3F)) 
    \IP2Bus_Data[27]_i_29 
       (.I0(test_err_count[123]),
        .I1(test_ila_count[123]),
        .I2(bank2_read[58]),
        .I3(bank2_read[57]),
        .I4(bank2_read[56]),
        .I5(\IP2Bus_Data[31]_i_2_0 [27]),
        .O(\IP2Bus_Data[27]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABABBBBBBBB)) 
    \IP2Bus_Data[27]_i_3 
       (.I0(\IP2Bus_Data[27]_i_10_n_0 ),
        .I1(\IP2Bus_Data[27]_i_11_n_0 ),
        .I2(\IP2Bus_Data[27]_i_12_n_0 ),
        .I3(\IP2Bus_Data[27]_i_13_n_0 ),
        .I4(\IP2Bus_Data[28]_i_4_0 [114]),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[27]_i_30 
       (.I0(bank2_read[115]),
        .I1(bank2_read[114]),
        .I2(bank2_read[113]),
        .I3(bank2_read[107]),
        .I4(bank2_read[108]),
        .I5(bank2_read[112]),
        .O(\IP2Bus_Data[27]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[27]_i_31 
       (.I0(bank2_read[121]),
        .I1(bank2_read[120]),
        .I2(bank2_read[119]),
        .I3(bank2_read[122]),
        .I4(bank2_read[124]),
        .I5(bank2_read[123]),
        .O(\IP2Bus_Data[27]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[27]_i_32 
       (.I0(bank2_read[22]),
        .I1(bank2_read[20]),
        .I2(bank2_read[21]),
        .O(\IP2Bus_Data[27]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[27]_i_33 
       (.I0(bank2_read[116]),
        .I1(bank2_read[117]),
        .O(\IP2Bus_Data[27]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hFDFDFCFF)) 
    \IP2Bus_Data[27]_i_34 
       (.I0(test_err_count[251]),
        .I1(bank2_read[119]),
        .I2(\IP2Bus_Data[23]_i_17_n_0 ),
        .I3(\IP2Bus_Data[27]_i_40_n_0 ),
        .I4(bank2_read[120]),
        .O(\IP2Bus_Data[27]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCFFAAAA3033)) 
    \IP2Bus_Data[27]_i_35 
       (.I0(test_err_count[219]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[219]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_18_0 [27]),
        .O(\IP2Bus_Data[27]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \IP2Bus_Data[27]_i_36 
       (.I0(test_ila_count[187]),
        .I1(bank2_read[90]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[187]),
        .I4(bank2_read[89]),
        .I5(\IP2Bus_Data[27]_i_41_n_0 ),
        .O(\IP2Bus_Data[27]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \IP2Bus_Data[27]_i_37 
       (.I0(bank2_read[83]),
        .I1(bank2_read[84]),
        .I2(bank2_read[85]),
        .I3(\IP2Bus_Data[28]_i_4_0 [172]),
        .O(\IP2Bus_Data[27]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[27]_i_38 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[155]),
        .I2(test_ila_count[155]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[27]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555F3FF)) 
    \IP2Bus_Data[27]_i_39 
       (.I0(\IP2Bus_Data[7]_i_16_0 [144]),
        .I1(bank2_read[69]),
        .I2(bank2_read[68]),
        .I3(\IP2Bus_Data[28]_i_4_0 [143]),
        .I4(bank2_read[67]),
        .I5(\IP2Bus_Data[28]_i_93_n_0 ),
        .O(\IP2Bus_Data[27]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40FFFFFF)) 
    \IP2Bus_Data[27]_i_4 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[28]_i_16_n_0 ),
        .I2(\IP2Bus_Data[27]_i_14_n_0 ),
        .I3(\IP2Bus_Data[31]_i_24_n_0 ),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(\IP2Bus_Data[27]_i_15_n_0 ),
        .O(\IP2Bus_Data[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[27]_i_40 
       (.I0(test_ila_count[251]),
        .I1(bank2_read[122]),
        .I2(test_mf_count[251]),
        .I3(bank2_read[123]),
        .I4(\IP2Bus_Data[31]_i_3_0 [27]),
        .I5(bank2_read[121]),
        .O(\IP2Bus_Data[27]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \IP2Bus_Data[27]_i_41 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(bank2_read[89]),
        .I4(\IP2Bus_Data[31]_i_14_0 [27]),
        .O(\IP2Bus_Data[27]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h2202220222020000)) 
    \IP2Bus_Data[27]_i_5 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[28]_i_5_n_0 ),
        .I2(\IP2Bus_Data[27]_i_16_n_0 ),
        .I3(\IP2Bus_Data[27]_i_17_n_0 ),
        .I4(\IP2Bus_Data[28]_i_20_n_0 ),
        .I5(\IP2Bus_Data[27]_i_18_n_0 ),
        .O(\IP2Bus_Data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7F7FF55)) 
    \IP2Bus_Data[27]_i_6 
       (.I0(\IP2Bus_Data[28]_i_26_n_0 ),
        .I1(\IP2Bus_Data[27]_i_19_n_0 ),
        .I2(\IP2Bus_Data[27]_i_20_n_0 ),
        .I3(\IP2Bus_Data[27]_i_21_n_0 ),
        .I4(\IP2Bus_Data[28]_i_27_n_0 ),
        .I5(\IP2Bus_Data[27]_i_22_n_0 ),
        .O(\IP2Bus_Data[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \IP2Bus_Data[27]_i_7 
       (.I0(\IP2Bus_Data[27]_i_23_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[28]_i_36_n_0 ),
        .I3(bank2_read[1]),
        .I4(\IP2Bus_Data[7]_i_16_0 [20]),
        .I5(\IP2Bus_Data[10]_i_8_n_0 ),
        .O(\IP2Bus_Data[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[27]_i_8 
       (.I0(test_err_count[59]),
        .I1(bank2_read[24]),
        .I2(bank2_read[25]),
        .I3(out[27]),
        .I4(\IP2Bus_Data[28]_i_37_n_0 ),
        .I5(\IP2Bus_Data[27]_i_24_n_0 ),
        .O(\IP2Bus_Data[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h55FC55FC55FF55FC)) 
    \IP2Bus_Data[27]_i_9 
       (.I0(\IP2Bus_Data[28]_i_4_0 [27]),
        .I1(bank2_read[7]),
        .I2(bank2_read[6]),
        .I3(bank2_read[5]),
        .I4(\IP2Bus_Data[27]_i_25_n_0 ),
        .I5(\IP2Bus_Data[27]_i_26_n_0 ),
        .O(\IP2Bus_Data[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    \IP2Bus_Data[28]_i_1 
       (.I0(\IP2Bus_Data[28]_i_2_n_0 ),
        .I1(\IP2Bus_Data[28]_i_3_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_n_0 ),
        .I3(\IP2Bus_Data[28]_i_5_n_0 ),
        .I4(\IP2Bus_Data[28]_i_6_n_0 ),
        .I5(\IP2Bus_Data[28]_i_7_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h55FC55FC55FF55FC)) 
    \IP2Bus_Data[28]_i_10 
       (.I0(\IP2Bus_Data[28]_i_4_0 [28]),
        .I1(bank2_read[7]),
        .I2(bank2_read[6]),
        .I3(bank2_read[5]),
        .I4(\IP2Bus_Data[28]_i_39_n_0 ),
        .I5(\IP2Bus_Data[28]_i_40_n_0 ),
        .O(\IP2Bus_Data[28]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[28]_i_103 
       (.I0(bank2_read[36]),
        .I1(bank2_read[37]),
        .O(\IP2Bus_Data[28]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[28]_i_104 
       (.I0(bank2_read[28]),
        .I1(bank2_read[27]),
        .O(\IP2Bus_Data[28]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_105 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in276_in),
        .O(bank2_read[76]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_106 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in274_in),
        .O(bank2_read[75]));
  LUT6 #(
    .INIT(64'h00000000000007F7)) 
    \IP2Bus_Data[28]_i_109 
       (.I0(bank2_read[123]),
        .I1(test_mf_count[252]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[252]),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[28]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h0808FF08FFFFFFFF)) 
    \IP2Bus_Data[28]_i_11 
       (.I0(\IP2Bus_Data[28]_i_4_0 [115]),
        .I1(bank2_read[53]),
        .I2(\IP2Bus_Data[28]_i_42_n_0 ),
        .I3(\IP2Bus_Data[7]_i_16_0 [114]),
        .I4(\IP2Bus_Data[28]_i_43_n_0 ),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[28]_i_12 
       (.I0(bank2_read[54]),
        .I1(bank2_read[53]),
        .I2(bank2_read[55]),
        .I3(bank2_read[51]),
        .I4(bank2_read[50]),
        .I5(bank2_read[52]),
        .O(\IP2Bus_Data[28]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \IP2Bus_Data[28]_i_129 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(bank2_read[89]),
        .I4(\IP2Bus_Data[31]_i_14_0 [28]),
        .O(\IP2Bus_Data[28]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h2222227277772272)) 
    \IP2Bus_Data[28]_i_13 
       (.I0(bank2_read[56]),
        .I1(test_err_count[124]),
        .I2(bank2_read[58]),
        .I3(test_ila_count[124]),
        .I4(bank2_read[57]),
        .I5(\IP2Bus_Data[31]_i_2_0 [28]),
        .O(\IP2Bus_Data[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBBABABBBA)) 
    \IP2Bus_Data[28]_i_14 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_10_n_0 ),
        .I2(\IP2Bus_Data[28]_i_49_n_0 ),
        .I3(bank2_read[40]),
        .I4(test_err_count[92]),
        .I5(\IP2Bus_Data[28]_i_50_n_0 ),
        .O(\IP2Bus_Data[28]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h5555003F)) 
    \IP2Bus_Data[28]_i_15 
       (.I0(test_ila_count[60]),
        .I1(test_mf_count[60]),
        .I2(bank2_read[27]),
        .I3(\IP2Bus_Data[28]_i_51_n_0 ),
        .I4(bank2_read[26]),
        .O(\IP2Bus_Data[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[28]_i_16 
       (.I0(\IP2Bus_Data[28]_i_52_n_0 ),
        .I1(\IP2Bus_Data[28]_i_53_n_0 ),
        .I2(\IP2Bus_Data[28]_i_54_n_0 ),
        .I3(\IP2Bus_Data[28]_i_55_n_0 ),
        .I4(\IP2Bus_Data[28]_i_56_n_0 ),
        .I5(\IP2Bus_Data[28]_i_57_n_0 ),
        .O(\IP2Bus_Data[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFBAAA)) 
    \IP2Bus_Data[28]_i_17 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(bank2_read[116]),
        .I2(bank2_read[117]),
        .I3(\IP2Bus_Data[28]_i_4_0 [231]),
        .I4(\IP2Bus_Data[28]_i_60_n_0 ),
        .I5(\IP2Bus_Data[28]_i_61_n_0 ),
        .O(\IP2Bus_Data[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hABBBAAAAABBBABBB)) 
    \IP2Bus_Data[28]_i_18 
       (.I0(\IP2Bus_Data[28]_i_62_n_0 ),
        .I1(\IP2Bus_Data[28]_i_63_n_0 ),
        .I2(test_mf_count[220]),
        .I3(bank2_read[107]),
        .I4(\IP2Bus_Data[28]_i_64_n_0 ),
        .I5(\IP2Bus_Data[7]_i_16_0 [238]),
        .O(\IP2Bus_Data[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0C0000AA00)) 
    \IP2Bus_Data[28]_i_19 
       (.I0(\IP2Bus_Data[7]_i_16_0 [207]),
        .I1(bank2_read[101]),
        .I2(bank2_read[100]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .I5(\IP2Bus_Data[28]_i_4_0 [202]),
        .O(\IP2Bus_Data[28]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAAEAEEEE)) 
    \IP2Bus_Data[28]_i_2 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_24_n_0 ),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data[28]_i_9_n_0 ),
        .I4(\IP2Bus_Data[28]_i_10_n_0 ),
        .O(\IP2Bus_Data[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \IP2Bus_Data[28]_i_20 
       (.I0(\IP2Bus_Data[23]_i_20_n_0 ),
        .I1(bank2_read[103]),
        .I2(bank2_read[101]),
        .I3(bank2_read[102]),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[28]_i_21 
       (.I0(bank2_read[33]),
        .I1(bank2_read[32]),
        .I2(bank2_read[34]),
        .I3(bank2_read[37]),
        .I4(bank2_read[36]),
        .I5(bank2_read[35]),
        .O(\IP2Bus_Data[28]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[28]_i_22 
       (.I0(bank2_read[26]),
        .I1(bank2_read[27]),
        .I2(bank2_read[28]),
        .O(\IP2Bus_Data[28]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[28]_i_23 
       (.I0(bank2_read[56]),
        .I1(bank2_read[57]),
        .I2(bank2_read[58]),
        .O(\IP2Bus_Data[28]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[28]_i_24 
       (.I0(bank2_read[40]),
        .I1(bank2_read[38]),
        .I2(bank2_read[39]),
        .O(\IP2Bus_Data[28]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[28]_i_25 
       (.I0(bank2_read[43]),
        .I1(bank2_read[42]),
        .I2(bank2_read[41]),
        .I3(bank2_read[48]),
        .I4(bank2_read[44]),
        .I5(bank2_read[49]),
        .O(\IP2Bus_Data[28]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \IP2Bus_Data[28]_i_26 
       (.I0(bank2_read[70]),
        .I1(bank2_read[68]),
        .I2(bank2_read[69]),
        .I3(\IP2Bus_Data[28]_i_77_n_0 ),
        .I4(\IP2Bus_Data[28]_i_52_n_0 ),
        .O(\IP2Bus_Data[28]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \IP2Bus_Data[28]_i_27 
       (.I0(bank2_read[82]),
        .I1(bank2_read[81]),
        .I2(bank2_read[80]),
        .I3(\IP2Bus_Data[28]_i_81_n_0 ),
        .I4(bank2_read[74]),
        .I5(\IP2Bus_Data[28]_i_83_n_0 ),
        .O(\IP2Bus_Data[28]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC5C0C5)) 
    \IP2Bus_Data[28]_i_28 
       (.I0(\IP2Bus_Data[28]_i_84_n_0 ),
        .I1(test_err_count[156]),
        .I2(bank2_read[72]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[31]_i_14_1 [28]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[28]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF80)) 
    \IP2Bus_Data[28]_i_29 
       (.I0(bank2_read[88]),
        .I1(\IP2Bus_Data[28]_i_88_n_0 ),
        .I2(test_err_count[188]),
        .I3(\IP2Bus_Data[6]_i_13_n_0 ),
        .I4(\IP2Bus_Data[28]_i_89_n_0 ),
        .I5(\IP2Bus_Data[28]_i_90_n_0 ),
        .O(\IP2Bus_Data[28]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBBAAAAAAAAA)) 
    \IP2Bus_Data[28]_i_3 
       (.I0(\IP2Bus_Data[27]_i_4_n_0 ),
        .I1(\IP2Bus_Data[28]_i_11_n_0 ),
        .I2(\IP2Bus_Data[28]_i_12_n_0 ),
        .I3(\IP2Bus_Data[28]_i_13_n_0 ),
        .I4(\IP2Bus_Data[28]_i_14_n_0 ),
        .I5(\IP2Bus_Data[28]_i_15_n_0 ),
        .O(\IP2Bus_Data[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_30 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in290_in),
        .O(bank2_read[83]));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555F3FF)) 
    \IP2Bus_Data[28]_i_31 
       (.I0(\IP2Bus_Data[7]_i_16_0 [145]),
        .I1(bank2_read[69]),
        .I2(bank2_read[68]),
        .I3(\IP2Bus_Data[28]_i_4_0 [144]),
        .I4(bank2_read[67]),
        .I5(\IP2Bus_Data[28]_i_93_n_0 ),
        .O(\IP2Bus_Data[28]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_32 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in244_in),
        .O(bank2_read[60]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_33 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in252_in),
        .O(bank2_read[64]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_34 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in242_in),
        .O(bank2_read[59]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[28]_i_35 
       (.I0(\IP2Bus_Data[25]_i_30_n_0 ),
        .I1(Q[28]),
        .I2(\IP2Bus_Data[25]_i_29_n_0 ),
        .O(\IP2Bus_Data[28]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[28]_i_36 
       (.I0(bank2_read[0]),
        .I1(chip_select[1]),
        .O(\IP2Bus_Data[28]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h08080800)) 
    \IP2Bus_Data[28]_i_37 
       (.I0(\IP2Bus_Data[12]_i_10_n_0 ),
        .I1(\IP2Bus_Data[27]_i_32_n_0 ),
        .I2(bank2_read[23]),
        .I3(bank2_read[25]),
        .I4(bank2_read[24]),
        .O(\IP2Bus_Data[28]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    \IP2Bus_Data[28]_i_38 
       (.I0(\IP2Bus_Data[25]_i_8_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [52]),
        .I2(bank2_read[21]),
        .I3(bank2_read[20]),
        .I4(\IP2Bus_Data[12]_i_10_n_0 ),
        .I5(\IP2Bus_Data[28]_i_4_0 [57]),
        .O(\IP2Bus_Data[28]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[28]_i_39 
       (.I0(bank2_read[8]),
        .I1(bank2_read[10]),
        .I2(bank2_read[9]),
        .I3(test_mf_count[28]),
        .I4(bank2_read[11]),
        .O(\IP2Bus_Data[28]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h2202220200002202)) 
    \IP2Bus_Data[28]_i_4 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[28]_i_5_n_0 ),
        .I2(\IP2Bus_Data[28]_i_17_n_0 ),
        .I3(\IP2Bus_Data[28]_i_18_n_0 ),
        .I4(\IP2Bus_Data[28]_i_19_n_0 ),
        .I5(\IP2Bus_Data[28]_i_20_n_0 ),
        .O(\IP2Bus_Data[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[28]_i_40 
       (.I0(test_err_count[28]),
        .I1(bank2_read[8]),
        .I2(\IP2Bus_Data[31]_i_7_0 [28]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(test_ila_count[28]),
        .O(\IP2Bus_Data[28]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_41 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in230_in),
        .O(bank2_read[53]));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[28]_i_42 
       (.I0(bank2_read[52]),
        .I1(bank2_read[50]),
        .I2(bank2_read[51]),
        .O(\IP2Bus_Data[28]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[28]_i_43 
       (.I0(bank2_read[50]),
        .I1(bank2_read[51]),
        .O(\IP2Bus_Data[28]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_44 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in232_in),
        .O(bank2_read[54]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_45 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in234_in),
        .O(bank2_read[55]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_46 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in226_in),
        .O(bank2_read[51]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_47 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in224_in),
        .O(bank2_read[50]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_48 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in228_in),
        .O(bank2_read[52]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[28]_i_49 
       (.I0(bank2_read[39]),
        .I1(bank2_read[38]),
        .O(\IP2Bus_Data[28]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \IP2Bus_Data[28]_i_5 
       (.I0(\IP2Bus_Data[28]_i_21_n_0 ),
        .I1(\IP2Bus_Data[28]_i_22_n_0 ),
        .I2(\IP2Bus_Data[28]_i_23_n_0 ),
        .I3(\IP2Bus_Data[28]_i_12_n_0 ),
        .I4(\IP2Bus_Data[28]_i_24_n_0 ),
        .I5(\IP2Bus_Data[28]_i_25_n_0 ),
        .O(\IP2Bus_Data[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[28]_i_50 
       (.I0(\IP2Bus_Data[31]_i_9_0 [28]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[92]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[92]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[28]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h000F000200000002)) 
    \IP2Bus_Data[28]_i_51 
       (.I0(\IP2Bus_Data[28]_i_4_0 [86]),
        .I1(\IP2Bus_Data[28]_i_103_n_0 ),
        .I2(\IP2Bus_Data[28]_i_104_n_0 ),
        .I3(\IP2Bus_Data[31]_i_32_n_0 ),
        .I4(bank2_read[35]),
        .I5(\IP2Bus_Data[7]_i_16_0 [83]),
        .O(\IP2Bus_Data[28]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[28]_i_52 
       (.I0(bank2_read[59]),
        .I1(bank2_read[60]),
        .I2(bank2_read[64]),
        .O(\IP2Bus_Data[28]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IP2Bus_Data[28]_i_53 
       (.I0(bank2_read[66]),
        .I1(bank2_read[65]),
        .I2(bank2_read[67]),
        .I3(bank2_read[69]),
        .I4(bank2_read[68]),
        .I5(bank2_read[70]),
        .O(\IP2Bus_Data[28]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[28]_i_54 
       (.I0(bank2_read[83]),
        .I1(bank2_read[84]),
        .I2(bank2_read[85]),
        .O(\IP2Bus_Data[28]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[28]_i_55 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(bank2_read[91]),
        .I4(bank2_read[90]),
        .I5(bank2_read[89]),
        .O(\IP2Bus_Data[28]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[28]_i_56 
       (.I0(bank2_read[80]),
        .I1(bank2_read[81]),
        .I2(bank2_read[82]),
        .O(\IP2Bus_Data[28]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[28]_i_57 
       (.I0(bank2_read[76]),
        .I1(bank2_read[75]),
        .I2(bank2_read[74]),
        .I3(bank2_read[73]),
        .I4(bank2_read[72]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[28]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_58 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in356_in),
        .O(bank2_read[116]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_59 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in358_in),
        .O(bank2_read[117]));
  LUT6 #(
    .INIT(64'h0202028A028A028A)) 
    \IP2Bus_Data[28]_i_6 
       (.I0(\IP2Bus_Data[28]_i_26_n_0 ),
        .I1(\IP2Bus_Data[28]_i_27_n_0 ),
        .I2(\IP2Bus_Data[28]_i_28_n_0 ),
        .I3(\IP2Bus_Data[28]_i_29_n_0 ),
        .I4(bank2_read[83]),
        .I5(\IP2Bus_Data[7]_i_16_0 [176]),
        .O(\IP2Bus_Data[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055005151)) 
    \IP2Bus_Data[28]_i_60 
       (.I0(\IP2Bus_Data[31]_i_45_n_0 ),
        .I1(bank2_read[121]),
        .I2(\IP2Bus_Data[31]_i_3_0 [28]),
        .I3(test_err_count[252]),
        .I4(bank2_read[120]),
        .I5(\IP2Bus_Data[28]_i_109_n_0 ),
        .O(\IP2Bus_Data[28]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h000004F4FFFF04F4)) 
    \IP2Bus_Data[28]_i_61 
       (.I0(test_ila_count[220]),
        .I1(bank2_read[106]),
        .I2(bank2_read[105]),
        .I3(\IP2Bus_Data[31]_i_18_0 [28]),
        .I4(bank2_read[104]),
        .I5(test_err_count[220]),
        .O(\IP2Bus_Data[28]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0004FFFFFFFF)) 
    \IP2Bus_Data[28]_i_62 
       (.I0(\IP2Bus_Data[27]_i_30_n_0 ),
        .I1(\IP2Bus_Data[12]_i_20_n_0 ),
        .I2(\IP2Bus_Data[23]_i_17_n_0 ),
        .I3(\IP2Bus_Data[27]_i_31_n_0 ),
        .I4(\IP2Bus_Data[23]_i_20_n_0 ),
        .I5(\IP2Bus_Data[12]_i_18_n_0 ),
        .O(\IP2Bus_Data[28]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \IP2Bus_Data[28]_i_63 
       (.I0(\IP2Bus_Data[12]_i_20_n_0 ),
        .I1(bank2_read[112]),
        .I2(bank2_read[108]),
        .I3(bank2_read[107]),
        .I4(\IP2Bus_Data[31]_i_51_n_0 ),
        .I5(bank2_read[115]),
        .O(\IP2Bus_Data[28]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \IP2Bus_Data[28]_i_64 
       (.I0(bank2_read[114]),
        .I1(bank2_read[113]),
        .I2(bank2_read[107]),
        .I3(bank2_read[108]),
        .I4(bank2_read[112]),
        .I5(bank2_read[115]),
        .O(\IP2Bus_Data[28]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_65 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in324_in),
        .O(bank2_read[100]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_66 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in322_in),
        .O(bank2_read[99]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_67 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in320_in),
        .O(bank2_read[98]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_68 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in330_in),
        .O(bank2_read[103]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_69 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in190_in),
        .O(bank2_read[33]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF010001)) 
    \IP2Bus_Data[28]_i_7 
       (.I0(\IP2Bus_Data[28]_i_31_n_0 ),
        .I1(bank2_read[60]),
        .I2(bank2_read[64]),
        .I3(bank2_read[59]),
        .I4(test_mf_count[124]),
        .I5(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[28]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_70 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in188_in),
        .O(bank2_read[32]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_71 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in192_in),
        .O(bank2_read[34]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_72 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in210_in),
        .O(bank2_read[43]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_73 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in208_in),
        .O(bank2_read[42]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_74 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in264_in),
        .O(bank2_read[70]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_75 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in260_in),
        .O(bank2_read[68]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_76 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in262_in),
        .O(bank2_read[69]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[28]_i_77 
       (.I0(bank2_read[67]),
        .I1(bank2_read[65]),
        .I2(bank2_read[66]),
        .O(\IP2Bus_Data[28]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_78 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in288_in),
        .O(bank2_read[82]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_79 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in286_in),
        .O(bank2_read[81]));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \IP2Bus_Data[28]_i_8 
       (.I0(\IP2Bus_Data[28]_i_35_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[28]_i_36_n_0 ),
        .I3(bank2_read[1]),
        .I4(\IP2Bus_Data[7]_i_16_0 [21]),
        .I5(\IP2Bus_Data[10]_i_8_n_0 ),
        .O(\IP2Bus_Data[28]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_80 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in284_in),
        .O(bank2_read[80]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[28]_i_81 
       (.I0(bank2_read[71]),
        .I1(bank2_read[72]),
        .I2(bank2_read[73]),
        .O(\IP2Bus_Data[28]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_82 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in272_in),
        .O(bank2_read[74]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[28]_i_83 
       (.I0(bank2_read[76]),
        .I1(bank2_read[75]),
        .O(\IP2Bus_Data[28]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[28]_i_84 
       (.I0(bank2_read[75]),
        .I1(test_mf_count[156]),
        .I2(test_ila_count[156]),
        .I3(bank2_read[74]),
        .O(\IP2Bus_Data[28]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_85 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in268_in),
        .O(bank2_read[72]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_86 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in270_in),
        .O(bank2_read[73]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_87 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in300_in),
        .O(bank2_read[88]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[28]_i_88 
       (.I0(bank2_read[87]),
        .I1(bank2_read[86]),
        .O(\IP2Bus_Data[28]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \IP2Bus_Data[28]_i_89 
       (.I0(test_ila_count[188]),
        .I1(bank2_read[90]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[188]),
        .I4(bank2_read[89]),
        .I5(\IP2Bus_Data[28]_i_129_n_0 ),
        .O(\IP2Bus_Data[28]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[28]_i_9 
       (.I0(test_err_count[60]),
        .I1(bank2_read[24]),
        .I2(bank2_read[25]),
        .I3(out[28]),
        .I4(\IP2Bus_Data[28]_i_37_n_0 ),
        .I5(\IP2Bus_Data[28]_i_38_n_0 ),
        .O(\IP2Bus_Data[28]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \IP2Bus_Data[28]_i_90 
       (.I0(bank2_read[83]),
        .I1(bank2_read[84]),
        .I2(bank2_read[85]),
        .I3(\IP2Bus_Data[28]_i_4_0 [173]),
        .O(\IP2Bus_Data[28]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[28]_i_92 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in258_in),
        .O(bank2_read[67]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[28]_i_93 
       (.I0(bank2_read[66]),
        .I1(bank2_read[65]),
        .O(\IP2Bus_Data[28]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAFFEAEAEAEA)) 
    \IP2Bus_Data[29]_i_1 
       (.I0(\IP2Bus_Data[29]_i_2_n_0 ),
        .I1(chip_select[0]),
        .I2(\IP2Bus_Data[29]_i_3_n_0 ),
        .I3(\IP2Bus_Data[29]_i_4_n_0 ),
        .I4(\IP2Bus_Data[29]_i_5_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABABFBA)) 
    \IP2Bus_Data[29]_i_10 
       (.I0(\IP2Bus_Data[31]_i_45_n_0 ),
        .I1(test_err_count[253]),
        .I2(bank2_read[120]),
        .I3(bank2_read[121]),
        .I4(\IP2Bus_Data[31]_i_3_0 [29]),
        .I5(\IP2Bus_Data[29]_i_17_n_0 ),
        .O(\IP2Bus_Data[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555515)) 
    \IP2Bus_Data[29]_i_11 
       (.I0(\IP2Bus_Data[29]_i_18_n_0 ),
        .I1(bank2_read[107]),
        .I2(test_mf_count[221]),
        .I3(bank2_read[105]),
        .I4(bank2_read[106]),
        .I5(bank2_read[104]),
        .O(\IP2Bus_Data[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF3A)) 
    \IP2Bus_Data[29]_i_12 
       (.I0(\IP2Bus_Data[29]_i_19_n_0 ),
        .I1(test_err_count[93]),
        .I2(bank2_read[40]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[29]_i_13 
       (.I0(test_err_count[125]),
        .I1(bank2_read[56]),
        .I2(\IP2Bus_Data[31]_i_2_0 [29]),
        .I3(bank2_read[57]),
        .I4(test_ila_count[125]),
        .I5(bank2_read[58]),
        .O(\IP2Bus_Data[29]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \IP2Bus_Data[29]_i_14 
       (.I0(test_mf_count[61]),
        .I1(bank2_read[27]),
        .I2(bank2_read[26]),
        .I3(test_ila_count[61]),
        .I4(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC5C0C5)) 
    \IP2Bus_Data[29]_i_15 
       (.I0(\IP2Bus_Data[29]_i_20_n_0 ),
        .I1(test_err_count[157]),
        .I2(bank2_read[72]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[31]_i_14_1 [29]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5555440400004404)) 
    \IP2Bus_Data[29]_i_16 
       (.I0(\IP2Bus_Data[31]_i_91_n_0 ),
        .I1(\IP2Bus_Data[29]_i_21_n_0 ),
        .I2(bank2_read[89]),
        .I3(\IP2Bus_Data[31]_i_14_0 [29]),
        .I4(bank2_read[88]),
        .I5(test_err_count[189]),
        .O(\IP2Bus_Data[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000007F7)) 
    \IP2Bus_Data[29]_i_17 
       (.I0(bank2_read[123]),
        .I1(test_mf_count[253]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[253]),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[29]_i_18 
       (.I0(test_err_count[221]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [29]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[221]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[29]_i_19 
       (.I0(\IP2Bus_Data[31]_i_9_0 [29]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[93]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[93]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8C808C8080808C80)) 
    \IP2Bus_Data[29]_i_2 
       (.I0(\IP2Bus_Data[29]_i_6_n_0 ),
        .I1(\IP2Bus_Data[31]_i_24_n_0 ),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data[31]_i_29_n_0 ),
        .I4(\IP2Bus_Data[29]_i_7_n_0 ),
        .I5(\IP2Bus_Data[29]_i_8_n_0 ),
        .O(\IP2Bus_Data[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[29]_i_20 
       (.I0(test_ila_count[157]),
        .I1(bank2_read[74]),
        .I2(bank2_read[75]),
        .I3(test_mf_count[157]),
        .O(\IP2Bus_Data[29]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \IP2Bus_Data[29]_i_21 
       (.I0(bank2_read[91]),
        .I1(test_mf_count[189]),
        .I2(bank2_read[90]),
        .I3(test_ila_count[189]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[29]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \IP2Bus_Data[29]_i_3 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(Q[29]),
        .I2(\IP2Bus_Data[31]_i_26_n_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data_reg[31] [24]),
        .O(\IP2Bus_Data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAA222A2)) 
    \IP2Bus_Data[29]_i_4 
       (.I0(\IP2Bus_Data[29]_i_9_n_0 ),
        .I1(\IP2Bus_Data[31]_i_15_n_0 ),
        .I2(\IP2Bus_Data[29]_i_10_n_0 ),
        .I3(\IP2Bus_Data[31]_i_17_n_0 ),
        .I4(\IP2Bus_Data[29]_i_11_n_0 ),
        .I5(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    \IP2Bus_Data[29]_i_5 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[29]_i_12_n_0 ),
        .I2(\IP2Bus_Data[31]_i_10_n_0 ),
        .I3(\IP2Bus_Data[29]_i_13_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[29]_i_14_n_0 ),
        .O(\IP2Bus_Data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8880000)) 
    \IP2Bus_Data[29]_i_6 
       (.I0(test_err_count[61]),
        .I1(bank2_read[24]),
        .I2(bank2_read[25]),
        .I3(out[29]),
        .I4(\IP2Bus_Data[31]_i_76_n_0 ),
        .I5(bank2_read[23]),
        .O(\IP2Bus_Data[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \IP2Bus_Data[29]_i_7 
       (.I0(test_mf_count[29]),
        .I1(bank2_read[11]),
        .I2(bank2_read[8]),
        .I3(bank2_read[10]),
        .I4(bank2_read[9]),
        .O(\IP2Bus_Data[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[29]_i_8 
       (.I0(test_err_count[29]),
        .I1(bank2_read[8]),
        .I2(\IP2Bus_Data[31]_i_7_0 [29]),
        .I3(bank2_read[9]),
        .I4(bank2_read[10]),
        .I5(test_ila_count[29]),
        .O(\IP2Bus_Data[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0007777777077777)) 
    \IP2Bus_Data[29]_i_9 
       (.I0(test_mf_count[125]),
        .I1(bank2_read[59]),
        .I2(\IP2Bus_Data[29]_i_15_n_0 ),
        .I3(\IP2Bus_Data[28]_i_27_n_0 ),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .I5(\IP2Bus_Data[29]_i_16_n_0 ),
        .O(\IP2Bus_Data[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(\IP2Bus_Data[2]_i_2_n_0 ),
        .I1(\IP2Bus_Data[2]_i_3_n_0 ),
        .I2(\IP2Bus_Data[2]_i_4_n_0 ),
        .I3(\IP2Bus_Data[2]_i_5_n_0 ),
        .I4(\IP2Bus_Data[2]_i_6_n_0 ),
        .I5(\IP2Bus_Data[2]_i_7_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFBBFBAAAAAAAA)) 
    \IP2Bus_Data[2]_i_10 
       (.I0(\IP2Bus_Data[2]_i_29_n_0 ),
        .I1(\IP2Bus_Data[2]_i_30_n_0 ),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data[2]_i_31_n_0 ),
        .I4(\IP2Bus_Data[2]_i_32_n_0 ),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[2]_i_11 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in266_in),
        .O(bank2_read[71]));
  LUT3 #(
    .INIT(8'hEA)) 
    \IP2Bus_Data[2]_i_12 
       (.I0(bank2_read[71]),
        .I1(test_err_count[130]),
        .I2(bank2_read[72]),
        .O(\IP2Bus_Data[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hDCDFDFDFDCDFDCDC)) 
    \IP2Bus_Data[2]_i_13 
       (.I0(\IP2Bus_Data[31]_i_14_1 [2]),
        .I1(bank2_read[72]),
        .I2(bank2_read[73]),
        .I3(test_ila_count[130]),
        .I4(bank2_read[74]),
        .I5(\IP2Bus_Data[2]_i_34_n_0 ),
        .O(\IP2Bus_Data[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00551515FFFFFFFF)) 
    \IP2Bus_Data[2]_i_14 
       (.I0(\IP2Bus_Data[2]_i_35_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [162]),
        .I2(bank2_read[84]),
        .I3(\IP2Bus_Data[7]_i_16_0 [157]),
        .I4(bank2_read[83]),
        .I5(\IP2Bus_Data[28]_i_27_n_0 ),
        .O(\IP2Bus_Data[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEFEE)) 
    \IP2Bus_Data[2]_i_15 
       (.I0(bank2_read[65]),
        .I1(bank2_read[66]),
        .I2(\IP2Bus_Data[7]_i_16_0 [126]),
        .I3(bank2_read[67]),
        .I4(\IP2Bus_Data[2]_i_36_n_0 ),
        .I5(\IP2Bus_Data[2]_i_37_n_0 ),
        .O(\IP2Bus_Data[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    \IP2Bus_Data[2]_i_16 
       (.I0(test_mf_count[98]),
        .I1(bank2_read[59]),
        .I2(bank2_read[60]),
        .I3(bank2_read[64]),
        .I4(rx_buffer_adjust[24]),
        .I5(\IP2Bus_Data[2]_i_17_0 [59]),
        .O(\IP2Bus_Data[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h1FFF1FFFFFFF1FFF)) 
    \IP2Bus_Data[2]_i_17 
       (.I0(\IP2Bus_Data[2]_i_38_n_0 ),
        .I1(\IP2Bus_Data[31]_i_17_n_0 ),
        .I2(\IP2Bus_Data[26]_i_20_n_0 ),
        .I3(\IP2Bus_Data[2]_i_39_n_0 ),
        .I4(\IP2Bus_Data[2]_i_40_n_0 ),
        .I5(\IP2Bus_Data[2]_i_41_n_0 ),
        .O(\IP2Bus_Data[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hEFECEFEF23202323)) 
    \IP2Bus_Data[2]_i_18 
       (.I0(\IP2Bus_Data[7]_i_16_0 [188]),
        .I1(bank2_read[98]),
        .I2(bank2_read[99]),
        .I3(\IP2Bus_Data[16]_i_18_0 [193]),
        .I4(bank2_read[100]),
        .I5(\IP2Bus_Data[16]_i_18_0 [188]),
        .O(\IP2Bus_Data[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAAAEEEEEEEAE)) 
    \IP2Bus_Data[2]_i_19 
       (.I0(\IP2Bus_Data[28]_i_20_n_0 ),
        .I1(\IP2Bus_Data[23]_i_21_n_0 ),
        .I2(\IP2Bus_Data[2]_i_17_0 [74]),
        .I3(bank2_read[102]),
        .I4(bank2_read[101]),
        .I5(\IP2Bus_Data[28]_i_4_0 [176]),
        .O(\IP2Bus_Data[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABFFAAAAAAAA)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(\IP2Bus_Data[27]_i_4_n_0 ),
        .I1(\IP2Bus_Data[2]_i_8_n_0 ),
        .I2(\IP2Bus_Data[2]_i_9_n_0 ),
        .I3(\IP2Bus_Data[31]_i_8_n_0 ),
        .I4(\IP2Bus_Data[2]_i_10_n_0 ),
        .I5(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAC0AA00AAC0)) 
    \IP2Bus_Data[2]_i_20 
       (.I0(rx_buffer_adjust[40]),
        .I1(\IP2Bus_Data[7]_i_16_0 [211]),
        .I2(bank2_read[97]),
        .I3(bank2_read[92]),
        .I4(bank2_read[96]),
        .I5(\IP2Bus_Data[2]_i_17_0 [83]),
        .O(\IP2Bus_Data[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h0000AAF3)) 
    \IP2Bus_Data[2]_i_21 
       (.I0(\IP2Bus_Data[28]_i_4_0 [2]),
        .I1(bank2_read[7]),
        .I2(\IP2Bus_Data[2]_i_17_0 [2]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .O(\IP2Bus_Data[2]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[2]_i_22 
       (.I0(bank2_read[9]),
        .I1(bank2_read[10]),
        .I2(bank2_read[8]),
        .O(\IP2Bus_Data[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00088808AAAAAAAA)) 
    \IP2Bus_Data[2]_i_23 
       (.I0(\IP2Bus_Data[2]_i_42_n_0 ),
        .I1(\IP2Bus_Data[2]_i_43_n_0 ),
        .I2(\IP2Bus_Data[2]_i_44_n_0 ),
        .I3(\IP2Bus_Data[12]_i_10_n_0 ),
        .I4(\IP2Bus_Data[2]_i_45_n_0 ),
        .I5(\IP2Bus_Data[2]_i_46_n_0 ),
        .O(\IP2Bus_Data[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \IP2Bus_Data[2]_i_24 
       (.I0(\IP2Bus_Data[31]_i_7_0 [2]),
        .I1(test_ila_count[2]),
        .I2(bank2_read[8]),
        .I3(test_err_count[2]),
        .I4(bank2_read[9]),
        .I5(bank2_read[10]),
        .O(\IP2Bus_Data[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[2]_i_25 
       (.I0(\IP2Bus_Data[16]_i_18_0 [7]),
        .I1(bank2_read[4]),
        .I2(\IP2Bus_Data[7]_i_16_0 [2]),
        .I3(bank2_read[3]),
        .I4(bank2_read[2]),
        .I5(\IP2Bus_Data[16]_i_18_0 [2]),
        .O(\IP2Bus_Data[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \IP2Bus_Data[2]_i_26 
       (.I0(\IP2Bus_Data[2]_i_47_n_0 ),
        .I1(\IP2Bus_Data[2]_i_48_n_0 ),
        .I2(\IP2Bus_Data[2]_i_49_n_0 ),
        .I3(\IP2Bus_Data[31]_i_73_n_0 ),
        .I4(\IP2Bus_Data[2]_i_50_n_0 ),
        .I5(\IP2Bus_Data[4]_i_18_0 [2]),
        .O(\IP2Bus_Data[2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAFAEAAAE)) 
    \IP2Bus_Data[2]_i_27 
       (.I0(chip_select[0]),
        .I1(\IP2Bus_Data[7]_i_16_0 [25]),
        .I2(chip_select[1]),
        .I3(bank2_read[0]),
        .I4(\IP2Bus_Data[2]_i_17_0 [11]),
        .O(\IP2Bus_Data[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEF)) 
    \IP2Bus_Data[2]_i_28 
       (.I0(\IP2Bus_Data[2]_i_51_n_0 ),
        .I1(\IP2Bus_Data[28]_i_22_n_0 ),
        .I2(\IP2Bus_Data[31]_i_32_n_0 ),
        .I3(bank2_read[37]),
        .I4(bank2_read[36]),
        .I5(bank2_read[35]),
        .O(\IP2Bus_Data[2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h0000BBBF)) 
    \IP2Bus_Data[2]_i_29 
       (.I0(\IP2Bus_Data[2]_i_52_n_0 ),
        .I1(\IP2Bus_Data[28]_i_24_n_0 ),
        .I2(\IP2Bus_Data[31]_i_39_n_0 ),
        .I3(\IP2Bus_Data[2]_i_53_n_0 ),
        .I4(\IP2Bus_Data[2]_i_54_n_0 ),
        .O(\IP2Bus_Data[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDFFFF00000000)) 
    \IP2Bus_Data[2]_i_3 
       (.I0(bank2_read[71]),
        .I1(\IP2Bus_Data[2]_i_17_0 [50]),
        .I2(\IP2Bus_Data[2]_i_12_n_0 ),
        .I3(\IP2Bus_Data[2]_i_13_n_0 ),
        .I4(\IP2Bus_Data[2]_i_14_n_0 ),
        .I5(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555330F555533FF)) 
    \IP2Bus_Data[2]_i_30 
       (.I0(\IP2Bus_Data[16]_i_18_0 [95]),
        .I1(\IP2Bus_Data[7]_i_16_0 [95]),
        .I2(\IP2Bus_Data[16]_i_18_0 [100]),
        .I3(bank2_read[51]),
        .I4(bank2_read[50]),
        .I5(bank2_read[52]),
        .O(\IP2Bus_Data[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[2]_i_31 
       (.I0(\IP2Bus_Data[31]_i_2_0 [2]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[98]),
        .I3(bank2_read[58]),
        .I4(test_err_count[98]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000554000000040)) 
    \IP2Bus_Data[2]_i_32 
       (.I0(\IP2Bus_Data[28]_i_42_n_0 ),
        .I1(\IP2Bus_Data[2]_i_17_0 [38]),
        .I2(bank2_read[55]),
        .I3(bank2_read[54]),
        .I4(bank2_read[53]),
        .I5(\IP2Bus_Data[28]_i_4_0 [89]),
        .O(\IP2Bus_Data[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000FEEFFFF0FEE)) 
    \IP2Bus_Data[2]_i_34 
       (.I0(\IP2Bus_Data[2]_i_55_n_0 ),
        .I1(\IP2Bus_Data[28]_i_56_n_0 ),
        .I2(rx_buffer_adjust[32]),
        .I3(bank2_read[76]),
        .I4(bank2_read[75]),
        .I5(test_mf_count[130]),
        .O(\IP2Bus_Data[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \IP2Bus_Data[2]_i_35 
       (.I0(\IP2Bus_Data[2]_i_56_n_0 ),
        .I1(\IP2Bus_Data[2]_i_57_n_0 ),
        .I2(bank2_read[88]),
        .I3(bank2_read[87]),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_54_n_0 ),
        .O(\IP2Bus_Data[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000DFFFDF)) 
    \IP2Bus_Data[2]_i_36 
       (.I0(\IP2Bus_Data[28]_i_4_0 [118]),
        .I1(bank2_read[69]),
        .I2(bank2_read[70]),
        .I3(bank2_read[68]),
        .I4(\IP2Bus_Data[16]_i_18_0 [131]),
        .I5(bank2_read[67]),
        .O(\IP2Bus_Data[2]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[2]_i_37 
       (.I0(\IP2Bus_Data[7]_i_16_0 [149]),
        .I1(bank2_read[65]),
        .I2(bank2_read[66]),
        .I3(\IP2Bus_Data[16]_i_18_0 [126]),
        .O(\IP2Bus_Data[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFEEEC)) 
    \IP2Bus_Data[2]_i_38 
       (.I0(\IP2Bus_Data[2]_i_58_n_0 ),
        .I1(\IP2Bus_Data[23]_i_17_n_0 ),
        .I2(bank2_read[119]),
        .I3(\IP2Bus_Data[26]_i_34_n_0 ),
        .I4(\IP2Bus_Data[2]_i_59_n_0 ),
        .I5(\IP2Bus_Data[2]_i_60_n_0 ),
        .O(\IP2Bus_Data[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    \IP2Bus_Data[2]_i_39 
       (.I0(test_err_count[194]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [2]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[194]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[2]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \IP2Bus_Data[2]_i_4 
       (.I0(\IP2Bus_Data[2]_i_15_n_0 ),
        .I1(bank2_read[59]),
        .I2(bank2_read[60]),
        .I3(bank2_read[64]),
        .I4(\IP2Bus_Data[2]_i_16_n_0 ),
        .O(\IP2Bus_Data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h45FF4545FFFFFFFF)) 
    \IP2Bus_Data[2]_i_40 
       (.I0(\IP2Bus_Data[2]_i_61_n_0 ),
        .I1(\IP2Bus_Data[2]_i_62_n_0 ),
        .I2(\IP2Bus_Data[16]_i_18_0 [219]),
        .I3(\IP2Bus_Data[2]_i_17_0 [95]),
        .I4(bank2_read[112]),
        .I5(\IP2Bus_Data[10]_i_54_n_0 ),
        .O(\IP2Bus_Data[2]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \IP2Bus_Data[2]_i_41 
       (.I0(rx_buffer_adjust[48]),
        .I1(bank2_read[108]),
        .I2(bank2_read[107]),
        .I3(test_mf_count[194]),
        .I4(\IP2Bus_Data[12]_i_20_n_0 ),
        .O(\IP2Bus_Data[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h4447747747477777)) 
    \IP2Bus_Data[2]_i_42 
       (.I0(test_mf_count[2]),
        .I1(bank2_read[11]),
        .I2(bank2_read[12]),
        .I3(bank2_read[16]),
        .I4(rx_buffer_adjust[0]),
        .I5(\IP2Bus_Data[2]_i_17_0 [23]),
        .O(\IP2Bus_Data[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1015)) 
    \IP2Bus_Data[2]_i_43 
       (.I0(bank2_read[23]),
        .I1(test_err_count[34]),
        .I2(bank2_read[24]),
        .I3(out[2]),
        .I4(\IP2Bus_Data[2]_i_63_n_0 ),
        .I5(\IP2Bus_Data[31]_i_22_n_0 ),
        .O(\IP2Bus_Data[2]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    \IP2Bus_Data[2]_i_44 
       (.I0(\IP2Bus_Data[16]_i_18_0 [33]),
        .I1(\IP2Bus_Data[7]_i_16_0 [33]),
        .I2(bank2_read[17]),
        .I3(bank2_read[18]),
        .I4(\IP2Bus_Data[7]_i_16_0 [56]),
        .O(\IP2Bus_Data[2]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \IP2Bus_Data[2]_i_45 
       (.I0(\IP2Bus_Data[16]_i_18_0 [38]),
        .I1(bank2_read[20]),
        .I2(\IP2Bus_Data[28]_i_4_0 [31]),
        .I3(bank2_read[22]),
        .I4(bank2_read[21]),
        .O(\IP2Bus_Data[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF00000000)) 
    \IP2Bus_Data[2]_i_46 
       (.I0(bank2_read[25]),
        .I1(bank2_read[24]),
        .I2(bank2_read[23]),
        .I3(\IP2Bus_Data[27]_i_32_n_0 ),
        .I4(\IP2Bus_Data[12]_i_10_n_0 ),
        .I5(\IP2Bus_Data[10]_i_31_n_0 ),
        .O(\IP2Bus_Data[2]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h555555550F330FFF)) 
    \IP2Bus_Data[2]_i_47 
       (.I0(\IP2Bus_Data_reg[31] [2]),
        .I1(bank0_read[9]),
        .I2(\IP2Bus_Data[7]_i_7_0 [2]),
        .I3(bank0_read[8]),
        .I4(\IP2Bus_Data[4]_i_42_0 [2]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(\IP2Bus_Data[2]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAEFFFFFFAE)) 
    \IP2Bus_Data[2]_i_48 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(bank0_read[12]),
        .I2(rx_buffer_delay[2]),
        .I3(bank0_read[10]),
        .I4(bank0_read[11]),
        .I5(\IP2Bus_Data[11]_i_23_1 [2]),
        .O(\IP2Bus_Data[2]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \IP2Bus_Data[2]_i_49 
       (.I0(\IP2Bus_Data[31]_i_70_n_0 ),
        .I1(bank0_read[13]),
        .I2(bank0_read[14]),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(Q[2]),
        .O(\IP2Bus_Data[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBFBAAAAAAAA)) 
    \IP2Bus_Data[2]_i_5 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[2]_i_17_n_0 ),
        .I2(\IP2Bus_Data[2]_i_18_n_0 ),
        .I3(\IP2Bus_Data[2]_i_19_n_0 ),
        .I4(\IP2Bus_Data[2]_i_20_n_0 ),
        .I5(\IP2Bus_Data[23]_i_4_n_0 ),
        .O(\IP2Bus_Data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \IP2Bus_Data[2]_i_50 
       (.I0(bank0_read[2]),
        .I1(bank0_read[1]),
        .I2(bank0_read[0]),
        .I3(bank0_read[4]),
        .I4(bank0_read[3]),
        .I5(bank0_read[6]),
        .O(\IP2Bus_Data[2]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    \IP2Bus_Data[2]_i_51 
       (.I0(\IP2Bus_Data[7]_i_16_0 [87]),
        .I1(bank2_read[32]),
        .I2(bank2_read[33]),
        .I3(\IP2Bus_Data[16]_i_18_0 [64]),
        .I4(bank2_read[34]),
        .I5(\IP2Bus_Data[2]_i_17_0 [35]),
        .O(\IP2Bus_Data[2]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[2]_i_52 
       (.I0(\IP2Bus_Data[31]_i_9_0 [2]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[66]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[66]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[2]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[2]_i_53 
       (.I0(\IP2Bus_Data[7]_i_16_0 [118]),
        .I1(bank2_read[49]),
        .I2(\IP2Bus_Data[2]_i_17_0 [47]),
        .I3(bank2_read[48]),
        .I4(bank2_read[44]),
        .I5(rx_buffer_adjust[16]),
        .O(\IP2Bus_Data[2]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h3355330F33553300)) 
    \IP2Bus_Data[2]_i_54 
       (.I0(\IP2Bus_Data[2]_i_17_0 [26]),
        .I1(\IP2Bus_Data[28]_i_4_0 [60]),
        .I2(test_err_count[66]),
        .I3(bank2_read[38]),
        .I4(bank2_read[39]),
        .I5(bank2_read[40]),
        .O(\IP2Bus_Data[2]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h30353F35)) 
    \IP2Bus_Data[2]_i_55 
       (.I0(\IP2Bus_Data[16]_i_18_0 [157]),
        .I1(\IP2Bus_Data[2]_i_17_0 [71]),
        .I2(bank2_read[80]),
        .I3(bank2_read[81]),
        .I4(\IP2Bus_Data[7]_i_16_0 [180]),
        .O(\IP2Bus_Data[2]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[2]_i_56 
       (.I0(\IP2Bus_Data[2]_i_17_0 [62]),
        .I1(bank2_read[87]),
        .I2(test_err_count[162]),
        .I3(bank2_read[88]),
        .I4(\IP2Bus_Data[28]_i_4_0 [147]),
        .I5(bank2_read[86]),
        .O(\IP2Bus_Data[2]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[2]_i_57 
       (.I0(test_ila_count[162]),
        .I1(bank2_read[90]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[162]),
        .I4(\IP2Bus_Data[31]_i_14_0 [2]),
        .I5(bank2_read[89]),
        .O(\IP2Bus_Data[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[2]_i_58 
       (.I0(\IP2Bus_Data[2]_i_17_0 [86]),
        .I1(bank2_read[119]),
        .I2(test_err_count[226]),
        .I3(bank2_read[120]),
        .I4(\IP2Bus_Data[31]_i_3_0 [2]),
        .I5(bank2_read[121]),
        .O(\IP2Bus_Data[2]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \IP2Bus_Data[2]_i_59 
       (.I0(test_mf_count[226]),
        .I1(rx_buffer_adjust[58]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[226]),
        .I4(bank2_read[123]),
        .I5(bank2_read[124]),
        .O(\IP2Bus_Data[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800808888)) 
    \IP2Bus_Data[2]_i_6 
       (.I0(\IP2Bus_Data[2]_i_21_n_0 ),
        .I1(\IP2Bus_Data[31]_i_24_n_0 ),
        .I2(\IP2Bus_Data[2]_i_22_n_0 ),
        .I3(\IP2Bus_Data[2]_i_23_n_0 ),
        .I4(\IP2Bus_Data[31]_i_29_n_0 ),
        .I5(\IP2Bus_Data[2]_i_24_n_0 ),
        .O(\IP2Bus_Data[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h5C5F5C5C)) 
    \IP2Bus_Data[2]_i_60 
       (.I0(\IP2Bus_Data[16]_i_18_0 [224]),
        .I1(bank2_read[117]),
        .I2(bank2_read[116]),
        .I3(\IP2Bus_Data[28]_i_4_0 [205]),
        .I4(bank2_read[118]),
        .O(\IP2Bus_Data[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D000D)) 
    \IP2Bus_Data[2]_i_61 
       (.I0(bank2_read[115]),
        .I1(\IP2Bus_Data[7]_i_16_0 [219]),
        .I2(bank2_read[114]),
        .I3(bank2_read[113]),
        .I4(\IP2Bus_Data[7]_i_16_0 [242]),
        .I5(bank2_read[112]),
        .O(\IP2Bus_Data[2]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[2]_i_62 
       (.I0(bank2_read[113]),
        .I1(bank2_read[114]),
        .O(\IP2Bus_Data[2]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h0F11)) 
    \IP2Bus_Data[2]_i_63 
       (.I0(bank2_read[25]),
        .I1(bank2_read[24]),
        .I2(\IP2Bus_Data[2]_i_17_0 [14]),
        .I3(bank2_read[23]),
        .O(\IP2Bus_Data[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    \IP2Bus_Data[2]_i_7 
       (.I0(\IP2Bus_Data[2]_i_25_n_0 ),
        .I1(\IP2Bus_Data[10]_i_7_n_0 ),
        .I2(\IP2Bus_Data[11]_i_9_n_0 ),
        .I3(\IP2Bus_Data[2]_i_26_n_0 ),
        .I4(chip_select[0]),
        .I5(\IP2Bus_Data[2]_i_27_n_0 ),
        .O(\IP2Bus_Data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \IP2Bus_Data[2]_i_8 
       (.I0(test_ila_count[34]),
        .I1(test_mf_count[34]),
        .I2(bank2_read[27]),
        .I3(bank2_read[28]),
        .I4(rx_buffer_adjust[8]),
        .I5(bank2_read[26]),
        .O(\IP2Bus_Data[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \IP2Bus_Data[2]_i_9 
       (.I0(\IP2Bus_Data[7]_i_16_0 [64]),
        .I1(bank2_read[35]),
        .I2(bank2_read[36]),
        .I3(\IP2Bus_Data[16]_i_18_0 [69]),
        .I4(\IP2Bus_Data[31]_i_32_n_0 ),
        .I5(\IP2Bus_Data[2]_i_28_n_0 ),
        .O(\IP2Bus_Data[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1F1010101F1F1F1F)) 
    \IP2Bus_Data[30]_i_1 
       (.I0(\IP2Bus_Data[30]_i_2_n_0 ),
        .I1(\IP2Bus_Data[30]_i_3_n_0 ),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data[30]_i_4_n_0 ),
        .I4(chip_select[0]),
        .I5(\IP2Bus_Data[30]_i_5_n_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFFFEFEE)) 
    \IP2Bus_Data[30]_i_10 
       (.I0(\IP2Bus_Data[31]_i_45_n_0 ),
        .I1(\IP2Bus_Data[30]_i_17_n_0 ),
        .I2(test_err_count[254]),
        .I3(bank2_read[120]),
        .I4(bank2_read[121]),
        .I5(\IP2Bus_Data[31]_i_3_0 [30]),
        .O(\IP2Bus_Data[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    \IP2Bus_Data[30]_i_11 
       (.I0(\IP2Bus_Data[30]_i_18_n_0 ),
        .I1(bank2_read[107]),
        .I2(test_mf_count[222]),
        .I3(bank2_read[105]),
        .I4(bank2_read[106]),
        .I5(bank2_read[104]),
        .O(\IP2Bus_Data[30]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEFEAEAEA)) 
    \IP2Bus_Data[30]_i_12 
       (.I0(bank2_read[8]),
        .I1(\IP2Bus_Data[31]_i_7_0 [30]),
        .I2(bank2_read[9]),
        .I3(test_ila_count[30]),
        .I4(bank2_read[10]),
        .O(\IP2Bus_Data[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0777)) 
    \IP2Bus_Data[30]_i_13 
       (.I0(bank2_read[11]),
        .I1(test_mf_count[30]),
        .I2(\IP2Bus_Data[31]_i_76_n_0 ),
        .I3(\IP2Bus_Data[30]_i_19_n_0 ),
        .I4(bank2_read[9]),
        .I5(bank2_read[10]),
        .O(\IP2Bus_Data[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[30]_i_14 
       (.I0(\IP2Bus_Data[31]_i_9_0 [30]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[94]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[94]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFC0C5C5)) 
    \IP2Bus_Data[30]_i_15 
       (.I0(\IP2Bus_Data[30]_i_20_n_0 ),
        .I1(test_err_count[158]),
        .I2(bank2_read[72]),
        .I3(\IP2Bus_Data[31]_i_14_1 [30]),
        .I4(bank2_read[73]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \IP2Bus_Data[30]_i_16 
       (.I0(\IP2Bus_Data[30]_i_21_n_0 ),
        .I1(bank2_read[88]),
        .I2(test_err_count[190]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(bank2_read[87]),
        .O(\IP2Bus_Data[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000007F7)) 
    \IP2Bus_Data[30]_i_17 
       (.I0(bank2_read[123]),
        .I1(test_mf_count[254]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[254]),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[30]_i_18 
       (.I0(test_err_count[222]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [30]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[222]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000A88800002000)) 
    \IP2Bus_Data[30]_i_19 
       (.I0(\IP2Bus_Data[10]_i_31_n_0 ),
        .I1(bank2_read[24]),
        .I2(out[30]),
        .I3(bank2_read[25]),
        .I4(bank2_read[23]),
        .I5(test_err_count[62]),
        .O(\IP2Bus_Data[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    \IP2Bus_Data[30]_i_2 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[30]_i_6_n_0 ),
        .I2(\IP2Bus_Data[31]_i_10_n_0 ),
        .I3(\IP2Bus_Data[30]_i_7_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[30]_i_8_n_0 ),
        .O(\IP2Bus_Data[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[30]_i_20 
       (.I0(test_ila_count[158]),
        .I1(bank2_read[74]),
        .I2(bank2_read[75]),
        .I3(test_mf_count[158]),
        .O(\IP2Bus_Data[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[30]_i_21 
       (.I0(\IP2Bus_Data[31]_i_14_0 [30]),
        .I1(bank2_read[89]),
        .I2(test_ila_count[190]),
        .I3(bank2_read[90]),
        .I4(bank2_read[91]),
        .I5(test_mf_count[190]),
        .O(\IP2Bus_Data[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAA222A2)) 
    \IP2Bus_Data[30]_i_3 
       (.I0(\IP2Bus_Data[30]_i_9_n_0 ),
        .I1(\IP2Bus_Data[31]_i_15_n_0 ),
        .I2(\IP2Bus_Data[30]_i_10_n_0 ),
        .I3(\IP2Bus_Data[31]_i_17_n_0 ),
        .I4(\IP2Bus_Data[30]_i_11_n_0 ),
        .I5(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \IP2Bus_Data[30]_i_4 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(Q[30]),
        .I2(\IP2Bus_Data[31]_i_26_n_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data_reg[31] [25]),
        .O(\IP2Bus_Data[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4FFFFFFFFF)) 
    \IP2Bus_Data[30]_i_5 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\IP2Bus_Data[30]_i_13_n_0 ),
        .I2(\IP2Bus_Data[31]_i_29_n_0 ),
        .I3(test_err_count[30]),
        .I4(bank2_read[8]),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF3A)) 
    \IP2Bus_Data[30]_i_6 
       (.I0(\IP2Bus_Data[30]_i_14_n_0 ),
        .I1(test_err_count[94]),
        .I2(bank2_read[40]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[30]_i_7 
       (.I0(test_err_count[126]),
        .I1(bank2_read[56]),
        .I2(\IP2Bus_Data[31]_i_2_0 [30]),
        .I3(bank2_read[57]),
        .I4(test_ila_count[126]),
        .I5(bank2_read[58]),
        .O(\IP2Bus_Data[30]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \IP2Bus_Data[30]_i_8 
       (.I0(test_mf_count[62]),
        .I1(bank2_read[27]),
        .I2(bank2_read[26]),
        .I3(test_ila_count[62]),
        .I4(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0007777777077777)) 
    \IP2Bus_Data[30]_i_9 
       (.I0(test_mf_count[126]),
        .I1(bank2_read[59]),
        .I2(\IP2Bus_Data[30]_i_15_n_0 ),
        .I3(\IP2Bus_Data[28]_i_27_n_0 ),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .I5(\IP2Bus_Data[30]_i_16_n_0 ),
        .O(\IP2Bus_Data[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1F1010101F1F1F1F)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(\IP2Bus_Data[31]_i_2_n_0 ),
        .I1(\IP2Bus_Data[31]_i_3_n_0 ),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_5_n_0 ),
        .I4(chip_select[0]),
        .I5(\IP2Bus_Data[31]_i_7_n_0 ),
        .O(D[31]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \IP2Bus_Data[31]_i_10 
       (.I0(\IP2Bus_Data[28]_i_24_n_0 ),
        .I1(bank2_read[49]),
        .I2(bank2_read[44]),
        .I3(bank2_read[48]),
        .I4(\IP2Bus_Data[31]_i_39_n_0 ),
        .O(\IP2Bus_Data[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00004777FFFF4777)) 
    \IP2Bus_Data[31]_i_11 
       (.I0(\IP2Bus_Data[31]_i_2_0 [31]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[127]),
        .I3(bank2_read[58]),
        .I4(bank2_read[56]),
        .I5(test_err_count[127]),
        .O(\IP2Bus_Data[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_110 
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(p_1_in124_in),
        .O(bank0_read[8]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_111 
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(p_1_in128_in),
        .O(bank0_read[9]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[31]_i_112 
       (.I0(Bus2IP_RdCE),
        .I1(p_1_in140_in),
        .I2(rxstatus2_req_r_reg_0[0]),
        .I3(rxstatus2_req_r_reg_0[1]),
        .O(bank0_read[12]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_113 
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(p_1_in132_in),
        .O(bank0_read[10]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[31]_i_114 
       (.I0(Bus2IP_RdCE),
        .I1(p_1_in136_in),
        .I2(rxstatus2_req_r_reg_0[0]),
        .I3(rxstatus2_req_r_reg_0[1]),
        .O(bank0_read[11]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_116 
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(p_1_in100_in),
        .O(bank0_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_117 
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(p_1_in108_in),
        .O(bank0_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_118 
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(p_1_in104_in),
        .O(bank0_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_119 
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(p_1_in116_in),
        .O(bank0_read[6]));
  LUT4 #(
    .INIT(16'h00FE)) 
    \IP2Bus_Data[31]_i_12 
       (.I0(bank2_read[58]),
        .I1(bank2_read[57]),
        .I2(bank2_read[56]),
        .I3(\IP2Bus_Data[28]_i_12_n_0 ),
        .O(\IP2Bus_Data[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \IP2Bus_Data[31]_i_13 
       (.I0(test_mf_count[63]),
        .I1(bank2_read[27]),
        .I2(bank2_read[26]),
        .I3(test_ila_count[63]),
        .I4(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7777077707070707)) 
    \IP2Bus_Data[31]_i_14 
       (.I0(test_mf_count[127]),
        .I1(bank2_read[59]),
        .I2(\IP2Bus_Data[28]_i_26_n_0 ),
        .I3(\IP2Bus_Data[28]_i_27_n_0 ),
        .I4(\IP2Bus_Data[31]_i_43_n_0 ),
        .I5(\IP2Bus_Data[31]_i_44_n_0 ),
        .O(\IP2Bus_Data[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888880888)) 
    \IP2Bus_Data[31]_i_15 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[26]_i_20_n_0 ),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data[23]_i_16_n_0 ),
        .I4(\IP2Bus_Data[23]_i_17_n_0 ),
        .I5(\IP2Bus_Data[31]_i_17_n_0 ),
        .O(\IP2Bus_Data[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFFFEFEE)) 
    \IP2Bus_Data[31]_i_16 
       (.I0(\IP2Bus_Data[31]_i_45_n_0 ),
        .I1(\IP2Bus_Data[31]_i_46_n_0 ),
        .I2(test_err_count[255]),
        .I3(bank2_read[120]),
        .I4(bank2_read[121]),
        .I5(\IP2Bus_Data[31]_i_3_0 [31]),
        .O(\IP2Bus_Data[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \IP2Bus_Data[31]_i_17 
       (.I0(bank2_read[112]),
        .I1(bank2_read[108]),
        .I2(bank2_read[107]),
        .I3(\IP2Bus_Data[31]_i_51_n_0 ),
        .I4(bank2_read[115]),
        .I5(\IP2Bus_Data[12]_i_20_n_0 ),
        .O(\IP2Bus_Data[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF7)) 
    \IP2Bus_Data[31]_i_18 
       (.I0(bank2_read[107]),
        .I1(test_mf_count[223]),
        .I2(bank2_read[105]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_56_n_0 ),
        .O(\IP2Bus_Data[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_19 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in174_in),
        .O(bank2_read[25]));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\IP2Bus_Data[31]_i_10_n_0 ),
        .I3(\IP2Bus_Data[31]_i_11_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_20 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in172_in),
        .O(bank2_read[24]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_21 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in170_in),
        .O(bank2_read[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[31]_i_22 
       (.I0(bank2_read[18]),
        .I1(bank2_read[17]),
        .I2(bank2_read[19]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(bank2_read[22]),
        .O(\IP2Bus_Data[31]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \IP2Bus_Data[31]_i_23 
       (.I0(bank2_read[12]),
        .I1(bank2_read[16]),
        .I2(bank2_read[11]),
        .I3(\IP2Bus_Data[2]_i_22_n_0 ),
        .I4(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \IP2Bus_Data[31]_i_24 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(bank2_read[4]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .O(\IP2Bus_Data[31]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \IP2Bus_Data[31]_i_25 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(\IP2Bus_Data[31]_i_70_n_0 ),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .I3(bank0_read[14]),
        .I4(bank0_read[13]),
        .O(\IP2Bus_Data[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \IP2Bus_Data[31]_i_26 
       (.I0(\IP2Bus_Data[31]_i_70_n_0 ),
        .I1(\IP2Bus_Data[31]_i_69_n_0 ),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .I3(bank0_read[13]),
        .I4(bank0_read[14]),
        .I5(\IP2Bus_Data[31]_i_73_n_0 ),
        .O(\IP2Bus_Data[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFEFCCECC)) 
    \IP2Bus_Data[31]_i_27 
       (.I0(bank2_read[10]),
        .I1(bank2_read[8]),
        .I2(bank2_read[9]),
        .I3(test_ila_count[31]),
        .I4(\IP2Bus_Data[31]_i_7_0 [31]),
        .O(\IP2Bus_Data[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0DDD)) 
    \IP2Bus_Data[31]_i_28 
       (.I0(\IP2Bus_Data[31]_i_76_n_0 ),
        .I1(\IP2Bus_Data[31]_i_77_n_0 ),
        .I2(bank2_read[11]),
        .I3(test_mf_count[31]),
        .I4(bank2_read[9]),
        .I5(bank2_read[10]),
        .O(\IP2Bus_Data[31]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[31]_i_29 
       (.I0(bank2_read[5]),
        .I1(bank2_read[6]),
        .I2(bank2_read[7]),
        .O(\IP2Bus_Data[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAA222A2)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\IP2Bus_Data[31]_i_15_n_0 ),
        .I2(\IP2Bus_Data[31]_i_16_n_0 ),
        .I3(\IP2Bus_Data[31]_i_17_n_0 ),
        .I4(\IP2Bus_Data[31]_i_18_n_0 ),
        .I5(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_30 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(p_1_in124_in),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[8]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_31 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in198_in),
        .O(bank2_read[37]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[31]_i_32 
       (.I0(bank2_read[34]),
        .I1(bank2_read[32]),
        .I2(bank2_read[33]),
        .O(\IP2Bus_Data[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[31]_i_33 
       (.I0(\IP2Bus_Data[31]_i_9_0 [31]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[95]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[95]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_34 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in204_in),
        .O(bank2_read[40]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_35 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in202_in),
        .O(bank2_read[39]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_36 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in222_in),
        .O(bank2_read[49]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_37 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in212_in),
        .O(bank2_read[44]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_38 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in220_in),
        .O(bank2_read[48]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[31]_i_39 
       (.I0(bank2_read[41]),
        .I1(bank2_read[42]),
        .I2(bank2_read[43]),
        .O(\IP2Bus_Data[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(bank2_read[25]),
        .I1(bank2_read[24]),
        .I2(bank2_read[23]),
        .I3(\IP2Bus_Data[31]_i_22_n_0 ),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_40 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in238_in),
        .O(bank2_read[57]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_41 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in240_in),
        .O(bank2_read[58]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_42 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in236_in),
        .O(bank2_read[56]));
  LUT6 #(
    .INIT(64'hFF00FF70FFFFFF70)) 
    \IP2Bus_Data[31]_i_43 
       (.I0(\IP2Bus_Data[31]_i_14_0 [31]),
        .I1(bank2_read[89]),
        .I2(\IP2Bus_Data[31]_i_90_n_0 ),
        .I3(\IP2Bus_Data[31]_i_91_n_0 ),
        .I4(bank2_read[88]),
        .I5(test_err_count[191]),
        .O(\IP2Bus_Data[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFCDFF31FFFD)) 
    \IP2Bus_Data[31]_i_44 
       (.I0(\IP2Bus_Data[31]_i_92_n_0 ),
        .I1(bank2_read[72]),
        .I2(bank2_read[73]),
        .I3(bank2_read[71]),
        .I4(test_err_count[159]),
        .I5(\IP2Bus_Data[31]_i_14_1 [31]),
        .O(\IP2Bus_Data[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[31]_i_45 
       (.I0(bank2_read[119]),
        .I1(bank2_read[117]),
        .I2(bank2_read[116]),
        .I3(bank2_read[118]),
        .O(\IP2Bus_Data[31]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000007F7)) 
    \IP2Bus_Data[31]_i_46 
       (.I0(bank2_read[123]),
        .I1(test_mf_count[255]),
        .I2(bank2_read[122]),
        .I3(test_ila_count[255]),
        .I4(bank2_read[121]),
        .I5(bank2_read[120]),
        .O(\IP2Bus_Data[31]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_47 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in364_in),
        .O(bank2_read[120]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_48 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in366_in),
        .O(bank2_read[121]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_49 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in348_in),
        .O(bank2_read[112]));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(Q[31]),
        .I2(\IP2Bus_Data[31]_i_26_n_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data_reg[31] [26]),
        .O(\IP2Bus_Data[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_50 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in340_in),
        .O(bank2_read[108]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[31]_i_51 
       (.I0(bank2_read[114]),
        .I1(bank2_read[113]),
        .O(\IP2Bus_Data[31]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_52 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in354_in),
        .O(bank2_read[115]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_53 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in334_in),
        .O(bank2_read[105]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_54 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in336_in),
        .O(bank2_read[106]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_55 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in332_in),
        .O(bank2_read[104]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[31]_i_56 
       (.I0(test_err_count[223]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [31]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[223]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[31]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_60 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in160_in),
        .O(bank2_read[18]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_61 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in158_in),
        .O(bank2_read[17]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_62 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in162_in),
        .O(bank2_read[19]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_63 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in166_in),
        .O(bank2_read[21]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_64 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in164_in),
        .O(bank2_read[20]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_65 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in168_in),
        .O(bank2_read[22]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \IP2Bus_Data[31]_i_66 
       (.I0(p_1_in140_in),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(rxstatus2_req_r_reg_0[0]),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[12]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_67 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in156_in),
        .O(bank2_read[16]));
  LUT4 #(
    .INIT(16'h0800)) 
    \IP2Bus_Data[31]_i_68 
       (.I0(p_1_in136_in),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(rxstatus2_req_r_reg_0[0]),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[11]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[31]_i_69 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(bank0_read[8]),
        .I2(bank0_read[9]),
        .O(\IP2Bus_Data[31]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4FFFFFFFFF)) 
    \IP2Bus_Data[31]_i_7 
       (.I0(\IP2Bus_Data[31]_i_27_n_0 ),
        .I1(\IP2Bus_Data[31]_i_28_n_0 ),
        .I2(\IP2Bus_Data[31]_i_29_n_0 ),
        .I3(test_err_count[31]),
        .I4(bank2_read[8]),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[31]_i_70 
       (.I0(bank0_read[12]),
        .I1(bank0_read[10]),
        .I2(bank0_read[11]),
        .O(\IP2Bus_Data[31]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_71 
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(p_1_in148_in),
        .O(bank0_read[14]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[31]_i_72 
       (.I0(Bus2IP_RdCE),
        .I1(p_1_in144_in),
        .I2(rxstatus2_req_r_reg_0[0]),
        .I3(rxstatus2_req_r_reg_0[1]),
        .O(bank0_read[13]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IP2Bus_Data[31]_i_73 
       (.I0(bank0_read[2]),
        .I1(bank0_read[1]),
        .I2(bank0_read[0]),
        .I3(bank0_read[4]),
        .I4(bank0_read[3]),
        .I5(bank0_read[6]),
        .O(\IP2Bus_Data[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_74 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(p_1_in132_in),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[10]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_75 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(p_1_in128_in),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[9]));
  LUT5 #(
    .INIT(32'h88888880)) 
    \IP2Bus_Data[31]_i_76 
       (.I0(\IP2Bus_Data[27]_i_32_n_0 ),
        .I1(\IP2Bus_Data[12]_i_10_n_0 ),
        .I2(bank2_read[23]),
        .I3(bank2_read[25]),
        .I4(bank2_read[24]),
        .O(\IP2Bus_Data[31]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFF15FFBFFFFFFFFF)) 
    \IP2Bus_Data[31]_i_77 
       (.I0(bank2_read[24]),
        .I1(out[31]),
        .I2(bank2_read[25]),
        .I3(bank2_read[23]),
        .I4(test_err_count[63]),
        .I5(\IP2Bus_Data[10]_i_31_n_0 ),
        .O(\IP2Bus_Data[31]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_78 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(p_1_in112_in),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_79 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(p_1_in116_in),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[6]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \IP2Bus_Data[31]_i_8 
       (.I0(\IP2Bus_Data[28]_i_22_n_0 ),
        .I1(bank2_read[35]),
        .I2(bank2_read[36]),
        .I3(bank2_read[37]),
        .I4(\IP2Bus_Data[31]_i_32_n_0 ),
        .O(\IP2Bus_Data[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_80 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(p_1_in120_in),
        .I3(Bus2IP_RdCE),
        .O(bank2_read[7]));
  LUT6 #(
    .INIT(64'h00000000FFFFFF3A)) 
    \IP2Bus_Data[31]_i_9 
       (.I0(\IP2Bus_Data[31]_i_33_n_0 ),
        .I1(test_err_count[95]),
        .I2(bank2_read[40]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDCFFF)) 
    \IP2Bus_Data[31]_i_90 
       (.I0(test_ila_count[191]),
        .I1(bank2_read[89]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[191]),
        .I4(bank2_read[90]),
        .O(\IP2Bus_Data[31]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \IP2Bus_Data[31]_i_91 
       (.I0(bank2_read[85]),
        .I1(bank2_read[84]),
        .I2(bank2_read[83]),
        .I3(bank2_read[86]),
        .I4(bank2_read[87]),
        .O(\IP2Bus_Data[31]_i_91_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[31]_i_92 
       (.I0(test_ila_count[159]),
        .I1(bank2_read[74]),
        .I2(bank2_read[75]),
        .I3(test_mf_count[159]),
        .O(\IP2Bus_Data[31]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_97 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in352_in),
        .O(bank2_read[114]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[31]_i_98 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in350_in),
        .O(bank2_read[113]));
  LUT6 #(
    .INIT(64'hFFFFFFABAAAAAAAA)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(\IP2Bus_Data[3]_i_2_n_0 ),
        .I1(\IP2Bus_Data[3]_i_3_n_0 ),
        .I2(\IP2Bus_Data[3]_i_4_n_0 ),
        .I3(\IP2Bus_Data[3]_i_5_n_0 ),
        .I4(\IP2Bus_Data[3]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \IP2Bus_Data[3]_i_10 
       (.I0(\IP2Bus_Data[3]_i_28_n_0 ),
        .I1(\IP2Bus_Data[10]_i_7_n_0 ),
        .I2(\IP2Bus_Data[7]_i_16_0 [26]),
        .I3(\IP2Bus_Data[4]_i_41_n_0 ),
        .I4(chip_select[0]),
        .I5(\IP2Bus_Data[3]_i_29_n_0 ),
        .O(\IP2Bus_Data[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0302CFCE3332FFFE)) 
    \IP2Bus_Data[3]_i_11 
       (.I0(\IP2Bus_Data[28]_i_53_n_0 ),
        .I1(bank2_read[59]),
        .I2(bank2_read[60]),
        .I3(bank2_read[64]),
        .I4(test_mf_count[99]),
        .I5(rx_buffer_adjust[25]),
        .O(\IP2Bus_Data[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10110000)) 
    \IP2Bus_Data[3]_i_12 
       (.I0(bank2_read[65]),
        .I1(bank2_read[66]),
        .I2(\IP2Bus_Data[7]_i_16_0 [127]),
        .I3(bank2_read[67]),
        .I4(\IP2Bus_Data[3]_i_30_n_0 ),
        .I5(\IP2Bus_Data[3]_i_31_n_0 ),
        .O(\IP2Bus_Data[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEEEAAAA)) 
    \IP2Bus_Data[3]_i_13 
       (.I0(\IP2Bus_Data[3]_i_32_n_0 ),
        .I1(\IP2Bus_Data[3]_i_33_n_0 ),
        .I2(bank2_read[89]),
        .I3(\IP2Bus_Data[31]_i_14_0 [3]),
        .I4(\IP2Bus_Data[23]_i_39_n_0 ),
        .I5(\IP2Bus_Data[3]_i_34_n_0 ),
        .O(\IP2Bus_Data[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2A00FFFFFFFFFFFF)) 
    \IP2Bus_Data[3]_i_14 
       (.I0(\IP2Bus_Data[28]_i_81_n_0 ),
        .I1(test_ila_count[131]),
        .I2(bank2_read[74]),
        .I3(\IP2Bus_Data[3]_i_35_n_0 ),
        .I4(\IP2Bus_Data[3]_i_36_n_0 ),
        .I5(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h888A0000AAAAAAAA)) 
    \IP2Bus_Data[3]_i_15 
       (.I0(\IP2Bus_Data[26]_i_20_n_0 ),
        .I1(\IP2Bus_Data[3]_i_37_n_0 ),
        .I2(\IP2Bus_Data[3]_i_38_n_0 ),
        .I3(\IP2Bus_Data[3]_i_39_n_0 ),
        .I4(\IP2Bus_Data[12]_i_20_n_0 ),
        .I5(\IP2Bus_Data[3]_i_40_n_0 ),
        .O(\IP2Bus_Data[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AA2A)) 
    \IP2Bus_Data[3]_i_16 
       (.I0(\IP2Bus_Data[26]_i_20_n_0 ),
        .I1(\IP2Bus_Data[3]_i_41_n_0 ),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data[23]_i_17_n_0 ),
        .I4(\IP2Bus_Data[3]_i_42_n_0 ),
        .I5(\IP2Bus_Data[31]_i_17_n_0 ),
        .O(\IP2Bus_Data[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF100010)) 
    \IP2Bus_Data[3]_i_17 
       (.I0(\IP2Bus_Data[12]_i_18_n_0 ),
        .I1(\IP2Bus_Data[3]_i_43_n_0 ),
        .I2(\IP2Bus_Data[3]_i_44_n_0 ),
        .I3(bank2_read[97]),
        .I4(\IP2Bus_Data[7]_i_16_0 [212]),
        .I5(\IP2Bus_Data[3]_i_45_n_0 ),
        .O(\IP2Bus_Data[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \IP2Bus_Data[3]_i_18 
       (.I0(\IP2Bus_Data[3]_i_46_n_0 ),
        .I1(bank2_read[41]),
        .I2(\IP2Bus_Data[31]_i_9_0 [3]),
        .I3(bank2_read[40]),
        .I4(bank2_read[38]),
        .I5(bank2_read[39]),
        .O(\IP2Bus_Data[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0055000CFF55FF0C)) 
    \IP2Bus_Data[3]_i_19 
       (.I0(\IP2Bus_Data[2]_i_17_0 [27]),
        .I1(bank2_read[40]),
        .I2(test_err_count[67]),
        .I3(bank2_read[38]),
        .I4(bank2_read[39]),
        .I5(\IP2Bus_Data[28]_i_4_0 [61]),
        .O(\IP2Bus_Data[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFF0000)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(\IP2Bus_Data[3]_i_7_n_0 ),
        .I1(\IP2Bus_Data[3]_i_8_n_0 ),
        .I2(\IP2Bus_Data[16]_i_10_n_0 ),
        .I3(\IP2Bus_Data[3]_i_9_n_0 ),
        .I4(\IP2Bus_Data[3]_i_10_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004404)) 
    \IP2Bus_Data[3]_i_20 
       (.I0(\IP2Bus_Data[3]_i_47_n_0 ),
        .I1(\IP2Bus_Data[31]_i_10_n_0 ),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data[3]_i_48_n_0 ),
        .I4(\IP2Bus_Data[3]_i_49_n_0 ),
        .O(\IP2Bus_Data[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[3]_i_21 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in196_in),
        .O(bank2_read[36]));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[3]_i_22 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in194_in),
        .O(bank2_read[35]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B080000)) 
    \IP2Bus_Data[3]_i_23 
       (.I0(\IP2Bus_Data[7]_i_16_0 [88]),
        .I1(bank2_read[33]),
        .I2(bank2_read[32]),
        .I3(\IP2Bus_Data[16]_i_18_0 [65]),
        .I4(\IP2Bus_Data[3]_i_52_n_0 ),
        .I5(\IP2Bus_Data[3]_i_53_n_0 ),
        .O(\IP2Bus_Data[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB000B0)) 
    \IP2Bus_Data[3]_i_24 
       (.I0(test_ila_count[3]),
        .I1(bank2_read[10]),
        .I2(\IP2Bus_Data[3]_i_54_n_0 ),
        .I3(bank2_read[9]),
        .I4(\IP2Bus_Data[31]_i_7_0 [3]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    \IP2Bus_Data[3]_i_25 
       (.I0(bank2_read[19]),
        .I1(\IP2Bus_Data[7]_i_16_0 [57]),
        .I2(bank2_read[17]),
        .I3(bank2_read[18]),
        .I4(\IP2Bus_Data[16]_i_18_0 [34]),
        .I5(\IP2Bus_Data[7]_i_16_0 [34]),
        .O(\IP2Bus_Data[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[3]_i_26 
       (.I0(\IP2Bus_Data[2]_i_17_0 [15]),
        .I1(bank2_read[23]),
        .I2(test_err_count[35]),
        .I3(bank2_read[24]),
        .I4(out[3]),
        .I5(bank2_read[25]),
        .O(\IP2Bus_Data[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008000000080)) 
    \IP2Bus_Data[3]_i_27 
       (.I0(\IP2Bus_Data[12]_i_10_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [32]),
        .I2(bank2_read[22]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[16]_i_18_0 [39]),
        .O(\IP2Bus_Data[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[3]_i_28 
       (.I0(\IP2Bus_Data[16]_i_18_0 [8]),
        .I1(bank2_read[4]),
        .I2(\IP2Bus_Data[7]_i_16_0 [3]),
        .I3(bank2_read[3]),
        .I4(bank2_read[2]),
        .I5(\IP2Bus_Data[16]_i_18_0 [3]),
        .O(\IP2Bus_Data[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \IP2Bus_Data[3]_i_29 
       (.I0(\IP2Bus_Data[3]_i_55_n_0 ),
        .I1(\IP2Bus_Data[3]_i_56_n_0 ),
        .I2(\IP2Bus_Data[3]_i_57_n_0 ),
        .I3(\IP2Bus_Data[31]_i_73_n_0 ),
        .I4(\IP2Bus_Data[2]_i_50_n_0 ),
        .I5(\IP2Bus_Data[4]_i_18_0 [3]),
        .O(\IP2Bus_Data[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBAAAA)) 
    \IP2Bus_Data[3]_i_3 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[28]_i_16_n_0 ),
        .I2(\IP2Bus_Data[3]_i_11_n_0 ),
        .I3(\IP2Bus_Data[3]_i_12_n_0 ),
        .I4(\IP2Bus_Data[3]_i_13_n_0 ),
        .I5(\IP2Bus_Data[3]_i_14_n_0 ),
        .O(\IP2Bus_Data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF400040)) 
    \IP2Bus_Data[3]_i_30 
       (.I0(bank2_read[69]),
        .I1(bank2_read[70]),
        .I2(\IP2Bus_Data[28]_i_4_0 [119]),
        .I3(bank2_read[68]),
        .I4(\IP2Bus_Data[16]_i_18_0 [132]),
        .I5(bank2_read[67]),
        .O(\IP2Bus_Data[3]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hDFD5D5D5)) 
    \IP2Bus_Data[3]_i_31 
       (.I0(\IP2Bus_Data[28]_i_52_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [150]),
        .I2(bank2_read[65]),
        .I3(\IP2Bus_Data[16]_i_18_0 [127]),
        .I4(bank2_read[66]),
        .O(\IP2Bus_Data[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hF5F3F5F0F5F3F5FF)) 
    \IP2Bus_Data[3]_i_32 
       (.I0(\IP2Bus_Data[28]_i_4_0 [148]),
        .I1(\IP2Bus_Data[2]_i_17_0 [63]),
        .I2(\IP2Bus_Data[28]_i_54_n_0 ),
        .I3(bank2_read[86]),
        .I4(bank2_read[87]),
        .I5(\IP2Bus_Data[3]_i_58_n_0 ),
        .O(\IP2Bus_Data[3]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDCFFF)) 
    \IP2Bus_Data[3]_i_33 
       (.I0(test_ila_count[163]),
        .I1(bank2_read[89]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[163]),
        .I4(bank2_read[90]),
        .O(\IP2Bus_Data[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFBBBFBBBFBBB)) 
    \IP2Bus_Data[3]_i_34 
       (.I0(\IP2Bus_Data[28]_i_57_n_0 ),
        .I1(\IP2Bus_Data[28]_i_56_n_0 ),
        .I2(bank2_read[83]),
        .I3(\IP2Bus_Data[7]_i_16_0 [158]),
        .I4(bank2_read[84]),
        .I5(\IP2Bus_Data[16]_i_18_0 [163]),
        .O(\IP2Bus_Data[3]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hFFFFF700)) 
    \IP2Bus_Data[3]_i_35 
       (.I0(\IP2Bus_Data[7]_i_16_0 [181]),
        .I1(bank2_read[81]),
        .I2(bank2_read[80]),
        .I3(\IP2Bus_Data[3]_i_59_n_0 ),
        .I4(\IP2Bus_Data[3]_i_60_n_0 ),
        .O(\IP2Bus_Data[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B8BBB8BB)) 
    \IP2Bus_Data[3]_i_36 
       (.I0(test_err_count[131]),
        .I1(bank2_read[72]),
        .I2(\IP2Bus_Data[31]_i_14_1 [3]),
        .I3(bank2_read[73]),
        .I4(\IP2Bus_Data[2]_i_17_0 [51]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[3]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[3]_i_37 
       (.I0(test_mf_count[195]),
        .I1(bank2_read[107]),
        .I2(bank2_read[108]),
        .I3(rx_buffer_adjust[49]),
        .O(\IP2Bus_Data[3]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[3]_i_38 
       (.I0(bank2_read[107]),
        .I1(bank2_read[108]),
        .I2(bank2_read[112]),
        .O(\IP2Bus_Data[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF15BF15BF)) 
    \IP2Bus_Data[3]_i_39 
       (.I0(bank2_read[114]),
        .I1(\IP2Bus_Data[7]_i_16_0 [220]),
        .I2(bank2_read[115]),
        .I3(\IP2Bus_Data[16]_i_18_0 [220]),
        .I4(\IP2Bus_Data[7]_i_16_0 [243]),
        .I5(bank2_read[113]),
        .O(\IP2Bus_Data[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020202)) 
    \IP2Bus_Data[3]_i_4 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[3]_i_15_n_0 ),
        .I2(\IP2Bus_Data[3]_i_16_n_0 ),
        .I3(rx_buffer_adjust[41]),
        .I4(bank2_read[92]),
        .I5(\IP2Bus_Data[3]_i_17_n_0 ),
        .O(\IP2Bus_Data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[3]_i_40 
       (.I0(\IP2Bus_Data[31]_i_18_0 [3]),
        .I1(bank2_read[105]),
        .I2(bank2_read[106]),
        .I3(test_ila_count[195]),
        .I4(test_err_count[195]),
        .I5(bank2_read[104]),
        .O(\IP2Bus_Data[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    \IP2Bus_Data[3]_i_41 
       (.I0(test_ila_count[227]),
        .I1(test_mf_count[227]),
        .I2(bank2_read[123]),
        .I3(bank2_read[124]),
        .I4(rx_buffer_adjust[59]),
        .I5(bank2_read[122]),
        .O(\IP2Bus_Data[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00740000)) 
    \IP2Bus_Data[3]_i_42 
       (.I0(\IP2Bus_Data[2]_i_17_0 [87]),
        .I1(bank2_read[119]),
        .I2(\IP2Bus_Data[26]_i_34_n_0 ),
        .I3(\IP2Bus_Data[23]_i_17_n_0 ),
        .I4(\IP2Bus_Data[3]_i_61_n_0 ),
        .I5(\IP2Bus_Data[3]_i_62_n_0 ),
        .O(\IP2Bus_Data[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00000F44FFFF0F44)) 
    \IP2Bus_Data[3]_i_43 
       (.I0(\IP2Bus_Data[16]_i_18_0 [194]),
        .I1(bank2_read[100]),
        .I2(\IP2Bus_Data[7]_i_16_0 [189]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .I5(\IP2Bus_Data[16]_i_18_0 [189]),
        .O(\IP2Bus_Data[3]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h2320FFFF)) 
    \IP2Bus_Data[3]_i_44 
       (.I0(\IP2Bus_Data[28]_i_4_0 [177]),
        .I1(bank2_read[101]),
        .I2(bank2_read[102]),
        .I3(\IP2Bus_Data[2]_i_17_0 [75]),
        .I4(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[3]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[3]_i_45 
       (.I0(bank2_read[96]),
        .I1(bank2_read[92]),
        .O(\IP2Bus_Data[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h2222222230003030)) 
    \IP2Bus_Data[3]_i_46 
       (.I0(test_ila_count[67]),
        .I1(bank2_read[41]),
        .I2(\IP2Bus_Data[3]_i_63_n_0 ),
        .I3(test_mf_count[67]),
        .I4(bank2_read[43]),
        .I5(bank2_read[42]),
        .O(\IP2Bus_Data[3]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000554000000040)) 
    \IP2Bus_Data[3]_i_47 
       (.I0(\IP2Bus_Data[28]_i_42_n_0 ),
        .I1(\IP2Bus_Data[2]_i_17_0 [39]),
        .I2(bank2_read[55]),
        .I3(bank2_read[54]),
        .I4(bank2_read[53]),
        .I5(\IP2Bus_Data[28]_i_4_0 [90]),
        .O(\IP2Bus_Data[3]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[3]_i_48 
       (.I0(\IP2Bus_Data[31]_i_2_0 [3]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[99]),
        .I3(bank2_read[58]),
        .I4(test_err_count[99]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[3]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[3]_i_49 
       (.I0(bank2_read[52]),
        .I1(\IP2Bus_Data[16]_i_18_0 [96]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [96]),
        .I5(\IP2Bus_Data[16]_i_18_0 [101]),
        .O(\IP2Bus_Data[3]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \IP2Bus_Data[3]_i_5 
       (.I0(\IP2Bus_Data[3]_i_18_n_0 ),
        .I1(\IP2Bus_Data[26]_i_25_n_0 ),
        .I2(\IP2Bus_Data[3]_i_19_n_0 ),
        .I3(\IP2Bus_Data[3]_i_20_n_0 ),
        .O(\IP2Bus_Data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \IP2Bus_Data[3]_i_52 
       (.I0(bank2_read[33]),
        .I1(bank2_read[32]),
        .I2(bank2_read[34]),
        .I3(bank2_read[28]),
        .I4(bank2_read[27]),
        .I5(bank2_read[26]),
        .O(\IP2Bus_Data[3]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAF0CCF0AAF000)) 
    \IP2Bus_Data[3]_i_53 
       (.I0(test_mf_count[35]),
        .I1(rx_buffer_adjust[9]),
        .I2(test_ila_count[35]),
        .I3(bank2_read[26]),
        .I4(bank2_read[27]),
        .I5(bank2_read[28]),
        .O(\IP2Bus_Data[3]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \IP2Bus_Data[3]_i_54 
       (.I0(bank2_read[12]),
        .I1(rx_buffer_adjust[1]),
        .I2(bank2_read[11]),
        .I3(test_mf_count[3]),
        .I4(bank2_read[10]),
        .O(\IP2Bus_Data[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h555555550F330FFF)) 
    \IP2Bus_Data[3]_i_55 
       (.I0(\IP2Bus_Data_reg[31] [3]),
        .I1(bank0_read[9]),
        .I2(\IP2Bus_Data[7]_i_7_0 [3]),
        .I3(bank0_read[8]),
        .I4(\IP2Bus_Data[4]_i_42_0 [3]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(\IP2Bus_Data[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAEFFFFFFAE)) 
    \IP2Bus_Data[3]_i_56 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(bank0_read[12]),
        .I2(rx_buffer_delay[3]),
        .I3(bank0_read[10]),
        .I4(bank0_read[11]),
        .I5(\IP2Bus_Data[11]_i_23_1 [3]),
        .O(\IP2Bus_Data[3]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \IP2Bus_Data[3]_i_57 
       (.I0(\IP2Bus_Data[31]_i_70_n_0 ),
        .I1(bank0_read[13]),
        .I2(bank0_read[14]),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(Q[3]),
        .O(\IP2Bus_Data[3]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[3]_i_58 
       (.I0(test_err_count[163]),
        .I1(bank2_read[88]),
        .O(\IP2Bus_Data[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFF4)) 
    \IP2Bus_Data[3]_i_59 
       (.I0(\IP2Bus_Data[16]_i_18_0 [158]),
        .I1(bank2_read[82]),
        .I2(bank2_read[81]),
        .I3(bank2_read[80]),
        .I4(bank2_read[75]),
        .I5(bank2_read[76]),
        .O(\IP2Bus_Data[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0880000)) 
    \IP2Bus_Data[3]_i_6 
       (.I0(bank2_read[36]),
        .I1(\IP2Bus_Data[16]_i_18_0 [70]),
        .I2(\IP2Bus_Data[7]_i_16_0 [65]),
        .I3(bank2_read[35]),
        .I4(\IP2Bus_Data[8]_i_21_n_0 ),
        .I5(\IP2Bus_Data[3]_i_23_n_0 ),
        .O(\IP2Bus_Data[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDCFCC)) 
    \IP2Bus_Data[3]_i_60 
       (.I0(test_mf_count[131]),
        .I1(bank2_read[74]),
        .I2(rx_buffer_adjust[33]),
        .I3(bank2_read[76]),
        .I4(bank2_read[75]),
        .O(\IP2Bus_Data[3]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[3]_i_61 
       (.I0(bank2_read[121]),
        .I1(\IP2Bus_Data[31]_i_3_0 [3]),
        .I2(bank2_read[120]),
        .I3(test_err_count[227]),
        .I4(bank2_read[119]),
        .O(\IP2Bus_Data[3]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5C5C)) 
    \IP2Bus_Data[3]_i_62 
       (.I0(\IP2Bus_Data[16]_i_18_0 [225]),
        .I1(bank2_read[117]),
        .I2(bank2_read[116]),
        .I3(\IP2Bus_Data[28]_i_4_0 [206]),
        .I4(bank2_read[118]),
        .O(\IP2Bus_Data[3]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF450045)) 
    \IP2Bus_Data[3]_i_63 
       (.I0(bank2_read[48]),
        .I1(\IP2Bus_Data[7]_i_16_0 [119]),
        .I2(bank2_read[49]),
        .I3(bank2_read[44]),
        .I4(rx_buffer_adjust[17]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000008A)) 
    \IP2Bus_Data[3]_i_7 
       (.I0(\IP2Bus_Data[3]_i_24_n_0 ),
        .I1(test_err_count[3]),
        .I2(bank2_read[8]),
        .I3(bank2_read[5]),
        .I4(bank2_read[6]),
        .I5(bank2_read[7]),
        .O(\IP2Bus_Data[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[3]_i_8 
       (.I0(bank2_read[7]),
        .I1(\IP2Bus_Data[2]_i_17_0 [3]),
        .I2(bank2_read[5]),
        .I3(bank2_read[6]),
        .I4(\IP2Bus_Data[28]_i_4_0 [3]),
        .O(\IP2Bus_Data[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00A2)) 
    \IP2Bus_Data[3]_i_9 
       (.I0(\IP2Bus_Data[3]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_76_n_0 ),
        .I2(\IP2Bus_Data[3]_i_26_n_0 ),
        .I3(\IP2Bus_Data[3]_i_27_n_0 ),
        .O(\IP2Bus_Data[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55F70000)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(\IP2Bus_Data[4]_i_2_n_0 ),
        .I1(\IP2Bus_Data[4]_i_3_n_0 ),
        .I2(\IP2Bus_Data[4]_i_4_n_0 ),
        .I3(\IP2Bus_Data[28]_i_5_n_0 ),
        .I4(\IP2Bus_Data[31]_i_4_n_0 ),
        .I5(\IP2Bus_Data[4]_i_5_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[4]_i_10 
       (.I0(\IP2Bus_Data[31]_i_9_0 [4]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[68]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[68]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55554454)) 
    \IP2Bus_Data[4]_i_11 
       (.I0(\IP2Bus_Data[4]_i_26_n_0 ),
        .I1(\IP2Bus_Data[4]_i_27_n_0 ),
        .I2(bank2_read[67]),
        .I3(\IP2Bus_Data[7]_i_16_0 [128]),
        .I4(\IP2Bus_Data[28]_i_93_n_0 ),
        .I5(\IP2Bus_Data[4]_i_28_n_0 ),
        .O(\IP2Bus_Data[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[4]_i_12 
       (.I0(\IP2Bus_Data[7]_i_16_0 [159]),
        .I1(bank2_read[83]),
        .I2(bank2_read[84]),
        .I3(\IP2Bus_Data[16]_i_18_0 [164]),
        .O(\IP2Bus_Data[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEFEFEEEEEEEEE)) 
    \IP2Bus_Data[4]_i_13 
       (.I0(\IP2Bus_Data[7]_i_28_n_0 ),
        .I1(\IP2Bus_Data[4]_i_29_n_0 ),
        .I2(\IP2Bus_Data[4]_i_30_n_0 ),
        .I3(bank2_read[89]),
        .I4(\IP2Bus_Data[31]_i_14_0 [4]),
        .I5(\IP2Bus_Data[23]_i_39_n_0 ),
        .O(\IP2Bus_Data[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80A28080)) 
    \IP2Bus_Data[4]_i_14 
       (.I0(\IP2Bus_Data[28]_i_81_n_0 ),
        .I1(bank2_read[74]),
        .I2(test_ila_count[132]),
        .I3(\IP2Bus_Data[4]_i_31_n_0 ),
        .I4(\IP2Bus_Data[4]_i_32_n_0 ),
        .I5(\IP2Bus_Data[4]_i_33_n_0 ),
        .O(\IP2Bus_Data[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF0E0000FF0EFF0E)) 
    \IP2Bus_Data[4]_i_15 
       (.I0(\IP2Bus_Data[4]_i_34_n_0 ),
        .I1(\IP2Bus_Data[23]_i_17_n_0 ),
        .I2(\IP2Bus_Data[4]_i_35_n_0 ),
        .I3(\IP2Bus_Data[31]_i_17_n_0 ),
        .I4(\IP2Bus_Data[4]_i_36_n_0 ),
        .I5(\IP2Bus_Data[4]_i_37_n_0 ),
        .O(\IP2Bus_Data[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[4]_i_16 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in308_in),
        .O(bank2_read[92]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \IP2Bus_Data[4]_i_17 
       (.I0(\IP2Bus_Data[4]_i_39_n_0 ),
        .I1(bank2_read[97]),
        .I2(\IP2Bus_Data[7]_i_16_0 [213]),
        .I3(bank2_read[96]),
        .I4(bank2_read[92]),
        .O(\IP2Bus_Data[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \IP2Bus_Data[4]_i_18 
       (.I0(\IP2Bus_Data[4]_i_40_n_0 ),
        .I1(\IP2Bus_Data[10]_i_7_n_0 ),
        .I2(\IP2Bus_Data[7]_i_16_0 [27]),
        .I3(\IP2Bus_Data[4]_i_41_n_0 ),
        .I4(chip_select[0]),
        .I5(\IP2Bus_Data[4]_i_42_n_0 ),
        .O(\IP2Bus_Data[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF4F444F444444444)) 
    \IP2Bus_Data[4]_i_19 
       (.I0(\IP2Bus_Data[6]_i_28_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [4]),
        .I2(\IP2Bus_Data[31]_i_29_n_0 ),
        .I3(bank2_read[8]),
        .I4(test_err_count[4]),
        .I5(\IP2Bus_Data[4]_i_43_n_0 ),
        .O(\IP2Bus_Data[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(\IP2Bus_Data[4]_i_6_n_0 ),
        .I1(\IP2Bus_Data[4]_i_7_n_0 ),
        .I2(\IP2Bus_Data[4]_i_8_n_0 ),
        .I3(\IP2Bus_Data[4]_i_9_n_0 ),
        .I4(\IP2Bus_Data[28]_i_24_n_0 ),
        .I5(\IP2Bus_Data[4]_i_10_n_0 ),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[4]_i_20 
       (.I0(\IP2Bus_Data[28]_i_37_n_0 ),
        .I1(out[4]),
        .I2(bank2_read[25]),
        .I3(bank2_read[24]),
        .I4(test_err_count[36]),
        .O(\IP2Bus_Data[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B080000)) 
    \IP2Bus_Data[4]_i_22 
       (.I0(\IP2Bus_Data[7]_i_16_0 [89]),
        .I1(bank2_read[33]),
        .I2(bank2_read[32]),
        .I3(\IP2Bus_Data[16]_i_18_0 [66]),
        .I4(\IP2Bus_Data[3]_i_52_n_0 ),
        .I5(\IP2Bus_Data[4]_i_46_n_0 ),
        .O(\IP2Bus_Data[4]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[4]_i_23 
       (.I0(bank2_read[49]),
        .I1(bank2_read[44]),
        .I2(bank2_read[48]),
        .O(\IP2Bus_Data[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[4]_i_24 
       (.I0(test_err_count[100]),
        .I1(bank2_read[56]),
        .I2(\IP2Bus_Data[31]_i_2_0 [4]),
        .I3(bank2_read[57]),
        .I4(test_ila_count[100]),
        .I5(bank2_read[58]),
        .O(\IP2Bus_Data[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h4447474774777777)) 
    \IP2Bus_Data[4]_i_25 
       (.I0(\IP2Bus_Data[16]_i_18_0 [97]),
        .I1(bank2_read[50]),
        .I2(bank2_read[51]),
        .I3(\IP2Bus_Data[16]_i_18_0 [102]),
        .I4(bank2_read[52]),
        .I5(\IP2Bus_Data[7]_i_16_0 [97]),
        .O(\IP2Bus_Data[4]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hDFD5D5D5)) 
    \IP2Bus_Data[4]_i_26 
       (.I0(\IP2Bus_Data[28]_i_52_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [151]),
        .I2(bank2_read[65]),
        .I3(\IP2Bus_Data[16]_i_18_0 [128]),
        .I4(bank2_read[66]),
        .O(\IP2Bus_Data[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000DFFFDF)) 
    \IP2Bus_Data[4]_i_27 
       (.I0(\IP2Bus_Data[28]_i_4_0 [120]),
        .I1(bank2_read[69]),
        .I2(bank2_read[70]),
        .I3(bank2_read[68]),
        .I4(\IP2Bus_Data[16]_i_18_0 [133]),
        .I5(bank2_read[67]),
        .O(\IP2Bus_Data[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0302CFCE3332FFFE)) 
    \IP2Bus_Data[4]_i_28 
       (.I0(\IP2Bus_Data[28]_i_53_n_0 ),
        .I1(bank2_read[59]),
        .I2(bank2_read[60]),
        .I3(bank2_read[64]),
        .I4(test_mf_count[100]),
        .I5(rx_buffer_adjust[26]),
        .O(\IP2Bus_Data[4]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h5555FF0C)) 
    \IP2Bus_Data[4]_i_29 
       (.I0(\IP2Bus_Data[28]_i_4_0 [149]),
        .I1(bank2_read[88]),
        .I2(test_err_count[164]),
        .I3(bank2_read[87]),
        .I4(bank2_read[86]),
        .O(\IP2Bus_Data[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hA8888888AAAAAAAA)) 
    \IP2Bus_Data[4]_i_3 
       (.I0(\IP2Bus_Data[4]_i_11_n_0 ),
        .I1(\IP2Bus_Data[23]_i_23_n_0 ),
        .I2(\IP2Bus_Data[28]_i_27_n_0 ),
        .I3(\IP2Bus_Data[4]_i_12_n_0 ),
        .I4(\IP2Bus_Data[4]_i_13_n_0 ),
        .I5(\IP2Bus_Data[4]_i_14_n_0 ),
        .O(\IP2Bus_Data[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[4]_i_30 
       (.I0(bank2_read[91]),
        .I1(test_mf_count[164]),
        .I2(bank2_read[90]),
        .I3(test_ila_count[164]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[4]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h5530)) 
    \IP2Bus_Data[4]_i_31 
       (.I0(test_mf_count[132]),
        .I1(rx_buffer_adjust[34]),
        .I2(bank2_read[76]),
        .I3(bank2_read[75]),
        .O(\IP2Bus_Data[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h55FF55F7555555F7)) 
    \IP2Bus_Data[4]_i_32 
       (.I0(\IP2Bus_Data[28]_i_83_n_0 ),
        .I1(bank2_read[82]),
        .I2(\IP2Bus_Data[16]_i_18_0 [159]),
        .I3(bank2_read[80]),
        .I4(bank2_read[81]),
        .I5(\IP2Bus_Data[7]_i_16_0 [182]),
        .O(\IP2Bus_Data[4]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[4]_i_33 
       (.I0(bank2_read[71]),
        .I1(\IP2Bus_Data[31]_i_14_1 [4]),
        .I2(bank2_read[73]),
        .I3(bank2_read[72]),
        .I4(test_err_count[132]),
        .O(\IP2Bus_Data[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h4444444445454445)) 
    \IP2Bus_Data[4]_i_34 
       (.I0(bank2_read[119]),
        .I1(\IP2Bus_Data[4]_i_47_n_0 ),
        .I2(\IP2Bus_Data[4]_i_48_n_0 ),
        .I3(bank2_read[122]),
        .I4(test_ila_count[228]),
        .I5(\IP2Bus_Data[26]_i_34_n_0 ),
        .O(\IP2Bus_Data[4]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5C5C)) 
    \IP2Bus_Data[4]_i_35 
       (.I0(\IP2Bus_Data[16]_i_18_0 [226]),
        .I1(bank2_read[117]),
        .I2(bank2_read[116]),
        .I3(\IP2Bus_Data[28]_i_4_0 [207]),
        .I4(bank2_read[118]),
        .O(\IP2Bus_Data[4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF88B8)) 
    \IP2Bus_Data[4]_i_36 
       (.I0(rx_buffer_adjust[50]),
        .I1(bank2_read[108]),
        .I2(\IP2Bus_Data[4]_i_49_n_0 ),
        .I3(\IP2Bus_Data[4]_i_50_n_0 ),
        .I4(bank2_read[107]),
        .I5(\IP2Bus_Data[4]_i_51_n_0 ),
        .O(\IP2Bus_Data[4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[4]_i_37 
       (.I0(test_err_count[196]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [4]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[196]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h000D0D0D00000000)) 
    \IP2Bus_Data[4]_i_39 
       (.I0(\IP2Bus_Data[28]_i_4_0 [178]),
        .I1(\IP2Bus_Data[4]_i_52_n_0 ),
        .I2(bank2_read[97]),
        .I3(\IP2Bus_Data[16]_i_18_0 [190]),
        .I4(bank2_read[98]),
        .I5(\IP2Bus_Data[4]_i_53_n_0 ),
        .O(\IP2Bus_Data[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0AAFF00000000)) 
    \IP2Bus_Data[4]_i_4 
       (.I0(\IP2Bus_Data[4]_i_15_n_0 ),
        .I1(bank2_read[92]),
        .I2(rx_buffer_adjust[42]),
        .I3(\IP2Bus_Data[26]_i_20_n_0 ),
        .I4(\IP2Bus_Data[4]_i_17_n_0 ),
        .I5(\IP2Bus_Data[23]_i_4_n_0 ),
        .O(\IP2Bus_Data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[4]_i_40 
       (.I0(\IP2Bus_Data[16]_i_18_0 [9]),
        .I1(bank2_read[4]),
        .I2(\IP2Bus_Data[7]_i_16_0 [4]),
        .I3(bank2_read[3]),
        .I4(bank2_read[2]),
        .I5(\IP2Bus_Data[16]_i_18_0 [4]),
        .O(\IP2Bus_Data[4]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \IP2Bus_Data[4]_i_41 
       (.I0(bank2_read[0]),
        .I1(chip_select[1]),
        .I2(chip_select[0]),
        .I3(bank2_read[1]),
        .O(\IP2Bus_Data[4]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \IP2Bus_Data[4]_i_42 
       (.I0(\IP2Bus_Data[2]_i_50_n_0 ),
        .I1(\IP2Bus_Data[4]_i_18_0 [4]),
        .I2(\IP2Bus_Data[4]_i_54_n_0 ),
        .I3(\IP2Bus_Data[4]_i_55_n_0 ),
        .I4(\IP2Bus_Data[4]_i_56_n_0 ),
        .I5(\IP2Bus_Data[31]_i_73_n_0 ),
        .O(\IP2Bus_Data[4]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFBAAA)) 
    \IP2Bus_Data[4]_i_43 
       (.I0(\IP2Bus_Data[4]_i_57_n_0 ),
        .I1(bank2_read[9]),
        .I2(test_ila_count[4]),
        .I3(bank2_read[10]),
        .I4(bank2_read[8]),
        .I5(\IP2Bus_Data[31]_i_7_0 [4]),
        .O(\IP2Bus_Data[4]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \IP2Bus_Data[4]_i_44 
       (.I0(\IP2Bus_Data[7]_i_16_0 [35]),
        .I1(\IP2Bus_Data[16]_i_18_0 [35]),
        .I2(bank2_read[18]),
        .I3(bank2_read[17]),
        .I4(\IP2Bus_Data[7]_i_16_0 [58]),
        .O(\IP2Bus_Data[4]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h74777777)) 
    \IP2Bus_Data[4]_i_45 
       (.I0(\IP2Bus_Data[16]_i_18_0 [40]),
        .I1(bank2_read[20]),
        .I2(bank2_read[21]),
        .I3(bank2_read[22]),
        .I4(\IP2Bus_Data[28]_i_4_0 [33]),
        .O(\IP2Bus_Data[4]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAF0CCF0AAF000)) 
    \IP2Bus_Data[4]_i_46 
       (.I0(test_mf_count[36]),
        .I1(rx_buffer_adjust[10]),
        .I2(test_ila_count[36]),
        .I3(bank2_read[26]),
        .I4(bank2_read[27]),
        .I5(bank2_read[28]),
        .O(\IP2Bus_Data[4]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[4]_i_47 
       (.I0(test_err_count[228]),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .I3(\IP2Bus_Data[31]_i_3_0 [4]),
        .O(\IP2Bus_Data[4]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h000007F7)) 
    \IP2Bus_Data[4]_i_48 
       (.I0(bank2_read[124]),
        .I1(rx_buffer_adjust[60]),
        .I2(bank2_read[123]),
        .I3(test_mf_count[228]),
        .I4(bank2_read[122]),
        .O(\IP2Bus_Data[4]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \IP2Bus_Data[4]_i_49 
       (.I0(bank2_read[113]),
        .I1(bank2_read[114]),
        .I2(bank2_read[115]),
        .I3(\IP2Bus_Data[7]_i_16_0 [221]),
        .O(\IP2Bus_Data[4]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFACAFAFACACACACA)) 
    \IP2Bus_Data[4]_i_5 
       (.I0(\IP2Bus_Data[4]_i_18_n_0 ),
        .I1(\IP2Bus_Data[4]_i_19_n_0 ),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(\IP2Bus_Data[4]_i_20_n_0 ),
        .I4(\IP2Bus_Data_reg[4]_i_21_n_0 ),
        .I5(\IP2Bus_Data[16]_i_10_n_0 ),
        .O(\IP2Bus_Data[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    \IP2Bus_Data[4]_i_50 
       (.I0(bank2_read[114]),
        .I1(\IP2Bus_Data[16]_i_18_0 [221]),
        .I2(bank2_read[113]),
        .I3(\IP2Bus_Data[7]_i_16_0 [244]),
        .I4(bank2_read[112]),
        .O(\IP2Bus_Data[4]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \IP2Bus_Data[4]_i_51 
       (.I0(bank2_read[104]),
        .I1(bank2_read[106]),
        .I2(bank2_read[105]),
        .I3(bank2_read[107]),
        .I4(test_mf_count[196]),
        .O(\IP2Bus_Data[4]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \IP2Bus_Data[4]_i_52 
       (.I0(bank2_read[102]),
        .I1(bank2_read[101]),
        .I2(bank2_read[100]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .O(\IP2Bus_Data[4]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hFFFF553F)) 
    \IP2Bus_Data[4]_i_53 
       (.I0(\IP2Bus_Data[7]_i_16_0 [190]),
        .I1(bank2_read[100]),
        .I2(\IP2Bus_Data[16]_i_18_0 [195]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .O(\IP2Bus_Data[4]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h555555550F330FFF)) 
    \IP2Bus_Data[4]_i_54 
       (.I0(\IP2Bus_Data_reg[31] [4]),
        .I1(bank0_read[9]),
        .I2(\IP2Bus_Data[7]_i_7_0 [4]),
        .I3(bank0_read[8]),
        .I4(\IP2Bus_Data[4]_i_42_0 [4]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .O(\IP2Bus_Data[4]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAEFFFFFFAE)) 
    \IP2Bus_Data[4]_i_55 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(bank0_read[12]),
        .I2(rx_buffer_delay[4]),
        .I3(bank0_read[10]),
        .I4(bank0_read[11]),
        .I5(\IP2Bus_Data[11]_i_23_1 [4]),
        .O(\IP2Bus_Data[4]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \IP2Bus_Data[4]_i_56 
       (.I0(\IP2Bus_Data[31]_i_70_n_0 ),
        .I1(bank0_read[13]),
        .I2(bank0_read[14]),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(Q[4]),
        .O(\IP2Bus_Data[4]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F088)) 
    \IP2Bus_Data[4]_i_57 
       (.I0(bank2_read[12]),
        .I1(rx_buffer_adjust[2]),
        .I2(test_mf_count[4]),
        .I3(bank2_read[11]),
        .I4(bank2_read[10]),
        .I5(bank2_read[9]),
        .O(\IP2Bus_Data[4]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[4]_i_6 
       (.I0(\IP2Bus_Data[7]_i_16_0 [66]),
        .I1(bank2_read[35]),
        .I2(bank2_read[36]),
        .I3(\IP2Bus_Data[16]_i_18_0 [71]),
        .I4(\IP2Bus_Data[8]_i_21_n_0 ),
        .I5(\IP2Bus_Data[4]_i_22_n_0 ),
        .O(\IP2Bus_Data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAEFFFFFFAE)) 
    \IP2Bus_Data[4]_i_7 
       (.I0(\IP2Bus_Data[26]_i_25_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[68]),
        .I3(bank2_read[38]),
        .I4(bank2_read[39]),
        .I5(\IP2Bus_Data[28]_i_4_0 [62]),
        .O(\IP2Bus_Data[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAEFFFFFFAE)) 
    \IP2Bus_Data[4]_i_8 
       (.I0(\IP2Bus_Data[31]_i_39_n_0 ),
        .I1(bank2_read[49]),
        .I2(\IP2Bus_Data[7]_i_16_0 [120]),
        .I3(bank2_read[44]),
        .I4(bank2_read[48]),
        .I5(rx_buffer_adjust[18]),
        .O(\IP2Bus_Data[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h75FF7575FFFFFFFF)) 
    \IP2Bus_Data[4]_i_9 
       (.I0(\IP2Bus_Data[4]_i_23_n_0 ),
        .I1(\IP2Bus_Data[23]_i_28_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [91]),
        .I3(\IP2Bus_Data[4]_i_24_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[4]_i_25_n_0 ),
        .O(\IP2Bus_Data[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBABAAAAAAAA)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(\IP2Bus_Data[5]_i_2_n_0 ),
        .I1(\IP2Bus_Data[5]_i_3_n_0 ),
        .I2(\IP2Bus_Data[5]_i_4_n_0 ),
        .I3(\IP2Bus_Data[5]_i_5_n_0 ),
        .I4(\IP2Bus_Data[5]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAA03AA00AA00AA00)) 
    \IP2Bus_Data[5]_i_10 
       (.I0(\IP2Bus_Data[5]_i_27_n_0 ),
        .I1(bank2_read[0]),
        .I2(chip_select[1]),
        .I3(chip_select[0]),
        .I4(bank2_read[1]),
        .I5(\IP2Bus_Data[7]_i_16_0 [28]),
        .O(\IP2Bus_Data[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3333333333333302)) 
    \IP2Bus_Data[5]_i_11 
       (.I0(\IP2Bus_Data[5]_i_28_n_0 ),
        .I1(\IP2Bus_Data[5]_i_29_n_0 ),
        .I2(\IP2Bus_Data[28]_i_53_n_0 ),
        .I3(bank2_read[64]),
        .I4(bank2_read[60]),
        .I5(bank2_read[59]),
        .O(\IP2Bus_Data[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5755DFDD7775FFFD)) 
    \IP2Bus_Data[5]_i_12 
       (.I0(\IP2Bus_Data[28]_i_27_n_0 ),
        .I1(bank2_read[83]),
        .I2(bank2_read[84]),
        .I3(bank2_read[85]),
        .I4(\IP2Bus_Data[7]_i_16_0 [160]),
        .I5(\IP2Bus_Data[16]_i_18_0 [165]),
        .O(\IP2Bus_Data[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFFFFAAAAAAAA)) 
    \IP2Bus_Data[5]_i_13 
       (.I0(\IP2Bus_Data[7]_i_28_n_0 ),
        .I1(\IP2Bus_Data[5]_i_30_n_0 ),
        .I2(bank2_read[89]),
        .I3(\IP2Bus_Data[31]_i_14_0 [5]),
        .I4(\IP2Bus_Data[23]_i_39_n_0 ),
        .I5(\IP2Bus_Data[5]_i_31_n_0 ),
        .O(\IP2Bus_Data[5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h22A22AAA)) 
    \IP2Bus_Data[5]_i_14 
       (.I0(\IP2Bus_Data[5]_i_32_n_0 ),
        .I1(\IP2Bus_Data[28]_i_81_n_0 ),
        .I2(bank2_read[74]),
        .I3(test_ila_count[133]),
        .I4(\IP2Bus_Data[5]_i_33_n_0 ),
        .O(\IP2Bus_Data[5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5F5F)) 
    \IP2Bus_Data[5]_i_15 
       (.I0(rx_buffer_adjust[43]),
        .I1(bank2_read[96]),
        .I2(bank2_read[92]),
        .I3(bank2_read[97]),
        .I4(\IP2Bus_Data[7]_i_16_0 [214]),
        .O(\IP2Bus_Data[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000047770000)) 
    \IP2Bus_Data[5]_i_16 
       (.I0(test_mf_count[197]),
        .I1(bank2_read[107]),
        .I2(bank2_read[108]),
        .I3(rx_buffer_adjust[51]),
        .I4(\IP2Bus_Data[12]_i_20_n_0 ),
        .I5(\IP2Bus_Data[5]_i_34_n_0 ),
        .O(\IP2Bus_Data[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCFFAAAA3033)) 
    \IP2Bus_Data[5]_i_17 
       (.I0(test_err_count[197]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[197]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_18_0 [5]),
        .O(\IP2Bus_Data[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF1)) 
    \IP2Bus_Data[5]_i_18 
       (.I0(bank2_read[119]),
        .I1(\IP2Bus_Data[5]_i_35_n_0 ),
        .I2(bank2_read[118]),
        .I3(bank2_read[116]),
        .I4(bank2_read[117]),
        .I5(\IP2Bus_Data[5]_i_36_n_0 ),
        .O(\IP2Bus_Data[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF553F)) 
    \IP2Bus_Data[5]_i_19 
       (.I0(\IP2Bus_Data[7]_i_16_0 [191]),
        .I1(bank2_read[100]),
        .I2(\IP2Bus_Data[16]_i_18_0 [196]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .O(\IP2Bus_Data[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFFFFF00)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(\IP2Bus_Data[5]_i_7_n_0 ),
        .I1(\IP2Bus_Data[16]_i_10_n_0 ),
        .I2(\IP2Bus_Data[5]_i_8_n_0 ),
        .I3(\IP2Bus_Data[5]_i_9_n_0 ),
        .I4(\IP2Bus_Data[5]_i_10_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0880000)) 
    \IP2Bus_Data[5]_i_20 
       (.I0(bank2_read[36]),
        .I1(\IP2Bus_Data[16]_i_18_0 [72]),
        .I2(\IP2Bus_Data[7]_i_16_0 [67]),
        .I3(bank2_read[35]),
        .I4(\IP2Bus_Data[8]_i_21_n_0 ),
        .I5(\IP2Bus_Data[5]_i_37_n_0 ),
        .O(\IP2Bus_Data[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAEFFFFFFAE)) 
    \IP2Bus_Data[5]_i_21 
       (.I0(\IP2Bus_Data[26]_i_25_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[69]),
        .I3(bank2_read[38]),
        .I4(bank2_read[39]),
        .I5(\IP2Bus_Data[28]_i_4_0 [63]),
        .O(\IP2Bus_Data[5]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00007707)) 
    \IP2Bus_Data[5]_i_22 
       (.I0(\IP2Bus_Data[5]_i_38_n_0 ),
        .I1(\IP2Bus_Data[31]_i_12_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [92]),
        .I3(\IP2Bus_Data[23]_i_28_n_0 ),
        .I4(\IP2Bus_Data[5]_i_39_n_0 ),
        .O(\IP2Bus_Data[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[5]_i_23 
       (.I0(\IP2Bus_Data[31]_i_9_0 [5]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[69]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[69]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hA3A00000FFFFFFFF)) 
    \IP2Bus_Data[5]_i_24 
       (.I0(rx_buffer_adjust[19]),
        .I1(bank2_read[48]),
        .I2(bank2_read[44]),
        .I3(\IP2Bus_Data[7]_i_16_0 [121]),
        .I4(\IP2Bus_Data[7]_i_40_n_0 ),
        .I5(\IP2Bus_Data[28]_i_24_n_0 ),
        .O(\IP2Bus_Data[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFBAAA)) 
    \IP2Bus_Data[5]_i_25 
       (.I0(\IP2Bus_Data[5]_i_40_n_0 ),
        .I1(bank2_read[9]),
        .I2(test_ila_count[5]),
        .I3(bank2_read[10]),
        .I4(bank2_read[8]),
        .I5(\IP2Bus_Data[31]_i_7_0 [5]),
        .O(\IP2Bus_Data[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0F02FFF20F0EFFFE)) 
    \IP2Bus_Data[5]_i_26 
       (.I0(\IP2Bus_Data[5]_i_41_n_0 ),
        .I1(bank2_read[19]),
        .I2(bank2_read[17]),
        .I3(bank2_read[18]),
        .I4(\IP2Bus_Data[7]_i_16_0 [59]),
        .I5(\IP2Bus_Data[7]_i_16_0 [36]),
        .O(\IP2Bus_Data[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8A808080AAAAAAAA)) 
    \IP2Bus_Data[5]_i_27 
       (.I0(\IP2Bus_Data[31]_i_73_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [5]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I3(bank0_read[8]),
        .I4(\IP2Bus_Data[7]_i_7_0 [5]),
        .I5(\IP2Bus_Data[5]_i_42_n_0 ),
        .O(\IP2Bus_Data[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A202A2A)) 
    \IP2Bus_Data[5]_i_28 
       (.I0(\IP2Bus_Data[28]_i_77_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [134]),
        .I2(bank2_read[68]),
        .I3(bank2_read[69]),
        .I4(\IP2Bus_Data[28]_i_4_0 [121]),
        .I5(\IP2Bus_Data[5]_i_43_n_0 ),
        .O(\IP2Bus_Data[5]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[5]_i_29 
       (.I0(test_mf_count[101]),
        .I1(bank2_read[59]),
        .I2(bank2_read[60]),
        .I3(rx_buffer_adjust[27]),
        .O(\IP2Bus_Data[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFEEEEEEEEEEEE)) 
    \IP2Bus_Data[5]_i_3 
       (.I0(\IP2Bus_Data[5]_i_11_n_0 ),
        .I1(\IP2Bus_Data[28]_i_5_n_0 ),
        .I2(\IP2Bus_Data[5]_i_12_n_0 ),
        .I3(\IP2Bus_Data[5]_i_13_n_0 ),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .I5(\IP2Bus_Data[5]_i_14_n_0 ),
        .O(\IP2Bus_Data[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[5]_i_30 
       (.I0(bank2_read[91]),
        .I1(test_mf_count[165]),
        .I2(bank2_read[90]),
        .I3(test_ila_count[165]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[5]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA00F3)) 
    \IP2Bus_Data[5]_i_31 
       (.I0(\IP2Bus_Data[28]_i_4_0 [150]),
        .I1(bank2_read[88]),
        .I2(test_err_count[165]),
        .I3(bank2_read[87]),
        .I4(bank2_read[86]),
        .O(\IP2Bus_Data[5]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hF3F3F5FF)) 
    \IP2Bus_Data[5]_i_32 
       (.I0(\IP2Bus_Data[31]_i_14_1 [5]),
        .I1(test_err_count[133]),
        .I2(bank2_read[71]),
        .I3(bank2_read[73]),
        .I4(bank2_read[72]),
        .O(\IP2Bus_Data[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0220000F022)) 
    \IP2Bus_Data[5]_i_33 
       (.I0(\IP2Bus_Data[7]_i_16_0 [183]),
        .I1(\IP2Bus_Data[7]_i_46_n_0 ),
        .I2(rx_buffer_adjust[35]),
        .I3(bank2_read[76]),
        .I4(bank2_read[75]),
        .I5(test_mf_count[133]),
        .O(\IP2Bus_Data[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h4544454501000101)) 
    \IP2Bus_Data[5]_i_34 
       (.I0(\IP2Bus_Data[3]_i_38_n_0 ),
        .I1(bank2_read[113]),
        .I2(bank2_read[114]),
        .I3(\IP2Bus_Data[7]_i_16_0 [222]),
        .I4(bank2_read[115]),
        .I5(\IP2Bus_Data[7]_i_16_0 [245]),
        .O(\IP2Bus_Data[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEFEE)) 
    \IP2Bus_Data[5]_i_35 
       (.I0(bank2_read[120]),
        .I1(bank2_read[121]),
        .I2(test_ila_count[229]),
        .I3(bank2_read[122]),
        .I4(\IP2Bus_Data[5]_i_44_n_0 ),
        .I5(\IP2Bus_Data[5]_i_45_n_0 ),
        .O(\IP2Bus_Data[5]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5C5C)) 
    \IP2Bus_Data[5]_i_36 
       (.I0(\IP2Bus_Data[16]_i_18_0 [227]),
        .I1(bank2_read[117]),
        .I2(bank2_read[116]),
        .I3(\IP2Bus_Data[28]_i_4_0 [208]),
        .I4(bank2_read[118]),
        .O(\IP2Bus_Data[5]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \IP2Bus_Data[5]_i_37 
       (.I0(\IP2Bus_Data[28]_i_22_n_0 ),
        .I1(bank2_read[33]),
        .I2(bank2_read[32]),
        .I3(\IP2Bus_Data[7]_i_16_0 [90]),
        .I4(\IP2Bus_Data[5]_i_46_n_0 ),
        .O(\IP2Bus_Data[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[5]_i_38 
       (.I0(\IP2Bus_Data[31]_i_2_0 [5]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[101]),
        .I3(bank2_read[58]),
        .I4(test_err_count[101]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[5]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[5]_i_39 
       (.I0(bank2_read[52]),
        .I1(\IP2Bus_Data[16]_i_18_0 [103]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [98]),
        .O(\IP2Bus_Data[5]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8AAA8AAAAAAA)) 
    \IP2Bus_Data[5]_i_4 
       (.I0(\IP2Bus_Data[5]_i_15_n_0 ),
        .I1(\IP2Bus_Data[5]_i_16_n_0 ),
        .I2(\IP2Bus_Data[5]_i_17_n_0 ),
        .I3(\IP2Bus_Data[26]_i_20_n_0 ),
        .I4(\IP2Bus_Data[31]_i_17_n_0 ),
        .I5(\IP2Bus_Data[5]_i_18_n_0 ),
        .O(\IP2Bus_Data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F088)) 
    \IP2Bus_Data[5]_i_40 
       (.I0(bank2_read[12]),
        .I1(rx_buffer_adjust[3]),
        .I2(test_mf_count[5]),
        .I3(bank2_read[11]),
        .I4(bank2_read[10]),
        .I5(bank2_read[9]),
        .O(\IP2Bus_Data[5]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h74777777)) 
    \IP2Bus_Data[5]_i_41 
       (.I0(\IP2Bus_Data[16]_i_18_0 [41]),
        .I1(bank2_read[20]),
        .I2(bank2_read[21]),
        .I3(bank2_read[22]),
        .I4(\IP2Bus_Data[28]_i_4_0 [34]),
        .O(\IP2Bus_Data[5]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5545)) 
    \IP2Bus_Data[5]_i_42 
       (.I0(\IP2Bus_Data[5]_i_47_n_0 ),
        .I1(\IP2Bus_Data[31]_i_70_n_0 ),
        .I2(Q[5]),
        .I3(\IP2Bus_Data[16]_i_46_n_0 ),
        .I4(\IP2Bus_Data[31]_i_69_n_0 ),
        .O(\IP2Bus_Data[5]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5C5C)) 
    \IP2Bus_Data[5]_i_43 
       (.I0(\IP2Bus_Data[7]_i_16_0 [152]),
        .I1(bank2_read[66]),
        .I2(bank2_read[65]),
        .I3(\IP2Bus_Data[7]_i_16_0 [129]),
        .I4(bank2_read[67]),
        .O(\IP2Bus_Data[5]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h00155515)) 
    \IP2Bus_Data[5]_i_44 
       (.I0(bank2_read[122]),
        .I1(rx_buffer_adjust[61]),
        .I2(bank2_read[124]),
        .I3(bank2_read[123]),
        .I4(test_mf_count[229]),
        .O(\IP2Bus_Data[5]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[5]_i_45 
       (.I0(test_err_count[229]),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .I3(\IP2Bus_Data[31]_i_3_0 [5]),
        .O(\IP2Bus_Data[5]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[5]_i_46 
       (.I0(test_mf_count[37]),
        .I1(bank2_read[27]),
        .I2(rx_buffer_adjust[11]),
        .I3(bank2_read[28]),
        .I4(test_ila_count[37]),
        .I5(bank2_read[26]),
        .O(\IP2Bus_Data[5]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \IP2Bus_Data[5]_i_47 
       (.I0(\IP2Bus_Data[11]_i_23_1 [5]),
        .I1(bank0_read[10]),
        .I2(bank0_read[11]),
        .I3(rx_buffer_delay[5]),
        .I4(bank0_read[12]),
        .O(\IP2Bus_Data[5]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h55555555755575FF)) 
    \IP2Bus_Data[5]_i_5 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[23]_i_22_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [179]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[5]_i_19_n_0 ),
        .I5(\IP2Bus_Data[28]_i_20_n_0 ),
        .O(\IP2Bus_Data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBABAA)) 
    \IP2Bus_Data[5]_i_6 
       (.I0(\IP2Bus_Data[5]_i_20_n_0 ),
        .I1(\IP2Bus_Data[5]_i_21_n_0 ),
        .I2(\IP2Bus_Data[5]_i_22_n_0 ),
        .I3(\IP2Bus_Data[10]_i_17_n_0 ),
        .I4(\IP2Bus_Data[5]_i_23_n_0 ),
        .I5(\IP2Bus_Data[5]_i_24_n_0 ),
        .O(\IP2Bus_Data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4F444F444444444)) 
    \IP2Bus_Data[5]_i_7 
       (.I0(\IP2Bus_Data[6]_i_28_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [5]),
        .I2(\IP2Bus_Data[31]_i_29_n_0 ),
        .I3(bank2_read[8]),
        .I4(test_err_count[5]),
        .I5(\IP2Bus_Data[5]_i_25_n_0 ),
        .O(\IP2Bus_Data[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[5]_i_8 
       (.I0(\IP2Bus_Data[5]_i_26_n_0 ),
        .I1(test_err_count[37]),
        .I2(bank2_read[24]),
        .I3(bank2_read[25]),
        .I4(out[5]),
        .I5(\IP2Bus_Data[28]_i_37_n_0 ),
        .O(\IP2Bus_Data[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A000080000)) 
    \IP2Bus_Data[5]_i_9 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [10]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(bank2_read[4]),
        .I5(\IP2Bus_Data[7]_i_16_0 [5]),
        .O(\IP2Bus_Data[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBABAAAAAAAA)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(\IP2Bus_Data[6]_i_2_n_0 ),
        .I1(\IP2Bus_Data[6]_i_3_n_0 ),
        .I2(\IP2Bus_Data[6]_i_4_n_0 ),
        .I3(\IP2Bus_Data[6]_i_5_n_0 ),
        .I4(\IP2Bus_Data[6]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0D0DDD0DDDDDDDDD)) 
    \IP2Bus_Data[6]_i_10 
       (.I0(\IP2Bus_Data[28]_i_4_0 [6]),
        .I1(\IP2Bus_Data[6]_i_28_n_0 ),
        .I2(\IP2Bus_Data[31]_i_29_n_0 ),
        .I3(bank2_read[8]),
        .I4(test_err_count[6]),
        .I5(\IP2Bus_Data[6]_i_29_n_0 ),
        .O(\IP2Bus_Data[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFAEEAAAAFFFFFFFF)) 
    \IP2Bus_Data[6]_i_11 
       (.I0(\IP2Bus_Data[6]_i_30_n_0 ),
        .I1(\IP2Bus_Data[6]_i_31_n_0 ),
        .I2(test_ila_count[134]),
        .I3(bank2_read[74]),
        .I4(\IP2Bus_Data[28]_i_81_n_0 ),
        .I5(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CCAACC00CCF0)) 
    \IP2Bus_Data[6]_i_12 
       (.I0(test_err_count[166]),
        .I1(\IP2Bus_Data[28]_i_4_0 [151]),
        .I2(\IP2Bus_Data[6]_i_32_n_0 ),
        .I3(bank2_read[86]),
        .I4(bank2_read[87]),
        .I5(bank2_read[88]),
        .O(\IP2Bus_Data[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEFEEEEEEEE)) 
    \IP2Bus_Data[6]_i_13 
       (.I0(bank2_read[84]),
        .I1(bank2_read[85]),
        .I2(bank2_read[89]),
        .I3(bank2_read[90]),
        .I4(bank2_read[91]),
        .I5(\IP2Bus_Data[23]_i_39_n_0 ),
        .O(\IP2Bus_Data[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5755DFDD7775FFFD)) 
    \IP2Bus_Data[6]_i_14 
       (.I0(\IP2Bus_Data[28]_i_27_n_0 ),
        .I1(bank2_read[83]),
        .I2(bank2_read[84]),
        .I3(bank2_read[85]),
        .I4(\IP2Bus_Data[7]_i_16_0 [161]),
        .I5(\IP2Bus_Data[16]_i_18_0 [166]),
        .O(\IP2Bus_Data[6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAABB)) 
    \IP2Bus_Data[6]_i_15 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(\IP2Bus_Data[28]_i_52_n_0 ),
        .I2(\IP2Bus_Data[28]_i_53_n_0 ),
        .I3(\IP2Bus_Data[6]_i_33_n_0 ),
        .I4(\IP2Bus_Data[6]_i_34_n_0 ),
        .O(\IP2Bus_Data[6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5F5F)) 
    \IP2Bus_Data[6]_i_16 
       (.I0(rx_buffer_adjust[44]),
        .I1(bank2_read[96]),
        .I2(bank2_read[92]),
        .I3(bank2_read[97]),
        .I4(\IP2Bus_Data[7]_i_16_0 [215]),
        .O(\IP2Bus_Data[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000047770000)) 
    \IP2Bus_Data[6]_i_17 
       (.I0(test_mf_count[198]),
        .I1(bank2_read[107]),
        .I2(bank2_read[108]),
        .I3(rx_buffer_adjust[52]),
        .I4(\IP2Bus_Data[12]_i_20_n_0 ),
        .I5(\IP2Bus_Data[6]_i_35_n_0 ),
        .O(\IP2Bus_Data[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCFFAAAA3033)) 
    \IP2Bus_Data[6]_i_18 
       (.I0(test_err_count[198]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[198]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_18_0 [6]),
        .O(\IP2Bus_Data[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF1)) 
    \IP2Bus_Data[6]_i_19 
       (.I0(bank2_read[119]),
        .I1(\IP2Bus_Data[6]_i_36_n_0 ),
        .I2(bank2_read[118]),
        .I3(bank2_read[116]),
        .I4(bank2_read[117]),
        .I5(\IP2Bus_Data[6]_i_37_n_0 ),
        .O(\IP2Bus_Data[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEFEFEFEFE)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(\IP2Bus_Data[6]_i_7_n_0 ),
        .I1(\IP2Bus_Data[6]_i_8_n_0 ),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(\IP2Bus_Data[31]_i_23_n_0 ),
        .I4(\IP2Bus_Data[6]_i_9_n_0 ),
        .I5(\IP2Bus_Data[6]_i_10_n_0 ),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF553F)) 
    \IP2Bus_Data[6]_i_20 
       (.I0(\IP2Bus_Data[7]_i_16_0 [192]),
        .I1(bank2_read[100]),
        .I2(\IP2Bus_Data[16]_i_18_0 [197]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .O(\IP2Bus_Data[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0880000)) 
    \IP2Bus_Data[6]_i_21 
       (.I0(bank2_read[36]),
        .I1(\IP2Bus_Data[16]_i_18_0 [73]),
        .I2(\IP2Bus_Data[7]_i_16_0 [68]),
        .I3(bank2_read[35]),
        .I4(\IP2Bus_Data[8]_i_21_n_0 ),
        .I5(\IP2Bus_Data[6]_i_38_n_0 ),
        .O(\IP2Bus_Data[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAEFFFFFFAE)) 
    \IP2Bus_Data[6]_i_22 
       (.I0(\IP2Bus_Data[26]_i_25_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[70]),
        .I3(bank2_read[38]),
        .I4(bank2_read[39]),
        .I5(\IP2Bus_Data[28]_i_4_0 [64]),
        .O(\IP2Bus_Data[6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h07070007)) 
    \IP2Bus_Data[6]_i_23 
       (.I0(\IP2Bus_Data[6]_i_39_n_0 ),
        .I1(\IP2Bus_Data[31]_i_12_n_0 ),
        .I2(\IP2Bus_Data[6]_i_40_n_0 ),
        .I3(\IP2Bus_Data[28]_i_4_0 [93]),
        .I4(\IP2Bus_Data[23]_i_28_n_0 ),
        .O(\IP2Bus_Data[6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[6]_i_24 
       (.I0(bank2_read[39]),
        .I1(bank2_read[38]),
        .I2(bank2_read[40]),
        .I3(\IP2Bus_Data[31]_i_9_0 [6]),
        .I4(bank2_read[41]),
        .O(\IP2Bus_Data[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA8A00002202)) 
    \IP2Bus_Data[6]_i_25 
       (.I0(\IP2Bus_Data[6]_i_41_n_0 ),
        .I1(bank2_read[42]),
        .I2(bank2_read[43]),
        .I3(test_mf_count[70]),
        .I4(bank2_read[41]),
        .I5(test_ila_count[70]),
        .O(\IP2Bus_Data[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8A808080AAAAAAAA)) 
    \IP2Bus_Data[6]_i_26 
       (.I0(\IP2Bus_Data[31]_i_73_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [6]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I3(bank0_read[8]),
        .I4(\IP2Bus_Data[7]_i_7_0 [6]),
        .I5(\IP2Bus_Data[6]_i_42_n_0 ),
        .O(\IP2Bus_Data[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hF0FE000EF0F20002)) 
    \IP2Bus_Data[6]_i_27 
       (.I0(\IP2Bus_Data[6]_i_43_n_0 ),
        .I1(bank2_read[19]),
        .I2(bank2_read[17]),
        .I3(bank2_read[18]),
        .I4(\IP2Bus_Data[7]_i_16_0 [60]),
        .I5(\IP2Bus_Data[7]_i_16_0 [37]),
        .O(\IP2Bus_Data[6]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[6]_i_28 
       (.I0(bank2_read[5]),
        .I1(bank2_read[6]),
        .O(\IP2Bus_Data[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB000B0)) 
    \IP2Bus_Data[6]_i_29 
       (.I0(test_ila_count[6]),
        .I1(bank2_read[10]),
        .I2(\IP2Bus_Data[6]_i_44_n_0 ),
        .I3(bank2_read[9]),
        .I4(\IP2Bus_Data[31]_i_7_0 [6]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550001)) 
    \IP2Bus_Data[6]_i_3 
       (.I0(\IP2Bus_Data[6]_i_11_n_0 ),
        .I1(\IP2Bus_Data[6]_i_12_n_0 ),
        .I2(bank2_read[83]),
        .I3(\IP2Bus_Data[6]_i_13_n_0 ),
        .I4(\IP2Bus_Data[6]_i_14_n_0 ),
        .I5(\IP2Bus_Data[6]_i_15_n_0 ),
        .O(\IP2Bus_Data[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[6]_i_30 
       (.I0(bank2_read[71]),
        .I1(\IP2Bus_Data[31]_i_14_1 [6]),
        .I2(bank2_read[73]),
        .I3(bank2_read[72]),
        .I4(test_err_count[134]),
        .O(\IP2Bus_Data[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0220000F022)) 
    \IP2Bus_Data[6]_i_31 
       (.I0(\IP2Bus_Data[7]_i_16_0 [184]),
        .I1(\IP2Bus_Data[7]_i_46_n_0 ),
        .I2(rx_buffer_adjust[36]),
        .I3(bank2_read[76]),
        .I4(bank2_read[75]),
        .I5(test_mf_count[134]),
        .O(\IP2Bus_Data[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[6]_i_32 
       (.I0(\IP2Bus_Data[31]_i_14_0 [6]),
        .I1(bank2_read[89]),
        .I2(test_ila_count[166]),
        .I3(bank2_read[90]),
        .I4(bank2_read[91]),
        .I5(test_mf_count[166]),
        .O(\IP2Bus_Data[6]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[6]_i_33 
       (.I0(test_mf_count[102]),
        .I1(bank2_read[59]),
        .I2(bank2_read[60]),
        .I3(rx_buffer_adjust[28]),
        .O(\IP2Bus_Data[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A202A2A)) 
    \IP2Bus_Data[6]_i_34 
       (.I0(\IP2Bus_Data[28]_i_77_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [135]),
        .I2(bank2_read[68]),
        .I3(bank2_read[69]),
        .I4(\IP2Bus_Data[28]_i_4_0 [122]),
        .I5(\IP2Bus_Data[6]_i_45_n_0 ),
        .O(\IP2Bus_Data[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h4544454501000101)) 
    \IP2Bus_Data[6]_i_35 
       (.I0(\IP2Bus_Data[3]_i_38_n_0 ),
        .I1(bank2_read[113]),
        .I2(bank2_read[114]),
        .I3(\IP2Bus_Data[7]_i_16_0 [223]),
        .I4(bank2_read[115]),
        .I5(\IP2Bus_Data[7]_i_16_0 [246]),
        .O(\IP2Bus_Data[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEFEE)) 
    \IP2Bus_Data[6]_i_36 
       (.I0(bank2_read[120]),
        .I1(bank2_read[121]),
        .I2(test_ila_count[230]),
        .I3(bank2_read[122]),
        .I4(\IP2Bus_Data[6]_i_46_n_0 ),
        .I5(\IP2Bus_Data[6]_i_47_n_0 ),
        .O(\IP2Bus_Data[6]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5C5C)) 
    \IP2Bus_Data[6]_i_37 
       (.I0(\IP2Bus_Data[16]_i_18_0 [228]),
        .I1(bank2_read[117]),
        .I2(bank2_read[116]),
        .I3(\IP2Bus_Data[28]_i_4_0 [209]),
        .I4(bank2_read[118]),
        .O(\IP2Bus_Data[6]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \IP2Bus_Data[6]_i_38 
       (.I0(\IP2Bus_Data[28]_i_22_n_0 ),
        .I1(bank2_read[33]),
        .I2(bank2_read[32]),
        .I3(\IP2Bus_Data[7]_i_16_0 [91]),
        .I4(\IP2Bus_Data[6]_i_48_n_0 ),
        .O(\IP2Bus_Data[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[6]_i_39 
       (.I0(\IP2Bus_Data[31]_i_2_0 [6]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[102]),
        .I3(bank2_read[58]),
        .I4(test_err_count[102]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8AAA8AAAAAAA)) 
    \IP2Bus_Data[6]_i_4 
       (.I0(\IP2Bus_Data[6]_i_16_n_0 ),
        .I1(\IP2Bus_Data[6]_i_17_n_0 ),
        .I2(\IP2Bus_Data[6]_i_18_n_0 ),
        .I3(\IP2Bus_Data[26]_i_20_n_0 ),
        .I4(\IP2Bus_Data[31]_i_17_n_0 ),
        .I5(\IP2Bus_Data[6]_i_19_n_0 ),
        .O(\IP2Bus_Data[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[6]_i_40 
       (.I0(bank2_read[52]),
        .I1(\IP2Bus_Data[16]_i_18_0 [104]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [99]),
        .O(\IP2Bus_Data[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    \IP2Bus_Data[6]_i_41 
       (.I0(\IP2Bus_Data[6]_i_49_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_0 [122]),
        .I2(bank2_read[44]),
        .I3(rx_buffer_adjust[20]),
        .I4(bank2_read[43]),
        .I5(bank2_read[42]),
        .O(\IP2Bus_Data[6]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5545)) 
    \IP2Bus_Data[6]_i_42 
       (.I0(\IP2Bus_Data[6]_i_50_n_0 ),
        .I1(\IP2Bus_Data[31]_i_70_n_0 ),
        .I2(Q[6]),
        .I3(\IP2Bus_Data[16]_i_46_n_0 ),
        .I4(\IP2Bus_Data[31]_i_69_n_0 ),
        .O(\IP2Bus_Data[6]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hFF004040)) 
    \IP2Bus_Data[6]_i_43 
       (.I0(bank2_read[21]),
        .I1(bank2_read[22]),
        .I2(\IP2Bus_Data[28]_i_4_0 [35]),
        .I3(\IP2Bus_Data[16]_i_18_0 [42]),
        .I4(bank2_read[20]),
        .O(\IP2Bus_Data[6]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \IP2Bus_Data[6]_i_44 
       (.I0(bank2_read[12]),
        .I1(rx_buffer_adjust[4]),
        .I2(bank2_read[11]),
        .I3(test_mf_count[6]),
        .I4(bank2_read[10]),
        .O(\IP2Bus_Data[6]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5C5C)) 
    \IP2Bus_Data[6]_i_45 
       (.I0(\IP2Bus_Data[7]_i_16_0 [153]),
        .I1(bank2_read[66]),
        .I2(bank2_read[65]),
        .I3(\IP2Bus_Data[7]_i_16_0 [130]),
        .I4(bank2_read[67]),
        .O(\IP2Bus_Data[6]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h00155515)) 
    \IP2Bus_Data[6]_i_46 
       (.I0(bank2_read[122]),
        .I1(rx_buffer_adjust[62]),
        .I2(bank2_read[124]),
        .I3(bank2_read[123]),
        .I4(test_mf_count[230]),
        .O(\IP2Bus_Data[6]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[6]_i_47 
       (.I0(test_err_count[230]),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .I3(\IP2Bus_Data[31]_i_3_0 [6]),
        .O(\IP2Bus_Data[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000E4A0E4A0)) 
    \IP2Bus_Data[6]_i_48 
       (.I0(bank2_read[27]),
        .I1(bank2_read[28]),
        .I2(test_mf_count[38]),
        .I3(rx_buffer_adjust[12]),
        .I4(test_ila_count[38]),
        .I5(bank2_read[26]),
        .O(\IP2Bus_Data[6]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[6]_i_49 
       (.I0(bank2_read[44]),
        .I1(bank2_read[48]),
        .I2(bank2_read[49]),
        .O(\IP2Bus_Data[6]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h55555555755575FF)) 
    \IP2Bus_Data[6]_i_5 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[23]_i_22_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [180]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[6]_i_20_n_0 ),
        .I5(\IP2Bus_Data[28]_i_20_n_0 ),
        .O(\IP2Bus_Data[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \IP2Bus_Data[6]_i_50 
       (.I0(\IP2Bus_Data[11]_i_23_1 [6]),
        .I1(bank0_read[10]),
        .I2(bank0_read[11]),
        .I3(rx_buffer_delay[6]),
        .I4(bank0_read[12]),
        .O(\IP2Bus_Data[6]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBABAA)) 
    \IP2Bus_Data[6]_i_6 
       (.I0(\IP2Bus_Data[6]_i_21_n_0 ),
        .I1(\IP2Bus_Data[6]_i_22_n_0 ),
        .I2(\IP2Bus_Data[6]_i_23_n_0 ),
        .I3(\IP2Bus_Data[10]_i_17_n_0 ),
        .I4(\IP2Bus_Data[6]_i_24_n_0 ),
        .I5(\IP2Bus_Data[6]_i_25_n_0 ),
        .O(\IP2Bus_Data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA03AA00AA00AA00)) 
    \IP2Bus_Data[6]_i_7 
       (.I0(\IP2Bus_Data[6]_i_26_n_0 ),
        .I1(bank2_read[0]),
        .I2(chip_select[1]),
        .I3(chip_select[0]),
        .I4(bank2_read[1]),
        .I5(\IP2Bus_Data[7]_i_16_0 [29]),
        .O(\IP2Bus_Data[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A000080000)) 
    \IP2Bus_Data[6]_i_8 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [11]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(bank2_read[4]),
        .I5(\IP2Bus_Data[7]_i_16_0 [6]),
        .O(\IP2Bus_Data[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[6]_i_9 
       (.I0(test_err_count[38]),
        .I1(bank2_read[24]),
        .I2(bank2_read[25]),
        .I3(out[6]),
        .I4(\IP2Bus_Data[28]_i_37_n_0 ),
        .I5(\IP2Bus_Data[6]_i_27_n_0 ),
        .O(\IP2Bus_Data[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBABAAAAAAAA)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(\IP2Bus_Data[7]_i_2_n_0 ),
        .I1(\IP2Bus_Data[7]_i_3_n_0 ),
        .I2(\IP2Bus_Data[7]_i_4_n_0 ),
        .I3(\IP2Bus_Data[7]_i_5_n_0 ),
        .I4(\IP2Bus_Data[7]_i_6_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hF5FFF5FC)) 
    \IP2Bus_Data[7]_i_10 
       (.I0(\IP2Bus_Data[28]_i_4_0 [7]),
        .I1(\IP2Bus_Data[7]_i_27_n_0 ),
        .I2(bank2_read[5]),
        .I3(bank2_read[6]),
        .I4(bank2_read[7]),
        .O(\IP2Bus_Data[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5755DFDD7775FFFD)) 
    \IP2Bus_Data[7]_i_11 
       (.I0(\IP2Bus_Data[28]_i_27_n_0 ),
        .I1(bank2_read[83]),
        .I2(bank2_read[84]),
        .I3(bank2_read[85]),
        .I4(\IP2Bus_Data[7]_i_16_0 [162]),
        .I5(\IP2Bus_Data[16]_i_18_0 [167]),
        .O(\IP2Bus_Data[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFFFFAAAAAAAA)) 
    \IP2Bus_Data[7]_i_12 
       (.I0(\IP2Bus_Data[7]_i_28_n_0 ),
        .I1(\IP2Bus_Data[7]_i_29_n_0 ),
        .I2(bank2_read[89]),
        .I3(\IP2Bus_Data[31]_i_14_0 [7]),
        .I4(\IP2Bus_Data[23]_i_39_n_0 ),
        .I5(\IP2Bus_Data[7]_i_30_n_0 ),
        .O(\IP2Bus_Data[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00005D7F)) 
    \IP2Bus_Data[7]_i_13 
       (.I0(\IP2Bus_Data[28]_i_81_n_0 ),
        .I1(bank2_read[74]),
        .I2(test_ila_count[135]),
        .I3(\IP2Bus_Data[7]_i_31_n_0 ),
        .I4(\IP2Bus_Data[7]_i_32_n_0 ),
        .O(\IP2Bus_Data[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000202A2A2A)) 
    \IP2Bus_Data[7]_i_14 
       (.I0(\IP2Bus_Data[7]_i_33_n_0 ),
        .I1(test_mf_count[103]),
        .I2(bank2_read[59]),
        .I3(bank2_read[60]),
        .I4(rx_buffer_adjust[29]),
        .I5(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5F5F)) 
    \IP2Bus_Data[7]_i_15 
       (.I0(rx_buffer_adjust[45]),
        .I1(bank2_read[96]),
        .I2(bank2_read[92]),
        .I3(bank2_read[97]),
        .I4(\IP2Bus_Data[7]_i_16_0 [216]),
        .O(\IP2Bus_Data[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000047770000)) 
    \IP2Bus_Data[7]_i_16 
       (.I0(test_mf_count[199]),
        .I1(bank2_read[107]),
        .I2(bank2_read[108]),
        .I3(rx_buffer_adjust[53]),
        .I4(\IP2Bus_Data[12]_i_20_n_0 ),
        .I5(\IP2Bus_Data[7]_i_34_n_0 ),
        .O(\IP2Bus_Data[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCFFAAAA3033)) 
    \IP2Bus_Data[7]_i_17 
       (.I0(test_err_count[199]),
        .I1(bank2_read[105]),
        .I2(test_ila_count[199]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(\IP2Bus_Data[31]_i_18_0 [7]),
        .O(\IP2Bus_Data[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF1)) 
    \IP2Bus_Data[7]_i_18 
       (.I0(bank2_read[119]),
        .I1(\IP2Bus_Data[7]_i_35_n_0 ),
        .I2(bank2_read[118]),
        .I3(bank2_read[116]),
        .I4(bank2_read[117]),
        .I5(\IP2Bus_Data[7]_i_36_n_0 ),
        .O(\IP2Bus_Data[7]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hFFFF553F)) 
    \IP2Bus_Data[7]_i_19 
       (.I0(\IP2Bus_Data[7]_i_16_0 [193]),
        .I1(bank2_read[100]),
        .I2(\IP2Bus_Data[16]_i_18_0 [198]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .O(\IP2Bus_Data[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEFEFEFEFE)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(\IP2Bus_Data[7]_i_7_n_0 ),
        .I1(\IP2Bus_Data[7]_i_8_n_0 ),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(\IP2Bus_Data[31]_i_23_n_0 ),
        .I4(\IP2Bus_Data[7]_i_9_n_0 ),
        .I5(\IP2Bus_Data[7]_i_10_n_0 ),
        .O(\IP2Bus_Data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0880000)) 
    \IP2Bus_Data[7]_i_20 
       (.I0(bank2_read[36]),
        .I1(\IP2Bus_Data[16]_i_18_0 [74]),
        .I2(\IP2Bus_Data[7]_i_16_0 [69]),
        .I3(bank2_read[35]),
        .I4(\IP2Bus_Data[8]_i_21_n_0 ),
        .I5(\IP2Bus_Data[7]_i_37_n_0 ),
        .O(\IP2Bus_Data[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAEFFFFFFAE)) 
    \IP2Bus_Data[7]_i_21 
       (.I0(\IP2Bus_Data[26]_i_25_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[71]),
        .I3(bank2_read[38]),
        .I4(bank2_read[39]),
        .I5(\IP2Bus_Data[28]_i_4_0 [65]),
        .O(\IP2Bus_Data[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00007707)) 
    \IP2Bus_Data[7]_i_22 
       (.I0(\IP2Bus_Data[7]_i_38_n_0 ),
        .I1(\IP2Bus_Data[31]_i_12_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [94]),
        .I3(\IP2Bus_Data[23]_i_28_n_0 ),
        .I4(\IP2Bus_Data[7]_i_39_n_0 ),
        .O(\IP2Bus_Data[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \IP2Bus_Data[7]_i_23 
       (.I0(\IP2Bus_Data[31]_i_9_0 [7]),
        .I1(bank2_read[41]),
        .I2(test_ila_count[71]),
        .I3(bank2_read[42]),
        .I4(test_mf_count[71]),
        .I5(bank2_read[43]),
        .O(\IP2Bus_Data[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hA3A00000FFFFFFFF)) 
    \IP2Bus_Data[7]_i_24 
       (.I0(rx_buffer_adjust[21]),
        .I1(bank2_read[48]),
        .I2(bank2_read[44]),
        .I3(\IP2Bus_Data[7]_i_16_0 [123]),
        .I4(\IP2Bus_Data[7]_i_40_n_0 ),
        .I5(\IP2Bus_Data[28]_i_24_n_0 ),
        .O(\IP2Bus_Data[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8A808080AAAAAAAA)) 
    \IP2Bus_Data[7]_i_25 
       (.I0(\IP2Bus_Data[31]_i_73_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [7]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I3(bank0_read[8]),
        .I4(\IP2Bus_Data[7]_i_7_0 [7]),
        .I5(\IP2Bus_Data[7]_i_41_n_0 ),
        .O(\IP2Bus_Data[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF0FE000EF0F20002)) 
    \IP2Bus_Data[7]_i_26 
       (.I0(\IP2Bus_Data[7]_i_42_n_0 ),
        .I1(bank2_read[19]),
        .I2(bank2_read[17]),
        .I3(bank2_read[18]),
        .I4(\IP2Bus_Data[7]_i_16_0 [61]),
        .I5(\IP2Bus_Data[7]_i_16_0 [38]),
        .O(\IP2Bus_Data[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A08AAAAAAA8)) 
    \IP2Bus_Data[7]_i_27 
       (.I0(\IP2Bus_Data[7]_i_43_n_0 ),
        .I1(\IP2Bus_Data[7]_i_44_n_0 ),
        .I2(bank2_read[8]),
        .I3(bank2_read[10]),
        .I4(bank2_read[9]),
        .I5(test_err_count[7]),
        .O(\IP2Bus_Data[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAE)) 
    \IP2Bus_Data[7]_i_28 
       (.I0(bank2_read[83]),
        .I1(\IP2Bus_Data[23]_i_39_n_0 ),
        .I2(bank2_read[91]),
        .I3(bank2_read[90]),
        .I4(bank2_read[89]),
        .I5(\IP2Bus_Data[7]_i_45_n_0 ),
        .O(\IP2Bus_Data[7]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF07F7)) 
    \IP2Bus_Data[7]_i_29 
       (.I0(bank2_read[91]),
        .I1(test_mf_count[167]),
        .I2(bank2_read[90]),
        .I3(test_ila_count[167]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB000)) 
    \IP2Bus_Data[7]_i_3 
       (.I0(\IP2Bus_Data[7]_i_11_n_0 ),
        .I1(\IP2Bus_Data[7]_i_12_n_0 ),
        .I2(\IP2Bus_Data[28]_i_26_n_0 ),
        .I3(\IP2Bus_Data[7]_i_13_n_0 ),
        .I4(\IP2Bus_Data[7]_i_14_n_0 ),
        .I5(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(\IP2Bus_Data[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA00F3)) 
    \IP2Bus_Data[7]_i_30 
       (.I0(\IP2Bus_Data[28]_i_4_0 [152]),
        .I1(bank2_read[88]),
        .I2(test_err_count[167]),
        .I3(bank2_read[87]),
        .I4(bank2_read[86]),
        .O(\IP2Bus_Data[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0220000F022)) 
    \IP2Bus_Data[7]_i_31 
       (.I0(\IP2Bus_Data[7]_i_16_0 [185]),
        .I1(\IP2Bus_Data[7]_i_46_n_0 ),
        .I2(rx_buffer_adjust[37]),
        .I3(bank2_read[76]),
        .I4(bank2_read[75]),
        .I5(test_mf_count[135]),
        .O(\IP2Bus_Data[7]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h55400040)) 
    \IP2Bus_Data[7]_i_32 
       (.I0(bank2_read[71]),
        .I1(\IP2Bus_Data[31]_i_14_1 [7]),
        .I2(bank2_read[73]),
        .I3(bank2_read[72]),
        .I4(test_err_count[135]),
        .O(\IP2Bus_Data[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5700FFFF)) 
    \IP2Bus_Data[7]_i_33 
       (.I0(\IP2Bus_Data[7]_i_47_n_0 ),
        .I1(bank2_read[70]),
        .I2(\IP2Bus_Data[7]_i_48_n_0 ),
        .I3(\IP2Bus_Data[28]_i_77_n_0 ),
        .I4(\IP2Bus_Data[28]_i_52_n_0 ),
        .I5(\IP2Bus_Data[7]_i_49_n_0 ),
        .O(\IP2Bus_Data[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h4544454501000101)) 
    \IP2Bus_Data[7]_i_34 
       (.I0(\IP2Bus_Data[3]_i_38_n_0 ),
        .I1(bank2_read[113]),
        .I2(bank2_read[114]),
        .I3(\IP2Bus_Data[7]_i_16_0 [224]),
        .I4(bank2_read[115]),
        .I5(\IP2Bus_Data[7]_i_16_0 [247]),
        .O(\IP2Bus_Data[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEEFFFF)) 
    \IP2Bus_Data[7]_i_35 
       (.I0(bank2_read[120]),
        .I1(bank2_read[121]),
        .I2(test_ila_count[231]),
        .I3(bank2_read[122]),
        .I4(\IP2Bus_Data[7]_i_50_n_0 ),
        .I5(\IP2Bus_Data[7]_i_51_n_0 ),
        .O(\IP2Bus_Data[7]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5C5C)) 
    \IP2Bus_Data[7]_i_36 
       (.I0(\IP2Bus_Data[16]_i_18_0 [229]),
        .I1(bank2_read[117]),
        .I2(bank2_read[116]),
        .I3(\IP2Bus_Data[28]_i_4_0 [210]),
        .I4(bank2_read[118]),
        .O(\IP2Bus_Data[7]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \IP2Bus_Data[7]_i_37 
       (.I0(\IP2Bus_Data[28]_i_22_n_0 ),
        .I1(bank2_read[33]),
        .I2(bank2_read[32]),
        .I3(\IP2Bus_Data[7]_i_16_0 [92]),
        .I4(\IP2Bus_Data[7]_i_52_n_0 ),
        .O(\IP2Bus_Data[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[7]_i_38 
       (.I0(\IP2Bus_Data[31]_i_2_0 [7]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[103]),
        .I3(bank2_read[58]),
        .I4(test_err_count[103]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[7]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \IP2Bus_Data[7]_i_39 
       (.I0(\IP2Bus_Data[7]_i_16_0 [100]),
        .I1(bank2_read[52]),
        .I2(\IP2Bus_Data[16]_i_18_0 [105]),
        .I3(bank2_read[51]),
        .I4(bank2_read[50]),
        .O(\IP2Bus_Data[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8AAA8AAAAAAA)) 
    \IP2Bus_Data[7]_i_4 
       (.I0(\IP2Bus_Data[7]_i_15_n_0 ),
        .I1(\IP2Bus_Data[7]_i_16_n_0 ),
        .I2(\IP2Bus_Data[7]_i_17_n_0 ),
        .I3(\IP2Bus_Data[26]_i_20_n_0 ),
        .I4(\IP2Bus_Data[31]_i_17_n_0 ),
        .I5(\IP2Bus_Data[7]_i_18_n_0 ),
        .O(\IP2Bus_Data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    \IP2Bus_Data[7]_i_40 
       (.I0(bank2_read[43]),
        .I1(bank2_read[42]),
        .I2(bank2_read[41]),
        .I3(bank2_read[48]),
        .I4(bank2_read[44]),
        .I5(bank2_read[49]),
        .O(\IP2Bus_Data[7]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5545)) 
    \IP2Bus_Data[7]_i_41 
       (.I0(\IP2Bus_Data[7]_i_53_n_0 ),
        .I1(\IP2Bus_Data[31]_i_70_n_0 ),
        .I2(Q[7]),
        .I3(\IP2Bus_Data[16]_i_46_n_0 ),
        .I4(\IP2Bus_Data[31]_i_69_n_0 ),
        .O(\IP2Bus_Data[7]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFF004040)) 
    \IP2Bus_Data[7]_i_42 
       (.I0(bank2_read[21]),
        .I1(bank2_read[22]),
        .I2(\IP2Bus_Data[28]_i_4_0 [36]),
        .I3(\IP2Bus_Data[16]_i_18_0 [43]),
        .I4(bank2_read[20]),
        .O(\IP2Bus_Data[7]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \IP2Bus_Data[7]_i_43 
       (.I0(bank2_read[8]),
        .I1(test_ila_count[7]),
        .I2(bank2_read[10]),
        .I3(bank2_read[9]),
        .I4(\IP2Bus_Data[31]_i_7_0 [7]),
        .O(\IP2Bus_Data[7]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[7]_i_44 
       (.I0(test_mf_count[7]),
        .I1(bank2_read[11]),
        .I2(bank2_read[12]),
        .I3(rx_buffer_adjust[5]),
        .O(\IP2Bus_Data[7]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[7]_i_45 
       (.I0(bank2_read[85]),
        .I1(bank2_read[84]),
        .O(\IP2Bus_Data[7]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[7]_i_46 
       (.I0(bank2_read[80]),
        .I1(bank2_read[81]),
        .O(\IP2Bus_Data[7]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \IP2Bus_Data[7]_i_47 
       (.I0(\IP2Bus_Data[16]_i_18_0 [136]),
        .I1(bank2_read[69]),
        .I2(bank2_read[68]),
        .I3(\IP2Bus_Data[28]_i_4_0 [123]),
        .O(\IP2Bus_Data[7]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[7]_i_48 
       (.I0(bank2_read[69]),
        .I1(bank2_read[68]),
        .O(\IP2Bus_Data[7]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h5C5F5C5C)) 
    \IP2Bus_Data[7]_i_49 
       (.I0(\IP2Bus_Data[7]_i_16_0 [154]),
        .I1(bank2_read[66]),
        .I2(bank2_read[65]),
        .I3(\IP2Bus_Data[7]_i_16_0 [131]),
        .I4(bank2_read[67]),
        .O(\IP2Bus_Data[7]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h55555555755575FF)) 
    \IP2Bus_Data[7]_i_5 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[23]_i_22_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_0 [181]),
        .I3(\IP2Bus_Data[23]_i_21_n_0 ),
        .I4(\IP2Bus_Data[7]_i_19_n_0 ),
        .I5(\IP2Bus_Data[28]_i_20_n_0 ),
        .O(\IP2Bus_Data[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \IP2Bus_Data[7]_i_50 
       (.I0(bank2_read[122]),
        .I1(rx_buffer_adjust[63]),
        .I2(bank2_read[124]),
        .I3(bank2_read[123]),
        .I4(test_mf_count[231]),
        .O(\IP2Bus_Data[7]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[7]_i_51 
       (.I0(test_err_count[231]),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .I3(\IP2Bus_Data[31]_i_3_0 [7]),
        .O(\IP2Bus_Data[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACFC0C0C0)) 
    \IP2Bus_Data[7]_i_52 
       (.I0(bank2_read[28]),
        .I1(test_ila_count[39]),
        .I2(bank2_read[26]),
        .I3(test_mf_count[39]),
        .I4(bank2_read[27]),
        .I5(rx_buffer_adjust[13]),
        .O(\IP2Bus_Data[7]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \IP2Bus_Data[7]_i_53 
       (.I0(\IP2Bus_Data[11]_i_23_1 [7]),
        .I1(bank0_read[10]),
        .I2(bank0_read[11]),
        .I3(rx_buffer_delay[7]),
        .I4(bank0_read[12]),
        .O(\IP2Bus_Data[7]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBABAA)) 
    \IP2Bus_Data[7]_i_6 
       (.I0(\IP2Bus_Data[7]_i_20_n_0 ),
        .I1(\IP2Bus_Data[7]_i_21_n_0 ),
        .I2(\IP2Bus_Data[7]_i_22_n_0 ),
        .I3(\IP2Bus_Data[10]_i_17_n_0 ),
        .I4(\IP2Bus_Data[7]_i_23_n_0 ),
        .I5(\IP2Bus_Data[7]_i_24_n_0 ),
        .O(\IP2Bus_Data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA03AA00AA00AA00)) 
    \IP2Bus_Data[7]_i_7 
       (.I0(\IP2Bus_Data[7]_i_25_n_0 ),
        .I1(bank2_read[0]),
        .I2(chip_select[1]),
        .I3(chip_select[0]),
        .I4(bank2_read[1]),
        .I5(\IP2Bus_Data[7]_i_16_0 [30]),
        .O(\IP2Bus_Data[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A000080000)) 
    \IP2Bus_Data[7]_i_8 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [12]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(bank2_read[4]),
        .I5(\IP2Bus_Data[7]_i_16_0 [7]),
        .O(\IP2Bus_Data[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[7]_i_9 
       (.I0(test_err_count[39]),
        .I1(bank2_read[24]),
        .I2(bank2_read[25]),
        .I3(out[7]),
        .I4(\IP2Bus_Data[28]_i_37_n_0 ),
        .I5(\IP2Bus_Data[7]_i_26_n_0 ),
        .O(\IP2Bus_Data[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAABAAAAAAAA)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(\IP2Bus_Data[8]_i_2_n_0 ),
        .I1(\IP2Bus_Data[28]_i_5_n_0 ),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\IP2Bus_Data[8]_i_4_n_0 ),
        .I4(\IP2Bus_Data[8]_i_5_n_0 ),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h00000000202A2A2A)) 
    \IP2Bus_Data[8]_i_10 
       (.I0(\IP2Bus_Data[8]_i_28_n_0 ),
        .I1(\IP2Bus_Data[8]_i_29_n_0 ),
        .I2(chip_select[0]),
        .I3(\IP2Bus_Data[2]_i_17_0 [6]),
        .I4(\IP2Bus_Data[8]_i_30_n_0 ),
        .I5(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000077F7)) 
    \IP2Bus_Data[8]_i_11 
       (.I0(\IP2Bus_Data[8]_i_31_n_0 ),
        .I1(\IP2Bus_Data[28]_i_81_n_0 ),
        .I2(bank2_read[74]),
        .I3(test_ila_count[136]),
        .I4(\IP2Bus_Data[8]_i_32_n_0 ),
        .I5(\IP2Bus_Data[28]_i_27_n_0 ),
        .O(\IP2Bus_Data[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB80000)) 
    \IP2Bus_Data[8]_i_12 
       (.I0(\IP2Bus_Data[8]_i_33_n_0 ),
        .I1(\IP2Bus_Data[23]_i_39_n_0 ),
        .I2(\IP2Bus_Data[8]_i_34_n_0 ),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(\IP2Bus_Data[28]_i_27_n_0 ),
        .I5(\IP2Bus_Data[8]_i_35_n_0 ),
        .O(\IP2Bus_Data[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h333333333333F377)) 
    \IP2Bus_Data[8]_i_13 
       (.I0(\IP2Bus_Data[8]_i_36_n_0 ),
        .I1(\IP2Bus_Data[28]_i_52_n_0 ),
        .I2(\IP2Bus_Data[7]_i_16_0 [132]),
        .I3(bank2_read[67]),
        .I4(bank2_read[66]),
        .I5(bank2_read[65]),
        .O(\IP2Bus_Data[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    \IP2Bus_Data[8]_i_14 
       (.I0(rx_buffer_adjust[30]),
        .I1(bank2_read[59]),
        .I2(bank2_read[60]),
        .I3(\IP2Bus_Data[2]_i_17_0 [54]),
        .I4(bank2_read[64]),
        .I5(test_mf_count[104]),
        .O(\IP2Bus_Data[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \IP2Bus_Data[8]_i_15 
       (.I0(\IP2Bus_Data[8]_i_37_n_0 ),
        .I1(\IP2Bus_Data[8]_i_38_n_0 ),
        .I2(\IP2Bus_Data[8]_i_39_n_0 ),
        .I3(\IP2Bus_Data[23]_i_17_n_0 ),
        .I4(\IP2Bus_Data[8]_i_40_n_0 ),
        .I5(\IP2Bus_Data[31]_i_17_n_0 ),
        .O(\IP2Bus_Data[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h2A00FFFFFFFFFFFF)) 
    \IP2Bus_Data[8]_i_16 
       (.I0(\IP2Bus_Data[12]_i_20_n_0 ),
        .I1(test_mf_count[200]),
        .I2(bank2_read[107]),
        .I3(\IP2Bus_Data[8]_i_41_n_0 ),
        .I4(\IP2Bus_Data[8]_i_42_n_0 ),
        .I5(\IP2Bus_Data[26]_i_20_n_0 ),
        .O(\IP2Bus_Data[8]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \IP2Bus_Data[8]_i_17 
       (.I0(rx_buffer_adjust[46]),
        .I1(bank2_read[92]),
        .I2(bank2_read[96]),
        .I3(\IP2Bus_Data[2]_i_17_0 [78]),
        .O(\IP2Bus_Data[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAEFEE)) 
    \IP2Bus_Data[8]_i_18 
       (.I0(bank2_read[98]),
        .I1(bank2_read[99]),
        .I2(\IP2Bus_Data[16]_i_18_0 [199]),
        .I3(bank2_read[100]),
        .I4(\IP2Bus_Data[7]_i_16_0 [194]),
        .I5(\IP2Bus_Data[8]_i_43_n_0 ),
        .O(\IP2Bus_Data[8]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \IP2Bus_Data[8]_i_19 
       (.I0(\IP2Bus_Data[2]_i_17_0 [30]),
        .I1(bank2_read[32]),
        .I2(bank2_read[28]),
        .I3(bank2_read[27]),
        .I4(bank2_read[26]),
        .O(\IP2Bus_Data[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000007777FF7F)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(\IP2Bus_Data[8]_i_6_n_0 ),
        .I2(\IP2Bus_Data[8]_i_7_n_0 ),
        .I3(\IP2Bus_Data[8]_i_8_n_0 ),
        .I4(\IP2Bus_Data[8]_i_9_n_0 ),
        .I5(\IP2Bus_Data[8]_i_10_n_0 ),
        .O(\IP2Bus_Data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[8]_i_20 
       (.I0(\IP2Bus_Data[7]_i_16_0 [70]),
        .I1(bank2_read[35]),
        .I2(\IP2Bus_Data[16]_i_18_0 [75]),
        .I3(bank2_read[36]),
        .I4(\IP2Bus_Data[16]_i_18_0 [87]),
        .I5(bank2_read[37]),
        .O(\IP2Bus_Data[8]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h00005554)) 
    \IP2Bus_Data[8]_i_21 
       (.I0(\IP2Bus_Data[28]_i_22_n_0 ),
        .I1(bank2_read[35]),
        .I2(bank2_read[36]),
        .I3(bank2_read[37]),
        .I4(\IP2Bus_Data[31]_i_32_n_0 ),
        .O(\IP2Bus_Data[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \IP2Bus_Data[8]_i_22 
       (.I0(test_ila_count[40]),
        .I1(test_mf_count[40]),
        .I2(bank2_read[27]),
        .I3(bank2_read[28]),
        .I4(rx_buffer_adjust[14]),
        .I5(bank2_read[26]),
        .O(\IP2Bus_Data[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    \IP2Bus_Data[8]_i_23 
       (.I0(\IP2Bus_Data[8]_i_44_n_0 ),
        .I1(\IP2Bus_Data[31]_i_9_0 [8]),
        .I2(bank2_read[41]),
        .I3(\IP2Bus_Data[28]_i_24_n_0 ),
        .I4(\IP2Bus_Data[8]_i_45_n_0 ),
        .I5(\IP2Bus_Data[31]_i_8_n_0 ),
        .O(\IP2Bus_Data[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAFFFFFFFFFF)) 
    \IP2Bus_Data[8]_i_24 
       (.I0(\IP2Bus_Data[8]_i_46_n_0 ),
        .I1(\IP2Bus_Data[8]_i_47_n_0 ),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data[28]_i_42_n_0 ),
        .I4(\IP2Bus_Data[8]_i_48_n_0 ),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(\IP2Bus_Data[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[8]_i_25 
       (.I0(test_err_count[40]),
        .I1(bank2_read[24]),
        .I2(out[8]),
        .I3(bank2_read[25]),
        .I4(\IP2Bus_Data[2]_i_17_0 [16]),
        .I5(bank2_read[23]),
        .O(\IP2Bus_Data[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[8]_i_26 
       (.I0(\IP2Bus_Data[28]_i_4_0 [37]),
        .I1(bank2_read[22]),
        .I2(\IP2Bus_Data[16]_i_18_0 [56]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[16]_i_18_0 [44]),
        .O(\IP2Bus_Data[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFD0D0000FD0DFD0D)) 
    \IP2Bus_Data[8]_i_27 
       (.I0(bank2_read[10]),
        .I1(test_ila_count[8]),
        .I2(bank2_read[9]),
        .I3(\IP2Bus_Data[31]_i_7_0 [8]),
        .I4(\IP2Bus_Data[8]_i_49_n_0 ),
        .I5(\IP2Bus_Data[8]_i_50_n_0 ),
        .O(\IP2Bus_Data[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hF3F5F3FFFFFFFFFF)) 
    \IP2Bus_Data[8]_i_28 
       (.I0(\IP2Bus_Data[16]_i_18_0 [13]),
        .I1(\IP2Bus_Data[7]_i_16_0 [8]),
        .I2(bank2_read[2]),
        .I3(bank2_read[3]),
        .I4(bank2_read[4]),
        .I5(\IP2Bus_Data[11]_i_9_n_0 ),
        .O(\IP2Bus_Data[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F111)) 
    \IP2Bus_Data[8]_i_29 
       (.I0(\IP2Bus_Data[8]_i_51_n_0 ),
        .I1(\IP2Bus_Data[31]_i_69_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [8]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data[31]_i_26_n_0 ),
        .I5(\IP2Bus_Data[8]_i_52_n_0 ),
        .O(\IP2Bus_Data[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEFF0F)) 
    \IP2Bus_Data[8]_i_3 
       (.I0(\IP2Bus_Data[8]_i_11_n_0 ),
        .I1(\IP2Bus_Data[8]_i_12_n_0 ),
        .I2(\IP2Bus_Data[8]_i_13_n_0 ),
        .I3(\IP2Bus_Data[8]_i_14_n_0 ),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .I5(\IP2Bus_Data[28]_i_16_n_0 ),
        .O(\IP2Bus_Data[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[8]_i_30 
       (.I0(bank2_read[0]),
        .I1(chip_select[1]),
        .O(\IP2Bus_Data[8]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \IP2Bus_Data[8]_i_31 
       (.I0(rx_buffer_adjust[38]),
        .I1(bank2_read[76]),
        .I2(bank2_read[75]),
        .I3(test_mf_count[136]),
        .I4(\IP2Bus_Data[8]_i_53_n_0 ),
        .O(\IP2Bus_Data[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \IP2Bus_Data[8]_i_32 
       (.I0(\IP2Bus_Data[2]_i_17_0 [52]),
        .I1(test_err_count[136]),
        .I2(bank2_read[72]),
        .I3(\IP2Bus_Data[31]_i_14_1 [8]),
        .I4(bank2_read[73]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[8]_i_33 
       (.I0(\IP2Bus_Data[31]_i_14_0 [8]),
        .I1(bank2_read[89]),
        .I2(test_ila_count[168]),
        .I3(bank2_read[90]),
        .I4(test_mf_count[168]),
        .I5(bank2_read[91]),
        .O(\IP2Bus_Data[8]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \IP2Bus_Data[8]_i_34 
       (.I0(test_err_count[168]),
        .I1(\IP2Bus_Data[2]_i_17_0 [64]),
        .I2(bank2_read[87]),
        .I3(bank2_read[86]),
        .I4(\IP2Bus_Data[28]_i_4_0 [153]),
        .O(\IP2Bus_Data[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \IP2Bus_Data[8]_i_35 
       (.I0(\IP2Bus_Data[7]_i_16_0 [163]),
        .I1(\IP2Bus_Data[16]_i_18_0 [168]),
        .I2(bank2_read[84]),
        .I3(bank2_read[85]),
        .I4(\IP2Bus_Data[16]_i_18_0 [180]),
        .I5(bank2_read[83]),
        .O(\IP2Bus_Data[8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[8]_i_36 
       (.I0(\IP2Bus_Data[28]_i_4_0 [124]),
        .I1(bank2_read[70]),
        .I2(\IP2Bus_Data[16]_i_18_0 [149]),
        .I3(bank2_read[69]),
        .I4(bank2_read[68]),
        .I5(\IP2Bus_Data[16]_i_18_0 [137]),
        .O(\IP2Bus_Data[8]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    \IP2Bus_Data[8]_i_37 
       (.I0(\IP2Bus_Data[2]_i_17_0 [88]),
        .I1(test_err_count[232]),
        .I2(bank2_read[120]),
        .I3(bank2_read[121]),
        .I4(\IP2Bus_Data[31]_i_3_0 [8]),
        .I5(bank2_read[119]),
        .O(\IP2Bus_Data[8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFFFFF1FFF1)) 
    \IP2Bus_Data[8]_i_38 
       (.I0(bank2_read[123]),
        .I1(bank2_read[124]),
        .I2(bank2_read[119]),
        .I3(\IP2Bus_Data[26]_i_34_n_0 ),
        .I4(test_ila_count[232]),
        .I5(bank2_read[122]),
        .O(\IP2Bus_Data[8]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \IP2Bus_Data[8]_i_39 
       (.I0(bank2_read[122]),
        .I1(rx_buffer_adjust[64]),
        .I2(bank2_read[124]),
        .I3(bank2_read[123]),
        .I4(test_mf_count[232]),
        .O(\IP2Bus_Data[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D00000000000)) 
    \IP2Bus_Data[8]_i_4 
       (.I0(\IP2Bus_Data[8]_i_15_n_0 ),
        .I1(\IP2Bus_Data[8]_i_16_n_0 ),
        .I2(\IP2Bus_Data[8]_i_17_n_0 ),
        .I3(\IP2Bus_Data[28]_i_20_n_0 ),
        .I4(\IP2Bus_Data[8]_i_18_n_0 ),
        .I5(\IP2Bus_Data[28]_i_16_n_0 ),
        .O(\IP2Bus_Data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \IP2Bus_Data[8]_i_40 
       (.I0(bank2_read[118]),
        .I1(\IP2Bus_Data[16]_i_18_0 [230]),
        .I2(bank2_read[116]),
        .I3(bank2_read[117]),
        .I4(\IP2Bus_Data[16]_i_18_0 [242]),
        .I5(\IP2Bus_Data[28]_i_4_0 [211]),
        .O(\IP2Bus_Data[8]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABFBABA)) 
    \IP2Bus_Data[8]_i_41 
       (.I0(\IP2Bus_Data[8]_i_54_n_0 ),
        .I1(rx_buffer_adjust[54]),
        .I2(bank2_read[108]),
        .I3(\IP2Bus_Data[2]_i_17_0 [90]),
        .I4(bank2_read[112]),
        .I5(bank2_read[107]),
        .O(\IP2Bus_Data[8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFACAF0000ACAF)) 
    \IP2Bus_Data[8]_i_42 
       (.I0(\IP2Bus_Data[31]_i_18_0 [8]),
        .I1(test_ila_count[200]),
        .I2(bank2_read[105]),
        .I3(bank2_read[106]),
        .I4(bank2_read[104]),
        .I5(test_err_count[200]),
        .O(\IP2Bus_Data[8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h550355F300000000)) 
    \IP2Bus_Data[8]_i_43 
       (.I0(\IP2Bus_Data[16]_i_18_0 [211]),
        .I1(\IP2Bus_Data[2]_i_17_0 [76]),
        .I2(bank2_read[102]),
        .I3(bank2_read[101]),
        .I4(\IP2Bus_Data[28]_i_4_0 [182]),
        .I5(\IP2Bus_Data[23]_i_21_n_0 ),
        .O(\IP2Bus_Data[8]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB000B0)) 
    \IP2Bus_Data[8]_i_44 
       (.I0(test_mf_count[72]),
        .I1(bank2_read[43]),
        .I2(\IP2Bus_Data[8]_i_55_n_0 ),
        .I3(bank2_read[42]),
        .I4(test_ila_count[72]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[8]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h0055000CFF55FF0C)) 
    \IP2Bus_Data[8]_i_45 
       (.I0(\IP2Bus_Data[2]_i_17_0 [28]),
        .I1(bank2_read[40]),
        .I2(test_err_count[72]),
        .I3(bank2_read[38]),
        .I4(bank2_read[39]),
        .I5(\IP2Bus_Data[28]_i_4_0 [66]),
        .O(\IP2Bus_Data[8]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[8]_i_46 
       (.I0(bank2_read[52]),
        .I1(\IP2Bus_Data[16]_i_18_0 [106]),
        .I2(bank2_read[50]),
        .I3(bank2_read[51]),
        .I4(\IP2Bus_Data[7]_i_16_0 [101]),
        .O(\IP2Bus_Data[8]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[8]_i_47 
       (.I0(\IP2Bus_Data[31]_i_2_0 [8]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[104]),
        .I3(bank2_read[58]),
        .I4(test_err_count[104]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[8]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[8]_i_48 
       (.I0(\IP2Bus_Data[2]_i_17_0 [40]),
        .I1(bank2_read[55]),
        .I2(\IP2Bus_Data[28]_i_4_0 [95]),
        .I3(bank2_read[54]),
        .I4(bank2_read[53]),
        .I5(\IP2Bus_Data[16]_i_18_0 [118]),
        .O(\IP2Bus_Data[8]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \IP2Bus_Data[8]_i_49 
       (.I0(test_mf_count[8]),
        .I1(bank2_read[11]),
        .I2(bank2_read[9]),
        .I3(bank2_read[10]),
        .O(\IP2Bus_Data[8]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFFFFFBAFFBA)) 
    \IP2Bus_Data[8]_i_5 
       (.I0(\IP2Bus_Data[8]_i_19_n_0 ),
        .I1(\IP2Bus_Data[8]_i_20_n_0 ),
        .I2(\IP2Bus_Data[8]_i_21_n_0 ),
        .I3(\IP2Bus_Data[8]_i_22_n_0 ),
        .I4(\IP2Bus_Data[8]_i_23_n_0 ),
        .I5(\IP2Bus_Data[8]_i_24_n_0 ),
        .O(\IP2Bus_Data[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDCFCC)) 
    \IP2Bus_Data[8]_i_50 
       (.I0(rx_buffer_adjust[6]),
        .I1(bank2_read[11]),
        .I2(\IP2Bus_Data[2]_i_17_0 [18]),
        .I3(bank2_read[16]),
        .I4(bank2_read[12]),
        .O(\IP2Bus_Data[8]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2A002A2A)) 
    \IP2Bus_Data[8]_i_51 
       (.I0(\IP2Bus_Data[8]_i_56_n_0 ),
        .I1(disable_error_reporting),
        .I2(bank0_read[13]),
        .I3(\IP2Bus_Data[16]_i_46_n_0 ),
        .I4(Q[8]),
        .I5(\IP2Bus_Data[31]_i_70_n_0 ),
        .O(\IP2Bus_Data[8]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \IP2Bus_Data[8]_i_52 
       (.I0(bank0_read[6]),
        .I1(bank0_read[3]),
        .I2(bank0_read[4]),
        .I3(\IP2Bus_Data[11]_i_23_0 [0]),
        .I4(\IP2Bus_Data[16]_i_40_n_0 ),
        .O(\IP2Bus_Data[8]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \IP2Bus_Data[8]_i_53 
       (.I0(bank2_read[74]),
        .I1(bank2_read[80]),
        .I2(\IP2Bus_Data[2]_i_17_0 [66]),
        .I3(bank2_read[76]),
        .I4(bank2_read[75]),
        .O(\IP2Bus_Data[8]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFF2)) 
    \IP2Bus_Data[8]_i_54 
       (.I0(bank2_read[115]),
        .I1(\IP2Bus_Data[7]_i_16_0 [225]),
        .I2(bank2_read[114]),
        .I3(bank2_read[113]),
        .I4(bank2_read[108]),
        .I5(bank2_read[112]),
        .O(\IP2Bus_Data[8]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCDDCCCCFCDD)) 
    \IP2Bus_Data[8]_i_55 
       (.I0(bank2_read[49]),
        .I1(bank2_read[43]),
        .I2(\IP2Bus_Data[2]_i_17_0 [42]),
        .I3(bank2_read[48]),
        .I4(bank2_read[44]),
        .I5(rx_buffer_adjust[22]),
        .O(\IP2Bus_Data[8]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[8]_i_56 
       (.I0(\IP2Bus_Data[11]_i_23_1 [8]),
        .I1(bank0_read[10]),
        .I2(rx_cfg_early_release_reg),
        .I3(bank0_read[11]),
        .I4(rx_buffer_delay[8]),
        .I5(bank0_read[12]),
        .O(\IP2Bus_Data[8]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[8]_i_6 
       (.I0(bank2_read[7]),
        .I1(\IP2Bus_Data[2]_i_17_0 [4]),
        .I2(\IP2Bus_Data[28]_i_4_0 [8]),
        .I3(bank2_read[6]),
        .I4(bank2_read[5]),
        .I5(\IP2Bus_Data[16]_i_18_0 [25]),
        .O(\IP2Bus_Data[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IP2Bus_Data[8]_i_7 
       (.I0(bank2_read[8]),
        .I1(bank2_read[10]),
        .I2(bank2_read[9]),
        .I3(bank2_read[11]),
        .I4(bank2_read[16]),
        .I5(bank2_read[12]),
        .O(\IP2Bus_Data[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \IP2Bus_Data[8]_i_8 
       (.I0(\IP2Bus_Data[8]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_76_n_0 ),
        .I2(\IP2Bus_Data[7]_i_16_0 [39]),
        .I3(\IP2Bus_Data[25]_i_8_n_0 ),
        .I4(\IP2Bus_Data[12]_i_10_n_0 ),
        .I5(\IP2Bus_Data[8]_i_26_n_0 ),
        .O(\IP2Bus_Data[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    \IP2Bus_Data[8]_i_9 
       (.I0(\IP2Bus_Data[8]_i_27_n_0 ),
        .I1(bank2_read[5]),
        .I2(bank2_read[6]),
        .I3(bank2_read[7]),
        .I4(bank2_read[8]),
        .I5(test_err_count[8]),
        .O(\IP2Bus_Data[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(\IP2Bus_Data[9]_i_2_n_0 ),
        .I1(\IP2Bus_Data[9]_i_3_n_0 ),
        .I2(\IP2Bus_Data[9]_i_4_n_0 ),
        .I3(\IP2Bus_Data[28]_i_5_n_0 ),
        .I4(\IP2Bus_Data[9]_i_5_n_0 ),
        .I5(\IP2Bus_Data[9]_i_6_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h7077700070777077)) 
    \IP2Bus_Data[9]_i_10 
       (.I0(\IP2Bus_Data[9]_i_27_n_0 ),
        .I1(\IP2Bus_Data[9]_i_28_n_0 ),
        .I2(test_mf_count[41]),
        .I3(bank2_read[27]),
        .I4(rx_buffer_adjust[15]),
        .I5(bank2_read[28]),
        .O(\IP2Bus_Data[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFFFEFF)) 
    \IP2Bus_Data[9]_i_11 
       (.I0(bank2_read[49]),
        .I1(\IP2Bus_Data[9]_i_29_n_0 ),
        .I2(\IP2Bus_Data[31]_i_39_n_0 ),
        .I3(\IP2Bus_Data[9]_i_30_n_0 ),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[9]_i_31_n_0 ),
        .O(\IP2Bus_Data[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \IP2Bus_Data[9]_i_12 
       (.I0(test_mf_count[73]),
        .I1(bank2_read[43]),
        .I2(\IP2Bus_Data[9]_i_32_n_0 ),
        .I3(bank2_read[42]),
        .I4(test_ila_count[73]),
        .I5(bank2_read[41]),
        .O(\IP2Bus_Data[9]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \IP2Bus_Data[9]_i_13 
       (.I0(rxstatus2_req_r_reg_0[1]),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(Bus2IP_RdCE),
        .I3(p_1_in206_in),
        .O(bank2_read[41]));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAAAAAEA)) 
    \IP2Bus_Data[9]_i_14 
       (.I0(\IP2Bus_Data[26]_i_25_n_0 ),
        .I1(bank2_read[40]),
        .I2(test_err_count[73]),
        .I3(bank2_read[39]),
        .I4(bank2_read[38]),
        .I5(\IP2Bus_Data[28]_i_4_0 [67]),
        .O(\IP2Bus_Data[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFDDDFDDDFDDDD)) 
    \IP2Bus_Data[9]_i_15 
       (.I0(\IP2Bus_Data[26]_i_20_n_0 ),
        .I1(\IP2Bus_Data[26]_i_18_n_0 ),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\IP2Bus_Data[9]_i_34_n_0 ),
        .I4(\IP2Bus_Data[31]_i_45_n_0 ),
        .I5(\IP2Bus_Data[9]_i_35_n_0 ),
        .O(\IP2Bus_Data[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hD5DD000000000000)) 
    \IP2Bus_Data[9]_i_16 
       (.I0(\IP2Bus_Data[12]_i_20_n_0 ),
        .I1(\IP2Bus_Data[9]_i_36_n_0 ),
        .I2(\IP2Bus_Data[28]_i_64_n_0 ),
        .I3(\IP2Bus_Data[7]_i_16_0 [226]),
        .I4(\IP2Bus_Data[9]_i_37_n_0 ),
        .I5(\IP2Bus_Data[31]_i_17_n_0 ),
        .O(\IP2Bus_Data[9]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hFFD555D5)) 
    \IP2Bus_Data[9]_i_17 
       (.I0(\IP2Bus_Data[28]_i_16_n_0 ),
        .I1(\IP2Bus_Data[2]_i_17_0 [79]),
        .I2(bank2_read[96]),
        .I3(bank2_read[92]),
        .I4(rx_buffer_adjust[47]),
        .O(\IP2Bus_Data[9]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hFFFF553F)) 
    \IP2Bus_Data[9]_i_18 
       (.I0(\IP2Bus_Data[7]_i_16_0 [195]),
        .I1(bank2_read[100]),
        .I2(\IP2Bus_Data[16]_i_18_0 [200]),
        .I3(bank2_read[99]),
        .I4(bank2_read[98]),
        .O(\IP2Bus_Data[9]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h557FFF7F)) 
    \IP2Bus_Data[9]_i_19 
       (.I0(\IP2Bus_Data[23]_i_21_n_0 ),
        .I1(\IP2Bus_Data[28]_i_4_0 [183]),
        .I2(bank2_read[102]),
        .I3(bank2_read[101]),
        .I4(\IP2Bus_Data[16]_i_18_0 [212]),
        .O(\IP2Bus_Data[9]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAAEAEEEE)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(\IP2Bus_Data[9]_i_7_n_0 ),
        .I1(\IP2Bus_Data[31]_i_24_n_0 ),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data[9]_i_8_n_0 ),
        .I4(\IP2Bus_Data[9]_i_9_n_0 ),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h1110FFFF)) 
    \IP2Bus_Data[9]_i_20 
       (.I0(\IP2Bus_Data[12]_i_24_n_0 ),
        .I1(\IP2Bus_Data[9]_i_38_n_0 ),
        .I2(\IP2Bus_Data[9]_i_39_n_0 ),
        .I3(\IP2Bus_Data[9]_i_40_n_0 ),
        .I4(\IP2Bus_Data[28]_i_26_n_0 ),
        .O(\IP2Bus_Data[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEA00EA)) 
    \IP2Bus_Data[9]_i_21 
       (.I0(\IP2Bus_Data[9]_i_41_n_0 ),
        .I1(\IP2Bus_Data[31]_i_14_1 [9]),
        .I2(bank2_read[73]),
        .I3(bank2_read[72]),
        .I4(test_err_count[137]),
        .I5(bank2_read[71]),
        .O(\IP2Bus_Data[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h3033300030223022)) 
    \IP2Bus_Data[9]_i_22 
       (.I0(\IP2Bus_Data[9]_i_42_n_0 ),
        .I1(bank2_read[59]),
        .I2(rx_buffer_adjust[31]),
        .I3(bank2_read[60]),
        .I4(\IP2Bus_Data[2]_i_17_0 [55]),
        .I5(bank2_read[64]),
        .O(\IP2Bus_Data[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A000080000)) 
    \IP2Bus_Data[9]_i_23 
       (.I0(\IP2Bus_Data[11]_i_9_n_0 ),
        .I1(\IP2Bus_Data[16]_i_18_0 [14]),
        .I2(bank2_read[3]),
        .I3(bank2_read[2]),
        .I4(bank2_read[4]),
        .I5(\IP2Bus_Data[7]_i_16_0 [9]),
        .O(\IP2Bus_Data[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF80000)) 
    \IP2Bus_Data[9]_i_24 
       (.I0(\IP2Bus_Data_reg[31] [9]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(\IP2Bus_Data[9]_i_43_n_0 ),
        .I3(\IP2Bus_Data[9]_i_44_n_0 ),
        .I4(\IP2Bus_Data[31]_i_73_n_0 ),
        .I5(\IP2Bus_Data[9]_i_45_n_0 ),
        .O(\IP2Bus_Data[9]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h03010001)) 
    \IP2Bus_Data[9]_i_25 
       (.I0(\IP2Bus_Data[9]_i_46_n_0 ),
        .I1(bank2_read[17]),
        .I2(bank2_read[18]),
        .I3(bank2_read[19]),
        .I4(\IP2Bus_Data[7]_i_16_0 [40]),
        .O(\IP2Bus_Data[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \IP2Bus_Data[9]_i_26 
       (.I0(\IP2Bus_Data[9]_i_47_n_0 ),
        .I1(\IP2Bus_Data[9]_i_48_n_0 ),
        .I2(bank2_read[8]),
        .I3(bank2_read[10]),
        .I4(bank2_read[9]),
        .I5(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[9]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h0000002A)) 
    \IP2Bus_Data[9]_i_27 
       (.I0(\IP2Bus_Data[28]_i_21_n_0 ),
        .I1(bank2_read[32]),
        .I2(\IP2Bus_Data[2]_i_17_0 [31]),
        .I3(bank2_read[28]),
        .I4(bank2_read[27]),
        .O(\IP2Bus_Data[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10151515)) 
    \IP2Bus_Data[9]_i_28 
       (.I0(bank2_read[35]),
        .I1(\IP2Bus_Data[16]_i_18_0 [76]),
        .I2(bank2_read[36]),
        .I3(bank2_read[37]),
        .I4(\IP2Bus_Data[16]_i_18_0 [88]),
        .I5(\IP2Bus_Data[9]_i_49_n_0 ),
        .O(\IP2Bus_Data[9]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[9]_i_29 
       (.I0(bank2_read[48]),
        .I1(bank2_read[44]),
        .O(\IP2Bus_Data[9]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h37F7)) 
    \IP2Bus_Data[9]_i_3 
       (.I0(\IP2Bus_Data[9]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_4_n_0 ),
        .I2(bank2_read[26]),
        .I3(test_ila_count[41]),
        .O(\IP2Bus_Data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00AF00CC00A0)) 
    \IP2Bus_Data[9]_i_30 
       (.I0(\IP2Bus_Data[16]_i_18_0 [107]),
        .I1(\IP2Bus_Data[7]_i_16_0 [102]),
        .I2(bank2_read[52]),
        .I3(bank2_read[50]),
        .I4(bank2_read[51]),
        .I5(\IP2Bus_Data[9]_i_50_n_0 ),
        .O(\IP2Bus_Data[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \IP2Bus_Data[9]_i_31 
       (.I0(\IP2Bus_Data[31]_i_2_0 [9]),
        .I1(bank2_read[57]),
        .I2(test_ila_count[105]),
        .I3(bank2_read[58]),
        .I4(test_err_count[105]),
        .I5(bank2_read[56]),
        .O(\IP2Bus_Data[9]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h0000CAC0)) 
    \IP2Bus_Data[9]_i_32 
       (.I0(\IP2Bus_Data[2]_i_17_0 [43]),
        .I1(rx_buffer_adjust[23]),
        .I2(bank2_read[44]),
        .I3(bank2_read[48]),
        .I4(bank2_read[43]),
        .O(\IP2Bus_Data[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \IP2Bus_Data[9]_i_34 
       (.I0(bank2_read[118]),
        .I1(\IP2Bus_Data[28]_i_4_0 [212]),
        .I2(\IP2Bus_Data[16]_i_18_0 [243]),
        .I3(bank2_read[117]),
        .I4(bank2_read[116]),
        .I5(\IP2Bus_Data[16]_i_18_0 [231]),
        .O(\IP2Bus_Data[9]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEFEE)) 
    \IP2Bus_Data[9]_i_35 
       (.I0(bank2_read[120]),
        .I1(bank2_read[121]),
        .I2(test_ila_count[233]),
        .I3(bank2_read[122]),
        .I4(\IP2Bus_Data[9]_i_51_n_0 ),
        .I5(\IP2Bus_Data[9]_i_52_n_0 ),
        .O(\IP2Bus_Data[9]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h10131313DCDFDFDF)) 
    \IP2Bus_Data[9]_i_36 
       (.I0(rx_buffer_adjust[55]),
        .I1(bank2_read[107]),
        .I2(bank2_read[108]),
        .I3(\IP2Bus_Data[2]_i_17_0 [91]),
        .I4(bank2_read[112]),
        .I5(test_mf_count[201]),
        .O(\IP2Bus_Data[9]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \IP2Bus_Data[9]_i_37 
       (.I0(test_err_count[201]),
        .I1(bank2_read[104]),
        .I2(\IP2Bus_Data[31]_i_18_0 [9]),
        .I3(bank2_read[105]),
        .I4(test_ila_count[201]),
        .I5(bank2_read[106]),
        .O(\IP2Bus_Data[9]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \IP2Bus_Data[9]_i_38 
       (.I0(\IP2Bus_Data[7]_i_16_0 [164]),
        .I1(\IP2Bus_Data[16]_i_18_0 [169]),
        .I2(bank2_read[84]),
        .I3(bank2_read[85]),
        .I4(\IP2Bus_Data[16]_i_18_0 [181]),
        .I5(bank2_read[83]),
        .O(\IP2Bus_Data[9]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFF2FFFFFFF2)) 
    \IP2Bus_Data[9]_i_39 
       (.I0(bank2_read[88]),
        .I1(test_err_count[169]),
        .I2(bank2_read[87]),
        .I3(\IP2Bus_Data[28]_i_54_n_0 ),
        .I4(bank2_read[86]),
        .I5(\IP2Bus_Data[28]_i_4_0 [154]),
        .O(\IP2Bus_Data[9]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00000000555D5D5D)) 
    \IP2Bus_Data[9]_i_4 
       (.I0(\IP2Bus_Data[28]_i_24_n_0 ),
        .I1(\IP2Bus_Data[9]_i_11_n_0 ),
        .I2(\IP2Bus_Data[9]_i_12_n_0 ),
        .I3(bank2_read[41]),
        .I4(\IP2Bus_Data[31]_i_9_0 [9]),
        .I5(\IP2Bus_Data[9]_i_14_n_0 ),
        .O(\IP2Bus_Data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4777)) 
    \IP2Bus_Data[9]_i_40 
       (.I0(test_ila_count[169]),
        .I1(bank2_read[90]),
        .I2(bank2_read[91]),
        .I3(test_mf_count[169]),
        .I4(bank2_read[89]),
        .I5(\IP2Bus_Data[9]_i_53_n_0 ),
        .O(\IP2Bus_Data[9]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \IP2Bus_Data[9]_i_41 
       (.I0(test_mf_count[137]),
        .I1(bank2_read[75]),
        .I2(\IP2Bus_Data[9]_i_54_n_0 ),
        .I3(bank2_read[74]),
        .I4(test_ila_count[137]),
        .I5(bank2_read[73]),
        .O(\IP2Bus_Data[9]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h0008000B)) 
    \IP2Bus_Data[9]_i_42 
       (.I0(\IP2Bus_Data[7]_i_16_0 [133]),
        .I1(bank2_read[67]),
        .I2(bank2_read[65]),
        .I3(bank2_read[66]),
        .I4(\IP2Bus_Data[9]_i_55_n_0 ),
        .O(\IP2Bus_Data[9]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \IP2Bus_Data[9]_i_43 
       (.I0(\IP2Bus_Data[31]_i_69_n_0 ),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .I2(bank0_read[14]),
        .I3(bank0_read[13]),
        .I4(Q[9]),
        .I5(\IP2Bus_Data[31]_i_70_n_0 ),
        .O(\IP2Bus_Data[9]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF080008)) 
    \IP2Bus_Data[9]_i_44 
       (.I0(bank0_read[12]),
        .I1(rx_buffer_delay[9]),
        .I2(bank0_read[11]),
        .I3(bank0_read[10]),
        .I4(\IP2Bus_Data[11]_i_23_1 [9]),
        .I5(\IP2Bus_Data[31]_i_69_n_0 ),
        .O(\IP2Bus_Data[9]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \IP2Bus_Data[9]_i_45 
       (.I0(bank0_read[6]),
        .I1(bank0_read[3]),
        .I2(bank0_read[4]),
        .I3(\IP2Bus_Data[11]_i_23_0 [1]),
        .I4(\IP2Bus_Data[16]_i_40_n_0 ),
        .O(\IP2Bus_Data[9]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[9]_i_46 
       (.I0(\IP2Bus_Data[28]_i_4_0 [38]),
        .I1(bank2_read[22]),
        .I2(\IP2Bus_Data[16]_i_18_0 [57]),
        .I3(bank2_read[21]),
        .I4(bank2_read[20]),
        .I5(\IP2Bus_Data[16]_i_18_0 [45]),
        .O(\IP2Bus_Data[9]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    \IP2Bus_Data[9]_i_47 
       (.I0(test_err_count[9]),
        .I1(\IP2Bus_Data[31]_i_7_0 [9]),
        .I2(bank2_read[9]),
        .I3(bank2_read[10]),
        .I4(test_ila_count[9]),
        .I5(bank2_read[8]),
        .O(\IP2Bus_Data[9]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h5555003F5555FF3F)) 
    \IP2Bus_Data[9]_i_48 
       (.I0(test_mf_count[9]),
        .I1(bank2_read[16]),
        .I2(\IP2Bus_Data[2]_i_17_0 [19]),
        .I3(bank2_read[12]),
        .I4(bank2_read[11]),
        .I5(rx_buffer_adjust[7]),
        .O(\IP2Bus_Data[9]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \IP2Bus_Data[9]_i_49 
       (.I0(bank2_read[33]),
        .I1(bank2_read[32]),
        .I2(bank2_read[34]),
        .I3(\IP2Bus_Data[7]_i_16_0 [71]),
        .I4(bank2_read[35]),
        .O(\IP2Bus_Data[9]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0E0E0E0E0E000000)) 
    \IP2Bus_Data[9]_i_5 
       (.I0(\IP2Bus_Data[9]_i_15_n_0 ),
        .I1(\IP2Bus_Data[9]_i_16_n_0 ),
        .I2(\IP2Bus_Data[9]_i_17_n_0 ),
        .I3(\IP2Bus_Data[9]_i_18_n_0 ),
        .I4(\IP2Bus_Data[9]_i_19_n_0 ),
        .I5(\IP2Bus_Data[23]_i_20_n_0 ),
        .O(\IP2Bus_Data[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[9]_i_50 
       (.I0(\IP2Bus_Data[16]_i_18_0 [119]),
        .I1(bank2_read[53]),
        .I2(bank2_read[54]),
        .I3(\IP2Bus_Data[28]_i_4_0 [96]),
        .O(\IP2Bus_Data[9]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h00155515)) 
    \IP2Bus_Data[9]_i_51 
       (.I0(bank2_read[122]),
        .I1(rx_buffer_adjust[65]),
        .I2(bank2_read[124]),
        .I3(bank2_read[123]),
        .I4(test_mf_count[233]),
        .O(\IP2Bus_Data[9]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[9]_i_52 
       (.I0(test_err_count[233]),
        .I1(bank2_read[120]),
        .I2(bank2_read[121]),
        .I3(\IP2Bus_Data[31]_i_3_0 [9]),
        .O(\IP2Bus_Data[9]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \IP2Bus_Data[9]_i_53 
       (.I0(bank2_read[88]),
        .I1(bank2_read[87]),
        .I2(bank2_read[86]),
        .I3(\IP2Bus_Data[31]_i_14_0 [9]),
        .I4(bank2_read[89]),
        .O(\IP2Bus_Data[9]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h51404040)) 
    \IP2Bus_Data[9]_i_54 
       (.I0(bank2_read[75]),
        .I1(bank2_read[76]),
        .I2(rx_buffer_adjust[39]),
        .I3(\IP2Bus_Data[2]_i_17_0 [67]),
        .I4(bank2_read[80]),
        .O(\IP2Bus_Data[9]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \IP2Bus_Data[9]_i_55 
       (.I0(\IP2Bus_Data[28]_i_4_0 [125]),
        .I1(bank2_read[70]),
        .I2(\IP2Bus_Data[16]_i_18_0 [150]),
        .I3(bank2_read[69]),
        .I4(bank2_read[68]),
        .I5(\IP2Bus_Data[16]_i_18_0 [138]),
        .O(\IP2Bus_Data[9]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF54FF54FF54)) 
    \IP2Bus_Data[9]_i_6 
       (.I0(\IP2Bus_Data[9]_i_20_n_0 ),
        .I1(\IP2Bus_Data[28]_i_27_n_0 ),
        .I2(\IP2Bus_Data[9]_i_21_n_0 ),
        .I3(\IP2Bus_Data[9]_i_22_n_0 ),
        .I4(bank2_read[59]),
        .I5(test_mf_count[105]),
        .O(\IP2Bus_Data[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAAAAAABAAA)) 
    \IP2Bus_Data[9]_i_7 
       (.I0(\IP2Bus_Data[9]_i_23_n_0 ),
        .I1(chip_select[1]),
        .I2(bank2_read[0]),
        .I3(\IP2Bus_Data[2]_i_17_0 [7]),
        .I4(chip_select[0]),
        .I5(\IP2Bus_Data[9]_i_24_n_0 ),
        .O(\IP2Bus_Data[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000004777FFFF)) 
    \IP2Bus_Data[9]_i_8 
       (.I0(test_err_count[41]),
        .I1(bank2_read[24]),
        .I2(bank2_read[25]),
        .I3(out[9]),
        .I4(\IP2Bus_Data[28]_i_37_n_0 ),
        .I5(\IP2Bus_Data[9]_i_25_n_0 ),
        .O(\IP2Bus_Data[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h000007F7)) 
    \IP2Bus_Data[9]_i_9 
       (.I0(\IP2Bus_Data[28]_i_4_0 [9]),
        .I1(bank2_read[6]),
        .I2(bank2_read[5]),
        .I3(\IP2Bus_Data[16]_i_18_0 [26]),
        .I4(\IP2Bus_Data[9]_i_26_n_0 ),
        .O(\IP2Bus_Data[9]_i_9_n_0 ));
  MUXF7 \IP2Bus_Data_reg[1]_i_39 
       (.I0(\IP2Bus_Data[1]_i_53_n_0 ),
        .I1(\IP2Bus_Data[1]_i_54_n_0 ),
        .O(\IP2Bus_Data_reg[1]_i_39_n_0 ),
        .S(\IP2Bus_Data[28]_i_24_n_0 ));
  MUXF7 \IP2Bus_Data_reg[1]_i_41 
       (.I0(\IP2Bus_Data[1]_i_55_n_0 ),
        .I1(\IP2Bus_Data[1]_i_56_n_0 ),
        .O(\IP2Bus_Data_reg[1]_i_41_n_0 ),
        .S(\IP2Bus_Data[28]_i_42_n_0 ));
  MUXF7 \IP2Bus_Data_reg[1]_i_5 
       (.I0(\IP2Bus_Data[1]_i_19_n_0 ),
        .I1(\IP2Bus_Data[1]_i_20_n_0 ),
        .O(\IP2Bus_Data_reg[1]_i_5_n_0 ),
        .S(\IP2Bus_Data[31]_i_8_n_0 ));
  MUXF7 \IP2Bus_Data_reg[4]_i_21 
       (.I0(\IP2Bus_Data[4]_i_44_n_0 ),
        .I1(\IP2Bus_Data[4]_i_45_n_0 ),
        .O(\IP2Bus_Data_reg[4]_i_21_n_0 ),
        .S(\IP2Bus_Data[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBEFFFFBE00000000)) 
    IP2Bus_RdAck_i_1
       (.I0(IP2Bus_RdAck_rr),
        .I1(dest_out),
        .I2(rxstatus_ack_tog_r),
        .I3(IP2Bus_RdAck_reg),
        .I4(rxstatus2_ack_tog_r),
        .I5(Bus2IP_RdCE),
        .O(IP2Bus_RdAck_rr_reg));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h02)) 
    IP2Bus_RdAck_r_i_1
       (.I0(Bus2IP_RdCE),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    IP2Bus_RdAck_rr_i_1
       (.I0(Bus2IP_RdCE),
        .I1(IP2Bus_RdAck_r),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \bus2ip_addr_reg[11]_i_2 
       (.I0(access_cs[2]),
        .I1(access_cs[0]),
        .I2(access_cs[1]),
        .I3(s_axi_arvalid),
        .O(\FSM_sequential_access_cs_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550151)) 
    icount_out0_carry_i_6
       (.I0(counter_en_reg),
        .I1(s_axi_arvalid),
        .I2(access_cs[1]),
        .I3(s_axi_wvalid),
        .I4(access_cs[2]),
        .I5(icount_out0_carry_i_7_n_0),
        .O(counter_en_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55514440)) 
    icount_out0_carry_i_7
       (.I0(access_cs[0]),
        .I1(access_cs[2]),
        .I2(data_timeout),
        .I3(Bus2IP_WrCE),
        .I4(icount_out0_carry_i_6_0),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .O(icount_out0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \icount_out[6]_i_1 
       (.I0(counter_en_reg),
        .I1(\icount_out[6]_i_3_n_0 ),
        .I2(\icount_out[6]_i_4_n_0 ),
        .I3(cs_ce_ld_enable_i),
        .O(counter_en_reg_reg));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    \icount_out[6]_i_3 
       (.I0(access_cs[0]),
        .I1(IP2Bus_RdAck),
        .I2(access_cs[2]),
        .I3(Bus2IP_WrCE),
        .I4(data_timeout),
        .I5(access_cs[1]),
        .O(\icount_out[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h30C1)) 
    \icount_out[6]_i_4 
       (.I0(s_axi_awvalid),
        .I1(access_cs[1]),
        .I2(access_cs[0]),
        .I3(access_cs[2]),
        .O(\icount_out[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rx_cfg_buffer_delay[7]_i_1 
       (.I0(bank0_write[12]),
        .I1(Bus2IP_BE[0]),
        .O(\GEN_USE_WSTRB.bus2ip_be_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \rx_cfg_buffer_delay[7]_i_2 
       (.I0(p_1_in140_in),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(Bus2IP_WrCE),
        .O(bank0_write[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rx_cfg_buffer_delay[8]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(bank0_write[12]),
        .I2(Bus2IP_BE[1]),
        .I3(rx_buffer_delay[8]),
        .O(\s_axi_wdata[8] ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \rx_cfg_buffer_delay[9]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(bank0_write[12]),
        .I2(Bus2IP_BE[1]),
        .I3(rx_buffer_delay[9]),
        .O(\s_axi_wdata[9] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    rx_cfg_disable_error_reporting_i_1
       (.I0(s_axi_wdata[2]),
        .I1(bank0_write[13]),
        .I2(Bus2IP_BE[1]),
        .I3(disable_error_reporting),
        .O(\s_axi_wdata[8]_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    rx_cfg_early_release_i_1
       (.I0(s_axi_wdata[2]),
        .I1(bank0_write[11]),
        .I2(Bus2IP_BE[1]),
        .I3(rx_cfg_early_release_reg),
        .O(\s_axi_wdata[8]_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rx_cfg_frames_per_multi[4]_i_1 
       (.I0(rxstatus2_req_r_reg_0[0]),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(p_1_in128_in),
        .I3(Bus2IP_WrCE),
        .I4(Bus2IP_BE[0]),
        .O(\bus2ip_addr_reg_reg[10]_2 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rx_cfg_lanes_in_use[11]_i_1 
       (.I0(rxstatus2_req_r_reg_0[0]),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(p_1_in132_in),
        .I3(Bus2IP_WrCE),
        .I4(Bus2IP_BE[1]),
        .O(\bus2ip_addr_reg_reg[10]_3 [1]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rx_cfg_lanes_in_use[7]_i_1 
       (.I0(rxstatus2_req_r_reg_0[0]),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(p_1_in132_in),
        .I3(Bus2IP_WrCE),
        .I4(Bus2IP_BE[0]),
        .O(\bus2ip_addr_reg_reg[10]_3 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    rx_cfg_link_test_enable_i_1
       (.I0(s_axi_wdata[0]),
        .I1(bank0_write[13]),
        .I2(Bus2IP_BE[0]),
        .I3(p_199_in),
        .O(\s_axi_wdata[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rx_cfg_link_test_enable_i_2
       (.I0(p_1_in144_in),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(Bus2IP_WrCE),
        .O(bank0_write[13]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rx_cfg_octets_per_frame[7]_i_1 
       (.I0(rxstatus2_req_r_reg_0[0]),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(p_1_in124_in),
        .I3(Bus2IP_WrCE),
        .I4(Bus2IP_BE[0]),
        .O(\bus2ip_addr_reg_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hEEFFF0F0EE00F0F0)) 
    rx_cfg_reset_i_i_1
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wdata[1]),
        .I2(rx_cfg_sticky_reset_reg),
        .I3(Bus2IP_BE[0]),
        .I4(bank0_write[1]),
        .I5(rx_cfg_reset_i),
        .O(\s_axi_wdata[0]_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    rx_cfg_scr_enable_i_1
       (.I0(s_axi_wdata[0]),
        .I1(bank0_write[3]),
        .I2(Bus2IP_BE[0]),
        .I3(scram_enable),
        .O(\s_axi_wdata[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx_cfg_scr_enable_i_2
       (.I0(rxstatus2_req_r_reg_0[0]),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(p_1_in104_in),
        .I3(Bus2IP_WrCE),
        .O(bank0_write[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    rx_cfg_sticky_reset_i_1
       (.I0(s_axi_wdata[1]),
        .I1(bank0_write[1]),
        .I2(Bus2IP_BE[0]),
        .I3(rx_cfg_sticky_reset_reg),
        .O(\s_axi_wdata[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx_cfg_sticky_reset_i_2
       (.I0(rxstatus2_req_r_reg_0[0]),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(p_1_in96_in),
        .I3(Bus2IP_WrCE),
        .O(bank0_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \rx_cfg_subclass[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(bank0_write[11]),
        .I2(Bus2IP_BE[0]),
        .I3(\rx_cfg_subclass_reg[0] ),
        .O(s_axi_wdata_0_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rx_cfg_subclass[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(bank0_write[11]),
        .I2(Bus2IP_BE[0]),
        .I3(\rx_cfg_subclass_reg[1] ),
        .O(s_axi_wdata_1_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \rx_cfg_subclass[1]_i_2 
       (.I0(p_1_in136_in),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(Bus2IP_WrCE),
        .O(bank0_write[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    rx_cfg_support_lane_sync_i_1
       (.I0(s_axi_wdata[0]),
        .I1(bank0_write[2]),
        .I2(Bus2IP_BE[0]),
        .I3(support_lane_sync),
        .O(\s_axi_wdata[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rx_cfg_support_lane_sync_i_2
       (.I0(rxstatus2_req_r_reg_0[0]),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(p_1_in100_in),
        .I3(Bus2IP_WrCE),
        .O(bank0_write[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    rx_cfg_sysref_always_i_1
       (.I0(s_axi_wdata[0]),
        .I1(bank0_write[4]),
        .I2(Bus2IP_BE[0]),
        .I3(p_213_in[0]),
        .O(\s_axi_wdata[0]_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    rx_cfg_sysref_resync_i_1
       (.I0(s_axi_wdata[4]),
        .I1(bank0_write[4]),
        .I2(Bus2IP_BE__0),
        .I3(p_213_in[1]),
        .O(\s_axi_wdata[16] ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rx_cfg_test_modes[4]_i_1 
       (.I0(rxstatus2_req_r_reg_0[0]),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(p_1_in116_in),
        .I3(Bus2IP_WrCE),
        .I4(Bus2IP_BE[0]),
        .O(\bus2ip_addr_reg_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rx_sysref_delay[3]_i_1 
       (.I0(bank0_write[4]),
        .I1(Bus2IP_BE[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \rx_sysref_delay[3]_i_2 
       (.I0(rxstatus2_req_r_reg_0[0]),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(p_1_in108_in),
        .I3(Bus2IP_WrCE),
        .O(bank0_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rxstatus2_req_r_i_1
       (.I0(rxstatus2_req_r_reg_0[0]),
        .I1(rxstatus2_req_r_reg_0[1]),
        .I2(p_1_in152_in),
        .I3(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    rxstatus2_req_tog_i_1
       (.I0(rxstatus2_req_r),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .I2(src_in),
        .O(rxstatus2_req_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    rxstatus_req_r_i_1
       (.I0(Bus2IP_RdCE),
        .I1(rxstatus2_req_r_reg_0[0]),
        .I2(rxstatus2_req_r_reg_0[1]),
        .I3(p_1_in120_in),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    rxstatus_req_tog_i_1
       (.I0(rxstatus_req_r),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(rxstatus_req_tog_reg),
        .O(rxstatus_req_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    s_axi_awready_reg_i_2
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(access_cs[2]),
        .I3(access_cs[0]),
        .I4(access_cs[1]),
        .O(s_axi_awready_i));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h02020200)) 
    s_axi_wready_reg_i_1
       (.I0(access_cs[2]),
        .I1(access_cs[0]),
        .I2(access_cs[1]),
        .I3(data_timeout),
        .I4(Bus2IP_WrCE),
        .O(s_axi_wready_i));
endmodule

(* ORIG_REF_NAME = "jesd204_0_axi_lite_ipif" *) 
module jesd204_0_jesd204_0_axi_lite_ipif
   (\bus2ip_addr_reg_reg[9] ,
    s_axi_wdata_1_sp_1,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[9] ,
    \s_axi_wdata[8] ,
    \GEN_USE_WSTRB.bus2ip_be_reg_reg[0] ,
    \s_axi_wdata[8]_0 ,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[8]_1 ,
    rxstatus2_req_r_reg,
    \bus2ip_addr_reg_reg[10] ,
    rxstatus_req_r_reg,
    E,
    \s_axi_wdata[1]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    \s_axi_wdata[0]_3 ,
    \s_axi_wdata[16] ,
    \s_axi_wdata[0]_4 ,
    \bus2ip_addr_reg_reg[10]_0 ,
    \bus2ip_addr_reg_reg[10]_1 ,
    \bus2ip_addr_reg_reg[10]_2 ,
    \bus2ip_addr_reg_reg[10]_3 ,
    IP2Bus_RdAck_rr_reg,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    D,
    s_axi_aresetn_0,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_wdata,
    \rx_cfg_subclass_reg[1] ,
    \rx_cfg_subclass_reg[0] ,
    rx_buffer_delay,
    rx_cfg_early_release_reg,
    p_199_in,
    disable_error_reporting,
    rxstatus2_req_r,
    src_in,
    rxstatus_req_r,
    rxstatus_req_tog_reg,
    Q,
    \IP2Bus_Data[2]_i_17 ,
    \IP2Bus_Data[28]_i_4 ,
    \IP2Bus_Data[7]_i_16 ,
    test_mf_count,
    out,
    test_err_count,
    \IP2Bus_Data[31]_i_7 ,
    test_ila_count,
    \IP2Bus_Data[16]_i_18 ,
    \IP2Bus_Data[31]_i_18 ,
    \IP2Bus_Data[31]_i_14 ,
    \IP2Bus_Data[31]_i_14_0 ,
    rx_buffer_adjust,
    \IP2Bus_Data[31]_i_3 ,
    rx_cfg_sticky_reset_reg,
    rx_cfg_reset_i,
    scram_enable,
    p_213_in,
    support_lane_sync,
    p_1_in116_in,
    p_1_in124_in,
    p_1_in128_in,
    p_1_in132_in,
    IP2Bus_RdAck_rr,
    dest_out,
    rxstatus_ack_tog_r,
    IP2Bus_RdAck_reg,
    rxstatus2_ack_tog_r,
    IP2Bus_RdAck_r,
    \IP2Bus_Data[8]_i_30 ,
    p_1_in96_in,
    p_1_in100_in,
    p_1_in104_in,
    p_1_in108_in,
    p_1_in120_in,
    p_1_in136_in,
    p_1_in140_in,
    p_1_in144_in,
    p_1_in148_in,
    p_1_in152_in,
    p_1_in112_in,
    p_1_in372_in,
    p_1_in368_in,
    p_1_in364_in,
    p_1_in360_in,
    p_1_in356_in,
    p_1_in352_in,
    p_1_in348_in,
    p_1_in340_in,
    p_1_in336_in,
    p_1_in332_in,
    p_1_in328_in,
    p_1_in324_in,
    p_1_in320_in,
    p_1_in316_in,
    p_1_in308_in,
    p_1_in304_in,
    p_1_in300_in,
    p_1_in296_in,
    p_1_in292_in,
    p_1_in288_in,
    p_1_in284_in,
    p_1_in276_in,
    p_1_in272_in,
    p_1_in268_in,
    p_1_in264_in,
    p_1_in260_in,
    p_1_in256_in,
    p_1_in252_in,
    p_1_in244_in,
    p_1_in240_in,
    p_1_in236_in,
    p_1_in232_in,
    p_1_in228_in,
    p_1_in224_in,
    p_1_in220_in,
    p_1_in212_in,
    p_1_in208_in,
    p_1_in204_in,
    p_1_in200_in,
    p_1_in196_in,
    p_1_in192_in,
    p_1_in188_in,
    p_1_in180_in,
    p_1_in176_in,
    p_1_in172_in,
    p_1_in168_in,
    p_1_in164_in,
    p_1_in160_in,
    p_1_in156_in,
    p_1_in158_in,
    p_1_in162_in,
    p_1_in166_in,
    p_1_in170_in,
    p_1_in174_in,
    p_1_in178_in,
    p_1_in190_in,
    p_1_in194_in,
    p_1_in198_in,
    p_1_in202_in,
    p_1_in206_in,
    p_1_in210_in,
    p_1_in222_in,
    p_1_in226_in,
    p_1_in230_in,
    p_1_in234_in,
    p_1_in238_in,
    p_1_in242_in,
    p_1_in254_in,
    p_1_in258_in,
    p_1_in262_in,
    p_1_in266_in,
    p_1_in270_in,
    p_1_in274_in,
    p_1_in286_in,
    p_1_in290_in,
    p_1_in294_in,
    p_1_in298_in,
    p_1_in302_in,
    p_1_in306_in,
    p_1_in318_in,
    p_1_in322_in,
    p_1_in326_in,
    p_1_in330_in,
    p_1_in334_in,
    p_1_in338_in,
    p_1_in350_in,
    p_1_in354_in,
    p_1_in358_in,
    p_1_in362_in,
    p_1_in366_in,
    p_1_in370_in,
    src_arst,
    \IP2Bus_Data[4]_i_18 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data[11]_i_23 ,
    \IP2Bus_Data[7]_i_7 ,
    \IP2Bus_Data[4]_i_42 ,
    \IP2Bus_Data[11]_i_23_0 ,
    \IP2Bus_Data[0]_i_28 ,
    \IP2Bus_Data[16]_i_41 ,
    \IP2Bus_Data[31]_i_9 ,
    \IP2Bus_Data[31]_i_2 ,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_aclk,
    s_axi_wstrb,
    s_axi_wvalid,
    IP2Bus_RdAck,
    s_axi_aresetn,
    s_axi_bready,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr,
    \s_axi_rdata_reg_reg[31] );
  output [7:0]\bus2ip_addr_reg_reg[9] ;
  output s_axi_wdata_1_sp_1;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[9] ;
  output \s_axi_wdata[8] ;
  output \GEN_USE_WSTRB.bus2ip_be_reg_reg[0] ;
  output \s_axi_wdata[8]_0 ;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[8]_1 ;
  output rxstatus2_req_r_reg;
  output [1:0]\bus2ip_addr_reg_reg[10] ;
  output rxstatus_req_r_reg;
  output [0:0]E;
  output \s_axi_wdata[1]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output \s_axi_wdata[0]_3 ;
  output \s_axi_wdata[16] ;
  output \s_axi_wdata[0]_4 ;
  output [0:0]\bus2ip_addr_reg_reg[10]_0 ;
  output [0:0]\bus2ip_addr_reg_reg[10]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[10]_2 ;
  output [1:0]\bus2ip_addr_reg_reg[10]_3 ;
  output IP2Bus_RdAck_rr_reg;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output [31:0]D;
  output s_axi_aresetn_0;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output s_axi_bvalid;
  input [4:0]s_axi_wdata;
  input \rx_cfg_subclass_reg[1] ;
  input \rx_cfg_subclass_reg[0] ;
  input [9:0]rx_buffer_delay;
  input rx_cfg_early_release_reg;
  input [0:0]p_199_in;
  input disable_error_reporting;
  input rxstatus2_req_r;
  input src_in;
  input rxstatus_req_r;
  input rxstatus_req_tog_reg;
  input [31:0]Q;
  input [95:0]\IP2Bus_Data[2]_i_17 ;
  input [231:0]\IP2Bus_Data[28]_i_4 ;
  input [247:0]\IP2Bus_Data[7]_i_16 ;
  input [255:0]test_mf_count;
  input [31:0]out;
  input [255:0]test_err_count;
  input [31:0]\IP2Bus_Data[31]_i_7 ;
  input [255:0]test_ila_count;
  input [247:0]\IP2Bus_Data[16]_i_18 ;
  input [31:0]\IP2Bus_Data[31]_i_18 ;
  input [31:0]\IP2Bus_Data[31]_i_14 ;
  input [31:0]\IP2Bus_Data[31]_i_14_0 ;
  input [65:0]rx_buffer_adjust;
  input [31:0]\IP2Bus_Data[31]_i_3 ;
  input rx_cfg_sticky_reset_reg;
  input rx_cfg_reset_i;
  input scram_enable;
  input [1:0]p_213_in;
  input support_lane_sync;
  input p_1_in116_in;
  input p_1_in124_in;
  input p_1_in128_in;
  input p_1_in132_in;
  input IP2Bus_RdAck_rr;
  input dest_out;
  input rxstatus_ack_tog_r;
  input IP2Bus_RdAck_reg;
  input rxstatus2_ack_tog_r;
  input IP2Bus_RdAck_r;
  input \IP2Bus_Data[8]_i_30 ;
  input p_1_in96_in;
  input p_1_in100_in;
  input p_1_in104_in;
  input p_1_in108_in;
  input p_1_in120_in;
  input p_1_in136_in;
  input p_1_in140_in;
  input p_1_in144_in;
  input p_1_in148_in;
  input p_1_in152_in;
  input p_1_in112_in;
  input p_1_in372_in;
  input p_1_in368_in;
  input p_1_in364_in;
  input p_1_in360_in;
  input p_1_in356_in;
  input p_1_in352_in;
  input p_1_in348_in;
  input p_1_in340_in;
  input p_1_in336_in;
  input p_1_in332_in;
  input p_1_in328_in;
  input p_1_in324_in;
  input p_1_in320_in;
  input p_1_in316_in;
  input p_1_in308_in;
  input p_1_in304_in;
  input p_1_in300_in;
  input p_1_in296_in;
  input p_1_in292_in;
  input p_1_in288_in;
  input p_1_in284_in;
  input p_1_in276_in;
  input p_1_in272_in;
  input p_1_in268_in;
  input p_1_in264_in;
  input p_1_in260_in;
  input p_1_in256_in;
  input p_1_in252_in;
  input p_1_in244_in;
  input p_1_in240_in;
  input p_1_in236_in;
  input p_1_in232_in;
  input p_1_in228_in;
  input p_1_in224_in;
  input p_1_in220_in;
  input p_1_in212_in;
  input p_1_in208_in;
  input p_1_in204_in;
  input p_1_in200_in;
  input p_1_in196_in;
  input p_1_in192_in;
  input p_1_in188_in;
  input p_1_in180_in;
  input p_1_in176_in;
  input p_1_in172_in;
  input p_1_in168_in;
  input p_1_in164_in;
  input p_1_in160_in;
  input p_1_in156_in;
  input p_1_in158_in;
  input p_1_in162_in;
  input p_1_in166_in;
  input p_1_in170_in;
  input p_1_in174_in;
  input p_1_in178_in;
  input p_1_in190_in;
  input p_1_in194_in;
  input p_1_in198_in;
  input p_1_in202_in;
  input p_1_in206_in;
  input p_1_in210_in;
  input p_1_in222_in;
  input p_1_in226_in;
  input p_1_in230_in;
  input p_1_in234_in;
  input p_1_in238_in;
  input p_1_in242_in;
  input p_1_in254_in;
  input p_1_in258_in;
  input p_1_in262_in;
  input p_1_in266_in;
  input p_1_in270_in;
  input p_1_in274_in;
  input p_1_in286_in;
  input p_1_in290_in;
  input p_1_in294_in;
  input p_1_in298_in;
  input p_1_in302_in;
  input p_1_in306_in;
  input p_1_in318_in;
  input p_1_in322_in;
  input p_1_in326_in;
  input p_1_in330_in;
  input p_1_in334_in;
  input p_1_in338_in;
  input p_1_in350_in;
  input p_1_in354_in;
  input p_1_in358_in;
  input p_1_in362_in;
  input p_1_in366_in;
  input p_1_in370_in;
  input src_arst;
  input [4:0]\IP2Bus_Data[4]_i_18 ;
  input [26:0]\IP2Bus_Data_reg[31] ;
  input [3:0]\IP2Bus_Data[11]_i_23 ;
  input [7:0]\IP2Bus_Data[7]_i_7 ;
  input [4:0]\IP2Bus_Data[4]_i_42 ;
  input [11:0]\IP2Bus_Data[11]_i_23_0 ;
  input \IP2Bus_Data[0]_i_28 ;
  input \IP2Bus_Data[16]_i_41 ;
  input [31:0]\IP2Bus_Data[31]_i_9 ;
  input [31:0]\IP2Bus_Data[31]_i_2 ;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_aclk;
  input [2:0]s_axi_wstrb;
  input s_axi_wvalid;
  input IP2Bus_RdAck;
  input s_axi_aresetn;
  input s_axi_bready;
  input s_axi_rready;
  input [9:0]s_axi_awaddr;
  input [9:0]s_axi_araddr;
  input [31:0]\s_axi_rdata_reg_reg[31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_USE_WSTRB.bus2ip_be_reg_reg[0] ;
  wire \IP2Bus_Data[0]_i_28 ;
  wire [3:0]\IP2Bus_Data[11]_i_23 ;
  wire [11:0]\IP2Bus_Data[11]_i_23_0 ;
  wire [247:0]\IP2Bus_Data[16]_i_18 ;
  wire \IP2Bus_Data[16]_i_41 ;
  wire [231:0]\IP2Bus_Data[28]_i_4 ;
  wire [95:0]\IP2Bus_Data[2]_i_17 ;
  wire [31:0]\IP2Bus_Data[31]_i_14 ;
  wire [31:0]\IP2Bus_Data[31]_i_14_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_18 ;
  wire [31:0]\IP2Bus_Data[31]_i_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_3 ;
  wire [31:0]\IP2Bus_Data[31]_i_7 ;
  wire [31:0]\IP2Bus_Data[31]_i_9 ;
  wire [4:0]\IP2Bus_Data[4]_i_18 ;
  wire [4:0]\IP2Bus_Data[4]_i_42 ;
  wire [247:0]\IP2Bus_Data[7]_i_16 ;
  wire [7:0]\IP2Bus_Data[7]_i_7 ;
  wire \IP2Bus_Data[8]_i_30 ;
  wire [26:0]\IP2Bus_Data_reg[31] ;
  wire IP2Bus_RdAck;
  wire IP2Bus_RdAck_r;
  wire IP2Bus_RdAck_reg;
  wire IP2Bus_RdAck_rr;
  wire IP2Bus_RdAck_rr_reg;
  wire [31:0]Q;
  wire [1:0]\bus2ip_addr_reg_reg[10] ;
  wire [0:0]\bus2ip_addr_reg_reg[10]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[10]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[10]_2 ;
  wire [1:0]\bus2ip_addr_reg_reg[10]_3 ;
  wire [7:0]\bus2ip_addr_reg_reg[9] ;
  wire dest_out;
  wire disable_error_reporting;
  wire [31:0]out;
  wire [0:0]p_199_in;
  wire p_1_in100_in;
  wire p_1_in104_in;
  wire p_1_in108_in;
  wire p_1_in112_in;
  wire p_1_in116_in;
  wire p_1_in120_in;
  wire p_1_in124_in;
  wire p_1_in128_in;
  wire p_1_in132_in;
  wire p_1_in136_in;
  wire p_1_in140_in;
  wire p_1_in144_in;
  wire p_1_in148_in;
  wire p_1_in152_in;
  wire p_1_in156_in;
  wire p_1_in158_in;
  wire p_1_in160_in;
  wire p_1_in162_in;
  wire p_1_in164_in;
  wire p_1_in166_in;
  wire p_1_in168_in;
  wire p_1_in170_in;
  wire p_1_in172_in;
  wire p_1_in174_in;
  wire p_1_in176_in;
  wire p_1_in178_in;
  wire p_1_in180_in;
  wire p_1_in188_in;
  wire p_1_in190_in;
  wire p_1_in192_in;
  wire p_1_in194_in;
  wire p_1_in196_in;
  wire p_1_in198_in;
  wire p_1_in200_in;
  wire p_1_in202_in;
  wire p_1_in204_in;
  wire p_1_in206_in;
  wire p_1_in208_in;
  wire p_1_in210_in;
  wire p_1_in212_in;
  wire p_1_in220_in;
  wire p_1_in222_in;
  wire p_1_in224_in;
  wire p_1_in226_in;
  wire p_1_in228_in;
  wire p_1_in230_in;
  wire p_1_in232_in;
  wire p_1_in234_in;
  wire p_1_in236_in;
  wire p_1_in238_in;
  wire p_1_in240_in;
  wire p_1_in242_in;
  wire p_1_in244_in;
  wire p_1_in252_in;
  wire p_1_in254_in;
  wire p_1_in256_in;
  wire p_1_in258_in;
  wire p_1_in260_in;
  wire p_1_in262_in;
  wire p_1_in264_in;
  wire p_1_in266_in;
  wire p_1_in268_in;
  wire p_1_in270_in;
  wire p_1_in272_in;
  wire p_1_in274_in;
  wire p_1_in276_in;
  wire p_1_in284_in;
  wire p_1_in286_in;
  wire p_1_in288_in;
  wire p_1_in290_in;
  wire p_1_in292_in;
  wire p_1_in294_in;
  wire p_1_in296_in;
  wire p_1_in298_in;
  wire p_1_in300_in;
  wire p_1_in302_in;
  wire p_1_in304_in;
  wire p_1_in306_in;
  wire p_1_in308_in;
  wire p_1_in316_in;
  wire p_1_in318_in;
  wire p_1_in320_in;
  wire p_1_in322_in;
  wire p_1_in324_in;
  wire p_1_in326_in;
  wire p_1_in328_in;
  wire p_1_in330_in;
  wire p_1_in332_in;
  wire p_1_in334_in;
  wire p_1_in336_in;
  wire p_1_in338_in;
  wire p_1_in340_in;
  wire p_1_in348_in;
  wire p_1_in350_in;
  wire p_1_in352_in;
  wire p_1_in354_in;
  wire p_1_in356_in;
  wire p_1_in358_in;
  wire p_1_in360_in;
  wire p_1_in362_in;
  wire p_1_in364_in;
  wire p_1_in366_in;
  wire p_1_in368_in;
  wire p_1_in370_in;
  wire p_1_in372_in;
  wire p_1_in96_in;
  wire [1:0]p_213_in;
  wire [65:0]rx_buffer_adjust;
  wire [9:0]rx_buffer_delay;
  wire rx_cfg_early_release_reg;
  wire rx_cfg_reset_i;
  wire rx_cfg_sticky_reset_reg;
  wire \rx_cfg_subclass_reg[0] ;
  wire \rx_cfg_subclass_reg[1] ;
  wire rxstatus2_ack_tog_r;
  wire rxstatus2_req_r;
  wire rxstatus2_req_r_reg;
  wire rxstatus_ack_tog_r;
  wire rxstatus_req_r;
  wire rxstatus_req_r_reg;
  wire rxstatus_req_tog_reg;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [31:0]\s_axi_rdata_reg_reg[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [4:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire \s_axi_wdata[0]_3 ;
  wire \s_axi_wdata[0]_4 ;
  wire \s_axi_wdata[16] ;
  wire \s_axi_wdata[1]_0 ;
  wire \s_axi_wdata[8] ;
  wire \s_axi_wdata[8]_0 ;
  wire \s_axi_wdata[8]_1 ;
  wire \s_axi_wdata[9] ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wdata_1_sn_1;
  wire s_axi_wready;
  wire [2:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire scram_enable;
  wire src_arst;
  wire src_in;
  wire support_lane_sync;
  wire [255:0]test_err_count;
  wire [255:0]test_ila_count;
  wire [255:0]test_mf_count;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  assign s_axi_wdata_1_sp_1 = s_axi_wdata_1_sn_1;
  jesd204_0_jesd204_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] (\bus2ip_addr_reg_reg[10] [0]),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .\GEN_USE_WSTRB.bus2ip_be_reg_reg[0]_0 (\GEN_USE_WSTRB.bus2ip_be_reg_reg[0] ),
        .\IP2Bus_Data[0]_i_28 (\IP2Bus_Data[0]_i_28 ),
        .\IP2Bus_Data[11]_i_23 (\IP2Bus_Data[11]_i_23 ),
        .\IP2Bus_Data[11]_i_23_0 (\IP2Bus_Data[11]_i_23_0 ),
        .\IP2Bus_Data[16]_i_18 (\IP2Bus_Data[16]_i_18 ),
        .\IP2Bus_Data[16]_i_41 (\IP2Bus_Data[16]_i_41 ),
        .\IP2Bus_Data[28]_i_4 (\IP2Bus_Data[28]_i_4 ),
        .\IP2Bus_Data[2]_i_17 (\IP2Bus_Data[2]_i_17 ),
        .\IP2Bus_Data[31]_i_14 (\IP2Bus_Data[31]_i_14 ),
        .\IP2Bus_Data[31]_i_14_0 (\IP2Bus_Data[31]_i_14_0 ),
        .\IP2Bus_Data[31]_i_18 (\IP2Bus_Data[31]_i_18 ),
        .\IP2Bus_Data[31]_i_2 (\IP2Bus_Data[31]_i_2 ),
        .\IP2Bus_Data[31]_i_3 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data[31]_i_7 (\IP2Bus_Data[31]_i_7 ),
        .\IP2Bus_Data[31]_i_9 (\IP2Bus_Data[31]_i_9 ),
        .\IP2Bus_Data[4]_i_18 (\IP2Bus_Data[4]_i_18 ),
        .\IP2Bus_Data[4]_i_42 (\IP2Bus_Data[4]_i_42 ),
        .\IP2Bus_Data[7]_i_16 (\IP2Bus_Data[7]_i_16 ),
        .\IP2Bus_Data[7]_i_7 (\IP2Bus_Data[7]_i_7 ),
        .\IP2Bus_Data[8]_i_30 (\IP2Bus_Data[8]_i_30 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .IP2Bus_RdAck(IP2Bus_RdAck),
        .IP2Bus_RdAck_r(IP2Bus_RdAck_r),
        .IP2Bus_RdAck_reg(IP2Bus_RdAck_reg),
        .IP2Bus_RdAck_rr(IP2Bus_RdAck_rr),
        .IP2Bus_RdAck_rr_reg(IP2Bus_RdAck_rr_reg),
        .Q(Q),
        .SR(s_axi_aresetn_0),
        .\bus2ip_addr_reg_reg[10]_0 (\bus2ip_addr_reg_reg[10] [1]),
        .\bus2ip_addr_reg_reg[10]_1 (\bus2ip_addr_reg_reg[10]_0 ),
        .\bus2ip_addr_reg_reg[10]_2 (\bus2ip_addr_reg_reg[10]_1 ),
        .\bus2ip_addr_reg_reg[10]_3 (\bus2ip_addr_reg_reg[10]_2 ),
        .\bus2ip_addr_reg_reg[10]_4 (\bus2ip_addr_reg_reg[10]_3 ),
        .\bus2ip_addr_reg_reg[9]_0 (\bus2ip_addr_reg_reg[9] ),
        .dest_out(dest_out),
        .disable_error_reporting(disable_error_reporting),
        .out(out),
        .p_199_in(p_199_in),
        .p_1_in100_in(p_1_in100_in),
        .p_1_in104_in(p_1_in104_in),
        .p_1_in108_in(p_1_in108_in),
        .p_1_in112_in(p_1_in112_in),
        .p_1_in116_in(p_1_in116_in),
        .p_1_in120_in(p_1_in120_in),
        .p_1_in124_in(p_1_in124_in),
        .p_1_in128_in(p_1_in128_in),
        .p_1_in132_in(p_1_in132_in),
        .p_1_in136_in(p_1_in136_in),
        .p_1_in140_in(p_1_in140_in),
        .p_1_in144_in(p_1_in144_in),
        .p_1_in148_in(p_1_in148_in),
        .p_1_in152_in(p_1_in152_in),
        .p_1_in156_in(p_1_in156_in),
        .p_1_in158_in(p_1_in158_in),
        .p_1_in160_in(p_1_in160_in),
        .p_1_in162_in(p_1_in162_in),
        .p_1_in164_in(p_1_in164_in),
        .p_1_in166_in(p_1_in166_in),
        .p_1_in168_in(p_1_in168_in),
        .p_1_in170_in(p_1_in170_in),
        .p_1_in172_in(p_1_in172_in),
        .p_1_in174_in(p_1_in174_in),
        .p_1_in176_in(p_1_in176_in),
        .p_1_in178_in(p_1_in178_in),
        .p_1_in180_in(p_1_in180_in),
        .p_1_in188_in(p_1_in188_in),
        .p_1_in190_in(p_1_in190_in),
        .p_1_in192_in(p_1_in192_in),
        .p_1_in194_in(p_1_in194_in),
        .p_1_in196_in(p_1_in196_in),
        .p_1_in198_in(p_1_in198_in),
        .p_1_in200_in(p_1_in200_in),
        .p_1_in202_in(p_1_in202_in),
        .p_1_in204_in(p_1_in204_in),
        .p_1_in206_in(p_1_in206_in),
        .p_1_in208_in(p_1_in208_in),
        .p_1_in210_in(p_1_in210_in),
        .p_1_in212_in(p_1_in212_in),
        .p_1_in220_in(p_1_in220_in),
        .p_1_in222_in(p_1_in222_in),
        .p_1_in224_in(p_1_in224_in),
        .p_1_in226_in(p_1_in226_in),
        .p_1_in228_in(p_1_in228_in),
        .p_1_in230_in(p_1_in230_in),
        .p_1_in232_in(p_1_in232_in),
        .p_1_in234_in(p_1_in234_in),
        .p_1_in236_in(p_1_in236_in),
        .p_1_in238_in(p_1_in238_in),
        .p_1_in240_in(p_1_in240_in),
        .p_1_in242_in(p_1_in242_in),
        .p_1_in244_in(p_1_in244_in),
        .p_1_in252_in(p_1_in252_in),
        .p_1_in254_in(p_1_in254_in),
        .p_1_in256_in(p_1_in256_in),
        .p_1_in258_in(p_1_in258_in),
        .p_1_in260_in(p_1_in260_in),
        .p_1_in262_in(p_1_in262_in),
        .p_1_in264_in(p_1_in264_in),
        .p_1_in266_in(p_1_in266_in),
        .p_1_in268_in(p_1_in268_in),
        .p_1_in270_in(p_1_in270_in),
        .p_1_in272_in(p_1_in272_in),
        .p_1_in274_in(p_1_in274_in),
        .p_1_in276_in(p_1_in276_in),
        .p_1_in284_in(p_1_in284_in),
        .p_1_in286_in(p_1_in286_in),
        .p_1_in288_in(p_1_in288_in),
        .p_1_in290_in(p_1_in290_in),
        .p_1_in292_in(p_1_in292_in),
        .p_1_in294_in(p_1_in294_in),
        .p_1_in296_in(p_1_in296_in),
        .p_1_in298_in(p_1_in298_in),
        .p_1_in300_in(p_1_in300_in),
        .p_1_in302_in(p_1_in302_in),
        .p_1_in304_in(p_1_in304_in),
        .p_1_in306_in(p_1_in306_in),
        .p_1_in308_in(p_1_in308_in),
        .p_1_in316_in(p_1_in316_in),
        .p_1_in318_in(p_1_in318_in),
        .p_1_in320_in(p_1_in320_in),
        .p_1_in322_in(p_1_in322_in),
        .p_1_in324_in(p_1_in324_in),
        .p_1_in326_in(p_1_in326_in),
        .p_1_in328_in(p_1_in328_in),
        .p_1_in330_in(p_1_in330_in),
        .p_1_in332_in(p_1_in332_in),
        .p_1_in334_in(p_1_in334_in),
        .p_1_in336_in(p_1_in336_in),
        .p_1_in338_in(p_1_in338_in),
        .p_1_in340_in(p_1_in340_in),
        .p_1_in348_in(p_1_in348_in),
        .p_1_in350_in(p_1_in350_in),
        .p_1_in352_in(p_1_in352_in),
        .p_1_in354_in(p_1_in354_in),
        .p_1_in356_in(p_1_in356_in),
        .p_1_in358_in(p_1_in358_in),
        .p_1_in360_in(p_1_in360_in),
        .p_1_in362_in(p_1_in362_in),
        .p_1_in364_in(p_1_in364_in),
        .p_1_in366_in(p_1_in366_in),
        .p_1_in368_in(p_1_in368_in),
        .p_1_in370_in(p_1_in370_in),
        .p_1_in372_in(p_1_in372_in),
        .p_1_in96_in(p_1_in96_in),
        .p_213_in(p_213_in),
        .rx_buffer_adjust(rx_buffer_adjust),
        .rx_buffer_delay(rx_buffer_delay),
        .rx_cfg_early_release_reg(rx_cfg_early_release_reg),
        .rx_cfg_reset_i(rx_cfg_reset_i),
        .rx_cfg_sticky_reset_reg(rx_cfg_sticky_reset_reg),
        .\rx_cfg_subclass_reg[0] (\rx_cfg_subclass_reg[0] ),
        .\rx_cfg_subclass_reg[1] (\rx_cfg_subclass_reg[1] ),
        .rxstatus2_ack_tog_r(rxstatus2_ack_tog_r),
        .rxstatus2_req_r(rxstatus2_req_r),
        .rxstatus2_req_r_reg(rxstatus2_req_r_reg),
        .rxstatus_ack_tog_r(rxstatus_ack_tog_r),
        .rxstatus_req_r(rxstatus_req_r),
        .rxstatus_req_r_reg(rxstatus_req_r_reg),
        .rxstatus_req_tog_reg(rxstatus_req_tog_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_reg_reg[31]_0 (\s_axi_rdata_reg_reg[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .\s_axi_wdata[0]_3 (\s_axi_wdata[0]_3 ),
        .\s_axi_wdata[0]_4 (\s_axi_wdata[0]_4 ),
        .\s_axi_wdata[16] (\s_axi_wdata[16] ),
        .\s_axi_wdata[1]_0 (\s_axi_wdata[1]_0 ),
        .\s_axi_wdata[8] (\s_axi_wdata[8] ),
        .\s_axi_wdata[8]_0 (\s_axi_wdata[8]_0 ),
        .\s_axi_wdata[8]_1 (\s_axi_wdata[8]_1 ),
        .\s_axi_wdata[9] (\s_axi_wdata[9] ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wdata_1_sp_1(s_axi_wdata_1_sn_1),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .scram_enable(scram_enable),
        .src_arst(src_arst),
        .src_in(src_in),
        .support_lane_sync(support_lane_sync),
        .test_err_count(test_err_count),
        .test_ila_count(test_ila_count),
        .test_mf_count(test_mf_count));
endmodule

(* C_COMPONENT_NAME = "jesd204_0" *) (* C_FAMILY = "virtex7" *) (* C_LANES = "8" *) 
(* C_LMFC_BUFFER_SIZE = "6" *) (* C_NODE_IS_TRANSMIT = "0" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* ORIG_REF_NAME = "jesd204_0_block" *) 
module jesd204_0_jesd204_0_block
   (rx_reset,
    rx_core_clk,
    rx_sysref,
    rx_sync,
    rx_frame_error,
    rx_aresetn,
    rx_start_of_frame,
    rx_end_of_frame,
    rx_start_of_multiframe,
    rx_end_of_multiframe,
    rx_tvalid,
    rx_tdata,
    rx_reset_gt,
    rxencommaalign_out,
    rx_reset_done,
    gt0_rxdata,
    gt0_rxcharisk,
    gt0_rxdisperr,
    gt0_rxnotintable,
    gt1_rxdata,
    gt1_rxcharisk,
    gt1_rxdisperr,
    gt1_rxnotintable,
    gt2_rxdata,
    gt2_rxcharisk,
    gt2_rxdisperr,
    gt2_rxnotintable,
    gt3_rxdata,
    gt3_rxcharisk,
    gt3_rxdisperr,
    gt3_rxnotintable,
    gt4_rxdata,
    gt4_rxcharisk,
    gt4_rxdisperr,
    gt4_rxnotintable,
    gt5_rxdata,
    gt5_rxcharisk,
    gt5_rxdisperr,
    gt5_rxnotintable,
    gt6_rxdata,
    gt6_rxcharisk,
    gt6_rxdisperr,
    gt6_rxnotintable,
    gt7_rxdata,
    gt7_rxcharisk,
    gt7_rxdisperr,
    gt7_rxnotintable,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready);
  input rx_reset;
  input rx_core_clk;
  input rx_sysref;
  output rx_sync;
  output [31:0]rx_frame_error;
  output rx_aresetn;
  output [3:0]rx_start_of_frame;
  output [3:0]rx_end_of_frame;
  output [3:0]rx_start_of_multiframe;
  output [3:0]rx_end_of_multiframe;
  output rx_tvalid;
  output [255:0]rx_tdata;
  output rx_reset_gt;
  output rxencommaalign_out;
  input rx_reset_done;
  input [31:0]gt0_rxdata;
  input [3:0]gt0_rxcharisk;
  input [3:0]gt0_rxdisperr;
  input [3:0]gt0_rxnotintable;
  input [31:0]gt1_rxdata;
  input [3:0]gt1_rxcharisk;
  input [3:0]gt1_rxdisperr;
  input [3:0]gt1_rxnotintable;
  input [31:0]gt2_rxdata;
  input [3:0]gt2_rxcharisk;
  input [3:0]gt2_rxdisperr;
  input [3:0]gt2_rxnotintable;
  input [31:0]gt3_rxdata;
  input [3:0]gt3_rxcharisk;
  input [3:0]gt3_rxdisperr;
  input [3:0]gt3_rxnotintable;
  input [31:0]gt4_rxdata;
  input [3:0]gt4_rxcharisk;
  input [3:0]gt4_rxdisperr;
  input [3:0]gt4_rxnotintable;
  input [31:0]gt5_rxdata;
  input [3:0]gt5_rxcharisk;
  input [3:0]gt5_rxdisperr;
  input [3:0]gt5_rxnotintable;
  input [31:0]gt6_rxdata;
  input [3:0]gt6_rxcharisk;
  input [3:0]gt6_rxdisperr;
  input [3:0]gt6_rxnotintable;
  input [31:0]gt7_rxdata;
  input [3:0]gt7_rxcharisk;
  input [3:0]gt7_rxdisperr;
  input [3:0]gt7_rxnotintable;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [11:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [11:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;

  wire \<const0> ;
  wire [9:2]Bus2IP_Addr;
  wire [31:0]IP2Bus_Data;
  wire IP2Bus_RdAck;
  wire IP2Bus_RdAck_r;
  wire IP2Bus_RdAck_rr;
  wire [15:7]bank0_read;
  wire [3:0]gt0_rxcharisk;
  wire [31:0]gt0_rxdata;
  wire [3:0]gt0_rxdisperr;
  wire [3:0]gt0_rxnotintable;
  wire [3:0]gt1_rxcharisk;
  wire [31:0]gt1_rxdata;
  wire [3:0]gt1_rxdisperr;
  wire [3:0]gt1_rxnotintable;
  wire [3:0]gt2_rxcharisk;
  wire [31:0]gt2_rxdata;
  wire [3:0]gt2_rxdisperr;
  wire [3:0]gt2_rxnotintable;
  wire [3:0]gt3_rxcharisk;
  wire [31:0]gt3_rxdata;
  wire [3:0]gt3_rxdisperr;
  wire [3:0]gt3_rxnotintable;
  wire [3:0]gt4_rxcharisk;
  wire [31:0]gt4_rxdata;
  wire [3:0]gt4_rxdisperr;
  wire [3:0]gt4_rxnotintable;
  wire [3:0]gt5_rxcharisk;
  wire [31:0]gt5_rxdata;
  wire [3:0]gt5_rxdisperr;
  wire [3:0]gt5_rxnotintable;
  wire [3:0]gt6_rxcharisk;
  wire [31:0]gt6_rxdata;
  wire [3:0]gt6_rxdisperr;
  wire [3:0]gt6_rxnotintable;
  wire [3:0]gt7_rxcharisk;
  wire [31:0]gt7_rxdata;
  wire [3:0]gt7_rxdisperr;
  wire [3:0]gt7_rxnotintable;
  wire i_axi_lite_ipif_n_10;
  wire i_axi_lite_ipif_n_11;
  wire i_axi_lite_ipif_n_12;
  wire i_axi_lite_ipif_n_13;
  wire i_axi_lite_ipif_n_14;
  wire i_axi_lite_ipif_n_15;
  wire i_axi_lite_ipif_n_16;
  wire i_axi_lite_ipif_n_19;
  wire i_axi_lite_ipif_n_21;
  wire i_axi_lite_ipif_n_22;
  wire i_axi_lite_ipif_n_23;
  wire i_axi_lite_ipif_n_24;
  wire i_axi_lite_ipif_n_25;
  wire i_axi_lite_ipif_n_26;
  wire i_axi_lite_ipif_n_30;
  wire i_axi_lite_ipif_n_31;
  wire i_axi_lite_ipif_n_32;
  wire i_axi_lite_ipif_n_33;
  wire i_axi_lite_ipif_n_34;
  wire i_axi_lite_ipif_n_35;
  wire i_axi_lite_ipif_n_36;
  wire i_axi_lite_ipif_n_37;
  wire i_axi_lite_ipif_n_38;
  wire i_axi_lite_ipif_n_39;
  wire i_axi_lite_ipif_n_40;
  wire i_axi_lite_ipif_n_41;
  wire i_axi_lite_ipif_n_42;
  wire i_axi_lite_ipif_n_43;
  wire i_axi_lite_ipif_n_44;
  wire i_axi_lite_ipif_n_45;
  wire i_axi_lite_ipif_n_46;
  wire i_axi_lite_ipif_n_47;
  wire i_axi_lite_ipif_n_48;
  wire i_axi_lite_ipif_n_49;
  wire i_axi_lite_ipif_n_50;
  wire i_axi_lite_ipif_n_51;
  wire i_axi_lite_ipif_n_52;
  wire i_axi_lite_ipif_n_53;
  wire i_axi_lite_ipif_n_54;
  wire i_axi_lite_ipif_n_55;
  wire i_axi_lite_ipif_n_56;
  wire i_axi_lite_ipif_n_57;
  wire i_axi_lite_ipif_n_58;
  wire i_axi_lite_ipif_n_59;
  wire i_axi_lite_ipif_n_60;
  wire i_axi_lite_ipif_n_61;
  wire i_axi_lite_ipif_n_62;
  wire i_axi_lite_ipif_n_63;
  wire i_axi_lite_ipif_n_64;
  wire i_axi_lite_ipif_n_65;
  wire i_axi_lite_ipif_n_66;
  wire i_axi_lite_ipif_n_67;
  wire i_axi_lite_ipif_n_8;
  wire i_axi_lite_ipif_n_9;
  wire i_jesd204_0_reset_block_n_2;
  wire i_jesd204_0_reset_block_n_3;
  wire i_jesd204_0_reset_block_n_5;
  wire i_register_decode_n_85;
  wire in_sync;
  wire [16:0]p_10_in;
  wire [16:0]p_110_in;
  wire [23:0]p_112_in;
  wire [28:0]p_114_in;
  wire [25:0]p_116_in;
  wire [28:0]p_118_in;
  wire [4:0]p_120_in;
  wire [7:0]p_122_in;
  wire [10:0]p_124_in;
  wire [23:0]p_12_in;
  wire [16:0]p_135_in;
  wire [23:0]p_137_in;
  wire [28:0]p_139_in;
  wire [25:0]p_141_in;
  wire [28:0]p_143_in;
  wire [4:0]p_145_in;
  wire [7:0]p_147_in;
  wire [10:0]p_149_in;
  wire [28:0]p_14_in;
  wire [16:0]p_160_in;
  wire [23:0]p_162_in;
  wire [28:0]p_164_in;
  wire [25:0]p_166_in;
  wire [28:0]p_168_in;
  wire [25:0]p_16_in;
  wire [4:0]p_170_in;
  wire [7:0]p_172_in;
  wire [10:0]p_174_in;
  wire [16:0]p_181_in;
  wire [23:0]p_183_in;
  wire p_184_in;
  wire [4:0]p_185_in;
  wire p_186_in;
  wire [25:0]p_189_in;
  wire [28:0]p_18_in;
  wire [28:0]p_191_in;
  wire [2:0]p_194_in;
  wire [0:0]p_199_in;
  wire [8:8]p_199_in__0;
  wire p_1_in100_in;
  wire p_1_in104_in;
  wire p_1_in108_in;
  wire p_1_in112_in;
  wire p_1_in116_in;
  wire p_1_in120_in;
  wire p_1_in124_in;
  wire p_1_in128_in;
  wire p_1_in132_in;
  wire p_1_in136_in;
  wire p_1_in140_in;
  wire p_1_in144_in;
  wire p_1_in148_in;
  wire p_1_in152_in;
  wire p_1_in156_in;
  wire p_1_in158_in;
  wire p_1_in160_in;
  wire p_1_in162_in;
  wire p_1_in164_in;
  wire p_1_in166_in;
  wire p_1_in168_in;
  wire p_1_in170_in;
  wire p_1_in172_in;
  wire p_1_in174_in;
  wire p_1_in176_in;
  wire p_1_in178_in;
  wire p_1_in180_in;
  wire p_1_in188_in;
  wire p_1_in190_in;
  wire p_1_in192_in;
  wire p_1_in194_in;
  wire p_1_in196_in;
  wire p_1_in198_in;
  wire p_1_in200_in;
  wire p_1_in202_in;
  wire p_1_in204_in;
  wire p_1_in206_in;
  wire p_1_in208_in;
  wire p_1_in210_in;
  wire p_1_in212_in;
  wire p_1_in220_in;
  wire p_1_in222_in;
  wire p_1_in224_in;
  wire p_1_in226_in;
  wire p_1_in228_in;
  wire p_1_in230_in;
  wire p_1_in232_in;
  wire p_1_in234_in;
  wire p_1_in236_in;
  wire p_1_in238_in;
  wire p_1_in240_in;
  wire p_1_in242_in;
  wire p_1_in244_in;
  wire p_1_in252_in;
  wire p_1_in254_in;
  wire p_1_in256_in;
  wire p_1_in258_in;
  wire p_1_in260_in;
  wire p_1_in262_in;
  wire p_1_in264_in;
  wire p_1_in266_in;
  wire p_1_in268_in;
  wire p_1_in270_in;
  wire p_1_in272_in;
  wire p_1_in274_in;
  wire p_1_in276_in;
  wire p_1_in284_in;
  wire p_1_in286_in;
  wire p_1_in288_in;
  wire p_1_in290_in;
  wire p_1_in292_in;
  wire p_1_in294_in;
  wire p_1_in296_in;
  wire p_1_in298_in;
  wire p_1_in300_in;
  wire p_1_in302_in;
  wire p_1_in304_in;
  wire p_1_in306_in;
  wire p_1_in308_in;
  wire p_1_in316_in;
  wire p_1_in318_in;
  wire p_1_in320_in;
  wire p_1_in322_in;
  wire p_1_in324_in;
  wire p_1_in326_in;
  wire p_1_in328_in;
  wire p_1_in330_in;
  wire p_1_in332_in;
  wire p_1_in334_in;
  wire p_1_in336_in;
  wire p_1_in338_in;
  wire p_1_in340_in;
  wire p_1_in348_in;
  wire p_1_in350_in;
  wire p_1_in352_in;
  wire p_1_in354_in;
  wire p_1_in356_in;
  wire p_1_in358_in;
  wire p_1_in360_in;
  wire p_1_in362_in;
  wire p_1_in364_in;
  wire p_1_in366_in;
  wire p_1_in368_in;
  wire p_1_in370_in;
  wire p_1_in372_in;
  wire p_1_in96_in;
  wire [4:0]p_20_in;
  wire [16:0]p_213_in;
  wire [11:8]p_213_in__0;
  wire [7:0]p_22_in;
  wire [10:0]p_24_in;
  wire [16:0]p_35_in;
  wire [23:0]p_37_in;
  wire [28:0]p_39_in;
  wire [25:0]p_41_in;
  wire [28:0]p_43_in;
  wire [4:0]p_45_in;
  wire [7:0]p_47_in;
  wire [10:0]p_49_in;
  wire [16:0]p_60_in;
  wire [23:0]p_62_in;
  wire [28:0]p_64_in;
  wire [25:0]p_66_in;
  wire [28:0]p_68_in;
  wire [4:0]p_70_in;
  wire [7:0]p_72_in;
  wire [10:0]p_74_in;
  wire [16:0]p_85_in;
  wire [23:0]p_87_in;
  wire [28:0]p_89_in;
  wire [25:0]p_91_in;
  wire [28:0]p_93_in;
  wire [4:0]p_95_in;
  wire [7:0]p_97_in;
  wire [10:0]p_99_in;
  wire rx_aresetn;
  wire [79:2]rx_buffer_adjust;
  wire [9:0]rx_cfg_buffer_delay;
  wire rx_cfg_early_release_reg_n_0;
  wire rx_cfg_frames_per_multi;
  wire \rx_cfg_frames_per_multi_reg_n_0_[0] ;
  wire \rx_cfg_frames_per_multi_reg_n_0_[1] ;
  wire \rx_cfg_frames_per_multi_reg_n_0_[2] ;
  wire \rx_cfg_frames_per_multi_reg_n_0_[3] ;
  wire \rx_cfg_frames_per_multi_reg_n_0_[4] ;
  wire [11:0]rx_cfg_lanes_in_use;
  wire rx_cfg_octets_per_frame;
  wire \rx_cfg_octets_per_frame_reg_n_0_[0] ;
  wire \rx_cfg_octets_per_frame_reg_n_0_[1] ;
  wire \rx_cfg_octets_per_frame_reg_n_0_[2] ;
  wire \rx_cfg_octets_per_frame_reg_n_0_[3] ;
  wire \rx_cfg_octets_per_frame_reg_n_0_[4] ;
  wire \rx_cfg_octets_per_frame_reg_n_0_[5] ;
  wire \rx_cfg_octets_per_frame_reg_n_0_[6] ;
  wire \rx_cfg_octets_per_frame_reg_n_0_[7] ;
  wire rx_cfg_reset_i;
  wire rx_cfg_scr_enable_reg_n_0;
  wire rx_cfg_sticky_reset_reg_n_0;
  wire \rx_cfg_subclass_reg_n_0_[0] ;
  wire \rx_cfg_subclass_reg_n_0_[1] ;
  wire rx_cfg_support_lane_sync_reg_n_0;
  wire rx_cfg_sync;
  wire rx_cfg_test_modes;
  wire \rx_cfg_test_modes_reg_n_0_[0] ;
  wire \rx_cfg_test_modes_reg_n_0_[1] ;
  wire \rx_cfg_test_modes_reg_n_0_[2] ;
  wire \rx_cfg_test_modes_reg_n_0_[3] ;
  wire \rx_cfg_test_modes_reg_n_0_[4] ;
  wire rx_core_clk;
  wire rx_core_rst;
  wire rx_core_rst_i;
  wire [3:0]rx_end_of_frame;
  wire [3:0]rx_end_of_multiframe;
  wire [31:0]rx_frame_error;
  wire [255:0]rx_init0;
  wire [254:0]rx_init1;
  wire [252:0]rx_init2;
  wire [235:0]rx_init3;
  wire rx_reset;
  wire rx_reset_done;
  wire rx_reset_gt;
  wire [3:0]rx_start_of_frame;
  wire [3:0]rx_start_of_multiframe;
  wire \rx_stat_init_r0_reg_n_0_[24] ;
  wire \rx_stat_init_r0_reg_n_0_[25] ;
  wire \rx_stat_init_r0_reg_n_0_[26] ;
  wire \rx_stat_init_r0_reg_n_0_[27] ;
  wire \rx_stat_init_r0_reg_n_0_[28] ;
  wire \rx_stat_init_r0_reg_n_0_[29] ;
  wire \rx_stat_init_r0_reg_n_0_[30] ;
  wire \rx_stat_init_r0_reg_n_0_[31] ;
  wire \rx_stat_init_r1_reg_n_0_[0] ;
  wire \rx_stat_init_r1_reg_n_0_[1] ;
  wire \rx_stat_init_r1_reg_n_0_[2] ;
  wire \rx_stat_init_r1_reg_n_0_[3] ;
  wire \rx_stat_init_r1_reg_n_0_[4] ;
  wire \rx_stat_init_r2_reg_n_0_[24] ;
  wire \rx_stat_init_r2_reg_n_0_[25] ;
  wire \rx_stat_init_r2_reg_n_0_[26] ;
  wire \rx_stat_init_r2_reg_n_0_[27] ;
  wire \rx_stat_init_r2_reg_n_0_[28] ;
  wire \rx_stat_init_r3_reg_n_0_[6] ;
  wire \rx_stat_init_r3_reg_n_0_[7] ;
  wire \rx_stat_init_r3_reg_n_0_[8] ;
  wire rx_sync;
  wire rx_sysref;
  wire rx_sysref_captured_i;
  wire rx_sysref_captured_sync;
  wire rx_sysref_delay;
  wire rx_sysref_r;
  wire [255:0]rx_tdata;
  wire [255:0]rx_test_err_count;
  wire [255:0]rx_test_ila_count;
  wire [31:0]rx_test_link0_count;
  wire [31:0]rx_test_link1_count;
  wire [31:0]rx_test_link2_count;
  wire [31:0]rx_test_link3_count;
  wire [31:0]rx_test_link4_count;
  wire [31:0]rx_test_link5_count;
  wire [31:0]rx_test_link6_count;
  wire [31:0]rx_test_link7_count;
  wire [255:0]rx_test_mf_count;
  wire rx_tvalid;
  wire rxencommaalign_out;
  wire [31:0]rxstatus;
  wire [31:0]rxstatus2;
  wire rxstatus2_ack_tog;
  wire rxstatus2_ack_tog_r;
  wire rxstatus2_ack_tog_sync;
  wire [31:0]rxstatus2_r;
  wire rxstatus2_read;
  wire rxstatus2_req_r;
  wire rxstatus2_req_tog;
  wire rxstatus2_req_tog_sync;
  wire rxstatus_ack_tog;
  wire rxstatus_ack_tog_r;
  wire rxstatus_ack_tog_sync;
  wire [31:0]rxstatus_r;
  wire rxstatus_read;
  wire rxstatus_req_r;
  wire rxstatus_req_tog;
  wire rxstatus_req_tog_sync;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_i_jesd204_0_sysref_out_UNCONNECTED;
  wire NLW_i_jesd204_0_txready_UNCONNECTED;
  wire [236:12]NLW_i_jesd204_0_init0_UNCONNECTED;
  wire [255:31]NLW_i_jesd204_0_init1_UNCONNECTED;
  wire [255:29]NLW_i_jesd204_0_init2_UNCONNECTED;
  wire [255:12]NLW_i_jesd204_0_init3_UNCONNECTED;
  wire [61:0]NLW_i_jesd204_0_rx_buffer_adjust_UNCONNECTED;
  wire [28:24]NLW_i_jesd204_0_rxstatus_UNCONNECTED;
  wire [31:0]NLW_i_jesd204_0_txcharisk_UNCONNECTED;
  wire [255:0]NLW_i_jesd204_0_txdata_UNCONNECTED;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_66),
        .Q(IP2Bus_Data[0]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_56),
        .Q(IP2Bus_Data[10]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_55),
        .Q(IP2Bus_Data[11]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_54),
        .Q(IP2Bus_Data[12]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_53),
        .Q(IP2Bus_Data[13]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_52),
        .Q(IP2Bus_Data[14]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_51),
        .Q(IP2Bus_Data[15]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_50),
        .Q(IP2Bus_Data[16]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_49),
        .Q(IP2Bus_Data[17]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_48),
        .Q(IP2Bus_Data[18]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_47),
        .Q(IP2Bus_Data[19]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_65),
        .Q(IP2Bus_Data[1]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_46),
        .Q(IP2Bus_Data[20]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_45),
        .Q(IP2Bus_Data[21]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_44),
        .Q(IP2Bus_Data[22]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_43),
        .Q(IP2Bus_Data[23]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_42),
        .Q(IP2Bus_Data[24]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_41),
        .Q(IP2Bus_Data[25]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_40),
        .Q(IP2Bus_Data[26]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_39),
        .Q(IP2Bus_Data[27]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_38),
        .Q(IP2Bus_Data[28]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_37),
        .Q(IP2Bus_Data[29]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_64),
        .Q(IP2Bus_Data[2]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_36),
        .Q(IP2Bus_Data[30]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_35),
        .Q(IP2Bus_Data[31]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_63),
        .Q(IP2Bus_Data[3]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_62),
        .Q(IP2Bus_Data[4]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_61),
        .Q(IP2Bus_Data[5]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_60),
        .Q(IP2Bus_Data[6]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_59),
        .Q(IP2Bus_Data[7]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_58),
        .Q(IP2Bus_Data[8]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_57),
        .Q(IP2Bus_Data[9]),
        .R(1'b0));
  FDRE IP2Bus_RdAck_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_33),
        .Q(IP2Bus_RdAck_r),
        .R(1'b0));
  FDRE IP2Bus_RdAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_32),
        .Q(IP2Bus_RdAck),
        .R(1'b0));
  FDRE IP2Bus_RdAck_rr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_34),
        .Q(IP2Bus_RdAck_rr),
        .R(1'b0));
  jesd204_0_jesd204_0_count_err count_link0_errors
       (.clear(i_jesd204_0_reset_block_n_5),
        .gt0_rxdisperr(gt0_rxdisperr),
        .gt0_rxnotintable(gt0_rxnotintable),
        .out(rx_test_link0_count),
        .rx_core_clk(rx_core_clk));
  jesd204_0_jesd204_0_count_err_0 count_link1_errors
       (.clear(i_jesd204_0_reset_block_n_5),
        .gt1_rxdisperr(gt1_rxdisperr),
        .gt1_rxnotintable(gt1_rxnotintable),
        .out(rx_test_link1_count),
        .rx_core_clk(rx_core_clk));
  jesd204_0_jesd204_0_count_err_1 count_link2_errors
       (.clear(i_jesd204_0_reset_block_n_5),
        .gt2_rxdisperr(gt2_rxdisperr),
        .gt2_rxnotintable(gt2_rxnotintable),
        .out(rx_test_link2_count),
        .rx_core_clk(rx_core_clk));
  jesd204_0_jesd204_0_count_err_2 count_link3_errors
       (.clear(i_jesd204_0_reset_block_n_5),
        .gt3_rxdisperr(gt3_rxdisperr),
        .gt3_rxnotintable(gt3_rxnotintable),
        .out(rx_test_link3_count),
        .rx_core_clk(rx_core_clk));
  jesd204_0_jesd204_0_count_err_3 count_link4_errors
       (.clear(i_jesd204_0_reset_block_n_5),
        .gt4_rxdisperr(gt4_rxdisperr),
        .gt4_rxnotintable(gt4_rxnotintable),
        .out(rx_test_link4_count),
        .rx_core_clk(rx_core_clk));
  jesd204_0_jesd204_0_count_err_4 count_link5_errors
       (.clear(i_jesd204_0_reset_block_n_5),
        .gt5_rxdisperr(gt5_rxdisperr),
        .gt5_rxnotintable(gt5_rxnotintable),
        .out(rx_test_link5_count),
        .rx_core_clk(rx_core_clk));
  jesd204_0_jesd204_0_count_err_5 count_link6_errors
       (.clear(i_jesd204_0_reset_block_n_5),
        .gt6_rxdisperr(gt6_rxdisperr),
        .gt6_rxnotintable(gt6_rxnotintable),
        .out(rx_test_link6_count),
        .rx_core_clk(rx_core_clk));
  jesd204_0_jesd204_0_count_err_6 count_link7_errors
       (.clear(i_jesd204_0_reset_block_n_5),
        .gt7_rxdisperr(gt7_rxdisperr),
        .gt7_rxnotintable(gt7_rxnotintable),
        .out(rx_test_link7_count),
        .rx_core_clk(rx_core_clk));
  jesd204_0_jesd204_0_axi_lite_ipif i_axi_lite_ipif
       (.D({i_axi_lite_ipif_n_35,i_axi_lite_ipif_n_36,i_axi_lite_ipif_n_37,i_axi_lite_ipif_n_38,i_axi_lite_ipif_n_39,i_axi_lite_ipif_n_40,i_axi_lite_ipif_n_41,i_axi_lite_ipif_n_42,i_axi_lite_ipif_n_43,i_axi_lite_ipif_n_44,i_axi_lite_ipif_n_45,i_axi_lite_ipif_n_46,i_axi_lite_ipif_n_47,i_axi_lite_ipif_n_48,i_axi_lite_ipif_n_49,i_axi_lite_ipif_n_50,i_axi_lite_ipif_n_51,i_axi_lite_ipif_n_52,i_axi_lite_ipif_n_53,i_axi_lite_ipif_n_54,i_axi_lite_ipif_n_55,i_axi_lite_ipif_n_56,i_axi_lite_ipif_n_57,i_axi_lite_ipif_n_58,i_axi_lite_ipif_n_59,i_axi_lite_ipif_n_60,i_axi_lite_ipif_n_61,i_axi_lite_ipif_n_62,i_axi_lite_ipif_n_63,i_axi_lite_ipif_n_64,i_axi_lite_ipif_n_65,i_axi_lite_ipif_n_66}),
        .E(rx_sysref_delay),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] (i_axi_lite_ipif_n_33),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (i_axi_lite_ipif_n_34),
        .\GEN_USE_WSTRB.bus2ip_be_reg_reg[0] (i_axi_lite_ipif_n_12),
        .\IP2Bus_Data[0]_i_28 (rx_cfg_sync),
        .\IP2Bus_Data[11]_i_23 (p_213_in__0),
        .\IP2Bus_Data[11]_i_23_0 (rx_cfg_lanes_in_use),
        .\IP2Bus_Data[16]_i_18 ({p_14_in[16],p_14_in[12:8],p_16_in[20:16],p_16_in[25:24],p_16_in[12:0],p_20_in,p_39_in[16],p_39_in[12:8],p_41_in[20:16],p_41_in[25:24],p_41_in[12:0],p_45_in,p_64_in[16],p_64_in[12:8],p_66_in[20:16],p_66_in[25:24],p_66_in[12:0],p_70_in,p_89_in[16],p_89_in[12:8],p_91_in[20:16],p_91_in[25:24],p_91_in[12:0],p_95_in,p_114_in[16],p_114_in[12:8],p_116_in[20:16],p_116_in[25:24],p_116_in[12:0],p_120_in,p_139_in[16],p_139_in[12:8],p_141_in[20:16],p_141_in[25:24],p_141_in[12:0],p_145_in,p_164_in[16],p_164_in[12:8],p_166_in[20:16],p_166_in[25:24],p_166_in[12:0],p_170_in,p_186_in,p_185_in,p_189_in[20:16],p_189_in[25:24],p_189_in[12:0],\rx_stat_init_r1_reg_n_0_[4] ,\rx_stat_init_r1_reg_n_0_[3] ,\rx_stat_init_r1_reg_n_0_[2] ,\rx_stat_init_r1_reg_n_0_[1] ,\rx_stat_init_r1_reg_n_0_[0] }),
        .\IP2Bus_Data[16]_i_41 (rx_sysref_captured_sync),
        .\IP2Bus_Data[28]_i_4 ({p_14_in[28:24],p_12_in,p_39_in[28:24],p_37_in,p_64_in[28:24],p_62_in,p_89_in[28:24],p_87_in,p_114_in[28:24],p_112_in,p_139_in[28:24],p_137_in,p_164_in[28:24],p_162_in,\rx_stat_init_r2_reg_n_0_[28] ,\rx_stat_init_r2_reg_n_0_[27] ,\rx_stat_init_r2_reg_n_0_[26] ,\rx_stat_init_r2_reg_n_0_[25] ,\rx_stat_init_r2_reg_n_0_[24] ,p_183_in}),
        .\IP2Bus_Data[2]_i_17 ({p_24_in[2:0],p_24_in[10:8],p_10_in[16],p_10_in[8],p_10_in[3:0],p_49_in[2:0],p_49_in[10:8],p_35_in[16],p_35_in[8],p_35_in[3:0],p_74_in[2:0],p_74_in[10:8],p_60_in[16],p_60_in[8],p_60_in[3:0],p_99_in[2:0],p_99_in[10:8],p_85_in[16],p_85_in[8],p_85_in[3:0],p_124_in[2:0],p_124_in[10:8],p_110_in[16],p_110_in[8],p_110_in[3:0],p_149_in[2:0],p_149_in[10:8],p_135_in[16],p_135_in[8],p_135_in[3:0],p_174_in[2:0],p_174_in[10:8],p_160_in[16],p_160_in[8],p_160_in[3:0],p_194_in,\rx_stat_init_r3_reg_n_0_[8] ,\rx_stat_init_r3_reg_n_0_[7] ,\rx_stat_init_r3_reg_n_0_[6] ,p_181_in[16],p_181_in[8],p_181_in[3:0]}),
        .\IP2Bus_Data[31]_i_14 (rx_test_link5_count),
        .\IP2Bus_Data[31]_i_14_0 (rx_test_link4_count),
        .\IP2Bus_Data[31]_i_18 (rx_test_link6_count),
        .\IP2Bus_Data[31]_i_2 (rx_test_link3_count),
        .\IP2Bus_Data[31]_i_3 (rx_test_link7_count),
        .\IP2Bus_Data[31]_i_7 (rx_test_link0_count),
        .\IP2Bus_Data[31]_i_9 (rx_test_link2_count),
        .\IP2Bus_Data[4]_i_18 ({\rx_cfg_test_modes_reg_n_0_[4] ,\rx_cfg_test_modes_reg_n_0_[3] ,\rx_cfg_test_modes_reg_n_0_[2] ,\rx_cfg_test_modes_reg_n_0_[1] ,\rx_cfg_test_modes_reg_n_0_[0] }),
        .\IP2Bus_Data[4]_i_42 ({\rx_cfg_frames_per_multi_reg_n_0_[4] ,\rx_cfg_frames_per_multi_reg_n_0_[3] ,\rx_cfg_frames_per_multi_reg_n_0_[2] ,\rx_cfg_frames_per_multi_reg_n_0_[1] ,\rx_cfg_frames_per_multi_reg_n_0_[0] }),
        .\IP2Bus_Data[7]_i_16 ({p_22_in,p_14_in[0],p_18_in[28:24],p_18_in[20:16],p_18_in[11:0],p_47_in,p_39_in[0],p_43_in[28:24],p_43_in[20:16],p_43_in[11:0],p_72_in,p_64_in[0],p_68_in[28:24],p_68_in[20:16],p_68_in[11:0],p_97_in,p_89_in[0],p_93_in[28:24],p_93_in[20:16],p_93_in[11:0],p_122_in,p_114_in[0],p_118_in[28:24],p_118_in[20:16],p_118_in[11:0],p_147_in,p_139_in[0],p_143_in[28:24],p_143_in[20:16],p_143_in[11:0],p_172_in,p_164_in[0],p_168_in[28:24],p_168_in[20:16],p_168_in[11:0],\rx_stat_init_r0_reg_n_0_[31] ,\rx_stat_init_r0_reg_n_0_[30] ,\rx_stat_init_r0_reg_n_0_[29] ,\rx_stat_init_r0_reg_n_0_[28] ,\rx_stat_init_r0_reg_n_0_[27] ,\rx_stat_init_r0_reg_n_0_[26] ,\rx_stat_init_r0_reg_n_0_[25] ,\rx_stat_init_r0_reg_n_0_[24] ,p_184_in,p_191_in[28:24],p_191_in[20:16],p_191_in[11:0]}),
        .\IP2Bus_Data[7]_i_7 ({\rx_cfg_octets_per_frame_reg_n_0_[7] ,\rx_cfg_octets_per_frame_reg_n_0_[6] ,\rx_cfg_octets_per_frame_reg_n_0_[5] ,\rx_cfg_octets_per_frame_reg_n_0_[4] ,\rx_cfg_octets_per_frame_reg_n_0_[3] ,\rx_cfg_octets_per_frame_reg_n_0_[2] ,\rx_cfg_octets_per_frame_reg_n_0_[1] ,\rx_cfg_octets_per_frame_reg_n_0_[0] }),
        .\IP2Bus_Data[8]_i_30 (i_register_decode_n_85),
        .\IP2Bus_Data_reg[31] ({rxstatus_r[31:29],rxstatus_r[23:0]}),
        .IP2Bus_RdAck(IP2Bus_RdAck),
        .IP2Bus_RdAck_r(IP2Bus_RdAck_r),
        .IP2Bus_RdAck_reg(rxstatus2_ack_tog_sync),
        .IP2Bus_RdAck_rr(IP2Bus_RdAck_rr),
        .IP2Bus_RdAck_rr_reg(i_axi_lite_ipif_n_32),
        .Q(rxstatus2_r),
        .\bus2ip_addr_reg_reg[10] ({bank0_read[15],bank0_read[7]}),
        .\bus2ip_addr_reg_reg[10]_0 (rx_cfg_test_modes),
        .\bus2ip_addr_reg_reg[10]_1 (rx_cfg_octets_per_frame),
        .\bus2ip_addr_reg_reg[10]_2 (rx_cfg_frames_per_multi),
        .\bus2ip_addr_reg_reg[10]_3 ({i_axi_lite_ipif_n_30,i_axi_lite_ipif_n_31}),
        .\bus2ip_addr_reg_reg[9] (Bus2IP_Addr),
        .dest_out(rxstatus_ack_tog_sync),
        .disable_error_reporting(p_199_in__0),
        .out(rx_test_link1_count),
        .p_199_in(p_199_in),
        .p_1_in100_in(p_1_in100_in),
        .p_1_in104_in(p_1_in104_in),
        .p_1_in108_in(p_1_in108_in),
        .p_1_in112_in(p_1_in112_in),
        .p_1_in116_in(p_1_in116_in),
        .p_1_in120_in(p_1_in120_in),
        .p_1_in124_in(p_1_in124_in),
        .p_1_in128_in(p_1_in128_in),
        .p_1_in132_in(p_1_in132_in),
        .p_1_in136_in(p_1_in136_in),
        .p_1_in140_in(p_1_in140_in),
        .p_1_in144_in(p_1_in144_in),
        .p_1_in148_in(p_1_in148_in),
        .p_1_in152_in(p_1_in152_in),
        .p_1_in156_in(p_1_in156_in),
        .p_1_in158_in(p_1_in158_in),
        .p_1_in160_in(p_1_in160_in),
        .p_1_in162_in(p_1_in162_in),
        .p_1_in164_in(p_1_in164_in),
        .p_1_in166_in(p_1_in166_in),
        .p_1_in168_in(p_1_in168_in),
        .p_1_in170_in(p_1_in170_in),
        .p_1_in172_in(p_1_in172_in),
        .p_1_in174_in(p_1_in174_in),
        .p_1_in176_in(p_1_in176_in),
        .p_1_in178_in(p_1_in178_in),
        .p_1_in180_in(p_1_in180_in),
        .p_1_in188_in(p_1_in188_in),
        .p_1_in190_in(p_1_in190_in),
        .p_1_in192_in(p_1_in192_in),
        .p_1_in194_in(p_1_in194_in),
        .p_1_in196_in(p_1_in196_in),
        .p_1_in198_in(p_1_in198_in),
        .p_1_in200_in(p_1_in200_in),
        .p_1_in202_in(p_1_in202_in),
        .p_1_in204_in(p_1_in204_in),
        .p_1_in206_in(p_1_in206_in),
        .p_1_in208_in(p_1_in208_in),
        .p_1_in210_in(p_1_in210_in),
        .p_1_in212_in(p_1_in212_in),
        .p_1_in220_in(p_1_in220_in),
        .p_1_in222_in(p_1_in222_in),
        .p_1_in224_in(p_1_in224_in),
        .p_1_in226_in(p_1_in226_in),
        .p_1_in228_in(p_1_in228_in),
        .p_1_in230_in(p_1_in230_in),
        .p_1_in232_in(p_1_in232_in),
        .p_1_in234_in(p_1_in234_in),
        .p_1_in236_in(p_1_in236_in),
        .p_1_in238_in(p_1_in238_in),
        .p_1_in240_in(p_1_in240_in),
        .p_1_in242_in(p_1_in242_in),
        .p_1_in244_in(p_1_in244_in),
        .p_1_in252_in(p_1_in252_in),
        .p_1_in254_in(p_1_in254_in),
        .p_1_in256_in(p_1_in256_in),
        .p_1_in258_in(p_1_in258_in),
        .p_1_in260_in(p_1_in260_in),
        .p_1_in262_in(p_1_in262_in),
        .p_1_in264_in(p_1_in264_in),
        .p_1_in266_in(p_1_in266_in),
        .p_1_in268_in(p_1_in268_in),
        .p_1_in270_in(p_1_in270_in),
        .p_1_in272_in(p_1_in272_in),
        .p_1_in274_in(p_1_in274_in),
        .p_1_in276_in(p_1_in276_in),
        .p_1_in284_in(p_1_in284_in),
        .p_1_in286_in(p_1_in286_in),
        .p_1_in288_in(p_1_in288_in),
        .p_1_in290_in(p_1_in290_in),
        .p_1_in292_in(p_1_in292_in),
        .p_1_in294_in(p_1_in294_in),
        .p_1_in296_in(p_1_in296_in),
        .p_1_in298_in(p_1_in298_in),
        .p_1_in300_in(p_1_in300_in),
        .p_1_in302_in(p_1_in302_in),
        .p_1_in304_in(p_1_in304_in),
        .p_1_in306_in(p_1_in306_in),
        .p_1_in308_in(p_1_in308_in),
        .p_1_in316_in(p_1_in316_in),
        .p_1_in318_in(p_1_in318_in),
        .p_1_in320_in(p_1_in320_in),
        .p_1_in322_in(p_1_in322_in),
        .p_1_in324_in(p_1_in324_in),
        .p_1_in326_in(p_1_in326_in),
        .p_1_in328_in(p_1_in328_in),
        .p_1_in330_in(p_1_in330_in),
        .p_1_in332_in(p_1_in332_in),
        .p_1_in334_in(p_1_in334_in),
        .p_1_in336_in(p_1_in336_in),
        .p_1_in338_in(p_1_in338_in),
        .p_1_in340_in(p_1_in340_in),
        .p_1_in348_in(p_1_in348_in),
        .p_1_in350_in(p_1_in350_in),
        .p_1_in352_in(p_1_in352_in),
        .p_1_in354_in(p_1_in354_in),
        .p_1_in356_in(p_1_in356_in),
        .p_1_in358_in(p_1_in358_in),
        .p_1_in360_in(p_1_in360_in),
        .p_1_in362_in(p_1_in362_in),
        .p_1_in364_in(p_1_in364_in),
        .p_1_in366_in(p_1_in366_in),
        .p_1_in368_in(p_1_in368_in),
        .p_1_in370_in(p_1_in370_in),
        .p_1_in372_in(p_1_in372_in),
        .p_1_in96_in(p_1_in96_in),
        .p_213_in({p_213_in[16],p_213_in[0]}),
        .rx_buffer_adjust({rx_buffer_adjust[79:62],rx_buffer_adjust[59:52],rx_buffer_adjust[49:42],rx_buffer_adjust[39:32],rx_buffer_adjust[29:22],rx_buffer_adjust[19:12],rx_buffer_adjust[9:2]}),
        .rx_buffer_delay(rx_cfg_buffer_delay),
        .rx_cfg_early_release_reg(rx_cfg_early_release_reg_n_0),
        .rx_cfg_reset_i(rx_cfg_reset_i),
        .rx_cfg_sticky_reset_reg(rx_cfg_sticky_reset_reg_n_0),
        .\rx_cfg_subclass_reg[0] (\rx_cfg_subclass_reg_n_0_[0] ),
        .\rx_cfg_subclass_reg[1] (\rx_cfg_subclass_reg_n_0_[1] ),
        .rxstatus2_ack_tog_r(rxstatus2_ack_tog_r),
        .rxstatus2_req_r(rxstatus2_req_r),
        .rxstatus2_req_r_reg(i_axi_lite_ipif_n_16),
        .rxstatus_ack_tog_r(rxstatus_ack_tog_r),
        .rxstatus_req_r(rxstatus_req_r),
        .rxstatus_req_r_reg(i_axi_lite_ipif_n_19),
        .rxstatus_req_tog_reg(rxstatus_req_tog),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[11:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(i_axi_lite_ipif_n_67),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[11:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_reg_reg[31] (IP2Bus_Data),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[16],s_axi_wdata[9:8],s_axi_wdata[1:0]}),
        .\s_axi_wdata[0]_0 (i_axi_lite_ipif_n_14),
        .\s_axi_wdata[0]_1 (i_axi_lite_ipif_n_22),
        .\s_axi_wdata[0]_2 (i_axi_lite_ipif_n_23),
        .\s_axi_wdata[0]_3 (i_axi_lite_ipif_n_24),
        .\s_axi_wdata[0]_4 (i_axi_lite_ipif_n_26),
        .\s_axi_wdata[16] (i_axi_lite_ipif_n_25),
        .\s_axi_wdata[1]_0 (i_axi_lite_ipif_n_21),
        .\s_axi_wdata[8] (i_axi_lite_ipif_n_11),
        .\s_axi_wdata[8]_0 (i_axi_lite_ipif_n_13),
        .\s_axi_wdata[8]_1 (i_axi_lite_ipif_n_15),
        .\s_axi_wdata[9] (i_axi_lite_ipif_n_10),
        .s_axi_wdata_0_sp_1(i_axi_lite_ipif_n_9),
        .s_axi_wdata_1_sp_1(i_axi_lite_ipif_n_8),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb[2:0]),
        .s_axi_wvalid(s_axi_wvalid),
        .scram_enable(rx_cfg_scr_enable_reg_n_0),
        .src_arst(rx_core_rst_i),
        .src_in(rxstatus2_req_tog),
        .support_lane_sync(rx_cfg_support_lane_sync_reg_n_0),
        .test_err_count(rx_test_err_count),
        .test_ila_count(rx_test_ila_count),
        .test_mf_count(rx_test_mf_count));
  (* C_COMPONENT_NAME = "jesd204_0" *) 
  (* C_FAMILY = "virtex7" *) 
  (* C_IS_EVAL = "0" *) 
  (* C_LANES = "8" *) 
  (* C_LMFC_BUFFER_SIZE = "6" *) 
  (* C_NODE_IS_TRANSMIT = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  jesd204_0_jesd204_v7_2_4_top i_jesd204_0
       (.active_lanes({1'b0,1'b0,1'b0,1'b0,rx_cfg_lanes_in_use[7:0]}),
        .clk(rx_core_clk),
        .disable_error_reporting(p_199_in__0),
        .early_release(1'b0),
        .encommaalign(rxencommaalign_out),
        .end_of_frame(rx_end_of_frame),
        .end_of_multiframe(rx_end_of_multiframe),
        .frame_error(rx_frame_error),
        .frames_per_multiframe({\rx_cfg_frames_per_multi_reg_n_0_[4] ,\rx_cfg_frames_per_multi_reg_n_0_[3] ,\rx_cfg_frames_per_multi_reg_n_0_[2] ,\rx_cfg_frames_per_multi_reg_n_0_[1] ,\rx_cfg_frames_per_multi_reg_n_0_[0] }),
        .in_sync(in_sync),
        .init0(rx_init0),
        .init1({NLW_i_jesd204_0_init1_UNCONNECTED[255],rx_init1}),
        .init2({NLW_i_jesd204_0_init2_UNCONNECTED[255:253],rx_init2}),
        .init3({NLW_i_jesd204_0_init3_UNCONNECTED[255:236],rx_init3}),
        .lmfc_pulse_delay(p_213_in__0),
        .multi_frames({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .octets_per_frame({\rx_cfg_octets_per_frame_reg_n_0_[7] ,\rx_cfg_octets_per_frame_reg_n_0_[6] ,\rx_cfg_octets_per_frame_reg_n_0_[5] ,\rx_cfg_octets_per_frame_reg_n_0_[4] ,\rx_cfg_octets_per_frame_reg_n_0_[3] ,\rx_cfg_octets_per_frame_reg_n_0_[2] ,\rx_cfg_octets_per_frame_reg_n_0_[1] ,\rx_cfg_octets_per_frame_reg_n_0_[0] }),
        .rst(rx_core_rst),
        .rx_buffer_adjust({rx_buffer_adjust,NLW_i_jesd204_0_rx_buffer_adjust_UNCONNECTED[1:0]}),
        .rx_buffer_delay(rx_cfg_buffer_delay),
        .rx_sync(rx_sync),
        .rxcharisk({gt7_rxcharisk,gt6_rxcharisk,gt5_rxcharisk,gt4_rxcharisk,gt3_rxcharisk,gt2_rxcharisk,gt1_rxcharisk,gt0_rxcharisk}),
        .rxdata({gt7_rxdata,gt6_rxdata,gt5_rxdata,gt4_rxdata,gt3_rxdata,gt2_rxdata,gt1_rxdata,gt0_rxdata}),
        .rxdataout(rx_tdata),
        .rxdatavalid(rx_tvalid),
        .rxdisperr({gt7_rxdisperr,gt6_rxdisperr,gt5_rxdisperr,gt4_rxdisperr,gt3_rxdisperr,gt2_rxdisperr,gt1_rxdisperr,gt0_rxdisperr}),
        .rxnotintable({gt7_rxnotintable,gt6_rxnotintable,gt5_rxnotintable,gt4_rxnotintable,gt3_rxnotintable,gt2_rxnotintable,gt1_rxnotintable,gt0_rxnotintable}),
        .rxstatus(rxstatus),
        .rxstatus2(rxstatus2),
        .rxstatus2_read(rxstatus2_read),
        .rxstatus_read(rxstatus_read),
        .scram_enable(rx_cfg_scr_enable_reg_n_0),
        .start_of_frame(rx_start_of_frame),
        .start_of_multiframe(rx_start_of_multiframe),
        .subclass({\rx_cfg_subclass_reg_n_0_[1] ,\rx_cfg_subclass_reg_n_0_[0] }),
        .support_lane_sync(rx_cfg_support_lane_sync_reg_n_0),
        .sysref_always(p_213_in[0]),
        .sysref_captured(rx_sysref_captured_i),
        .sysref_in(rx_sysref_r),
        .sysref_out(NLW_i_jesd204_0_sysref_out_UNCONNECTED),
        .sysref_resync(p_213_in[16]),
        .test_err_count(rx_test_err_count),
        .test_ila_count(rx_test_ila_count),
        .test_mf_count(rx_test_mf_count),
        .test_modes({\rx_cfg_test_modes_reg_n_0_[1] ,\rx_cfg_test_modes_reg_n_0_[0] }),
        .tx_cfg_adjcnt({1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_adjdir(1'b0),
        .tx_cfg_bid({1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_cf({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_cs({1'b0,1'b0}),
        .tx_cfg_cs_all(1'b0),
        .tx_cfg_did({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_f({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_hd(1'b0),
        .tx_cfg_k({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_lid0({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_lid1({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_lid2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_lid3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_lid4({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_lid5({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_lid6({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_lid7({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_m({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_n({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_np({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_phadj(1'b0),
        .tx_cfg_res1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_res2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_s({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_cfg_scr(1'b0),
        .tx_sync(1'b0),
        .txcharisk(NLW_i_jesd204_0_txcharisk_UNCONNECTED[31:0]),
        .txdata(NLW_i_jesd204_0_txdata_UNCONNECTED[255:0]),
        .txdatain({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txready(NLW_i_jesd204_0_txready_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    i_jesd204_0_i_1
       (.I0(rxstatus_ack_tog),
        .I1(rxstatus_req_tog_sync),
        .O(rxstatus_read));
  LUT2 #(
    .INIT(4'h6)) 
    i_jesd204_0_i_2
       (.I0(rxstatus2_ack_tog),
        .I1(rxstatus2_req_tog_sync),
        .O(rxstatus2_read));
  jesd204_0_jesd204_0_reset_block i_jesd204_0_reset_block
       (.clear(i_jesd204_0_reset_block_n_5),
        .dest_arst(rx_core_rst),
        .dest_out(rxstatus_req_tog_sync),
        .p_199_in(p_199_in),
        .rx_aresetn(rx_aresetn),
        .rx_cfg_reset_i(rx_cfg_reset_i),
        .rx_core_clk(rx_core_clk),
        .rx_reset(rx_reset),
        .rx_reset_done(rx_reset_done),
        .rx_reset_gt(rx_reset_gt),
        .rxstatus2_ack_tog_reg(rxstatus2_req_tog_sync),
        .s_axi_aclk(s_axi_aclk),
        .src_arst(rx_core_rst_i),
        .\syncstages_ff_reg[4] (i_jesd204_0_reset_block_n_2),
        .\syncstages_ff_reg[4]_0 (i_jesd204_0_reset_block_n_3));
  jesd204_0_jesd204_0_register_decode i_register_decode
       (.\IP2Bus_Data[28]_i_128_0 (Bus2IP_Addr),
        .\bus2ip_addr_reg_reg[6] (i_register_decode_n_85),
        .p_1_in100_in(p_1_in100_in),
        .p_1_in104_in(p_1_in104_in),
        .p_1_in108_in(p_1_in108_in),
        .p_1_in112_in(p_1_in112_in),
        .p_1_in116_in(p_1_in116_in),
        .p_1_in120_in(p_1_in120_in),
        .p_1_in124_in(p_1_in124_in),
        .p_1_in128_in(p_1_in128_in),
        .p_1_in132_in(p_1_in132_in),
        .p_1_in136_in(p_1_in136_in),
        .p_1_in140_in(p_1_in140_in),
        .p_1_in144_in(p_1_in144_in),
        .p_1_in148_in(p_1_in148_in),
        .p_1_in152_in(p_1_in152_in),
        .p_1_in156_in(p_1_in156_in),
        .p_1_in158_in(p_1_in158_in),
        .p_1_in160_in(p_1_in160_in),
        .p_1_in162_in(p_1_in162_in),
        .p_1_in164_in(p_1_in164_in),
        .p_1_in166_in(p_1_in166_in),
        .p_1_in168_in(p_1_in168_in),
        .p_1_in170_in(p_1_in170_in),
        .p_1_in172_in(p_1_in172_in),
        .p_1_in174_in(p_1_in174_in),
        .p_1_in176_in(p_1_in176_in),
        .p_1_in178_in(p_1_in178_in),
        .p_1_in180_in(p_1_in180_in),
        .p_1_in188_in(p_1_in188_in),
        .p_1_in190_in(p_1_in190_in),
        .p_1_in192_in(p_1_in192_in),
        .p_1_in194_in(p_1_in194_in),
        .p_1_in196_in(p_1_in196_in),
        .p_1_in198_in(p_1_in198_in),
        .p_1_in200_in(p_1_in200_in),
        .p_1_in202_in(p_1_in202_in),
        .p_1_in204_in(p_1_in204_in),
        .p_1_in206_in(p_1_in206_in),
        .p_1_in208_in(p_1_in208_in),
        .p_1_in210_in(p_1_in210_in),
        .p_1_in212_in(p_1_in212_in),
        .p_1_in220_in(p_1_in220_in),
        .p_1_in222_in(p_1_in222_in),
        .p_1_in224_in(p_1_in224_in),
        .p_1_in226_in(p_1_in226_in),
        .p_1_in228_in(p_1_in228_in),
        .p_1_in230_in(p_1_in230_in),
        .p_1_in232_in(p_1_in232_in),
        .p_1_in234_in(p_1_in234_in),
        .p_1_in236_in(p_1_in236_in),
        .p_1_in238_in(p_1_in238_in),
        .p_1_in240_in(p_1_in240_in),
        .p_1_in242_in(p_1_in242_in),
        .p_1_in244_in(p_1_in244_in),
        .p_1_in252_in(p_1_in252_in),
        .p_1_in254_in(p_1_in254_in),
        .p_1_in256_in(p_1_in256_in),
        .p_1_in258_in(p_1_in258_in),
        .p_1_in260_in(p_1_in260_in),
        .p_1_in262_in(p_1_in262_in),
        .p_1_in264_in(p_1_in264_in),
        .p_1_in266_in(p_1_in266_in),
        .p_1_in268_in(p_1_in268_in),
        .p_1_in270_in(p_1_in270_in),
        .p_1_in272_in(p_1_in272_in),
        .p_1_in274_in(p_1_in274_in),
        .p_1_in276_in(p_1_in276_in),
        .p_1_in284_in(p_1_in284_in),
        .p_1_in286_in(p_1_in286_in),
        .p_1_in288_in(p_1_in288_in),
        .p_1_in290_in(p_1_in290_in),
        .p_1_in292_in(p_1_in292_in),
        .p_1_in294_in(p_1_in294_in),
        .p_1_in296_in(p_1_in296_in),
        .p_1_in298_in(p_1_in298_in),
        .p_1_in300_in(p_1_in300_in),
        .p_1_in302_in(p_1_in302_in),
        .p_1_in304_in(p_1_in304_in),
        .p_1_in306_in(p_1_in306_in),
        .p_1_in308_in(p_1_in308_in),
        .p_1_in316_in(p_1_in316_in),
        .p_1_in318_in(p_1_in318_in),
        .p_1_in320_in(p_1_in320_in),
        .p_1_in322_in(p_1_in322_in),
        .p_1_in324_in(p_1_in324_in),
        .p_1_in326_in(p_1_in326_in),
        .p_1_in328_in(p_1_in328_in),
        .p_1_in330_in(p_1_in330_in),
        .p_1_in332_in(p_1_in332_in),
        .p_1_in334_in(p_1_in334_in),
        .p_1_in336_in(p_1_in336_in),
        .p_1_in338_in(p_1_in338_in),
        .p_1_in340_in(p_1_in340_in),
        .p_1_in348_in(p_1_in348_in),
        .p_1_in350_in(p_1_in350_in),
        .p_1_in352_in(p_1_in352_in),
        .p_1_in354_in(p_1_in354_in),
        .p_1_in356_in(p_1_in356_in),
        .p_1_in358_in(p_1_in358_in),
        .p_1_in360_in(p_1_in360_in),
        .p_1_in362_in(p_1_in362_in),
        .p_1_in364_in(p_1_in364_in),
        .p_1_in366_in(p_1_in366_in),
        .p_1_in368_in(p_1_in368_in),
        .p_1_in370_in(p_1_in370_in),
        .p_1_in372_in(p_1_in372_in),
        .p_1_in96_in(p_1_in96_in));
  FDRE \rx_cfg_buffer_delay_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_12),
        .D(s_axi_wdata[0]),
        .Q(rx_cfg_buffer_delay[0]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_buffer_delay_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_12),
        .D(s_axi_wdata[1]),
        .Q(rx_cfg_buffer_delay[1]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_buffer_delay_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_12),
        .D(s_axi_wdata[2]),
        .Q(rx_cfg_buffer_delay[2]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_buffer_delay_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_12),
        .D(s_axi_wdata[3]),
        .Q(rx_cfg_buffer_delay[3]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_buffer_delay_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_12),
        .D(s_axi_wdata[4]),
        .Q(rx_cfg_buffer_delay[4]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_buffer_delay_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_12),
        .D(s_axi_wdata[5]),
        .Q(rx_cfg_buffer_delay[5]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_buffer_delay_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_12),
        .D(s_axi_wdata[6]),
        .Q(rx_cfg_buffer_delay[6]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_buffer_delay_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_12),
        .D(s_axi_wdata[7]),
        .Q(rx_cfg_buffer_delay[7]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_buffer_delay_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_11),
        .Q(rx_cfg_buffer_delay[8]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_buffer_delay_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_10),
        .Q(rx_cfg_buffer_delay[9]),
        .R(i_axi_lite_ipif_n_67));
  FDRE rx_cfg_disable_error_reporting_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_15),
        .Q(p_199_in__0),
        .R(i_axi_lite_ipif_n_67));
  FDRE rx_cfg_early_release_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_13),
        .Q(rx_cfg_early_release_reg_n_0),
        .R(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_frames_per_multi_reg[0] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_frames_per_multi),
        .D(s_axi_wdata[0]),
        .Q(\rx_cfg_frames_per_multi_reg_n_0_[0] ),
        .S(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_frames_per_multi_reg[1] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_frames_per_multi),
        .D(s_axi_wdata[1]),
        .Q(\rx_cfg_frames_per_multi_reg_n_0_[1] ),
        .R(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_frames_per_multi_reg[2] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_frames_per_multi),
        .D(s_axi_wdata[2]),
        .Q(\rx_cfg_frames_per_multi_reg_n_0_[2] ),
        .S(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_frames_per_multi_reg[3] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_frames_per_multi),
        .D(s_axi_wdata[3]),
        .Q(\rx_cfg_frames_per_multi_reg_n_0_[3] ),
        .S(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_frames_per_multi_reg[4] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_frames_per_multi),
        .D(s_axi_wdata[4]),
        .Q(\rx_cfg_frames_per_multi_reg_n_0_[4] ),
        .S(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_lanes_in_use_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_31),
        .D(s_axi_wdata[0]),
        .Q(rx_cfg_lanes_in_use[0]),
        .S(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_lanes_in_use_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_30),
        .D(s_axi_wdata[10]),
        .Q(rx_cfg_lanes_in_use[10]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_lanes_in_use_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_30),
        .D(s_axi_wdata[11]),
        .Q(rx_cfg_lanes_in_use[11]),
        .R(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_lanes_in_use_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_31),
        .D(s_axi_wdata[1]),
        .Q(rx_cfg_lanes_in_use[1]),
        .S(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_lanes_in_use_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_31),
        .D(s_axi_wdata[2]),
        .Q(rx_cfg_lanes_in_use[2]),
        .S(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_lanes_in_use_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_31),
        .D(s_axi_wdata[3]),
        .Q(rx_cfg_lanes_in_use[3]),
        .S(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_lanes_in_use_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_31),
        .D(s_axi_wdata[4]),
        .Q(rx_cfg_lanes_in_use[4]),
        .S(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_lanes_in_use_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_31),
        .D(s_axi_wdata[5]),
        .Q(rx_cfg_lanes_in_use[5]),
        .S(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_lanes_in_use_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_31),
        .D(s_axi_wdata[6]),
        .Q(rx_cfg_lanes_in_use[6]),
        .S(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_lanes_in_use_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_31),
        .D(s_axi_wdata[7]),
        .Q(rx_cfg_lanes_in_use[7]),
        .S(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_lanes_in_use_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_30),
        .D(s_axi_wdata[8]),
        .Q(rx_cfg_lanes_in_use[8]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_lanes_in_use_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_30),
        .D(s_axi_wdata[9]),
        .Q(rx_cfg_lanes_in_use[9]),
        .R(i_axi_lite_ipif_n_67));
  FDRE rx_cfg_link_test_enable_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_14),
        .Q(p_199_in),
        .R(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_octets_per_frame_reg[0] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_octets_per_frame),
        .D(s_axi_wdata[0]),
        .Q(\rx_cfg_octets_per_frame_reg_n_0_[0] ),
        .S(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_octets_per_frame_reg[1] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_octets_per_frame),
        .D(s_axi_wdata[1]),
        .Q(\rx_cfg_octets_per_frame_reg_n_0_[1] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_octets_per_frame_reg[2] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_octets_per_frame),
        .D(s_axi_wdata[2]),
        .Q(\rx_cfg_octets_per_frame_reg_n_0_[2] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_octets_per_frame_reg[3] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_octets_per_frame),
        .D(s_axi_wdata[3]),
        .Q(\rx_cfg_octets_per_frame_reg_n_0_[3] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_octets_per_frame_reg[4] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_octets_per_frame),
        .D(s_axi_wdata[4]),
        .Q(\rx_cfg_octets_per_frame_reg_n_0_[4] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_octets_per_frame_reg[5] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_octets_per_frame),
        .D(s_axi_wdata[5]),
        .Q(\rx_cfg_octets_per_frame_reg_n_0_[5] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_octets_per_frame_reg[6] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_octets_per_frame),
        .D(s_axi_wdata[6]),
        .Q(\rx_cfg_octets_per_frame_reg_n_0_[6] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_octets_per_frame_reg[7] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_octets_per_frame),
        .D(s_axi_wdata[7]),
        .Q(\rx_cfg_octets_per_frame_reg_n_0_[7] ),
        .R(i_axi_lite_ipif_n_67));
  FDSE rx_cfg_reset_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_22),
        .Q(rx_cfg_reset_i),
        .S(i_axi_lite_ipif_n_67));
  FDRE rx_cfg_scr_enable_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_23),
        .Q(rx_cfg_scr_enable_reg_n_0),
        .R(i_axi_lite_ipif_n_67));
  FDRE rx_cfg_sticky_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_21),
        .Q(rx_cfg_sticky_reset_reg_n_0),
        .R(i_axi_lite_ipif_n_67));
  FDSE \rx_cfg_subclass_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_9),
        .Q(\rx_cfg_subclass_reg_n_0_[0] ),
        .S(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_subclass_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_8),
        .Q(\rx_cfg_subclass_reg_n_0_[1] ),
        .R(i_axi_lite_ipif_n_67));
  FDSE rx_cfg_support_lane_sync_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_26),
        .Q(rx_cfg_support_lane_sync_reg_n_0),
        .S(i_axi_lite_ipif_n_67));
  FDSE rx_cfg_sysref_always_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_24),
        .Q(p_213_in[0]),
        .S(i_axi_lite_ipif_n_67));
  FDRE rx_cfg_sysref_resync_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_25),
        .Q(p_213_in[16]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_test_modes_reg[0] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_test_modes),
        .D(s_axi_wdata[0]),
        .Q(\rx_cfg_test_modes_reg_n_0_[0] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_test_modes_reg[1] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_test_modes),
        .D(s_axi_wdata[1]),
        .Q(\rx_cfg_test_modes_reg_n_0_[1] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_test_modes_reg[2] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_test_modes),
        .D(s_axi_wdata[2]),
        .Q(\rx_cfg_test_modes_reg_n_0_[2] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_test_modes_reg[3] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_test_modes),
        .D(s_axi_wdata[3]),
        .Q(\rx_cfg_test_modes_reg_n_0_[3] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_cfg_test_modes_reg[4] 
       (.C(s_axi_aclk),
        .CE(rx_cfg_test_modes),
        .D(s_axi_wdata[4]),
        .Q(\rx_cfg_test_modes_reg_n_0_[4] ),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_stat_init_r0_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[0]),
        .Q(p_191_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[100] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[100]),
        .Q(p_118_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[101] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[101]),
        .Q(p_118_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[102] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[102]),
        .Q(p_118_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[103] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[103]),
        .Q(p_118_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[104] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[104]),
        .Q(p_118_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[105] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[105]),
        .Q(p_118_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[106] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[106]),
        .Q(p_118_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[107] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[107]),
        .Q(p_118_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[109] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[109]),
        .Q(p_118_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[10] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[10]),
        .Q(p_191_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[110] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[110]),
        .Q(p_118_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[111] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[111]),
        .Q(p_118_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[112] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[112]),
        .Q(p_118_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[113] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[113]),
        .Q(p_118_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[114] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[114]),
        .Q(p_118_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[115] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[115]),
        .Q(p_118_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[116] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[116]),
        .Q(p_118_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[117] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[117]),
        .Q(p_118_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[118] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[118]),
        .Q(p_118_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[119] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[119]),
        .Q(p_114_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[11] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[11]),
        .Q(p_191_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[120] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[120]),
        .Q(p_122_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[121] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[121]),
        .Q(p_122_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[122] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[122]),
        .Q(p_122_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[123] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[123]),
        .Q(p_122_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[124] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[124]),
        .Q(p_122_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[125] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[125]),
        .Q(p_122_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[126] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[126]),
        .Q(p_122_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[127] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[127]),
        .Q(p_122_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[128] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[128]),
        .Q(p_93_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[129] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[129]),
        .Q(p_93_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[130] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[130]),
        .Q(p_93_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[131] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[131]),
        .Q(p_93_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[132] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[132]),
        .Q(p_93_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[133] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[133]),
        .Q(p_93_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[134] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[134]),
        .Q(p_93_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[135] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[135]),
        .Q(p_93_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[136] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[136]),
        .Q(p_93_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[137] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[137]),
        .Q(p_93_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[138] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[138]),
        .Q(p_93_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[139] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[139]),
        .Q(p_93_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[13] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[13]),
        .Q(p_191_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[141] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[141]),
        .Q(p_93_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[142] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[142]),
        .Q(p_93_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[143] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[143]),
        .Q(p_93_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[144] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[144]),
        .Q(p_93_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[145] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[145]),
        .Q(p_93_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[146] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[146]),
        .Q(p_93_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[147] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[147]),
        .Q(p_93_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[148] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[148]),
        .Q(p_93_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[149] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[149]),
        .Q(p_93_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[14] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[14]),
        .Q(p_191_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[150] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[150]),
        .Q(p_93_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[151] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[151]),
        .Q(p_89_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[152] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[152]),
        .Q(p_97_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[153] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[153]),
        .Q(p_97_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[154] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[154]),
        .Q(p_97_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[155] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[155]),
        .Q(p_97_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[156] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[156]),
        .Q(p_97_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[157] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[157]),
        .Q(p_97_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[158] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[158]),
        .Q(p_97_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[159] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[159]),
        .Q(p_97_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[15] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[15]),
        .Q(p_191_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[160] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[160]),
        .Q(p_68_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[161] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[161]),
        .Q(p_68_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[162] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[162]),
        .Q(p_68_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[163] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[163]),
        .Q(p_68_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[164] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[164]),
        .Q(p_68_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[165] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[165]),
        .Q(p_68_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[166] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[166]),
        .Q(p_68_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[167] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[167]),
        .Q(p_68_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[168] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[168]),
        .Q(p_68_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[169] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[169]),
        .Q(p_68_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[16] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[16]),
        .Q(p_191_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[170] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[170]),
        .Q(p_68_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[171] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[171]),
        .Q(p_68_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[173] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[173]),
        .Q(p_68_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[174] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[174]),
        .Q(p_68_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[175] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[175]),
        .Q(p_68_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[176] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[176]),
        .Q(p_68_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[177] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[177]),
        .Q(p_68_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[178] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[178]),
        .Q(p_68_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[179] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[179]),
        .Q(p_68_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[17] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[17]),
        .Q(p_191_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[180] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[180]),
        .Q(p_68_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[181] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[181]),
        .Q(p_68_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[182] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[182]),
        .Q(p_68_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[183] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[183]),
        .Q(p_64_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[184] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[184]),
        .Q(p_72_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[185] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[185]),
        .Q(p_72_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[186] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[186]),
        .Q(p_72_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[187] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[187]),
        .Q(p_72_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[188] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[188]),
        .Q(p_72_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[189] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[189]),
        .Q(p_72_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[18] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[18]),
        .Q(p_191_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[190] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[190]),
        .Q(p_72_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[191] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[191]),
        .Q(p_72_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[192] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[192]),
        .Q(p_43_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[193] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[193]),
        .Q(p_43_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[194] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[194]),
        .Q(p_43_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[195] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[195]),
        .Q(p_43_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[196] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[196]),
        .Q(p_43_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[197] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[197]),
        .Q(p_43_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[198] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[198]),
        .Q(p_43_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[199] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[199]),
        .Q(p_43_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[19] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[19]),
        .Q(p_191_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[1]),
        .Q(p_191_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[200] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[200]),
        .Q(p_43_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[201] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[201]),
        .Q(p_43_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[202] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[202]),
        .Q(p_43_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[203] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[203]),
        .Q(p_43_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[205] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[205]),
        .Q(p_43_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[206] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[206]),
        .Q(p_43_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[207] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[207]),
        .Q(p_43_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[208] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[208]),
        .Q(p_43_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[209] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[209]),
        .Q(p_43_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[20] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[20]),
        .Q(p_191_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[210] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[210]),
        .Q(p_43_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[211] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[211]),
        .Q(p_43_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[212] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[212]),
        .Q(p_43_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[213] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[213]),
        .Q(p_43_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[214] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[214]),
        .Q(p_43_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[215] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[215]),
        .Q(p_39_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[216] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[216]),
        .Q(p_47_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[217] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[217]),
        .Q(p_47_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[218] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[218]),
        .Q(p_47_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[219] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[219]),
        .Q(p_47_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[21] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[21]),
        .Q(p_191_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[220] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[220]),
        .Q(p_47_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[221] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[221]),
        .Q(p_47_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[222] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[222]),
        .Q(p_47_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[223] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[223]),
        .Q(p_47_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[224] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[224]),
        .Q(p_18_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[225] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[225]),
        .Q(p_18_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[226] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[226]),
        .Q(p_18_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[227] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[227]),
        .Q(p_18_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[228] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[228]),
        .Q(p_18_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[229] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[229]),
        .Q(p_18_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[22] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[22]),
        .Q(p_191_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[230] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[230]),
        .Q(p_18_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[231] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[231]),
        .Q(p_18_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[232] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[232]),
        .Q(p_18_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[233] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[233]),
        .Q(p_18_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[234] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[234]),
        .Q(p_18_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[235] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[235]),
        .Q(p_18_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[237] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[237]),
        .Q(p_18_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[238] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[238]),
        .Q(p_18_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[239] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[239]),
        .Q(p_18_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[23] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[23]),
        .Q(p_184_in),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[240] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[240]),
        .Q(p_18_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[241] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[241]),
        .Q(p_18_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[242] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[242]),
        .Q(p_18_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[243] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[243]),
        .Q(p_18_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[244] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[244]),
        .Q(p_18_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[245] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[245]),
        .Q(p_18_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[246] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[246]),
        .Q(p_18_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[247] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[247]),
        .Q(p_14_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[248] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[248]),
        .Q(p_22_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[249] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[249]),
        .Q(p_22_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[24] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[24]),
        .Q(\rx_stat_init_r0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[250] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[250]),
        .Q(p_22_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[251] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[251]),
        .Q(p_22_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[252] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[252]),
        .Q(p_22_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[253] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[253]),
        .Q(p_22_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[254] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[254]),
        .Q(p_22_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[255] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[255]),
        .Q(p_22_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[25] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[25]),
        .Q(\rx_stat_init_r0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[26] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[26]),
        .Q(\rx_stat_init_r0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[27] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[27]),
        .Q(\rx_stat_init_r0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[28] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[28]),
        .Q(\rx_stat_init_r0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[29] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[29]),
        .Q(\rx_stat_init_r0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[2]),
        .Q(p_191_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[30] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[30]),
        .Q(\rx_stat_init_r0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[31] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[31]),
        .Q(\rx_stat_init_r0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[32] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[32]),
        .Q(p_168_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[33] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[33]),
        .Q(p_168_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[34] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[34]),
        .Q(p_168_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[35] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[35]),
        .Q(p_168_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[36] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[36]),
        .Q(p_168_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[37] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[37]),
        .Q(p_168_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[38] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[38]),
        .Q(p_168_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[39] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[39]),
        .Q(p_168_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[3]),
        .Q(p_191_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[40] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[40]),
        .Q(p_168_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[41] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[41]),
        .Q(p_168_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[42] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[42]),
        .Q(p_168_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[43] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[43]),
        .Q(p_168_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[45] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[45]),
        .Q(p_168_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[46] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[46]),
        .Q(p_168_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[47] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[47]),
        .Q(p_168_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[48] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[48]),
        .Q(p_168_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[49] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[49]),
        .Q(p_168_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[4] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[4]),
        .Q(p_191_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[50] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[50]),
        .Q(p_168_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[51] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[51]),
        .Q(p_168_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[52] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[52]),
        .Q(p_168_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[53] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[53]),
        .Q(p_168_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[54] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[54]),
        .Q(p_168_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[55] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[55]),
        .Q(p_164_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[56] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[56]),
        .Q(p_172_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[57] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[57]),
        .Q(p_172_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[58] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[58]),
        .Q(p_172_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[59] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[59]),
        .Q(p_172_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[5] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[5]),
        .Q(p_191_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[60] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[60]),
        .Q(p_172_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[61] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[61]),
        .Q(p_172_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[62] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[62]),
        .Q(p_172_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[63] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[63]),
        .Q(p_172_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[64] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[64]),
        .Q(p_143_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[65] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[65]),
        .Q(p_143_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[66] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[66]),
        .Q(p_143_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[67] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[67]),
        .Q(p_143_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[68] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[68]),
        .Q(p_143_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[69] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[69]),
        .Q(p_143_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[6] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[6]),
        .Q(p_191_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[70] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[70]),
        .Q(p_143_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[71] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[71]),
        .Q(p_143_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[72] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[72]),
        .Q(p_143_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[73] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[73]),
        .Q(p_143_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[74] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[74]),
        .Q(p_143_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[75] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[75]),
        .Q(p_143_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[77] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[77]),
        .Q(p_143_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[78] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[78]),
        .Q(p_143_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[79] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[79]),
        .Q(p_143_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[7] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[7]),
        .Q(p_191_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[80] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[80]),
        .Q(p_143_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[81] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[81]),
        .Q(p_143_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[82] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[82]),
        .Q(p_143_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[83] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[83]),
        .Q(p_143_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[84] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[84]),
        .Q(p_143_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[85] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[85]),
        .Q(p_143_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[86] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[86]),
        .Q(p_143_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[87] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[87]),
        .Q(p_139_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[88] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[88]),
        .Q(p_147_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[89] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[89]),
        .Q(p_147_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[8] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[8]),
        .Q(p_191_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[90] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[90]),
        .Q(p_147_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[91] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[91]),
        .Q(p_147_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[92] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[92]),
        .Q(p_147_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[93] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[93]),
        .Q(p_147_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[94] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[94]),
        .Q(p_147_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[95] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[95]),
        .Q(p_147_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[96] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[96]),
        .Q(p_118_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[97] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[97]),
        .Q(p_118_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[98] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[98]),
        .Q(p_118_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[99] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[99]),
        .Q(p_118_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r0_reg[9] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init0[9]),
        .Q(p_191_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[0]),
        .Q(\rx_stat_init_r1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[100] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[100]),
        .Q(p_120_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[101] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[101]),
        .Q(p_116_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[102] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[102]),
        .Q(p_116_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[103] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[103]),
        .Q(p_116_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[104] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[104]),
        .Q(p_116_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[105] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[105]),
        .Q(p_116_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[106] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[106]),
        .Q(p_116_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[107] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[107]),
        .Q(p_116_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[108] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[108]),
        .Q(p_116_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[109] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[109]),
        .Q(p_116_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[10] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[10]),
        .Q(p_189_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[110] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[110]),
        .Q(p_116_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[111] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[111]),
        .Q(p_116_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[112] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[112]),
        .Q(p_116_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[113] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[113]),
        .Q(p_116_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[114] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[114]),
        .Q(p_116_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[115] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[115]),
        .Q(p_116_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[116] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[116]),
        .Q(p_116_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[117] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[117]),
        .Q(p_116_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[118] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[118]),
        .Q(p_116_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[119] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[119]),
        .Q(p_116_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[11] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[11]),
        .Q(p_189_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[120] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[120]),
        .Q(p_116_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[121] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[121]),
        .Q(p_114_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[122] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[122]),
        .Q(p_114_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[123] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[123]),
        .Q(p_114_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[124] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[124]),
        .Q(p_114_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[125] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[125]),
        .Q(p_114_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[126] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[126]),
        .Q(p_114_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[128] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[128]),
        .Q(p_95_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[129] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[129]),
        .Q(p_95_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[12] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[12]),
        .Q(p_189_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[130] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[130]),
        .Q(p_95_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[131] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[131]),
        .Q(p_95_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[132] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[132]),
        .Q(p_95_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[133] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[133]),
        .Q(p_91_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[134] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[134]),
        .Q(p_91_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[135] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[135]),
        .Q(p_91_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[136] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[136]),
        .Q(p_91_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[137] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[137]),
        .Q(p_91_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[138] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[138]),
        .Q(p_91_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[139] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[139]),
        .Q(p_91_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[13] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[13]),
        .Q(p_189_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[140] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[140]),
        .Q(p_91_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[141] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[141]),
        .Q(p_91_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[142] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[142]),
        .Q(p_91_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[143] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[143]),
        .Q(p_91_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[144] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[144]),
        .Q(p_91_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[145] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[145]),
        .Q(p_91_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[146] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[146]),
        .Q(p_91_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[147] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[147]),
        .Q(p_91_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[148] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[148]),
        .Q(p_91_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[149] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[149]),
        .Q(p_91_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[14] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[14]),
        .Q(p_189_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[150] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[150]),
        .Q(p_91_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[151] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[151]),
        .Q(p_91_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[152] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[152]),
        .Q(p_91_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[153] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[153]),
        .Q(p_89_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[154] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[154]),
        .Q(p_89_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[155] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[155]),
        .Q(p_89_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[156] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[156]),
        .Q(p_89_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[157] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[157]),
        .Q(p_89_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[158] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[158]),
        .Q(p_89_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[15] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[15]),
        .Q(p_189_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[160] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[160]),
        .Q(p_70_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[161] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[161]),
        .Q(p_70_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[162] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[162]),
        .Q(p_70_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[163] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[163]),
        .Q(p_70_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[164] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[164]),
        .Q(p_70_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[165] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[165]),
        .Q(p_66_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[166] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[166]),
        .Q(p_66_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[167] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[167]),
        .Q(p_66_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[168] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[168]),
        .Q(p_66_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[169] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[169]),
        .Q(p_66_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[16] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[16]),
        .Q(p_189_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[170] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[170]),
        .Q(p_66_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[171] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[171]),
        .Q(p_66_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[172] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[172]),
        .Q(p_66_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[173] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[173]),
        .Q(p_66_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[174] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[174]),
        .Q(p_66_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[175] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[175]),
        .Q(p_66_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[176] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[176]),
        .Q(p_66_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[177] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[177]),
        .Q(p_66_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[178] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[178]),
        .Q(p_66_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[179] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[179]),
        .Q(p_66_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[17] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[17]),
        .Q(p_189_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[180] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[180]),
        .Q(p_66_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[181] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[181]),
        .Q(p_66_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[182] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[182]),
        .Q(p_66_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[183] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[183]),
        .Q(p_66_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[184] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[184]),
        .Q(p_66_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[185] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[185]),
        .Q(p_64_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[186] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[186]),
        .Q(p_64_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[187] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[187]),
        .Q(p_64_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[188] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[188]),
        .Q(p_64_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[189] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[189]),
        .Q(p_64_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[18] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[18]),
        .Q(p_189_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[190] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[190]),
        .Q(p_64_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[192] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[192]),
        .Q(p_45_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[193] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[193]),
        .Q(p_45_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[194] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[194]),
        .Q(p_45_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[195] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[195]),
        .Q(p_45_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[196] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[196]),
        .Q(p_45_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[197] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[197]),
        .Q(p_41_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[198] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[198]),
        .Q(p_41_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[199] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[199]),
        .Q(p_41_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[19] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[19]),
        .Q(p_189_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[1]),
        .Q(\rx_stat_init_r1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[200] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[200]),
        .Q(p_41_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[201] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[201]),
        .Q(p_41_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[202] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[202]),
        .Q(p_41_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[203] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[203]),
        .Q(p_41_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[204] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[204]),
        .Q(p_41_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[205] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[205]),
        .Q(p_41_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[206] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[206]),
        .Q(p_41_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[207] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[207]),
        .Q(p_41_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[208] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[208]),
        .Q(p_41_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[209] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[209]),
        .Q(p_41_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[20] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[20]),
        .Q(p_189_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[210] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[210]),
        .Q(p_41_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[211] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[211]),
        .Q(p_41_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[212] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[212]),
        .Q(p_41_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[213] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[213]),
        .Q(p_41_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[214] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[214]),
        .Q(p_41_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[215] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[215]),
        .Q(p_41_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[216] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[216]),
        .Q(p_41_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[217] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[217]),
        .Q(p_39_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[218] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[218]),
        .Q(p_39_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[219] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[219]),
        .Q(p_39_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[21] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[21]),
        .Q(p_189_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[220] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[220]),
        .Q(p_39_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[221] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[221]),
        .Q(p_39_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[222] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[222]),
        .Q(p_39_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[224] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[224]),
        .Q(p_20_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[225] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[225]),
        .Q(p_20_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[226] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[226]),
        .Q(p_20_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[227] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[227]),
        .Q(p_20_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[228] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[228]),
        .Q(p_20_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[229] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[229]),
        .Q(p_16_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[22] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[22]),
        .Q(p_189_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[230] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[230]),
        .Q(p_16_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[231] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[231]),
        .Q(p_16_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[232] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[232]),
        .Q(p_16_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[233] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[233]),
        .Q(p_16_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[234] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[234]),
        .Q(p_16_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[235] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[235]),
        .Q(p_16_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[236] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[236]),
        .Q(p_16_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[237] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[237]),
        .Q(p_16_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[238] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[238]),
        .Q(p_16_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[239] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[239]),
        .Q(p_16_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[23] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[23]),
        .Q(p_189_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[240] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[240]),
        .Q(p_16_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[241] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[241]),
        .Q(p_16_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[242] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[242]),
        .Q(p_16_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[243] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[243]),
        .Q(p_16_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[244] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[244]),
        .Q(p_16_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[245] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[245]),
        .Q(p_16_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[246] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[246]),
        .Q(p_16_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[247] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[247]),
        .Q(p_16_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[248] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[248]),
        .Q(p_16_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[249] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[249]),
        .Q(p_14_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[24] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[24]),
        .Q(p_189_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[250] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[250]),
        .Q(p_14_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[251] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[251]),
        .Q(p_14_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[252] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[252]),
        .Q(p_14_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[253] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[253]),
        .Q(p_14_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[254] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[254]),
        .Q(p_14_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[25] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[25]),
        .Q(p_185_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[26] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[26]),
        .Q(p_185_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[27] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[27]),
        .Q(p_185_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[28] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[28]),
        .Q(p_185_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[29] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[29]),
        .Q(p_185_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[2]),
        .Q(\rx_stat_init_r1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[30] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[30]),
        .Q(p_186_in),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[32] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[32]),
        .Q(p_170_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[33] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[33]),
        .Q(p_170_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[34] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[34]),
        .Q(p_170_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[35] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[35]),
        .Q(p_170_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[36] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[36]),
        .Q(p_170_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[37] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[37]),
        .Q(p_166_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[38] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[38]),
        .Q(p_166_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[39] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[39]),
        .Q(p_166_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[3]),
        .Q(\rx_stat_init_r1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[40] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[40]),
        .Q(p_166_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[41] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[41]),
        .Q(p_166_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[42] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[42]),
        .Q(p_166_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[43] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[43]),
        .Q(p_166_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[44] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[44]),
        .Q(p_166_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[45] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[45]),
        .Q(p_166_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[46] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[46]),
        .Q(p_166_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[47] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[47]),
        .Q(p_166_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[48] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[48]),
        .Q(p_166_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[49] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[49]),
        .Q(p_166_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[4] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[4]),
        .Q(\rx_stat_init_r1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[50] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[50]),
        .Q(p_166_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[51] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[51]),
        .Q(p_166_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[52] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[52]),
        .Q(p_166_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[53] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[53]),
        .Q(p_166_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[54] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[54]),
        .Q(p_166_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[55] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[55]),
        .Q(p_166_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[56] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[56]),
        .Q(p_166_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[57] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[57]),
        .Q(p_164_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[58] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[58]),
        .Q(p_164_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[59] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[59]),
        .Q(p_164_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[5] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[5]),
        .Q(p_189_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[60] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[60]),
        .Q(p_164_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[61] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[61]),
        .Q(p_164_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[62] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[62]),
        .Q(p_164_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[64] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[64]),
        .Q(p_145_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[65] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[65]),
        .Q(p_145_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[66] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[66]),
        .Q(p_145_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[67] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[67]),
        .Q(p_145_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[68] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[68]),
        .Q(p_145_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[69] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[69]),
        .Q(p_141_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[6] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[6]),
        .Q(p_189_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[70] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[70]),
        .Q(p_141_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[71] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[71]),
        .Q(p_141_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[72] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[72]),
        .Q(p_141_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[73] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[73]),
        .Q(p_141_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[74] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[74]),
        .Q(p_141_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[75] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[75]),
        .Q(p_141_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[76] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[76]),
        .Q(p_141_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[77] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[77]),
        .Q(p_141_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[78] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[78]),
        .Q(p_141_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[79] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[79]),
        .Q(p_141_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[7] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[7]),
        .Q(p_189_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[80] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[80]),
        .Q(p_141_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[81] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[81]),
        .Q(p_141_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[82] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[82]),
        .Q(p_141_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[83] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[83]),
        .Q(p_141_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[84] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[84]),
        .Q(p_141_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[85] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[85]),
        .Q(p_141_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[86] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[86]),
        .Q(p_141_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[87] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[87]),
        .Q(p_141_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[88] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[88]),
        .Q(p_141_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[89] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[89]),
        .Q(p_139_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[8] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[8]),
        .Q(p_189_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[90] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[90]),
        .Q(p_139_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[91] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[91]),
        .Q(p_139_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[92] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[92]),
        .Q(p_139_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[93] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[93]),
        .Q(p_139_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[94] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[94]),
        .Q(p_139_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[96] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[96]),
        .Q(p_120_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[97] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[97]),
        .Q(p_120_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[98] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[98]),
        .Q(p_120_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[99] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[99]),
        .Q(p_120_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r1_reg[9] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init1[9]),
        .Q(p_189_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[0]),
        .Q(p_183_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[100] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[100]),
        .Q(p_112_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[101] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[101]),
        .Q(p_112_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[102] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[102]),
        .Q(p_112_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[103] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[103]),
        .Q(p_112_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[104] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[104]),
        .Q(p_112_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[105] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[105]),
        .Q(p_112_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[106] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[106]),
        .Q(p_112_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[107] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[107]),
        .Q(p_112_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[108] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[108]),
        .Q(p_112_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[109] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[109]),
        .Q(p_112_in[13]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[10] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[10]),
        .Q(p_183_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[110] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[110]),
        .Q(p_112_in[14]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[111] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[111]),
        .Q(p_112_in[15]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[112] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[112]),
        .Q(p_112_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[113] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[113]),
        .Q(p_112_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[114] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[114]),
        .Q(p_112_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[115] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[115]),
        .Q(p_112_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[116] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[116]),
        .Q(p_112_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[117] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[117]),
        .Q(p_112_in[21]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[118] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[118]),
        .Q(p_112_in[22]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[119] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[119]),
        .Q(p_112_in[23]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[11] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[11]),
        .Q(p_183_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[120] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[120]),
        .Q(p_114_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[121] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[121]),
        .Q(p_114_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[122] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[122]),
        .Q(p_114_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[123] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[123]),
        .Q(p_114_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[124] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[124]),
        .Q(p_114_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[128] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[128]),
        .Q(p_87_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[129] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[129]),
        .Q(p_87_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[12] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[12]),
        .Q(p_183_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[130] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[130]),
        .Q(p_87_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[131] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[131]),
        .Q(p_87_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[132] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[132]),
        .Q(p_87_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[133] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[133]),
        .Q(p_87_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[134] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[134]),
        .Q(p_87_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[135] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[135]),
        .Q(p_87_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[136] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[136]),
        .Q(p_87_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[137] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[137]),
        .Q(p_87_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[138] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[138]),
        .Q(p_87_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[139] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[139]),
        .Q(p_87_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[13] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[13]),
        .Q(p_183_in[13]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[140] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[140]),
        .Q(p_87_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[141] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[141]),
        .Q(p_87_in[13]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[142] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[142]),
        .Q(p_87_in[14]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[143] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[143]),
        .Q(p_87_in[15]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[144] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[144]),
        .Q(p_87_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[145] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[145]),
        .Q(p_87_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[146] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[146]),
        .Q(p_87_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[147] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[147]),
        .Q(p_87_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[148] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[148]),
        .Q(p_87_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[149] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[149]),
        .Q(p_87_in[21]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[14] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[14]),
        .Q(p_183_in[14]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[150] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[150]),
        .Q(p_87_in[22]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[151] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[151]),
        .Q(p_87_in[23]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[152] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[152]),
        .Q(p_89_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[153] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[153]),
        .Q(p_89_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[154] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[154]),
        .Q(p_89_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[155] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[155]),
        .Q(p_89_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[156] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[156]),
        .Q(p_89_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[15] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[15]),
        .Q(p_183_in[15]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[160] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[160]),
        .Q(p_62_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[161] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[161]),
        .Q(p_62_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[162] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[162]),
        .Q(p_62_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[163] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[163]),
        .Q(p_62_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[164] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[164]),
        .Q(p_62_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[165] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[165]),
        .Q(p_62_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[166] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[166]),
        .Q(p_62_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[167] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[167]),
        .Q(p_62_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[168] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[168]),
        .Q(p_62_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[169] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[169]),
        .Q(p_62_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[16] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[16]),
        .Q(p_183_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[170] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[170]),
        .Q(p_62_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[171] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[171]),
        .Q(p_62_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[172] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[172]),
        .Q(p_62_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[173] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[173]),
        .Q(p_62_in[13]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[174] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[174]),
        .Q(p_62_in[14]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[175] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[175]),
        .Q(p_62_in[15]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[176] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[176]),
        .Q(p_62_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[177] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[177]),
        .Q(p_62_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[178] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[178]),
        .Q(p_62_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[179] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[179]),
        .Q(p_62_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[17] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[17]),
        .Q(p_183_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[180] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[180]),
        .Q(p_62_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[181] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[181]),
        .Q(p_62_in[21]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[182] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[182]),
        .Q(p_62_in[22]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[183] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[183]),
        .Q(p_62_in[23]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[184] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[184]),
        .Q(p_64_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[185] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[185]),
        .Q(p_64_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[186] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[186]),
        .Q(p_64_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[187] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[187]),
        .Q(p_64_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[188] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[188]),
        .Q(p_64_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[18] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[18]),
        .Q(p_183_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[192] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[192]),
        .Q(p_37_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[193] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[193]),
        .Q(p_37_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[194] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[194]),
        .Q(p_37_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[195] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[195]),
        .Q(p_37_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[196] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[196]),
        .Q(p_37_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[197] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[197]),
        .Q(p_37_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[198] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[198]),
        .Q(p_37_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[199] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[199]),
        .Q(p_37_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[19] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[19]),
        .Q(p_183_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[1]),
        .Q(p_183_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[200] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[200]),
        .Q(p_37_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[201] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[201]),
        .Q(p_37_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[202] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[202]),
        .Q(p_37_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[203] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[203]),
        .Q(p_37_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[204] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[204]),
        .Q(p_37_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[205] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[205]),
        .Q(p_37_in[13]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[206] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[206]),
        .Q(p_37_in[14]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[207] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[207]),
        .Q(p_37_in[15]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[208] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[208]),
        .Q(p_37_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[209] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[209]),
        .Q(p_37_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[20] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[20]),
        .Q(p_183_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[210] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[210]),
        .Q(p_37_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[211] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[211]),
        .Q(p_37_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[212] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[212]),
        .Q(p_37_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[213] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[213]),
        .Q(p_37_in[21]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[214] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[214]),
        .Q(p_37_in[22]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[215] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[215]),
        .Q(p_37_in[23]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[216] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[216]),
        .Q(p_39_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[217] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[217]),
        .Q(p_39_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[218] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[218]),
        .Q(p_39_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[219] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[219]),
        .Q(p_39_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[21] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[21]),
        .Q(p_183_in[21]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[220] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[220]),
        .Q(p_39_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[224] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[224]),
        .Q(p_12_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[225] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[225]),
        .Q(p_12_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[226] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[226]),
        .Q(p_12_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[227] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[227]),
        .Q(p_12_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[228] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[228]),
        .Q(p_12_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[229] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[229]),
        .Q(p_12_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[22] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[22]),
        .Q(p_183_in[22]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[230] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[230]),
        .Q(p_12_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[231] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[231]),
        .Q(p_12_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[232] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[232]),
        .Q(p_12_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[233] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[233]),
        .Q(p_12_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[234] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[234]),
        .Q(p_12_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[235] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[235]),
        .Q(p_12_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[236] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[236]),
        .Q(p_12_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[237] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[237]),
        .Q(p_12_in[13]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[238] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[238]),
        .Q(p_12_in[14]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[239] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[239]),
        .Q(p_12_in[15]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[23] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[23]),
        .Q(p_183_in[23]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[240] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[240]),
        .Q(p_12_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[241] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[241]),
        .Q(p_12_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[242] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[242]),
        .Q(p_12_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[243] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[243]),
        .Q(p_12_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[244] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[244]),
        .Q(p_12_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[245] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[245]),
        .Q(p_12_in[21]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[246] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[246]),
        .Q(p_12_in[22]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[247] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[247]),
        .Q(p_12_in[23]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[248] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[248]),
        .Q(p_14_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[249] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[249]),
        .Q(p_14_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[24] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[24]),
        .Q(\rx_stat_init_r2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[250] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[250]),
        .Q(p_14_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[251] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[251]),
        .Q(p_14_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[252] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[252]),
        .Q(p_14_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[25] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[25]),
        .Q(\rx_stat_init_r2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[26] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[26]),
        .Q(\rx_stat_init_r2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[27] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[27]),
        .Q(\rx_stat_init_r2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[28] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[28]),
        .Q(\rx_stat_init_r2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[2]),
        .Q(p_183_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[32] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[32]),
        .Q(p_162_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[33] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[33]),
        .Q(p_162_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[34] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[34]),
        .Q(p_162_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[35] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[35]),
        .Q(p_162_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[36] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[36]),
        .Q(p_162_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[37] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[37]),
        .Q(p_162_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[38] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[38]),
        .Q(p_162_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[39] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[39]),
        .Q(p_162_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[3]),
        .Q(p_183_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[40] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[40]),
        .Q(p_162_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[41] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[41]),
        .Q(p_162_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[42] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[42]),
        .Q(p_162_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[43] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[43]),
        .Q(p_162_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[44] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[44]),
        .Q(p_162_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[45] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[45]),
        .Q(p_162_in[13]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[46] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[46]),
        .Q(p_162_in[14]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[47] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[47]),
        .Q(p_162_in[15]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[48] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[48]),
        .Q(p_162_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[49] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[49]),
        .Q(p_162_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[4] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[4]),
        .Q(p_183_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[50] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[50]),
        .Q(p_162_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[51] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[51]),
        .Q(p_162_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[52] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[52]),
        .Q(p_162_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[53] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[53]),
        .Q(p_162_in[21]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[54] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[54]),
        .Q(p_162_in[22]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[55] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[55]),
        .Q(p_162_in[23]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[56] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[56]),
        .Q(p_164_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[57] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[57]),
        .Q(p_164_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[58] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[58]),
        .Q(p_164_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[59] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[59]),
        .Q(p_164_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[5] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[5]),
        .Q(p_183_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[60] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[60]),
        .Q(p_164_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[64] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[64]),
        .Q(p_137_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[65] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[65]),
        .Q(p_137_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[66] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[66]),
        .Q(p_137_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[67] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[67]),
        .Q(p_137_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[68] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[68]),
        .Q(p_137_in[4]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[69] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[69]),
        .Q(p_137_in[5]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[6] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[6]),
        .Q(p_183_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[70] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[70]),
        .Q(p_137_in[6]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[71] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[71]),
        .Q(p_137_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[72] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[72]),
        .Q(p_137_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[73] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[73]),
        .Q(p_137_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[74] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[74]),
        .Q(p_137_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[75] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[75]),
        .Q(p_137_in[11]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[76] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[76]),
        .Q(p_137_in[12]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[77] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[77]),
        .Q(p_137_in[13]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[78] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[78]),
        .Q(p_137_in[14]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[79] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[79]),
        .Q(p_137_in[15]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[7] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[7]),
        .Q(p_183_in[7]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[80] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[80]),
        .Q(p_137_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[81] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[81]),
        .Q(p_137_in[17]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[82] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[82]),
        .Q(p_137_in[18]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[83] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[83]),
        .Q(p_137_in[19]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[84] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[84]),
        .Q(p_137_in[20]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[85] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[85]),
        .Q(p_137_in[21]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[86] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[86]),
        .Q(p_137_in[22]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[87] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[87]),
        .Q(p_137_in[23]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[88] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[88]),
        .Q(p_139_in[24]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[89] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[89]),
        .Q(p_139_in[25]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[8] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[8]),
        .Q(p_183_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[90] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[90]),
        .Q(p_139_in[26]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[91] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[91]),
        .Q(p_139_in[27]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[92] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[92]),
        .Q(p_139_in[28]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[96] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[96]),
        .Q(p_112_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[97] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[97]),
        .Q(p_112_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[98] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[98]),
        .Q(p_112_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[99] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[99]),
        .Q(p_112_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r2_reg[9] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init2[9]),
        .Q(p_183_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[0]),
        .Q(p_181_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[100] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[100]),
        .Q(p_110_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[101] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[101]),
        .Q(p_110_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[102] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[102]),
        .Q(p_124_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[103] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[103]),
        .Q(p_124_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[104] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[104]),
        .Q(p_124_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[105] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[105]),
        .Q(p_124_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[106] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[106]),
        .Q(p_124_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[107] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[107]),
        .Q(p_124_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[10] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[10]),
        .Q(p_194_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[11] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[11]),
        .Q(p_194_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[128] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[128]),
        .Q(p_85_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[129] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[129]),
        .Q(p_85_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[130] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[130]),
        .Q(p_85_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[131] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[131]),
        .Q(p_85_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[132] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[132]),
        .Q(p_85_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[133] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[133]),
        .Q(p_85_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[134] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[134]),
        .Q(p_99_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[135] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[135]),
        .Q(p_99_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[136] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[136]),
        .Q(p_99_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[137] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[137]),
        .Q(p_99_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[138] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[138]),
        .Q(p_99_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[139] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[139]),
        .Q(p_99_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[160] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[160]),
        .Q(p_60_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[161] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[161]),
        .Q(p_60_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[162] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[162]),
        .Q(p_60_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[163] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[163]),
        .Q(p_60_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[164] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[164]),
        .Q(p_60_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[165] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[165]),
        .Q(p_60_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[166] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[166]),
        .Q(p_74_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[167] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[167]),
        .Q(p_74_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[168] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[168]),
        .Q(p_74_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[169] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[169]),
        .Q(p_74_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[170] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[170]),
        .Q(p_74_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[171] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[171]),
        .Q(p_74_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[192] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[192]),
        .Q(p_35_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[193] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[193]),
        .Q(p_35_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[194] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[194]),
        .Q(p_35_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[195] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[195]),
        .Q(p_35_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[196] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[196]),
        .Q(p_35_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[197] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[197]),
        .Q(p_35_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[198] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[198]),
        .Q(p_49_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[199] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[199]),
        .Q(p_49_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[1]),
        .Q(p_181_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[200] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[200]),
        .Q(p_49_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[201] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[201]),
        .Q(p_49_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[202] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[202]),
        .Q(p_49_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[203] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[203]),
        .Q(p_49_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[224] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[224]),
        .Q(p_10_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[225] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[225]),
        .Q(p_10_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[226] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[226]),
        .Q(p_10_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[227] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[227]),
        .Q(p_10_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[228] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[228]),
        .Q(p_10_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[229] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[229]),
        .Q(p_10_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[230] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[230]),
        .Q(p_24_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[231] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[231]),
        .Q(p_24_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[232] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[232]),
        .Q(p_24_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[233] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[233]),
        .Q(p_24_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[234] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[234]),
        .Q(p_24_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[235] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[235]),
        .Q(p_24_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[2]),
        .Q(p_181_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[32] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[32]),
        .Q(p_160_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[33] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[33]),
        .Q(p_160_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[34] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[34]),
        .Q(p_160_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[35] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[35]),
        .Q(p_160_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[36] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[36]),
        .Q(p_160_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[37] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[37]),
        .Q(p_160_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[38] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[38]),
        .Q(p_174_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[39] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[39]),
        .Q(p_174_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[3]),
        .Q(p_181_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[40] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[40]),
        .Q(p_174_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[41] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[41]),
        .Q(p_174_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[42] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[42]),
        .Q(p_174_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[43] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[43]),
        .Q(p_174_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[4] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[4]),
        .Q(p_181_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[5] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[5]),
        .Q(p_181_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[64] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[64]),
        .Q(p_135_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[65] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[65]),
        .Q(p_135_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[66] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[66]),
        .Q(p_135_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[67] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[67]),
        .Q(p_135_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[68] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[68]),
        .Q(p_135_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[69] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[69]),
        .Q(p_135_in[16]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[6] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[6]),
        .Q(\rx_stat_init_r3_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[70] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[70]),
        .Q(p_149_in[8]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[71] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[71]),
        .Q(p_149_in[9]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[72] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[72]),
        .Q(p_149_in[10]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[73] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[73]),
        .Q(p_149_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[74] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[74]),
        .Q(p_149_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[75] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[75]),
        .Q(p_149_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[7] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[7]),
        .Q(\rx_stat_init_r3_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[8] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[8]),
        .Q(\rx_stat_init_r3_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[96] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[96]),
        .Q(p_110_in[0]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[97] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[97]),
        .Q(p_110_in[1]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[98] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[98]),
        .Q(p_110_in[2]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[99] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[99]),
        .Q(p_110_in[3]),
        .R(1'b0));
  FDRE \rx_stat_init_r3_reg[9] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_init3[9]),
        .Q(p_194_in[0]),
        .R(1'b0));
  FDRE \rx_sysref_delay_reg[0] 
       (.C(s_axi_aclk),
        .CE(rx_sysref_delay),
        .D(s_axi_wdata[8]),
        .Q(p_213_in__0[8]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_sysref_delay_reg[1] 
       (.C(s_axi_aclk),
        .CE(rx_sysref_delay),
        .D(s_axi_wdata[9]),
        .Q(p_213_in__0[9]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_sysref_delay_reg[2] 
       (.C(s_axi_aclk),
        .CE(rx_sysref_delay),
        .D(s_axi_wdata[10]),
        .Q(p_213_in__0[10]),
        .R(i_axi_lite_ipif_n_67));
  FDRE \rx_sysref_delay_reg[3] 
       (.C(s_axi_aclk),
        .CE(rx_sysref_delay),
        .D(s_axi_wdata[11]),
        .Q(p_213_in__0[11]),
        .R(i_axi_lite_ipif_n_67));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    rx_sysref_r_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_sysref),
        .Q(rx_sysref_r),
        .R(1'b0));
  FDRE rxstatus2_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rxstatus2_ack_tog_sync),
        .Q(rxstatus2_ack_tog_r),
        .R(i_axi_lite_ipif_n_67));
  FDRE rxstatus2_ack_tog_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(i_jesd204_0_reset_block_n_3),
        .Q(rxstatus2_ack_tog),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[0] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[0]),
        .Q(rxstatus2_r[0]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[10] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[10]),
        .Q(rxstatus2_r[10]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[11] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[11]),
        .Q(rxstatus2_r[11]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[12] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[12]),
        .Q(rxstatus2_r[12]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[13] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[13]),
        .Q(rxstatus2_r[13]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[14] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[14]),
        .Q(rxstatus2_r[14]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[15] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[15]),
        .Q(rxstatus2_r[15]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[16] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[16]),
        .Q(rxstatus2_r[16]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[17] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[17]),
        .Q(rxstatus2_r[17]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[18] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[18]),
        .Q(rxstatus2_r[18]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[19] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[19]),
        .Q(rxstatus2_r[19]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[1] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[1]),
        .Q(rxstatus2_r[1]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[20] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[20]),
        .Q(rxstatus2_r[20]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[21] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[21]),
        .Q(rxstatus2_r[21]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[22] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[22]),
        .Q(rxstatus2_r[22]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[23] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[23]),
        .Q(rxstatus2_r[23]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[24] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[24]),
        .Q(rxstatus2_r[24]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[25] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[25]),
        .Q(rxstatus2_r[25]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[26] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[26]),
        .Q(rxstatus2_r[26]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[27] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[27]),
        .Q(rxstatus2_r[27]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[28] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[28]),
        .Q(rxstatus2_r[28]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[29] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[29]),
        .Q(rxstatus2_r[29]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[2] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[2]),
        .Q(rxstatus2_r[2]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[30] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[30]),
        .Q(rxstatus2_r[30]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[31] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[31]),
        .Q(rxstatus2_r[31]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[3] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[3]),
        .Q(rxstatus2_r[3]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[4] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[4]),
        .Q(rxstatus2_r[4]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[5] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[5]),
        .Q(rxstatus2_r[5]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[6] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[6]),
        .Q(rxstatus2_r[6]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[7] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[7]),
        .Q(rxstatus2_r[7]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[8] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[8]),
        .Q(rxstatus2_r[8]),
        .R(1'b0));
  FDRE \rxstatus2_r_reg[9] 
       (.C(rx_core_clk),
        .CE(rxstatus2_read),
        .D(rxstatus2[9]),
        .Q(rxstatus2_r[9]),
        .R(1'b0));
  FDRE rxstatus2_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank0_read[15]),
        .Q(rxstatus2_req_r),
        .R(i_axi_lite_ipif_n_67));
  FDRE #(
    .INIT(1'b0)) 
    rxstatus2_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_16),
        .Q(rxstatus2_req_tog),
        .R(i_axi_lite_ipif_n_67));
  FDRE rxstatus_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rxstatus_ack_tog_sync),
        .Q(rxstatus_ack_tog_r),
        .R(i_axi_lite_ipif_n_67));
  FDRE rxstatus_ack_tog_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(i_jesd204_0_reset_block_n_2),
        .Q(rxstatus_ack_tog),
        .R(1'b0));
  FDRE \rxstatus_r_reg[0] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[0]),
        .Q(rxstatus_r[0]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[10] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[10]),
        .Q(rxstatus_r[10]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[11] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[11]),
        .Q(rxstatus_r[11]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[12] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[12]),
        .Q(rxstatus_r[12]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[13] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[13]),
        .Q(rxstatus_r[13]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[14] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[14]),
        .Q(rxstatus_r[14]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[15] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[15]),
        .Q(rxstatus_r[15]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[16] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[16]),
        .Q(rxstatus_r[16]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[17] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[17]),
        .Q(rxstatus_r[17]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[18] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[18]),
        .Q(rxstatus_r[18]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[19] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[19]),
        .Q(rxstatus_r[19]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[1] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[1]),
        .Q(rxstatus_r[1]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[20] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[20]),
        .Q(rxstatus_r[20]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[21] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[21]),
        .Q(rxstatus_r[21]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[22] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[22]),
        .Q(rxstatus_r[22]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[23] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[23]),
        .Q(rxstatus_r[23]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[29] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[29]),
        .Q(rxstatus_r[29]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[2] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[2]),
        .Q(rxstatus_r[2]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[30] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[30]),
        .Q(rxstatus_r[30]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[31] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[31]),
        .Q(rxstatus_r[31]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[3] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[3]),
        .Q(rxstatus_r[3]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[4] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[4]),
        .Q(rxstatus_r[4]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[5] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[5]),
        .Q(rxstatus_r[5]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[6] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[6]),
        .Q(rxstatus_r[6]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[7] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[7]),
        .Q(rxstatus_r[7]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[8] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[8]),
        .Q(rxstatus_r[8]),
        .R(1'b0));
  FDRE \rxstatus_r_reg[9] 
       (.C(rx_core_clk),
        .CE(rxstatus_read),
        .D(rxstatus[9]),
        .Q(rxstatus_r[9]),
        .R(1'b0));
  FDRE rxstatus_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank0_read[7]),
        .Q(rxstatus_req_r),
        .R(i_axi_lite_ipif_n_67));
  FDRE #(
    .INIT(1'b0)) 
    rxstatus_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_19),
        .Q(rxstatus_req_tog),
        .R(i_axi_lite_ipif_n_67));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  jesd204_0_xpm_cdc_single__12 sync_rx_sync
       (.dest_clk(s_axi_aclk),
        .dest_out(rx_cfg_sync),
        .src_clk(1'b0),
        .src_in(in_sync));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  jesd204_0_xpm_cdc_single__11 sync_rx_sysref_captured
       (.dest_clk(s_axi_aclk),
        .dest_out(rx_sysref_captured_sync),
        .src_clk(1'b0),
        .src_in(rx_sysref_captured_i));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  jesd204_0_xpm_cdc_single__10 sync_rxstatus2_ack
       (.dest_clk(s_axi_aclk),
        .dest_out(rxstatus2_ack_tog_sync),
        .src_clk(1'b0),
        .src_in(rxstatus2_ack_tog));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  jesd204_0_xpm_cdc_single__9 sync_rxstatus2_read
       (.dest_clk(rx_core_clk),
        .dest_out(rxstatus2_req_tog_sync),
        .src_clk(1'b0),
        .src_in(rxstatus2_req_tog));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  jesd204_0_xpm_cdc_single__8 sync_rxstatus_ack
       (.dest_clk(s_axi_aclk),
        .dest_out(rxstatus_ack_tog_sync),
        .src_clk(1'b0),
        .src_in(rxstatus_ack_tog));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  jesd204_0_xpm_cdc_single__7 sync_rxstatus_read
       (.dest_clk(rx_core_clk),
        .dest_out(rxstatus_req_tog_sync),
        .src_clk(1'b0),
        .src_in(rxstatus_req_tog));
endmodule

(* ORIG_REF_NAME = "jesd204_0_count_err" *) 
module jesd204_0_jesd204_0_count_err
   (out,
    gt0_rxnotintable,
    rx_core_clk,
    gt0_rxdisperr,
    clear);
  output [31:0]out;
  input [3:0]gt0_rxnotintable;
  input rx_core_clk;
  input [3:0]gt0_rxdisperr;
  input clear;

  wire clear;
  wire [3:0]disp_errs;
  wire \error_count[0]_i_10__6_n_0 ;
  wire \error_count[0]_i_11__6_n_0 ;
  wire \error_count[0]_i_12__6_n_0 ;
  wire \error_count[0]_i_13__6_n_0 ;
  wire \error_count[0]_i_14__6_n_0 ;
  wire \error_count[0]_i_15__6_n_0 ;
  wire \error_count[0]_i_16__6_n_0 ;
  wire \error_count[0]_i_3__5_n_0 ;
  wire \error_count[0]_i_4__6_n_0 ;
  wire \error_count[0]_i_5__6_n_0 ;
  wire \error_count[0]_i_6__6_n_0 ;
  wire \error_count[0]_i_7__6_n_0 ;
  wire \error_count[0]_i_8__6_n_0 ;
  wire \error_count[0]_i_9__6_n_0 ;
  wire \error_count_reg[0]_i_2__5_n_0 ;
  wire \error_count_reg[0]_i_2__5_n_1 ;
  wire \error_count_reg[0]_i_2__5_n_2 ;
  wire \error_count_reg[0]_i_2__5_n_3 ;
  wire \error_count_reg[0]_i_2__5_n_4 ;
  wire \error_count_reg[0]_i_2__5_n_5 ;
  wire \error_count_reg[0]_i_2__5_n_6 ;
  wire \error_count_reg[0]_i_2__5_n_7 ;
  wire \error_count_reg[12]_i_1__6_n_0 ;
  wire \error_count_reg[12]_i_1__6_n_1 ;
  wire \error_count_reg[12]_i_1__6_n_2 ;
  wire \error_count_reg[12]_i_1__6_n_3 ;
  wire \error_count_reg[12]_i_1__6_n_4 ;
  wire \error_count_reg[12]_i_1__6_n_5 ;
  wire \error_count_reg[12]_i_1__6_n_6 ;
  wire \error_count_reg[12]_i_1__6_n_7 ;
  wire \error_count_reg[16]_i_1__6_n_0 ;
  wire \error_count_reg[16]_i_1__6_n_1 ;
  wire \error_count_reg[16]_i_1__6_n_2 ;
  wire \error_count_reg[16]_i_1__6_n_3 ;
  wire \error_count_reg[16]_i_1__6_n_4 ;
  wire \error_count_reg[16]_i_1__6_n_5 ;
  wire \error_count_reg[16]_i_1__6_n_6 ;
  wire \error_count_reg[16]_i_1__6_n_7 ;
  wire \error_count_reg[20]_i_1__6_n_0 ;
  wire \error_count_reg[20]_i_1__6_n_1 ;
  wire \error_count_reg[20]_i_1__6_n_2 ;
  wire \error_count_reg[20]_i_1__6_n_3 ;
  wire \error_count_reg[20]_i_1__6_n_4 ;
  wire \error_count_reg[20]_i_1__6_n_5 ;
  wire \error_count_reg[20]_i_1__6_n_6 ;
  wire \error_count_reg[20]_i_1__6_n_7 ;
  wire \error_count_reg[24]_i_1__6_n_0 ;
  wire \error_count_reg[24]_i_1__6_n_1 ;
  wire \error_count_reg[24]_i_1__6_n_2 ;
  wire \error_count_reg[24]_i_1__6_n_3 ;
  wire \error_count_reg[24]_i_1__6_n_4 ;
  wire \error_count_reg[24]_i_1__6_n_5 ;
  wire \error_count_reg[24]_i_1__6_n_6 ;
  wire \error_count_reg[24]_i_1__6_n_7 ;
  wire \error_count_reg[28]_i_1__6_n_1 ;
  wire \error_count_reg[28]_i_1__6_n_2 ;
  wire \error_count_reg[28]_i_1__6_n_3 ;
  wire \error_count_reg[28]_i_1__6_n_4 ;
  wire \error_count_reg[28]_i_1__6_n_5 ;
  wire \error_count_reg[28]_i_1__6_n_6 ;
  wire \error_count_reg[28]_i_1__6_n_7 ;
  wire \error_count_reg[4]_i_1__6_n_0 ;
  wire \error_count_reg[4]_i_1__6_n_1 ;
  wire \error_count_reg[4]_i_1__6_n_2 ;
  wire \error_count_reg[4]_i_1__6_n_3 ;
  wire \error_count_reg[4]_i_1__6_n_4 ;
  wire \error_count_reg[4]_i_1__6_n_5 ;
  wire \error_count_reg[4]_i_1__6_n_6 ;
  wire \error_count_reg[4]_i_1__6_n_7 ;
  wire \error_count_reg[8]_i_1__6_n_0 ;
  wire \error_count_reg[8]_i_1__6_n_1 ;
  wire \error_count_reg[8]_i_1__6_n_2 ;
  wire \error_count_reg[8]_i_1__6_n_3 ;
  wire \error_count_reg[8]_i_1__6_n_4 ;
  wire \error_count_reg[8]_i_1__6_n_5 ;
  wire \error_count_reg[8]_i_1__6_n_6 ;
  wire \error_count_reg[8]_i_1__6_n_7 ;
  wire [3:0]gt0_rxdisperr;
  wire [3:0]gt0_rxnotintable;
  wire [3:0]notb_errs;
  wire [31:0]out;
  wire rx_core_clk;
  wire sel;
  wire [3:3]\NLW_error_count_reg[28]_i_1__6_CO_UNCONNECTED ;

  FDRE \disp_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt0_rxdisperr[0]),
        .Q(disp_errs[0]),
        .R(1'b0));
  FDRE \disp_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt0_rxdisperr[1]),
        .Q(disp_errs[1]),
        .R(1'b0));
  FDRE \disp_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt0_rxdisperr[2]),
        .Q(disp_errs[2]),
        .R(1'b0));
  FDRE \disp_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt0_rxdisperr[3]),
        .Q(disp_errs[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE001011F1FFEFEE0)) 
    \error_count[0]_i_10__6 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(\error_count[0]_i_13__6_n_0 ),
        .I3(\error_count[0]_i_14__6_n_0 ),
        .I4(\error_count[0]_i_15__6_n_0 ),
        .I5(out[1]),
        .O(\error_count[0]_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'h111EEEE1EEE1111E)) 
    \error_count[0]_i_11__6 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .I4(\error_count[0]_i_16__6_n_0 ),
        .I5(out[0]),
        .O(\error_count[0]_i_11__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \error_count[0]_i_12__6 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .O(\error_count[0]_i_12__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_13__6 
       (.I0(disp_errs[3]),
        .I1(notb_errs[3]),
        .O(\error_count[0]_i_13__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_14__6 
       (.I0(disp_errs[0]),
        .I1(notb_errs[0]),
        .O(\error_count[0]_i_14__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_15__6 
       (.I0(disp_errs[1]),
        .I1(notb_errs[1]),
        .O(\error_count[0]_i_15__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \error_count[0]_i_16__6 
       (.I0(notb_errs[1]),
        .I1(disp_errs[1]),
        .I2(notb_errs[0]),
        .I3(disp_errs[0]),
        .O(\error_count[0]_i_16__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \error_count[0]_i_1__5 
       (.I0(\error_count[0]_i_3__5_n_0 ),
        .I1(\error_count[0]_i_4__6_n_0 ),
        .I2(\error_count[0]_i_5__6_n_0 ),
        .I3(\error_count[0]_i_6__6_n_0 ),
        .I4(\error_count[0]_i_7__6_n_0 ),
        .I5(\error_count[0]_i_8__6_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_3__5 
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[9]),
        .I5(out[8]),
        .O(\error_count[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_4__6 
       (.I0(out[18]),
        .I1(out[19]),
        .I2(out[16]),
        .I3(out[17]),
        .I4(out[15]),
        .I5(out[14]),
        .O(\error_count[0]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_5__6 
       (.I0(out[30]),
        .I1(out[31]),
        .I2(out[28]),
        .I3(out[29]),
        .I4(out[27]),
        .I5(out[26]),
        .O(\error_count[0]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_6__6 
       (.I0(out[24]),
        .I1(out[25]),
        .I2(out[22]),
        .I3(out[23]),
        .I4(out[21]),
        .I5(out[20]),
        .O(\error_count[0]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \error_count[0]_i_7__6 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\error_count[0]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_8__6 
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\error_count[0]_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFF54545400)) 
    \error_count[0]_i_9__6 
       (.I0(\error_count[0]_i_12__6_n_0 ),
        .I1(notb_errs[1]),
        .I2(disp_errs[1]),
        .I3(notb_errs[0]),
        .I4(disp_errs[0]),
        .I5(out[2]),
        .O(\error_count[0]_i_9__6_n_0 ));
  FDRE \error_count_reg[0] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__5_n_7 ),
        .Q(out[0]),
        .R(clear));
  CARRY4 \error_count_reg[0]_i_2__5 
       (.CI(1'b0),
        .CO({\error_count_reg[0]_i_2__5_n_0 ,\error_count_reg[0]_i_2__5_n_1 ,\error_count_reg[0]_i_2__5_n_2 ,\error_count_reg[0]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[2:0]}),
        .O({\error_count_reg[0]_i_2__5_n_4 ,\error_count_reg[0]_i_2__5_n_5 ,\error_count_reg[0]_i_2__5_n_6 ,\error_count_reg[0]_i_2__5_n_7 }),
        .S({out[3],\error_count[0]_i_9__6_n_0 ,\error_count[0]_i_10__6_n_0 ,\error_count[0]_i_11__6_n_0 }));
  FDRE \error_count_reg[10] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__6_n_5 ),
        .Q(out[10]),
        .R(clear));
  FDRE \error_count_reg[11] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__6_n_4 ),
        .Q(out[11]),
        .R(clear));
  FDRE \error_count_reg[12] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__6_n_7 ),
        .Q(out[12]),
        .R(clear));
  CARRY4 \error_count_reg[12]_i_1__6 
       (.CI(\error_count_reg[8]_i_1__6_n_0 ),
        .CO({\error_count_reg[12]_i_1__6_n_0 ,\error_count_reg[12]_i_1__6_n_1 ,\error_count_reg[12]_i_1__6_n_2 ,\error_count_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[12]_i_1__6_n_4 ,\error_count_reg[12]_i_1__6_n_5 ,\error_count_reg[12]_i_1__6_n_6 ,\error_count_reg[12]_i_1__6_n_7 }),
        .S(out[15:12]));
  FDRE \error_count_reg[13] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__6_n_6 ),
        .Q(out[13]),
        .R(clear));
  FDRE \error_count_reg[14] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__6_n_5 ),
        .Q(out[14]),
        .R(clear));
  FDRE \error_count_reg[15] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__6_n_4 ),
        .Q(out[15]),
        .R(clear));
  FDRE \error_count_reg[16] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__6_n_7 ),
        .Q(out[16]),
        .R(clear));
  CARRY4 \error_count_reg[16]_i_1__6 
       (.CI(\error_count_reg[12]_i_1__6_n_0 ),
        .CO({\error_count_reg[16]_i_1__6_n_0 ,\error_count_reg[16]_i_1__6_n_1 ,\error_count_reg[16]_i_1__6_n_2 ,\error_count_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[16]_i_1__6_n_4 ,\error_count_reg[16]_i_1__6_n_5 ,\error_count_reg[16]_i_1__6_n_6 ,\error_count_reg[16]_i_1__6_n_7 }),
        .S(out[19:16]));
  FDRE \error_count_reg[17] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__6_n_6 ),
        .Q(out[17]),
        .R(clear));
  FDRE \error_count_reg[18] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__6_n_5 ),
        .Q(out[18]),
        .R(clear));
  FDRE \error_count_reg[19] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__6_n_4 ),
        .Q(out[19]),
        .R(clear));
  FDRE \error_count_reg[1] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__5_n_6 ),
        .Q(out[1]),
        .R(clear));
  FDRE \error_count_reg[20] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__6_n_7 ),
        .Q(out[20]),
        .R(clear));
  CARRY4 \error_count_reg[20]_i_1__6 
       (.CI(\error_count_reg[16]_i_1__6_n_0 ),
        .CO({\error_count_reg[20]_i_1__6_n_0 ,\error_count_reg[20]_i_1__6_n_1 ,\error_count_reg[20]_i_1__6_n_2 ,\error_count_reg[20]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[20]_i_1__6_n_4 ,\error_count_reg[20]_i_1__6_n_5 ,\error_count_reg[20]_i_1__6_n_6 ,\error_count_reg[20]_i_1__6_n_7 }),
        .S(out[23:20]));
  FDRE \error_count_reg[21] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__6_n_6 ),
        .Q(out[21]),
        .R(clear));
  FDRE \error_count_reg[22] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__6_n_5 ),
        .Q(out[22]),
        .R(clear));
  FDRE \error_count_reg[23] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__6_n_4 ),
        .Q(out[23]),
        .R(clear));
  FDRE \error_count_reg[24] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__6_n_7 ),
        .Q(out[24]),
        .R(clear));
  CARRY4 \error_count_reg[24]_i_1__6 
       (.CI(\error_count_reg[20]_i_1__6_n_0 ),
        .CO({\error_count_reg[24]_i_1__6_n_0 ,\error_count_reg[24]_i_1__6_n_1 ,\error_count_reg[24]_i_1__6_n_2 ,\error_count_reg[24]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[24]_i_1__6_n_4 ,\error_count_reg[24]_i_1__6_n_5 ,\error_count_reg[24]_i_1__6_n_6 ,\error_count_reg[24]_i_1__6_n_7 }),
        .S(out[27:24]));
  FDRE \error_count_reg[25] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__6_n_6 ),
        .Q(out[25]),
        .R(clear));
  FDRE \error_count_reg[26] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__6_n_5 ),
        .Q(out[26]),
        .R(clear));
  FDRE \error_count_reg[27] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__6_n_4 ),
        .Q(out[27]),
        .R(clear));
  FDRE \error_count_reg[28] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__6_n_7 ),
        .Q(out[28]),
        .R(clear));
  CARRY4 \error_count_reg[28]_i_1__6 
       (.CI(\error_count_reg[24]_i_1__6_n_0 ),
        .CO({\NLW_error_count_reg[28]_i_1__6_CO_UNCONNECTED [3],\error_count_reg[28]_i_1__6_n_1 ,\error_count_reg[28]_i_1__6_n_2 ,\error_count_reg[28]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[28]_i_1__6_n_4 ,\error_count_reg[28]_i_1__6_n_5 ,\error_count_reg[28]_i_1__6_n_6 ,\error_count_reg[28]_i_1__6_n_7 }),
        .S(out[31:28]));
  FDRE \error_count_reg[29] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__6_n_6 ),
        .Q(out[29]),
        .R(clear));
  FDRE \error_count_reg[2] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__5_n_5 ),
        .Q(out[2]),
        .R(clear));
  FDRE \error_count_reg[30] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__6_n_5 ),
        .Q(out[30]),
        .R(clear));
  FDRE \error_count_reg[31] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__6_n_4 ),
        .Q(out[31]),
        .R(clear));
  FDRE \error_count_reg[3] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__5_n_4 ),
        .Q(out[3]),
        .R(clear));
  FDRE \error_count_reg[4] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__6_n_7 ),
        .Q(out[4]),
        .R(clear));
  CARRY4 \error_count_reg[4]_i_1__6 
       (.CI(\error_count_reg[0]_i_2__5_n_0 ),
        .CO({\error_count_reg[4]_i_1__6_n_0 ,\error_count_reg[4]_i_1__6_n_1 ,\error_count_reg[4]_i_1__6_n_2 ,\error_count_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[4]_i_1__6_n_4 ,\error_count_reg[4]_i_1__6_n_5 ,\error_count_reg[4]_i_1__6_n_6 ,\error_count_reg[4]_i_1__6_n_7 }),
        .S(out[7:4]));
  FDRE \error_count_reg[5] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__6_n_6 ),
        .Q(out[5]),
        .R(clear));
  FDRE \error_count_reg[6] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__6_n_5 ),
        .Q(out[6]),
        .R(clear));
  FDRE \error_count_reg[7] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__6_n_4 ),
        .Q(out[7]),
        .R(clear));
  FDRE \error_count_reg[8] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__6_n_7 ),
        .Q(out[8]),
        .R(clear));
  CARRY4 \error_count_reg[8]_i_1__6 
       (.CI(\error_count_reg[4]_i_1__6_n_0 ),
        .CO({\error_count_reg[8]_i_1__6_n_0 ,\error_count_reg[8]_i_1__6_n_1 ,\error_count_reg[8]_i_1__6_n_2 ,\error_count_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[8]_i_1__6_n_4 ,\error_count_reg[8]_i_1__6_n_5 ,\error_count_reg[8]_i_1__6_n_6 ,\error_count_reg[8]_i_1__6_n_7 }),
        .S(out[11:8]));
  FDRE \error_count_reg[9] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__6_n_6 ),
        .Q(out[9]),
        .R(clear));
  FDRE \notb_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt0_rxnotintable[0]),
        .Q(notb_errs[0]),
        .R(1'b0));
  FDRE \notb_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt0_rxnotintable[1]),
        .Q(notb_errs[1]),
        .R(1'b0));
  FDRE \notb_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt0_rxnotintable[2]),
        .Q(notb_errs[2]),
        .R(1'b0));
  FDRE \notb_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt0_rxnotintable[3]),
        .Q(notb_errs[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_0_count_err" *) 
module jesd204_0_jesd204_0_count_err_0
   (out,
    gt1_rxnotintable,
    rx_core_clk,
    gt1_rxdisperr,
    clear);
  output [31:0]out;
  input [3:0]gt1_rxnotintable;
  input rx_core_clk;
  input [3:0]gt1_rxdisperr;
  input clear;

  wire clear;
  wire [3:0]disp_errs;
  wire \error_count[0]_i_10__5_n_0 ;
  wire \error_count[0]_i_11__5_n_0 ;
  wire \error_count[0]_i_12__5_n_0 ;
  wire \error_count[0]_i_13__5_n_0 ;
  wire \error_count[0]_i_14__5_n_0 ;
  wire \error_count[0]_i_15__5_n_0 ;
  wire \error_count[0]_i_16__5_n_0 ;
  wire \error_count[0]_i_3__4_n_0 ;
  wire \error_count[0]_i_4__5_n_0 ;
  wire \error_count[0]_i_5__5_n_0 ;
  wire \error_count[0]_i_6__5_n_0 ;
  wire \error_count[0]_i_7__5_n_0 ;
  wire \error_count[0]_i_8__5_n_0 ;
  wire \error_count[0]_i_9__5_n_0 ;
  wire \error_count_reg[0]_i_2__4_n_0 ;
  wire \error_count_reg[0]_i_2__4_n_1 ;
  wire \error_count_reg[0]_i_2__4_n_2 ;
  wire \error_count_reg[0]_i_2__4_n_3 ;
  wire \error_count_reg[0]_i_2__4_n_4 ;
  wire \error_count_reg[0]_i_2__4_n_5 ;
  wire \error_count_reg[0]_i_2__4_n_6 ;
  wire \error_count_reg[0]_i_2__4_n_7 ;
  wire \error_count_reg[12]_i_1__5_n_0 ;
  wire \error_count_reg[12]_i_1__5_n_1 ;
  wire \error_count_reg[12]_i_1__5_n_2 ;
  wire \error_count_reg[12]_i_1__5_n_3 ;
  wire \error_count_reg[12]_i_1__5_n_4 ;
  wire \error_count_reg[12]_i_1__5_n_5 ;
  wire \error_count_reg[12]_i_1__5_n_6 ;
  wire \error_count_reg[12]_i_1__5_n_7 ;
  wire \error_count_reg[16]_i_1__5_n_0 ;
  wire \error_count_reg[16]_i_1__5_n_1 ;
  wire \error_count_reg[16]_i_1__5_n_2 ;
  wire \error_count_reg[16]_i_1__5_n_3 ;
  wire \error_count_reg[16]_i_1__5_n_4 ;
  wire \error_count_reg[16]_i_1__5_n_5 ;
  wire \error_count_reg[16]_i_1__5_n_6 ;
  wire \error_count_reg[16]_i_1__5_n_7 ;
  wire \error_count_reg[20]_i_1__5_n_0 ;
  wire \error_count_reg[20]_i_1__5_n_1 ;
  wire \error_count_reg[20]_i_1__5_n_2 ;
  wire \error_count_reg[20]_i_1__5_n_3 ;
  wire \error_count_reg[20]_i_1__5_n_4 ;
  wire \error_count_reg[20]_i_1__5_n_5 ;
  wire \error_count_reg[20]_i_1__5_n_6 ;
  wire \error_count_reg[20]_i_1__5_n_7 ;
  wire \error_count_reg[24]_i_1__5_n_0 ;
  wire \error_count_reg[24]_i_1__5_n_1 ;
  wire \error_count_reg[24]_i_1__5_n_2 ;
  wire \error_count_reg[24]_i_1__5_n_3 ;
  wire \error_count_reg[24]_i_1__5_n_4 ;
  wire \error_count_reg[24]_i_1__5_n_5 ;
  wire \error_count_reg[24]_i_1__5_n_6 ;
  wire \error_count_reg[24]_i_1__5_n_7 ;
  wire \error_count_reg[28]_i_1__5_n_1 ;
  wire \error_count_reg[28]_i_1__5_n_2 ;
  wire \error_count_reg[28]_i_1__5_n_3 ;
  wire \error_count_reg[28]_i_1__5_n_4 ;
  wire \error_count_reg[28]_i_1__5_n_5 ;
  wire \error_count_reg[28]_i_1__5_n_6 ;
  wire \error_count_reg[28]_i_1__5_n_7 ;
  wire \error_count_reg[4]_i_1__5_n_0 ;
  wire \error_count_reg[4]_i_1__5_n_1 ;
  wire \error_count_reg[4]_i_1__5_n_2 ;
  wire \error_count_reg[4]_i_1__5_n_3 ;
  wire \error_count_reg[4]_i_1__5_n_4 ;
  wire \error_count_reg[4]_i_1__5_n_5 ;
  wire \error_count_reg[4]_i_1__5_n_6 ;
  wire \error_count_reg[4]_i_1__5_n_7 ;
  wire \error_count_reg[8]_i_1__5_n_0 ;
  wire \error_count_reg[8]_i_1__5_n_1 ;
  wire \error_count_reg[8]_i_1__5_n_2 ;
  wire \error_count_reg[8]_i_1__5_n_3 ;
  wire \error_count_reg[8]_i_1__5_n_4 ;
  wire \error_count_reg[8]_i_1__5_n_5 ;
  wire \error_count_reg[8]_i_1__5_n_6 ;
  wire \error_count_reg[8]_i_1__5_n_7 ;
  wire [3:0]gt1_rxdisperr;
  wire [3:0]gt1_rxnotintable;
  wire [3:0]notb_errs;
  wire [31:0]out;
  wire rx_core_clk;
  wire sel;
  wire [3:3]\NLW_error_count_reg[28]_i_1__5_CO_UNCONNECTED ;

  FDRE \disp_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt1_rxdisperr[0]),
        .Q(disp_errs[0]),
        .R(1'b0));
  FDRE \disp_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt1_rxdisperr[1]),
        .Q(disp_errs[1]),
        .R(1'b0));
  FDRE \disp_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt1_rxdisperr[2]),
        .Q(disp_errs[2]),
        .R(1'b0));
  FDRE \disp_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt1_rxdisperr[3]),
        .Q(disp_errs[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE001011F1FFEFEE0)) 
    \error_count[0]_i_10__5 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(\error_count[0]_i_13__5_n_0 ),
        .I3(\error_count[0]_i_14__5_n_0 ),
        .I4(\error_count[0]_i_15__5_n_0 ),
        .I5(out[1]),
        .O(\error_count[0]_i_10__5_n_0 ));
  LUT6 #(
    .INIT(64'h111EEEE1EEE1111E)) 
    \error_count[0]_i_11__5 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .I4(\error_count[0]_i_16__5_n_0 ),
        .I5(out[0]),
        .O(\error_count[0]_i_11__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \error_count[0]_i_12__5 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .O(\error_count[0]_i_12__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_13__5 
       (.I0(disp_errs[3]),
        .I1(notb_errs[3]),
        .O(\error_count[0]_i_13__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_14__5 
       (.I0(disp_errs[0]),
        .I1(notb_errs[0]),
        .O(\error_count[0]_i_14__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_15__5 
       (.I0(disp_errs[1]),
        .I1(notb_errs[1]),
        .O(\error_count[0]_i_15__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \error_count[0]_i_16__5 
       (.I0(notb_errs[1]),
        .I1(disp_errs[1]),
        .I2(notb_errs[0]),
        .I3(disp_errs[0]),
        .O(\error_count[0]_i_16__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \error_count[0]_i_1__4 
       (.I0(\error_count[0]_i_3__4_n_0 ),
        .I1(\error_count[0]_i_4__5_n_0 ),
        .I2(\error_count[0]_i_5__5_n_0 ),
        .I3(\error_count[0]_i_6__5_n_0 ),
        .I4(\error_count[0]_i_7__5_n_0 ),
        .I5(\error_count[0]_i_8__5_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_3__4 
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[9]),
        .I5(out[8]),
        .O(\error_count[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_4__5 
       (.I0(out[18]),
        .I1(out[19]),
        .I2(out[16]),
        .I3(out[17]),
        .I4(out[15]),
        .I5(out[14]),
        .O(\error_count[0]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_5__5 
       (.I0(out[30]),
        .I1(out[31]),
        .I2(out[28]),
        .I3(out[29]),
        .I4(out[27]),
        .I5(out[26]),
        .O(\error_count[0]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_6__5 
       (.I0(out[24]),
        .I1(out[25]),
        .I2(out[22]),
        .I3(out[23]),
        .I4(out[21]),
        .I5(out[20]),
        .O(\error_count[0]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \error_count[0]_i_7__5 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\error_count[0]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_8__5 
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\error_count[0]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFF54545400)) 
    \error_count[0]_i_9__5 
       (.I0(\error_count[0]_i_12__5_n_0 ),
        .I1(notb_errs[1]),
        .I2(disp_errs[1]),
        .I3(notb_errs[0]),
        .I4(disp_errs[0]),
        .I5(out[2]),
        .O(\error_count[0]_i_9__5_n_0 ));
  FDRE \error_count_reg[0] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__4_n_7 ),
        .Q(out[0]),
        .R(clear));
  CARRY4 \error_count_reg[0]_i_2__4 
       (.CI(1'b0),
        .CO({\error_count_reg[0]_i_2__4_n_0 ,\error_count_reg[0]_i_2__4_n_1 ,\error_count_reg[0]_i_2__4_n_2 ,\error_count_reg[0]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[2:0]}),
        .O({\error_count_reg[0]_i_2__4_n_4 ,\error_count_reg[0]_i_2__4_n_5 ,\error_count_reg[0]_i_2__4_n_6 ,\error_count_reg[0]_i_2__4_n_7 }),
        .S({out[3],\error_count[0]_i_9__5_n_0 ,\error_count[0]_i_10__5_n_0 ,\error_count[0]_i_11__5_n_0 }));
  FDRE \error_count_reg[10] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__5_n_5 ),
        .Q(out[10]),
        .R(clear));
  FDRE \error_count_reg[11] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__5_n_4 ),
        .Q(out[11]),
        .R(clear));
  FDRE \error_count_reg[12] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__5_n_7 ),
        .Q(out[12]),
        .R(clear));
  CARRY4 \error_count_reg[12]_i_1__5 
       (.CI(\error_count_reg[8]_i_1__5_n_0 ),
        .CO({\error_count_reg[12]_i_1__5_n_0 ,\error_count_reg[12]_i_1__5_n_1 ,\error_count_reg[12]_i_1__5_n_2 ,\error_count_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[12]_i_1__5_n_4 ,\error_count_reg[12]_i_1__5_n_5 ,\error_count_reg[12]_i_1__5_n_6 ,\error_count_reg[12]_i_1__5_n_7 }),
        .S(out[15:12]));
  FDRE \error_count_reg[13] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__5_n_6 ),
        .Q(out[13]),
        .R(clear));
  FDRE \error_count_reg[14] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__5_n_5 ),
        .Q(out[14]),
        .R(clear));
  FDRE \error_count_reg[15] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__5_n_4 ),
        .Q(out[15]),
        .R(clear));
  FDRE \error_count_reg[16] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__5_n_7 ),
        .Q(out[16]),
        .R(clear));
  CARRY4 \error_count_reg[16]_i_1__5 
       (.CI(\error_count_reg[12]_i_1__5_n_0 ),
        .CO({\error_count_reg[16]_i_1__5_n_0 ,\error_count_reg[16]_i_1__5_n_1 ,\error_count_reg[16]_i_1__5_n_2 ,\error_count_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[16]_i_1__5_n_4 ,\error_count_reg[16]_i_1__5_n_5 ,\error_count_reg[16]_i_1__5_n_6 ,\error_count_reg[16]_i_1__5_n_7 }),
        .S(out[19:16]));
  FDRE \error_count_reg[17] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__5_n_6 ),
        .Q(out[17]),
        .R(clear));
  FDRE \error_count_reg[18] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__5_n_5 ),
        .Q(out[18]),
        .R(clear));
  FDRE \error_count_reg[19] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__5_n_4 ),
        .Q(out[19]),
        .R(clear));
  FDRE \error_count_reg[1] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__4_n_6 ),
        .Q(out[1]),
        .R(clear));
  FDRE \error_count_reg[20] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__5_n_7 ),
        .Q(out[20]),
        .R(clear));
  CARRY4 \error_count_reg[20]_i_1__5 
       (.CI(\error_count_reg[16]_i_1__5_n_0 ),
        .CO({\error_count_reg[20]_i_1__5_n_0 ,\error_count_reg[20]_i_1__5_n_1 ,\error_count_reg[20]_i_1__5_n_2 ,\error_count_reg[20]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[20]_i_1__5_n_4 ,\error_count_reg[20]_i_1__5_n_5 ,\error_count_reg[20]_i_1__5_n_6 ,\error_count_reg[20]_i_1__5_n_7 }),
        .S(out[23:20]));
  FDRE \error_count_reg[21] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__5_n_6 ),
        .Q(out[21]),
        .R(clear));
  FDRE \error_count_reg[22] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__5_n_5 ),
        .Q(out[22]),
        .R(clear));
  FDRE \error_count_reg[23] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__5_n_4 ),
        .Q(out[23]),
        .R(clear));
  FDRE \error_count_reg[24] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__5_n_7 ),
        .Q(out[24]),
        .R(clear));
  CARRY4 \error_count_reg[24]_i_1__5 
       (.CI(\error_count_reg[20]_i_1__5_n_0 ),
        .CO({\error_count_reg[24]_i_1__5_n_0 ,\error_count_reg[24]_i_1__5_n_1 ,\error_count_reg[24]_i_1__5_n_2 ,\error_count_reg[24]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[24]_i_1__5_n_4 ,\error_count_reg[24]_i_1__5_n_5 ,\error_count_reg[24]_i_1__5_n_6 ,\error_count_reg[24]_i_1__5_n_7 }),
        .S(out[27:24]));
  FDRE \error_count_reg[25] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__5_n_6 ),
        .Q(out[25]),
        .R(clear));
  FDRE \error_count_reg[26] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__5_n_5 ),
        .Q(out[26]),
        .R(clear));
  FDRE \error_count_reg[27] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__5_n_4 ),
        .Q(out[27]),
        .R(clear));
  FDRE \error_count_reg[28] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__5_n_7 ),
        .Q(out[28]),
        .R(clear));
  CARRY4 \error_count_reg[28]_i_1__5 
       (.CI(\error_count_reg[24]_i_1__5_n_0 ),
        .CO({\NLW_error_count_reg[28]_i_1__5_CO_UNCONNECTED [3],\error_count_reg[28]_i_1__5_n_1 ,\error_count_reg[28]_i_1__5_n_2 ,\error_count_reg[28]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[28]_i_1__5_n_4 ,\error_count_reg[28]_i_1__5_n_5 ,\error_count_reg[28]_i_1__5_n_6 ,\error_count_reg[28]_i_1__5_n_7 }),
        .S(out[31:28]));
  FDRE \error_count_reg[29] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__5_n_6 ),
        .Q(out[29]),
        .R(clear));
  FDRE \error_count_reg[2] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__4_n_5 ),
        .Q(out[2]),
        .R(clear));
  FDRE \error_count_reg[30] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__5_n_5 ),
        .Q(out[30]),
        .R(clear));
  FDRE \error_count_reg[31] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__5_n_4 ),
        .Q(out[31]),
        .R(clear));
  FDRE \error_count_reg[3] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__4_n_4 ),
        .Q(out[3]),
        .R(clear));
  FDRE \error_count_reg[4] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__5_n_7 ),
        .Q(out[4]),
        .R(clear));
  CARRY4 \error_count_reg[4]_i_1__5 
       (.CI(\error_count_reg[0]_i_2__4_n_0 ),
        .CO({\error_count_reg[4]_i_1__5_n_0 ,\error_count_reg[4]_i_1__5_n_1 ,\error_count_reg[4]_i_1__5_n_2 ,\error_count_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[4]_i_1__5_n_4 ,\error_count_reg[4]_i_1__5_n_5 ,\error_count_reg[4]_i_1__5_n_6 ,\error_count_reg[4]_i_1__5_n_7 }),
        .S(out[7:4]));
  FDRE \error_count_reg[5] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__5_n_6 ),
        .Q(out[5]),
        .R(clear));
  FDRE \error_count_reg[6] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__5_n_5 ),
        .Q(out[6]),
        .R(clear));
  FDRE \error_count_reg[7] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__5_n_4 ),
        .Q(out[7]),
        .R(clear));
  FDRE \error_count_reg[8] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__5_n_7 ),
        .Q(out[8]),
        .R(clear));
  CARRY4 \error_count_reg[8]_i_1__5 
       (.CI(\error_count_reg[4]_i_1__5_n_0 ),
        .CO({\error_count_reg[8]_i_1__5_n_0 ,\error_count_reg[8]_i_1__5_n_1 ,\error_count_reg[8]_i_1__5_n_2 ,\error_count_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[8]_i_1__5_n_4 ,\error_count_reg[8]_i_1__5_n_5 ,\error_count_reg[8]_i_1__5_n_6 ,\error_count_reg[8]_i_1__5_n_7 }),
        .S(out[11:8]));
  FDRE \error_count_reg[9] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__5_n_6 ),
        .Q(out[9]),
        .R(clear));
  FDRE \notb_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt1_rxnotintable[0]),
        .Q(notb_errs[0]),
        .R(1'b0));
  FDRE \notb_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt1_rxnotintable[1]),
        .Q(notb_errs[1]),
        .R(1'b0));
  FDRE \notb_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt1_rxnotintable[2]),
        .Q(notb_errs[2]),
        .R(1'b0));
  FDRE \notb_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt1_rxnotintable[3]),
        .Q(notb_errs[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_0_count_err" *) 
module jesd204_0_jesd204_0_count_err_1
   (out,
    gt2_rxnotintable,
    rx_core_clk,
    gt2_rxdisperr,
    clear);
  output [31:0]out;
  input [3:0]gt2_rxnotintable;
  input rx_core_clk;
  input [3:0]gt2_rxdisperr;
  input clear;

  wire clear;
  wire [3:0]disp_errs;
  wire \error_count[0]_i_10__4_n_0 ;
  wire \error_count[0]_i_11__4_n_0 ;
  wire \error_count[0]_i_12__4_n_0 ;
  wire \error_count[0]_i_13__4_n_0 ;
  wire \error_count[0]_i_14__4_n_0 ;
  wire \error_count[0]_i_15__4_n_0 ;
  wire \error_count[0]_i_16__4_n_0 ;
  wire \error_count[0]_i_3__3_n_0 ;
  wire \error_count[0]_i_4__4_n_0 ;
  wire \error_count[0]_i_5__4_n_0 ;
  wire \error_count[0]_i_6__4_n_0 ;
  wire \error_count[0]_i_7__4_n_0 ;
  wire \error_count[0]_i_8__4_n_0 ;
  wire \error_count[0]_i_9__4_n_0 ;
  wire \error_count_reg[0]_i_2__3_n_0 ;
  wire \error_count_reg[0]_i_2__3_n_1 ;
  wire \error_count_reg[0]_i_2__3_n_2 ;
  wire \error_count_reg[0]_i_2__3_n_3 ;
  wire \error_count_reg[0]_i_2__3_n_4 ;
  wire \error_count_reg[0]_i_2__3_n_5 ;
  wire \error_count_reg[0]_i_2__3_n_6 ;
  wire \error_count_reg[0]_i_2__3_n_7 ;
  wire \error_count_reg[12]_i_1__4_n_0 ;
  wire \error_count_reg[12]_i_1__4_n_1 ;
  wire \error_count_reg[12]_i_1__4_n_2 ;
  wire \error_count_reg[12]_i_1__4_n_3 ;
  wire \error_count_reg[12]_i_1__4_n_4 ;
  wire \error_count_reg[12]_i_1__4_n_5 ;
  wire \error_count_reg[12]_i_1__4_n_6 ;
  wire \error_count_reg[12]_i_1__4_n_7 ;
  wire \error_count_reg[16]_i_1__4_n_0 ;
  wire \error_count_reg[16]_i_1__4_n_1 ;
  wire \error_count_reg[16]_i_1__4_n_2 ;
  wire \error_count_reg[16]_i_1__4_n_3 ;
  wire \error_count_reg[16]_i_1__4_n_4 ;
  wire \error_count_reg[16]_i_1__4_n_5 ;
  wire \error_count_reg[16]_i_1__4_n_6 ;
  wire \error_count_reg[16]_i_1__4_n_7 ;
  wire \error_count_reg[20]_i_1__4_n_0 ;
  wire \error_count_reg[20]_i_1__4_n_1 ;
  wire \error_count_reg[20]_i_1__4_n_2 ;
  wire \error_count_reg[20]_i_1__4_n_3 ;
  wire \error_count_reg[20]_i_1__4_n_4 ;
  wire \error_count_reg[20]_i_1__4_n_5 ;
  wire \error_count_reg[20]_i_1__4_n_6 ;
  wire \error_count_reg[20]_i_1__4_n_7 ;
  wire \error_count_reg[24]_i_1__4_n_0 ;
  wire \error_count_reg[24]_i_1__4_n_1 ;
  wire \error_count_reg[24]_i_1__4_n_2 ;
  wire \error_count_reg[24]_i_1__4_n_3 ;
  wire \error_count_reg[24]_i_1__4_n_4 ;
  wire \error_count_reg[24]_i_1__4_n_5 ;
  wire \error_count_reg[24]_i_1__4_n_6 ;
  wire \error_count_reg[24]_i_1__4_n_7 ;
  wire \error_count_reg[28]_i_1__4_n_1 ;
  wire \error_count_reg[28]_i_1__4_n_2 ;
  wire \error_count_reg[28]_i_1__4_n_3 ;
  wire \error_count_reg[28]_i_1__4_n_4 ;
  wire \error_count_reg[28]_i_1__4_n_5 ;
  wire \error_count_reg[28]_i_1__4_n_6 ;
  wire \error_count_reg[28]_i_1__4_n_7 ;
  wire \error_count_reg[4]_i_1__4_n_0 ;
  wire \error_count_reg[4]_i_1__4_n_1 ;
  wire \error_count_reg[4]_i_1__4_n_2 ;
  wire \error_count_reg[4]_i_1__4_n_3 ;
  wire \error_count_reg[4]_i_1__4_n_4 ;
  wire \error_count_reg[4]_i_1__4_n_5 ;
  wire \error_count_reg[4]_i_1__4_n_6 ;
  wire \error_count_reg[4]_i_1__4_n_7 ;
  wire \error_count_reg[8]_i_1__4_n_0 ;
  wire \error_count_reg[8]_i_1__4_n_1 ;
  wire \error_count_reg[8]_i_1__4_n_2 ;
  wire \error_count_reg[8]_i_1__4_n_3 ;
  wire \error_count_reg[8]_i_1__4_n_4 ;
  wire \error_count_reg[8]_i_1__4_n_5 ;
  wire \error_count_reg[8]_i_1__4_n_6 ;
  wire \error_count_reg[8]_i_1__4_n_7 ;
  wire [3:0]gt2_rxdisperr;
  wire [3:0]gt2_rxnotintable;
  wire [3:0]notb_errs;
  wire [31:0]out;
  wire rx_core_clk;
  wire sel;
  wire [3:3]\NLW_error_count_reg[28]_i_1__4_CO_UNCONNECTED ;

  FDRE \disp_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt2_rxdisperr[0]),
        .Q(disp_errs[0]),
        .R(1'b0));
  FDRE \disp_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt2_rxdisperr[1]),
        .Q(disp_errs[1]),
        .R(1'b0));
  FDRE \disp_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt2_rxdisperr[2]),
        .Q(disp_errs[2]),
        .R(1'b0));
  FDRE \disp_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt2_rxdisperr[3]),
        .Q(disp_errs[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE001011F1FFEFEE0)) 
    \error_count[0]_i_10__4 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(\error_count[0]_i_13__4_n_0 ),
        .I3(\error_count[0]_i_14__4_n_0 ),
        .I4(\error_count[0]_i_15__4_n_0 ),
        .I5(out[1]),
        .O(\error_count[0]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'h111EEEE1EEE1111E)) 
    \error_count[0]_i_11__4 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .I4(\error_count[0]_i_16__4_n_0 ),
        .I5(out[0]),
        .O(\error_count[0]_i_11__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \error_count[0]_i_12__4 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .O(\error_count[0]_i_12__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_13__4 
       (.I0(disp_errs[3]),
        .I1(notb_errs[3]),
        .O(\error_count[0]_i_13__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_14__4 
       (.I0(disp_errs[0]),
        .I1(notb_errs[0]),
        .O(\error_count[0]_i_14__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_15__4 
       (.I0(disp_errs[1]),
        .I1(notb_errs[1]),
        .O(\error_count[0]_i_15__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \error_count[0]_i_16__4 
       (.I0(notb_errs[1]),
        .I1(disp_errs[1]),
        .I2(notb_errs[0]),
        .I3(disp_errs[0]),
        .O(\error_count[0]_i_16__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \error_count[0]_i_1__3 
       (.I0(\error_count[0]_i_3__3_n_0 ),
        .I1(\error_count[0]_i_4__4_n_0 ),
        .I2(\error_count[0]_i_5__4_n_0 ),
        .I3(\error_count[0]_i_6__4_n_0 ),
        .I4(\error_count[0]_i_7__4_n_0 ),
        .I5(\error_count[0]_i_8__4_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_3__3 
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[9]),
        .I5(out[8]),
        .O(\error_count[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_4__4 
       (.I0(out[18]),
        .I1(out[19]),
        .I2(out[16]),
        .I3(out[17]),
        .I4(out[15]),
        .I5(out[14]),
        .O(\error_count[0]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_5__4 
       (.I0(out[30]),
        .I1(out[31]),
        .I2(out[28]),
        .I3(out[29]),
        .I4(out[27]),
        .I5(out[26]),
        .O(\error_count[0]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_6__4 
       (.I0(out[24]),
        .I1(out[25]),
        .I2(out[22]),
        .I3(out[23]),
        .I4(out[21]),
        .I5(out[20]),
        .O(\error_count[0]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \error_count[0]_i_7__4 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\error_count[0]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_8__4 
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\error_count[0]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFF54545400)) 
    \error_count[0]_i_9__4 
       (.I0(\error_count[0]_i_12__4_n_0 ),
        .I1(notb_errs[1]),
        .I2(disp_errs[1]),
        .I3(notb_errs[0]),
        .I4(disp_errs[0]),
        .I5(out[2]),
        .O(\error_count[0]_i_9__4_n_0 ));
  FDRE \error_count_reg[0] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__3_n_7 ),
        .Q(out[0]),
        .R(clear));
  CARRY4 \error_count_reg[0]_i_2__3 
       (.CI(1'b0),
        .CO({\error_count_reg[0]_i_2__3_n_0 ,\error_count_reg[0]_i_2__3_n_1 ,\error_count_reg[0]_i_2__3_n_2 ,\error_count_reg[0]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[2:0]}),
        .O({\error_count_reg[0]_i_2__3_n_4 ,\error_count_reg[0]_i_2__3_n_5 ,\error_count_reg[0]_i_2__3_n_6 ,\error_count_reg[0]_i_2__3_n_7 }),
        .S({out[3],\error_count[0]_i_9__4_n_0 ,\error_count[0]_i_10__4_n_0 ,\error_count[0]_i_11__4_n_0 }));
  FDRE \error_count_reg[10] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__4_n_5 ),
        .Q(out[10]),
        .R(clear));
  FDRE \error_count_reg[11] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__4_n_4 ),
        .Q(out[11]),
        .R(clear));
  FDRE \error_count_reg[12] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__4_n_7 ),
        .Q(out[12]),
        .R(clear));
  CARRY4 \error_count_reg[12]_i_1__4 
       (.CI(\error_count_reg[8]_i_1__4_n_0 ),
        .CO({\error_count_reg[12]_i_1__4_n_0 ,\error_count_reg[12]_i_1__4_n_1 ,\error_count_reg[12]_i_1__4_n_2 ,\error_count_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[12]_i_1__4_n_4 ,\error_count_reg[12]_i_1__4_n_5 ,\error_count_reg[12]_i_1__4_n_6 ,\error_count_reg[12]_i_1__4_n_7 }),
        .S(out[15:12]));
  FDRE \error_count_reg[13] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__4_n_6 ),
        .Q(out[13]),
        .R(clear));
  FDRE \error_count_reg[14] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__4_n_5 ),
        .Q(out[14]),
        .R(clear));
  FDRE \error_count_reg[15] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__4_n_4 ),
        .Q(out[15]),
        .R(clear));
  FDRE \error_count_reg[16] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__4_n_7 ),
        .Q(out[16]),
        .R(clear));
  CARRY4 \error_count_reg[16]_i_1__4 
       (.CI(\error_count_reg[12]_i_1__4_n_0 ),
        .CO({\error_count_reg[16]_i_1__4_n_0 ,\error_count_reg[16]_i_1__4_n_1 ,\error_count_reg[16]_i_1__4_n_2 ,\error_count_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[16]_i_1__4_n_4 ,\error_count_reg[16]_i_1__4_n_5 ,\error_count_reg[16]_i_1__4_n_6 ,\error_count_reg[16]_i_1__4_n_7 }),
        .S(out[19:16]));
  FDRE \error_count_reg[17] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__4_n_6 ),
        .Q(out[17]),
        .R(clear));
  FDRE \error_count_reg[18] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__4_n_5 ),
        .Q(out[18]),
        .R(clear));
  FDRE \error_count_reg[19] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__4_n_4 ),
        .Q(out[19]),
        .R(clear));
  FDRE \error_count_reg[1] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__3_n_6 ),
        .Q(out[1]),
        .R(clear));
  FDRE \error_count_reg[20] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__4_n_7 ),
        .Q(out[20]),
        .R(clear));
  CARRY4 \error_count_reg[20]_i_1__4 
       (.CI(\error_count_reg[16]_i_1__4_n_0 ),
        .CO({\error_count_reg[20]_i_1__4_n_0 ,\error_count_reg[20]_i_1__4_n_1 ,\error_count_reg[20]_i_1__4_n_2 ,\error_count_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[20]_i_1__4_n_4 ,\error_count_reg[20]_i_1__4_n_5 ,\error_count_reg[20]_i_1__4_n_6 ,\error_count_reg[20]_i_1__4_n_7 }),
        .S(out[23:20]));
  FDRE \error_count_reg[21] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__4_n_6 ),
        .Q(out[21]),
        .R(clear));
  FDRE \error_count_reg[22] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__4_n_5 ),
        .Q(out[22]),
        .R(clear));
  FDRE \error_count_reg[23] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__4_n_4 ),
        .Q(out[23]),
        .R(clear));
  FDRE \error_count_reg[24] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__4_n_7 ),
        .Q(out[24]),
        .R(clear));
  CARRY4 \error_count_reg[24]_i_1__4 
       (.CI(\error_count_reg[20]_i_1__4_n_0 ),
        .CO({\error_count_reg[24]_i_1__4_n_0 ,\error_count_reg[24]_i_1__4_n_1 ,\error_count_reg[24]_i_1__4_n_2 ,\error_count_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[24]_i_1__4_n_4 ,\error_count_reg[24]_i_1__4_n_5 ,\error_count_reg[24]_i_1__4_n_6 ,\error_count_reg[24]_i_1__4_n_7 }),
        .S(out[27:24]));
  FDRE \error_count_reg[25] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__4_n_6 ),
        .Q(out[25]),
        .R(clear));
  FDRE \error_count_reg[26] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__4_n_5 ),
        .Q(out[26]),
        .R(clear));
  FDRE \error_count_reg[27] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__4_n_4 ),
        .Q(out[27]),
        .R(clear));
  FDRE \error_count_reg[28] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__4_n_7 ),
        .Q(out[28]),
        .R(clear));
  CARRY4 \error_count_reg[28]_i_1__4 
       (.CI(\error_count_reg[24]_i_1__4_n_0 ),
        .CO({\NLW_error_count_reg[28]_i_1__4_CO_UNCONNECTED [3],\error_count_reg[28]_i_1__4_n_1 ,\error_count_reg[28]_i_1__4_n_2 ,\error_count_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[28]_i_1__4_n_4 ,\error_count_reg[28]_i_1__4_n_5 ,\error_count_reg[28]_i_1__4_n_6 ,\error_count_reg[28]_i_1__4_n_7 }),
        .S(out[31:28]));
  FDRE \error_count_reg[29] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__4_n_6 ),
        .Q(out[29]),
        .R(clear));
  FDRE \error_count_reg[2] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__3_n_5 ),
        .Q(out[2]),
        .R(clear));
  FDRE \error_count_reg[30] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__4_n_5 ),
        .Q(out[30]),
        .R(clear));
  FDRE \error_count_reg[31] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__4_n_4 ),
        .Q(out[31]),
        .R(clear));
  FDRE \error_count_reg[3] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__3_n_4 ),
        .Q(out[3]),
        .R(clear));
  FDRE \error_count_reg[4] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__4_n_7 ),
        .Q(out[4]),
        .R(clear));
  CARRY4 \error_count_reg[4]_i_1__4 
       (.CI(\error_count_reg[0]_i_2__3_n_0 ),
        .CO({\error_count_reg[4]_i_1__4_n_0 ,\error_count_reg[4]_i_1__4_n_1 ,\error_count_reg[4]_i_1__4_n_2 ,\error_count_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[4]_i_1__4_n_4 ,\error_count_reg[4]_i_1__4_n_5 ,\error_count_reg[4]_i_1__4_n_6 ,\error_count_reg[4]_i_1__4_n_7 }),
        .S(out[7:4]));
  FDRE \error_count_reg[5] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__4_n_6 ),
        .Q(out[5]),
        .R(clear));
  FDRE \error_count_reg[6] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__4_n_5 ),
        .Q(out[6]),
        .R(clear));
  FDRE \error_count_reg[7] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__4_n_4 ),
        .Q(out[7]),
        .R(clear));
  FDRE \error_count_reg[8] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__4_n_7 ),
        .Q(out[8]),
        .R(clear));
  CARRY4 \error_count_reg[8]_i_1__4 
       (.CI(\error_count_reg[4]_i_1__4_n_0 ),
        .CO({\error_count_reg[8]_i_1__4_n_0 ,\error_count_reg[8]_i_1__4_n_1 ,\error_count_reg[8]_i_1__4_n_2 ,\error_count_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[8]_i_1__4_n_4 ,\error_count_reg[8]_i_1__4_n_5 ,\error_count_reg[8]_i_1__4_n_6 ,\error_count_reg[8]_i_1__4_n_7 }),
        .S(out[11:8]));
  FDRE \error_count_reg[9] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__4_n_6 ),
        .Q(out[9]),
        .R(clear));
  FDRE \notb_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt2_rxnotintable[0]),
        .Q(notb_errs[0]),
        .R(1'b0));
  FDRE \notb_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt2_rxnotintable[1]),
        .Q(notb_errs[1]),
        .R(1'b0));
  FDRE \notb_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt2_rxnotintable[2]),
        .Q(notb_errs[2]),
        .R(1'b0));
  FDRE \notb_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt2_rxnotintable[3]),
        .Q(notb_errs[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_0_count_err" *) 
module jesd204_0_jesd204_0_count_err_2
   (out,
    gt3_rxnotintable,
    rx_core_clk,
    gt3_rxdisperr,
    clear);
  output [31:0]out;
  input [3:0]gt3_rxnotintable;
  input rx_core_clk;
  input [3:0]gt3_rxdisperr;
  input clear;

  wire clear;
  wire [3:0]disp_errs;
  wire \error_count[0]_i_10__3_n_0 ;
  wire \error_count[0]_i_11__3_n_0 ;
  wire \error_count[0]_i_12__3_n_0 ;
  wire \error_count[0]_i_13__3_n_0 ;
  wire \error_count[0]_i_14__3_n_0 ;
  wire \error_count[0]_i_15__3_n_0 ;
  wire \error_count[0]_i_16__3_n_0 ;
  wire \error_count[0]_i_3__2_n_0 ;
  wire \error_count[0]_i_4__3_n_0 ;
  wire \error_count[0]_i_5__3_n_0 ;
  wire \error_count[0]_i_6__3_n_0 ;
  wire \error_count[0]_i_7__3_n_0 ;
  wire \error_count[0]_i_8__3_n_0 ;
  wire \error_count[0]_i_9__3_n_0 ;
  wire \error_count_reg[0]_i_2__2_n_0 ;
  wire \error_count_reg[0]_i_2__2_n_1 ;
  wire \error_count_reg[0]_i_2__2_n_2 ;
  wire \error_count_reg[0]_i_2__2_n_3 ;
  wire \error_count_reg[0]_i_2__2_n_4 ;
  wire \error_count_reg[0]_i_2__2_n_5 ;
  wire \error_count_reg[0]_i_2__2_n_6 ;
  wire \error_count_reg[0]_i_2__2_n_7 ;
  wire \error_count_reg[12]_i_1__3_n_0 ;
  wire \error_count_reg[12]_i_1__3_n_1 ;
  wire \error_count_reg[12]_i_1__3_n_2 ;
  wire \error_count_reg[12]_i_1__3_n_3 ;
  wire \error_count_reg[12]_i_1__3_n_4 ;
  wire \error_count_reg[12]_i_1__3_n_5 ;
  wire \error_count_reg[12]_i_1__3_n_6 ;
  wire \error_count_reg[12]_i_1__3_n_7 ;
  wire \error_count_reg[16]_i_1__3_n_0 ;
  wire \error_count_reg[16]_i_1__3_n_1 ;
  wire \error_count_reg[16]_i_1__3_n_2 ;
  wire \error_count_reg[16]_i_1__3_n_3 ;
  wire \error_count_reg[16]_i_1__3_n_4 ;
  wire \error_count_reg[16]_i_1__3_n_5 ;
  wire \error_count_reg[16]_i_1__3_n_6 ;
  wire \error_count_reg[16]_i_1__3_n_7 ;
  wire \error_count_reg[20]_i_1__3_n_0 ;
  wire \error_count_reg[20]_i_1__3_n_1 ;
  wire \error_count_reg[20]_i_1__3_n_2 ;
  wire \error_count_reg[20]_i_1__3_n_3 ;
  wire \error_count_reg[20]_i_1__3_n_4 ;
  wire \error_count_reg[20]_i_1__3_n_5 ;
  wire \error_count_reg[20]_i_1__3_n_6 ;
  wire \error_count_reg[20]_i_1__3_n_7 ;
  wire \error_count_reg[24]_i_1__3_n_0 ;
  wire \error_count_reg[24]_i_1__3_n_1 ;
  wire \error_count_reg[24]_i_1__3_n_2 ;
  wire \error_count_reg[24]_i_1__3_n_3 ;
  wire \error_count_reg[24]_i_1__3_n_4 ;
  wire \error_count_reg[24]_i_1__3_n_5 ;
  wire \error_count_reg[24]_i_1__3_n_6 ;
  wire \error_count_reg[24]_i_1__3_n_7 ;
  wire \error_count_reg[28]_i_1__3_n_1 ;
  wire \error_count_reg[28]_i_1__3_n_2 ;
  wire \error_count_reg[28]_i_1__3_n_3 ;
  wire \error_count_reg[28]_i_1__3_n_4 ;
  wire \error_count_reg[28]_i_1__3_n_5 ;
  wire \error_count_reg[28]_i_1__3_n_6 ;
  wire \error_count_reg[28]_i_1__3_n_7 ;
  wire \error_count_reg[4]_i_1__3_n_0 ;
  wire \error_count_reg[4]_i_1__3_n_1 ;
  wire \error_count_reg[4]_i_1__3_n_2 ;
  wire \error_count_reg[4]_i_1__3_n_3 ;
  wire \error_count_reg[4]_i_1__3_n_4 ;
  wire \error_count_reg[4]_i_1__3_n_5 ;
  wire \error_count_reg[4]_i_1__3_n_6 ;
  wire \error_count_reg[4]_i_1__3_n_7 ;
  wire \error_count_reg[8]_i_1__3_n_0 ;
  wire \error_count_reg[8]_i_1__3_n_1 ;
  wire \error_count_reg[8]_i_1__3_n_2 ;
  wire \error_count_reg[8]_i_1__3_n_3 ;
  wire \error_count_reg[8]_i_1__3_n_4 ;
  wire \error_count_reg[8]_i_1__3_n_5 ;
  wire \error_count_reg[8]_i_1__3_n_6 ;
  wire \error_count_reg[8]_i_1__3_n_7 ;
  wire [3:0]gt3_rxdisperr;
  wire [3:0]gt3_rxnotintable;
  wire [3:0]notb_errs;
  wire [31:0]out;
  wire rx_core_clk;
  wire sel;
  wire [3:3]\NLW_error_count_reg[28]_i_1__3_CO_UNCONNECTED ;

  FDRE \disp_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt3_rxdisperr[0]),
        .Q(disp_errs[0]),
        .R(1'b0));
  FDRE \disp_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt3_rxdisperr[1]),
        .Q(disp_errs[1]),
        .R(1'b0));
  FDRE \disp_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt3_rxdisperr[2]),
        .Q(disp_errs[2]),
        .R(1'b0));
  FDRE \disp_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt3_rxdisperr[3]),
        .Q(disp_errs[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE001011F1FFEFEE0)) 
    \error_count[0]_i_10__3 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(\error_count[0]_i_13__3_n_0 ),
        .I3(\error_count[0]_i_14__3_n_0 ),
        .I4(\error_count[0]_i_15__3_n_0 ),
        .I5(out[1]),
        .O(\error_count[0]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h111EEEE1EEE1111E)) 
    \error_count[0]_i_11__3 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .I4(\error_count[0]_i_16__3_n_0 ),
        .I5(out[0]),
        .O(\error_count[0]_i_11__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \error_count[0]_i_12__3 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .O(\error_count[0]_i_12__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_13__3 
       (.I0(disp_errs[3]),
        .I1(notb_errs[3]),
        .O(\error_count[0]_i_13__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_14__3 
       (.I0(disp_errs[0]),
        .I1(notb_errs[0]),
        .O(\error_count[0]_i_14__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_15__3 
       (.I0(disp_errs[1]),
        .I1(notb_errs[1]),
        .O(\error_count[0]_i_15__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \error_count[0]_i_16__3 
       (.I0(notb_errs[1]),
        .I1(disp_errs[1]),
        .I2(notb_errs[0]),
        .I3(disp_errs[0]),
        .O(\error_count[0]_i_16__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \error_count[0]_i_1__2 
       (.I0(\error_count[0]_i_3__2_n_0 ),
        .I1(\error_count[0]_i_4__3_n_0 ),
        .I2(\error_count[0]_i_5__3_n_0 ),
        .I3(\error_count[0]_i_6__3_n_0 ),
        .I4(\error_count[0]_i_7__3_n_0 ),
        .I5(\error_count[0]_i_8__3_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_3__2 
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[9]),
        .I5(out[8]),
        .O(\error_count[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_4__3 
       (.I0(out[18]),
        .I1(out[19]),
        .I2(out[16]),
        .I3(out[17]),
        .I4(out[15]),
        .I5(out[14]),
        .O(\error_count[0]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_5__3 
       (.I0(out[30]),
        .I1(out[31]),
        .I2(out[28]),
        .I3(out[29]),
        .I4(out[27]),
        .I5(out[26]),
        .O(\error_count[0]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_6__3 
       (.I0(out[24]),
        .I1(out[25]),
        .I2(out[22]),
        .I3(out[23]),
        .I4(out[21]),
        .I5(out[20]),
        .O(\error_count[0]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \error_count[0]_i_7__3 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\error_count[0]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_8__3 
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\error_count[0]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFF54545400)) 
    \error_count[0]_i_9__3 
       (.I0(\error_count[0]_i_12__3_n_0 ),
        .I1(notb_errs[1]),
        .I2(disp_errs[1]),
        .I3(notb_errs[0]),
        .I4(disp_errs[0]),
        .I5(out[2]),
        .O(\error_count[0]_i_9__3_n_0 ));
  FDRE \error_count_reg[0] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__2_n_7 ),
        .Q(out[0]),
        .R(clear));
  CARRY4 \error_count_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\error_count_reg[0]_i_2__2_n_0 ,\error_count_reg[0]_i_2__2_n_1 ,\error_count_reg[0]_i_2__2_n_2 ,\error_count_reg[0]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[2:0]}),
        .O({\error_count_reg[0]_i_2__2_n_4 ,\error_count_reg[0]_i_2__2_n_5 ,\error_count_reg[0]_i_2__2_n_6 ,\error_count_reg[0]_i_2__2_n_7 }),
        .S({out[3],\error_count[0]_i_9__3_n_0 ,\error_count[0]_i_10__3_n_0 ,\error_count[0]_i_11__3_n_0 }));
  FDRE \error_count_reg[10] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__3_n_5 ),
        .Q(out[10]),
        .R(clear));
  FDRE \error_count_reg[11] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__3_n_4 ),
        .Q(out[11]),
        .R(clear));
  FDRE \error_count_reg[12] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__3_n_7 ),
        .Q(out[12]),
        .R(clear));
  CARRY4 \error_count_reg[12]_i_1__3 
       (.CI(\error_count_reg[8]_i_1__3_n_0 ),
        .CO({\error_count_reg[12]_i_1__3_n_0 ,\error_count_reg[12]_i_1__3_n_1 ,\error_count_reg[12]_i_1__3_n_2 ,\error_count_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[12]_i_1__3_n_4 ,\error_count_reg[12]_i_1__3_n_5 ,\error_count_reg[12]_i_1__3_n_6 ,\error_count_reg[12]_i_1__3_n_7 }),
        .S(out[15:12]));
  FDRE \error_count_reg[13] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__3_n_6 ),
        .Q(out[13]),
        .R(clear));
  FDRE \error_count_reg[14] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__3_n_5 ),
        .Q(out[14]),
        .R(clear));
  FDRE \error_count_reg[15] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__3_n_4 ),
        .Q(out[15]),
        .R(clear));
  FDRE \error_count_reg[16] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__3_n_7 ),
        .Q(out[16]),
        .R(clear));
  CARRY4 \error_count_reg[16]_i_1__3 
       (.CI(\error_count_reg[12]_i_1__3_n_0 ),
        .CO({\error_count_reg[16]_i_1__3_n_0 ,\error_count_reg[16]_i_1__3_n_1 ,\error_count_reg[16]_i_1__3_n_2 ,\error_count_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[16]_i_1__3_n_4 ,\error_count_reg[16]_i_1__3_n_5 ,\error_count_reg[16]_i_1__3_n_6 ,\error_count_reg[16]_i_1__3_n_7 }),
        .S(out[19:16]));
  FDRE \error_count_reg[17] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__3_n_6 ),
        .Q(out[17]),
        .R(clear));
  FDRE \error_count_reg[18] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__3_n_5 ),
        .Q(out[18]),
        .R(clear));
  FDRE \error_count_reg[19] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__3_n_4 ),
        .Q(out[19]),
        .R(clear));
  FDRE \error_count_reg[1] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__2_n_6 ),
        .Q(out[1]),
        .R(clear));
  FDRE \error_count_reg[20] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__3_n_7 ),
        .Q(out[20]),
        .R(clear));
  CARRY4 \error_count_reg[20]_i_1__3 
       (.CI(\error_count_reg[16]_i_1__3_n_0 ),
        .CO({\error_count_reg[20]_i_1__3_n_0 ,\error_count_reg[20]_i_1__3_n_1 ,\error_count_reg[20]_i_1__3_n_2 ,\error_count_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[20]_i_1__3_n_4 ,\error_count_reg[20]_i_1__3_n_5 ,\error_count_reg[20]_i_1__3_n_6 ,\error_count_reg[20]_i_1__3_n_7 }),
        .S(out[23:20]));
  FDRE \error_count_reg[21] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__3_n_6 ),
        .Q(out[21]),
        .R(clear));
  FDRE \error_count_reg[22] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__3_n_5 ),
        .Q(out[22]),
        .R(clear));
  FDRE \error_count_reg[23] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__3_n_4 ),
        .Q(out[23]),
        .R(clear));
  FDRE \error_count_reg[24] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__3_n_7 ),
        .Q(out[24]),
        .R(clear));
  CARRY4 \error_count_reg[24]_i_1__3 
       (.CI(\error_count_reg[20]_i_1__3_n_0 ),
        .CO({\error_count_reg[24]_i_1__3_n_0 ,\error_count_reg[24]_i_1__3_n_1 ,\error_count_reg[24]_i_1__3_n_2 ,\error_count_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[24]_i_1__3_n_4 ,\error_count_reg[24]_i_1__3_n_5 ,\error_count_reg[24]_i_1__3_n_6 ,\error_count_reg[24]_i_1__3_n_7 }),
        .S(out[27:24]));
  FDRE \error_count_reg[25] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__3_n_6 ),
        .Q(out[25]),
        .R(clear));
  FDRE \error_count_reg[26] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__3_n_5 ),
        .Q(out[26]),
        .R(clear));
  FDRE \error_count_reg[27] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__3_n_4 ),
        .Q(out[27]),
        .R(clear));
  FDRE \error_count_reg[28] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__3_n_7 ),
        .Q(out[28]),
        .R(clear));
  CARRY4 \error_count_reg[28]_i_1__3 
       (.CI(\error_count_reg[24]_i_1__3_n_0 ),
        .CO({\NLW_error_count_reg[28]_i_1__3_CO_UNCONNECTED [3],\error_count_reg[28]_i_1__3_n_1 ,\error_count_reg[28]_i_1__3_n_2 ,\error_count_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[28]_i_1__3_n_4 ,\error_count_reg[28]_i_1__3_n_5 ,\error_count_reg[28]_i_1__3_n_6 ,\error_count_reg[28]_i_1__3_n_7 }),
        .S(out[31:28]));
  FDRE \error_count_reg[29] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__3_n_6 ),
        .Q(out[29]),
        .R(clear));
  FDRE \error_count_reg[2] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__2_n_5 ),
        .Q(out[2]),
        .R(clear));
  FDRE \error_count_reg[30] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__3_n_5 ),
        .Q(out[30]),
        .R(clear));
  FDRE \error_count_reg[31] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__3_n_4 ),
        .Q(out[31]),
        .R(clear));
  FDRE \error_count_reg[3] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__2_n_4 ),
        .Q(out[3]),
        .R(clear));
  FDRE \error_count_reg[4] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__3_n_7 ),
        .Q(out[4]),
        .R(clear));
  CARRY4 \error_count_reg[4]_i_1__3 
       (.CI(\error_count_reg[0]_i_2__2_n_0 ),
        .CO({\error_count_reg[4]_i_1__3_n_0 ,\error_count_reg[4]_i_1__3_n_1 ,\error_count_reg[4]_i_1__3_n_2 ,\error_count_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[4]_i_1__3_n_4 ,\error_count_reg[4]_i_1__3_n_5 ,\error_count_reg[4]_i_1__3_n_6 ,\error_count_reg[4]_i_1__3_n_7 }),
        .S(out[7:4]));
  FDRE \error_count_reg[5] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__3_n_6 ),
        .Q(out[5]),
        .R(clear));
  FDRE \error_count_reg[6] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__3_n_5 ),
        .Q(out[6]),
        .R(clear));
  FDRE \error_count_reg[7] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__3_n_4 ),
        .Q(out[7]),
        .R(clear));
  FDRE \error_count_reg[8] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__3_n_7 ),
        .Q(out[8]),
        .R(clear));
  CARRY4 \error_count_reg[8]_i_1__3 
       (.CI(\error_count_reg[4]_i_1__3_n_0 ),
        .CO({\error_count_reg[8]_i_1__3_n_0 ,\error_count_reg[8]_i_1__3_n_1 ,\error_count_reg[8]_i_1__3_n_2 ,\error_count_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[8]_i_1__3_n_4 ,\error_count_reg[8]_i_1__3_n_5 ,\error_count_reg[8]_i_1__3_n_6 ,\error_count_reg[8]_i_1__3_n_7 }),
        .S(out[11:8]));
  FDRE \error_count_reg[9] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__3_n_6 ),
        .Q(out[9]),
        .R(clear));
  FDRE \notb_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt3_rxnotintable[0]),
        .Q(notb_errs[0]),
        .R(1'b0));
  FDRE \notb_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt3_rxnotintable[1]),
        .Q(notb_errs[1]),
        .R(1'b0));
  FDRE \notb_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt3_rxnotintable[2]),
        .Q(notb_errs[2]),
        .R(1'b0));
  FDRE \notb_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt3_rxnotintable[3]),
        .Q(notb_errs[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_0_count_err" *) 
module jesd204_0_jesd204_0_count_err_3
   (out,
    gt4_rxnotintable,
    rx_core_clk,
    gt4_rxdisperr,
    clear);
  output [31:0]out;
  input [3:0]gt4_rxnotintable;
  input rx_core_clk;
  input [3:0]gt4_rxdisperr;
  input clear;

  wire clear;
  wire [3:0]disp_errs;
  wire \error_count[0]_i_10__2_n_0 ;
  wire \error_count[0]_i_11__2_n_0 ;
  wire \error_count[0]_i_12__2_n_0 ;
  wire \error_count[0]_i_13__2_n_0 ;
  wire \error_count[0]_i_14__2_n_0 ;
  wire \error_count[0]_i_15__2_n_0 ;
  wire \error_count[0]_i_16__2_n_0 ;
  wire \error_count[0]_i_3__1_n_0 ;
  wire \error_count[0]_i_4__2_n_0 ;
  wire \error_count[0]_i_5__2_n_0 ;
  wire \error_count[0]_i_6__2_n_0 ;
  wire \error_count[0]_i_7__2_n_0 ;
  wire \error_count[0]_i_8__2_n_0 ;
  wire \error_count[0]_i_9__2_n_0 ;
  wire \error_count_reg[0]_i_2__1_n_0 ;
  wire \error_count_reg[0]_i_2__1_n_1 ;
  wire \error_count_reg[0]_i_2__1_n_2 ;
  wire \error_count_reg[0]_i_2__1_n_3 ;
  wire \error_count_reg[0]_i_2__1_n_4 ;
  wire \error_count_reg[0]_i_2__1_n_5 ;
  wire \error_count_reg[0]_i_2__1_n_6 ;
  wire \error_count_reg[0]_i_2__1_n_7 ;
  wire \error_count_reg[12]_i_1__2_n_0 ;
  wire \error_count_reg[12]_i_1__2_n_1 ;
  wire \error_count_reg[12]_i_1__2_n_2 ;
  wire \error_count_reg[12]_i_1__2_n_3 ;
  wire \error_count_reg[12]_i_1__2_n_4 ;
  wire \error_count_reg[12]_i_1__2_n_5 ;
  wire \error_count_reg[12]_i_1__2_n_6 ;
  wire \error_count_reg[12]_i_1__2_n_7 ;
  wire \error_count_reg[16]_i_1__2_n_0 ;
  wire \error_count_reg[16]_i_1__2_n_1 ;
  wire \error_count_reg[16]_i_1__2_n_2 ;
  wire \error_count_reg[16]_i_1__2_n_3 ;
  wire \error_count_reg[16]_i_1__2_n_4 ;
  wire \error_count_reg[16]_i_1__2_n_5 ;
  wire \error_count_reg[16]_i_1__2_n_6 ;
  wire \error_count_reg[16]_i_1__2_n_7 ;
  wire \error_count_reg[20]_i_1__2_n_0 ;
  wire \error_count_reg[20]_i_1__2_n_1 ;
  wire \error_count_reg[20]_i_1__2_n_2 ;
  wire \error_count_reg[20]_i_1__2_n_3 ;
  wire \error_count_reg[20]_i_1__2_n_4 ;
  wire \error_count_reg[20]_i_1__2_n_5 ;
  wire \error_count_reg[20]_i_1__2_n_6 ;
  wire \error_count_reg[20]_i_1__2_n_7 ;
  wire \error_count_reg[24]_i_1__2_n_0 ;
  wire \error_count_reg[24]_i_1__2_n_1 ;
  wire \error_count_reg[24]_i_1__2_n_2 ;
  wire \error_count_reg[24]_i_1__2_n_3 ;
  wire \error_count_reg[24]_i_1__2_n_4 ;
  wire \error_count_reg[24]_i_1__2_n_5 ;
  wire \error_count_reg[24]_i_1__2_n_6 ;
  wire \error_count_reg[24]_i_1__2_n_7 ;
  wire \error_count_reg[28]_i_1__2_n_1 ;
  wire \error_count_reg[28]_i_1__2_n_2 ;
  wire \error_count_reg[28]_i_1__2_n_3 ;
  wire \error_count_reg[28]_i_1__2_n_4 ;
  wire \error_count_reg[28]_i_1__2_n_5 ;
  wire \error_count_reg[28]_i_1__2_n_6 ;
  wire \error_count_reg[28]_i_1__2_n_7 ;
  wire \error_count_reg[4]_i_1__2_n_0 ;
  wire \error_count_reg[4]_i_1__2_n_1 ;
  wire \error_count_reg[4]_i_1__2_n_2 ;
  wire \error_count_reg[4]_i_1__2_n_3 ;
  wire \error_count_reg[4]_i_1__2_n_4 ;
  wire \error_count_reg[4]_i_1__2_n_5 ;
  wire \error_count_reg[4]_i_1__2_n_6 ;
  wire \error_count_reg[4]_i_1__2_n_7 ;
  wire \error_count_reg[8]_i_1__2_n_0 ;
  wire \error_count_reg[8]_i_1__2_n_1 ;
  wire \error_count_reg[8]_i_1__2_n_2 ;
  wire \error_count_reg[8]_i_1__2_n_3 ;
  wire \error_count_reg[8]_i_1__2_n_4 ;
  wire \error_count_reg[8]_i_1__2_n_5 ;
  wire \error_count_reg[8]_i_1__2_n_6 ;
  wire \error_count_reg[8]_i_1__2_n_7 ;
  wire [3:0]gt4_rxdisperr;
  wire [3:0]gt4_rxnotintable;
  wire [3:0]notb_errs;
  wire [31:0]out;
  wire rx_core_clk;
  wire sel;
  wire [3:3]\NLW_error_count_reg[28]_i_1__2_CO_UNCONNECTED ;

  FDRE \disp_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt4_rxdisperr[0]),
        .Q(disp_errs[0]),
        .R(1'b0));
  FDRE \disp_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt4_rxdisperr[1]),
        .Q(disp_errs[1]),
        .R(1'b0));
  FDRE \disp_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt4_rxdisperr[2]),
        .Q(disp_errs[2]),
        .R(1'b0));
  FDRE \disp_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt4_rxdisperr[3]),
        .Q(disp_errs[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE001011F1FFEFEE0)) 
    \error_count[0]_i_10__2 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(\error_count[0]_i_13__2_n_0 ),
        .I3(\error_count[0]_i_14__2_n_0 ),
        .I4(\error_count[0]_i_15__2_n_0 ),
        .I5(out[1]),
        .O(\error_count[0]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h111EEEE1EEE1111E)) 
    \error_count[0]_i_11__2 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .I4(\error_count[0]_i_16__2_n_0 ),
        .I5(out[0]),
        .O(\error_count[0]_i_11__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \error_count[0]_i_12__2 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .O(\error_count[0]_i_12__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_13__2 
       (.I0(disp_errs[3]),
        .I1(notb_errs[3]),
        .O(\error_count[0]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_14__2 
       (.I0(disp_errs[0]),
        .I1(notb_errs[0]),
        .O(\error_count[0]_i_14__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_15__2 
       (.I0(disp_errs[1]),
        .I1(notb_errs[1]),
        .O(\error_count[0]_i_15__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \error_count[0]_i_16__2 
       (.I0(notb_errs[1]),
        .I1(disp_errs[1]),
        .I2(notb_errs[0]),
        .I3(disp_errs[0]),
        .O(\error_count[0]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \error_count[0]_i_1__1 
       (.I0(\error_count[0]_i_3__1_n_0 ),
        .I1(\error_count[0]_i_4__2_n_0 ),
        .I2(\error_count[0]_i_5__2_n_0 ),
        .I3(\error_count[0]_i_6__2_n_0 ),
        .I4(\error_count[0]_i_7__2_n_0 ),
        .I5(\error_count[0]_i_8__2_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_3__1 
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[9]),
        .I5(out[8]),
        .O(\error_count[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_4__2 
       (.I0(out[18]),
        .I1(out[19]),
        .I2(out[16]),
        .I3(out[17]),
        .I4(out[15]),
        .I5(out[14]),
        .O(\error_count[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_5__2 
       (.I0(out[30]),
        .I1(out[31]),
        .I2(out[28]),
        .I3(out[29]),
        .I4(out[27]),
        .I5(out[26]),
        .O(\error_count[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_6__2 
       (.I0(out[24]),
        .I1(out[25]),
        .I2(out[22]),
        .I3(out[23]),
        .I4(out[21]),
        .I5(out[20]),
        .O(\error_count[0]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \error_count[0]_i_7__2 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\error_count[0]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_8__2 
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\error_count[0]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFF54545400)) 
    \error_count[0]_i_9__2 
       (.I0(\error_count[0]_i_12__2_n_0 ),
        .I1(notb_errs[1]),
        .I2(disp_errs[1]),
        .I3(notb_errs[0]),
        .I4(disp_errs[0]),
        .I5(out[2]),
        .O(\error_count[0]_i_9__2_n_0 ));
  FDRE \error_count_reg[0] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__1_n_7 ),
        .Q(out[0]),
        .R(clear));
  CARRY4 \error_count_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\error_count_reg[0]_i_2__1_n_0 ,\error_count_reg[0]_i_2__1_n_1 ,\error_count_reg[0]_i_2__1_n_2 ,\error_count_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[2:0]}),
        .O({\error_count_reg[0]_i_2__1_n_4 ,\error_count_reg[0]_i_2__1_n_5 ,\error_count_reg[0]_i_2__1_n_6 ,\error_count_reg[0]_i_2__1_n_7 }),
        .S({out[3],\error_count[0]_i_9__2_n_0 ,\error_count[0]_i_10__2_n_0 ,\error_count[0]_i_11__2_n_0 }));
  FDRE \error_count_reg[10] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__2_n_5 ),
        .Q(out[10]),
        .R(clear));
  FDRE \error_count_reg[11] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__2_n_4 ),
        .Q(out[11]),
        .R(clear));
  FDRE \error_count_reg[12] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__2_n_7 ),
        .Q(out[12]),
        .R(clear));
  CARRY4 \error_count_reg[12]_i_1__2 
       (.CI(\error_count_reg[8]_i_1__2_n_0 ),
        .CO({\error_count_reg[12]_i_1__2_n_0 ,\error_count_reg[12]_i_1__2_n_1 ,\error_count_reg[12]_i_1__2_n_2 ,\error_count_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[12]_i_1__2_n_4 ,\error_count_reg[12]_i_1__2_n_5 ,\error_count_reg[12]_i_1__2_n_6 ,\error_count_reg[12]_i_1__2_n_7 }),
        .S(out[15:12]));
  FDRE \error_count_reg[13] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__2_n_6 ),
        .Q(out[13]),
        .R(clear));
  FDRE \error_count_reg[14] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__2_n_5 ),
        .Q(out[14]),
        .R(clear));
  FDRE \error_count_reg[15] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__2_n_4 ),
        .Q(out[15]),
        .R(clear));
  FDRE \error_count_reg[16] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__2_n_7 ),
        .Q(out[16]),
        .R(clear));
  CARRY4 \error_count_reg[16]_i_1__2 
       (.CI(\error_count_reg[12]_i_1__2_n_0 ),
        .CO({\error_count_reg[16]_i_1__2_n_0 ,\error_count_reg[16]_i_1__2_n_1 ,\error_count_reg[16]_i_1__2_n_2 ,\error_count_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[16]_i_1__2_n_4 ,\error_count_reg[16]_i_1__2_n_5 ,\error_count_reg[16]_i_1__2_n_6 ,\error_count_reg[16]_i_1__2_n_7 }),
        .S(out[19:16]));
  FDRE \error_count_reg[17] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__2_n_6 ),
        .Q(out[17]),
        .R(clear));
  FDRE \error_count_reg[18] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__2_n_5 ),
        .Q(out[18]),
        .R(clear));
  FDRE \error_count_reg[19] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__2_n_4 ),
        .Q(out[19]),
        .R(clear));
  FDRE \error_count_reg[1] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__1_n_6 ),
        .Q(out[1]),
        .R(clear));
  FDRE \error_count_reg[20] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__2_n_7 ),
        .Q(out[20]),
        .R(clear));
  CARRY4 \error_count_reg[20]_i_1__2 
       (.CI(\error_count_reg[16]_i_1__2_n_0 ),
        .CO({\error_count_reg[20]_i_1__2_n_0 ,\error_count_reg[20]_i_1__2_n_1 ,\error_count_reg[20]_i_1__2_n_2 ,\error_count_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[20]_i_1__2_n_4 ,\error_count_reg[20]_i_1__2_n_5 ,\error_count_reg[20]_i_1__2_n_6 ,\error_count_reg[20]_i_1__2_n_7 }),
        .S(out[23:20]));
  FDRE \error_count_reg[21] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__2_n_6 ),
        .Q(out[21]),
        .R(clear));
  FDRE \error_count_reg[22] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__2_n_5 ),
        .Q(out[22]),
        .R(clear));
  FDRE \error_count_reg[23] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__2_n_4 ),
        .Q(out[23]),
        .R(clear));
  FDRE \error_count_reg[24] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__2_n_7 ),
        .Q(out[24]),
        .R(clear));
  CARRY4 \error_count_reg[24]_i_1__2 
       (.CI(\error_count_reg[20]_i_1__2_n_0 ),
        .CO({\error_count_reg[24]_i_1__2_n_0 ,\error_count_reg[24]_i_1__2_n_1 ,\error_count_reg[24]_i_1__2_n_2 ,\error_count_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[24]_i_1__2_n_4 ,\error_count_reg[24]_i_1__2_n_5 ,\error_count_reg[24]_i_1__2_n_6 ,\error_count_reg[24]_i_1__2_n_7 }),
        .S(out[27:24]));
  FDRE \error_count_reg[25] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__2_n_6 ),
        .Q(out[25]),
        .R(clear));
  FDRE \error_count_reg[26] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__2_n_5 ),
        .Q(out[26]),
        .R(clear));
  FDRE \error_count_reg[27] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__2_n_4 ),
        .Q(out[27]),
        .R(clear));
  FDRE \error_count_reg[28] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__2_n_7 ),
        .Q(out[28]),
        .R(clear));
  CARRY4 \error_count_reg[28]_i_1__2 
       (.CI(\error_count_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_error_count_reg[28]_i_1__2_CO_UNCONNECTED [3],\error_count_reg[28]_i_1__2_n_1 ,\error_count_reg[28]_i_1__2_n_2 ,\error_count_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[28]_i_1__2_n_4 ,\error_count_reg[28]_i_1__2_n_5 ,\error_count_reg[28]_i_1__2_n_6 ,\error_count_reg[28]_i_1__2_n_7 }),
        .S(out[31:28]));
  FDRE \error_count_reg[29] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__2_n_6 ),
        .Q(out[29]),
        .R(clear));
  FDRE \error_count_reg[2] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__1_n_5 ),
        .Q(out[2]),
        .R(clear));
  FDRE \error_count_reg[30] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__2_n_5 ),
        .Q(out[30]),
        .R(clear));
  FDRE \error_count_reg[31] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__2_n_4 ),
        .Q(out[31]),
        .R(clear));
  FDRE \error_count_reg[3] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__1_n_4 ),
        .Q(out[3]),
        .R(clear));
  FDRE \error_count_reg[4] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__2_n_7 ),
        .Q(out[4]),
        .R(clear));
  CARRY4 \error_count_reg[4]_i_1__2 
       (.CI(\error_count_reg[0]_i_2__1_n_0 ),
        .CO({\error_count_reg[4]_i_1__2_n_0 ,\error_count_reg[4]_i_1__2_n_1 ,\error_count_reg[4]_i_1__2_n_2 ,\error_count_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[4]_i_1__2_n_4 ,\error_count_reg[4]_i_1__2_n_5 ,\error_count_reg[4]_i_1__2_n_6 ,\error_count_reg[4]_i_1__2_n_7 }),
        .S(out[7:4]));
  FDRE \error_count_reg[5] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__2_n_6 ),
        .Q(out[5]),
        .R(clear));
  FDRE \error_count_reg[6] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__2_n_5 ),
        .Q(out[6]),
        .R(clear));
  FDRE \error_count_reg[7] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__2_n_4 ),
        .Q(out[7]),
        .R(clear));
  FDRE \error_count_reg[8] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__2_n_7 ),
        .Q(out[8]),
        .R(clear));
  CARRY4 \error_count_reg[8]_i_1__2 
       (.CI(\error_count_reg[4]_i_1__2_n_0 ),
        .CO({\error_count_reg[8]_i_1__2_n_0 ,\error_count_reg[8]_i_1__2_n_1 ,\error_count_reg[8]_i_1__2_n_2 ,\error_count_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[8]_i_1__2_n_4 ,\error_count_reg[8]_i_1__2_n_5 ,\error_count_reg[8]_i_1__2_n_6 ,\error_count_reg[8]_i_1__2_n_7 }),
        .S(out[11:8]));
  FDRE \error_count_reg[9] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__2_n_6 ),
        .Q(out[9]),
        .R(clear));
  FDRE \notb_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt4_rxnotintable[0]),
        .Q(notb_errs[0]),
        .R(1'b0));
  FDRE \notb_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt4_rxnotintable[1]),
        .Q(notb_errs[1]),
        .R(1'b0));
  FDRE \notb_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt4_rxnotintable[2]),
        .Q(notb_errs[2]),
        .R(1'b0));
  FDRE \notb_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt4_rxnotintable[3]),
        .Q(notb_errs[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_0_count_err" *) 
module jesd204_0_jesd204_0_count_err_4
   (out,
    gt5_rxnotintable,
    rx_core_clk,
    gt5_rxdisperr,
    clear);
  output [31:0]out;
  input [3:0]gt5_rxnotintable;
  input rx_core_clk;
  input [3:0]gt5_rxdisperr;
  input clear;

  wire clear;
  wire [3:0]disp_errs;
  wire \error_count[0]_i_10__1_n_0 ;
  wire \error_count[0]_i_11__1_n_0 ;
  wire \error_count[0]_i_12__1_n_0 ;
  wire \error_count[0]_i_13__1_n_0 ;
  wire \error_count[0]_i_14__1_n_0 ;
  wire \error_count[0]_i_15__1_n_0 ;
  wire \error_count[0]_i_16__1_n_0 ;
  wire \error_count[0]_i_3__0_n_0 ;
  wire \error_count[0]_i_4__1_n_0 ;
  wire \error_count[0]_i_5__1_n_0 ;
  wire \error_count[0]_i_6__1_n_0 ;
  wire \error_count[0]_i_7__1_n_0 ;
  wire \error_count[0]_i_8__1_n_0 ;
  wire \error_count[0]_i_9__1_n_0 ;
  wire \error_count_reg[0]_i_2__0_n_0 ;
  wire \error_count_reg[0]_i_2__0_n_1 ;
  wire \error_count_reg[0]_i_2__0_n_2 ;
  wire \error_count_reg[0]_i_2__0_n_3 ;
  wire \error_count_reg[0]_i_2__0_n_4 ;
  wire \error_count_reg[0]_i_2__0_n_5 ;
  wire \error_count_reg[0]_i_2__0_n_6 ;
  wire \error_count_reg[0]_i_2__0_n_7 ;
  wire \error_count_reg[12]_i_1__1_n_0 ;
  wire \error_count_reg[12]_i_1__1_n_1 ;
  wire \error_count_reg[12]_i_1__1_n_2 ;
  wire \error_count_reg[12]_i_1__1_n_3 ;
  wire \error_count_reg[12]_i_1__1_n_4 ;
  wire \error_count_reg[12]_i_1__1_n_5 ;
  wire \error_count_reg[12]_i_1__1_n_6 ;
  wire \error_count_reg[12]_i_1__1_n_7 ;
  wire \error_count_reg[16]_i_1__1_n_0 ;
  wire \error_count_reg[16]_i_1__1_n_1 ;
  wire \error_count_reg[16]_i_1__1_n_2 ;
  wire \error_count_reg[16]_i_1__1_n_3 ;
  wire \error_count_reg[16]_i_1__1_n_4 ;
  wire \error_count_reg[16]_i_1__1_n_5 ;
  wire \error_count_reg[16]_i_1__1_n_6 ;
  wire \error_count_reg[16]_i_1__1_n_7 ;
  wire \error_count_reg[20]_i_1__1_n_0 ;
  wire \error_count_reg[20]_i_1__1_n_1 ;
  wire \error_count_reg[20]_i_1__1_n_2 ;
  wire \error_count_reg[20]_i_1__1_n_3 ;
  wire \error_count_reg[20]_i_1__1_n_4 ;
  wire \error_count_reg[20]_i_1__1_n_5 ;
  wire \error_count_reg[20]_i_1__1_n_6 ;
  wire \error_count_reg[20]_i_1__1_n_7 ;
  wire \error_count_reg[24]_i_1__1_n_0 ;
  wire \error_count_reg[24]_i_1__1_n_1 ;
  wire \error_count_reg[24]_i_1__1_n_2 ;
  wire \error_count_reg[24]_i_1__1_n_3 ;
  wire \error_count_reg[24]_i_1__1_n_4 ;
  wire \error_count_reg[24]_i_1__1_n_5 ;
  wire \error_count_reg[24]_i_1__1_n_6 ;
  wire \error_count_reg[24]_i_1__1_n_7 ;
  wire \error_count_reg[28]_i_1__1_n_1 ;
  wire \error_count_reg[28]_i_1__1_n_2 ;
  wire \error_count_reg[28]_i_1__1_n_3 ;
  wire \error_count_reg[28]_i_1__1_n_4 ;
  wire \error_count_reg[28]_i_1__1_n_5 ;
  wire \error_count_reg[28]_i_1__1_n_6 ;
  wire \error_count_reg[28]_i_1__1_n_7 ;
  wire \error_count_reg[4]_i_1__1_n_0 ;
  wire \error_count_reg[4]_i_1__1_n_1 ;
  wire \error_count_reg[4]_i_1__1_n_2 ;
  wire \error_count_reg[4]_i_1__1_n_3 ;
  wire \error_count_reg[4]_i_1__1_n_4 ;
  wire \error_count_reg[4]_i_1__1_n_5 ;
  wire \error_count_reg[4]_i_1__1_n_6 ;
  wire \error_count_reg[4]_i_1__1_n_7 ;
  wire \error_count_reg[8]_i_1__1_n_0 ;
  wire \error_count_reg[8]_i_1__1_n_1 ;
  wire \error_count_reg[8]_i_1__1_n_2 ;
  wire \error_count_reg[8]_i_1__1_n_3 ;
  wire \error_count_reg[8]_i_1__1_n_4 ;
  wire \error_count_reg[8]_i_1__1_n_5 ;
  wire \error_count_reg[8]_i_1__1_n_6 ;
  wire \error_count_reg[8]_i_1__1_n_7 ;
  wire [3:0]gt5_rxdisperr;
  wire [3:0]gt5_rxnotintable;
  wire [3:0]notb_errs;
  wire [31:0]out;
  wire rx_core_clk;
  wire sel;
  wire [3:3]\NLW_error_count_reg[28]_i_1__1_CO_UNCONNECTED ;

  FDRE \disp_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt5_rxdisperr[0]),
        .Q(disp_errs[0]),
        .R(1'b0));
  FDRE \disp_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt5_rxdisperr[1]),
        .Q(disp_errs[1]),
        .R(1'b0));
  FDRE \disp_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt5_rxdisperr[2]),
        .Q(disp_errs[2]),
        .R(1'b0));
  FDRE \disp_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt5_rxdisperr[3]),
        .Q(disp_errs[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE001011F1FFEFEE0)) 
    \error_count[0]_i_10__1 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(\error_count[0]_i_13__1_n_0 ),
        .I3(\error_count[0]_i_14__1_n_0 ),
        .I4(\error_count[0]_i_15__1_n_0 ),
        .I5(out[1]),
        .O(\error_count[0]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h111EEEE1EEE1111E)) 
    \error_count[0]_i_11__1 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .I4(\error_count[0]_i_16__1_n_0 ),
        .I5(out[0]),
        .O(\error_count[0]_i_11__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \error_count[0]_i_12__1 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .O(\error_count[0]_i_12__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_13__1 
       (.I0(disp_errs[3]),
        .I1(notb_errs[3]),
        .O(\error_count[0]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_14__1 
       (.I0(disp_errs[0]),
        .I1(notb_errs[0]),
        .O(\error_count[0]_i_14__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_15__1 
       (.I0(disp_errs[1]),
        .I1(notb_errs[1]),
        .O(\error_count[0]_i_15__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \error_count[0]_i_16__1 
       (.I0(notb_errs[1]),
        .I1(disp_errs[1]),
        .I2(notb_errs[0]),
        .I3(disp_errs[0]),
        .O(\error_count[0]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \error_count[0]_i_1__0 
       (.I0(\error_count[0]_i_3__0_n_0 ),
        .I1(\error_count[0]_i_4__1_n_0 ),
        .I2(\error_count[0]_i_5__1_n_0 ),
        .I3(\error_count[0]_i_6__1_n_0 ),
        .I4(\error_count[0]_i_7__1_n_0 ),
        .I5(\error_count[0]_i_8__1_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_3__0 
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[9]),
        .I5(out[8]),
        .O(\error_count[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_4__1 
       (.I0(out[18]),
        .I1(out[19]),
        .I2(out[16]),
        .I3(out[17]),
        .I4(out[15]),
        .I5(out[14]),
        .O(\error_count[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_5__1 
       (.I0(out[30]),
        .I1(out[31]),
        .I2(out[28]),
        .I3(out[29]),
        .I4(out[27]),
        .I5(out[26]),
        .O(\error_count[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_6__1 
       (.I0(out[24]),
        .I1(out[25]),
        .I2(out[22]),
        .I3(out[23]),
        .I4(out[21]),
        .I5(out[20]),
        .O(\error_count[0]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \error_count[0]_i_7__1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\error_count[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_8__1 
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\error_count[0]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFF54545400)) 
    \error_count[0]_i_9__1 
       (.I0(\error_count[0]_i_12__1_n_0 ),
        .I1(notb_errs[1]),
        .I2(disp_errs[1]),
        .I3(notb_errs[0]),
        .I4(disp_errs[0]),
        .I5(out[2]),
        .O(\error_count[0]_i_9__1_n_0 ));
  FDRE \error_count_reg[0] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__0_n_7 ),
        .Q(out[0]),
        .R(clear));
  CARRY4 \error_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\error_count_reg[0]_i_2__0_n_0 ,\error_count_reg[0]_i_2__0_n_1 ,\error_count_reg[0]_i_2__0_n_2 ,\error_count_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[2:0]}),
        .O({\error_count_reg[0]_i_2__0_n_4 ,\error_count_reg[0]_i_2__0_n_5 ,\error_count_reg[0]_i_2__0_n_6 ,\error_count_reg[0]_i_2__0_n_7 }),
        .S({out[3],\error_count[0]_i_9__1_n_0 ,\error_count[0]_i_10__1_n_0 ,\error_count[0]_i_11__1_n_0 }));
  FDRE \error_count_reg[10] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__1_n_5 ),
        .Q(out[10]),
        .R(clear));
  FDRE \error_count_reg[11] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__1_n_4 ),
        .Q(out[11]),
        .R(clear));
  FDRE \error_count_reg[12] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__1_n_7 ),
        .Q(out[12]),
        .R(clear));
  CARRY4 \error_count_reg[12]_i_1__1 
       (.CI(\error_count_reg[8]_i_1__1_n_0 ),
        .CO({\error_count_reg[12]_i_1__1_n_0 ,\error_count_reg[12]_i_1__1_n_1 ,\error_count_reg[12]_i_1__1_n_2 ,\error_count_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[12]_i_1__1_n_4 ,\error_count_reg[12]_i_1__1_n_5 ,\error_count_reg[12]_i_1__1_n_6 ,\error_count_reg[12]_i_1__1_n_7 }),
        .S(out[15:12]));
  FDRE \error_count_reg[13] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__1_n_6 ),
        .Q(out[13]),
        .R(clear));
  FDRE \error_count_reg[14] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__1_n_5 ),
        .Q(out[14]),
        .R(clear));
  FDRE \error_count_reg[15] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__1_n_4 ),
        .Q(out[15]),
        .R(clear));
  FDRE \error_count_reg[16] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__1_n_7 ),
        .Q(out[16]),
        .R(clear));
  CARRY4 \error_count_reg[16]_i_1__1 
       (.CI(\error_count_reg[12]_i_1__1_n_0 ),
        .CO({\error_count_reg[16]_i_1__1_n_0 ,\error_count_reg[16]_i_1__1_n_1 ,\error_count_reg[16]_i_1__1_n_2 ,\error_count_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[16]_i_1__1_n_4 ,\error_count_reg[16]_i_1__1_n_5 ,\error_count_reg[16]_i_1__1_n_6 ,\error_count_reg[16]_i_1__1_n_7 }),
        .S(out[19:16]));
  FDRE \error_count_reg[17] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__1_n_6 ),
        .Q(out[17]),
        .R(clear));
  FDRE \error_count_reg[18] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__1_n_5 ),
        .Q(out[18]),
        .R(clear));
  FDRE \error_count_reg[19] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__1_n_4 ),
        .Q(out[19]),
        .R(clear));
  FDRE \error_count_reg[1] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__0_n_6 ),
        .Q(out[1]),
        .R(clear));
  FDRE \error_count_reg[20] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__1_n_7 ),
        .Q(out[20]),
        .R(clear));
  CARRY4 \error_count_reg[20]_i_1__1 
       (.CI(\error_count_reg[16]_i_1__1_n_0 ),
        .CO({\error_count_reg[20]_i_1__1_n_0 ,\error_count_reg[20]_i_1__1_n_1 ,\error_count_reg[20]_i_1__1_n_2 ,\error_count_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[20]_i_1__1_n_4 ,\error_count_reg[20]_i_1__1_n_5 ,\error_count_reg[20]_i_1__1_n_6 ,\error_count_reg[20]_i_1__1_n_7 }),
        .S(out[23:20]));
  FDRE \error_count_reg[21] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__1_n_6 ),
        .Q(out[21]),
        .R(clear));
  FDRE \error_count_reg[22] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__1_n_5 ),
        .Q(out[22]),
        .R(clear));
  FDRE \error_count_reg[23] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__1_n_4 ),
        .Q(out[23]),
        .R(clear));
  FDRE \error_count_reg[24] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__1_n_7 ),
        .Q(out[24]),
        .R(clear));
  CARRY4 \error_count_reg[24]_i_1__1 
       (.CI(\error_count_reg[20]_i_1__1_n_0 ),
        .CO({\error_count_reg[24]_i_1__1_n_0 ,\error_count_reg[24]_i_1__1_n_1 ,\error_count_reg[24]_i_1__1_n_2 ,\error_count_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[24]_i_1__1_n_4 ,\error_count_reg[24]_i_1__1_n_5 ,\error_count_reg[24]_i_1__1_n_6 ,\error_count_reg[24]_i_1__1_n_7 }),
        .S(out[27:24]));
  FDRE \error_count_reg[25] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__1_n_6 ),
        .Q(out[25]),
        .R(clear));
  FDRE \error_count_reg[26] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__1_n_5 ),
        .Q(out[26]),
        .R(clear));
  FDRE \error_count_reg[27] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__1_n_4 ),
        .Q(out[27]),
        .R(clear));
  FDRE \error_count_reg[28] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__1_n_7 ),
        .Q(out[28]),
        .R(clear));
  CARRY4 \error_count_reg[28]_i_1__1 
       (.CI(\error_count_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_error_count_reg[28]_i_1__1_CO_UNCONNECTED [3],\error_count_reg[28]_i_1__1_n_1 ,\error_count_reg[28]_i_1__1_n_2 ,\error_count_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[28]_i_1__1_n_4 ,\error_count_reg[28]_i_1__1_n_5 ,\error_count_reg[28]_i_1__1_n_6 ,\error_count_reg[28]_i_1__1_n_7 }),
        .S(out[31:28]));
  FDRE \error_count_reg[29] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__1_n_6 ),
        .Q(out[29]),
        .R(clear));
  FDRE \error_count_reg[2] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__0_n_5 ),
        .Q(out[2]),
        .R(clear));
  FDRE \error_count_reg[30] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__1_n_5 ),
        .Q(out[30]),
        .R(clear));
  FDRE \error_count_reg[31] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__1_n_4 ),
        .Q(out[31]),
        .R(clear));
  FDRE \error_count_reg[3] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2__0_n_4 ),
        .Q(out[3]),
        .R(clear));
  FDRE \error_count_reg[4] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__1_n_7 ),
        .Q(out[4]),
        .R(clear));
  CARRY4 \error_count_reg[4]_i_1__1 
       (.CI(\error_count_reg[0]_i_2__0_n_0 ),
        .CO({\error_count_reg[4]_i_1__1_n_0 ,\error_count_reg[4]_i_1__1_n_1 ,\error_count_reg[4]_i_1__1_n_2 ,\error_count_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[4]_i_1__1_n_4 ,\error_count_reg[4]_i_1__1_n_5 ,\error_count_reg[4]_i_1__1_n_6 ,\error_count_reg[4]_i_1__1_n_7 }),
        .S(out[7:4]));
  FDRE \error_count_reg[5] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__1_n_6 ),
        .Q(out[5]),
        .R(clear));
  FDRE \error_count_reg[6] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__1_n_5 ),
        .Q(out[6]),
        .R(clear));
  FDRE \error_count_reg[7] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__1_n_4 ),
        .Q(out[7]),
        .R(clear));
  FDRE \error_count_reg[8] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__1_n_7 ),
        .Q(out[8]),
        .R(clear));
  CARRY4 \error_count_reg[8]_i_1__1 
       (.CI(\error_count_reg[4]_i_1__1_n_0 ),
        .CO({\error_count_reg[8]_i_1__1_n_0 ,\error_count_reg[8]_i_1__1_n_1 ,\error_count_reg[8]_i_1__1_n_2 ,\error_count_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[8]_i_1__1_n_4 ,\error_count_reg[8]_i_1__1_n_5 ,\error_count_reg[8]_i_1__1_n_6 ,\error_count_reg[8]_i_1__1_n_7 }),
        .S(out[11:8]));
  FDRE \error_count_reg[9] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__1_n_6 ),
        .Q(out[9]),
        .R(clear));
  FDRE \notb_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt5_rxnotintable[0]),
        .Q(notb_errs[0]),
        .R(1'b0));
  FDRE \notb_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt5_rxnotintable[1]),
        .Q(notb_errs[1]),
        .R(1'b0));
  FDRE \notb_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt5_rxnotintable[2]),
        .Q(notb_errs[2]),
        .R(1'b0));
  FDRE \notb_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt5_rxnotintable[3]),
        .Q(notb_errs[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_0_count_err" *) 
module jesd204_0_jesd204_0_count_err_5
   (out,
    gt6_rxnotintable,
    rx_core_clk,
    gt6_rxdisperr,
    clear);
  output [31:0]out;
  input [3:0]gt6_rxnotintable;
  input rx_core_clk;
  input [3:0]gt6_rxdisperr;
  input clear;

  wire clear;
  wire [3:0]disp_errs;
  wire \error_count[0]_i_10__0_n_0 ;
  wire \error_count[0]_i_11__0_n_0 ;
  wire \error_count[0]_i_12__0_n_0 ;
  wire \error_count[0]_i_13__0_n_0 ;
  wire \error_count[0]_i_14__0_n_0 ;
  wire \error_count[0]_i_15__0_n_0 ;
  wire \error_count[0]_i_16__0_n_0 ;
  wire \error_count[0]_i_3_n_0 ;
  wire \error_count[0]_i_4__0_n_0 ;
  wire \error_count[0]_i_5__0_n_0 ;
  wire \error_count[0]_i_6__0_n_0 ;
  wire \error_count[0]_i_7__0_n_0 ;
  wire \error_count[0]_i_8__0_n_0 ;
  wire \error_count[0]_i_9__0_n_0 ;
  wire \error_count_reg[0]_i_2_n_0 ;
  wire \error_count_reg[0]_i_2_n_1 ;
  wire \error_count_reg[0]_i_2_n_2 ;
  wire \error_count_reg[0]_i_2_n_3 ;
  wire \error_count_reg[0]_i_2_n_4 ;
  wire \error_count_reg[0]_i_2_n_5 ;
  wire \error_count_reg[0]_i_2_n_6 ;
  wire \error_count_reg[0]_i_2_n_7 ;
  wire \error_count_reg[12]_i_1__0_n_0 ;
  wire \error_count_reg[12]_i_1__0_n_1 ;
  wire \error_count_reg[12]_i_1__0_n_2 ;
  wire \error_count_reg[12]_i_1__0_n_3 ;
  wire \error_count_reg[12]_i_1__0_n_4 ;
  wire \error_count_reg[12]_i_1__0_n_5 ;
  wire \error_count_reg[12]_i_1__0_n_6 ;
  wire \error_count_reg[12]_i_1__0_n_7 ;
  wire \error_count_reg[16]_i_1__0_n_0 ;
  wire \error_count_reg[16]_i_1__0_n_1 ;
  wire \error_count_reg[16]_i_1__0_n_2 ;
  wire \error_count_reg[16]_i_1__0_n_3 ;
  wire \error_count_reg[16]_i_1__0_n_4 ;
  wire \error_count_reg[16]_i_1__0_n_5 ;
  wire \error_count_reg[16]_i_1__0_n_6 ;
  wire \error_count_reg[16]_i_1__0_n_7 ;
  wire \error_count_reg[20]_i_1__0_n_0 ;
  wire \error_count_reg[20]_i_1__0_n_1 ;
  wire \error_count_reg[20]_i_1__0_n_2 ;
  wire \error_count_reg[20]_i_1__0_n_3 ;
  wire \error_count_reg[20]_i_1__0_n_4 ;
  wire \error_count_reg[20]_i_1__0_n_5 ;
  wire \error_count_reg[20]_i_1__0_n_6 ;
  wire \error_count_reg[20]_i_1__0_n_7 ;
  wire \error_count_reg[24]_i_1__0_n_0 ;
  wire \error_count_reg[24]_i_1__0_n_1 ;
  wire \error_count_reg[24]_i_1__0_n_2 ;
  wire \error_count_reg[24]_i_1__0_n_3 ;
  wire \error_count_reg[24]_i_1__0_n_4 ;
  wire \error_count_reg[24]_i_1__0_n_5 ;
  wire \error_count_reg[24]_i_1__0_n_6 ;
  wire \error_count_reg[24]_i_1__0_n_7 ;
  wire \error_count_reg[28]_i_1__0_n_1 ;
  wire \error_count_reg[28]_i_1__0_n_2 ;
  wire \error_count_reg[28]_i_1__0_n_3 ;
  wire \error_count_reg[28]_i_1__0_n_4 ;
  wire \error_count_reg[28]_i_1__0_n_5 ;
  wire \error_count_reg[28]_i_1__0_n_6 ;
  wire \error_count_reg[28]_i_1__0_n_7 ;
  wire \error_count_reg[4]_i_1__0_n_0 ;
  wire \error_count_reg[4]_i_1__0_n_1 ;
  wire \error_count_reg[4]_i_1__0_n_2 ;
  wire \error_count_reg[4]_i_1__0_n_3 ;
  wire \error_count_reg[4]_i_1__0_n_4 ;
  wire \error_count_reg[4]_i_1__0_n_5 ;
  wire \error_count_reg[4]_i_1__0_n_6 ;
  wire \error_count_reg[4]_i_1__0_n_7 ;
  wire \error_count_reg[8]_i_1__0_n_0 ;
  wire \error_count_reg[8]_i_1__0_n_1 ;
  wire \error_count_reg[8]_i_1__0_n_2 ;
  wire \error_count_reg[8]_i_1__0_n_3 ;
  wire \error_count_reg[8]_i_1__0_n_4 ;
  wire \error_count_reg[8]_i_1__0_n_5 ;
  wire \error_count_reg[8]_i_1__0_n_6 ;
  wire \error_count_reg[8]_i_1__0_n_7 ;
  wire [3:0]gt6_rxdisperr;
  wire [3:0]gt6_rxnotintable;
  wire [3:0]notb_errs;
  wire [31:0]out;
  wire rx_core_clk;
  wire sel;
  wire [3:3]\NLW_error_count_reg[28]_i_1__0_CO_UNCONNECTED ;

  FDRE \disp_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt6_rxdisperr[0]),
        .Q(disp_errs[0]),
        .R(1'b0));
  FDRE \disp_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt6_rxdisperr[1]),
        .Q(disp_errs[1]),
        .R(1'b0));
  FDRE \disp_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt6_rxdisperr[2]),
        .Q(disp_errs[2]),
        .R(1'b0));
  FDRE \disp_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt6_rxdisperr[3]),
        .Q(disp_errs[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \error_count[0]_i_1 
       (.I0(\error_count[0]_i_3_n_0 ),
        .I1(\error_count[0]_i_4__0_n_0 ),
        .I2(\error_count[0]_i_5__0_n_0 ),
        .I3(\error_count[0]_i_6__0_n_0 ),
        .I4(\error_count[0]_i_7__0_n_0 ),
        .I5(\error_count[0]_i_8__0_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'hE001011F1FFEFEE0)) 
    \error_count[0]_i_10__0 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(\error_count[0]_i_13__0_n_0 ),
        .I3(\error_count[0]_i_14__0_n_0 ),
        .I4(\error_count[0]_i_15__0_n_0 ),
        .I5(out[1]),
        .O(\error_count[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h111EEEE1EEE1111E)) 
    \error_count[0]_i_11__0 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .I4(\error_count[0]_i_16__0_n_0 ),
        .I5(out[0]),
        .O(\error_count[0]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \error_count[0]_i_12__0 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .O(\error_count[0]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_13__0 
       (.I0(disp_errs[3]),
        .I1(notb_errs[3]),
        .O(\error_count[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_14__0 
       (.I0(disp_errs[0]),
        .I1(notb_errs[0]),
        .O(\error_count[0]_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_15__0 
       (.I0(disp_errs[1]),
        .I1(notb_errs[1]),
        .O(\error_count[0]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \error_count[0]_i_16__0 
       (.I0(notb_errs[1]),
        .I1(disp_errs[1]),
        .I2(notb_errs[0]),
        .I3(disp_errs[0]),
        .O(\error_count[0]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_3 
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[9]),
        .I5(out[8]),
        .O(\error_count[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_4__0 
       (.I0(out[18]),
        .I1(out[19]),
        .I2(out[16]),
        .I3(out[17]),
        .I4(out[15]),
        .I5(out[14]),
        .O(\error_count[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_5__0 
       (.I0(out[30]),
        .I1(out[31]),
        .I2(out[28]),
        .I3(out[29]),
        .I4(out[27]),
        .I5(out[26]),
        .O(\error_count[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_6__0 
       (.I0(out[24]),
        .I1(out[25]),
        .I2(out[22]),
        .I3(out[23]),
        .I4(out[21]),
        .I5(out[20]),
        .O(\error_count[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \error_count[0]_i_7__0 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\error_count[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_8__0 
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\error_count[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFF54545400)) 
    \error_count[0]_i_9__0 
       (.I0(\error_count[0]_i_12__0_n_0 ),
        .I1(notb_errs[1]),
        .I2(disp_errs[1]),
        .I3(notb_errs[0]),
        .I4(disp_errs[0]),
        .I5(out[2]),
        .O(\error_count[0]_i_9__0_n_0 ));
  FDRE \error_count_reg[0] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2_n_7 ),
        .Q(out[0]),
        .R(clear));
  CARRY4 \error_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\error_count_reg[0]_i_2_n_0 ,\error_count_reg[0]_i_2_n_1 ,\error_count_reg[0]_i_2_n_2 ,\error_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[2:0]}),
        .O({\error_count_reg[0]_i_2_n_4 ,\error_count_reg[0]_i_2_n_5 ,\error_count_reg[0]_i_2_n_6 ,\error_count_reg[0]_i_2_n_7 }),
        .S({out[3],\error_count[0]_i_9__0_n_0 ,\error_count[0]_i_10__0_n_0 ,\error_count[0]_i_11__0_n_0 }));
  FDRE \error_count_reg[10] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__0_n_5 ),
        .Q(out[10]),
        .R(clear));
  FDRE \error_count_reg[11] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__0_n_4 ),
        .Q(out[11]),
        .R(clear));
  FDRE \error_count_reg[12] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__0_n_7 ),
        .Q(out[12]),
        .R(clear));
  CARRY4 \error_count_reg[12]_i_1__0 
       (.CI(\error_count_reg[8]_i_1__0_n_0 ),
        .CO({\error_count_reg[12]_i_1__0_n_0 ,\error_count_reg[12]_i_1__0_n_1 ,\error_count_reg[12]_i_1__0_n_2 ,\error_count_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[12]_i_1__0_n_4 ,\error_count_reg[12]_i_1__0_n_5 ,\error_count_reg[12]_i_1__0_n_6 ,\error_count_reg[12]_i_1__0_n_7 }),
        .S(out[15:12]));
  FDRE \error_count_reg[13] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__0_n_6 ),
        .Q(out[13]),
        .R(clear));
  FDRE \error_count_reg[14] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__0_n_5 ),
        .Q(out[14]),
        .R(clear));
  FDRE \error_count_reg[15] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1__0_n_4 ),
        .Q(out[15]),
        .R(clear));
  FDRE \error_count_reg[16] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__0_n_7 ),
        .Q(out[16]),
        .R(clear));
  CARRY4 \error_count_reg[16]_i_1__0 
       (.CI(\error_count_reg[12]_i_1__0_n_0 ),
        .CO({\error_count_reg[16]_i_1__0_n_0 ,\error_count_reg[16]_i_1__0_n_1 ,\error_count_reg[16]_i_1__0_n_2 ,\error_count_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[16]_i_1__0_n_4 ,\error_count_reg[16]_i_1__0_n_5 ,\error_count_reg[16]_i_1__0_n_6 ,\error_count_reg[16]_i_1__0_n_7 }),
        .S(out[19:16]));
  FDRE \error_count_reg[17] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__0_n_6 ),
        .Q(out[17]),
        .R(clear));
  FDRE \error_count_reg[18] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__0_n_5 ),
        .Q(out[18]),
        .R(clear));
  FDRE \error_count_reg[19] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1__0_n_4 ),
        .Q(out[19]),
        .R(clear));
  FDRE \error_count_reg[1] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2_n_6 ),
        .Q(out[1]),
        .R(clear));
  FDRE \error_count_reg[20] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__0_n_7 ),
        .Q(out[20]),
        .R(clear));
  CARRY4 \error_count_reg[20]_i_1__0 
       (.CI(\error_count_reg[16]_i_1__0_n_0 ),
        .CO({\error_count_reg[20]_i_1__0_n_0 ,\error_count_reg[20]_i_1__0_n_1 ,\error_count_reg[20]_i_1__0_n_2 ,\error_count_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[20]_i_1__0_n_4 ,\error_count_reg[20]_i_1__0_n_5 ,\error_count_reg[20]_i_1__0_n_6 ,\error_count_reg[20]_i_1__0_n_7 }),
        .S(out[23:20]));
  FDRE \error_count_reg[21] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__0_n_6 ),
        .Q(out[21]),
        .R(clear));
  FDRE \error_count_reg[22] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__0_n_5 ),
        .Q(out[22]),
        .R(clear));
  FDRE \error_count_reg[23] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1__0_n_4 ),
        .Q(out[23]),
        .R(clear));
  FDRE \error_count_reg[24] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__0_n_7 ),
        .Q(out[24]),
        .R(clear));
  CARRY4 \error_count_reg[24]_i_1__0 
       (.CI(\error_count_reg[20]_i_1__0_n_0 ),
        .CO({\error_count_reg[24]_i_1__0_n_0 ,\error_count_reg[24]_i_1__0_n_1 ,\error_count_reg[24]_i_1__0_n_2 ,\error_count_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[24]_i_1__0_n_4 ,\error_count_reg[24]_i_1__0_n_5 ,\error_count_reg[24]_i_1__0_n_6 ,\error_count_reg[24]_i_1__0_n_7 }),
        .S(out[27:24]));
  FDRE \error_count_reg[25] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__0_n_6 ),
        .Q(out[25]),
        .R(clear));
  FDRE \error_count_reg[26] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__0_n_5 ),
        .Q(out[26]),
        .R(clear));
  FDRE \error_count_reg[27] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1__0_n_4 ),
        .Q(out[27]),
        .R(clear));
  FDRE \error_count_reg[28] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__0_n_7 ),
        .Q(out[28]),
        .R(clear));
  CARRY4 \error_count_reg[28]_i_1__0 
       (.CI(\error_count_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_error_count_reg[28]_i_1__0_CO_UNCONNECTED [3],\error_count_reg[28]_i_1__0_n_1 ,\error_count_reg[28]_i_1__0_n_2 ,\error_count_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[28]_i_1__0_n_4 ,\error_count_reg[28]_i_1__0_n_5 ,\error_count_reg[28]_i_1__0_n_6 ,\error_count_reg[28]_i_1__0_n_7 }),
        .S(out[31:28]));
  FDRE \error_count_reg[29] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__0_n_6 ),
        .Q(out[29]),
        .R(clear));
  FDRE \error_count_reg[2] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2_n_5 ),
        .Q(out[2]),
        .R(clear));
  FDRE \error_count_reg[30] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__0_n_5 ),
        .Q(out[30]),
        .R(clear));
  FDRE \error_count_reg[31] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1__0_n_4 ),
        .Q(out[31]),
        .R(clear));
  FDRE \error_count_reg[3] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_2_n_4 ),
        .Q(out[3]),
        .R(clear));
  FDRE \error_count_reg[4] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__0_n_7 ),
        .Q(out[4]),
        .R(clear));
  CARRY4 \error_count_reg[4]_i_1__0 
       (.CI(\error_count_reg[0]_i_2_n_0 ),
        .CO({\error_count_reg[4]_i_1__0_n_0 ,\error_count_reg[4]_i_1__0_n_1 ,\error_count_reg[4]_i_1__0_n_2 ,\error_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[4]_i_1__0_n_4 ,\error_count_reg[4]_i_1__0_n_5 ,\error_count_reg[4]_i_1__0_n_6 ,\error_count_reg[4]_i_1__0_n_7 }),
        .S(out[7:4]));
  FDRE \error_count_reg[5] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__0_n_6 ),
        .Q(out[5]),
        .R(clear));
  FDRE \error_count_reg[6] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__0_n_5 ),
        .Q(out[6]),
        .R(clear));
  FDRE \error_count_reg[7] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1__0_n_4 ),
        .Q(out[7]),
        .R(clear));
  FDRE \error_count_reg[8] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__0_n_7 ),
        .Q(out[8]),
        .R(clear));
  CARRY4 \error_count_reg[8]_i_1__0 
       (.CI(\error_count_reg[4]_i_1__0_n_0 ),
        .CO({\error_count_reg[8]_i_1__0_n_0 ,\error_count_reg[8]_i_1__0_n_1 ,\error_count_reg[8]_i_1__0_n_2 ,\error_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[8]_i_1__0_n_4 ,\error_count_reg[8]_i_1__0_n_5 ,\error_count_reg[8]_i_1__0_n_6 ,\error_count_reg[8]_i_1__0_n_7 }),
        .S(out[11:8]));
  FDRE \error_count_reg[9] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1__0_n_6 ),
        .Q(out[9]),
        .R(clear));
  FDRE \notb_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt6_rxnotintable[0]),
        .Q(notb_errs[0]),
        .R(1'b0));
  FDRE \notb_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt6_rxnotintable[1]),
        .Q(notb_errs[1]),
        .R(1'b0));
  FDRE \notb_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt6_rxnotintable[2]),
        .Q(notb_errs[2]),
        .R(1'b0));
  FDRE \notb_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt6_rxnotintable[3]),
        .Q(notb_errs[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_0_count_err" *) 
module jesd204_0_jesd204_0_count_err_6
   (out,
    gt7_rxnotintable,
    rx_core_clk,
    gt7_rxdisperr,
    clear);
  output [31:0]out;
  input [3:0]gt7_rxnotintable;
  input rx_core_clk;
  input [3:0]gt7_rxdisperr;
  input clear;

  wire clear;
  wire [3:0]disp_errs;
  wire \error_count[0]_i_10_n_0 ;
  wire \error_count[0]_i_11_n_0 ;
  wire \error_count[0]_i_12_n_0 ;
  wire \error_count[0]_i_13_n_0 ;
  wire \error_count[0]_i_14_n_0 ;
  wire \error_count[0]_i_15_n_0 ;
  wire \error_count[0]_i_16_n_0 ;
  wire \error_count[0]_i_17_n_0 ;
  wire \error_count[0]_i_4_n_0 ;
  wire \error_count[0]_i_5_n_0 ;
  wire \error_count[0]_i_6_n_0 ;
  wire \error_count[0]_i_7_n_0 ;
  wire \error_count[0]_i_8_n_0 ;
  wire \error_count[0]_i_9_n_0 ;
  wire \error_count_reg[0]_i_3_n_0 ;
  wire \error_count_reg[0]_i_3_n_1 ;
  wire \error_count_reg[0]_i_3_n_2 ;
  wire \error_count_reg[0]_i_3_n_3 ;
  wire \error_count_reg[0]_i_3_n_4 ;
  wire \error_count_reg[0]_i_3_n_5 ;
  wire \error_count_reg[0]_i_3_n_6 ;
  wire \error_count_reg[0]_i_3_n_7 ;
  wire \error_count_reg[12]_i_1_n_0 ;
  wire \error_count_reg[12]_i_1_n_1 ;
  wire \error_count_reg[12]_i_1_n_2 ;
  wire \error_count_reg[12]_i_1_n_3 ;
  wire \error_count_reg[12]_i_1_n_4 ;
  wire \error_count_reg[12]_i_1_n_5 ;
  wire \error_count_reg[12]_i_1_n_6 ;
  wire \error_count_reg[12]_i_1_n_7 ;
  wire \error_count_reg[16]_i_1_n_0 ;
  wire \error_count_reg[16]_i_1_n_1 ;
  wire \error_count_reg[16]_i_1_n_2 ;
  wire \error_count_reg[16]_i_1_n_3 ;
  wire \error_count_reg[16]_i_1_n_4 ;
  wire \error_count_reg[16]_i_1_n_5 ;
  wire \error_count_reg[16]_i_1_n_6 ;
  wire \error_count_reg[16]_i_1_n_7 ;
  wire \error_count_reg[20]_i_1_n_0 ;
  wire \error_count_reg[20]_i_1_n_1 ;
  wire \error_count_reg[20]_i_1_n_2 ;
  wire \error_count_reg[20]_i_1_n_3 ;
  wire \error_count_reg[20]_i_1_n_4 ;
  wire \error_count_reg[20]_i_1_n_5 ;
  wire \error_count_reg[20]_i_1_n_6 ;
  wire \error_count_reg[20]_i_1_n_7 ;
  wire \error_count_reg[24]_i_1_n_0 ;
  wire \error_count_reg[24]_i_1_n_1 ;
  wire \error_count_reg[24]_i_1_n_2 ;
  wire \error_count_reg[24]_i_1_n_3 ;
  wire \error_count_reg[24]_i_1_n_4 ;
  wire \error_count_reg[24]_i_1_n_5 ;
  wire \error_count_reg[24]_i_1_n_6 ;
  wire \error_count_reg[24]_i_1_n_7 ;
  wire \error_count_reg[28]_i_1_n_1 ;
  wire \error_count_reg[28]_i_1_n_2 ;
  wire \error_count_reg[28]_i_1_n_3 ;
  wire \error_count_reg[28]_i_1_n_4 ;
  wire \error_count_reg[28]_i_1_n_5 ;
  wire \error_count_reg[28]_i_1_n_6 ;
  wire \error_count_reg[28]_i_1_n_7 ;
  wire \error_count_reg[4]_i_1_n_0 ;
  wire \error_count_reg[4]_i_1_n_1 ;
  wire \error_count_reg[4]_i_1_n_2 ;
  wire \error_count_reg[4]_i_1_n_3 ;
  wire \error_count_reg[4]_i_1_n_4 ;
  wire \error_count_reg[4]_i_1_n_5 ;
  wire \error_count_reg[4]_i_1_n_6 ;
  wire \error_count_reg[4]_i_1_n_7 ;
  wire \error_count_reg[8]_i_1_n_0 ;
  wire \error_count_reg[8]_i_1_n_1 ;
  wire \error_count_reg[8]_i_1_n_2 ;
  wire \error_count_reg[8]_i_1_n_3 ;
  wire \error_count_reg[8]_i_1_n_4 ;
  wire \error_count_reg[8]_i_1_n_5 ;
  wire \error_count_reg[8]_i_1_n_6 ;
  wire \error_count_reg[8]_i_1_n_7 ;
  wire [3:0]gt7_rxdisperr;
  wire [3:0]gt7_rxnotintable;
  wire [3:0]notb_errs;
  wire [31:0]out;
  wire rx_core_clk;
  wire sel;
  wire [3:3]\NLW_error_count_reg[28]_i_1_CO_UNCONNECTED ;

  FDRE \disp_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt7_rxdisperr[0]),
        .Q(disp_errs[0]),
        .R(1'b0));
  FDRE \disp_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt7_rxdisperr[1]),
        .Q(disp_errs[1]),
        .R(1'b0));
  FDRE \disp_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt7_rxdisperr[2]),
        .Q(disp_errs[2]),
        .R(1'b0));
  FDRE \disp_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt7_rxdisperr[3]),
        .Q(disp_errs[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABABABFF54545400)) 
    \error_count[0]_i_10 
       (.I0(\error_count[0]_i_13_n_0 ),
        .I1(notb_errs[1]),
        .I2(disp_errs[1]),
        .I3(notb_errs[0]),
        .I4(disp_errs[0]),
        .I5(out[2]),
        .O(\error_count[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hE001011F1FFEFEE0)) 
    \error_count[0]_i_11 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(\error_count[0]_i_14_n_0 ),
        .I3(\error_count[0]_i_15_n_0 ),
        .I4(\error_count[0]_i_16_n_0 ),
        .I5(out[1]),
        .O(\error_count[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h111EEEE1EEE1111E)) 
    \error_count[0]_i_12 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .I4(\error_count[0]_i_17_n_0 ),
        .I5(out[0]),
        .O(\error_count[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \error_count[0]_i_13 
       (.I0(notb_errs[2]),
        .I1(disp_errs[2]),
        .I2(notb_errs[3]),
        .I3(disp_errs[3]),
        .O(\error_count[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_14 
       (.I0(disp_errs[3]),
        .I1(notb_errs[3]),
        .O(\error_count[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_15 
       (.I0(disp_errs[0]),
        .I1(notb_errs[0]),
        .O(\error_count[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \error_count[0]_i_16 
       (.I0(disp_errs[1]),
        .I1(notb_errs[1]),
        .O(\error_count[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \error_count[0]_i_17 
       (.I0(notb_errs[1]),
        .I1(disp_errs[1]),
        .I2(notb_errs[0]),
        .I3(disp_errs[0]),
        .O(\error_count[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \error_count[0]_i_2 
       (.I0(\error_count[0]_i_4_n_0 ),
        .I1(\error_count[0]_i_5_n_0 ),
        .I2(\error_count[0]_i_6_n_0 ),
        .I3(\error_count[0]_i_7_n_0 ),
        .I4(\error_count[0]_i_8_n_0 ),
        .I5(\error_count[0]_i_9_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_4 
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[9]),
        .I5(out[8]),
        .O(\error_count[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_5 
       (.I0(out[18]),
        .I1(out[19]),
        .I2(out[16]),
        .I3(out[17]),
        .I4(out[15]),
        .I5(out[14]),
        .O(\error_count[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_6 
       (.I0(out[30]),
        .I1(out[31]),
        .I2(out[28]),
        .I3(out[29]),
        .I4(out[27]),
        .I5(out[26]),
        .O(\error_count[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_7 
       (.I0(out[24]),
        .I1(out[25]),
        .I2(out[22]),
        .I3(out[23]),
        .I4(out[21]),
        .I5(out[20]),
        .O(\error_count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \error_count[0]_i_8 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\error_count[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \error_count[0]_i_9 
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\error_count[0]_i_9_n_0 ));
  FDRE \error_count_reg[0] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_3_n_7 ),
        .Q(out[0]),
        .R(clear));
  CARRY4 \error_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\error_count_reg[0]_i_3_n_0 ,\error_count_reg[0]_i_3_n_1 ,\error_count_reg[0]_i_3_n_2 ,\error_count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[2:0]}),
        .O({\error_count_reg[0]_i_3_n_4 ,\error_count_reg[0]_i_3_n_5 ,\error_count_reg[0]_i_3_n_6 ,\error_count_reg[0]_i_3_n_7 }),
        .S({out[3],\error_count[0]_i_10_n_0 ,\error_count[0]_i_11_n_0 ,\error_count[0]_i_12_n_0 }));
  FDRE \error_count_reg[10] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1_n_5 ),
        .Q(out[10]),
        .R(clear));
  FDRE \error_count_reg[11] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1_n_4 ),
        .Q(out[11]),
        .R(clear));
  FDRE \error_count_reg[12] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1_n_7 ),
        .Q(out[12]),
        .R(clear));
  CARRY4 \error_count_reg[12]_i_1 
       (.CI(\error_count_reg[8]_i_1_n_0 ),
        .CO({\error_count_reg[12]_i_1_n_0 ,\error_count_reg[12]_i_1_n_1 ,\error_count_reg[12]_i_1_n_2 ,\error_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[12]_i_1_n_4 ,\error_count_reg[12]_i_1_n_5 ,\error_count_reg[12]_i_1_n_6 ,\error_count_reg[12]_i_1_n_7 }),
        .S(out[15:12]));
  FDRE \error_count_reg[13] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1_n_6 ),
        .Q(out[13]),
        .R(clear));
  FDRE \error_count_reg[14] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1_n_5 ),
        .Q(out[14]),
        .R(clear));
  FDRE \error_count_reg[15] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[12]_i_1_n_4 ),
        .Q(out[15]),
        .R(clear));
  FDRE \error_count_reg[16] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1_n_7 ),
        .Q(out[16]),
        .R(clear));
  CARRY4 \error_count_reg[16]_i_1 
       (.CI(\error_count_reg[12]_i_1_n_0 ),
        .CO({\error_count_reg[16]_i_1_n_0 ,\error_count_reg[16]_i_1_n_1 ,\error_count_reg[16]_i_1_n_2 ,\error_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[16]_i_1_n_4 ,\error_count_reg[16]_i_1_n_5 ,\error_count_reg[16]_i_1_n_6 ,\error_count_reg[16]_i_1_n_7 }),
        .S(out[19:16]));
  FDRE \error_count_reg[17] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1_n_6 ),
        .Q(out[17]),
        .R(clear));
  FDRE \error_count_reg[18] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1_n_5 ),
        .Q(out[18]),
        .R(clear));
  FDRE \error_count_reg[19] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[16]_i_1_n_4 ),
        .Q(out[19]),
        .R(clear));
  FDRE \error_count_reg[1] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_3_n_6 ),
        .Q(out[1]),
        .R(clear));
  FDRE \error_count_reg[20] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1_n_7 ),
        .Q(out[20]),
        .R(clear));
  CARRY4 \error_count_reg[20]_i_1 
       (.CI(\error_count_reg[16]_i_1_n_0 ),
        .CO({\error_count_reg[20]_i_1_n_0 ,\error_count_reg[20]_i_1_n_1 ,\error_count_reg[20]_i_1_n_2 ,\error_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[20]_i_1_n_4 ,\error_count_reg[20]_i_1_n_5 ,\error_count_reg[20]_i_1_n_6 ,\error_count_reg[20]_i_1_n_7 }),
        .S(out[23:20]));
  FDRE \error_count_reg[21] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1_n_6 ),
        .Q(out[21]),
        .R(clear));
  FDRE \error_count_reg[22] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1_n_5 ),
        .Q(out[22]),
        .R(clear));
  FDRE \error_count_reg[23] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[20]_i_1_n_4 ),
        .Q(out[23]),
        .R(clear));
  FDRE \error_count_reg[24] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1_n_7 ),
        .Q(out[24]),
        .R(clear));
  CARRY4 \error_count_reg[24]_i_1 
       (.CI(\error_count_reg[20]_i_1_n_0 ),
        .CO({\error_count_reg[24]_i_1_n_0 ,\error_count_reg[24]_i_1_n_1 ,\error_count_reg[24]_i_1_n_2 ,\error_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[24]_i_1_n_4 ,\error_count_reg[24]_i_1_n_5 ,\error_count_reg[24]_i_1_n_6 ,\error_count_reg[24]_i_1_n_7 }),
        .S(out[27:24]));
  FDRE \error_count_reg[25] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1_n_6 ),
        .Q(out[25]),
        .R(clear));
  FDRE \error_count_reg[26] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1_n_5 ),
        .Q(out[26]),
        .R(clear));
  FDRE \error_count_reg[27] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[24]_i_1_n_4 ),
        .Q(out[27]),
        .R(clear));
  FDRE \error_count_reg[28] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1_n_7 ),
        .Q(out[28]),
        .R(clear));
  CARRY4 \error_count_reg[28]_i_1 
       (.CI(\error_count_reg[24]_i_1_n_0 ),
        .CO({\NLW_error_count_reg[28]_i_1_CO_UNCONNECTED [3],\error_count_reg[28]_i_1_n_1 ,\error_count_reg[28]_i_1_n_2 ,\error_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[28]_i_1_n_4 ,\error_count_reg[28]_i_1_n_5 ,\error_count_reg[28]_i_1_n_6 ,\error_count_reg[28]_i_1_n_7 }),
        .S(out[31:28]));
  FDRE \error_count_reg[29] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1_n_6 ),
        .Q(out[29]),
        .R(clear));
  FDRE \error_count_reg[2] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_3_n_5 ),
        .Q(out[2]),
        .R(clear));
  FDRE \error_count_reg[30] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1_n_5 ),
        .Q(out[30]),
        .R(clear));
  FDRE \error_count_reg[31] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[28]_i_1_n_4 ),
        .Q(out[31]),
        .R(clear));
  FDRE \error_count_reg[3] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[0]_i_3_n_4 ),
        .Q(out[3]),
        .R(clear));
  FDRE \error_count_reg[4] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1_n_7 ),
        .Q(out[4]),
        .R(clear));
  CARRY4 \error_count_reg[4]_i_1 
       (.CI(\error_count_reg[0]_i_3_n_0 ),
        .CO({\error_count_reg[4]_i_1_n_0 ,\error_count_reg[4]_i_1_n_1 ,\error_count_reg[4]_i_1_n_2 ,\error_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[4]_i_1_n_4 ,\error_count_reg[4]_i_1_n_5 ,\error_count_reg[4]_i_1_n_6 ,\error_count_reg[4]_i_1_n_7 }),
        .S(out[7:4]));
  FDRE \error_count_reg[5] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1_n_6 ),
        .Q(out[5]),
        .R(clear));
  FDRE \error_count_reg[6] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1_n_5 ),
        .Q(out[6]),
        .R(clear));
  FDRE \error_count_reg[7] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[4]_i_1_n_4 ),
        .Q(out[7]),
        .R(clear));
  FDRE \error_count_reg[8] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1_n_7 ),
        .Q(out[8]),
        .R(clear));
  CARRY4 \error_count_reg[8]_i_1 
       (.CI(\error_count_reg[4]_i_1_n_0 ),
        .CO({\error_count_reg[8]_i_1_n_0 ,\error_count_reg[8]_i_1_n_1 ,\error_count_reg[8]_i_1_n_2 ,\error_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\error_count_reg[8]_i_1_n_4 ,\error_count_reg[8]_i_1_n_5 ,\error_count_reg[8]_i_1_n_6 ,\error_count_reg[8]_i_1_n_7 }),
        .S(out[11:8]));
  FDRE \error_count_reg[9] 
       (.C(rx_core_clk),
        .CE(sel),
        .D(\error_count_reg[8]_i_1_n_6 ),
        .Q(out[9]),
        .R(clear));
  FDRE \notb_errs_reg[0] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt7_rxnotintable[0]),
        .Q(notb_errs[0]),
        .R(1'b0));
  FDRE \notb_errs_reg[1] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt7_rxnotintable[1]),
        .Q(notb_errs[1]),
        .R(1'b0));
  FDRE \notb_errs_reg[2] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt7_rxnotintable[2]),
        .Q(notb_errs[2]),
        .R(1'b0));
  FDRE \notb_errs_reg[3] 
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(gt7_rxnotintable[3]),
        .Q(notb_errs[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_0_counter_f" *) 
module jesd204_0_jesd204_0_counter_f
   (cs_ce_ld_enable_i,
    \FSM_sequential_access_cs_reg[1] ,
    s_axi_awvalid_0,
    \DATA_PHASE_WDT.timeout_i ,
    icount_out0_carry_0,
    access_cs,
    counter_en_reg,
    s_axi_wvalid,
    s_axi_arvalid,
    data_timeout,
    IP2Bus_RdAck,
    s_axi_awvalid,
    \icount_out_reg[6]_0 ,
    s_axi_aclk);
  output cs_ce_ld_enable_i;
  output \FSM_sequential_access_cs_reg[1] ;
  output s_axi_awvalid_0;
  output \DATA_PHASE_WDT.timeout_i ;
  input icount_out0_carry_0;
  input [2:0]access_cs;
  input counter_en_reg;
  input s_axi_wvalid;
  input s_axi_arvalid;
  input data_timeout;
  input IP2Bus_RdAck;
  input s_axi_awvalid;
  input \icount_out_reg[6]_0 ;
  input s_axi_aclk;

  wire \DATA_PHASE_WDT.timeout_i ;
  wire \FSM_sequential_access_cs_reg[1] ;
  wire IP2Bus_RdAck;
  wire [2:0]access_cs;
  wire counter_en_reg;
  wire cs_ce_ld_enable_i;
  wire data_timeout;
  wire icount_out0_carry_0;
  wire icount_out0_carry__0_i_1_n_0;
  wire icount_out0_carry__0_i_2_n_0;
  wire icount_out0_carry__0_i_3_n_0;
  wire icount_out0_carry__0_n_2;
  wire icount_out0_carry__0_n_3;
  wire icount_out0_carry__0_n_5;
  wire icount_out0_carry__0_n_6;
  wire icount_out0_carry__0_n_7;
  wire icount_out0_carry_i_1_n_0;
  wire icount_out0_carry_i_2_n_0;
  wire icount_out0_carry_i_3_n_0;
  wire icount_out0_carry_i_4_n_0;
  wire icount_out0_carry_i_5_n_0;
  wire icount_out0_carry_n_0;
  wire icount_out0_carry_n_1;
  wire icount_out0_carry_n_2;
  wire icount_out0_carry_n_3;
  wire icount_out0_carry_n_4;
  wire icount_out0_carry_n_5;
  wire icount_out0_carry_n_6;
  wire icount_out0_carry_n_7;
  wire \icount_out[7]_i_1_n_0 ;
  wire \icount_out[7]_i_2_n_0 ;
  wire \icount_out_reg[6]_0 ;
  wire \icount_out_reg_n_0_[0] ;
  wire \icount_out_reg_n_0_[1] ;
  wire \icount_out_reg_n_0_[2] ;
  wire \icount_out_reg_n_0_[3] ;
  wire \icount_out_reg_n_0_[4] ;
  wire \icount_out_reg_n_0_[5] ;
  wire \icount_out_reg_n_0_[6] ;
  wire [6:0]p_1_in;
  wire s_axi_aclk;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_awvalid_0;
  wire s_axi_wvalid;
  wire [3:2]NLW_icount_out0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_icount_out0_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00005400)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5 
       (.I0(access_cs[1]),
        .I1(data_timeout),
        .I2(IP2Bus_RdAck),
        .I3(access_cs[0]),
        .I4(access_cs[2]),
        .O(\FSM_sequential_access_cs_reg[1] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icount_out0_carry
       (.CI(1'b0),
        .CO({icount_out0_carry_n_0,icount_out0_carry_n_1,icount_out0_carry_n_2,icount_out0_carry_n_3}),
        .CYINIT(\icount_out_reg_n_0_[0] ),
        .DI({\icount_out_reg_n_0_[3] ,\icount_out_reg_n_0_[2] ,\icount_out_reg_n_0_[1] ,icount_out0_carry_i_1_n_0}),
        .O({icount_out0_carry_n_4,icount_out0_carry_n_5,icount_out0_carry_n_6,icount_out0_carry_n_7}),
        .S({icount_out0_carry_i_2_n_0,icount_out0_carry_i_3_n_0,icount_out0_carry_i_4_n_0,icount_out0_carry_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icount_out0_carry__0
       (.CI(icount_out0_carry_n_0),
        .CO({NLW_icount_out0_carry__0_CO_UNCONNECTED[3:2],icount_out0_carry__0_n_2,icount_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\icount_out_reg_n_0_[5] ,\icount_out_reg_n_0_[4] }),
        .O({NLW_icount_out0_carry__0_O_UNCONNECTED[3],icount_out0_carry__0_n_5,icount_out0_carry__0_n_6,icount_out0_carry__0_n_7}),
        .S({1'b0,icount_out0_carry__0_i_1_n_0,icount_out0_carry__0_i_2_n_0,icount_out0_carry__0_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry__0_i_1
       (.I0(\icount_out_reg_n_0_[6] ),
        .O(icount_out0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_2
       (.I0(\icount_out_reg_n_0_[5] ),
        .I1(\icount_out_reg_n_0_[6] ),
        .O(icount_out0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_3
       (.I0(\icount_out_reg_n_0_[4] ),
        .I1(\icount_out_reg_n_0_[5] ),
        .O(icount_out0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry_i_1
       (.I0(\icount_out_reg_n_0_[1] ),
        .O(icount_out0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_2
       (.I0(\icount_out_reg_n_0_[3] ),
        .I1(\icount_out_reg_n_0_[4] ),
        .O(icount_out0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_3
       (.I0(\icount_out_reg_n_0_[2] ),
        .I1(\icount_out_reg_n_0_[3] ),
        .O(icount_out0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_4
       (.I0(\icount_out_reg_n_0_[1] ),
        .I1(\icount_out_reg_n_0_[2] ),
        .O(icount_out0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hA9A9AAAA99AA9999)) 
    icount_out0_carry_i_5
       (.I0(\icount_out_reg_n_0_[1] ),
        .I1(icount_out0_carry_0),
        .I2(access_cs[2]),
        .I3(counter_en_reg),
        .I4(access_cs[0]),
        .I5(access_cs[1]),
        .O(icount_out0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    icount_out0_carry_i_8
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .O(s_axi_awvalid_0));
  LUT6 #(
    .INIT(64'h40400500FFFFFFFF)) 
    \icount_out[0]_i_1 
       (.I0(access_cs[2]),
        .I1(s_axi_wvalid),
        .I2(access_cs[0]),
        .I3(s_axi_arvalid),
        .I4(access_cs[1]),
        .I5(\icount_out_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40400500)) 
    \icount_out[1]_i_1 
       (.I0(access_cs[2]),
        .I1(s_axi_wvalid),
        .I2(access_cs[0]),
        .I3(s_axi_arvalid),
        .I4(access_cs[1]),
        .I5(icount_out0_carry_n_7),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40400500)) 
    \icount_out[2]_i_1 
       (.I0(access_cs[2]),
        .I1(s_axi_wvalid),
        .I2(access_cs[0]),
        .I3(s_axi_arvalid),
        .I4(access_cs[1]),
        .I5(icount_out0_carry_n_6),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40400500)) 
    \icount_out[3]_i_1 
       (.I0(access_cs[2]),
        .I1(s_axi_wvalid),
        .I2(access_cs[0]),
        .I3(s_axi_arvalid),
        .I4(access_cs[1]),
        .I5(icount_out0_carry_n_5),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40400500)) 
    \icount_out[4]_i_1 
       (.I0(access_cs[2]),
        .I1(s_axi_wvalid),
        .I2(access_cs[0]),
        .I3(s_axi_arvalid),
        .I4(access_cs[1]),
        .I5(icount_out0_carry_n_4),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40400500)) 
    \icount_out[5]_i_1 
       (.I0(access_cs[2]),
        .I1(s_axi_wvalid),
        .I2(access_cs[0]),
        .I3(s_axi_arvalid),
        .I4(access_cs[1]),
        .I5(icount_out0_carry__0_n_7),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFF67EF00000000)) 
    \icount_out[6]_i_2 
       (.I0(access_cs[0]),
        .I1(access_cs[1]),
        .I2(s_axi_arvalid),
        .I3(s_axi_wvalid),
        .I4(access_cs[2]),
        .I5(icount_out0_carry__0_n_6),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'h0000E222)) 
    \icount_out[7]_i_1 
       (.I0(\DATA_PHASE_WDT.timeout_i ),
        .I1(\icount_out_reg[6]_0 ),
        .I2(icount_out0_carry__0_n_5),
        .I3(\icount_out[7]_i_2_n_0 ),
        .I4(cs_ce_ld_enable_i),
        .O(\icount_out[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hBBFFFFAF)) 
    \icount_out[7]_i_2 
       (.I0(access_cs[2]),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .O(\icount_out[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h0000A404)) 
    \icount_out[7]_i_3 
       (.I0(access_cs[1]),
        .I1(s_axi_arvalid),
        .I2(access_cs[0]),
        .I3(s_axi_wvalid),
        .I4(access_cs[2]),
        .O(cs_ce_ld_enable_i));
  FDRE \icount_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[6]_0 ),
        .D(p_1_in[0]),
        .Q(\icount_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icount_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[6]_0 ),
        .D(p_1_in[1]),
        .Q(\icount_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \icount_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[6]_0 ),
        .D(p_1_in[2]),
        .Q(\icount_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \icount_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[6]_0 ),
        .D(p_1_in[3]),
        .Q(\icount_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \icount_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[6]_0 ),
        .D(p_1_in[4]),
        .Q(\icount_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \icount_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[6]_0 ),
        .D(p_1_in[5]),
        .Q(\icount_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \icount_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[6]_0 ),
        .D(p_1_in[6]),
        .Q(\icount_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \icount_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\icount_out[7]_i_1_n_0 ),
        .Q(\DATA_PHASE_WDT.timeout_i ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_0_register_decode" *) 
module jesd204_0_jesd204_0_register_decode
   (p_1_in172_in,
    p_1_in236_in,
    p_1_in300_in,
    p_1_in364_in,
    p_1_in174_in,
    p_1_in238_in,
    p_1_in302_in,
    p_1_in366_in,
    p_1_in176_in,
    p_1_in240_in,
    p_1_in304_in,
    p_1_in368_in,
    p_1_in178_in,
    p_1_in242_in,
    p_1_in306_in,
    p_1_in370_in,
    p_1_in180_in,
    p_1_in244_in,
    p_1_in308_in,
    p_1_in372_in,
    p_1_in116_in,
    p_1_in200_in,
    p_1_in264_in,
    p_1_in328_in,
    p_1_in148_in,
    p_1_in168_in,
    p_1_in232_in,
    p_1_in296_in,
    p_1_in360_in,
    p_1_in108_in,
    p_1_in196_in,
    p_1_in260_in,
    p_1_in324_in,
    p_1_in140_in,
    p_1_in212_in,
    p_1_in276_in,
    p_1_in340_in,
    p_1_in164_in,
    p_1_in228_in,
    p_1_in292_in,
    p_1_in356_in,
    p_1_in252_in,
    p_1_in254_in,
    p_1_in256_in,
    p_1_in258_in,
    p_1_in262_in,
    p_1_in266_in,
    p_1_in268_in,
    p_1_in270_in,
    p_1_in272_in,
    p_1_in274_in,
    p_1_in284_in,
    p_1_in286_in,
    p_1_in288_in,
    p_1_in290_in,
    p_1_in294_in,
    p_1_in298_in,
    p_1_in316_in,
    p_1_in318_in,
    p_1_in320_in,
    p_1_in322_in,
    p_1_in326_in,
    p_1_in330_in,
    p_1_in332_in,
    p_1_in334_in,
    p_1_in336_in,
    p_1_in338_in,
    p_1_in348_in,
    p_1_in350_in,
    p_1_in352_in,
    p_1_in354_in,
    p_1_in358_in,
    p_1_in362_in,
    p_1_in96_in,
    p_1_in190_in,
    p_1_in128_in,
    p_1_in206_in,
    p_1_in158_in,
    p_1_in222_in,
    p_1_in104_in,
    p_1_in194_in,
    p_1_in136_in,
    p_1_in210_in,
    p_1_in162_in,
    p_1_in226_in,
    \bus2ip_addr_reg_reg[6] ,
    p_1_in188_in,
    p_1_in124_in,
    p_1_in204_in,
    p_1_in156_in,
    p_1_in220_in,
    p_1_in100_in,
    p_1_in192_in,
    p_1_in132_in,
    p_1_in208_in,
    p_1_in160_in,
    p_1_in224_in,
    p_1_in144_in,
    p_1_in112_in,
    p_1_in198_in,
    p_1_in152_in,
    p_1_in120_in,
    p_1_in202_in,
    p_1_in166_in,
    p_1_in230_in,
    p_1_in170_in,
    p_1_in234_in,
    \IP2Bus_Data[28]_i_128_0 );
  output p_1_in172_in;
  output p_1_in236_in;
  output p_1_in300_in;
  output p_1_in364_in;
  output p_1_in174_in;
  output p_1_in238_in;
  output p_1_in302_in;
  output p_1_in366_in;
  output p_1_in176_in;
  output p_1_in240_in;
  output p_1_in304_in;
  output p_1_in368_in;
  output p_1_in178_in;
  output p_1_in242_in;
  output p_1_in306_in;
  output p_1_in370_in;
  output p_1_in180_in;
  output p_1_in244_in;
  output p_1_in308_in;
  output p_1_in372_in;
  output p_1_in116_in;
  output p_1_in200_in;
  output p_1_in264_in;
  output p_1_in328_in;
  output p_1_in148_in;
  output p_1_in168_in;
  output p_1_in232_in;
  output p_1_in296_in;
  output p_1_in360_in;
  output p_1_in108_in;
  output p_1_in196_in;
  output p_1_in260_in;
  output p_1_in324_in;
  output p_1_in140_in;
  output p_1_in212_in;
  output p_1_in276_in;
  output p_1_in340_in;
  output p_1_in164_in;
  output p_1_in228_in;
  output p_1_in292_in;
  output p_1_in356_in;
  output p_1_in252_in;
  output p_1_in254_in;
  output p_1_in256_in;
  output p_1_in258_in;
  output p_1_in262_in;
  output p_1_in266_in;
  output p_1_in268_in;
  output p_1_in270_in;
  output p_1_in272_in;
  output p_1_in274_in;
  output p_1_in284_in;
  output p_1_in286_in;
  output p_1_in288_in;
  output p_1_in290_in;
  output p_1_in294_in;
  output p_1_in298_in;
  output p_1_in316_in;
  output p_1_in318_in;
  output p_1_in320_in;
  output p_1_in322_in;
  output p_1_in326_in;
  output p_1_in330_in;
  output p_1_in332_in;
  output p_1_in334_in;
  output p_1_in336_in;
  output p_1_in338_in;
  output p_1_in348_in;
  output p_1_in350_in;
  output p_1_in352_in;
  output p_1_in354_in;
  output p_1_in358_in;
  output p_1_in362_in;
  output p_1_in96_in;
  output p_1_in190_in;
  output p_1_in128_in;
  output p_1_in206_in;
  output p_1_in158_in;
  output p_1_in222_in;
  output p_1_in104_in;
  output p_1_in194_in;
  output p_1_in136_in;
  output p_1_in210_in;
  output p_1_in162_in;
  output p_1_in226_in;
  output \bus2ip_addr_reg_reg[6] ;
  output p_1_in188_in;
  output p_1_in124_in;
  output p_1_in204_in;
  output p_1_in156_in;
  output p_1_in220_in;
  output p_1_in100_in;
  output p_1_in192_in;
  output p_1_in132_in;
  output p_1_in208_in;
  output p_1_in160_in;
  output p_1_in224_in;
  output p_1_in144_in;
  output p_1_in112_in;
  output p_1_in198_in;
  output p_1_in152_in;
  output p_1_in120_in;
  output p_1_in202_in;
  output p_1_in166_in;
  output p_1_in230_in;
  output p_1_in170_in;
  output p_1_in234_in;
  input [7:0]\IP2Bus_Data[28]_i_128_0 ;

  wire \IP2Bus_Data[15]_i_33_n_0 ;
  wire [7:0]\IP2Bus_Data[28]_i_128_0 ;
  wire \IP2Bus_Data[28]_i_130_n_0 ;
  wire \IP2Bus_Data[28]_i_132_n_0 ;
  wire \bus2ip_addr_reg_reg[6] ;
  wire p_1_in100_in;
  wire p_1_in104_in;
  wire p_1_in108_in;
  wire p_1_in112_in;
  wire p_1_in116_in;
  wire p_1_in120_in;
  wire p_1_in124_in;
  wire p_1_in128_in;
  wire p_1_in132_in;
  wire p_1_in136_in;
  wire p_1_in140_in;
  wire p_1_in144_in;
  wire p_1_in148_in;
  wire p_1_in152_in;
  wire p_1_in156_in;
  wire p_1_in158_in;
  wire p_1_in160_in;
  wire p_1_in162_in;
  wire p_1_in164_in;
  wire p_1_in166_in;
  wire p_1_in168_in;
  wire p_1_in170_in;
  wire p_1_in172_in;
  wire p_1_in174_in;
  wire p_1_in176_in;
  wire p_1_in178_in;
  wire p_1_in180_in;
  wire p_1_in188_in;
  wire p_1_in190_in;
  wire p_1_in192_in;
  wire p_1_in194_in;
  wire p_1_in196_in;
  wire p_1_in198_in;
  wire p_1_in200_in;
  wire p_1_in202_in;
  wire p_1_in204_in;
  wire p_1_in206_in;
  wire p_1_in208_in;
  wire p_1_in210_in;
  wire p_1_in212_in;
  wire p_1_in220_in;
  wire p_1_in222_in;
  wire p_1_in224_in;
  wire p_1_in226_in;
  wire p_1_in228_in;
  wire p_1_in230_in;
  wire p_1_in232_in;
  wire p_1_in234_in;
  wire p_1_in236_in;
  wire p_1_in238_in;
  wire p_1_in240_in;
  wire p_1_in242_in;
  wire p_1_in244_in;
  wire p_1_in252_in;
  wire p_1_in254_in;
  wire p_1_in256_in;
  wire p_1_in258_in;
  wire p_1_in260_in;
  wire p_1_in262_in;
  wire p_1_in264_in;
  wire p_1_in266_in;
  wire p_1_in268_in;
  wire p_1_in270_in;
  wire p_1_in272_in;
  wire p_1_in274_in;
  wire p_1_in276_in;
  wire p_1_in284_in;
  wire p_1_in286_in;
  wire p_1_in288_in;
  wire p_1_in290_in;
  wire p_1_in292_in;
  wire p_1_in294_in;
  wire p_1_in296_in;
  wire p_1_in298_in;
  wire p_1_in300_in;
  wire p_1_in302_in;
  wire p_1_in304_in;
  wire p_1_in306_in;
  wire p_1_in308_in;
  wire p_1_in316_in;
  wire p_1_in318_in;
  wire p_1_in320_in;
  wire p_1_in322_in;
  wire p_1_in324_in;
  wire p_1_in326_in;
  wire p_1_in328_in;
  wire p_1_in330_in;
  wire p_1_in332_in;
  wire p_1_in334_in;
  wire p_1_in336_in;
  wire p_1_in338_in;
  wire p_1_in340_in;
  wire p_1_in348_in;
  wire p_1_in350_in;
  wire p_1_in352_in;
  wire p_1_in354_in;
  wire p_1_in356_in;
  wire p_1_in358_in;
  wire p_1_in360_in;
  wire p_1_in362_in;
  wire p_1_in364_in;
  wire p_1_in366_in;
  wire p_1_in368_in;
  wire p_1_in370_in;
  wire p_1_in372_in;
  wire p_1_in96_in;
  wire rxstatus2_req_r_i_3_n_0;

  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[12]_i_34 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in338_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[12]_i_43 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [2]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [3]),
        .I4(\IP2Bus_Data[28]_i_128_0 [4]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in294_in));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IP2Bus_Data[15]_i_27 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in328_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \IP2Bus_Data[15]_i_28 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in326_in));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[15]_i_33 
       (.I0(\IP2Bus_Data[28]_i_128_0 [7]),
        .I1(\IP2Bus_Data[28]_i_128_0 [6]),
        .I2(\IP2Bus_Data[28]_i_128_0 [5]),
        .O(\IP2Bus_Data[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[20]_i_38 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in292_in));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \IP2Bus_Data[22]_i_34 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in304_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[22]_i_35 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in306_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[22]_i_36 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [2]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [3]),
        .I4(\IP2Bus_Data[28]_i_128_0 [4]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in298_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[22]_i_37 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in296_in));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IP2Bus_Data[23]_i_31 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in200_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[23]_i_44 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in360_in));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \IP2Bus_Data[23]_i_46 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in318_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \IP2Bus_Data[23]_i_47 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in316_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[23]_i_48 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in302_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[24]_i_28 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in180_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[24]_i_29 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in178_in));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \IP2Bus_Data[24]_i_30 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in176_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \IP2Bus_Data[25]_i_31 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(\bus2ip_addr_reg_reg[6] ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \IP2Bus_Data[25]_i_49 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in368_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[25]_i_50 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in372_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[25]_i_51 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in370_in));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IP2Bus_Data[25]_i_52 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in256_in));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \IP2Bus_Data[25]_i_53 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in254_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[26]_i_43 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [2]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [3]),
        .I4(\IP2Bus_Data[28]_i_128_0 [4]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in362_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[28]_i_100 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in226_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[28]_i_101 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in224_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[28]_i_102 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in228_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[28]_i_107 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in356_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[28]_i_108 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [2]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [3]),
        .I4(\IP2Bus_Data[28]_i_128_0 [4]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in358_in));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \IP2Bus_Data[28]_i_110 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in324_in));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IP2Bus_Data[28]_i_111 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in322_in));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IP2Bus_Data[28]_i_112 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in320_in));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[28]_i_113 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in330_in));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \IP2Bus_Data[28]_i_114 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in190_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \IP2Bus_Data[28]_i_115 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in188_in));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IP2Bus_Data[28]_i_116 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in192_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[28]_i_117 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in210_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[28]_i_118 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in208_in));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IP2Bus_Data[28]_i_119 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in264_in));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \IP2Bus_Data[28]_i_120 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in260_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \IP2Bus_Data[28]_i_121 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in262_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[28]_i_122 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in288_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[28]_i_123 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in286_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[28]_i_124 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in284_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[28]_i_125 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in272_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[28]_i_126 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in268_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[28]_i_127 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in270_in));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \IP2Bus_Data[28]_i_128 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in300_in));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \IP2Bus_Data[28]_i_130 
       (.I0(\IP2Bus_Data[28]_i_128_0 [7]),
        .I1(\IP2Bus_Data[28]_i_128_0 [6]),
        .I2(\IP2Bus_Data[28]_i_128_0 [5]),
        .O(\IP2Bus_Data[28]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IP2Bus_Data[28]_i_131 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in258_in));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \IP2Bus_Data[28]_i_132 
       (.I0(\IP2Bus_Data[28]_i_128_0 [7]),
        .I1(\IP2Bus_Data[28]_i_128_0 [6]),
        .I2(\IP2Bus_Data[28]_i_128_0 [5]),
        .O(\IP2Bus_Data[28]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[28]_i_133 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in276_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[28]_i_134 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in274_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[28]_i_91 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in290_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[28]_i_94 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in244_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \IP2Bus_Data[28]_i_95 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in252_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[28]_i_96 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in242_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[28]_i_97 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [2]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [3]),
        .I4(\IP2Bus_Data[28]_i_128_0 [4]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in230_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[28]_i_98 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in232_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[28]_i_99 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [2]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [3]),
        .I4(\IP2Bus_Data[28]_i_128_0 [4]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in234_in));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[2]_i_33 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in266_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[31]_i_100 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in334_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[31]_i_101 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in336_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[31]_i_102 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in332_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[31]_i_103 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in160_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[31]_i_104 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in158_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[31]_i_105 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in162_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[31]_i_106 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [2]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [3]),
        .I4(\IP2Bus_Data[28]_i_128_0 [4]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in166_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[31]_i_107 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in164_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[31]_i_108 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in168_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[31]_i_109 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in156_in));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[31]_i_115 
       (.I0(\IP2Bus_Data[28]_i_128_0 [3]),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [1]),
        .I5(rxstatus2_req_r_i_3_n_0),
        .O(p_1_in148_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \IP2Bus_Data[31]_i_120 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in112_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[31]_i_121 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in352_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[31]_i_122 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in350_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[31]_i_57 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in174_in));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \IP2Bus_Data[31]_i_58 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in172_in));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \IP2Bus_Data[31]_i_59 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [2]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [3]),
        .I4(\IP2Bus_Data[28]_i_128_0 [4]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in170_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \IP2Bus_Data[31]_i_81 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in198_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[31]_i_82 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in204_in));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \IP2Bus_Data[31]_i_83 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in202_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[31]_i_84 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in222_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[31]_i_85 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in212_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[31]_i_86 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in220_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[31]_i_87 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in238_in));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \IP2Bus_Data[31]_i_88 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in240_in));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \IP2Bus_Data[31]_i_89 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in236_in));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \IP2Bus_Data[31]_i_93 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in364_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[31]_i_94 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in366_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[31]_i_95 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in348_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[31]_i_96 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in340_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \IP2Bus_Data[31]_i_99 
       (.I0(\IP2Bus_Data[15]_i_33_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in354_in));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \IP2Bus_Data[3]_i_50 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in196_in));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IP2Bus_Data[3]_i_51 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in194_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[4]_i_38 
       (.I0(\IP2Bus_Data[28]_i_130_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in308_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[9]_i_33 
       (.I0(\IP2Bus_Data[28]_i_132_n_0 ),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in206_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \rx_cfg_buffer_delay[7]_i_3 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in140_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \rx_cfg_frames_per_multi[4]_i_2 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in128_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \rx_cfg_lanes_in_use[11]_i_2 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in132_in));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    rx_cfg_link_test_enable_i_3
       (.I0(\IP2Bus_Data[28]_i_128_0 [3]),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [1]),
        .I5(rxstatus2_req_r_i_3_n_0),
        .O(p_1_in144_in));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rx_cfg_octets_per_frame[7]_i_2 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in124_in));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    rx_cfg_scr_enable_i_3
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in104_in));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    rx_cfg_sticky_reset_i_3
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in96_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \rx_cfg_subclass[1]_i_3 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [3]),
        .I2(\IP2Bus_Data[28]_i_128_0 [4]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [0]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in136_in));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    rx_cfg_support_lane_sync_i_3
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in100_in));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \rx_cfg_test_modes[4]_i_2 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in116_in));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \rx_sysref_delay[3]_i_3 
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in108_in));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    rxstatus2_req_r_i_2
       (.I0(\IP2Bus_Data[28]_i_128_0 [3]),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [0]),
        .I3(\IP2Bus_Data[28]_i_128_0 [2]),
        .I4(\IP2Bus_Data[28]_i_128_0 [1]),
        .I5(rxstatus2_req_r_i_3_n_0),
        .O(p_1_in152_in));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h01)) 
    rxstatus2_req_r_i_3
       (.I0(\IP2Bus_Data[28]_i_128_0 [7]),
        .I1(\IP2Bus_Data[28]_i_128_0 [6]),
        .I2(\IP2Bus_Data[28]_i_128_0 [5]),
        .O(rxstatus2_req_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    rxstatus_req_r_i_2
       (.I0(rxstatus2_req_r_i_3_n_0),
        .I1(\IP2Bus_Data[28]_i_128_0 [4]),
        .I2(\IP2Bus_Data[28]_i_128_0 [3]),
        .I3(\IP2Bus_Data[28]_i_128_0 [0]),
        .I4(\IP2Bus_Data[28]_i_128_0 [2]),
        .I5(\IP2Bus_Data[28]_i_128_0 [1]),
        .O(p_1_in120_in));
endmodule

(* ORIG_REF_NAME = "jesd204_0_reset_block" *) 
module jesd204_0_jesd204_0_reset_block
   (dest_arst,
    src_arst,
    \syncstages_ff_reg[4] ,
    \syncstages_ff_reg[4]_0 ,
    rx_aresetn,
    clear,
    rx_reset_gt,
    rx_reset_done,
    s_axi_aclk,
    rx_core_clk,
    rx_reset,
    dest_out,
    rxstatus2_ack_tog_reg,
    rx_cfg_reset_i,
    p_199_in);
  output dest_arst;
  output src_arst;
  output \syncstages_ff_reg[4] ;
  output \syncstages_ff_reg[4]_0 ;
  output rx_aresetn;
  output clear;
  output rx_reset_gt;
  input rx_reset_done;
  input s_axi_aclk;
  input rx_core_clk;
  input rx_reset;
  input dest_out;
  input rxstatus2_ack_tog_reg;
  input rx_cfg_reset_i;
  input [0:0]p_199_in;

  wire clear;
  wire core_reset_reg_i_1_n_0;
  wire dest_arst;
  wire dest_out;
  wire gt_reset_done_r;
  wire [0:0]p_199_in;
  wire rx_aresetn;
  wire rx_cfg_reset_i;
  wire rx_core_clk;
  wire rx_reset;
  wire rx_reset_done;
  wire rx_reset_gt;
  wire rxstatus2_ack_tog_reg;
  wire s_axi_aclk;
  wire src_arst;
  wire state;
  wire state_i_1_n_0;
  wire [9:0]stretch;
  wire \stretch[10]_i_1_n_0 ;
  wire \stretch[1]_i_1_n_0 ;
  wire \stretch[2]_i_1_n_0 ;
  wire \stretch[3]_i_1_n_0 ;
  wire \stretch[4]_i_1_n_0 ;
  wire \stretch[5]_i_1_n_0 ;
  wire \stretch[6]_i_1_n_0 ;
  wire \stretch[7]_i_1_n_0 ;
  wire \stretch[8]_i_1_n_0 ;
  wire \stretch[9]_i_1_n_0 ;
  wire \syncstages_ff_reg[4] ;
  wire \syncstages_ff_reg[4]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hFDCD)) 
    core_reset_reg_i_1
       (.I0(gt_reset_done_r),
        .I1(rx_cfg_reset_i),
        .I2(state),
        .I3(src_arst),
        .O(core_reset_reg_i_1_n_0));
  FDPE core_reset_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(core_reset_reg_i_1_n_0),
        .PRE(rx_reset),
        .Q(src_arst));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \error_count[0]_i_1__6 
       (.I0(dest_arst),
        .I1(p_199_in),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT1 #(
    .INIT(2'h1)) 
    rx_aresetn_INST_0
       (.I0(dest_arst),
        .O(rx_aresetn));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rxstatus2_ack_tog_i_1
       (.I0(rxstatus2_ack_tog_reg),
        .I1(dest_arst),
        .O(\syncstages_ff_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rxstatus_ack_tog_i_1
       (.I0(dest_out),
        .I1(dest_arst),
        .O(\syncstages_ff_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    state_i_1
       (.I0(rx_cfg_reset_i),
        .I1(gt_reset_done_r),
        .I2(state),
        .O(state_i_1_n_0));
  FDPE #(
    .INIT(1'b0)) 
    state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .PRE(rx_reset),
        .Q(state));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stretch[10]_i_1 
       (.I0(rx_cfg_reset_i),
        .I1(stretch[9]),
        .O(\stretch[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stretch[1]_i_1 
       (.I0(rx_cfg_reset_i),
        .I1(stretch[0]),
        .O(\stretch[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stretch[2]_i_1 
       (.I0(rx_cfg_reset_i),
        .I1(stretch[1]),
        .O(\stretch[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stretch[3]_i_1 
       (.I0(rx_cfg_reset_i),
        .I1(stretch[2]),
        .O(\stretch[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stretch[4]_i_1 
       (.I0(rx_cfg_reset_i),
        .I1(stretch[3]),
        .O(\stretch[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stretch[5]_i_1 
       (.I0(rx_cfg_reset_i),
        .I1(stretch[4]),
        .O(\stretch[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stretch[6]_i_1 
       (.I0(rx_cfg_reset_i),
        .I1(stretch[5]),
        .O(\stretch[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stretch[7]_i_1 
       (.I0(rx_cfg_reset_i),
        .I1(stretch[6]),
        .O(\stretch[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stretch[8]_i_1 
       (.I0(rx_cfg_reset_i),
        .I1(stretch[7]),
        .O(\stretch[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stretch[9]_i_1 
       (.I0(rx_cfg_reset_i),
        .I1(stretch[8]),
        .O(\stretch[9]_i_1_n_0 ));
  FDPE \stretch_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rx_cfg_reset_i),
        .PRE(rx_reset),
        .Q(stretch[0]));
  FDPE \stretch_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\stretch[10]_i_1_n_0 ),
        .PRE(rx_reset),
        .Q(rx_reset_gt));
  FDPE \stretch_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\stretch[1]_i_1_n_0 ),
        .PRE(rx_reset),
        .Q(stretch[1]));
  FDPE \stretch_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\stretch[2]_i_1_n_0 ),
        .PRE(rx_reset),
        .Q(stretch[2]));
  FDPE \stretch_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\stretch[3]_i_1_n_0 ),
        .PRE(rx_reset),
        .Q(stretch[3]));
  FDPE \stretch_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\stretch[4]_i_1_n_0 ),
        .PRE(rx_reset),
        .Q(stretch[4]));
  FDPE \stretch_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\stretch[5]_i_1_n_0 ),
        .PRE(rx_reset),
        .Q(stretch[5]));
  FDPE \stretch_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\stretch[6]_i_1_n_0 ),
        .PRE(rx_reset),
        .Q(stretch[6]));
  FDPE \stretch_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\stretch[7]_i_1_n_0 ),
        .PRE(rx_reset),
        .Q(stretch[7]));
  FDPE \stretch_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\stretch[8]_i_1_n_0 ),
        .PRE(rx_reset),
        .Q(stretch[8]));
  FDPE \stretch_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\stretch[9]_i_1_n_0 ),
        .PRE(rx_reset),
        .Q(stretch[9]));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  jesd204_0_xpm_cdc_async_rst sync_core_rst
       (.dest_arst(dest_arst),
        .dest_clk(rx_core_clk),
        .src_arst(src_arst));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  jesd204_0_xpm_cdc_single sync_gt_resetdone
       (.dest_clk(s_axi_aclk),
        .dest_out(gt_reset_done_r),
        .src_clk(1'b0),
        .src_in(rx_reset_done));
endmodule

(* ORIG_REF_NAME = "jesd204_0_slave_attachment" *) 
module jesd204_0_jesd204_0_slave_attachment
   (s_axi_wdata_1_sp_1,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[9] ,
    \s_axi_wdata[8] ,
    \GEN_USE_WSTRB.bus2ip_be_reg_reg[0]_0 ,
    \s_axi_wdata[8]_0 ,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[8]_1 ,
    rxstatus2_req_r_reg,
    \bus2ip_addr_reg_reg[10]_0 ,
    rxstatus_req_r_reg,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ,
    E,
    \s_axi_wdata[1]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    \s_axi_wdata[0]_3 ,
    \s_axi_wdata[16] ,
    \s_axi_wdata[0]_4 ,
    \bus2ip_addr_reg_reg[10]_1 ,
    \bus2ip_addr_reg_reg[10]_2 ,
    \bus2ip_addr_reg_reg[10]_3 ,
    \bus2ip_addr_reg_reg[10]_4 ,
    IP2Bus_RdAck_rr_reg,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    D,
    SR,
    \bus2ip_addr_reg_reg[9]_0 ,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_wdata,
    \rx_cfg_subclass_reg[1] ,
    \rx_cfg_subclass_reg[0] ,
    rx_buffer_delay,
    rx_cfg_early_release_reg,
    p_199_in,
    disable_error_reporting,
    rxstatus2_req_r,
    src_in,
    rxstatus_req_r,
    rxstatus_req_tog_reg,
    Q,
    \IP2Bus_Data[2]_i_17 ,
    \IP2Bus_Data[28]_i_4 ,
    \IP2Bus_Data[7]_i_16 ,
    test_mf_count,
    out,
    test_err_count,
    \IP2Bus_Data[31]_i_7 ,
    test_ila_count,
    \IP2Bus_Data[16]_i_18 ,
    \IP2Bus_Data[31]_i_18 ,
    \IP2Bus_Data[31]_i_14 ,
    \IP2Bus_Data[31]_i_14_0 ,
    rx_buffer_adjust,
    \IP2Bus_Data[31]_i_3 ,
    rx_cfg_sticky_reset_reg,
    rx_cfg_reset_i,
    scram_enable,
    p_213_in,
    support_lane_sync,
    p_1_in116_in,
    p_1_in124_in,
    p_1_in128_in,
    p_1_in132_in,
    IP2Bus_RdAck_rr,
    dest_out,
    rxstatus_ack_tog_r,
    IP2Bus_RdAck_reg,
    rxstatus2_ack_tog_r,
    IP2Bus_RdAck_r,
    \IP2Bus_Data[8]_i_30 ,
    p_1_in96_in,
    p_1_in100_in,
    p_1_in104_in,
    p_1_in108_in,
    p_1_in120_in,
    p_1_in136_in,
    p_1_in140_in,
    p_1_in144_in,
    p_1_in148_in,
    p_1_in152_in,
    p_1_in112_in,
    p_1_in372_in,
    p_1_in368_in,
    p_1_in364_in,
    p_1_in360_in,
    p_1_in356_in,
    p_1_in352_in,
    p_1_in348_in,
    p_1_in340_in,
    p_1_in336_in,
    p_1_in332_in,
    p_1_in328_in,
    p_1_in324_in,
    p_1_in320_in,
    p_1_in316_in,
    p_1_in308_in,
    p_1_in304_in,
    p_1_in300_in,
    p_1_in296_in,
    p_1_in292_in,
    p_1_in288_in,
    p_1_in284_in,
    p_1_in276_in,
    p_1_in272_in,
    p_1_in268_in,
    p_1_in264_in,
    p_1_in260_in,
    p_1_in256_in,
    p_1_in252_in,
    p_1_in244_in,
    p_1_in240_in,
    p_1_in236_in,
    p_1_in232_in,
    p_1_in228_in,
    p_1_in224_in,
    p_1_in220_in,
    p_1_in212_in,
    p_1_in208_in,
    p_1_in204_in,
    p_1_in200_in,
    p_1_in196_in,
    p_1_in192_in,
    p_1_in188_in,
    p_1_in180_in,
    p_1_in176_in,
    p_1_in172_in,
    p_1_in168_in,
    p_1_in164_in,
    p_1_in160_in,
    p_1_in156_in,
    p_1_in158_in,
    p_1_in162_in,
    p_1_in166_in,
    p_1_in170_in,
    p_1_in174_in,
    p_1_in178_in,
    p_1_in190_in,
    p_1_in194_in,
    p_1_in198_in,
    p_1_in202_in,
    p_1_in206_in,
    p_1_in210_in,
    p_1_in222_in,
    p_1_in226_in,
    p_1_in230_in,
    p_1_in234_in,
    p_1_in238_in,
    p_1_in242_in,
    p_1_in254_in,
    p_1_in258_in,
    p_1_in262_in,
    p_1_in266_in,
    p_1_in270_in,
    p_1_in274_in,
    p_1_in286_in,
    p_1_in290_in,
    p_1_in294_in,
    p_1_in298_in,
    p_1_in302_in,
    p_1_in306_in,
    p_1_in318_in,
    p_1_in322_in,
    p_1_in326_in,
    p_1_in330_in,
    p_1_in334_in,
    p_1_in338_in,
    p_1_in350_in,
    p_1_in354_in,
    p_1_in358_in,
    p_1_in362_in,
    p_1_in366_in,
    p_1_in370_in,
    src_arst,
    \IP2Bus_Data[4]_i_18 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data[11]_i_23 ,
    \IP2Bus_Data[7]_i_7 ,
    \IP2Bus_Data[4]_i_42 ,
    \IP2Bus_Data[11]_i_23_0 ,
    \IP2Bus_Data[0]_i_28 ,
    \IP2Bus_Data[16]_i_41 ,
    \IP2Bus_Data[31]_i_9 ,
    \IP2Bus_Data[31]_i_2 ,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_aclk,
    s_axi_wstrb,
    s_axi_wvalid,
    IP2Bus_RdAck,
    s_axi_aresetn,
    s_axi_bready,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr,
    \s_axi_rdata_reg_reg[31]_0 );
  output s_axi_wdata_1_sp_1;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[9] ;
  output \s_axi_wdata[8] ;
  output \GEN_USE_WSTRB.bus2ip_be_reg_reg[0]_0 ;
  output \s_axi_wdata[8]_0 ;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[8]_1 ;
  output rxstatus2_req_r_reg;
  output \bus2ip_addr_reg_reg[10]_0 ;
  output rxstatus_req_r_reg;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  output [0:0]E;
  output \s_axi_wdata[1]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output \s_axi_wdata[0]_3 ;
  output \s_axi_wdata[16] ;
  output \s_axi_wdata[0]_4 ;
  output [0:0]\bus2ip_addr_reg_reg[10]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[10]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[10]_3 ;
  output [1:0]\bus2ip_addr_reg_reg[10]_4 ;
  output IP2Bus_RdAck_rr_reg;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output [31:0]D;
  output [0:0]SR;
  output [7:0]\bus2ip_addr_reg_reg[9]_0 ;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output s_axi_bvalid;
  input [4:0]s_axi_wdata;
  input \rx_cfg_subclass_reg[1] ;
  input \rx_cfg_subclass_reg[0] ;
  input [9:0]rx_buffer_delay;
  input rx_cfg_early_release_reg;
  input [0:0]p_199_in;
  input disable_error_reporting;
  input rxstatus2_req_r;
  input src_in;
  input rxstatus_req_r;
  input rxstatus_req_tog_reg;
  input [31:0]Q;
  input [95:0]\IP2Bus_Data[2]_i_17 ;
  input [231:0]\IP2Bus_Data[28]_i_4 ;
  input [247:0]\IP2Bus_Data[7]_i_16 ;
  input [255:0]test_mf_count;
  input [31:0]out;
  input [255:0]test_err_count;
  input [31:0]\IP2Bus_Data[31]_i_7 ;
  input [255:0]test_ila_count;
  input [247:0]\IP2Bus_Data[16]_i_18 ;
  input [31:0]\IP2Bus_Data[31]_i_18 ;
  input [31:0]\IP2Bus_Data[31]_i_14 ;
  input [31:0]\IP2Bus_Data[31]_i_14_0 ;
  input [65:0]rx_buffer_adjust;
  input [31:0]\IP2Bus_Data[31]_i_3 ;
  input rx_cfg_sticky_reset_reg;
  input rx_cfg_reset_i;
  input scram_enable;
  input [1:0]p_213_in;
  input support_lane_sync;
  input p_1_in116_in;
  input p_1_in124_in;
  input p_1_in128_in;
  input p_1_in132_in;
  input IP2Bus_RdAck_rr;
  input dest_out;
  input rxstatus_ack_tog_r;
  input IP2Bus_RdAck_reg;
  input rxstatus2_ack_tog_r;
  input IP2Bus_RdAck_r;
  input \IP2Bus_Data[8]_i_30 ;
  input p_1_in96_in;
  input p_1_in100_in;
  input p_1_in104_in;
  input p_1_in108_in;
  input p_1_in120_in;
  input p_1_in136_in;
  input p_1_in140_in;
  input p_1_in144_in;
  input p_1_in148_in;
  input p_1_in152_in;
  input p_1_in112_in;
  input p_1_in372_in;
  input p_1_in368_in;
  input p_1_in364_in;
  input p_1_in360_in;
  input p_1_in356_in;
  input p_1_in352_in;
  input p_1_in348_in;
  input p_1_in340_in;
  input p_1_in336_in;
  input p_1_in332_in;
  input p_1_in328_in;
  input p_1_in324_in;
  input p_1_in320_in;
  input p_1_in316_in;
  input p_1_in308_in;
  input p_1_in304_in;
  input p_1_in300_in;
  input p_1_in296_in;
  input p_1_in292_in;
  input p_1_in288_in;
  input p_1_in284_in;
  input p_1_in276_in;
  input p_1_in272_in;
  input p_1_in268_in;
  input p_1_in264_in;
  input p_1_in260_in;
  input p_1_in256_in;
  input p_1_in252_in;
  input p_1_in244_in;
  input p_1_in240_in;
  input p_1_in236_in;
  input p_1_in232_in;
  input p_1_in228_in;
  input p_1_in224_in;
  input p_1_in220_in;
  input p_1_in212_in;
  input p_1_in208_in;
  input p_1_in204_in;
  input p_1_in200_in;
  input p_1_in196_in;
  input p_1_in192_in;
  input p_1_in188_in;
  input p_1_in180_in;
  input p_1_in176_in;
  input p_1_in172_in;
  input p_1_in168_in;
  input p_1_in164_in;
  input p_1_in160_in;
  input p_1_in156_in;
  input p_1_in158_in;
  input p_1_in162_in;
  input p_1_in166_in;
  input p_1_in170_in;
  input p_1_in174_in;
  input p_1_in178_in;
  input p_1_in190_in;
  input p_1_in194_in;
  input p_1_in198_in;
  input p_1_in202_in;
  input p_1_in206_in;
  input p_1_in210_in;
  input p_1_in222_in;
  input p_1_in226_in;
  input p_1_in230_in;
  input p_1_in234_in;
  input p_1_in238_in;
  input p_1_in242_in;
  input p_1_in254_in;
  input p_1_in258_in;
  input p_1_in262_in;
  input p_1_in266_in;
  input p_1_in270_in;
  input p_1_in274_in;
  input p_1_in286_in;
  input p_1_in290_in;
  input p_1_in294_in;
  input p_1_in298_in;
  input p_1_in302_in;
  input p_1_in306_in;
  input p_1_in318_in;
  input p_1_in322_in;
  input p_1_in326_in;
  input p_1_in330_in;
  input p_1_in334_in;
  input p_1_in338_in;
  input p_1_in350_in;
  input p_1_in354_in;
  input p_1_in358_in;
  input p_1_in362_in;
  input p_1_in366_in;
  input p_1_in370_in;
  input src_arst;
  input [4:0]\IP2Bus_Data[4]_i_18 ;
  input [26:0]\IP2Bus_Data_reg[31] ;
  input [3:0]\IP2Bus_Data[11]_i_23 ;
  input [7:0]\IP2Bus_Data[7]_i_7 ;
  input [4:0]\IP2Bus_Data[4]_i_42 ;
  input [11:0]\IP2Bus_Data[11]_i_23_0 ;
  input \IP2Bus_Data[0]_i_28 ;
  input \IP2Bus_Data[16]_i_41 ;
  input [31:0]\IP2Bus_Data[31]_i_9 ;
  input [31:0]\IP2Bus_Data[31]_i_2 ;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_aclk;
  input [2:0]s_axi_wstrb;
  input s_axi_wvalid;
  input IP2Bus_RdAck;
  input s_axi_aresetn;
  input s_axi_bready;
  input s_axi_rready;
  input [9:0]s_axi_awaddr;
  input [9:0]s_axi_araddr;
  input [31:0]\s_axi_rdata_reg_reg[31]_0 ;

  wire [11:10]Bus2IP_Addr;
  wire [1:0]Bus2IP_BE;
  wire [2:2]Bus2IP_BE__0;
  wire [31:0]D;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ;
  wire \DATA_PHASE_WDT.timeout_i ;
  wire [0:0]E;
  wire \FSM_sequential_access_cs[2]_i_3_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1_n_0 ;
  wire \GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1_n_0 ;
  wire \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1_n_0 ;
  wire \GEN_USE_WSTRB.bus2ip_be_reg_reg[0]_0 ;
  wire \IP2Bus_Data[0]_i_28 ;
  wire [3:0]\IP2Bus_Data[11]_i_23 ;
  wire [11:0]\IP2Bus_Data[11]_i_23_0 ;
  wire [247:0]\IP2Bus_Data[16]_i_18 ;
  wire \IP2Bus_Data[16]_i_41 ;
  wire [231:0]\IP2Bus_Data[28]_i_4 ;
  wire [95:0]\IP2Bus_Data[2]_i_17 ;
  wire [31:0]\IP2Bus_Data[31]_i_14 ;
  wire [31:0]\IP2Bus_Data[31]_i_14_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_18 ;
  wire [31:0]\IP2Bus_Data[31]_i_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_3 ;
  wire [31:0]\IP2Bus_Data[31]_i_7 ;
  wire [31:0]\IP2Bus_Data[31]_i_9 ;
  wire [4:0]\IP2Bus_Data[4]_i_18 ;
  wire [4:0]\IP2Bus_Data[4]_i_42 ;
  wire [247:0]\IP2Bus_Data[7]_i_16 ;
  wire [7:0]\IP2Bus_Data[7]_i_7 ;
  wire \IP2Bus_Data[8]_i_30 ;
  wire [26:0]\IP2Bus_Data_reg[31] ;
  wire IP2Bus_RdAck;
  wire IP2Bus_RdAck_r;
  wire IP2Bus_RdAck_reg;
  wire IP2Bus_RdAck_rr;
  wire IP2Bus_RdAck_rr_reg;
  wire I_DECODER_n_27;
  wire I_DECODER_n_28;
  wire I_DECODER_n_29;
  wire I_DECODER_n_30;
  wire I_DECODER_n_33;
  wire I_DECODER_n_34;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [2:0]access_cs;
  wire axi_avalid;
  wire axi_avalid_reg;
  wire [11:2]bus2ip_addr_i;
  wire \bus2ip_addr_reg[11]_i_3_n_0 ;
  wire \bus2ip_addr_reg_reg[10]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[10]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[10]_2 ;
  wire [0:0]\bus2ip_addr_reg_reg[10]_3 ;
  wire [1:0]\bus2ip_addr_reg_reg[10]_4 ;
  wire [7:0]\bus2ip_addr_reg_reg[9]_0 ;
  wire bus2ip_be_i;
  wire bus2ip_rnw_i;
  wire bus2ip_rnw_reg_reg_n_0;
  wire [1:0]chip_select;
  wire counter_en_reg;
  wire cs_ce_ld_enable_i;
  wire data_timeout;
  wire dest_out;
  wire disable_error_reporting;
  wire [31:0]out;
  wire [0:0]p_199_in;
  wire p_1_in100_in;
  wire p_1_in104_in;
  wire p_1_in108_in;
  wire p_1_in112_in;
  wire p_1_in116_in;
  wire p_1_in120_in;
  wire p_1_in124_in;
  wire p_1_in128_in;
  wire p_1_in132_in;
  wire p_1_in136_in;
  wire p_1_in140_in;
  wire p_1_in144_in;
  wire p_1_in148_in;
  wire p_1_in152_in;
  wire p_1_in156_in;
  wire p_1_in158_in;
  wire p_1_in160_in;
  wire p_1_in162_in;
  wire p_1_in164_in;
  wire p_1_in166_in;
  wire p_1_in168_in;
  wire p_1_in170_in;
  wire p_1_in172_in;
  wire p_1_in174_in;
  wire p_1_in176_in;
  wire p_1_in178_in;
  wire p_1_in180_in;
  wire p_1_in188_in;
  wire p_1_in190_in;
  wire p_1_in192_in;
  wire p_1_in194_in;
  wire p_1_in196_in;
  wire p_1_in198_in;
  wire p_1_in200_in;
  wire p_1_in202_in;
  wire p_1_in204_in;
  wire p_1_in206_in;
  wire p_1_in208_in;
  wire p_1_in210_in;
  wire p_1_in212_in;
  wire p_1_in220_in;
  wire p_1_in222_in;
  wire p_1_in224_in;
  wire p_1_in226_in;
  wire p_1_in228_in;
  wire p_1_in230_in;
  wire p_1_in232_in;
  wire p_1_in234_in;
  wire p_1_in236_in;
  wire p_1_in238_in;
  wire p_1_in240_in;
  wire p_1_in242_in;
  wire p_1_in244_in;
  wire p_1_in252_in;
  wire p_1_in254_in;
  wire p_1_in256_in;
  wire p_1_in258_in;
  wire p_1_in260_in;
  wire p_1_in262_in;
  wire p_1_in264_in;
  wire p_1_in266_in;
  wire p_1_in268_in;
  wire p_1_in270_in;
  wire p_1_in272_in;
  wire p_1_in274_in;
  wire p_1_in276_in;
  wire p_1_in284_in;
  wire p_1_in286_in;
  wire p_1_in288_in;
  wire p_1_in290_in;
  wire p_1_in292_in;
  wire p_1_in294_in;
  wire p_1_in296_in;
  wire p_1_in298_in;
  wire p_1_in300_in;
  wire p_1_in302_in;
  wire p_1_in304_in;
  wire p_1_in306_in;
  wire p_1_in308_in;
  wire p_1_in316_in;
  wire p_1_in318_in;
  wire p_1_in320_in;
  wire p_1_in322_in;
  wire p_1_in324_in;
  wire p_1_in326_in;
  wire p_1_in328_in;
  wire p_1_in330_in;
  wire p_1_in332_in;
  wire p_1_in334_in;
  wire p_1_in336_in;
  wire p_1_in338_in;
  wire p_1_in340_in;
  wire p_1_in348_in;
  wire p_1_in350_in;
  wire p_1_in352_in;
  wire p_1_in354_in;
  wire p_1_in356_in;
  wire p_1_in358_in;
  wire p_1_in360_in;
  wire p_1_in362_in;
  wire p_1_in364_in;
  wire p_1_in366_in;
  wire p_1_in368_in;
  wire p_1_in370_in;
  wire p_1_in372_in;
  wire p_1_in96_in;
  wire [1:0]p_213_in;
  wire [65:0]rx_buffer_adjust;
  wire [9:0]rx_buffer_delay;
  wire rx_cfg_early_release_reg;
  wire rx_cfg_reset_i;
  wire rx_cfg_sticky_reset_reg;
  wire \rx_cfg_subclass_reg[0] ;
  wire \rx_cfg_subclass_reg[1] ;
  wire rxstatus2_ack_tog_r;
  wire rxstatus2_req_r;
  wire rxstatus2_req_r_reg;
  wire rxstatus_ack_tog_r;
  wire rxstatus_req_r;
  wire rxstatus_req_r_reg;
  wire rxstatus_req_tog_reg;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arready_i;
  wire s_axi_arready_reg_i_2_n_0;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awready_i;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_bvalid_reg_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire s_axi_rdata_i;
  wire [31:0]s_axi_rdata_i1_in;
  wire [31:0]\s_axi_rdata_reg_reg[31]_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_reg_i_1_n_0;
  wire [4:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire \s_axi_wdata[0]_3 ;
  wire \s_axi_wdata[0]_4 ;
  wire \s_axi_wdata[16] ;
  wire \s_axi_wdata[1]_0 ;
  wire \s_axi_wdata[8] ;
  wire \s_axi_wdata[8]_0 ;
  wire \s_axi_wdata[8]_1 ;
  wire \s_axi_wdata[9] ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wdata_1_sn_1;
  wire s_axi_wready;
  wire s_axi_wready_i;
  wire [2:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire scram_enable;
  wire src_arst;
  wire src_in;
  wire support_lane_sync;
  wire [255:0]test_err_count;
  wire [255:0]test_ila_count;
  wire [255:0]test_mf_count;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  assign s_axi_wdata_1_sp_1 = s_axi_wdata_1_sn_1;
  jesd204_0_jesd204_0_counter_f \DATA_PHASE_WDT.I_DPTO_COUNTER 
       (.\DATA_PHASE_WDT.timeout_i (\DATA_PHASE_WDT.timeout_i ),
        .\FSM_sequential_access_cs_reg[1] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_1 ),
        .IP2Bus_RdAck(IP2Bus_RdAck),
        .access_cs(access_cs),
        .counter_en_reg(counter_en_reg),
        .cs_ce_ld_enable_i(cs_ce_ld_enable_i),
        .data_timeout(data_timeout),
        .icount_out0_carry_0(I_DECODER_n_34),
        .\icount_out_reg[6]_0 (I_DECODER_n_30),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_0(\DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ),
        .s_axi_wvalid(s_axi_wvalid));
  FDRE \DATA_PHASE_WDT.data_timeout_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\DATA_PHASE_WDT.timeout_i ),
        .Q(data_timeout),
        .R(SR));
  LUT6 #(
    .INIT(64'hCC00CCF0AAAAAAFF)) 
    \FSM_sequential_access_cs[2]_i_3 
       (.I0(data_timeout),
        .I1(s_axi_bready),
        .I2(s_axi_rready),
        .I3(access_cs[2]),
        .I4(access_cs[0]),
        .I5(access_cs[1]),
        .O(\FSM_sequential_access_cs[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_29),
        .Q(access_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_28),
        .Q(access_cs[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_27),
        .Q(access_cs[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0AACFFFF0AAC0000)) 
    \GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1 
       (.I0(s_axi_wstrb[0]),
        .I1(s_axi_arvalid),
        .I2(access_cs[1]),
        .I3(access_cs[2]),
        .I4(bus2ip_be_i),
        .I5(Bus2IP_BE[0]),
        .O(\GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0AACFFFF0AAC0000)) 
    \GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1 
       (.I0(s_axi_wstrb[1]),
        .I1(s_axi_arvalid),
        .I2(access_cs[1]),
        .I3(access_cs[2]),
        .I4(bus2ip_be_i),
        .I5(Bus2IP_BE[1]),
        .O(\GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0AACFFFF0AAC0000)) 
    \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1 
       (.I0(s_axi_wstrb[2]),
        .I1(s_axi_arvalid),
        .I2(access_cs[1]),
        .I3(access_cs[2]),
        .I4(bus2ip_be_i),
        .I5(Bus2IP_BE__0),
        .O(\GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000FC00A)) 
    \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_2 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(access_cs[1]),
        .I3(access_cs[0]),
        .I4(access_cs[2]),
        .O(bus2ip_be_i));
  FDSE \GEN_USE_WSTRB.bus2ip_be_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1_n_0 ),
        .Q(Bus2IP_BE[0]),
        .S(SR));
  FDSE \GEN_USE_WSTRB.bus2ip_be_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1_n_0 ),
        .Q(Bus2IP_BE[1]),
        .S(SR));
  FDSE \GEN_USE_WSTRB.bus2ip_be_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1_n_0 ),
        .Q(Bus2IP_BE__0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[25]_i_14 
       (.I0(Bus2IP_Addr[10]),
        .I1(Bus2IP_Addr[11]),
        .O(chip_select[1]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[31]_i_6 
       (.I0(Bus2IP_Addr[10]),
        .I1(Bus2IP_Addr[11]),
        .O(chip_select[0]));
  jesd204_0_jesd204_0_address_decoder I_DECODER
       (.Bus2IP_BE(Bus2IP_BE),
        .Bus2IP_BE__0(Bus2IP_BE__0),
        .D(D),
        .E(E),
        .\FSM_sequential_access_cs_reg[0] (I_DECODER_n_27),
        .\FSM_sequential_access_cs_reg[0]_0 (\FSM_sequential_access_cs[2]_i_3_n_0 ),
        .\FSM_sequential_access_cs_reg[2] (I_DECODER_n_29),
        .\FSM_sequential_access_cs_reg[2]_0 (I_DECODER_n_33),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 (bus2ip_rnw_reg_reg_n_0),
        .\GEN_USE_WSTRB.bus2ip_be_reg_reg[0] (\GEN_USE_WSTRB.bus2ip_be_reg_reg[0]_0 ),
        .\IP2Bus_Data[0]_i_28_0 (\IP2Bus_Data[0]_i_28 ),
        .\IP2Bus_Data[11]_i_23_0 (\IP2Bus_Data[11]_i_23 ),
        .\IP2Bus_Data[11]_i_23_1 (\IP2Bus_Data[11]_i_23_0 ),
        .\IP2Bus_Data[16]_i_18_0 (\IP2Bus_Data[16]_i_18 ),
        .\IP2Bus_Data[16]_i_41_0 (\IP2Bus_Data[16]_i_41 ),
        .\IP2Bus_Data[28]_i_4_0 (\IP2Bus_Data[28]_i_4 ),
        .\IP2Bus_Data[2]_i_17_0 (\IP2Bus_Data[2]_i_17 ),
        .\IP2Bus_Data[31]_i_14_0 (\IP2Bus_Data[31]_i_14 ),
        .\IP2Bus_Data[31]_i_14_1 (\IP2Bus_Data[31]_i_14_0 ),
        .\IP2Bus_Data[31]_i_18_0 (\IP2Bus_Data[31]_i_18 ),
        .\IP2Bus_Data[31]_i_2_0 (\IP2Bus_Data[31]_i_2 ),
        .\IP2Bus_Data[31]_i_3_0 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data[31]_i_7_0 (\IP2Bus_Data[31]_i_7 ),
        .\IP2Bus_Data[31]_i_9_0 (\IP2Bus_Data[31]_i_9 ),
        .\IP2Bus_Data[4]_i_18_0 (\IP2Bus_Data[4]_i_18 ),
        .\IP2Bus_Data[4]_i_42_0 (\IP2Bus_Data[4]_i_42 ),
        .\IP2Bus_Data[7]_i_16_0 (\IP2Bus_Data[7]_i_16 ),
        .\IP2Bus_Data[7]_i_7_0 (\IP2Bus_Data[7]_i_7 ),
        .\IP2Bus_Data[8]_i_30_0 (\IP2Bus_Data[8]_i_30 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .IP2Bus_RdAck(IP2Bus_RdAck),
        .IP2Bus_RdAck_r(IP2Bus_RdAck_r),
        .IP2Bus_RdAck_reg(IP2Bus_RdAck_reg),
        .IP2Bus_RdAck_rr(IP2Bus_RdAck_rr),
        .IP2Bus_RdAck_rr_reg(IP2Bus_RdAck_rr_reg),
        .Q(Q),
        .access_cs(access_cs),
        .axi_avalid_reg(axi_avalid_reg),
        .\bus2ip_addr_reg_reg[10] (\bus2ip_addr_reg_reg[10]_0 ),
        .\bus2ip_addr_reg_reg[10]_0 (\bus2ip_addr_reg_reg[10]_1 ),
        .\bus2ip_addr_reg_reg[10]_1 (\bus2ip_addr_reg_reg[10]_2 ),
        .\bus2ip_addr_reg_reg[10]_2 (\bus2ip_addr_reg_reg[10]_3 ),
        .\bus2ip_addr_reg_reg[10]_3 (\bus2ip_addr_reg_reg[10]_4 ),
        .chip_select(chip_select),
        .counter_en_reg(counter_en_reg),
        .counter_en_reg_reg(I_DECODER_n_30),
        .counter_en_reg_reg_0(I_DECODER_n_34),
        .cs_ce_ld_enable_i(cs_ce_ld_enable_i),
        .data_timeout(data_timeout),
        .dest_out(dest_out),
        .disable_error_reporting(disable_error_reporting),
        .icount_out0_carry_i_6_0(\DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ),
        .out(out),
        .p_199_in(p_199_in),
        .p_1_in100_in(p_1_in100_in),
        .p_1_in104_in(p_1_in104_in),
        .p_1_in108_in(p_1_in108_in),
        .p_1_in112_in(p_1_in112_in),
        .p_1_in116_in(p_1_in116_in),
        .p_1_in120_in(p_1_in120_in),
        .p_1_in124_in(p_1_in124_in),
        .p_1_in128_in(p_1_in128_in),
        .p_1_in132_in(p_1_in132_in),
        .p_1_in136_in(p_1_in136_in),
        .p_1_in140_in(p_1_in140_in),
        .p_1_in144_in(p_1_in144_in),
        .p_1_in148_in(p_1_in148_in),
        .p_1_in152_in(p_1_in152_in),
        .p_1_in156_in(p_1_in156_in),
        .p_1_in158_in(p_1_in158_in),
        .p_1_in160_in(p_1_in160_in),
        .p_1_in162_in(p_1_in162_in),
        .p_1_in164_in(p_1_in164_in),
        .p_1_in166_in(p_1_in166_in),
        .p_1_in168_in(p_1_in168_in),
        .p_1_in170_in(p_1_in170_in),
        .p_1_in172_in(p_1_in172_in),
        .p_1_in174_in(p_1_in174_in),
        .p_1_in176_in(p_1_in176_in),
        .p_1_in178_in(p_1_in178_in),
        .p_1_in180_in(p_1_in180_in),
        .p_1_in188_in(p_1_in188_in),
        .p_1_in190_in(p_1_in190_in),
        .p_1_in192_in(p_1_in192_in),
        .p_1_in194_in(p_1_in194_in),
        .p_1_in196_in(p_1_in196_in),
        .p_1_in198_in(p_1_in198_in),
        .p_1_in200_in(p_1_in200_in),
        .p_1_in202_in(p_1_in202_in),
        .p_1_in204_in(p_1_in204_in),
        .p_1_in206_in(p_1_in206_in),
        .p_1_in208_in(p_1_in208_in),
        .p_1_in210_in(p_1_in210_in),
        .p_1_in212_in(p_1_in212_in),
        .p_1_in220_in(p_1_in220_in),
        .p_1_in222_in(p_1_in222_in),
        .p_1_in224_in(p_1_in224_in),
        .p_1_in226_in(p_1_in226_in),
        .p_1_in228_in(p_1_in228_in),
        .p_1_in230_in(p_1_in230_in),
        .p_1_in232_in(p_1_in232_in),
        .p_1_in234_in(p_1_in234_in),
        .p_1_in236_in(p_1_in236_in),
        .p_1_in238_in(p_1_in238_in),
        .p_1_in240_in(p_1_in240_in),
        .p_1_in242_in(p_1_in242_in),
        .p_1_in244_in(p_1_in244_in),
        .p_1_in252_in(p_1_in252_in),
        .p_1_in254_in(p_1_in254_in),
        .p_1_in256_in(p_1_in256_in),
        .p_1_in258_in(p_1_in258_in),
        .p_1_in260_in(p_1_in260_in),
        .p_1_in262_in(p_1_in262_in),
        .p_1_in264_in(p_1_in264_in),
        .p_1_in266_in(p_1_in266_in),
        .p_1_in268_in(p_1_in268_in),
        .p_1_in270_in(p_1_in270_in),
        .p_1_in272_in(p_1_in272_in),
        .p_1_in274_in(p_1_in274_in),
        .p_1_in276_in(p_1_in276_in),
        .p_1_in284_in(p_1_in284_in),
        .p_1_in286_in(p_1_in286_in),
        .p_1_in288_in(p_1_in288_in),
        .p_1_in290_in(p_1_in290_in),
        .p_1_in292_in(p_1_in292_in),
        .p_1_in294_in(p_1_in294_in),
        .p_1_in296_in(p_1_in296_in),
        .p_1_in298_in(p_1_in298_in),
        .p_1_in300_in(p_1_in300_in),
        .p_1_in302_in(p_1_in302_in),
        .p_1_in304_in(p_1_in304_in),
        .p_1_in306_in(p_1_in306_in),
        .p_1_in308_in(p_1_in308_in),
        .p_1_in316_in(p_1_in316_in),
        .p_1_in318_in(p_1_in318_in),
        .p_1_in320_in(p_1_in320_in),
        .p_1_in322_in(p_1_in322_in),
        .p_1_in324_in(p_1_in324_in),
        .p_1_in326_in(p_1_in326_in),
        .p_1_in328_in(p_1_in328_in),
        .p_1_in330_in(p_1_in330_in),
        .p_1_in332_in(p_1_in332_in),
        .p_1_in334_in(p_1_in334_in),
        .p_1_in336_in(p_1_in336_in),
        .p_1_in338_in(p_1_in338_in),
        .p_1_in340_in(p_1_in340_in),
        .p_1_in348_in(p_1_in348_in),
        .p_1_in350_in(p_1_in350_in),
        .p_1_in352_in(p_1_in352_in),
        .p_1_in354_in(p_1_in354_in),
        .p_1_in356_in(p_1_in356_in),
        .p_1_in358_in(p_1_in358_in),
        .p_1_in360_in(p_1_in360_in),
        .p_1_in362_in(p_1_in362_in),
        .p_1_in364_in(p_1_in364_in),
        .p_1_in366_in(p_1_in366_in),
        .p_1_in368_in(p_1_in368_in),
        .p_1_in370_in(p_1_in370_in),
        .p_1_in372_in(p_1_in372_in),
        .p_1_in96_in(p_1_in96_in),
        .p_213_in(p_213_in),
        .rx_buffer_adjust(rx_buffer_adjust),
        .rx_buffer_delay(rx_buffer_delay),
        .rx_cfg_early_release_reg(rx_cfg_early_release_reg),
        .rx_cfg_reset_i(rx_cfg_reset_i),
        .rx_cfg_sticky_reset_reg(rx_cfg_sticky_reset_reg),
        .\rx_cfg_subclass_reg[0] (\rx_cfg_subclass_reg[0] ),
        .\rx_cfg_subclass_reg[1] (\rx_cfg_subclass_reg[1] ),
        .rxstatus2_ack_tog_r(rxstatus2_ack_tog_r),
        .rxstatus2_req_r(rxstatus2_req_r),
        .rxstatus2_req_r_reg(rxstatus2_req_r_reg),
        .rxstatus2_req_r_reg_0(Bus2IP_Addr),
        .rxstatus_ack_tog_r(rxstatus_ack_tog_r),
        .rxstatus_req_r(rxstatus_req_r),
        .rxstatus_req_r_reg(rxstatus_req_r_reg),
        .rxstatus_req_tog_reg(rxstatus_req_tog_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awready_i(s_axi_awready_i),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_0(I_DECODER_n_28),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .\s_axi_wdata[0]_3 (\s_axi_wdata[0]_3 ),
        .\s_axi_wdata[0]_4 (\s_axi_wdata[0]_4 ),
        .\s_axi_wdata[16] (\s_axi_wdata[16] ),
        .\s_axi_wdata[1]_0 (\s_axi_wdata[1]_0 ),
        .\s_axi_wdata[8] (\s_axi_wdata[8] ),
        .\s_axi_wdata[8]_0 (\s_axi_wdata[8]_0 ),
        .\s_axi_wdata[8]_1 (\s_axi_wdata[8]_1 ),
        .\s_axi_wdata[9] (\s_axi_wdata[9] ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wdata_1_sp_1(s_axi_wdata_1_sn_1),
        .s_axi_wready_i(s_axi_wready_i),
        .s_axi_wvalid(s_axi_wvalid),
        .scram_enable(scram_enable),
        .src_arst(src_arst),
        .src_in(src_in),
        .support_lane_sync(support_lane_sync),
        .test_err_count(test_err_count),
        .test_ila_count(test_ila_count),
        .test_mf_count(test_mf_count));
  LUT6 #(
    .INIT(64'hCCCCFCCCFCCCCFCE)) 
    axi_avalid_reg_i_1
       (.I0(s_axi_awvalid),
        .I1(cs_ce_ld_enable_i),
        .I2(access_cs[0]),
        .I3(axi_avalid_reg),
        .I4(access_cs[2]),
        .I5(access_cs[1]),
        .O(axi_avalid));
  FDRE axi_avalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_avalid),
        .Q(axi_avalid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[10]_i_1 
       (.I0(s_axi_awready_i),
        .I1(s_axi_awaddr[8]),
        .I2(I_DECODER_n_33),
        .I3(s_axi_araddr[8]),
        .I4(Bus2IP_Addr[10]),
        .I5(\bus2ip_addr_reg[11]_i_3_n_0 ),
        .O(bus2ip_addr_i[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[11]_i_1 
       (.I0(s_axi_awready_i),
        .I1(s_axi_awaddr[9]),
        .I2(I_DECODER_n_33),
        .I3(s_axi_araddr[9]),
        .I4(Bus2IP_Addr[11]),
        .I5(\bus2ip_addr_reg[11]_i_3_n_0 ),
        .O(bus2ip_addr_i[11]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h55FFFFAB)) 
    \bus2ip_addr_reg[11]_i_3 
       (.I0(access_cs[2]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .O(\bus2ip_addr_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[2]_i_1 
       (.I0(s_axi_awready_i),
        .I1(s_axi_awaddr[0]),
        .I2(I_DECODER_n_33),
        .I3(s_axi_araddr[0]),
        .I4(\bus2ip_addr_reg_reg[9]_0 [0]),
        .I5(\bus2ip_addr_reg[11]_i_3_n_0 ),
        .O(bus2ip_addr_i[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[3]_i_1 
       (.I0(s_axi_awready_i),
        .I1(s_axi_awaddr[1]),
        .I2(I_DECODER_n_33),
        .I3(s_axi_araddr[1]),
        .I4(\bus2ip_addr_reg_reg[9]_0 [1]),
        .I5(\bus2ip_addr_reg[11]_i_3_n_0 ),
        .O(bus2ip_addr_i[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[4]_i_1 
       (.I0(s_axi_awready_i),
        .I1(s_axi_awaddr[2]),
        .I2(I_DECODER_n_33),
        .I3(s_axi_araddr[2]),
        .I4(\bus2ip_addr_reg_reg[9]_0 [2]),
        .I5(\bus2ip_addr_reg[11]_i_3_n_0 ),
        .O(bus2ip_addr_i[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[5]_i_1 
       (.I0(s_axi_awready_i),
        .I1(s_axi_awaddr[3]),
        .I2(I_DECODER_n_33),
        .I3(s_axi_araddr[3]),
        .I4(\bus2ip_addr_reg_reg[9]_0 [3]),
        .I5(\bus2ip_addr_reg[11]_i_3_n_0 ),
        .O(bus2ip_addr_i[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[6]_i_1 
       (.I0(s_axi_awready_i),
        .I1(s_axi_awaddr[4]),
        .I2(I_DECODER_n_33),
        .I3(s_axi_araddr[4]),
        .I4(\bus2ip_addr_reg_reg[9]_0 [4]),
        .I5(\bus2ip_addr_reg[11]_i_3_n_0 ),
        .O(bus2ip_addr_i[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[7]_i_1 
       (.I0(s_axi_awready_i),
        .I1(s_axi_awaddr[5]),
        .I2(I_DECODER_n_33),
        .I3(s_axi_araddr[5]),
        .I4(\bus2ip_addr_reg_reg[9]_0 [5]),
        .I5(\bus2ip_addr_reg[11]_i_3_n_0 ),
        .O(bus2ip_addr_i[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[8]_i_1 
       (.I0(s_axi_awready_i),
        .I1(s_axi_awaddr[6]),
        .I2(I_DECODER_n_33),
        .I3(s_axi_araddr[6]),
        .I4(\bus2ip_addr_reg_reg[9]_0 [6]),
        .I5(\bus2ip_addr_reg[11]_i_3_n_0 ),
        .O(bus2ip_addr_i[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \bus2ip_addr_reg[9]_i_1 
       (.I0(s_axi_awready_i),
        .I1(s_axi_awaddr[7]),
        .I2(I_DECODER_n_33),
        .I3(s_axi_araddr[7]),
        .I4(\bus2ip_addr_reg_reg[9]_0 [7]),
        .I5(\bus2ip_addr_reg[11]_i_3_n_0 ),
        .O(bus2ip_addr_i[9]));
  FDRE \bus2ip_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[10]),
        .Q(Bus2IP_Addr[10]),
        .R(SR));
  FDRE \bus2ip_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[11]),
        .Q(Bus2IP_Addr[11]),
        .R(SR));
  FDRE \bus2ip_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[2]),
        .Q(\bus2ip_addr_reg_reg[9]_0 [0]),
        .R(SR));
  FDRE \bus2ip_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[3]),
        .Q(\bus2ip_addr_reg_reg[9]_0 [1]),
        .R(SR));
  FDRE \bus2ip_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[4]),
        .Q(\bus2ip_addr_reg_reg[9]_0 [2]),
        .R(SR));
  FDRE \bus2ip_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[5]),
        .Q(\bus2ip_addr_reg_reg[9]_0 [3]),
        .R(SR));
  FDRE \bus2ip_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[6]),
        .Q(\bus2ip_addr_reg_reg[9]_0 [4]),
        .R(SR));
  FDRE \bus2ip_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[7]),
        .Q(\bus2ip_addr_reg_reg[9]_0 [5]),
        .R(SR));
  FDRE \bus2ip_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[8]),
        .Q(\bus2ip_addr_reg_reg[9]_0 [6]),
        .R(SR));
  FDRE \bus2ip_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[9]),
        .Q(\bus2ip_addr_reg_reg[9]_0 [7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h7F7E7F7F01000100)) 
    bus2ip_rnw_reg_i_1
       (.I0(access_cs[2]),
        .I1(access_cs[0]),
        .I2(access_cs[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awvalid),
        .I5(bus2ip_rnw_reg_reg_n_0),
        .O(bus2ip_rnw_i));
  FDRE bus2ip_rnw_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_rnw_i),
        .Q(bus2ip_rnw_reg_reg_n_0),
        .R(SR));
  FDRE counter_en_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_30),
        .Q(counter_en_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h00AF000C00A0000C)) 
    s_axi_arready_reg_i_1
       (.I0(s_axi_bready),
        .I1(s_axi_arready_reg_i_2_n_0),
        .I2(access_cs[2]),
        .I3(access_cs[0]),
        .I4(access_cs[1]),
        .I5(s_axi_rready),
        .O(s_axi_arready_i));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_arready_reg_i_2
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .O(s_axi_arready_reg_i_2_n_0));
  FDRE s_axi_arready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_arready_i),
        .Q(s_axi_arready),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_awready_reg_i_1
       (.I0(s_axi_aresetn),
        .O(SR));
  FDRE s_axi_awready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_awready_i),
        .Q(s_axi_awready),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7FF00C0)) 
    s_axi_bvalid_reg_i_1
       (.I0(s_axi_bready),
        .I1(access_cs[2]),
        .I2(access_cs[0]),
        .I3(access_cs[1]),
        .I4(s_axi_bvalid),
        .O(s_axi_bvalid_reg_i_1_n_0));
  FDRE s_axi_bvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_reg_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[0]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [0]),
        .O(s_axi_rdata_i1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[10]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [10]),
        .O(s_axi_rdata_i1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[11]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [11]),
        .O(s_axi_rdata_i1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[12]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [12]),
        .O(s_axi_rdata_i1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[13]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [13]),
        .O(s_axi_rdata_i1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[14]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [14]),
        .O(s_axi_rdata_i1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[15]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [15]),
        .O(s_axi_rdata_i1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[16]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [16]),
        .O(s_axi_rdata_i1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[17]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [17]),
        .O(s_axi_rdata_i1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[18]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [18]),
        .O(s_axi_rdata_i1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[19]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [19]),
        .O(s_axi_rdata_i1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[1]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [1]),
        .O(s_axi_rdata_i1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[20]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [20]),
        .O(s_axi_rdata_i1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[21]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [21]),
        .O(s_axi_rdata_i1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[22]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [22]),
        .O(s_axi_rdata_i1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[23]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [23]),
        .O(s_axi_rdata_i1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[24]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [24]),
        .O(s_axi_rdata_i1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[25]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [25]),
        .O(s_axi_rdata_i1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[26]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [26]),
        .O(s_axi_rdata_i1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[27]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [27]),
        .O(s_axi_rdata_i1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[28]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [28]),
        .O(s_axi_rdata_i1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[29]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [29]),
        .O(s_axi_rdata_i1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[2]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [2]),
        .O(s_axi_rdata_i1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[30]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [30]),
        .O(s_axi_rdata_i1_in[30]));
  LUT6 #(
    .INIT(64'h0202020230303000)) 
    \s_axi_rdata_reg[31]_i_1 
       (.I0(s_axi_rready),
        .I1(access_cs[2]),
        .I2(access_cs[0]),
        .I3(IP2Bus_RdAck),
        .I4(data_timeout),
        .I5(access_cs[1]),
        .O(s_axi_rdata_i));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[31]_i_2 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [31]),
        .O(s_axi_rdata_i1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[3]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [3]),
        .O(s_axi_rdata_i1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[4]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [4]),
        .O(s_axi_rdata_i1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[5]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [5]),
        .O(s_axi_rdata_i1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[6]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [6]),
        .O(s_axi_rdata_i1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[7]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [7]),
        .O(s_axi_rdata_i1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[8]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [8]),
        .O(s_axi_rdata_i1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_rdata_reg[9]_i_1 
       (.I0(data_timeout),
        .I1(access_cs[1]),
        .I2(\s_axi_rdata_reg_reg[31]_0 [9]),
        .O(s_axi_rdata_i1_in[9]));
  FDRE \s_axi_rdata_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[10]),
        .Q(s_axi_rdata[10]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[11]),
        .Q(s_axi_rdata[11]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[12]),
        .Q(s_axi_rdata[12]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[13]),
        .Q(s_axi_rdata[13]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[14]),
        .Q(s_axi_rdata[14]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[15]),
        .Q(s_axi_rdata[15]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[16]),
        .Q(s_axi_rdata[16]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[17]),
        .Q(s_axi_rdata[17]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[18]),
        .Q(s_axi_rdata[18]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[19]),
        .Q(s_axi_rdata[19]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[20]),
        .Q(s_axi_rdata[20]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[21]),
        .Q(s_axi_rdata[21]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[22]),
        .Q(s_axi_rdata[22]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[23]),
        .Q(s_axi_rdata[23]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[24]),
        .Q(s_axi_rdata[24]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[25]),
        .Q(s_axi_rdata[25]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[26]),
        .Q(s_axi_rdata[26]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[27]),
        .Q(s_axi_rdata[27]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[28]),
        .Q(s_axi_rdata[28]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[29]),
        .Q(s_axi_rdata[29]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[30]),
        .Q(s_axi_rdata[30]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[31]),
        .Q(s_axi_rdata[31]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[4]),
        .Q(s_axi_rdata[4]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[5]),
        .Q(s_axi_rdata[5]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[6]),
        .Q(s_axi_rdata[6]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[7]),
        .Q(s_axi_rdata[7]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[8]),
        .Q(s_axi_rdata[8]),
        .R(SR));
  FDRE \s_axi_rdata_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[9]),
        .Q(s_axi_rdata[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h0E)) 
    s_axi_rvalid_reg_i_1
       (.I0(IP2Bus_RdAck),
        .I1(data_timeout),
        .I2(access_cs[1]),
        .O(s_axi_rvalid_reg_i_1_n_0));
  FDRE s_axi_rvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rvalid_reg_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(SR));
  FDRE s_axi_wready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wready_i),
        .Q(s_axi_wready),
        .R(SR));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module jesd204_0_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [4:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[3]),
        .PRE(src_arst),
        .Q(arststages_ff[4]));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module jesd204_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module jesd204_0_xpm_cdc_single__10
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module jesd204_0_xpm_cdc_single__11
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module jesd204_0_xpm_cdc_single__12
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module jesd204_0_xpm_cdc_single__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module jesd204_0_xpm_cdc_single__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module jesd204_0_xpm_cdc_single__9
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_buf_32" *) 
module jesd204_0_jesd204_v7_2_4_buf_32
   (first_val,
    rxdataout,
    Q,
    frame_error,
    \fil_lvl_reg[7]_0 ,
    ovr_reg_0,
    buf_rst,
    first_val_reg_0,
    clk,
    read,
    \rx_tdata[247] ,
    \rx_tdata[247]_0 ,
    \rx_frame_error[30] ,
    fil_lvl1,
    SR,
    E,
    desc_data,
    \dout_reg[33] ,
    RAM_reg_192_255_33_35);
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [7:0]\fil_lvl_reg[7]_0 ;
  output [0:0]ovr_reg_0;
  input buf_rst;
  input first_val_reg_0;
  input clk;
  input read;
  input [7:0]\rx_tdata[247] ;
  input [1:0]\rx_tdata[247]_0 ;
  input [0:0]\rx_frame_error[30] ;
  input fil_lvl1;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]desc_data;
  input [3:0]\dout_reg[33] ;
  input RAM_reg_192_255_33_35;

  wire [0:0]E;
  wire [35:0]Q;
  wire RAM_reg_192_255_33_35;
  wire [0:0]SR;
  wire buf_rst;
  wire clk;
  wire [31:0]desc_data;
  wire [3:0]\dout_reg[33] ;
  wire fil_lvl1;
  wire \fil_lvl[7]_i_3__6_n_0 ;
  wire [7:0]\fil_lvl_reg[7]_0 ;
  wire first_val;
  wire first_val_reg_0;
  wire [1:0]frame_error;
  wire ovr_i_1__6_n_0;
  wire ovr_i_2__6_n_0;
  wire ovr_i_3__6_n_0;
  wire [0:0]ovr_reg_0;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire [7:0]rd_addr;
  wire \rd_addr[7]_i_1__6_n_0 ;
  wire \rd_addr[7]_i_3__6_n_0 ;
  wire read;
  wire [0:0]\rx_frame_error[30] ;
  wire [7:0]\rx_tdata[247] ;
  wire [1:0]\rx_tdata[247]_0 ;
  wire [15:0]rxdataout;
  wire [7:0]wr_addr;
  wire \wr_addr[2]_i_1__6_n_0 ;
  wire \wr_addr[7]_i_3__6_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \fil_lvl[0]_i_1__6 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[1]_i_1__6 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[2]_i_1__6 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fil_lvl[3]_i_1__6 
       (.I0(\fil_lvl_reg[7]_0 [1]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fil_lvl[4]_i_1__6 
       (.I0(\fil_lvl_reg[7]_0 [2]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fil_lvl[5]_i_1__6 
       (.I0(\fil_lvl_reg[7]_0 [3]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [0]),
        .I3(\fil_lvl_reg[7]_0 [2]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .I5(\fil_lvl_reg[7]_0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[6]_i_1__6 
       (.I0(\fil_lvl[7]_i_3__6_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[7]_i_2__6 
       (.I0(\fil_lvl[7]_i_3__6_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .I2(\fil_lvl_reg[7]_0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fil_lvl[7]_i_3__6 
       (.I0(\fil_lvl_reg[7]_0 [5]),
        .I1(\fil_lvl_reg[7]_0 [3]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [0]),
        .I4(\fil_lvl_reg[7]_0 [2]),
        .I5(\fil_lvl_reg[7]_0 [4]),
        .O(\fil_lvl[7]_i_3__6_n_0 ));
  FDRE \fil_lvl_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(\fil_lvl_reg[7]_0 [0]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(\fil_lvl_reg[7]_0 [1]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(\fil_lvl_reg[7]_0 [2]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(\fil_lvl_reg[7]_0 [3]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(\fil_lvl_reg[7]_0 [4]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[5]),
        .Q(\fil_lvl_reg[7]_0 [5]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[6]),
        .Q(\fil_lvl_reg[7]_0 [6]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[7]),
        .Q(\fil_lvl_reg[7]_0 [7]),
        .R(buf_rst));
  FDRE first_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(first_val_reg_0),
        .Q(first_val),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    ovr_i_1__6
       (.I0(wr_addr[2]),
        .I1(wr_addr[3]),
        .I2(ovr_i_2__6_n_0),
        .I3(ovr_i_3__6_n_0),
        .I4(fil_lvl1),
        .I5(ovr_reg_0),
        .O(ovr_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ovr_i_2__6
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(ovr_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ovr_i_3__6
       (.I0(wr_addr[5]),
        .I1(wr_addr[4]),
        .I2(wr_addr[7]),
        .I3(wr_addr[6]),
        .O(ovr_i_3__6_n_0));
  FDRE ovr_reg
       (.C(clk),
        .CE(1'b1),
        .D(ovr_i_1__6_n_0),
        .Q(ovr_reg_0),
        .R(buf_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1__6 
       (.I0(rd_addr[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1__6 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1__6 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .I2(rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1__6 
       (.I0(rd_addr[1]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(rd_addr[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_1__6 
       (.I0(rd_addr[2]),
        .I1(rd_addr[0]),
        .I2(rd_addr[1]),
        .I3(rd_addr[3]),
        .I4(rd_addr[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rd_addr[5]_i_1__6 
       (.I0(rd_addr[3]),
        .I1(rd_addr[1]),
        .I2(rd_addr[0]),
        .I3(rd_addr[2]),
        .I4(rd_addr[4]),
        .I5(rd_addr[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1__6 
       (.I0(\rd_addr[7]_i_3__6_n_0 ),
        .I1(rd_addr[6]),
        .O(p_0_in__1[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \rd_addr[7]_i_1__6 
       (.I0(buf_rst),
        .I1(read),
        .O(\rd_addr[7]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[7]_i_2__6 
       (.I0(\rd_addr[7]_i_3__6_n_0 ),
        .I1(rd_addr[6]),
        .I2(rd_addr[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_3__6 
       (.I0(rd_addr[5]),
        .I1(rd_addr[3]),
        .I2(rd_addr[1]),
        .I3(rd_addr[0]),
        .I4(rd_addr[2]),
        .I5(rd_addr[4]),
        .O(\rd_addr[7]_i_3__6_n_0 ));
  FDRE \rd_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr[0]),
        .R(\rd_addr[7]_i_1__6_n_0 ));
  FDRE \rd_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr[1]),
        .R(\rd_addr[7]_i_1__6_n_0 ));
  FDRE \rd_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr[2]),
        .R(\rd_addr[7]_i_1__6_n_0 ));
  FDRE \rd_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr[3]),
        .R(\rd_addr[7]_i_1__6_n_0 ));
  FDRE \rd_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr[4]),
        .R(\rd_addr[7]_i_1__6_n_0 ));
  FDRE \rd_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr[5]),
        .R(\rd_addr[7]_i_1__6_n_0 ));
  FDRE \rd_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr[6]),
        .R(\rd_addr[7]_i_1__6_n_0 ));
  FDRE \rd_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr[7]),
        .R(\rd_addr[7]_i_1__6_n_0 ));
  jesd204_0_jesd204_v7_2_4_rx_mem_dist_32 rx_mem_dist_c
       (.Q(Q),
        .RAM_reg_192_255_33_35_0(wr_addr),
        .RAM_reg_192_255_33_35_1(RAM_reg_192_255_33_35),
        .clk(clk),
        .din({\dout_reg[33] ,desc_data}),
        .\dout_reg[0]_0 (rd_addr),
        .frame_error(frame_error),
        .\rx_frame_error[30] (\rx_frame_error[30] ),
        .\rx_tdata[247] (\rx_tdata[247] ),
        .\rx_tdata[247]_0 (\rx_tdata[247]_0 ),
        .rxdataout(rxdataout));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1__6 
       (.I0(wr_addr[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1__6 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1__6 
       (.I0(wr_addr[1]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .O(\wr_addr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1__6 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .I2(wr_addr[2]),
        .I3(wr_addr[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1__6 
       (.I0(wr_addr[2]),
        .I1(wr_addr[1]),
        .I2(wr_addr[0]),
        .I3(wr_addr[3]),
        .I4(wr_addr[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1__6 
       (.I0(wr_addr[3]),
        .I1(wr_addr[0]),
        .I2(wr_addr[1]),
        .I3(wr_addr[2]),
        .I4(wr_addr[4]),
        .I5(wr_addr[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_addr[6]_i_1__6 
       (.I0(wr_addr[4]),
        .I1(wr_addr[2]),
        .I2(ovr_i_2__6_n_0),
        .I3(wr_addr[3]),
        .I4(wr_addr[5]),
        .I5(wr_addr[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[7]_i_2__6 
       (.I0(\wr_addr[7]_i_3__6_n_0 ),
        .I1(wr_addr[6]),
        .I2(wr_addr[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_addr[7]_i_3__6 
       (.I0(wr_addr[5]),
        .I1(wr_addr[3]),
        .I2(wr_addr[0]),
        .I3(wr_addr[1]),
        .I4(wr_addr[2]),
        .I5(wr_addr[4]),
        .O(\wr_addr[7]_i_3__6_n_0 ));
  FDRE \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(wr_addr[0]),
        .R(SR));
  FDRE \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(wr_addr[1]),
        .R(SR));
  FDRE \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wr_addr[2]_i_1__6_n_0 ),
        .Q(wr_addr[2]),
        .R(SR));
  FDRE \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(wr_addr[3]),
        .R(SR));
  FDRE \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(wr_addr[4]),
        .R(SR));
  FDRE \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(wr_addr[5]),
        .R(SR));
  FDRE \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(wr_addr[6]),
        .R(SR));
  FDRE \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(wr_addr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_buf_32" *) 
module jesd204_0_jesd204_v7_2_4_buf_32_16
   (first_val,
    rxdataout,
    Q,
    frame_error,
    \fil_lvl_reg[7]_0 ,
    ovr_reg_0,
    buf_rst,
    first_val_reg_0,
    clk,
    read,
    \rx_tdata[215] ,
    \rx_tdata[215]_0 ,
    \rx_frame_error[26] ,
    \stat[29]_i_2 ,
    fil_lvl1,
    SR,
    E,
    desc_data,
    \dout_reg[33] ,
    RAM_reg_192_255_33_35);
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [7:0]\fil_lvl_reg[7]_0 ;
  output ovr_reg_0;
  input buf_rst;
  input first_val_reg_0;
  input clk;
  input read;
  input [7:0]\rx_tdata[215] ;
  input [1:0]\rx_tdata[215]_0 ;
  input [0:0]\rx_frame_error[26] ;
  input [2:0]\stat[29]_i_2 ;
  input fil_lvl1;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]desc_data;
  input [3:0]\dout_reg[33] ;
  input RAM_reg_192_255_33_35;

  wire [0:0]E;
  wire [35:0]Q;
  wire RAM_reg_192_255_33_35;
  wire [0:0]SR;
  wire buf_rst;
  wire clk;
  wire [31:0]desc_data;
  wire [3:0]\dout_reg[33] ;
  wire fil_lvl1;
  wire \fil_lvl[7]_i_3__5_n_0 ;
  wire [7:0]\fil_lvl_reg[7]_0 ;
  wire first_val;
  wire first_val_reg_0;
  wire [1:0]frame_error;
  wire [6:6]lane_buf_ovr;
  wire ovr_i_1__5_n_0;
  wire ovr_i_2__5_n_0;
  wire ovr_i_3__5_n_0;
  wire ovr_reg_0;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire [7:0]rd_addr;
  wire \rd_addr[7]_i_1__5_n_0 ;
  wire \rd_addr[7]_i_3__5_n_0 ;
  wire read;
  wire [0:0]\rx_frame_error[26] ;
  wire [7:0]\rx_tdata[215] ;
  wire [1:0]\rx_tdata[215]_0 ;
  wire [15:0]rxdataout;
  wire [2:0]\stat[29]_i_2 ;
  wire [7:0]wr_addr;
  wire \wr_addr[2]_i_1__5_n_0 ;
  wire \wr_addr[7]_i_3__5_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \fil_lvl[0]_i_1__5 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[1]_i_1__5 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[2]_i_1__5 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fil_lvl[3]_i_1__5 
       (.I0(\fil_lvl_reg[7]_0 [1]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fil_lvl[4]_i_1__5 
       (.I0(\fil_lvl_reg[7]_0 [2]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fil_lvl[5]_i_1__5 
       (.I0(\fil_lvl_reg[7]_0 [3]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [0]),
        .I3(\fil_lvl_reg[7]_0 [2]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .I5(\fil_lvl_reg[7]_0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[6]_i_1__5 
       (.I0(\fil_lvl[7]_i_3__5_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[7]_i_2__5 
       (.I0(\fil_lvl[7]_i_3__5_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .I2(\fil_lvl_reg[7]_0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fil_lvl[7]_i_3__5 
       (.I0(\fil_lvl_reg[7]_0 [5]),
        .I1(\fil_lvl_reg[7]_0 [3]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [0]),
        .I4(\fil_lvl_reg[7]_0 [2]),
        .I5(\fil_lvl_reg[7]_0 [4]),
        .O(\fil_lvl[7]_i_3__5_n_0 ));
  FDRE \fil_lvl_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(\fil_lvl_reg[7]_0 [0]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(\fil_lvl_reg[7]_0 [1]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(\fil_lvl_reg[7]_0 [2]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(\fil_lvl_reg[7]_0 [3]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(\fil_lvl_reg[7]_0 [4]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[5]),
        .Q(\fil_lvl_reg[7]_0 [5]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[6]),
        .Q(\fil_lvl_reg[7]_0 [6]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[7]),
        .Q(\fil_lvl_reg[7]_0 [7]),
        .R(buf_rst));
  FDRE first_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(first_val_reg_0),
        .Q(first_val),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    ovr_i_1__5
       (.I0(wr_addr[2]),
        .I1(wr_addr[3]),
        .I2(ovr_i_2__5_n_0),
        .I3(ovr_i_3__5_n_0),
        .I4(fil_lvl1),
        .I5(lane_buf_ovr),
        .O(ovr_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ovr_i_2__5
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(ovr_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ovr_i_3__5
       (.I0(wr_addr[5]),
        .I1(wr_addr[4]),
        .I2(wr_addr[7]),
        .I3(wr_addr[6]),
        .O(ovr_i_3__5_n_0));
  FDRE ovr_reg
       (.C(clk),
        .CE(1'b1),
        .D(ovr_i_1__5_n_0),
        .Q(lane_buf_ovr),
        .R(buf_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1__5 
       (.I0(rd_addr[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1__5 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1__5 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .I2(rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1__5 
       (.I0(rd_addr[1]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(rd_addr[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_1__5 
       (.I0(rd_addr[2]),
        .I1(rd_addr[0]),
        .I2(rd_addr[1]),
        .I3(rd_addr[3]),
        .I4(rd_addr[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rd_addr[5]_i_1__5 
       (.I0(rd_addr[3]),
        .I1(rd_addr[1]),
        .I2(rd_addr[0]),
        .I3(rd_addr[2]),
        .I4(rd_addr[4]),
        .I5(rd_addr[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1__5 
       (.I0(\rd_addr[7]_i_3__5_n_0 ),
        .I1(rd_addr[6]),
        .O(p_0_in__1[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \rd_addr[7]_i_1__5 
       (.I0(buf_rst),
        .I1(read),
        .O(\rd_addr[7]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[7]_i_2__5 
       (.I0(\rd_addr[7]_i_3__5_n_0 ),
        .I1(rd_addr[6]),
        .I2(rd_addr[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_3__5 
       (.I0(rd_addr[5]),
        .I1(rd_addr[3]),
        .I2(rd_addr[1]),
        .I3(rd_addr[0]),
        .I4(rd_addr[2]),
        .I5(rd_addr[4]),
        .O(\rd_addr[7]_i_3__5_n_0 ));
  FDRE \rd_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr[0]),
        .R(\rd_addr[7]_i_1__5_n_0 ));
  FDRE \rd_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr[1]),
        .R(\rd_addr[7]_i_1__5_n_0 ));
  FDRE \rd_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr[2]),
        .R(\rd_addr[7]_i_1__5_n_0 ));
  FDRE \rd_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr[3]),
        .R(\rd_addr[7]_i_1__5_n_0 ));
  FDRE \rd_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr[4]),
        .R(\rd_addr[7]_i_1__5_n_0 ));
  FDRE \rd_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr[5]),
        .R(\rd_addr[7]_i_1__5_n_0 ));
  FDRE \rd_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr[6]),
        .R(\rd_addr[7]_i_1__5_n_0 ));
  FDRE \rd_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr[7]),
        .R(\rd_addr[7]_i_1__5_n_0 ));
  jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_25 rx_mem_dist_c
       (.Q(Q),
        .RAM_reg_192_255_33_35_0(wr_addr),
        .RAM_reg_192_255_33_35_1(RAM_reg_192_255_33_35),
        .clk(clk),
        .din({\dout_reg[33] ,desc_data}),
        .\dout_reg[0]_0 (rd_addr),
        .frame_error(frame_error),
        .\rx_frame_error[26] (\rx_frame_error[26] ),
        .\rx_tdata[215] (\rx_tdata[215] ),
        .\rx_tdata[215]_0 (\rx_tdata[215]_0 ),
        .rxdataout(rxdataout));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[29]_i_3 
       (.I0(lane_buf_ovr),
        .I1(\stat[29]_i_2 [1]),
        .I2(\stat[29]_i_2 [0]),
        .I3(\stat[29]_i_2 [2]),
        .O(ovr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1__5 
       (.I0(wr_addr[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1__5 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1__5 
       (.I0(wr_addr[1]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .O(\wr_addr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1__5 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .I2(wr_addr[2]),
        .I3(wr_addr[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1__5 
       (.I0(wr_addr[2]),
        .I1(wr_addr[1]),
        .I2(wr_addr[0]),
        .I3(wr_addr[3]),
        .I4(wr_addr[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1__5 
       (.I0(wr_addr[3]),
        .I1(wr_addr[0]),
        .I2(wr_addr[1]),
        .I3(wr_addr[2]),
        .I4(wr_addr[4]),
        .I5(wr_addr[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_addr[6]_i_1__5 
       (.I0(wr_addr[4]),
        .I1(wr_addr[2]),
        .I2(ovr_i_2__5_n_0),
        .I3(wr_addr[3]),
        .I4(wr_addr[5]),
        .I5(wr_addr[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[7]_i_2__5 
       (.I0(\wr_addr[7]_i_3__5_n_0 ),
        .I1(wr_addr[6]),
        .I2(wr_addr[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_addr[7]_i_3__5 
       (.I0(wr_addr[5]),
        .I1(wr_addr[3]),
        .I2(wr_addr[0]),
        .I3(wr_addr[1]),
        .I4(wr_addr[2]),
        .I5(wr_addr[4]),
        .O(\wr_addr[7]_i_3__5_n_0 ));
  FDRE \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(wr_addr[0]),
        .R(SR));
  FDRE \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(wr_addr[1]),
        .R(SR));
  FDRE \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wr_addr[2]_i_1__5_n_0 ),
        .Q(wr_addr[2]),
        .R(SR));
  FDRE \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(wr_addr[3]),
        .R(SR));
  FDRE \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(wr_addr[4]),
        .R(SR));
  FDRE \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(wr_addr[5]),
        .R(SR));
  FDRE \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(wr_addr[6]),
        .R(SR));
  FDRE \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(wr_addr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_buf_32" *) 
module jesd204_0_jesd204_v7_2_4_buf_32_28
   (first_val,
    rxdataout,
    Q,
    frame_error,
    \fil_lvl_reg[7]_0 ,
    lane_buf_ovr,
    buf_rst,
    first_val_reg_0,
    clk,
    read,
    \rx_tdata[183] ,
    \rx_tdata[183]_0 ,
    \rx_frame_error[22] ,
    fil_lvl1,
    SR,
    E,
    desc_data,
    \dout_reg[33] ,
    RAM_reg_192_255_33_35);
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [7:0]\fil_lvl_reg[7]_0 ;
  output [0:0]lane_buf_ovr;
  input buf_rst;
  input first_val_reg_0;
  input clk;
  input read;
  input [7:0]\rx_tdata[183] ;
  input [1:0]\rx_tdata[183]_0 ;
  input [0:0]\rx_frame_error[22] ;
  input fil_lvl1;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]desc_data;
  input [3:0]\dout_reg[33] ;
  input RAM_reg_192_255_33_35;

  wire [0:0]E;
  wire [35:0]Q;
  wire RAM_reg_192_255_33_35;
  wire [0:0]SR;
  wire buf_rst;
  wire clk;
  wire [31:0]desc_data;
  wire [3:0]\dout_reg[33] ;
  wire fil_lvl1;
  wire \fil_lvl[7]_i_3__4_n_0 ;
  wire [7:0]\fil_lvl_reg[7]_0 ;
  wire first_val;
  wire first_val_reg_0;
  wire [1:0]frame_error;
  wire [0:0]lane_buf_ovr;
  wire ovr_i_1__4_n_0;
  wire ovr_i_2__4_n_0;
  wire ovr_i_3__4_n_0;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire [7:0]rd_addr;
  wire \rd_addr[7]_i_1__4_n_0 ;
  wire \rd_addr[7]_i_3__4_n_0 ;
  wire read;
  wire [0:0]\rx_frame_error[22] ;
  wire [7:0]\rx_tdata[183] ;
  wire [1:0]\rx_tdata[183]_0 ;
  wire [15:0]rxdataout;
  wire [7:0]wr_addr;
  wire \wr_addr[2]_i_1__4_n_0 ;
  wire \wr_addr[7]_i_3__4_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \fil_lvl[0]_i_1__4 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[1]_i_1__4 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[2]_i_1__4 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fil_lvl[3]_i_1__4 
       (.I0(\fil_lvl_reg[7]_0 [1]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fil_lvl[4]_i_1__4 
       (.I0(\fil_lvl_reg[7]_0 [2]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fil_lvl[5]_i_1__4 
       (.I0(\fil_lvl_reg[7]_0 [3]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [0]),
        .I3(\fil_lvl_reg[7]_0 [2]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .I5(\fil_lvl_reg[7]_0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[6]_i_1__4 
       (.I0(\fil_lvl[7]_i_3__4_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[7]_i_2__4 
       (.I0(\fil_lvl[7]_i_3__4_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .I2(\fil_lvl_reg[7]_0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fil_lvl[7]_i_3__4 
       (.I0(\fil_lvl_reg[7]_0 [5]),
        .I1(\fil_lvl_reg[7]_0 [3]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [0]),
        .I4(\fil_lvl_reg[7]_0 [2]),
        .I5(\fil_lvl_reg[7]_0 [4]),
        .O(\fil_lvl[7]_i_3__4_n_0 ));
  FDRE \fil_lvl_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(\fil_lvl_reg[7]_0 [0]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(\fil_lvl_reg[7]_0 [1]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(\fil_lvl_reg[7]_0 [2]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(\fil_lvl_reg[7]_0 [3]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(\fil_lvl_reg[7]_0 [4]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[5]),
        .Q(\fil_lvl_reg[7]_0 [5]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[6]),
        .Q(\fil_lvl_reg[7]_0 [6]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[7]),
        .Q(\fil_lvl_reg[7]_0 [7]),
        .R(buf_rst));
  FDRE first_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(first_val_reg_0),
        .Q(first_val),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    ovr_i_1__4
       (.I0(wr_addr[2]),
        .I1(wr_addr[3]),
        .I2(ovr_i_2__4_n_0),
        .I3(ovr_i_3__4_n_0),
        .I4(fil_lvl1),
        .I5(lane_buf_ovr),
        .O(ovr_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ovr_i_2__4
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(ovr_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ovr_i_3__4
       (.I0(wr_addr[5]),
        .I1(wr_addr[4]),
        .I2(wr_addr[7]),
        .I3(wr_addr[6]),
        .O(ovr_i_3__4_n_0));
  FDRE ovr_reg
       (.C(clk),
        .CE(1'b1),
        .D(ovr_i_1__4_n_0),
        .Q(lane_buf_ovr),
        .R(buf_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1__4 
       (.I0(rd_addr[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1__4 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1__4 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .I2(rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1__4 
       (.I0(rd_addr[1]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(rd_addr[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_1__4 
       (.I0(rd_addr[2]),
        .I1(rd_addr[0]),
        .I2(rd_addr[1]),
        .I3(rd_addr[3]),
        .I4(rd_addr[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rd_addr[5]_i_1__4 
       (.I0(rd_addr[3]),
        .I1(rd_addr[1]),
        .I2(rd_addr[0]),
        .I3(rd_addr[2]),
        .I4(rd_addr[4]),
        .I5(rd_addr[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1__4 
       (.I0(\rd_addr[7]_i_3__4_n_0 ),
        .I1(rd_addr[6]),
        .O(p_0_in__1[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \rd_addr[7]_i_1__4 
       (.I0(buf_rst),
        .I1(read),
        .O(\rd_addr[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[7]_i_2__4 
       (.I0(\rd_addr[7]_i_3__4_n_0 ),
        .I1(rd_addr[6]),
        .I2(rd_addr[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_3__4 
       (.I0(rd_addr[5]),
        .I1(rd_addr[3]),
        .I2(rd_addr[1]),
        .I3(rd_addr[0]),
        .I4(rd_addr[2]),
        .I5(rd_addr[4]),
        .O(\rd_addr[7]_i_3__4_n_0 ));
  FDRE \rd_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr[0]),
        .R(\rd_addr[7]_i_1__4_n_0 ));
  FDRE \rd_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr[1]),
        .R(\rd_addr[7]_i_1__4_n_0 ));
  FDRE \rd_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr[2]),
        .R(\rd_addr[7]_i_1__4_n_0 ));
  FDRE \rd_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr[3]),
        .R(\rd_addr[7]_i_1__4_n_0 ));
  FDRE \rd_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr[4]),
        .R(\rd_addr[7]_i_1__4_n_0 ));
  FDRE \rd_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr[5]),
        .R(\rd_addr[7]_i_1__4_n_0 ));
  FDRE \rd_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr[6]),
        .R(\rd_addr[7]_i_1__4_n_0 ));
  FDRE \rd_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr[7]),
        .R(\rd_addr[7]_i_1__4_n_0 ));
  jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_37 rx_mem_dist_c
       (.Q(Q),
        .RAM_reg_192_255_33_35_0(wr_addr),
        .RAM_reg_192_255_33_35_1(RAM_reg_192_255_33_35),
        .clk(clk),
        .din({\dout_reg[33] ,desc_data}),
        .\dout_reg[0]_0 (rd_addr),
        .frame_error(frame_error),
        .\rx_frame_error[22] (\rx_frame_error[22] ),
        .\rx_tdata[183] (\rx_tdata[183] ),
        .\rx_tdata[183]_0 (\rx_tdata[183]_0 ),
        .rxdataout(rxdataout));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1__4 
       (.I0(wr_addr[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1__4 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1__4 
       (.I0(wr_addr[1]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .O(\wr_addr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1__4 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .I2(wr_addr[2]),
        .I3(wr_addr[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1__4 
       (.I0(wr_addr[2]),
        .I1(wr_addr[1]),
        .I2(wr_addr[0]),
        .I3(wr_addr[3]),
        .I4(wr_addr[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1__4 
       (.I0(wr_addr[3]),
        .I1(wr_addr[0]),
        .I2(wr_addr[1]),
        .I3(wr_addr[2]),
        .I4(wr_addr[4]),
        .I5(wr_addr[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_addr[6]_i_1__4 
       (.I0(wr_addr[4]),
        .I1(wr_addr[2]),
        .I2(ovr_i_2__4_n_0),
        .I3(wr_addr[3]),
        .I4(wr_addr[5]),
        .I5(wr_addr[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[7]_i_2__4 
       (.I0(\wr_addr[7]_i_3__4_n_0 ),
        .I1(wr_addr[6]),
        .I2(wr_addr[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_addr[7]_i_3__4 
       (.I0(wr_addr[5]),
        .I1(wr_addr[3]),
        .I2(wr_addr[0]),
        .I3(wr_addr[1]),
        .I4(wr_addr[2]),
        .I5(wr_addr[4]),
        .O(\wr_addr[7]_i_3__4_n_0 ));
  FDRE \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(wr_addr[0]),
        .R(SR));
  FDRE \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(wr_addr[1]),
        .R(SR));
  FDRE \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wr_addr[2]_i_1__4_n_0 ),
        .Q(wr_addr[2]),
        .R(SR));
  FDRE \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(wr_addr[3]),
        .R(SR));
  FDRE \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(wr_addr[4]),
        .R(SR));
  FDRE \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(wr_addr[5]),
        .R(SR));
  FDRE \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(wr_addr[6]),
        .R(SR));
  FDRE \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(wr_addr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_buf_32" *) 
module jesd204_0_jesd204_v7_2_4_buf_32_40
   (first_val,
    rxdataout,
    Q,
    frame_error,
    \fil_lvl_reg[7]_0 ,
    ovr_reg_0,
    buf_rst,
    first_val_reg_0,
    clk,
    read,
    \rx_tdata[151] ,
    \rx_tdata[151]_0 ,
    \rx_frame_error[18] ,
    fil_lvl1,
    SR,
    E,
    desc_data,
    \dout_reg[33] ,
    RAM_reg_192_255_33_35);
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [7:0]\fil_lvl_reg[7]_0 ;
  output [0:0]ovr_reg_0;
  input buf_rst;
  input first_val_reg_0;
  input clk;
  input read;
  input [7:0]\rx_tdata[151] ;
  input [1:0]\rx_tdata[151]_0 ;
  input [0:0]\rx_frame_error[18] ;
  input fil_lvl1;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]desc_data;
  input [3:0]\dout_reg[33] ;
  input RAM_reg_192_255_33_35;

  wire [0:0]E;
  wire [35:0]Q;
  wire RAM_reg_192_255_33_35;
  wire [0:0]SR;
  wire buf_rst;
  wire clk;
  wire [31:0]desc_data;
  wire [3:0]\dout_reg[33] ;
  wire fil_lvl1;
  wire \fil_lvl[7]_i_3__3_n_0 ;
  wire [7:0]\fil_lvl_reg[7]_0 ;
  wire first_val;
  wire first_val_reg_0;
  wire [1:0]frame_error;
  wire ovr_i_1__3_n_0;
  wire ovr_i_2__3_n_0;
  wire ovr_i_3__3_n_0;
  wire [0:0]ovr_reg_0;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire [7:0]rd_addr;
  wire \rd_addr[7]_i_1__3_n_0 ;
  wire \rd_addr[7]_i_3__3_n_0 ;
  wire read;
  wire [0:0]\rx_frame_error[18] ;
  wire [7:0]\rx_tdata[151] ;
  wire [1:0]\rx_tdata[151]_0 ;
  wire [15:0]rxdataout;
  wire [7:0]wr_addr;
  wire \wr_addr[2]_i_1__3_n_0 ;
  wire \wr_addr[7]_i_3__3_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \fil_lvl[0]_i_1__3 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[1]_i_1__3 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[2]_i_1__3 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fil_lvl[3]_i_1__3 
       (.I0(\fil_lvl_reg[7]_0 [1]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fil_lvl[4]_i_1__3 
       (.I0(\fil_lvl_reg[7]_0 [2]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fil_lvl[5]_i_1__3 
       (.I0(\fil_lvl_reg[7]_0 [3]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [0]),
        .I3(\fil_lvl_reg[7]_0 [2]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .I5(\fil_lvl_reg[7]_0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[6]_i_1__3 
       (.I0(\fil_lvl[7]_i_3__3_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[7]_i_2__3 
       (.I0(\fil_lvl[7]_i_3__3_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .I2(\fil_lvl_reg[7]_0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fil_lvl[7]_i_3__3 
       (.I0(\fil_lvl_reg[7]_0 [5]),
        .I1(\fil_lvl_reg[7]_0 [3]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [0]),
        .I4(\fil_lvl_reg[7]_0 [2]),
        .I5(\fil_lvl_reg[7]_0 [4]),
        .O(\fil_lvl[7]_i_3__3_n_0 ));
  FDRE \fil_lvl_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(\fil_lvl_reg[7]_0 [0]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(\fil_lvl_reg[7]_0 [1]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(\fil_lvl_reg[7]_0 [2]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(\fil_lvl_reg[7]_0 [3]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(\fil_lvl_reg[7]_0 [4]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[5]),
        .Q(\fil_lvl_reg[7]_0 [5]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[6]),
        .Q(\fil_lvl_reg[7]_0 [6]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[7]),
        .Q(\fil_lvl_reg[7]_0 [7]),
        .R(buf_rst));
  FDRE first_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(first_val_reg_0),
        .Q(first_val),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    ovr_i_1__3
       (.I0(wr_addr[2]),
        .I1(wr_addr[3]),
        .I2(ovr_i_2__3_n_0),
        .I3(ovr_i_3__3_n_0),
        .I4(fil_lvl1),
        .I5(ovr_reg_0),
        .O(ovr_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ovr_i_2__3
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(ovr_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ovr_i_3__3
       (.I0(wr_addr[5]),
        .I1(wr_addr[4]),
        .I2(wr_addr[7]),
        .I3(wr_addr[6]),
        .O(ovr_i_3__3_n_0));
  FDRE ovr_reg
       (.C(clk),
        .CE(1'b1),
        .D(ovr_i_1__3_n_0),
        .Q(ovr_reg_0),
        .R(buf_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1__3 
       (.I0(rd_addr[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1__3 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1__3 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .I2(rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1__3 
       (.I0(rd_addr[1]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(rd_addr[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_1__3 
       (.I0(rd_addr[2]),
        .I1(rd_addr[0]),
        .I2(rd_addr[1]),
        .I3(rd_addr[3]),
        .I4(rd_addr[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rd_addr[5]_i_1__3 
       (.I0(rd_addr[3]),
        .I1(rd_addr[1]),
        .I2(rd_addr[0]),
        .I3(rd_addr[2]),
        .I4(rd_addr[4]),
        .I5(rd_addr[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1__3 
       (.I0(\rd_addr[7]_i_3__3_n_0 ),
        .I1(rd_addr[6]),
        .O(p_0_in__1[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \rd_addr[7]_i_1__3 
       (.I0(buf_rst),
        .I1(read),
        .O(\rd_addr[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[7]_i_2__3 
       (.I0(\rd_addr[7]_i_3__3_n_0 ),
        .I1(rd_addr[6]),
        .I2(rd_addr[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_3__3 
       (.I0(rd_addr[5]),
        .I1(rd_addr[3]),
        .I2(rd_addr[1]),
        .I3(rd_addr[0]),
        .I4(rd_addr[2]),
        .I5(rd_addr[4]),
        .O(\rd_addr[7]_i_3__3_n_0 ));
  FDRE \rd_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr[0]),
        .R(\rd_addr[7]_i_1__3_n_0 ));
  FDRE \rd_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr[1]),
        .R(\rd_addr[7]_i_1__3_n_0 ));
  FDRE \rd_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr[2]),
        .R(\rd_addr[7]_i_1__3_n_0 ));
  FDRE \rd_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr[3]),
        .R(\rd_addr[7]_i_1__3_n_0 ));
  FDRE \rd_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr[4]),
        .R(\rd_addr[7]_i_1__3_n_0 ));
  FDRE \rd_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr[5]),
        .R(\rd_addr[7]_i_1__3_n_0 ));
  FDRE \rd_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr[6]),
        .R(\rd_addr[7]_i_1__3_n_0 ));
  FDRE \rd_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr[7]),
        .R(\rd_addr[7]_i_1__3_n_0 ));
  jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_49 rx_mem_dist_c
       (.Q(Q),
        .RAM_reg_192_255_33_35_0(wr_addr),
        .RAM_reg_192_255_33_35_1(RAM_reg_192_255_33_35),
        .clk(clk),
        .din({\dout_reg[33] ,desc_data}),
        .\dout_reg[0]_0 (rd_addr),
        .frame_error(frame_error),
        .\rx_frame_error[18] (\rx_frame_error[18] ),
        .\rx_tdata[151] (\rx_tdata[151] ),
        .\rx_tdata[151]_0 (\rx_tdata[151]_0 ),
        .rxdataout(rxdataout));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1__3 
       (.I0(wr_addr[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1__3 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1__3 
       (.I0(wr_addr[1]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .O(\wr_addr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1__3 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .I2(wr_addr[2]),
        .I3(wr_addr[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1__3 
       (.I0(wr_addr[2]),
        .I1(wr_addr[1]),
        .I2(wr_addr[0]),
        .I3(wr_addr[3]),
        .I4(wr_addr[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1__3 
       (.I0(wr_addr[3]),
        .I1(wr_addr[0]),
        .I2(wr_addr[1]),
        .I3(wr_addr[2]),
        .I4(wr_addr[4]),
        .I5(wr_addr[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_addr[6]_i_1__3 
       (.I0(wr_addr[4]),
        .I1(wr_addr[2]),
        .I2(ovr_i_2__3_n_0),
        .I3(wr_addr[3]),
        .I4(wr_addr[5]),
        .I5(wr_addr[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[7]_i_2__3 
       (.I0(\wr_addr[7]_i_3__3_n_0 ),
        .I1(wr_addr[6]),
        .I2(wr_addr[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_addr[7]_i_3__3 
       (.I0(wr_addr[5]),
        .I1(wr_addr[3]),
        .I2(wr_addr[0]),
        .I3(wr_addr[1]),
        .I4(wr_addr[2]),
        .I5(wr_addr[4]),
        .O(\wr_addr[7]_i_3__3_n_0 ));
  FDRE \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(wr_addr[0]),
        .R(SR));
  FDRE \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(wr_addr[1]),
        .R(SR));
  FDRE \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wr_addr[2]_i_1__3_n_0 ),
        .Q(wr_addr[2]),
        .R(SR));
  FDRE \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(wr_addr[3]),
        .R(SR));
  FDRE \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(wr_addr[4]),
        .R(SR));
  FDRE \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(wr_addr[5]),
        .R(SR));
  FDRE \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(wr_addr[6]),
        .R(SR));
  FDRE \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(wr_addr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_buf_32" *) 
module jesd204_0_jesd204_v7_2_4_buf_32_52
   (first_val,
    rxdataout,
    Q,
    frame_error,
    \fil_lvl_reg[7]_0 ,
    lane_buf_ovr,
    buf_rst,
    first_val_reg_0,
    clk,
    read,
    \rx_tdata[119] ,
    \rx_tdata[119]_0 ,
    \rx_frame_error[14] ,
    fil_lvl1,
    SR,
    E,
    desc_data,
    \dout_reg[33] ,
    RAM_reg_192_255_33_35);
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [7:0]\fil_lvl_reg[7]_0 ;
  output [0:0]lane_buf_ovr;
  input buf_rst;
  input first_val_reg_0;
  input clk;
  input read;
  input [7:0]\rx_tdata[119] ;
  input [1:0]\rx_tdata[119]_0 ;
  input [0:0]\rx_frame_error[14] ;
  input fil_lvl1;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]desc_data;
  input [3:0]\dout_reg[33] ;
  input RAM_reg_192_255_33_35;

  wire [0:0]E;
  wire [35:0]Q;
  wire RAM_reg_192_255_33_35;
  wire [0:0]SR;
  wire buf_rst;
  wire clk;
  wire [31:0]desc_data;
  wire [3:0]\dout_reg[33] ;
  wire fil_lvl1;
  wire \fil_lvl[7]_i_3__2_n_0 ;
  wire [7:0]\fil_lvl_reg[7]_0 ;
  wire first_val;
  wire first_val_reg_0;
  wire [1:0]frame_error;
  wire [0:0]lane_buf_ovr;
  wire ovr_i_1__2_n_0;
  wire ovr_i_2__2_n_0;
  wire ovr_i_3__2_n_0;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire [7:0]rd_addr;
  wire \rd_addr[7]_i_1__2_n_0 ;
  wire \rd_addr[7]_i_3__2_n_0 ;
  wire read;
  wire [0:0]\rx_frame_error[14] ;
  wire [7:0]\rx_tdata[119] ;
  wire [1:0]\rx_tdata[119]_0 ;
  wire [15:0]rxdataout;
  wire [7:0]wr_addr;
  wire \wr_addr[2]_i_1__2_n_0 ;
  wire \wr_addr[7]_i_3__2_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \fil_lvl[0]_i_1__2 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[1]_i_1__2 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[2]_i_1__2 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fil_lvl[3]_i_1__2 
       (.I0(\fil_lvl_reg[7]_0 [1]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fil_lvl[4]_i_1__2 
       (.I0(\fil_lvl_reg[7]_0 [2]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fil_lvl[5]_i_1__2 
       (.I0(\fil_lvl_reg[7]_0 [3]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [0]),
        .I3(\fil_lvl_reg[7]_0 [2]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .I5(\fil_lvl_reg[7]_0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[6]_i_1__2 
       (.I0(\fil_lvl[7]_i_3__2_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[7]_i_2__2 
       (.I0(\fil_lvl[7]_i_3__2_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .I2(\fil_lvl_reg[7]_0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fil_lvl[7]_i_3__2 
       (.I0(\fil_lvl_reg[7]_0 [5]),
        .I1(\fil_lvl_reg[7]_0 [3]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [0]),
        .I4(\fil_lvl_reg[7]_0 [2]),
        .I5(\fil_lvl_reg[7]_0 [4]),
        .O(\fil_lvl[7]_i_3__2_n_0 ));
  FDRE \fil_lvl_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(\fil_lvl_reg[7]_0 [0]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(\fil_lvl_reg[7]_0 [1]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(\fil_lvl_reg[7]_0 [2]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(\fil_lvl_reg[7]_0 [3]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(\fil_lvl_reg[7]_0 [4]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[5]),
        .Q(\fil_lvl_reg[7]_0 [5]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[6]),
        .Q(\fil_lvl_reg[7]_0 [6]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[7]),
        .Q(\fil_lvl_reg[7]_0 [7]),
        .R(buf_rst));
  FDRE first_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(first_val_reg_0),
        .Q(first_val),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    ovr_i_1__2
       (.I0(wr_addr[2]),
        .I1(wr_addr[3]),
        .I2(ovr_i_2__2_n_0),
        .I3(ovr_i_3__2_n_0),
        .I4(fil_lvl1),
        .I5(lane_buf_ovr),
        .O(ovr_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ovr_i_2__2
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(ovr_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ovr_i_3__2
       (.I0(wr_addr[5]),
        .I1(wr_addr[4]),
        .I2(wr_addr[7]),
        .I3(wr_addr[6]),
        .O(ovr_i_3__2_n_0));
  FDRE ovr_reg
       (.C(clk),
        .CE(1'b1),
        .D(ovr_i_1__2_n_0),
        .Q(lane_buf_ovr),
        .R(buf_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1__2 
       (.I0(rd_addr[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1__2 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1__2 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .I2(rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1__2 
       (.I0(rd_addr[1]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(rd_addr[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_1__2 
       (.I0(rd_addr[2]),
        .I1(rd_addr[0]),
        .I2(rd_addr[1]),
        .I3(rd_addr[3]),
        .I4(rd_addr[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rd_addr[5]_i_1__2 
       (.I0(rd_addr[3]),
        .I1(rd_addr[1]),
        .I2(rd_addr[0]),
        .I3(rd_addr[2]),
        .I4(rd_addr[4]),
        .I5(rd_addr[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1__2 
       (.I0(\rd_addr[7]_i_3__2_n_0 ),
        .I1(rd_addr[6]),
        .O(p_0_in__1[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \rd_addr[7]_i_1__2 
       (.I0(buf_rst),
        .I1(read),
        .O(\rd_addr[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[7]_i_2__2 
       (.I0(\rd_addr[7]_i_3__2_n_0 ),
        .I1(rd_addr[6]),
        .I2(rd_addr[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_3__2 
       (.I0(rd_addr[5]),
        .I1(rd_addr[3]),
        .I2(rd_addr[1]),
        .I3(rd_addr[0]),
        .I4(rd_addr[2]),
        .I5(rd_addr[4]),
        .O(\rd_addr[7]_i_3__2_n_0 ));
  FDRE \rd_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr[0]),
        .R(\rd_addr[7]_i_1__2_n_0 ));
  FDRE \rd_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr[1]),
        .R(\rd_addr[7]_i_1__2_n_0 ));
  FDRE \rd_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr[2]),
        .R(\rd_addr[7]_i_1__2_n_0 ));
  FDRE \rd_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr[3]),
        .R(\rd_addr[7]_i_1__2_n_0 ));
  FDRE \rd_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr[4]),
        .R(\rd_addr[7]_i_1__2_n_0 ));
  FDRE \rd_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr[5]),
        .R(\rd_addr[7]_i_1__2_n_0 ));
  FDRE \rd_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr[6]),
        .R(\rd_addr[7]_i_1__2_n_0 ));
  FDRE \rd_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr[7]),
        .R(\rd_addr[7]_i_1__2_n_0 ));
  jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_61 rx_mem_dist_c
       (.Q(Q),
        .RAM_reg_192_255_33_35_0(wr_addr),
        .RAM_reg_192_255_33_35_1(RAM_reg_192_255_33_35),
        .clk(clk),
        .din({\dout_reg[33] ,desc_data}),
        .\dout_reg[0]_0 (rd_addr),
        .frame_error(frame_error),
        .\rx_frame_error[14] (\rx_frame_error[14] ),
        .\rx_tdata[119] (\rx_tdata[119] ),
        .\rx_tdata[119]_0 (\rx_tdata[119]_0 ),
        .rxdataout(rxdataout));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1__2 
       (.I0(wr_addr[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1__2 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1__2 
       (.I0(wr_addr[1]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .O(\wr_addr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1__2 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .I2(wr_addr[2]),
        .I3(wr_addr[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1__2 
       (.I0(wr_addr[2]),
        .I1(wr_addr[1]),
        .I2(wr_addr[0]),
        .I3(wr_addr[3]),
        .I4(wr_addr[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1__2 
       (.I0(wr_addr[3]),
        .I1(wr_addr[0]),
        .I2(wr_addr[1]),
        .I3(wr_addr[2]),
        .I4(wr_addr[4]),
        .I5(wr_addr[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_addr[6]_i_1__2 
       (.I0(wr_addr[4]),
        .I1(wr_addr[2]),
        .I2(ovr_i_2__2_n_0),
        .I3(wr_addr[3]),
        .I4(wr_addr[5]),
        .I5(wr_addr[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[7]_i_2__2 
       (.I0(\wr_addr[7]_i_3__2_n_0 ),
        .I1(wr_addr[6]),
        .I2(wr_addr[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_addr[7]_i_3__2 
       (.I0(wr_addr[5]),
        .I1(wr_addr[3]),
        .I2(wr_addr[0]),
        .I3(wr_addr[1]),
        .I4(wr_addr[2]),
        .I5(wr_addr[4]),
        .O(\wr_addr[7]_i_3__2_n_0 ));
  FDRE \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(wr_addr[0]),
        .R(SR));
  FDRE \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(wr_addr[1]),
        .R(SR));
  FDRE \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wr_addr[2]_i_1__2_n_0 ),
        .Q(wr_addr[2]),
        .R(SR));
  FDRE \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(wr_addr[3]),
        .R(SR));
  FDRE \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(wr_addr[4]),
        .R(SR));
  FDRE \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(wr_addr[5]),
        .R(SR));
  FDRE \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(wr_addr[6]),
        .R(SR));
  FDRE \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(wr_addr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_buf_32" *) 
module jesd204_0_jesd204_v7_2_4_buf_32_64
   (first_val,
    rxdataout,
    Q,
    frame_error,
    \fil_lvl_reg[7]_0 ,
    ovr_reg_0,
    buf_rst,
    first_val_reg_0,
    clk,
    read,
    \rx_tdata[87] ,
    \rx_tdata[87]_0 ,
    \rx_frame_error[10] ,
    fil_lvl1,
    SR,
    E,
    desc_data,
    \dout_reg[33] ,
    RAM_reg_192_255_33_35);
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [7:0]\fil_lvl_reg[7]_0 ;
  output [0:0]ovr_reg_0;
  input buf_rst;
  input first_val_reg_0;
  input clk;
  input read;
  input [7:0]\rx_tdata[87] ;
  input [1:0]\rx_tdata[87]_0 ;
  input [0:0]\rx_frame_error[10] ;
  input fil_lvl1;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]desc_data;
  input [3:0]\dout_reg[33] ;
  input RAM_reg_192_255_33_35;

  wire [0:0]E;
  wire [35:0]Q;
  wire RAM_reg_192_255_33_35;
  wire [0:0]SR;
  wire buf_rst;
  wire clk;
  wire [31:0]desc_data;
  wire [3:0]\dout_reg[33] ;
  wire fil_lvl1;
  wire \fil_lvl[7]_i_3__1_n_0 ;
  wire [7:0]\fil_lvl_reg[7]_0 ;
  wire first_val;
  wire first_val_reg_0;
  wire [1:0]frame_error;
  wire ovr_i_1__1_n_0;
  wire ovr_i_2__1_n_0;
  wire ovr_i_3__1_n_0;
  wire [0:0]ovr_reg_0;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire [7:0]rd_addr;
  wire \rd_addr[7]_i_1__1_n_0 ;
  wire \rd_addr[7]_i_3__1_n_0 ;
  wire read;
  wire [0:0]\rx_frame_error[10] ;
  wire [7:0]\rx_tdata[87] ;
  wire [1:0]\rx_tdata[87]_0 ;
  wire [15:0]rxdataout;
  wire [7:0]wr_addr;
  wire \wr_addr[2]_i_1__1_n_0 ;
  wire \wr_addr[7]_i_3__1_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \fil_lvl[0]_i_1__1 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[1]_i_1__1 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[2]_i_1__1 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fil_lvl[3]_i_1__1 
       (.I0(\fil_lvl_reg[7]_0 [1]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fil_lvl[4]_i_1__1 
       (.I0(\fil_lvl_reg[7]_0 [2]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fil_lvl[5]_i_1__1 
       (.I0(\fil_lvl_reg[7]_0 [3]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [0]),
        .I3(\fil_lvl_reg[7]_0 [2]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .I5(\fil_lvl_reg[7]_0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[6]_i_1__1 
       (.I0(\fil_lvl[7]_i_3__1_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[7]_i_2__1 
       (.I0(\fil_lvl[7]_i_3__1_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .I2(\fil_lvl_reg[7]_0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fil_lvl[7]_i_3__1 
       (.I0(\fil_lvl_reg[7]_0 [5]),
        .I1(\fil_lvl_reg[7]_0 [3]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [0]),
        .I4(\fil_lvl_reg[7]_0 [2]),
        .I5(\fil_lvl_reg[7]_0 [4]),
        .O(\fil_lvl[7]_i_3__1_n_0 ));
  FDRE \fil_lvl_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(\fil_lvl_reg[7]_0 [0]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(\fil_lvl_reg[7]_0 [1]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(\fil_lvl_reg[7]_0 [2]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(\fil_lvl_reg[7]_0 [3]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(\fil_lvl_reg[7]_0 [4]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[5]),
        .Q(\fil_lvl_reg[7]_0 [5]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[6]),
        .Q(\fil_lvl_reg[7]_0 [6]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[7]),
        .Q(\fil_lvl_reg[7]_0 [7]),
        .R(buf_rst));
  FDRE first_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(first_val_reg_0),
        .Q(first_val),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    ovr_i_1__1
       (.I0(wr_addr[2]),
        .I1(wr_addr[3]),
        .I2(ovr_i_2__1_n_0),
        .I3(ovr_i_3__1_n_0),
        .I4(fil_lvl1),
        .I5(ovr_reg_0),
        .O(ovr_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ovr_i_2__1
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(ovr_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ovr_i_3__1
       (.I0(wr_addr[5]),
        .I1(wr_addr[4]),
        .I2(wr_addr[7]),
        .I3(wr_addr[6]),
        .O(ovr_i_3__1_n_0));
  FDRE ovr_reg
       (.C(clk),
        .CE(1'b1),
        .D(ovr_i_1__1_n_0),
        .Q(ovr_reg_0),
        .R(buf_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1__1 
       (.I0(rd_addr[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1__1 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1__1 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .I2(rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1__1 
       (.I0(rd_addr[1]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(rd_addr[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_1__1 
       (.I0(rd_addr[2]),
        .I1(rd_addr[0]),
        .I2(rd_addr[1]),
        .I3(rd_addr[3]),
        .I4(rd_addr[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rd_addr[5]_i_1__1 
       (.I0(rd_addr[3]),
        .I1(rd_addr[1]),
        .I2(rd_addr[0]),
        .I3(rd_addr[2]),
        .I4(rd_addr[4]),
        .I5(rd_addr[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1__1 
       (.I0(\rd_addr[7]_i_3__1_n_0 ),
        .I1(rd_addr[6]),
        .O(p_0_in__1[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \rd_addr[7]_i_1__1 
       (.I0(buf_rst),
        .I1(read),
        .O(\rd_addr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[7]_i_2__1 
       (.I0(\rd_addr[7]_i_3__1_n_0 ),
        .I1(rd_addr[6]),
        .I2(rd_addr[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_3__1 
       (.I0(rd_addr[5]),
        .I1(rd_addr[3]),
        .I2(rd_addr[1]),
        .I3(rd_addr[0]),
        .I4(rd_addr[2]),
        .I5(rd_addr[4]),
        .O(\rd_addr[7]_i_3__1_n_0 ));
  FDRE \rd_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr[0]),
        .R(\rd_addr[7]_i_1__1_n_0 ));
  FDRE \rd_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr[1]),
        .R(\rd_addr[7]_i_1__1_n_0 ));
  FDRE \rd_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr[2]),
        .R(\rd_addr[7]_i_1__1_n_0 ));
  FDRE \rd_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr[3]),
        .R(\rd_addr[7]_i_1__1_n_0 ));
  FDRE \rd_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr[4]),
        .R(\rd_addr[7]_i_1__1_n_0 ));
  FDRE \rd_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr[5]),
        .R(\rd_addr[7]_i_1__1_n_0 ));
  FDRE \rd_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr[6]),
        .R(\rd_addr[7]_i_1__1_n_0 ));
  FDRE \rd_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr[7]),
        .R(\rd_addr[7]_i_1__1_n_0 ));
  jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_73 rx_mem_dist_c
       (.Q(Q),
        .RAM_reg_192_255_33_35_0(wr_addr),
        .RAM_reg_192_255_33_35_1(RAM_reg_192_255_33_35),
        .clk(clk),
        .din({\dout_reg[33] ,desc_data}),
        .\dout_reg[0]_0 (rd_addr),
        .frame_error(frame_error),
        .\rx_frame_error[10] (\rx_frame_error[10] ),
        .\rx_tdata[87] (\rx_tdata[87] ),
        .\rx_tdata[87]_0 (\rx_tdata[87]_0 ),
        .rxdataout(rxdataout));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1__1 
       (.I0(wr_addr[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1__1 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1__1 
       (.I0(wr_addr[1]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .O(\wr_addr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1__1 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .I2(wr_addr[2]),
        .I3(wr_addr[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1__1 
       (.I0(wr_addr[2]),
        .I1(wr_addr[1]),
        .I2(wr_addr[0]),
        .I3(wr_addr[3]),
        .I4(wr_addr[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1__1 
       (.I0(wr_addr[3]),
        .I1(wr_addr[0]),
        .I2(wr_addr[1]),
        .I3(wr_addr[2]),
        .I4(wr_addr[4]),
        .I5(wr_addr[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_addr[6]_i_1__1 
       (.I0(wr_addr[4]),
        .I1(wr_addr[2]),
        .I2(ovr_i_2__1_n_0),
        .I3(wr_addr[3]),
        .I4(wr_addr[5]),
        .I5(wr_addr[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[7]_i_2__1 
       (.I0(\wr_addr[7]_i_3__1_n_0 ),
        .I1(wr_addr[6]),
        .I2(wr_addr[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_addr[7]_i_3__1 
       (.I0(wr_addr[5]),
        .I1(wr_addr[3]),
        .I2(wr_addr[0]),
        .I3(wr_addr[1]),
        .I4(wr_addr[2]),
        .I5(wr_addr[4]),
        .O(\wr_addr[7]_i_3__1_n_0 ));
  FDRE \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(wr_addr[0]),
        .R(SR));
  FDRE \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(wr_addr[1]),
        .R(SR));
  FDRE \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wr_addr[2]_i_1__1_n_0 ),
        .Q(wr_addr[2]),
        .R(SR));
  FDRE \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(wr_addr[3]),
        .R(SR));
  FDRE \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(wr_addr[4]),
        .R(SR));
  FDRE \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(wr_addr[5]),
        .R(SR));
  FDRE \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(wr_addr[6]),
        .R(SR));
  FDRE \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(wr_addr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_buf_32" *) 
module jesd204_0_jesd204_v7_2_4_buf_32_76
   (first_val,
    rxdataout,
    Q,
    frame_error,
    \fil_lvl_reg[7]_0 ,
    ovr_reg_0,
    buf_rst,
    first_val_reg_0,
    clk,
    read,
    \rx_tdata[55] ,
    \rx_tdata[55]_0 ,
    \rx_frame_error[6] ,
    \stat_reg[29] ,
    \stat_reg[29]_0 ,
    fil_lvl1,
    SR,
    E,
    desc_data,
    \dout_reg[33] ,
    RAM_reg_192_255_33_35);
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [7:0]\fil_lvl_reg[7]_0 ;
  output ovr_reg_0;
  input buf_rst;
  input first_val_reg_0;
  input clk;
  input read;
  input [7:0]\rx_tdata[55] ;
  input [1:0]\rx_tdata[55]_0 ;
  input [0:0]\rx_frame_error[6] ;
  input [2:0]\stat_reg[29] ;
  input \stat_reg[29]_0 ;
  input fil_lvl1;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]desc_data;
  input [3:0]\dout_reg[33] ;
  input RAM_reg_192_255_33_35;

  wire [0:0]E;
  wire [35:0]Q;
  wire RAM_reg_192_255_33_35;
  wire [0:0]SR;
  wire buf_rst;
  wire clk;
  wire [31:0]desc_data;
  wire [3:0]\dout_reg[33] ;
  wire fil_lvl1;
  wire \fil_lvl[7]_i_3__0_n_0 ;
  wire [7:0]\fil_lvl_reg[7]_0 ;
  wire first_val;
  wire first_val_reg_0;
  wire [1:0]frame_error;
  wire [1:1]lane_buf_ovr;
  wire ovr_i_1__0_n_0;
  wire ovr_i_2__0_n_0;
  wire ovr_i_3__0_n_0;
  wire ovr_reg_0;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire [7:0]rd_addr;
  wire \rd_addr[7]_i_1__0_n_0 ;
  wire \rd_addr[7]_i_3__0_n_0 ;
  wire read;
  wire [0:0]\rx_frame_error[6] ;
  wire [7:0]\rx_tdata[55] ;
  wire [1:0]\rx_tdata[55]_0 ;
  wire [15:0]rxdataout;
  wire [2:0]\stat_reg[29] ;
  wire \stat_reg[29]_0 ;
  wire [7:0]wr_addr;
  wire \wr_addr[2]_i_1__0_n_0 ;
  wire \wr_addr[7]_i_3__0_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \fil_lvl[0]_i_1__0 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[1]_i_1__0 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[2]_i_1__0 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fil_lvl[3]_i_1__0 
       (.I0(\fil_lvl_reg[7]_0 [1]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fil_lvl[4]_i_1__0 
       (.I0(\fil_lvl_reg[7]_0 [2]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fil_lvl[5]_i_1__0 
       (.I0(\fil_lvl_reg[7]_0 [3]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [0]),
        .I3(\fil_lvl_reg[7]_0 [2]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .I5(\fil_lvl_reg[7]_0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[6]_i_1__0 
       (.I0(\fil_lvl[7]_i_3__0_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[7]_i_2__0 
       (.I0(\fil_lvl[7]_i_3__0_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .I2(\fil_lvl_reg[7]_0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fil_lvl[7]_i_3__0 
       (.I0(\fil_lvl_reg[7]_0 [5]),
        .I1(\fil_lvl_reg[7]_0 [3]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [0]),
        .I4(\fil_lvl_reg[7]_0 [2]),
        .I5(\fil_lvl_reg[7]_0 [4]),
        .O(\fil_lvl[7]_i_3__0_n_0 ));
  FDRE \fil_lvl_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(\fil_lvl_reg[7]_0 [0]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(\fil_lvl_reg[7]_0 [1]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(\fil_lvl_reg[7]_0 [2]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(\fil_lvl_reg[7]_0 [3]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(\fil_lvl_reg[7]_0 [4]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[5]),
        .Q(\fil_lvl_reg[7]_0 [5]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[6]),
        .Q(\fil_lvl_reg[7]_0 [6]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[7]),
        .Q(\fil_lvl_reg[7]_0 [7]),
        .R(buf_rst));
  FDRE first_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(first_val_reg_0),
        .Q(first_val),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    ovr_i_1__0
       (.I0(wr_addr[2]),
        .I1(wr_addr[3]),
        .I2(ovr_i_2__0_n_0),
        .I3(ovr_i_3__0_n_0),
        .I4(fil_lvl1),
        .I5(lane_buf_ovr),
        .O(ovr_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ovr_i_2__0
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(ovr_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ovr_i_3__0
       (.I0(wr_addr[5]),
        .I1(wr_addr[4]),
        .I2(wr_addr[7]),
        .I3(wr_addr[6]),
        .O(ovr_i_3__0_n_0));
  FDRE ovr_reg
       (.C(clk),
        .CE(1'b1),
        .D(ovr_i_1__0_n_0),
        .Q(lane_buf_ovr),
        .R(buf_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1__0 
       (.I0(rd_addr[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1__0 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1__0 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .I2(rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1__0 
       (.I0(rd_addr[1]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(rd_addr[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_1__0 
       (.I0(rd_addr[2]),
        .I1(rd_addr[0]),
        .I2(rd_addr[1]),
        .I3(rd_addr[3]),
        .I4(rd_addr[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rd_addr[5]_i_1__0 
       (.I0(rd_addr[3]),
        .I1(rd_addr[1]),
        .I2(rd_addr[0]),
        .I3(rd_addr[2]),
        .I4(rd_addr[4]),
        .I5(rd_addr[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1__0 
       (.I0(\rd_addr[7]_i_3__0_n_0 ),
        .I1(rd_addr[6]),
        .O(p_0_in__1[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \rd_addr[7]_i_1__0 
       (.I0(buf_rst),
        .I1(read),
        .O(\rd_addr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[7]_i_2__0 
       (.I0(\rd_addr[7]_i_3__0_n_0 ),
        .I1(rd_addr[6]),
        .I2(rd_addr[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_3__0 
       (.I0(rd_addr[5]),
        .I1(rd_addr[3]),
        .I2(rd_addr[1]),
        .I3(rd_addr[0]),
        .I4(rd_addr[2]),
        .I5(rd_addr[4]),
        .O(\rd_addr[7]_i_3__0_n_0 ));
  FDRE \rd_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr[0]),
        .R(\rd_addr[7]_i_1__0_n_0 ));
  FDRE \rd_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr[1]),
        .R(\rd_addr[7]_i_1__0_n_0 ));
  FDRE \rd_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr[2]),
        .R(\rd_addr[7]_i_1__0_n_0 ));
  FDRE \rd_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr[3]),
        .R(\rd_addr[7]_i_1__0_n_0 ));
  FDRE \rd_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr[4]),
        .R(\rd_addr[7]_i_1__0_n_0 ));
  FDRE \rd_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr[5]),
        .R(\rd_addr[7]_i_1__0_n_0 ));
  FDRE \rd_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr[6]),
        .R(\rd_addr[7]_i_1__0_n_0 ));
  FDRE \rd_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr[7]),
        .R(\rd_addr[7]_i_1__0_n_0 ));
  jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_85 rx_mem_dist_c
       (.Q(Q),
        .RAM_reg_192_255_33_35_0(wr_addr),
        .RAM_reg_192_255_33_35_1(RAM_reg_192_255_33_35),
        .clk(clk),
        .din({\dout_reg[33] ,desc_data}),
        .\dout_reg[0]_0 (rd_addr),
        .frame_error(frame_error),
        .\rx_frame_error[6] (\rx_frame_error[6] ),
        .\rx_tdata[55] (\rx_tdata[55] ),
        .\rx_tdata[55]_0 (\rx_tdata[55]_0 ),
        .rxdataout(rxdataout));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stat[29]_i_2 
       (.I0(lane_buf_ovr),
        .I1(\stat_reg[29] [1]),
        .I2(\stat_reg[29] [2]),
        .I3(\stat_reg[29] [0]),
        .I4(\stat_reg[29]_0 ),
        .O(ovr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1__0 
       (.I0(wr_addr[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1__0 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1__0 
       (.I0(wr_addr[1]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .O(\wr_addr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1__0 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .I2(wr_addr[2]),
        .I3(wr_addr[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1__0 
       (.I0(wr_addr[2]),
        .I1(wr_addr[1]),
        .I2(wr_addr[0]),
        .I3(wr_addr[3]),
        .I4(wr_addr[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1__0 
       (.I0(wr_addr[3]),
        .I1(wr_addr[0]),
        .I2(wr_addr[1]),
        .I3(wr_addr[2]),
        .I4(wr_addr[4]),
        .I5(wr_addr[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_addr[6]_i_1__0 
       (.I0(wr_addr[4]),
        .I1(wr_addr[2]),
        .I2(ovr_i_2__0_n_0),
        .I3(wr_addr[3]),
        .I4(wr_addr[5]),
        .I5(wr_addr[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[7]_i_2__0 
       (.I0(\wr_addr[7]_i_3__0_n_0 ),
        .I1(wr_addr[6]),
        .I2(wr_addr[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_addr[7]_i_3__0 
       (.I0(wr_addr[5]),
        .I1(wr_addr[3]),
        .I2(wr_addr[0]),
        .I3(wr_addr[1]),
        .I4(wr_addr[2]),
        .I5(wr_addr[4]),
        .O(\wr_addr[7]_i_3__0_n_0 ));
  FDRE \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(wr_addr[0]),
        .R(SR));
  FDRE \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(wr_addr[1]),
        .R(SR));
  FDRE \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wr_addr[2]_i_1__0_n_0 ),
        .Q(wr_addr[2]),
        .R(SR));
  FDRE \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(wr_addr[3]),
        .R(SR));
  FDRE \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(wr_addr[4]),
        .R(SR));
  FDRE \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(wr_addr[5]),
        .R(SR));
  FDRE \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(wr_addr[6]),
        .R(SR));
  FDRE \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(wr_addr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_buf_32" *) 
module jesd204_0_jesd204_v7_2_4_buf_32_88
   (first_val,
    rxdataout,
    Q,
    frame_error,
    \fil_lvl_reg[7]_0 ,
    lane_buf_ovr,
    buf_rst,
    first_val_reg_0,
    clk,
    read,
    \rx_tdata[23] ,
    \rx_tdata[23]_0 ,
    \rx_frame_error[2] ,
    fil_lvl1,
    SR,
    E,
    desc_data,
    \dout_reg[33] ,
    RAM_reg_192_255_33_35);
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [7:0]\fil_lvl_reg[7]_0 ;
  output [0:0]lane_buf_ovr;
  input buf_rst;
  input first_val_reg_0;
  input clk;
  input read;
  input [7:0]\rx_tdata[23] ;
  input [1:0]\rx_tdata[23]_0 ;
  input [0:0]\rx_frame_error[2] ;
  input fil_lvl1;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]desc_data;
  input [3:0]\dout_reg[33] ;
  input RAM_reg_192_255_33_35;

  wire [0:0]E;
  wire [35:0]Q;
  wire RAM_reg_192_255_33_35;
  wire [0:0]SR;
  wire buf_rst;
  wire clk;
  wire [31:0]desc_data;
  wire [3:0]\dout_reg[33] ;
  wire fil_lvl1;
  wire \fil_lvl[7]_i_3_n_0 ;
  wire [7:0]\fil_lvl_reg[7]_0 ;
  wire first_val;
  wire first_val_reg_0;
  wire [1:0]frame_error;
  wire [0:0]lane_buf_ovr;
  wire ovr_i_1_n_0;
  wire ovr_i_2_n_0;
  wire ovr_i_3_n_0;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire [7:0]rd_addr;
  wire \rd_addr[7]_i_1_n_0 ;
  wire \rd_addr[7]_i_3_n_0 ;
  wire read;
  wire [0:0]\rx_frame_error[2] ;
  wire [7:0]\rx_tdata[23] ;
  wire [1:0]\rx_tdata[23]_0 ;
  wire [15:0]rxdataout;
  wire [7:0]wr_addr;
  wire \wr_addr[2]_i_1_n_0 ;
  wire \wr_addr[7]_i_3_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \fil_lvl[0]_i_1 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[1]_i_1 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[2]_i_1 
       (.I0(\fil_lvl_reg[7]_0 [0]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fil_lvl[3]_i_1 
       (.I0(\fil_lvl_reg[7]_0 [1]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [2]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fil_lvl[4]_i_1 
       (.I0(\fil_lvl_reg[7]_0 [2]),
        .I1(\fil_lvl_reg[7]_0 [0]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [3]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fil_lvl[5]_i_1 
       (.I0(\fil_lvl_reg[7]_0 [3]),
        .I1(\fil_lvl_reg[7]_0 [1]),
        .I2(\fil_lvl_reg[7]_0 [0]),
        .I3(\fil_lvl_reg[7]_0 [2]),
        .I4(\fil_lvl_reg[7]_0 [4]),
        .I5(\fil_lvl_reg[7]_0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fil_lvl[6]_i_1 
       (.I0(\fil_lvl[7]_i_3_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fil_lvl[7]_i_2 
       (.I0(\fil_lvl[7]_i_3_n_0 ),
        .I1(\fil_lvl_reg[7]_0 [6]),
        .I2(\fil_lvl_reg[7]_0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fil_lvl[7]_i_3 
       (.I0(\fil_lvl_reg[7]_0 [5]),
        .I1(\fil_lvl_reg[7]_0 [3]),
        .I2(\fil_lvl_reg[7]_0 [1]),
        .I3(\fil_lvl_reg[7]_0 [0]),
        .I4(\fil_lvl_reg[7]_0 [2]),
        .I5(\fil_lvl_reg[7]_0 [4]),
        .O(\fil_lvl[7]_i_3_n_0 ));
  FDRE \fil_lvl_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(\fil_lvl_reg[7]_0 [0]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(\fil_lvl_reg[7]_0 [1]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(\fil_lvl_reg[7]_0 [2]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(\fil_lvl_reg[7]_0 [3]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(\fil_lvl_reg[7]_0 [4]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[5]),
        .Q(\fil_lvl_reg[7]_0 [5]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[6]),
        .Q(\fil_lvl_reg[7]_0 [6]),
        .R(buf_rst));
  FDRE \fil_lvl_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_in__0[7]),
        .Q(\fil_lvl_reg[7]_0 [7]),
        .R(buf_rst));
  FDRE first_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(first_val_reg_0),
        .Q(first_val),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    ovr_i_1
       (.I0(wr_addr[2]),
        .I1(wr_addr[3]),
        .I2(ovr_i_2_n_0),
        .I3(ovr_i_3_n_0),
        .I4(fil_lvl1),
        .I5(lane_buf_ovr),
        .O(ovr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ovr_i_2
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(ovr_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ovr_i_3
       (.I0(wr_addr[5]),
        .I1(wr_addr[4]),
        .I2(wr_addr[7]),
        .I3(wr_addr[6]),
        .O(ovr_i_3_n_0));
  FDRE ovr_reg
       (.C(clk),
        .CE(1'b1),
        .D(ovr_i_1_n_0),
        .Q(lane_buf_ovr),
        .R(buf_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1 
       (.I0(rd_addr[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1 
       (.I0(rd_addr[0]),
        .I1(rd_addr[1]),
        .I2(rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1 
       (.I0(rd_addr[1]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(rd_addr[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_1 
       (.I0(rd_addr[2]),
        .I1(rd_addr[0]),
        .I2(rd_addr[1]),
        .I3(rd_addr[3]),
        .I4(rd_addr[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rd_addr[5]_i_1 
       (.I0(rd_addr[3]),
        .I1(rd_addr[1]),
        .I2(rd_addr[0]),
        .I3(rd_addr[2]),
        .I4(rd_addr[4]),
        .I5(rd_addr[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[6]_i_1 
       (.I0(\rd_addr[7]_i_3_n_0 ),
        .I1(rd_addr[6]),
        .O(p_0_in__1[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \rd_addr[7]_i_1 
       (.I0(buf_rst),
        .I1(read),
        .O(\rd_addr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[7]_i_2 
       (.I0(\rd_addr[7]_i_3_n_0 ),
        .I1(rd_addr[6]),
        .I2(rd_addr[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_addr[7]_i_3 
       (.I0(rd_addr[5]),
        .I1(rd_addr[3]),
        .I2(rd_addr[1]),
        .I3(rd_addr[0]),
        .I4(rd_addr[2]),
        .I5(rd_addr[4]),
        .O(\rd_addr[7]_i_3_n_0 ));
  FDRE \rd_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rd_addr[0]),
        .R(\rd_addr[7]_i_1_n_0 ));
  FDRE \rd_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rd_addr[1]),
        .R(\rd_addr[7]_i_1_n_0 ));
  FDRE \rd_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rd_addr[2]),
        .R(\rd_addr[7]_i_1_n_0 ));
  FDRE \rd_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rd_addr[3]),
        .R(\rd_addr[7]_i_1_n_0 ));
  FDRE \rd_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rd_addr[4]),
        .R(\rd_addr[7]_i_1_n_0 ));
  FDRE \rd_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rd_addr[5]),
        .R(\rd_addr[7]_i_1_n_0 ));
  FDRE \rd_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rd_addr[6]),
        .R(\rd_addr[7]_i_1_n_0 ));
  FDRE \rd_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rd_addr[7]),
        .R(\rd_addr[7]_i_1_n_0 ));
  jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_97 rx_mem_dist_c
       (.Q(Q),
        .RAM_reg_192_255_33_35_0(wr_addr),
        .RAM_reg_192_255_33_35_1(RAM_reg_192_255_33_35),
        .clk(clk),
        .din({\dout_reg[33] ,desc_data}),
        .\dout_reg[0]_0 (rd_addr),
        .frame_error(frame_error),
        .\rx_frame_error[2] (\rx_frame_error[2] ),
        .\rx_tdata[23] (\rx_tdata[23] ),
        .\rx_tdata[23]_0 (\rx_tdata[23]_0 ),
        .rxdataout(rxdataout));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1 
       (.I0(wr_addr[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1 
       (.I0(wr_addr[1]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .O(\wr_addr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1 
       (.I0(wr_addr[0]),
        .I1(wr_addr[1]),
        .I2(wr_addr[2]),
        .I3(wr_addr[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_1 
       (.I0(wr_addr[2]),
        .I1(wr_addr[1]),
        .I2(wr_addr[0]),
        .I3(wr_addr[3]),
        .I4(wr_addr[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_addr[5]_i_1 
       (.I0(wr_addr[3]),
        .I1(wr_addr[0]),
        .I2(wr_addr[1]),
        .I3(wr_addr[2]),
        .I4(wr_addr[4]),
        .I5(wr_addr[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_addr[6]_i_1 
       (.I0(wr_addr[4]),
        .I1(wr_addr[2]),
        .I2(ovr_i_2_n_0),
        .I3(wr_addr[3]),
        .I4(wr_addr[5]),
        .I5(wr_addr[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[7]_i_2 
       (.I0(\wr_addr[7]_i_3_n_0 ),
        .I1(wr_addr[6]),
        .I2(wr_addr[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_addr[7]_i_3 
       (.I0(wr_addr[5]),
        .I1(wr_addr[3]),
        .I2(wr_addr[0]),
        .I3(wr_addr[1]),
        .I4(wr_addr[2]),
        .I5(wr_addr[4]),
        .O(\wr_addr[7]_i_3_n_0 ));
  FDRE \wr_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(wr_addr[0]),
        .R(SR));
  FDRE \wr_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(wr_addr[1]),
        .R(SR));
  FDRE \wr_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wr_addr[2]_i_1_n_0 ),
        .Q(wr_addr[2]),
        .R(SR));
  FDRE \wr_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(wr_addr[3]),
        .R(SR));
  FDRE \wr_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(wr_addr[4]),
        .R(SR));
  FDRE \wr_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(wr_addr[5]),
        .R(SR));
  FDRE \wr_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(wr_addr[6]),
        .R(SR));
  FDRE \wr_addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(wr_addr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_cgs_state_32" *) 
module jesd204_0_jesd204_v7_2_4_cgs_state_32
   (D,
    Q,
    \rx_cfg_lanes_in_use_reg[7] ,
    active_lanes,
    SR,
    \FSM_sequential_state_reg[3]_0 ,
    clk);
  output [0:0]D;
  output [3:0]Q;
  output \rx_cfg_lanes_in_use_reg[7] ;
  input [0:0]active_lanes;
  input [0:0]SR;
  input [3:0]\FSM_sequential_state_reg[3]_0 ;
  input clk;

  wire [0:0]D;
  wire [3:0]\FSM_sequential_state_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]active_lanes;
  wire clk;
  wire \rx_cfg_lanes_in_use_reg[7] ;

  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \deb_stat[1]_i_1__6 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    encomma_i_6
       (.I0(active_lanes),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\rx_cfg_lanes_in_use_reg[7] ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_cgs_state_32" *) 
module jesd204_0_jesd204_v7_2_4_cgs_state_32_18
   (D,
    Q,
    \rx_cfg_lanes_in_use_reg[6] ,
    active_lanes,
    SR,
    \FSM_sequential_state_reg[3]_0 ,
    clk);
  output [0:0]D;
  output [3:0]Q;
  output \rx_cfg_lanes_in_use_reg[6] ;
  input [0:0]active_lanes;
  input [0:0]SR;
  input [3:0]\FSM_sequential_state_reg[3]_0 ;
  input clk;

  wire [0:0]D;
  wire [3:0]\FSM_sequential_state_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]active_lanes;
  wire clk;
  wire \rx_cfg_lanes_in_use_reg[6] ;

  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \deb_stat[1]_i_1__5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    encomma_i_5
       (.I0(active_lanes),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\rx_cfg_lanes_in_use_reg[6] ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_cgs_state_32" *) 
module jesd204_0_jesd204_v7_2_4_cgs_state_32_30
   (D,
    Q,
    \rx_cfg_lanes_in_use_reg[5] ,
    active_lanes,
    encomma_i_2,
    encomma_i_2_0,
    encomma_i_2_1,
    SR,
    \FSM_sequential_state_reg[3]_0 ,
    clk);
  output [0:0]D;
  output [3:0]Q;
  output \rx_cfg_lanes_in_use_reg[5] ;
  input [1:0]active_lanes;
  input [0:0]encomma_i_2;
  input encomma_i_2_0;
  input encomma_i_2_1;
  input [0:0]SR;
  input [3:0]\FSM_sequential_state_reg[3]_0 ;
  input clk;

  wire [0:0]D;
  wire [3:0]\FSM_sequential_state_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [1:0]active_lanes;
  wire clk;
  wire [0:0]encomma_i_2;
  wire encomma_i_2_0;
  wire encomma_i_2_1;
  wire \rx_cfg_lanes_in_use_reg[5] ;

  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \deb_stat[1]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    encomma_i_4
       (.I0(active_lanes[1]),
        .I1(D),
        .I2(active_lanes[0]),
        .I3(encomma_i_2),
        .I4(encomma_i_2_0),
        .I5(encomma_i_2_1),
        .O(\rx_cfg_lanes_in_use_reg[5] ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_cgs_state_32" *) 
module jesd204_0_jesd204_v7_2_4_cgs_state_32_42
   (D,
    Q,
    SR,
    \FSM_sequential_state_reg[3]_0 ,
    clk);
  output [0:0]D;
  output [3:0]Q;
  input [0:0]SR;
  input [3:0]\FSM_sequential_state_reg[3]_0 ;
  input clk;

  wire [0:0]D;
  wire [3:0]\FSM_sequential_state_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clk;

  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \deb_stat[1]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_cgs_state_32" *) 
module jesd204_0_jesd204_v7_2_4_cgs_state_32_54
   (D,
    Q,
    SR,
    \FSM_sequential_state_reg[3]_0 ,
    clk);
  output [0:0]D;
  output [3:0]Q;
  input [0:0]SR;
  input [3:0]\FSM_sequential_state_reg[3]_0 ;
  input clk;

  wire [0:0]D;
  wire [3:0]\FSM_sequential_state_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clk;

  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \deb_stat[1]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_cgs_state_32" *) 
module jesd204_0_jesd204_v7_2_4_cgs_state_32_66
   (D,
    Q,
    encomma0,
    \rx_cfg_lanes_in_use_reg[1] ,
    core_rst,
    encomma_i_2_0,
    active_lanes,
    encomma_reg,
    SR,
    \FSM_sequential_state_reg[3]_0 ,
    clk);
  output [0:0]D;
  output [3:0]Q;
  output encomma0;
  output \rx_cfg_lanes_in_use_reg[1] ;
  input core_rst;
  input [2:0]encomma_i_2_0;
  input [3:0]active_lanes;
  input encomma_reg;
  input [0:0]SR;
  input [3:0]\FSM_sequential_state_reg[3]_0 ;
  input clk;

  wire [0:0]D;
  wire [3:0]\FSM_sequential_state_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]active_lanes;
  wire clk;
  wire core_rst;
  wire encomma0;
  wire [2:0]encomma_i_2_0;
  wire encomma_i_3_n_0;
  wire encomma_reg;
  wire \rx_cfg_lanes_in_use_reg[1] ;

  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \deb_stat[1]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D));
  LUT2 #(
    .INIT(4'hE)) 
    encomma_i_1
       (.I0(core_rst),
        .I1(\rx_cfg_lanes_in_use_reg[1] ),
        .O(encomma0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    encomma_i_2
       (.I0(encomma_i_3_n_0),
        .I1(encomma_i_2_0[1]),
        .I2(active_lanes[1]),
        .I3(encomma_i_2_0[0]),
        .I4(active_lanes[0]),
        .I5(encomma_reg),
        .O(\rx_cfg_lanes_in_use_reg[1] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    encomma_i_3
       (.I0(D),
        .I1(active_lanes[2]),
        .I2(encomma_i_2_0[2]),
        .I3(active_lanes[3]),
        .O(encomma_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_cgs_state_32" *) 
module jesd204_0_jesd204_v7_2_4_cgs_state_32_78
   (D,
    Q,
    SR,
    \FSM_sequential_state_reg[3]_0 ,
    clk);
  output [0:0]D;
  output [3:0]Q;
  input [0:0]SR;
  input [3:0]\FSM_sequential_state_reg[3]_0 ;
  input clk;

  wire [0:0]D;
  wire [3:0]\FSM_sequential_state_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clk;

  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \deb_stat[1]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_cgs_state_32" *) 
module jesd204_0_jesd204_v7_2_4_cgs_state_32_90
   (D,
    Q,
    SR,
    \FSM_sequential_state_reg[3]_0 ,
    clk);
  output [0:0]D;
  output [3:0]Q;
  input [0:0]SR;
  input [3:0]\FSM_sequential_state_reg[3]_0 ;
  input clk;

  wire [0:0]D;
  wire [3:0]\FSM_sequential_state_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clk;

  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s21:1011,s32:1100,s31:0010,s33:1010,s02:0011,s03:1101,s01:0101,s30:0001,sxx:0000,s11:1000,s13:0100,s23:0111,s12:0110,s22:1001" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \deb_stat[1]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_descram_32" *) 
module jesd204_0_jesd204_v7_2_4_descram_32
   (rx_cfg_scr_enable_reg,
    Q,
    p_34_in,
    p_1_in70_in,
    p_1_in68_in,
    p_1_in66_in,
    p_1_in64_in,
    p_1_in62_in,
    p_1_in58_in,
    p_1_in56_in,
    p_1_in54_in,
    p_1_in52_in,
    p_1_in50_in,
    p_1_in48_in,
    p_1_in46_in,
    \scram_r_reg[0]_0 ,
    scram_enable,
    D,
    clk,
    \scram_r_reg[7]_0 );
  output rx_cfg_scr_enable_reg;
  output [0:0]Q;
  output p_34_in;
  output p_1_in70_in;
  output p_1_in68_in;
  output p_1_in66_in;
  output p_1_in64_in;
  output p_1_in62_in;
  output p_1_in58_in;
  output p_1_in56_in;
  output p_1_in54_in;
  output p_1_in52_in;
  output p_1_in50_in;
  output p_1_in48_in;
  output p_1_in46_in;
  output \scram_r_reg[0]_0 ;
  input scram_enable;
  input [0:0]D;
  input clk;
  input [13:0]\scram_r_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire clk;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire rx_cfg_scr_enable_reg;
  wire scram_enable;
  wire \scram_r_reg[0]_0 ;
  wire [13:0]\scram_r_reg[7]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \scram_r[14]_i_1 
       (.I0(scram_enable),
        .O(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [6]),
        .Q(\scram_r_reg[0]_0 ),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [1]),
        .Q(p_1_in64_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [2]),
        .Q(p_1_in66_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [3]),
        .Q(p_1_in68_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [4]),
        .Q(p_1_in70_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [5]),
        .Q(p_34_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [7]),
        .Q(p_1_in46_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [8]),
        .Q(p_1_in48_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [9]),
        .Q(p_1_in50_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [10]),
        .Q(p_1_in52_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [11]),
        .Q(p_1_in54_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [12]),
        .Q(p_1_in56_in),
        .S(rx_cfg_scr_enable_reg));
  FDSE \scram_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [13]),
        .Q(p_1_in58_in),
        .S(rx_cfg_scr_enable_reg));
  FDRE \scram_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDSE \scram_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [0]),
        .Q(p_1_in62_in),
        .S(rx_cfg_scr_enable_reg));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_descram_32" *) 
module jesd204_0_jesd204_v7_2_4_descram_32_21
   (Q,
    p_34_in,
    p_1_in70_in,
    p_1_in68_in,
    p_1_in66_in,
    p_1_in64_in,
    p_1_in62_in,
    p_1_in58_in,
    p_1_in56_in,
    p_1_in54_in,
    p_1_in52_in,
    p_1_in50_in,
    p_1_in48_in,
    p_1_in46_in,
    \scram_r_reg[0]_0 ,
    D,
    clk,
    \scram_r_reg[0]_1 ,
    \scram_r_reg[7]_0 );
  output [0:0]Q;
  output p_34_in;
  output p_1_in70_in;
  output p_1_in68_in;
  output p_1_in66_in;
  output p_1_in64_in;
  output p_1_in62_in;
  output p_1_in58_in;
  output p_1_in56_in;
  output p_1_in54_in;
  output p_1_in52_in;
  output p_1_in50_in;
  output p_1_in48_in;
  output p_1_in46_in;
  output \scram_r_reg[0]_0 ;
  input [0:0]D;
  input clk;
  input \scram_r_reg[0]_1 ;
  input [13:0]\scram_r_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire clk;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire \scram_r_reg[0]_0 ;
  wire \scram_r_reg[0]_1 ;
  wire [13:0]\scram_r_reg[7]_0 ;

  FDSE \scram_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [6]),
        .Q(\scram_r_reg[0]_0 ),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [1]),
        .Q(p_1_in64_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [2]),
        .Q(p_1_in66_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [3]),
        .Q(p_1_in68_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [4]),
        .Q(p_1_in70_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [5]),
        .Q(p_34_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [7]),
        .Q(p_1_in46_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [8]),
        .Q(p_1_in48_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [9]),
        .Q(p_1_in50_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [10]),
        .Q(p_1_in52_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [11]),
        .Q(p_1_in54_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [12]),
        .Q(p_1_in56_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [13]),
        .Q(p_1_in58_in),
        .S(\scram_r_reg[0]_1 ));
  FDRE \scram_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDSE \scram_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [0]),
        .Q(p_1_in62_in),
        .S(\scram_r_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_descram_32" *) 
module jesd204_0_jesd204_v7_2_4_descram_32_33
   (Q,
    p_34_in,
    p_1_in70_in,
    p_1_in68_in,
    p_1_in66_in,
    p_1_in64_in,
    p_1_in62_in,
    p_1_in58_in,
    p_1_in56_in,
    p_1_in54_in,
    p_1_in52_in,
    p_1_in50_in,
    p_1_in48_in,
    p_1_in46_in,
    \scram_r_reg[0]_0 ,
    D,
    clk,
    \scram_r_reg[0]_1 ,
    \scram_r_reg[7]_0 );
  output [0:0]Q;
  output p_34_in;
  output p_1_in70_in;
  output p_1_in68_in;
  output p_1_in66_in;
  output p_1_in64_in;
  output p_1_in62_in;
  output p_1_in58_in;
  output p_1_in56_in;
  output p_1_in54_in;
  output p_1_in52_in;
  output p_1_in50_in;
  output p_1_in48_in;
  output p_1_in46_in;
  output \scram_r_reg[0]_0 ;
  input [0:0]D;
  input clk;
  input \scram_r_reg[0]_1 ;
  input [13:0]\scram_r_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire clk;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire \scram_r_reg[0]_0 ;
  wire \scram_r_reg[0]_1 ;
  wire [13:0]\scram_r_reg[7]_0 ;

  FDSE \scram_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [6]),
        .Q(\scram_r_reg[0]_0 ),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [1]),
        .Q(p_1_in64_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [2]),
        .Q(p_1_in66_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [3]),
        .Q(p_1_in68_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [4]),
        .Q(p_1_in70_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [5]),
        .Q(p_34_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [7]),
        .Q(p_1_in46_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [8]),
        .Q(p_1_in48_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [9]),
        .Q(p_1_in50_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [10]),
        .Q(p_1_in52_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [11]),
        .Q(p_1_in54_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [12]),
        .Q(p_1_in56_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [13]),
        .Q(p_1_in58_in),
        .S(\scram_r_reg[0]_1 ));
  FDRE \scram_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDSE \scram_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [0]),
        .Q(p_1_in62_in),
        .S(\scram_r_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_descram_32" *) 
module jesd204_0_jesd204_v7_2_4_descram_32_45
   (Q,
    p_34_in,
    p_1_in70_in,
    p_1_in68_in,
    p_1_in66_in,
    p_1_in64_in,
    p_1_in62_in,
    p_1_in58_in,
    p_1_in56_in,
    p_1_in54_in,
    p_1_in52_in,
    p_1_in50_in,
    p_1_in48_in,
    p_1_in46_in,
    \scram_r_reg[0]_0 ,
    D,
    clk,
    \scram_r_reg[0]_1 ,
    \scram_r_reg[7]_0 );
  output [0:0]Q;
  output p_34_in;
  output p_1_in70_in;
  output p_1_in68_in;
  output p_1_in66_in;
  output p_1_in64_in;
  output p_1_in62_in;
  output p_1_in58_in;
  output p_1_in56_in;
  output p_1_in54_in;
  output p_1_in52_in;
  output p_1_in50_in;
  output p_1_in48_in;
  output p_1_in46_in;
  output \scram_r_reg[0]_0 ;
  input [0:0]D;
  input clk;
  input \scram_r_reg[0]_1 ;
  input [13:0]\scram_r_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire clk;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire \scram_r_reg[0]_0 ;
  wire \scram_r_reg[0]_1 ;
  wire [13:0]\scram_r_reg[7]_0 ;

  FDSE \scram_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [6]),
        .Q(\scram_r_reg[0]_0 ),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [1]),
        .Q(p_1_in64_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [2]),
        .Q(p_1_in66_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [3]),
        .Q(p_1_in68_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [4]),
        .Q(p_1_in70_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [5]),
        .Q(p_34_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [7]),
        .Q(p_1_in46_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [8]),
        .Q(p_1_in48_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [9]),
        .Q(p_1_in50_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [10]),
        .Q(p_1_in52_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [11]),
        .Q(p_1_in54_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [12]),
        .Q(p_1_in56_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [13]),
        .Q(p_1_in58_in),
        .S(\scram_r_reg[0]_1 ));
  FDRE \scram_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDSE \scram_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [0]),
        .Q(p_1_in62_in),
        .S(\scram_r_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_descram_32" *) 
module jesd204_0_jesd204_v7_2_4_descram_32_57
   (Q,
    p_34_in,
    p_1_in70_in,
    p_1_in68_in,
    p_1_in66_in,
    p_1_in64_in,
    p_1_in62_in,
    p_1_in58_in,
    p_1_in56_in,
    p_1_in54_in,
    p_1_in52_in,
    p_1_in50_in,
    p_1_in48_in,
    p_1_in46_in,
    \scram_r_reg[0]_0 ,
    D,
    clk,
    \scram_r_reg[0]_1 ,
    \scram_r_reg[7]_0 );
  output [0:0]Q;
  output p_34_in;
  output p_1_in70_in;
  output p_1_in68_in;
  output p_1_in66_in;
  output p_1_in64_in;
  output p_1_in62_in;
  output p_1_in58_in;
  output p_1_in56_in;
  output p_1_in54_in;
  output p_1_in52_in;
  output p_1_in50_in;
  output p_1_in48_in;
  output p_1_in46_in;
  output \scram_r_reg[0]_0 ;
  input [0:0]D;
  input clk;
  input \scram_r_reg[0]_1 ;
  input [13:0]\scram_r_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire clk;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire \scram_r_reg[0]_0 ;
  wire \scram_r_reg[0]_1 ;
  wire [13:0]\scram_r_reg[7]_0 ;

  FDSE \scram_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [6]),
        .Q(\scram_r_reg[0]_0 ),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [1]),
        .Q(p_1_in64_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [2]),
        .Q(p_1_in66_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [3]),
        .Q(p_1_in68_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [4]),
        .Q(p_1_in70_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [5]),
        .Q(p_34_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [7]),
        .Q(p_1_in46_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [8]),
        .Q(p_1_in48_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [9]),
        .Q(p_1_in50_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [10]),
        .Q(p_1_in52_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [11]),
        .Q(p_1_in54_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [12]),
        .Q(p_1_in56_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [13]),
        .Q(p_1_in58_in),
        .S(\scram_r_reg[0]_1 ));
  FDRE \scram_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDSE \scram_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [0]),
        .Q(p_1_in62_in),
        .S(\scram_r_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_descram_32" *) 
module jesd204_0_jesd204_v7_2_4_descram_32_69
   (Q,
    p_34_in,
    p_1_in70_in,
    p_1_in68_in,
    p_1_in66_in,
    p_1_in64_in,
    p_1_in62_in,
    p_1_in58_in,
    p_1_in56_in,
    p_1_in54_in,
    p_1_in52_in,
    p_1_in50_in,
    p_1_in48_in,
    p_1_in46_in,
    \scram_r_reg[0]_0 ,
    D,
    clk,
    \scram_r_reg[0]_1 ,
    \scram_r_reg[7]_0 );
  output [0:0]Q;
  output p_34_in;
  output p_1_in70_in;
  output p_1_in68_in;
  output p_1_in66_in;
  output p_1_in64_in;
  output p_1_in62_in;
  output p_1_in58_in;
  output p_1_in56_in;
  output p_1_in54_in;
  output p_1_in52_in;
  output p_1_in50_in;
  output p_1_in48_in;
  output p_1_in46_in;
  output \scram_r_reg[0]_0 ;
  input [0:0]D;
  input clk;
  input \scram_r_reg[0]_1 ;
  input [13:0]\scram_r_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire clk;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire \scram_r_reg[0]_0 ;
  wire \scram_r_reg[0]_1 ;
  wire [13:0]\scram_r_reg[7]_0 ;

  FDSE \scram_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [6]),
        .Q(\scram_r_reg[0]_0 ),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [1]),
        .Q(p_1_in64_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [2]),
        .Q(p_1_in66_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [3]),
        .Q(p_1_in68_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [4]),
        .Q(p_1_in70_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [5]),
        .Q(p_34_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [7]),
        .Q(p_1_in46_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [8]),
        .Q(p_1_in48_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [9]),
        .Q(p_1_in50_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [10]),
        .Q(p_1_in52_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [11]),
        .Q(p_1_in54_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [12]),
        .Q(p_1_in56_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [13]),
        .Q(p_1_in58_in),
        .S(\scram_r_reg[0]_1 ));
  FDRE \scram_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDSE \scram_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [0]),
        .Q(p_1_in62_in),
        .S(\scram_r_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_descram_32" *) 
module jesd204_0_jesd204_v7_2_4_descram_32_81
   (Q,
    p_34_in,
    p_1_in70_in,
    p_1_in68_in,
    p_1_in66_in,
    p_1_in64_in,
    p_1_in62_in,
    p_1_in58_in,
    p_1_in56_in,
    p_1_in54_in,
    p_1_in52_in,
    p_1_in50_in,
    p_1_in48_in,
    p_1_in46_in,
    \scram_r_reg[0]_0 ,
    D,
    clk,
    \scram_r_reg[0]_1 ,
    \scram_r_reg[7]_0 );
  output [0:0]Q;
  output p_34_in;
  output p_1_in70_in;
  output p_1_in68_in;
  output p_1_in66_in;
  output p_1_in64_in;
  output p_1_in62_in;
  output p_1_in58_in;
  output p_1_in56_in;
  output p_1_in54_in;
  output p_1_in52_in;
  output p_1_in50_in;
  output p_1_in48_in;
  output p_1_in46_in;
  output \scram_r_reg[0]_0 ;
  input [0:0]D;
  input clk;
  input \scram_r_reg[0]_1 ;
  input [13:0]\scram_r_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire clk;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire \scram_r_reg[0]_0 ;
  wire \scram_r_reg[0]_1 ;
  wire [13:0]\scram_r_reg[7]_0 ;

  FDSE \scram_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [6]),
        .Q(\scram_r_reg[0]_0 ),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [1]),
        .Q(p_1_in64_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [2]),
        .Q(p_1_in66_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [3]),
        .Q(p_1_in68_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [4]),
        .Q(p_1_in70_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [5]),
        .Q(p_34_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [7]),
        .Q(p_1_in46_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [8]),
        .Q(p_1_in48_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [9]),
        .Q(p_1_in50_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [10]),
        .Q(p_1_in52_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [11]),
        .Q(p_1_in54_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [12]),
        .Q(p_1_in56_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [13]),
        .Q(p_1_in58_in),
        .S(\scram_r_reg[0]_1 ));
  FDRE \scram_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDSE \scram_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [0]),
        .Q(p_1_in62_in),
        .S(\scram_r_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_descram_32" *) 
module jesd204_0_jesd204_v7_2_4_descram_32_93
   (p_1_in60_in,
    p_34_in,
    p_1_in70_in,
    p_1_in68_in,
    p_1_in66_in,
    p_1_in64_in,
    p_1_in62_in,
    p_1_in58_in,
    p_1_in56_in,
    p_1_in54_in,
    p_1_in52_in,
    p_1_in50_in,
    p_1_in48_in,
    p_1_in46_in,
    \scram_r_reg[0]_0 ,
    p_0_in21_in,
    clk,
    \scram_r_reg[0]_1 ,
    \scram_r_reg[7]_0 );
  output p_1_in60_in;
  output p_34_in;
  output p_1_in70_in;
  output p_1_in68_in;
  output p_1_in66_in;
  output p_1_in64_in;
  output p_1_in62_in;
  output p_1_in58_in;
  output p_1_in56_in;
  output p_1_in54_in;
  output p_1_in52_in;
  output p_1_in50_in;
  output p_1_in48_in;
  output p_1_in46_in;
  output \scram_r_reg[0]_0 ;
  input p_0_in21_in;
  input clk;
  input \scram_r_reg[0]_1 ;
  input [13:0]\scram_r_reg[7]_0 ;

  wire clk;
  wire p_0_in21_in;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in60_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire \scram_r_reg[0]_0 ;
  wire \scram_r_reg[0]_1 ;
  wire [13:0]\scram_r_reg[7]_0 ;

  FDSE \scram_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [6]),
        .Q(\scram_r_reg[0]_0 ),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [1]),
        .Q(p_1_in64_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [2]),
        .Q(p_1_in66_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [3]),
        .Q(p_1_in68_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [4]),
        .Q(p_1_in70_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [5]),
        .Q(p_34_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [7]),
        .Q(p_1_in46_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [8]),
        .Q(p_1_in48_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [9]),
        .Q(p_1_in50_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [10]),
        .Q(p_1_in52_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [11]),
        .Q(p_1_in54_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [12]),
        .Q(p_1_in56_in),
        .S(\scram_r_reg[0]_1 ));
  FDSE \scram_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [13]),
        .Q(p_1_in58_in),
        .S(\scram_r_reg[0]_1 ));
  FDRE \scram_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in21_in),
        .Q(p_1_in60_in),
        .R(1'b0));
  FDSE \scram_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\scram_r_reg[7]_0 [0]),
        .Q(p_1_in62_in),
        .S(\scram_r_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_32
   (in_sync_reg,
    rxdatavalid,
    start_of_frame,
    start_of_multiframe,
    end_of_frame,
    end_of_multiframe,
    rxdataout,
    frame_error,
    init0,
    init1,
    init2,
    init3,
    test_err_count,
    test_ila_count,
    test_mf_count,
    rx_buffer_adjust,
    rx_sync,
    encommaalign,
    sysref_captured,
    rxstatus,
    rxstatus2,
    octets_per_frame,
    rx_buffer_delay,
    frames_per_multiframe,
    sysref_always,
    test_modes,
    clk,
    support_lane_sync,
    scram_enable,
    rst,
    active_lanes,
    rxstatus_read,
    rxdata,
    rxcharisk,
    rxdisperr,
    rxnotintable,
    rxstatus2_read,
    sysref_in,
    sysref_resync,
    subclass,
    lmfc_pulse_delay,
    disable_error_reporting);
  output in_sync_reg;
  output rxdatavalid;
  output [3:0]start_of_frame;
  output [3:0]start_of_multiframe;
  output [3:0]end_of_frame;
  output [3:0]end_of_multiframe;
  output [255:0]rxdataout;
  output [31:0]frame_error;
  output [247:0]init0;
  output [247:0]init1;
  output [231:0]init2;
  output [95:0]init3;
  output [255:0]test_err_count;
  output [255:0]test_ila_count;
  output [255:0]test_mf_count;
  output [65:0]rx_buffer_adjust;
  output rx_sync;
  output encommaalign;
  output sysref_captured;
  output [26:0]rxstatus;
  output [31:0]rxstatus2;
  input [7:0]octets_per_frame;
  input [9:0]rx_buffer_delay;
  input [4:0]frames_per_multiframe;
  input sysref_always;
  input [1:0]test_modes;
  input clk;
  input support_lane_sync;
  input scram_enable;
  input rst;
  input [7:0]active_lanes;
  input rxstatus_read;
  input [255:0]rxdata;
  input [31:0]rxcharisk;
  input [31:0]rxdisperr;
  input [31:0]rxnotintable;
  input rxstatus2_read;
  input sysref_in;
  input sysref_resync;
  input [1:0]subclass;
  input [3:0]lmfc_pulse_delay;
  input disable_error_reporting;

  wire [7:0]active_lanes;
  wire alarm;
  wire alig_deb_ila;
  wire alig_deb_ila_14;
  wire alig_deb_ila_19;
  wire alig_deb_ila_24;
  wire alig_deb_ila_29;
  wire alig_deb_ila_34;
  wire alig_deb_ila_4;
  wire alig_deb_ila_9;
  wire \align_c/started_ila0 ;
  wire \align_c/started_ila0_1 ;
  wire \align_c/started_ila0_11 ;
  wire \align_c/started_ila0_16 ;
  wire \align_c/started_ila0_21 ;
  wire \align_c/started_ila0_26 ;
  wire \align_c/started_ila0_31 ;
  wire \align_c/started_ila0_6 ;
  wire align_out_c_n_198;
  wire align_out_c_n_199;
  wire align_out_c_n_200;
  wire align_out_c_n_201;
  wire align_out_c_n_202;
  wire align_out_c_n_203;
  wire align_out_c_n_204;
  wire align_out_c_n_205;
  wire align_out_c_n_229;
  wire all_sta;
  wire [1:0]buf_add0;
  wire \buf_c/first_val ;
  wire \buf_c/first_val_13 ;
  wire \buf_c/first_val_18 ;
  wire \buf_c/first_val_23 ;
  wire \buf_c/first_val_28 ;
  wire \buf_c/first_val_3 ;
  wire \buf_c/first_val_33 ;
  wire \buf_c/first_val_8 ;
  wire cgs_req0;
  wire cgs_rst;
  wire cgs_rst_35;
  wire cgs_rst_36;
  wire cgs_rst_37;
  wire cgs_rst_38;
  wire cgs_rst_39;
  wire cgs_rst_40;
  wire cgs_rst_41;
  wire clk;
  wire [3:0]comma_is_q;
  wire [3:0]comma_is_q_12;
  wire [3:0]comma_is_q_17;
  wire [3:0]comma_is_q_2;
  wire [3:0]comma_is_q_22;
  wire [3:0]comma_is_q_27;
  wire [3:0]comma_is_q_32;
  wire [3:0]comma_is_q_7;
  wire core_rst;
  wire disable_error_reporting;
  wire efcnt;
  wire emcnt;
  wire encomma0;
  wire encommaalign;
  wire [3:0]end_of_frame;
  wire [3:0]end_of_multiframe;
  wire [3:3]eof_d;
  wire eof_int;
  wire [3:3]eomf_d;
  wire err_rep;
  wire first_val_i_1__0_n_0;
  wire first_val_i_1__1_n_0;
  wire first_val_i_1__2_n_0;
  wire first_val_i_1__3_n_0;
  wire first_val_i_1__4_n_0;
  wire first_val_i_1__5_n_0;
  wire first_val_i_1__6_n_0;
  wire first_val_i_1_n_0;
  wire [31:0]frame_error;
  wire [4:0]frames_per_multiframe;
  wire [31:24]\g_lane_shift[1].d1 ;
  wire [3:3]\g_lane_shift[1].e1 ;
  wire [31:24]\g_lane_shift[2].d1 ;
  wire [3:3]\g_lane_shift[2].e1 ;
  wire [31:24]\g_lane_shift[3].d1 ;
  wire [3:3]\g_lane_shift[3].e1 ;
  wire [31:24]\g_lane_shift[4].d1 ;
  wire [3:3]\g_lane_shift[4].e1 ;
  wire [31:24]\g_lane_shift[5].d1 ;
  wire [3:3]\g_lane_shift[5].e1 ;
  wire [31:24]\g_lane_shift[6].d1 ;
  wire [3:3]\g_lane_shift[6].e1 ;
  wire [31:24]\g_lane_shift[7].d1 ;
  wire [3:3]\g_lane_shift[7].e1 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_236 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_247 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_248 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_249 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_250 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_253 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_254 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_255 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_260 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_261 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_3 ;
  wire \g_rx_lanes[0].rx_lane_32_c_n_79 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_245 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_246 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_247 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_248 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_255 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_256 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_257 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_258 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_259 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_3 ;
  wire \g_rx_lanes[1].rx_lane_32_c_n_79 ;
  wire \g_rx_lanes[2].rx_lane_32_c_n_246 ;
  wire \g_rx_lanes[2].rx_lane_32_c_n_247 ;
  wire \g_rx_lanes[2].rx_lane_32_c_n_248 ;
  wire \g_rx_lanes[2].rx_lane_32_c_n_249 ;
  wire \g_rx_lanes[2].rx_lane_32_c_n_256 ;
  wire \g_rx_lanes[2].rx_lane_32_c_n_257 ;
  wire \g_rx_lanes[2].rx_lane_32_c_n_3 ;
  wire \g_rx_lanes[2].rx_lane_32_c_n_79 ;
  wire \g_rx_lanes[3].rx_lane_32_c_n_2 ;
  wire \g_rx_lanes[3].rx_lane_32_c_n_245 ;
  wire \g_rx_lanes[3].rx_lane_32_c_n_246 ;
  wire \g_rx_lanes[3].rx_lane_32_c_n_247 ;
  wire \g_rx_lanes[3].rx_lane_32_c_n_248 ;
  wire \g_rx_lanes[3].rx_lane_32_c_n_263 ;
  wire \g_rx_lanes[3].rx_lane_32_c_n_268 ;
  wire \g_rx_lanes[3].rx_lane_32_c_n_269 ;
  wire \g_rx_lanes[3].rx_lane_32_c_n_270 ;
  wire \g_rx_lanes[3].rx_lane_32_c_n_78 ;
  wire \g_rx_lanes[4].rx_lane_32_c_n_245 ;
  wire \g_rx_lanes[4].rx_lane_32_c_n_246 ;
  wire \g_rx_lanes[4].rx_lane_32_c_n_247 ;
  wire \g_rx_lanes[4].rx_lane_32_c_n_248 ;
  wire \g_rx_lanes[4].rx_lane_32_c_n_255 ;
  wire \g_rx_lanes[4].rx_lane_32_c_n_256 ;
  wire \g_rx_lanes[4].rx_lane_32_c_n_3 ;
  wire \g_rx_lanes[4].rx_lane_32_c_n_79 ;
  wire \g_rx_lanes[5].rx_lane_32_c_n_246 ;
  wire \g_rx_lanes[5].rx_lane_32_c_n_247 ;
  wire \g_rx_lanes[5].rx_lane_32_c_n_248 ;
  wire \g_rx_lanes[5].rx_lane_32_c_n_249 ;
  wire \g_rx_lanes[5].rx_lane_32_c_n_255 ;
  wire \g_rx_lanes[5].rx_lane_32_c_n_256 ;
  wire \g_rx_lanes[5].rx_lane_32_c_n_257 ;
  wire \g_rx_lanes[5].rx_lane_32_c_n_3 ;
  wire \g_rx_lanes[5].rx_lane_32_c_n_79 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_177 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_246 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_247 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_248 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_249 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_251 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_252 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_253 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_254 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_259 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_260 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_261 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_262 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_263 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_264 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_265 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_3 ;
  wire \g_rx_lanes[6].rx_lane_32_c_n_79 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_2 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_232 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_247 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_248 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_249 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_250 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_256 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_257 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_258 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_259 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_260 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_3 ;
  wire \g_rx_lanes[7].rx_lane_32_c_n_79 ;
  wire ila_error_i_1__0_n_0;
  wire ila_error_i_1__1_n_0;
  wire ila_error_i_1__2_n_0;
  wire ila_error_i_1__3_n_0;
  wire ila_error_i_1__4_n_0;
  wire ila_error_i_1__5_n_0;
  wire ila_error_i_1__6_n_0;
  wire ila_error_i_1_n_0;
  wire in_sync_reg;
  wire [247:0]init0;
  wire [247:0]init1;
  wire [231:0]init2;
  wire [95:0]init3;
  wire [7:0]lane_alig_resync;
  wire [7:0]lane_buf_ovr;
  wire [4:0]lane_cgs;
  wire [255:0]lane_data;
  wire [31:0]lane_err;
  wire [7:0]lane_err_rep;
  wire [7:0]lane_k4;
  wire [1:0]lane_offs_out;
  wire [1:0]\lane_offs_out[0]__0 ;
  wire [1:0]\lane_offs_out[1]__0 ;
  wire [1:0]\lane_offs_out[2]_2 ;
  wire [1:0]\lane_offs_out[4]_6 ;
  wire [1:0]\lane_offs_out[5]_8 ;
  wire [1:0]\lane_offs_out[6]_10 ;
  wire \lane_offs_val[0]_0 ;
  wire \lane_offs_val[1]_1 ;
  wire \lane_offs_val[2]_3 ;
  wire \lane_offs_val[4]_7 ;
  wire \lane_offs_val[5]_9 ;
  wire \lane_offs_val[6]_11 ;
  wire [7:0]lane_sta;
  wire lmfc_c_n_10;
  wire lmfc_c_n_13;
  wire lmfc_c_n_14;
  wire lmfc_c_n_2;
  wire lmfc_c_n_27;
  wire lmfc_c_n_28;
  wire lmfc_c_n_29;
  wire lmfc_c_n_30;
  wire lmfc_c_n_31;
  wire lmfc_c_n_6;
  wire lmfc_c_n_8;
  wire lmfc_c_n_9;
  wire lmfc_pulse;
  wire [3:0]lmfc_pulse_delay;
  wire lmfc_resync;
  wire [3:0]meta_eof;
  wire [3:0]meta_eomf;
  wire meta_pred_c_n_0;
  wire meta_pred_c_n_1;
  wire meta_pred_c_n_10;
  wire meta_pred_c_n_11;
  wire meta_pred_c_n_12;
  wire meta_pred_c_n_13;
  wire meta_pred_c_n_14;
  wire meta_pred_c_n_15;
  wire meta_pred_c_n_2;
  wire meta_pred_c_n_20;
  wire meta_pred_c_n_21;
  wire meta_pred_c_n_26;
  wire meta_pred_c_n_27;
  wire meta_pred_c_n_3;
  wire meta_pred_c_n_32;
  wire meta_pred_c_n_33;
  wire meta_pred_c_n_38;
  wire meta_pred_c_n_4;
  wire meta_pred_c_n_41;
  wire meta_pred_c_n_42;
  wire meta_pred_c_n_43;
  wire meta_pred_c_n_44;
  wire meta_pred_c_n_45;
  wire meta_pred_c_n_46;
  wire meta_pred_c_n_47;
  wire meta_pred_c_n_48;
  wire meta_pred_c_n_49;
  wire meta_pred_c_n_5;
  wire meta_pred_c_n_50;
  wire meta_pred_c_n_51;
  wire meta_pred_c_n_52;
  wire meta_pred_c_n_53;
  wire meta_pred_c_n_54;
  wire meta_pred_c_n_55;
  wire meta_pred_c_n_56;
  wire meta_pred_c_n_57;
  wire meta_pred_c_n_58;
  wire meta_pred_c_n_59;
  wire meta_pred_c_n_6;
  wire meta_pred_c_n_60;
  wire meta_pred_c_n_61;
  wire meta_pred_c_n_62;
  wire meta_pred_c_n_63;
  wire meta_pred_c_n_64;
  wire meta_pred_c_n_65;
  wire meta_pred_c_n_7;
  wire meta_pred_c_n_8;
  wire meta_pred_c_n_9;
  wire [3:0]meta_sof;
  wire [3:0]meta_somf;
  wire [2:0]min_lane;
  wire min_lane0;
  wire \min_lane[0]_i_1_n_0 ;
  wire \min_lane[0]_i_2_n_0 ;
  wire \min_lane[0]_i_4_n_0 ;
  wire \min_lane[1]_i_1_n_0 ;
  wire \min_lane[1]_i_2_n_0 ;
  wire \min_lane[1]_i_3_n_0 ;
  wire \min_lane[1]_i_4_n_0 ;
  wire \min_lane[2]_i_1_n_0 ;
  wire [7:0]octets_per_frame;
  wire [1:0]offs_r;
  wire opmf__0_carry__0_i_10_n_0;
  wire opmf__0_carry__0_i_11_n_0;
  wire opmf__0_carry__0_i_12_n_0;
  wire opmf__0_carry__0_i_13_n_0;
  wire opmf__0_carry__0_i_1_n_0;
  wire opmf__0_carry__0_i_2_n_0;
  wire opmf__0_carry__0_i_3_n_0;
  wire opmf__0_carry__0_i_4_n_0;
  wire opmf__0_carry__0_i_5_n_0;
  wire opmf__0_carry__0_i_6_n_0;
  wire opmf__0_carry__0_i_7_n_0;
  wire opmf__0_carry__0_i_8_n_0;
  wire opmf__0_carry__0_i_9_n_0;
  wire opmf__0_carry__0_n_0;
  wire opmf__0_carry__0_n_1;
  wire opmf__0_carry__0_n_2;
  wire opmf__0_carry__0_n_3;
  wire opmf__0_carry__0_n_4;
  wire opmf__0_carry__0_n_5;
  wire opmf__0_carry__0_n_6;
  wire opmf__0_carry__0_n_7;
  wire opmf__0_carry__1_i_1_n_0;
  wire opmf__0_carry__1_i_2_n_0;
  wire opmf__0_carry__1_i_3_n_0;
  wire opmf__0_carry__1_i_5_n_0;
  wire opmf__0_carry__1_i_6_n_0;
  wire opmf__0_carry__1_i_7_n_0;
  wire opmf__0_carry__1_n_3;
  wire opmf__0_carry__1_n_6;
  wire opmf__0_carry__1_n_7;
  wire opmf__0_carry_n_0;
  wire opmf__0_carry_n_1;
  wire opmf__0_carry_n_2;
  wire opmf__0_carry_n_3;
  wire opmf__0_carry_n_4;
  wire opmf__0_carry_n_5;
  wire opmf__0_carry_n_6;
  wire opmf__0_carry_n_7;
  wire opmf__28_carry__0_n_1;
  wire opmf__28_carry__0_n_2;
  wire opmf__28_carry__0_n_3;
  wire opmf__28_carry__0_n_4;
  wire opmf__28_carry__0_n_5;
  wire opmf__28_carry__0_n_6;
  wire opmf__28_carry__0_n_7;
  wire opmf__28_carry_n_0;
  wire opmf__28_carry_n_1;
  wire opmf__28_carry_n_2;
  wire opmf__28_carry_n_3;
  wire opmf__28_carry_n_4;
  wire opmf__28_carry_n_5;
  wire opmf__28_carry_n_6;
  wire opmf__28_carry_n_7;
  wire [1:0]out_shift;
  wire out_stall;
  wire [6:0]p_0_out;
  wire p_111_out;
  wire [2:0]p_123_out;
  wire p_150_out;
  wire [2:0]p_162_out;
  wire p_189_out;
  wire [2:0]p_201_out;
  wire p_228_out;
  wire [2:0]p_240_out;
  wire p_267_out;
  wire [2:0]p_279_out;
  wire p_306_out;
  wire p_33_out;
  wire [2:0]p_45_out;
  wire [2:0]p_6_out;
  wire p_72_out;
  wire [2:0]p_84_out;
  wire read;
  wire ready;
  wire ready_pulse;
  wire rep_pulse;
  wire resync;
  wire resync_to;
  wire resync_trig;
  wire resync_trig_r;
  wire rst;
  wire [65:0]rx_buffer_adjust;
  wire [9:0]rx_buffer_delay;
  wire rx_sync;
  wire [31:0]rxcharisk;
  wire [255:0]rxdata;
  wire [255:0]rxdataout;
  wire rxdatavalid;
  wire [31:0]rxdisperr;
  wire [31:0]rxnotintable;
  wire [26:0]rxstatus;
  wire [31:0]rxstatus2;
  wire rxstatus2_read;
  wire rxstatus_read;
  wire scram_enable;
  wire [1:0]sel;
  wire [3:3]sof_d;
  wire [3:3]somf_d;
  wire [3:3]somf_int;
  wire start_i_1__0_n_0;
  wire start_i_1__1_n_0;
  wire start_i_1__2_n_0;
  wire start_i_1__3_n_0;
  wire start_i_1__4_n_0;
  wire start_i_1__5_n_0;
  wire start_i_1__6_n_0;
  wire start_i_1_n_0;
  wire [3:0]start_of_frame;
  wire [3:0]start_of_multiframe;
  wire started_ila_i_1__0_n_0;
  wire started_ila_i_1__1_n_0;
  wire started_ila_i_1__2_n_0;
  wire started_ila_i_1__3_n_0;
  wire started_ila_i_1__4_n_0;
  wire started_ila_i_1__5_n_0;
  wire started_ila_i_1__6_n_0;
  wire started_ila_i_1_n_0;
  wire [31:0]stat2_lane;
  wire \stat[23]_i_1_n_0 ;
  wire \stat[29]_i_1_n_0 ;
  wire \stat[30]_i_1_n_0 ;
  wire \stat[31]_i_1_n_0 ;
  wire [1:0]subclass;
  wire support_lane_sync;
  wire sync_c_n_19;
  wire sync_c_n_20;
  wire sync_c_n_21;
  wire sync_c_n_22;
  wire sync_c_n_23;
  wire sync_c_n_24;
  wire sync_c_n_25;
  wire sync_c_n_26;
  wire sync_c_n_27;
  wire sync_c_n_28;
  wire sync_c_n_29;
  wire sync_c_n_30;
  wire sync_c_n_32;
  wire sync_c_n_33;
  wire sync_c_n_34;
  wire sync_c_n_35;
  wire sync_c_n_7;
  wire sync_c_n_9;
  wire syncn0;
  wire sysr_r10;
  wire sysref_always;
  wire sysref_captured;
  wire sysref_in;
  wire sysref_resync;
  wire [255:0]test_err_count;
  wire [255:0]test_ila_count;
  wire [255:0]test_mf_count;
  wire [1:0]test_modes;
  wire \testm_c/ila_error0 ;
  wire \testm_c/ila_error0_0 ;
  wire \testm_c/ila_error0_10 ;
  wire \testm_c/ila_error0_15 ;
  wire \testm_c/ila_error0_20 ;
  wire \testm_c/ila_error0_25 ;
  wire \testm_c/ila_error0_30 ;
  wire \testm_c/ila_error0_5 ;
  wire val_d;
  wire [3:1]NLW_opmf__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_opmf__0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_opmf__28_carry__0_CO_UNCONNECTED;

  jesd204_0_jesd204_v7_2_4_rx_align_out_32 align_out_c
       (.Q(sof_d),
        .SR(lmfc_c_n_14),
        .clk(clk),
        .\data_d_reg[255]_0 ({\g_lane_shift[7].d1 ,\g_lane_shift[6].d1 ,\g_lane_shift[5].d1 ,\g_lane_shift[4].d1 ,\g_lane_shift[3].d1 ,\g_lane_shift[2].d1 ,\g_lane_shift[1].d1 ,align_out_c_n_198,align_out_c_n_199,align_out_c_n_200,align_out_c_n_201,align_out_c_n_202,align_out_c_n_203,align_out_c_n_204,align_out_c_n_205}),
        .end_of_frame(end_of_frame[1:0]),
        .end_of_multiframe(end_of_multiframe[1:0]),
        .\eof_d_reg[3]_0 (eof_d),
        .\eof_d_reg[3]_1 (meta_eof),
        .\eomf_d_reg[3]_0 (eomf_d),
        .\eomf_d_reg[3]_1 (meta_eomf),
        .\err_d_reg[31]_0 ({\g_lane_shift[7].e1 ,\g_lane_shift[6].e1 ,\g_lane_shift[5].e1 ,\g_lane_shift[4].e1 ,\g_lane_shift[3].e1 ,\g_lane_shift[2].e1 ,\g_lane_shift[1].e1 ,align_out_c_n_229}),
        .frame_error({frame_error[29:28],frame_error[25:24],frame_error[21:20],frame_error[17:16],frame_error[13:12],frame_error[9:8],frame_error[5:4],frame_error[1:0]}),
        .lane_data(lane_data),
        .lane_err(lane_err),
        .out_stall(out_stall),
        .read(read),
        .\rx_tdata[239] (out_shift),
        .rxdataout({rxdataout[239:224],rxdataout[207:192],rxdataout[175:160],rxdataout[143:128],rxdataout[111:96],rxdataout[79:64],rxdataout[47:32],rxdataout[15:0]}),
        .rxdatavalid(rxdatavalid),
        .\sof_d_reg[3]_0 (meta_sof),
        .\somf_d_reg[3]_0 (somf_d),
        .\somf_d_reg[3]_1 (meta_somf),
        .start_of_frame(start_of_frame[1:0]),
        .start_of_multiframe(start_of_multiframe[1:0]),
        .val_d(val_d),
        .val_ds_reg_0(lmfc_c_n_13));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_val_i_1
       (.I0(read),
        .I1(p_306_out),
        .I2(\buf_c/first_val ),
        .O(first_val_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_val_i_1__0
       (.I0(read),
        .I1(p_267_out),
        .I2(\buf_c/first_val_3 ),
        .O(first_val_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_val_i_1__1
       (.I0(read),
        .I1(p_228_out),
        .I2(\buf_c/first_val_8 ),
        .O(first_val_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_val_i_1__2
       (.I0(read),
        .I1(p_189_out),
        .I2(\buf_c/first_val_13 ),
        .O(first_val_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_val_i_1__3
       (.I0(read),
        .I1(p_150_out),
        .I2(\buf_c/first_val_18 ),
        .O(first_val_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_val_i_1__4
       (.I0(read),
        .I1(p_111_out),
        .I2(\buf_c/first_val_23 ),
        .O(first_val_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_val_i_1__5
       (.I0(read),
        .I1(p_72_out),
        .I2(\buf_c/first_val_28 ),
        .O(first_val_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    first_val_i_1__6
       (.I0(read),
        .I1(p_33_out),
        .I2(\buf_c/first_val_33 ),
        .O(first_val_i_1__6_n_0));
  jesd204_0_jesd204_v7_2_4_rx_lane_32 \g_rx_lanes[0].rx_lane_32_c 
       (.D(lane_cgs[0]),
        .O({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .Q({lane_err[3:0],lane_data[31:0]}),
        .SR(cgs_rst_41),
        .active_lanes({active_lanes[3],active_lanes[0]}),
        .alig_deb_ila(alig_deb_ila),
        .all_sta_reg(lane_sta[3]),
        .all_sta_reg_0(\g_rx_lanes[4].rx_lane_32_c_n_255 ),
        .buf_rst_reg_0(sync_c_n_33),
        .\char_d1_reg[0]_0 (\g_rx_lanes[0].rx_lane_32_c_n_248 ),
        .\char_d1_reg[2]_0 (\g_rx_lanes[0].rx_lane_32_c_n_250 ),
        .clk(clk),
        .\data_d1_reg[15]_0 (\g_rx_lanes[0].rx_lane_32_c_n_247 ),
        .\data_d1_reg[31]_0 (\g_rx_lanes[0].rx_lane_32_c_n_249 ),
        .\deb_stat_reg[3]_0 (stat2_lane[3:0]),
        .\efcnt_reg[0] (\g_rx_lanes[6].rx_lane_32_c_n_253 ),
        .\efcnt_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_254 ),
        .\emcnt_reg[3] ({opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .\emcnt_reg[6] (\g_rx_lanes[6].rx_lane_32_c_n_177 ),
        .\emcnt_reg[7] (\g_rx_lanes[6].rx_lane_32_c_n_251 ),
        .\emcnt_reg[9] ({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .\eof_int_reg[0] (\g_rx_lanes[6].rx_lane_32_c_n_264 ),
        .\eof_int_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_265 ),
        .\eof_int_reg[3] (\g_rx_lanes[6].rx_lane_32_c_n_252 ),
        .\fil_lvl_reg[7] (rx_buffer_adjust[7:0]),
        .first_val(\buf_c/first_val ),
        .first_val_reg(first_val_i_1_n_0),
        .frame_error(frame_error[3:2]),
        .ila_error0(\testm_c/ila_error0 ),
        .ila_error_reg(ila_error_i_1_n_0),
        .init0(init0[30:0]),
        .init1(init1[30:0]),
        .init2(init2[28:0]),
        .init3(init3[11:0]),
        .\is_q_ds_reg[3] (comma_is_q),
        .k285_test_reg(\g_rx_lanes[7].rx_lane_32_c_n_3 ),
        .k4(lane_k4[3]),
        .lane_alig_resync(lane_alig_resync[0]),
        .lane_buf_ovr(lane_buf_ovr[0]),
        .lane_err_rep(lane_err_rep[0]),
        .lane_k4(lane_k4[0]),
        .\lane_offs_val[0]_0 (\lane_offs_val[0]_0 ),
        .lane_sta(lane_sta[0]),
        .octets_per_frame(octets_per_frame),
        .\offs_out_reg[1] (\lane_offs_out[0]__0 ),
        .opmf__0_carry(\g_rx_lanes[0].rx_lane_32_c_n_253 ),
        .p_279_out(p_279_out),
        .p_306_out(p_306_out),
        .read(read),
        .resync_trig_r_i_4(\g_rx_lanes[1].rx_lane_32_c_n_259 ),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[0] (\g_rx_lanes[0].rx_lane_32_c_n_79 ),
        .\rx_cfg_lanes_in_use_reg[0]_0 (\g_rx_lanes[0].rx_lane_32_c_n_260 ),
        .\rx_cfg_octets_per_frame_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_255 ),
        .\rx_cfg_octets_per_frame_reg[4] (\g_rx_lanes[0].rx_lane_32_c_n_254 ),
        .\rx_cfg_octets_per_frame_reg[6] (\g_rx_lanes[0].rx_lane_32_c_n_236 ),
        .\rx_frame_error[2] (align_out_c_n_229),
        .\rx_tdata[23] ({align_out_c_n_198,align_out_c_n_199,align_out_c_n_200,align_out_c_n_201,align_out_c_n_202,align_out_c_n_203,align_out_c_n_204,align_out_c_n_205}),
        .\rx_tdata[23]_0 (out_shift),
        .rxcharisk(rxcharisk[3:0]),
        .rxdata(rxdata[31:0]),
        .rxdataout(rxdataout[31:16]),
        .rxdisperr(rxdisperr[3:0]),
        .rxnotintable(rxnotintable[3:0]),
        .rxstatus2_read(rxstatus2_read),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .\scram_r_reg[0] (\g_rx_lanes[7].rx_lane_32_c_n_232 ),
        .sta_ds_reg(\g_rx_lanes[0].rx_lane_32_c_n_261 ),
        .sta_ds_reg_0(in_sync_reg),
        .start_reg(\g_rx_lanes[0].rx_lane_32_c_n_3 ),
        .start_reg_0(start_i_1_n_0),
        .started_ila0(\align_c/started_ila0 ),
        .started_ila_reg(started_ila_i_1_n_0),
        .support_lane_sync(support_lane_sync),
        .test_err_count(test_err_count[31:0]),
        .test_ila_count(test_ila_count[31:0]),
        .test_mf_count(test_mf_count[31:0]),
        .test_modes(test_modes));
  jesd204_0_jesd204_v7_2_4_rx_lane_32_7 \g_rx_lanes[1].rx_lane_32_c 
       (.D(lane_cgs[1]),
        .O({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .Q({lane_err[7:4],lane_data[63:32]}),
        .SR(cgs_rst_40),
        .active_lanes({active_lanes[7:5],active_lanes[2:1]}),
        .alig_deb_ila(alig_deb_ila_4),
        .alig_resync_reg(\g_rx_lanes[1].rx_lane_32_c_n_257 ),
        .all_sta_reg({lane_sta[6:5],lane_sta[2]}),
        .all_sta_reg_0(\g_rx_lanes[0].rx_lane_32_c_n_261 ),
        .buf_rst_reg_0(sync_c_n_33),
        .\char_d1_reg[0]_0 (\g_rx_lanes[1].rx_lane_32_c_n_246 ),
        .\char_d1_reg[2]_0 (\g_rx_lanes[1].rx_lane_32_c_n_248 ),
        .clk(clk),
        .\data_d1_reg[15]_0 (\g_rx_lanes[1].rx_lane_32_c_n_245 ),
        .\data_d1_reg[31]_0 (\g_rx_lanes[1].rx_lane_32_c_n_247 ),
        .\deb_stat_reg[3]_0 (stat2_lane[7:4]),
        .\efcnt_reg[0] (\g_rx_lanes[0].rx_lane_32_c_n_236 ),
        .\efcnt_reg[0]_0 (\g_rx_lanes[6].rx_lane_32_c_n_253 ),
        .\efcnt_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_254 ),
        .\efcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_255 ),
        .\emcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_253 ),
        .\emcnt_reg[3] ({opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .\emcnt_reg[6] (\g_rx_lanes[6].rx_lane_32_c_n_177 ),
        .\emcnt_reg[7] (\g_rx_lanes[6].rx_lane_32_c_n_251 ),
        .\emcnt_reg[9] ({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .\eof_int_reg[0] (\g_rx_lanes[6].rx_lane_32_c_n_264 ),
        .\eof_int_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_265 ),
        .\eof_int_reg[3] (\g_rx_lanes[0].rx_lane_32_c_n_254 ),
        .\eof_int_reg[3]_0 (\g_rx_lanes[6].rx_lane_32_c_n_252 ),
        .err_cur_reg({lane_err_rep[7],lane_err_rep[4],lane_err_rep[2]}),
        .err_cur_reg_0(\g_rx_lanes[6].rx_lane_32_c_n_263 ),
        .err_rep(err_rep),
        .\fil_lvl_reg[7] (rx_buffer_adjust[15:8]),
        .first_val(\buf_c/first_val_3 ),
        .first_val_reg(first_val_i_1__0_n_0),
        .frame_error(frame_error[7:6]),
        .ila_error0(\testm_c/ila_error0_0 ),
        .ila_error_reg(ila_error_i_1__0_n_0),
        .init0(init0[61:31]),
        .init1(init1[61:31]),
        .init2(init2[57:29]),
        .init3(init3[23:12]),
        .\is_q_ds_reg[3] (comma_is_q_2),
        .k285_test_reg(\g_rx_lanes[7].rx_lane_32_c_n_3 ),
        .k4_ds_reg(\g_rx_lanes[1].rx_lane_32_c_n_259 ),
        .lane_k4(lane_k4[1]),
        .\lane_offs_val[1]_1 (\lane_offs_val[1]_1 ),
        .lane_sta(lane_sta[1]),
        .lmfc_resync(lmfc_resync),
        .lmfc_resync_reg(\g_rx_lanes[1].rx_lane_32_c_n_256 ),
        .octets_per_frame(octets_per_frame),
        .\offs_out_reg[1] (\lane_offs_out[1]__0 ),
        .ovr_reg(\g_rx_lanes[1].rx_lane_32_c_n_258 ),
        .p_240_out(p_240_out),
        .p_267_out(p_267_out),
        .read(read),
        .resync_trig_r_i_9(lane_k4[7:6]),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[1] (\g_rx_lanes[1].rx_lane_32_c_n_79 ),
        .\rx_cfg_lanes_in_use_reg[5] (\g_rx_lanes[1].rx_lane_32_c_n_255 ),
        .\rx_frame_error[6] (\g_lane_shift[1].e1 ),
        .\rx_tdata[55] (\g_lane_shift[1].d1 ),
        .\rx_tdata[55]_0 (out_shift),
        .rxcharisk(rxcharisk[7:4]),
        .rxdata(rxdata[63:32]),
        .rxdataout(rxdataout[63:48]),
        .rxdisperr(rxdisperr[7:4]),
        .rxnotintable(rxnotintable[7:4]),
        .rxstatus2_read(rxstatus2_read),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .\scram_r_reg[0] (\g_rx_lanes[7].rx_lane_32_c_n_232 ),
        .sta_ds_reg(in_sync_reg),
        .start_reg(\g_rx_lanes[1].rx_lane_32_c_n_3 ),
        .start_reg_0(start_i_1__0_n_0),
        .started_ila0(\align_c/started_ila0_1 ),
        .started_ila_reg(started_ila_i_1__0_n_0),
        .\stat_reg[29] ({lane_buf_ovr[7],lane_buf_ovr[4],lane_buf_ovr[2]}),
        .\stat_reg[29]_0 (\g_rx_lanes[6].rx_lane_32_c_n_260 ),
        .\stat_reg[31] ({lane_alig_resync[7],lane_alig_resync[4],lane_alig_resync[2]}),
        .\stat_reg[31]_0 (\g_rx_lanes[6].rx_lane_32_c_n_261 ),
        .support_lane_sync(support_lane_sync),
        .test_err_count(test_err_count[63:32]),
        .test_ila_count(test_ila_count[63:32]),
        .test_mf_count(test_mf_count[63:32]),
        .test_modes(test_modes));
  jesd204_0_jesd204_v7_2_4_rx_lane_32_8 \g_rx_lanes[2].rx_lane_32_c 
       (.O({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .Q({lane_err[11:8],lane_data[95:64]}),
        .SR(cgs_rst_39),
        .active_lanes(active_lanes[3:0]),
        .alig_deb_ila(alig_deb_ila_9),
        .alig_resync_reg(lane_alig_resync[2]),
        .buf_rst_reg_0(sync_c_n_33),
        .\char_d1_reg[0]_0 (\g_rx_lanes[2].rx_lane_32_c_n_247 ),
        .\char_d1_reg[2]_0 (\g_rx_lanes[2].rx_lane_32_c_n_249 ),
        .clk(clk),
        .core_rst(core_rst),
        .\data_d1_reg[15]_0 (\g_rx_lanes[2].rx_lane_32_c_n_246 ),
        .\data_d1_reg[31]_0 (\g_rx_lanes[2].rx_lane_32_c_n_248 ),
        .\deb_stat_reg[3]_0 (stat2_lane[11:8]),
        .\efcnt_reg[0] (\g_rx_lanes[0].rx_lane_32_c_n_236 ),
        .\efcnt_reg[0]_0 (\g_rx_lanes[6].rx_lane_32_c_n_253 ),
        .\efcnt_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_254 ),
        .\efcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_255 ),
        .\emcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_253 ),
        .\emcnt_reg[3] ({opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .\emcnt_reg[6] (\g_rx_lanes[6].rx_lane_32_c_n_177 ),
        .\emcnt_reg[7] (\g_rx_lanes[6].rx_lane_32_c_n_251 ),
        .\emcnt_reg[9] ({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .encomma0(encomma0),
        .encomma_i_2({lane_cgs[3],lane_cgs[1:0]}),
        .encomma_reg(\g_rx_lanes[5].rx_lane_32_c_n_255 ),
        .\eof_int_reg[0] (\g_rx_lanes[6].rx_lane_32_c_n_264 ),
        .\eof_int_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_265 ),
        .\eof_int_reg[3] (\g_rx_lanes[0].rx_lane_32_c_n_254 ),
        .\eof_int_reg[3]_0 (\g_rx_lanes[6].rx_lane_32_c_n_252 ),
        .err_rep_reg(lane_err_rep[2]),
        .\fil_lvl_reg[7] (rx_buffer_adjust[23:16]),
        .first_val(\buf_c/first_val_8 ),
        .first_val_reg(first_val_i_1__1_n_0),
        .frame_error(frame_error[11:10]),
        .ila_error0(\testm_c/ila_error0_5 ),
        .ila_error_reg(ila_error_i_1__1_n_0),
        .init0(init0[92:62]),
        .init1(init1[92:62]),
        .init2(init2[86:58]),
        .init3(init3[35:24]),
        .\is_q_ds_reg[3] (comma_is_q_7),
        .k285_test_reg(\g_rx_lanes[7].rx_lane_32_c_n_3 ),
        .lane_k4(lane_k4[2]),
        .\lane_offs_val[2]_3 (\lane_offs_val[2]_3 ),
        .octets_per_frame(octets_per_frame),
        .\offs_out_reg[1] (\lane_offs_out[2]_2 ),
        .ovr_reg(lane_buf_ovr[2]),
        .p_201_out(p_201_out),
        .p_228_out(p_228_out),
        .p_306_out(p_306_out),
        .read(read),
        .ready_r1_reg(\g_rx_lanes[5].rx_lane_32_c_n_257 ),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[1] (\g_rx_lanes[2].rx_lane_32_c_n_256 ),
        .\rx_cfg_lanes_in_use_reg[2] (\g_rx_lanes[2].rx_lane_32_c_n_79 ),
        .\rx_cfg_lanes_in_use_reg[2]_0 (\g_rx_lanes[2].rx_lane_32_c_n_257 ),
        .\rx_frame_error[10] (\g_lane_shift[2].e1 ),
        .\rx_tdata[87] (\g_lane_shift[2].d1 ),
        .\rx_tdata[87]_0 (out_shift),
        .rxcharisk(rxcharisk[11:8]),
        .rxdata(rxdata[95:64]),
        .rxdataout(rxdataout[95:80]),
        .rxdisperr(rxdisperr[11:8]),
        .rxnotintable(rxnotintable[11:8]),
        .rxstatus2_read(rxstatus2_read),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .\scram_r_reg[0] (\g_rx_lanes[7].rx_lane_32_c_n_232 ),
        .sta_ds_reg(lane_sta[2]),
        .sta_ds_reg_0(in_sync_reg),
        .start_reg(\g_rx_lanes[2].rx_lane_32_c_n_3 ),
        .start_reg_0(start_i_1__1_n_0),
        .started_ila0(\align_c/started_ila0_6 ),
        .started_ila_reg(started_ila_i_1__1_n_0),
        .support_lane_sync(support_lane_sync),
        .test_err_count(test_err_count[95:64]),
        .test_ila_count(test_ila_count[95:64]),
        .test_mf_count(test_mf_count[95:64]),
        .test_modes(test_modes));
  jesd204_0_jesd204_v7_2_4_rx_lane_32_9 \g_rx_lanes[3].rx_lane_32_c 
       (.D(lane_cgs[3]),
        .E({p_0_out[6:4],p_0_out[2:0]}),
        .O({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .Q({lane_err[15:12],lane_data[127:96]}),
        .SR(cgs_rst_38),
        .active_lanes(active_lanes[3]),
        .alig_deb_ila(alig_deb_ila_14),
        .all_sta(all_sta),
        .buf_rst_reg_0(sync_c_n_33),
        .cgs_req0(cgs_req0),
        .\char_d1_reg[0]_0 (\g_rx_lanes[3].rx_lane_32_c_n_246 ),
        .\char_d1_reg[2]_0 (\g_rx_lanes[3].rx_lane_32_c_n_248 ),
        .clk(clk),
        .\data_d1_reg[15]_0 (\g_rx_lanes[3].rx_lane_32_c_n_245 ),
        .\data_d1_reg[31]_0 (\g_rx_lanes[3].rx_lane_32_c_n_247 ),
        .\deb_stat_reg[3]_0 (stat2_lane[15:12]),
        .\efcnt_reg[0] (\g_rx_lanes[0].rx_lane_32_c_n_236 ),
        .\efcnt_reg[0]_0 (\g_rx_lanes[6].rx_lane_32_c_n_253 ),
        .\efcnt_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_254 ),
        .\efcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_255 ),
        .\emcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_253 ),
        .\emcnt_reg[3] ({opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .\emcnt_reg[6] (\g_rx_lanes[6].rx_lane_32_c_n_177 ),
        .\emcnt_reg[7] (\g_rx_lanes[6].rx_lane_32_c_n_251 ),
        .\emcnt_reg[9] ({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .\eof_int_reg[0] (\g_rx_lanes[6].rx_lane_32_c_n_264 ),
        .\eof_int_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_265 ),
        .\eof_int_reg[3] (\g_rx_lanes[0].rx_lane_32_c_n_254 ),
        .\eof_int_reg[3]_0 (\g_rx_lanes[6].rx_lane_32_c_n_252 ),
        .\fil_lvl_reg[7] (rx_buffer_adjust[31:24]),
        .first_val(\buf_c/first_val_13 ),
        .first_val_reg(first_val_i_1__2_n_0),
        .frame_error(frame_error[15:14]),
        .ila_error0(\testm_c/ila_error0_10 ),
        .ila_error_reg(ila_error_i_1__2_n_0),
        .init0(init0[123:93]),
        .init1(init1[123:93]),
        .init2(init2[115:87]),
        .init3(init3[47:36]),
        .\is_q_ds_reg[3] (comma_is_q_12),
        .k285_test_reg(\g_rx_lanes[7].rx_lane_32_c_n_3 ),
        .k4(lane_k4[3]),
        .lane_alig_resync(lane_alig_resync[3]),
        .lane_buf_ovr(lane_buf_ovr[3]),
        .lane_err_rep(lane_err_rep[3]),
        .lane_offs_out(lane_offs_out),
        .\lane_offs_val[0]_0 (\lane_offs_val[0]_0 ),
        .\lane_offs_val[1]_1 (\lane_offs_val[1]_1 ),
        .\lane_offs_val[2]_3 (\lane_offs_val[2]_3 ),
        .min_lane(min_lane),
        .\min_lane_reg[2] (\g_rx_lanes[3].rx_lane_32_c_n_263 ),
        .octets_per_frame(octets_per_frame),
        .\offs_r_reg[0] (buf_add0),
        .\offs_r_reg[0]_0 (\g_rx_lanes[3].rx_lane_32_c_n_269 ),
        .\offs_r_reg[0]_1 (\g_rx_lanes[7].rx_lane_32_c_n_258 ),
        .\offs_r_reg[0]_2 (\g_rx_lanes[7].rx_lane_32_c_n_259 ),
        .\offs_r_reg[1] (\g_rx_lanes[3].rx_lane_32_c_n_268 ),
        .\offs_r_reg[1]_0 (offs_r),
        .\offs_r_reg[1]_1 (\g_rx_lanes[7].rx_lane_32_c_n_257 ),
        .p_162_out(p_162_out),
        .p_189_out(p_189_out),
        .read(read),
        .resync(resync),
        .resync_reg(\g_rx_lanes[3].rx_lane_32_c_n_270 ),
        .resync_trig(resync_trig),
        .resync_trig_r(resync_trig_r),
        .resync_trig_r_reg(\g_rx_lanes[2].rx_lane_32_c_n_256 ),
        .resync_trig_r_reg_0(\g_rx_lanes[1].rx_lane_32_c_n_256 ),
        .resync_trig_r_reg_1(\g_rx_lanes[6].rx_lane_32_c_n_262 ),
        .resync_trig_r_reg_2(\g_rx_lanes[4].rx_lane_32_c_n_256 ),
        .resync_trig_r_reg_3(\g_rx_lanes[5].rx_lane_32_c_n_256 ),
        .resync_trig_r_reg_4(\g_rx_lanes[7].rx_lane_32_c_n_260 ),
        .rst(rst),
        .rx_buffer_delay(rx_buffer_delay[1:0]),
        .\rx_cfg_lanes_in_use_reg[3] (\g_rx_lanes[3].rx_lane_32_c_n_78 ),
        .\rx_frame_error[14] (\g_lane_shift[3].e1 ),
        .\rx_tdata[119] (\g_lane_shift[3].d1 ),
        .\rx_tdata[119]_0 (out_shift),
        .rxcharisk(rxcharisk[15:12]),
        .rxdata(rxdata[127:96]),
        .rxdataout(rxdataout[127:112]),
        .rxdisperr(rxdisperr[15:12]),
        .rxnotintable(rxnotintable[15:12]),
        .rxstatus2_read(rxstatus2_read),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .\scram_r_reg[0] (\g_rx_lanes[7].rx_lane_32_c_n_232 ),
        .sel(sel),
        .\sel[1]_i_2 (\lane_offs_out[2]_2 ),
        .\sel[1]_i_2_0 (\lane_offs_out[1]__0 ),
        .\sel[1]_i_2_1 (\lane_offs_out[0]__0 ),
        .sta_ds_reg(lane_sta[3]),
        .sta_ds_reg_0(in_sync_reg),
        .start_reg(\g_rx_lanes[3].rx_lane_32_c_n_2 ),
        .start_reg_0(start_i_1__2_n_0),
        .started_ila0(\align_c/started_ila0_11 ),
        .started_ila_reg(started_ila_i_1__2_n_0),
        .support_lane_sync(support_lane_sync),
        .syncn0(syncn0),
        .test_err_count(test_err_count[127:96]),
        .test_ila_count(test_ila_count[127:96]),
        .test_mf_count(test_mf_count[127:96]),
        .test_modes(test_modes));
  jesd204_0_jesd204_v7_2_4_rx_lane_32_10 \g_rx_lanes[4].rx_lane_32_c 
       (.D(lane_cgs[4]),
        .O({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .Q({lane_err[19:16],lane_data[159:128]}),
        .SR(cgs_rst_37),
        .active_lanes({active_lanes[7],active_lanes[4],active_lanes[0]}),
        .alig_deb_ila(alig_deb_ila_19),
        .alig_resync_reg(lane_alig_resync[4]),
        .all_sta_i_3({lane_sta[7],lane_sta[0]}),
        .buf_rst_reg_0(sync_c_n_33),
        .\char_d1_reg[0]_0 (\g_rx_lanes[4].rx_lane_32_c_n_246 ),
        .\char_d1_reg[2]_0 (\g_rx_lanes[4].rx_lane_32_c_n_248 ),
        .clk(clk),
        .\data_d1_reg[15]_0 (\g_rx_lanes[4].rx_lane_32_c_n_245 ),
        .\data_d1_reg[31]_0 (\g_rx_lanes[4].rx_lane_32_c_n_247 ),
        .\deb_stat_reg[3]_0 (stat2_lane[19:16]),
        .\efcnt_reg[0] (\g_rx_lanes[0].rx_lane_32_c_n_236 ),
        .\efcnt_reg[0]_0 (\g_rx_lanes[6].rx_lane_32_c_n_253 ),
        .\efcnt_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_254 ),
        .\efcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_255 ),
        .\emcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_253 ),
        .\emcnt_reg[3] ({opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .\emcnt_reg[6] (\g_rx_lanes[6].rx_lane_32_c_n_177 ),
        .\emcnt_reg[7] (\g_rx_lanes[6].rx_lane_32_c_n_251 ),
        .\emcnt_reg[9] ({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .\eof_int_reg[0] (\g_rx_lanes[6].rx_lane_32_c_n_264 ),
        .\eof_int_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_265 ),
        .\eof_int_reg[3] (\g_rx_lanes[0].rx_lane_32_c_n_254 ),
        .\eof_int_reg[3]_0 (\g_rx_lanes[6].rx_lane_32_c_n_252 ),
        .err_rep_reg(lane_err_rep[4]),
        .\fil_lvl_reg[7] (rx_buffer_adjust[39:32]),
        .first_val(\buf_c/first_val_18 ),
        .first_val_reg(first_val_i_1__3_n_0),
        .frame_error(frame_error[19:18]),
        .ila_error0(\testm_c/ila_error0_15 ),
        .ila_error_reg(ila_error_i_1__3_n_0),
        .init0(init0[154:124]),
        .init1(init1[154:124]),
        .init2(init2[144:116]),
        .init3(init3[59:48]),
        .\is_q_ds_reg[3] (comma_is_q_17),
        .k285_test_reg(\g_rx_lanes[7].rx_lane_32_c_n_3 ),
        .lane_k4(lane_k4[4]),
        .\lane_offs_val[4]_7 (\lane_offs_val[4]_7 ),
        .octets_per_frame(octets_per_frame),
        .\offs_out_reg[1] (\lane_offs_out[4]_6 ),
        .ovr_reg(lane_buf_ovr[4]),
        .p_123_out(p_123_out),
        .p_150_out(p_150_out),
        .read(read),
        .resync_trig_r_i_2(lane_k4[0]),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[4] (\g_rx_lanes[4].rx_lane_32_c_n_79 ),
        .\rx_cfg_lanes_in_use_reg[4]_0 (\g_rx_lanes[4].rx_lane_32_c_n_255 ),
        .\rx_frame_error[18] (\g_lane_shift[4].e1 ),
        .\rx_tdata[151] (\g_lane_shift[4].d1 ),
        .\rx_tdata[151]_0 (out_shift),
        .rxcharisk(rxcharisk[19:16]),
        .rxdata(rxdata[159:128]),
        .rxdataout(rxdataout[159:144]),
        .rxdisperr(rxdisperr[19:16]),
        .rxnotintable(rxnotintable[19:16]),
        .rxstatus2_read(rxstatus2_read),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .\scram_r_reg[0] (\g_rx_lanes[7].rx_lane_32_c_n_232 ),
        .sta_ds_reg(\g_rx_lanes[4].rx_lane_32_c_n_256 ),
        .sta_ds_reg_0(in_sync_reg),
        .start_reg(\g_rx_lanes[4].rx_lane_32_c_n_3 ),
        .start_reg_0(start_i_1__3_n_0),
        .started_ila0(\align_c/started_ila0_16 ),
        .started_ila_reg(started_ila_i_1__3_n_0),
        .support_lane_sync(support_lane_sync),
        .test_err_count(test_err_count[159:128]),
        .test_ila_count(test_ila_count[159:128]),
        .test_mf_count(test_mf_count[159:128]),
        .test_modes(test_modes));
  jesd204_0_jesd204_v7_2_4_rx_lane_32_11 \g_rx_lanes[5].rx_lane_32_c 
       (.D(lane_cgs[4]),
        .O({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .Q({lane_err[23:20],lane_data[191:160]}),
        .SR(cgs_rst_36),
        .active_lanes({active_lanes[5:4],active_lanes[2:1]}),
        .alig_deb_ila(alig_deb_ila_24),
        .buf_rst_reg_0(sync_c_n_33),
        .\char_d1_reg[0]_0 (\g_rx_lanes[5].rx_lane_32_c_n_247 ),
        .\char_d1_reg[2]_0 (\g_rx_lanes[5].rx_lane_32_c_n_249 ),
        .clk(clk),
        .\data_d1_reg[15]_0 (\g_rx_lanes[5].rx_lane_32_c_n_246 ),
        .\data_d1_reg[31]_0 (\g_rx_lanes[5].rx_lane_32_c_n_248 ),
        .\deb_stat_reg[3]_0 (stat2_lane[23:20]),
        .\efcnt_reg[0] (\g_rx_lanes[0].rx_lane_32_c_n_236 ),
        .\efcnt_reg[0]_0 (\g_rx_lanes[6].rx_lane_32_c_n_253 ),
        .\efcnt_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_254 ),
        .\efcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_255 ),
        .\emcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_253 ),
        .\emcnt_reg[3] ({opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .\emcnt_reg[6] (\g_rx_lanes[6].rx_lane_32_c_n_177 ),
        .\emcnt_reg[7] (\g_rx_lanes[6].rx_lane_32_c_n_251 ),
        .\emcnt_reg[9] ({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .encomma_i_2(\g_rx_lanes[6].rx_lane_32_c_n_259 ),
        .encomma_i_2_0(\g_rx_lanes[7].rx_lane_32_c_n_256 ),
        .\eof_int_reg[0] (\g_rx_lanes[6].rx_lane_32_c_n_264 ),
        .\eof_int_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_265 ),
        .\eof_int_reg[3] (\g_rx_lanes[0].rx_lane_32_c_n_254 ),
        .\eof_int_reg[3]_0 (\g_rx_lanes[6].rx_lane_32_c_n_252 ),
        .\fil_lvl_reg[7] (rx_buffer_adjust[47:40]),
        .first_val(\buf_c/first_val_23 ),
        .first_val_reg(first_val_i_1__4_n_0),
        .frame_error(frame_error[23:22]),
        .ila_error0(\testm_c/ila_error0_20 ),
        .ila_error_reg(ila_error_i_1__4_n_0),
        .init0(init0[185:155]),
        .init1(init1[185:155]),
        .init2(init2[173:145]),
        .init3(init3[71:60]),
        .\is_q_ds_reg[3] (comma_is_q_22),
        .k285_test_reg(\g_rx_lanes[7].rx_lane_32_c_n_3 ),
        .lane_alig_resync(lane_alig_resync[5]),
        .lane_buf_ovr(lane_buf_ovr[5]),
        .lane_err_rep(lane_err_rep[5]),
        .lane_k4(lane_k4[5]),
        .\lane_offs_val[5]_9 (\lane_offs_val[5]_9 ),
        .octets_per_frame(octets_per_frame),
        .\offs_out_reg[1] (\lane_offs_out[5]_8 ),
        .p_111_out(p_111_out),
        .p_267_out(p_267_out),
        .p_84_out(p_84_out),
        .read(read),
        .resync_trig_r_i_2(lane_sta[2]),
        .resync_trig_r_i_2_0(lane_k4[2]),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[5] (\g_rx_lanes[5].rx_lane_32_c_n_79 ),
        .\rx_cfg_lanes_in_use_reg[5]_0 (\g_rx_lanes[5].rx_lane_32_c_n_255 ),
        .\rx_frame_error[22] (\g_lane_shift[5].e1 ),
        .\rx_tdata[183] (\g_lane_shift[5].d1 ),
        .\rx_tdata[183]_0 (out_shift),
        .rxcharisk(rxcharisk[23:20]),
        .rxdata(rxdata[191:160]),
        .rxdataout(rxdataout[191:176]),
        .rxdisperr(rxdisperr[23:20]),
        .rxnotintable(rxnotintable[23:20]),
        .rxstatus2_read(rxstatus2_read),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .\scram_r_reg[0] (\g_rx_lanes[7].rx_lane_32_c_n_232 ),
        .sta_ds_reg(lane_sta[5]),
        .sta_ds_reg_0(\g_rx_lanes[5].rx_lane_32_c_n_256 ),
        .sta_ds_reg_1(in_sync_reg),
        .start_reg(\g_rx_lanes[5].rx_lane_32_c_n_3 ),
        .start_reg_0(start_i_1__4_n_0),
        .started_ila0(\align_c/started_ila0_21 ),
        .started_ila_reg(started_ila_i_1__4_n_0),
        .support_lane_sync(support_lane_sync),
        .test_err_count(test_err_count[191:160]),
        .test_ila_count(test_ila_count[191:160]),
        .test_mf_count(test_mf_count[191:160]),
        .test_modes(test_modes),
        .val_ds_reg(\g_rx_lanes[5].rx_lane_32_c_n_257 ));
  jesd204_0_jesd204_v7_2_4_rx_lane_32_12 \g_rx_lanes[6].rx_lane_32_c 
       (.O({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .Q({lane_err[27:24],lane_data[223:192]}),
        .SR(cgs_rst_35),
        .active_lanes({active_lanes[6:4],active_lanes[2]}),
        .alig_deb_ila(alig_deb_ila_29),
        .alig_resync_reg(\g_rx_lanes[6].rx_lane_32_c_n_261 ),
        .buf_rst_reg_0(sync_c_n_33),
        .\char_d1_reg[0]_0 (\g_rx_lanes[6].rx_lane_32_c_n_247 ),
        .\char_d1_reg[2]_0 (\g_rx_lanes[6].rx_lane_32_c_n_249 ),
        .clk(clk),
        .\data_d1_reg[15]_0 (\g_rx_lanes[6].rx_lane_32_c_n_246 ),
        .\data_d1_reg[31]_0 (\g_rx_lanes[6].rx_lane_32_c_n_248 ),
        .\deb_stat_reg[3]_0 (stat2_lane[27:24]),
        .\efcnt_reg[0] (\g_rx_lanes[0].rx_lane_32_c_n_236 ),
        .\efcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_255 ),
        .\emcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_253 ),
        .\emcnt_reg[3] ({opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .\emcnt_reg[9] ({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .\eof_int_reg[3] (\g_rx_lanes[0].rx_lane_32_c_n_254 ),
        .err_cur_i_2({lane_err_rep[5],lane_err_rep[3],lane_err_rep[0]}),
        .err_rep_reg(\g_rx_lanes[6].rx_lane_32_c_n_263 ),
        .\fil_lvl_reg[7] (rx_buffer_adjust[55:48]),
        .first_val(\buf_c/first_val_28 ),
        .first_val_reg(first_val_i_1__5_n_0),
        .frame_error(frame_error[27:26]),
        .ila_error0(\testm_c/ila_error0_25 ),
        .ila_error_reg(ila_error_i_1__5_n_0),
        .init0(init0[216:186]),
        .init1(init1[216:186]),
        .init2(init2[202:174]),
        .init3(init3[83:72]),
        .\is_q_ds_reg[3] (comma_is_q_27),
        .k285_test_reg(\g_rx_lanes[7].rx_lane_32_c_n_3 ),
        .k4_ds_reg(lane_k4[6]),
        .k4_ds_reg_0(\g_rx_lanes[6].rx_lane_32_c_n_262 ),
        .lane_k4({lane_k4[5:4],lane_k4[2]}),
        .\lane_offs_val[6]_11 (\lane_offs_val[6]_11 ),
        .octets_per_frame(octets_per_frame),
        .\offs_out_reg[1] (\lane_offs_out[6]_10 ),
        .opmf__28_carry(\g_rx_lanes[6].rx_lane_32_c_n_177 ),
        .opmf__28_carry__0(\g_rx_lanes[6].rx_lane_32_c_n_251 ),
        .ovr_reg(\g_rx_lanes[6].rx_lane_32_c_n_260 ),
        .p_45_out(p_45_out),
        .p_72_out(p_72_out),
        .read(read),
        .resync_trig_r_reg(\g_rx_lanes[0].rx_lane_32_c_n_260 ),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[6] (\g_rx_lanes[6].rx_lane_32_c_n_79 ),
        .\rx_cfg_lanes_in_use_reg[6]_0 (\g_rx_lanes[6].rx_lane_32_c_n_259 ),
        .\rx_cfg_octets_per_frame_reg[0] (\g_rx_lanes[6].rx_lane_32_c_n_253 ),
        .\rx_cfg_octets_per_frame_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_254 ),
        .\rx_cfg_octets_per_frame_reg[3] (\g_rx_lanes[6].rx_lane_32_c_n_264 ),
        .\rx_cfg_octets_per_frame_reg[6] (\g_rx_lanes[6].rx_lane_32_c_n_252 ),
        .\rx_cfg_octets_per_frame_reg[6]_0 (\g_rx_lanes[6].rx_lane_32_c_n_265 ),
        .\rx_frame_error[26] (\g_lane_shift[6].e1 ),
        .\rx_tdata[215] (\g_lane_shift[6].d1 ),
        .\rx_tdata[215]_0 (out_shift),
        .rxcharisk(rxcharisk[27:24]),
        .rxdata(rxdata[223:192]),
        .rxdataout(rxdataout[223:208]),
        .rxdisperr(rxdisperr[27:24]),
        .rxnotintable(rxnotintable[27:24]),
        .rxstatus2_read(rxstatus2_read),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .\scram_r_reg[0] (\g_rx_lanes[7].rx_lane_32_c_n_232 ),
        .sta_ds_reg(lane_sta[6]),
        .sta_ds_reg_0(in_sync_reg),
        .start_reg(\g_rx_lanes[6].rx_lane_32_c_n_3 ),
        .start_reg_0(start_i_1__5_n_0),
        .started_ila0(\align_c/started_ila0_26 ),
        .started_ila_reg(started_ila_i_1__5_n_0),
        .\stat[29]_i_2 ({lane_buf_ovr[5],lane_buf_ovr[3],lane_buf_ovr[0]}),
        .\stat[31]_i_2 ({lane_alig_resync[5],lane_alig_resync[3],lane_alig_resync[0]}),
        .support_lane_sync(support_lane_sync),
        .test_err_count(test_err_count[223:192]),
        .test_ila_count(test_ila_count[223:192]),
        .test_mf_count(test_mf_count[223:192]),
        .test_modes(test_modes));
  jesd204_0_jesd204_v7_2_4_rx_lane_32_13 \g_rx_lanes[7].rx_lane_32_c 
       (.O({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .Q({lane_err[31:28],lane_data[255:224]}),
        .SR(cgs_rst),
        .active_lanes({active_lanes[7:6],active_lanes[4:3],active_lanes[1]}),
        .alig_deb_ila(alig_deb_ila_34),
        .alig_resync_reg(lane_alig_resync[7]),
        .buf_rst_reg_0(sync_c_n_33),
        .\char_d1_reg[0]_0 (\g_rx_lanes[7].rx_lane_32_c_n_248 ),
        .\char_d1_reg[2]_0 (\g_rx_lanes[7].rx_lane_32_c_n_250 ),
        .clk(clk),
        .\data_d1_reg[15]_0 (\g_rx_lanes[7].rx_lane_32_c_n_247 ),
        .\data_d1_reg[31]_0 (\g_rx_lanes[7].rx_lane_32_c_n_249 ),
        .\deb_stat_reg[3]_0 (stat2_lane[31:28]),
        .\efcnt_reg[0] (\g_rx_lanes[6].rx_lane_32_c_n_253 ),
        .\efcnt_reg[1] (\g_rx_lanes[6].rx_lane_32_c_n_254 ),
        .\efcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_236 ),
        .\efcnt_reg[2]_0 (\g_rx_lanes[0].rx_lane_32_c_n_255 ),
        .\emcnt_reg[2] (\g_rx_lanes[0].rx_lane_32_c_n_253 ),
        .\emcnt_reg[3] ({opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .\emcnt_reg[7] (\g_rx_lanes[6].rx_lane_32_c_n_251 ),
        .\emcnt_reg[8] (\g_rx_lanes[6].rx_lane_32_c_n_177 ),
        .\emcnt_reg[9] ({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .\eof_int_reg[0] (\g_rx_lanes[6].rx_lane_32_c_n_264 ),
        .\eof_int_reg[2] (\g_rx_lanes[6].rx_lane_32_c_n_265 ),
        .\eof_int_reg[3] (\g_rx_lanes[0].rx_lane_32_c_n_254 ),
        .\eof_int_reg[3]_0 (\g_rx_lanes[6].rx_lane_32_c_n_252 ),
        .err_rep_reg(lane_err_rep[7]),
        .\fil_lvl_reg[7] (rx_buffer_adjust[65:58]),
        .first_val(\buf_c/first_val_33 ),
        .first_val_reg(first_val_i_1__6_n_0),
        .frame_error(frame_error[31:30]),
        .ila_error0(\testm_c/ila_error0_30 ),
        .ila_error_reg(ila_error_i_1__6_n_0),
        .init0(init0[247:217]),
        .init1(init1[247:217]),
        .init2(init2[231:203]),
        .init3(init3[95:84]),
        .\is_q_ds_reg[3] (comma_is_q_32),
        .k4_ds_reg(lane_k4[7]),
        .lane_k4(lane_k4[1]),
        .\lane_offs_val[4]_7 (\lane_offs_val[4]_7 ),
        .\lane_offs_val[5]_9 (\lane_offs_val[5]_9 ),
        .\lane_offs_val[6]_11 (\lane_offs_val[6]_11 ),
        .lane_sta(lane_sta[1]),
        .min_lane(min_lane[1:0]),
        .octets_per_frame(octets_per_frame),
        .\offs_out_reg[0] (\g_rx_lanes[7].rx_lane_32_c_n_259 ),
        .\offs_out_reg[1] (\g_rx_lanes[7].rx_lane_32_c_n_257 ),
        .offs_val_reg(\g_rx_lanes[7].rx_lane_32_c_n_258 ),
        .ovr_reg(lane_buf_ovr[7]),
        .p_150_out(p_150_out),
        .p_189_out(p_189_out),
        .p_33_out(p_33_out),
        .p_6_out(p_6_out),
        .p_72_out(p_72_out),
        .read(read),
        .ready(ready),
        .ready_r1_reg(\g_rx_lanes[2].rx_lane_32_c_n_257 ),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[7] (\g_rx_lanes[7].rx_lane_32_c_n_79 ),
        .\rx_cfg_lanes_in_use_reg[7]_0 (\g_rx_lanes[7].rx_lane_32_c_n_256 ),
        .rx_cfg_scr_enable_reg(\g_rx_lanes[7].rx_lane_32_c_n_232 ),
        .\rx_cfg_test_modes_reg[0] (\g_rx_lanes[7].rx_lane_32_c_n_3 ),
        .\rx_frame_error[30] (\g_lane_shift[7].e1 ),
        .\rx_tdata[247] (\g_lane_shift[7].d1 ),
        .\rx_tdata[247]_0 (out_shift),
        .rxcharisk(rxcharisk[31:28]),
        .rxdata(rxdata[255:224]),
        .rxdataout(rxdataout[255:240]),
        .rxdisperr(rxdisperr[31:28]),
        .rxnotintable(rxnotintable[31:28]),
        .rxstatus2_read(rxstatus2_read),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .\sel[1]_i_2 (\lane_offs_out[6]_10 ),
        .\sel[1]_i_2_0 (\lane_offs_out[5]_8 ),
        .\sel[1]_i_2_1 (\lane_offs_out[4]_6 ),
        .sta_ds_reg(lane_sta[7]),
        .sta_ds_reg_0(\g_rx_lanes[7].rx_lane_32_c_n_260 ),
        .sta_ds_reg_1(in_sync_reg),
        .start_reg(\g_rx_lanes[7].rx_lane_32_c_n_2 ),
        .start_reg_0(start_i_1__6_n_0),
        .started_ila0(\align_c/started_ila0_31 ),
        .started_ila_reg(started_ila_i_1__6_n_0),
        .support_lane_sync(support_lane_sync),
        .test_err_count(test_err_count[255:224]),
        .test_ila_count(test_ila_count[255:224]),
        .test_mf_count(test_mf_count[255:224]),
        .test_modes(test_modes));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ila_error_i_1
       (.I0(\g_rx_lanes[0].rx_lane_32_c_n_250 ),
        .I1(\g_rx_lanes[0].rx_lane_32_c_n_249 ),
        .I2(\g_rx_lanes[0].rx_lane_32_c_n_248 ),
        .I3(\g_rx_lanes[0].rx_lane_32_c_n_247 ),
        .I4(\testm_c/ila_error0 ),
        .I5(\g_rx_lanes[0].rx_lane_32_c_n_79 ),
        .O(ila_error_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ila_error_i_1__0
       (.I0(\g_rx_lanes[1].rx_lane_32_c_n_248 ),
        .I1(\g_rx_lanes[1].rx_lane_32_c_n_247 ),
        .I2(\g_rx_lanes[1].rx_lane_32_c_n_246 ),
        .I3(\g_rx_lanes[1].rx_lane_32_c_n_245 ),
        .I4(\testm_c/ila_error0_0 ),
        .I5(\g_rx_lanes[1].rx_lane_32_c_n_79 ),
        .O(ila_error_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ila_error_i_1__1
       (.I0(\g_rx_lanes[2].rx_lane_32_c_n_249 ),
        .I1(\g_rx_lanes[2].rx_lane_32_c_n_248 ),
        .I2(\g_rx_lanes[2].rx_lane_32_c_n_247 ),
        .I3(\g_rx_lanes[2].rx_lane_32_c_n_246 ),
        .I4(\testm_c/ila_error0_5 ),
        .I5(\g_rx_lanes[2].rx_lane_32_c_n_79 ),
        .O(ila_error_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ila_error_i_1__2
       (.I0(\g_rx_lanes[3].rx_lane_32_c_n_248 ),
        .I1(\g_rx_lanes[3].rx_lane_32_c_n_247 ),
        .I2(\g_rx_lanes[3].rx_lane_32_c_n_246 ),
        .I3(\g_rx_lanes[3].rx_lane_32_c_n_245 ),
        .I4(\testm_c/ila_error0_10 ),
        .I5(\g_rx_lanes[3].rx_lane_32_c_n_78 ),
        .O(ila_error_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ila_error_i_1__3
       (.I0(\g_rx_lanes[4].rx_lane_32_c_n_248 ),
        .I1(\g_rx_lanes[4].rx_lane_32_c_n_247 ),
        .I2(\g_rx_lanes[4].rx_lane_32_c_n_246 ),
        .I3(\g_rx_lanes[4].rx_lane_32_c_n_245 ),
        .I4(\testm_c/ila_error0_15 ),
        .I5(\g_rx_lanes[4].rx_lane_32_c_n_79 ),
        .O(ila_error_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ila_error_i_1__4
       (.I0(\g_rx_lanes[5].rx_lane_32_c_n_249 ),
        .I1(\g_rx_lanes[5].rx_lane_32_c_n_248 ),
        .I2(\g_rx_lanes[5].rx_lane_32_c_n_247 ),
        .I3(\g_rx_lanes[5].rx_lane_32_c_n_246 ),
        .I4(\testm_c/ila_error0_20 ),
        .I5(\g_rx_lanes[5].rx_lane_32_c_n_79 ),
        .O(ila_error_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ila_error_i_1__5
       (.I0(\g_rx_lanes[6].rx_lane_32_c_n_249 ),
        .I1(\g_rx_lanes[6].rx_lane_32_c_n_248 ),
        .I2(\g_rx_lanes[6].rx_lane_32_c_n_247 ),
        .I3(\g_rx_lanes[6].rx_lane_32_c_n_246 ),
        .I4(\testm_c/ila_error0_25 ),
        .I5(\g_rx_lanes[6].rx_lane_32_c_n_79 ),
        .O(ila_error_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ila_error_i_1__6
       (.I0(\g_rx_lanes[7].rx_lane_32_c_n_250 ),
        .I1(\g_rx_lanes[7].rx_lane_32_c_n_249 ),
        .I2(\g_rx_lanes[7].rx_lane_32_c_n_248 ),
        .I3(\g_rx_lanes[7].rx_lane_32_c_n_247 ),
        .I4(\testm_c/ila_error0_30 ),
        .I5(\g_rx_lanes[7].rx_lane_32_c_n_79 ),
        .O(ila_error_i_1__6_n_0));
  jesd204_0_jesd204_v7_2_4_rx_lmfc_32 lmfc_c
       (.D({\g_rx_lanes[3].rx_lane_32_c_n_268 ,\g_rx_lanes[3].rx_lane_32_c_n_269 }),
        .DI({lmfc_c_n_27,lmfc_c_n_28}),
        .E(efcnt),
        .O({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .Q(offs_r),
        .S({lmfc_c_n_29,lmfc_c_n_30,lmfc_c_n_31}),
        .SR(sysr_r10),
        .alarm(alarm),
        .\buf_add_reg[1]_0 (buf_add0),
        .clk(clk),
        .core_rst(core_rst),
        .end_of_frame(end_of_frame[3:2]),
        .end_of_multiframe(end_of_multiframe[3:2]),
        .\eomf_int_reg[0] (\g_rx_lanes[3].rx_lane_32_c_n_263 ),
        .\eomf_int_reg[3] (meta_pred_c_n_2),
        .err_sta_wcnt_carry__0_0(meta_pred_c_n_11),
        .frames_per_multiframe(frames_per_multiframe[3:0]),
        .lane_offs_out(lane_offs_out[0]),
        .lmfc_go_reg_0(lmfc_c_n_6),
        .lmfc_go_reg_1(sync_c_n_35),
        .lmfc_go_reg_2(in_sync_reg),
        .lmfc_go_reg_3(sync_c_n_34),
        .lmfc_pulse(lmfc_pulse),
        .lmfc_pulse_delay(lmfc_pulse_delay),
        .\lmfc_wpmf_reg[6]_0 (meta_pred_c_n_13),
        .\lmfc_wpmf_reg[7]_0 ({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .octets_per_frame(octets_per_frame),
        .opmf__28_carry({opmf__0_carry_n_4,opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .opmf__28_carry_0(meta_pred_c_n_7),
        .opmf__28_carry_1({opmf__0_carry__0_n_6,opmf__0_carry__0_n_7}),
        .opmf__28_carry_2(meta_pred_c_n_55),
        .opmf__28_carry_3(meta_pred_c_n_10),
        .opmf__28_carry_4(meta_pred_c_n_6),
        .out_stall(out_stall),
        .rdy_ds_reg_0(lmfc_c_n_8),
        .rdy_ds_reg_1(lmfc_c_n_10),
        .rdy_ds_reg_2(lmfc_c_n_14),
        .rdy_ds_reg_3(emcnt),
        .read(read),
        .ready(ready),
        .ready_pulse(ready_pulse),
        .rep_pulse(rep_pulse),
        .resync_to(resync_to),
        .rx_buffer_adjust(rx_buffer_adjust[57:56]),
        .rx_buffer_delay(rx_buffer_delay),
        .\rx_cfg_octets_per_frame_reg[0] (eof_int),
        .\rx_cfg_octets_per_frame_reg[5] (lmfc_c_n_9),
        .\rx_end_of_frame[2] (meta_pred_c_n_27),
        .\rx_end_of_frame[3] (meta_pred_c_n_32),
        .\rx_end_of_multiframe[2] (meta_pred_c_n_33),
        .\rx_end_of_multiframe[3] (meta_pred_c_n_38),
        .\rx_start_of_frame[2] (meta_pred_c_n_15),
        .\rx_start_of_frame[3] (meta_pred_c_n_20),
        .\rx_start_of_multiframe[2] (meta_pred_c_n_21),
        .\rx_start_of_multiframe[3] (meta_pred_c_n_26),
        .\sfcnt_reg[7] (meta_pred_c_n_0),
        .\shift_ds_reg[1]_0 (out_shift),
        .stall_ds_reg_0(sync_c_n_7),
        .start_of_frame(start_of_frame[3:2]),
        .start_of_multiframe(start_of_multiframe[3:2]),
        .subclass(subclass),
        .syncn0(syncn0),
        .sysr_pulse_reg_0(lmfc_c_n_2),
        .sysref_always(sysref_always),
        .sysref_captured(sysref_captured),
        .sysref_in(sysref_in),
        .val_d(val_d),
        .val_d_reg(lmfc_c_n_13));
  jesd204_0_jesd204_v7_2_4_rx_meta_pred_32 meta_pred_c
       (.D({sync_c_n_26,sync_c_n_27,sync_c_n_28,sync_c_n_29,sync_c_n_30}),
        .DI({meta_pred_c_n_3,meta_pred_c_n_4,meta_pred_c_n_5}),
        .E(efcnt),
        .O({opmf__0_carry__0_n_4,opmf__0_carry__0_n_5,opmf__0_carry__0_n_6,opmf__0_carry__0_n_7}),
        .Q(sof_d),
        .S({meta_pred_c_n_58,meta_pred_c_n_59,meta_pred_c_n_60,meta_pred_c_n_61}),
        .SR(lmfc_c_n_10),
        .clk(clk),
        .\emcnt_reg[1]_0 ({opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .\emcnt_reg[4]_0 (meta_pred_c_n_49),
        .\emcnt_reg[7]_0 (meta_pred_c_n_50),
        .\emcnt_reg[8]_0 (meta_pred_c_n_51),
        .\emcnt_reg[8]_1 ({sync_c_n_23,sync_c_n_24,sync_c_n_25}),
        .\emcnt_reg[9]_0 (meta_pred_c_n_2),
        .\eof_d_reg[3] (meta_pred_c_n_27),
        .\eof_pipe_reg[0]_0 (meta_pred_c_n_32),
        .\eof_pipe_reg[3]_0 (meta_eof),
        .\eomf_d_reg[3] (meta_pred_c_n_33),
        .\eomf_pipe_reg[0]_0 (meta_pred_c_n_38),
        .\eomf_pipe_reg[3]_0 (meta_eomf),
        .frames_per_multiframe(frames_per_multiframe),
        .lane_offs_out(lane_offs_out),
        .octets_per_frame(octets_per_frame),
        .opmf__28_carry(meta_pred_c_n_14),
        .opmf__28_carry_0(meta_pred_c_n_42),
        .opmf__28_carry__0(meta_pred_c_n_12),
        .opmf__28_carry__0_0(meta_pred_c_n_13),
        .opmf__28_carry__0_i_4_0({opmf__0_carry__1_n_6,opmf__0_carry__1_n_7}),
        .\rx_cfg_frames_per_multi_reg[3] (meta_pred_c_n_6),
        .\rx_cfg_frames_per_multi_reg[3]_0 (meta_pred_c_n_55),
        .\rx_cfg_frames_per_multi_reg[4] (meta_pred_c_n_7),
        .\rx_cfg_octets_per_frame_reg[0] (meta_pred_c_n_41),
        .\rx_cfg_octets_per_frame_reg[1] ({meta_pred_c_n_52,meta_pred_c_n_53,meta_pred_c_n_54}),
        .\rx_cfg_octets_per_frame_reg[2] (meta_pred_c_n_10),
        .\rx_cfg_octets_per_frame_reg[2]_0 ({meta_pred_c_n_62,meta_pred_c_n_63,meta_pred_c_n_64,meta_pred_c_n_65}),
        .\rx_cfg_octets_per_frame_reg[3] (meta_pred_c_n_8),
        .\rx_cfg_octets_per_frame_reg[4] (meta_pred_c_n_9),
        .\rx_cfg_octets_per_frame_reg[4]_0 (meta_pred_c_n_11),
        .\rx_cfg_octets_per_frame_reg[5] (meta_pred_c_n_1),
        .\rx_cfg_octets_per_frame_reg[5]_0 (meta_pred_c_n_57),
        .\rx_cfg_octets_per_frame_reg[6] (meta_pred_c_n_56),
        .\rx_cfg_octets_per_frame_reg[7] (meta_pred_c_n_0),
        .\rx_end_of_frame[2] (eof_d),
        .\rx_end_of_multiframe[2] (eomf_d),
        .\rx_start_of_frame[2] (out_shift),
        .\rx_start_of_multiframe[2] (somf_d),
        .sel(sel),
        .\sel_reg[1]_0 (sync_c_n_7),
        .\sel_reg[1]_1 (\g_rx_lanes[3].rx_lane_32_c_n_263 ),
        .\sfcnt_reg[3]_0 (sync_c_n_21),
        .\sfcnt_reg[3]_1 (sync_c_n_20),
        .\sfcnt_reg[7]_0 (sync_c_n_19),
        .\smcnt_reg[2]_0 (meta_pred_c_n_43),
        .\smcnt_reg[3]_0 (meta_pred_c_n_48),
        .\smcnt_reg[4]_0 (meta_pred_c_n_44),
        .\smcnt_reg[7]_0 (meta_pred_c_n_45),
        .\smcnt_reg[7]_1 ({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .\smcnt_reg[8]_0 (meta_pred_c_n_46),
        .\smcnt_reg[8]_1 (meta_pred_c_n_47),
        .\smcnt_reg[9]_0 ({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .\smcnt_reg[9]_1 (emcnt),
        .\sof_d_reg[3] (meta_pred_c_n_15),
        .\sof_int_reg[1]_0 (sync_c_n_22),
        .\sof_int_reg[3]_0 (eof_int),
        .\sof_pipe_reg[0]_0 (meta_pred_c_n_20),
        .\sof_pipe_reg[3]_0 (meta_sof),
        .\sof_pipe_reg[6]_0 ({p_0_out[6:4],lmfc_c_n_8,p_0_out[2:0]}),
        .\somf_d_reg[3] (meta_pred_c_n_21),
        .somf_int(somf_int),
        .\somf_pipe_reg[0]_0 (meta_pred_c_n_26),
        .\somf_pipe_reg[3]_0 (meta_somf));
  LUT3 #(
    .INIT(8'hB8)) 
    \min_lane[0]_i_1 
       (.I0(\min_lane[0]_i_2_n_0 ),
        .I1(min_lane0),
        .I2(min_lane[0]),
        .O(\min_lane[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h0000DFDD)) 
    \min_lane[0]_i_2 
       (.I0(\min_lane[0]_i_4_n_0 ),
        .I1(active_lanes[1]),
        .I2(active_lanes[2]),
        .I3(active_lanes[3]),
        .I4(active_lanes[0]),
        .O(\min_lane[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \min_lane[0]_i_3 
       (.I0(sync_c_n_32),
        .I1(active_lanes[4]),
        .I2(active_lanes[5]),
        .I3(active_lanes[6]),
        .I4(active_lanes[7]),
        .O(min_lane0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF45)) 
    \min_lane[0]_i_4 
       (.I0(active_lanes[5]),
        .I1(active_lanes[6]),
        .I2(active_lanes[7]),
        .I3(active_lanes[3]),
        .I4(active_lanes[2]),
        .I5(active_lanes[4]),
        .O(\min_lane[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2223222322232222)) 
    \min_lane[1]_i_1 
       (.I0(\min_lane[1]_i_2_n_0 ),
        .I1(\min_lane[1]_i_3_n_0 ),
        .I2(active_lanes[4]),
        .I3(active_lanes[5]),
        .I4(\min_lane[1]_i_4_n_0 ),
        .I5(min_lane[1]),
        .O(\min_lane[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \min_lane[1]_i_2 
       (.I0(active_lanes[3]),
        .I1(active_lanes[2]),
        .O(\min_lane[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \min_lane[1]_i_3 
       (.I0(active_lanes[1]),
        .I1(active_lanes[0]),
        .O(\min_lane[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \min_lane[1]_i_4 
       (.I0(active_lanes[7]),
        .I1(active_lanes[6]),
        .O(\min_lane[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \min_lane[2]_i_1 
       (.I0(sync_c_n_32),
        .I1(active_lanes[4]),
        .I2(active_lanes[5]),
        .I3(active_lanes[6]),
        .I4(active_lanes[7]),
        .I5(min_lane[2]),
        .O(\min_lane[2]_i_1_n_0 ));
  FDRE \min_lane_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\min_lane[0]_i_1_n_0 ),
        .Q(min_lane[0]),
        .R(1'b0));
  FDRE \min_lane_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\min_lane[1]_i_1_n_0 ),
        .Q(min_lane[1]),
        .R(1'b0));
  FDRE \min_lane_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\min_lane[2]_i_1_n_0 ),
        .Q(min_lane[2]),
        .R(1'b0));
  CARRY4 opmf__0_carry
       (.CI(1'b0),
        .CO({opmf__0_carry_n_0,opmf__0_carry_n_1,opmf__0_carry_n_2,opmf__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({meta_pred_c_n_3,meta_pred_c_n_4,meta_pred_c_n_5,1'b0}),
        .O({opmf__0_carry_n_4,opmf__0_carry_n_5,opmf__0_carry_n_6,opmf__0_carry_n_7}),
        .S({meta_pred_c_n_58,meta_pred_c_n_59,meta_pred_c_n_60,meta_pred_c_n_61}));
  CARRY4 opmf__0_carry__0
       (.CI(opmf__0_carry_n_0),
        .CO({opmf__0_carry__0_n_0,opmf__0_carry__0_n_1,opmf__0_carry__0_n_2,opmf__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({opmf__0_carry__0_i_1_n_0,opmf__0_carry__0_i_2_n_0,opmf__0_carry__0_i_3_n_0,opmf__0_carry__0_i_4_n_0}),
        .O({opmf__0_carry__0_n_4,opmf__0_carry__0_n_5,opmf__0_carry__0_n_6,opmf__0_carry__0_n_7}),
        .S({opmf__0_carry__0_i_5_n_0,opmf__0_carry__0_i_6_n_0,opmf__0_carry__0_i_7_n_0,opmf__0_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h2032202000E20000)) 
    opmf__0_carry__0_i_1
       (.I0(meta_pred_c_n_56),
        .I1(frames_per_multiframe[0]),
        .I2(meta_pred_c_n_57),
        .I3(meta_pred_c_n_9),
        .I4(frames_per_multiframe[2]),
        .I5(frames_per_multiframe[1]),
        .O(opmf__0_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    opmf__0_carry__0_i_10
       (.I0(frames_per_multiframe[0]),
        .I1(frames_per_multiframe[1]),
        .I2(meta_pred_c_n_56),
        .O(opmf__0_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    opmf__0_carry__0_i_11
       (.I0(opmf__0_carry__0_i_9_n_0),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .I4(octets_per_frame[3]),
        .I5(octets_per_frame[4]),
        .O(opmf__0_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'h807FFFFF)) 
    opmf__0_carry__0_i_12
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .I4(opmf__0_carry__0_i_9_n_0),
        .O(opmf__0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    opmf__0_carry__0_i_13
       (.I0(frames_per_multiframe[1]),
        .I1(frames_per_multiframe[0]),
        .I2(frames_per_multiframe[2]),
        .I3(octets_per_frame[0]),
        .I4(octets_per_frame[1]),
        .I5(octets_per_frame[2]),
        .O(opmf__0_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'h00022F2200020200)) 
    opmf__0_carry__0_i_2
       (.I0(frames_per_multiframe[2]),
        .I1(meta_pred_c_n_8),
        .I2(meta_pred_c_n_9),
        .I3(frames_per_multiframe[1]),
        .I4(frames_per_multiframe[0]),
        .I5(meta_pred_c_n_57),
        .O(opmf__0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0100151101000B00)) 
    opmf__0_carry__0_i_3
       (.I0(frames_per_multiframe[0]),
        .I1(meta_pred_c_n_9),
        .I2(meta_pred_c_n_10),
        .I3(frames_per_multiframe[2]),
        .I4(meta_pred_c_n_8),
        .I5(frames_per_multiframe[1]),
        .O(opmf__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0008080000088F88)) 
    opmf__0_carry__0_i_4
       (.I0(frames_per_multiframe[2]),
        .I1(meta_pred_c_n_41),
        .I2(meta_pred_c_n_10),
        .I3(frames_per_multiframe[1]),
        .I4(frames_per_multiframe[0]),
        .I5(meta_pred_c_n_8),
        .O(opmf__0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h56A9A9A9A9565656)) 
    opmf__0_carry__0_i_5
       (.I0(opmf__0_carry__0_i_1_n_0),
        .I1(frames_per_multiframe[0]),
        .I2(sync_c_n_9),
        .I3(opmf__0_carry__0_i_9_n_0),
        .I4(meta_pred_c_n_57),
        .I5(opmf__0_carry__0_i_10_n_0),
        .O(opmf__0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h596AA6955995A66A)) 
    opmf__0_carry__0_i_6
       (.I0(opmf__0_carry__0_i_2_n_0),
        .I1(meta_pred_c_n_57),
        .I2(frames_per_multiframe[1]),
        .I3(frames_per_multiframe[0]),
        .I4(opmf__0_carry__0_i_11_n_0),
        .I5(meta_pred_c_n_56),
        .O(opmf__0_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h99A5665AAA965569)) 
    opmf__0_carry__0_i_7
       (.I0(opmf__0_carry__0_i_3_n_0),
        .I1(frames_per_multiframe[0]),
        .I2(frames_per_multiframe[1]),
        .I3(meta_pred_c_n_9),
        .I4(opmf__0_carry__0_i_12_n_0),
        .I5(meta_pred_c_n_57),
        .O(opmf__0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h6669696666699699)) 
    opmf__0_carry__0_i_8
       (.I0(opmf__0_carry__0_i_4_n_0),
        .I1(opmf__0_carry__0_i_13_n_0),
        .I2(meta_pred_c_n_8),
        .I3(frames_per_multiframe[1]),
        .I4(frames_per_multiframe[0]),
        .I5(meta_pred_c_n_9),
        .O(opmf__0_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    opmf__0_carry__0_i_9
       (.I0(frames_per_multiframe[2]),
        .I1(frames_per_multiframe[0]),
        .I2(frames_per_multiframe[1]),
        .O(opmf__0_carry__0_i_9_n_0));
  CARRY4 opmf__0_carry__1
       (.CI(opmf__0_carry__0_n_0),
        .CO({NLW_opmf__0_carry__1_CO_UNCONNECTED[3:1],opmf__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,opmf__0_carry__1_i_1_n_0}),
        .O({NLW_opmf__0_carry__1_O_UNCONNECTED[3:2],opmf__0_carry__1_n_6,opmf__0_carry__1_n_7}),
        .S({1'b0,1'b0,opmf__0_carry__1_i_2_n_0,opmf__0_carry__1_i_3_n_0}));
  LUT6 #(
    .INIT(64'h5110B10010100000)) 
    opmf__0_carry__1_i_1
       (.I0(frames_per_multiframe[0]),
        .I1(sync_c_n_9),
        .I2(meta_pred_c_n_56),
        .I3(frames_per_multiframe[2]),
        .I4(frames_per_multiframe[1]),
        .I5(meta_pred_c_n_57),
        .O(opmf__0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h39080800F7080000)) 
    opmf__0_carry__1_i_2
       (.I0(octets_per_frame[0]),
        .I1(octets_per_frame[6]),
        .I2(meta_pred_c_n_11),
        .I3(octets_per_frame[7]),
        .I4(opmf__0_carry__0_i_9_n_0),
        .I5(opmf__0_carry__1_i_5_n_0),
        .O(opmf__0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hF77FFE850880017A)) 
    opmf__0_carry__1_i_3
       (.I0(opmf__0_carry__1_i_6_n_0),
        .I1(meta_pred_c_n_56),
        .I2(frames_per_multiframe[0]),
        .I3(frames_per_multiframe[1]),
        .I4(sync_c_n_9),
        .I5(opmf__0_carry__1_i_7_n_0),
        .O(opmf__0_carry__1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h6)) 
    opmf__0_carry__1_i_5
       (.I0(frames_per_multiframe[1]),
        .I1(frames_per_multiframe[0]),
        .O(opmf__0_carry__1_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    opmf__0_carry__1_i_6
       (.I0(meta_pred_c_n_57),
        .I1(frames_per_multiframe[1]),
        .I2(frames_per_multiframe[0]),
        .I3(frames_per_multiframe[2]),
        .O(opmf__0_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hA00AAA00AC0AAA00)) 
    opmf__0_carry__1_i_7
       (.I0(opmf__0_carry__0_i_9_n_0),
        .I1(octets_per_frame[7]),
        .I2(meta_pred_c_n_11),
        .I3(octets_per_frame[6]),
        .I4(octets_per_frame[0]),
        .I5(frames_per_multiframe[0]),
        .O(opmf__0_carry__1_i_7_n_0));
  CARRY4 opmf__28_carry
       (.CI(1'b0),
        .CO({opmf__28_carry_n_0,opmf__28_carry_n_1,opmf__28_carry_n_2,opmf__28_carry_n_3}),
        .CYINIT(1'b0),
        .DI({lmfc_c_n_27,lmfc_c_n_28,opmf__0_carry_n_4,1'b0}),
        .O({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .S({lmfc_c_n_29,lmfc_c_n_30,lmfc_c_n_31,opmf__0_carry_n_5}));
  CARRY4 opmf__28_carry__0
       (.CI(opmf__28_carry_n_0),
        .CO({NLW_opmf__28_carry__0_CO_UNCONNECTED[3],opmf__28_carry__0_n_1,opmf__28_carry__0_n_2,opmf__28_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,meta_pred_c_n_52,meta_pred_c_n_53,meta_pred_c_n_54}),
        .O({opmf__28_carry__0_n_4,opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .S({meta_pred_c_n_62,meta_pred_c_n_63,meta_pred_c_n_64,meta_pred_c_n_65}));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    start_i_1
       (.I0(comma_is_q[2]),
        .I1(comma_is_q[0]),
        .I2(comma_is_q[1]),
        .I3(comma_is_q[3]),
        .I4(\g_rx_lanes[0].rx_lane_32_c_n_3 ),
        .O(start_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    start_i_1__0
       (.I0(comma_is_q_2[2]),
        .I1(comma_is_q_2[0]),
        .I2(comma_is_q_2[1]),
        .I3(comma_is_q_2[3]),
        .I4(\g_rx_lanes[1].rx_lane_32_c_n_3 ),
        .O(start_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    start_i_1__1
       (.I0(comma_is_q_7[2]),
        .I1(comma_is_q_7[0]),
        .I2(comma_is_q_7[1]),
        .I3(comma_is_q_7[3]),
        .I4(\g_rx_lanes[2].rx_lane_32_c_n_3 ),
        .O(start_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    start_i_1__2
       (.I0(comma_is_q_12[2]),
        .I1(comma_is_q_12[0]),
        .I2(comma_is_q_12[1]),
        .I3(comma_is_q_12[3]),
        .I4(\g_rx_lanes[3].rx_lane_32_c_n_2 ),
        .O(start_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    start_i_1__3
       (.I0(comma_is_q_17[2]),
        .I1(comma_is_q_17[0]),
        .I2(comma_is_q_17[1]),
        .I3(comma_is_q_17[3]),
        .I4(\g_rx_lanes[4].rx_lane_32_c_n_3 ),
        .O(start_i_1__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    start_i_1__4
       (.I0(comma_is_q_22[2]),
        .I1(comma_is_q_22[0]),
        .I2(comma_is_q_22[1]),
        .I3(comma_is_q_22[3]),
        .I4(\g_rx_lanes[5].rx_lane_32_c_n_3 ),
        .O(start_i_1__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    start_i_1__5
       (.I0(comma_is_q_27[2]),
        .I1(comma_is_q_27[0]),
        .I2(comma_is_q_27[1]),
        .I3(comma_is_q_27[3]),
        .I4(\g_rx_lanes[6].rx_lane_32_c_n_3 ),
        .O(start_i_1__5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    start_i_1__6
       (.I0(comma_is_q_32[2]),
        .I1(comma_is_q_32[0]),
        .I2(comma_is_q_32[1]),
        .I3(comma_is_q_32[3]),
        .I4(\g_rx_lanes[7].rx_lane_32_c_n_2 ),
        .O(start_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    started_ila_i_1
       (.I0(\align_c/started_ila0 ),
        .I1(alig_deb_ila),
        .O(started_ila_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    started_ila_i_1__0
       (.I0(\align_c/started_ila0_1 ),
        .I1(alig_deb_ila_4),
        .O(started_ila_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    started_ila_i_1__1
       (.I0(\align_c/started_ila0_6 ),
        .I1(alig_deb_ila_9),
        .O(started_ila_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    started_ila_i_1__2
       (.I0(\align_c/started_ila0_11 ),
        .I1(alig_deb_ila_14),
        .O(started_ila_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    started_ila_i_1__3
       (.I0(\align_c/started_ila0_16 ),
        .I1(alig_deb_ila_19),
        .O(started_ila_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    started_ila_i_1__4
       (.I0(\align_c/started_ila0_21 ),
        .I1(alig_deb_ila_24),
        .O(started_ila_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    started_ila_i_1__5
       (.I0(\align_c/started_ila0_26 ),
        .I1(alig_deb_ila_29),
        .O(started_ila_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    started_ila_i_1__6
       (.I0(\align_c/started_ila0_31 ),
        .I1(alig_deb_ila_34),
        .O(started_ila_i_1__6_n_0));
  FDRE \stat2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[0]),
        .Q(rxstatus2[0]),
        .R(core_rst));
  FDRE \stat2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[10]),
        .Q(rxstatus2[10]),
        .R(core_rst));
  FDRE \stat2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[11]),
        .Q(rxstatus2[11]),
        .R(core_rst));
  FDRE \stat2_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[12]),
        .Q(rxstatus2[12]),
        .R(core_rst));
  FDRE \stat2_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[13]),
        .Q(rxstatus2[13]),
        .R(core_rst));
  FDRE \stat2_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[14]),
        .Q(rxstatus2[14]),
        .R(core_rst));
  FDRE \stat2_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[15]),
        .Q(rxstatus2[15]),
        .R(core_rst));
  FDRE \stat2_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[16]),
        .Q(rxstatus2[16]),
        .R(core_rst));
  FDRE \stat2_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[17]),
        .Q(rxstatus2[17]),
        .R(core_rst));
  FDRE \stat2_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[18]),
        .Q(rxstatus2[18]),
        .R(core_rst));
  FDRE \stat2_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[19]),
        .Q(rxstatus2[19]),
        .R(core_rst));
  FDRE \stat2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[1]),
        .Q(rxstatus2[1]),
        .R(core_rst));
  FDRE \stat2_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[20]),
        .Q(rxstatus2[20]),
        .R(core_rst));
  FDRE \stat2_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[21]),
        .Q(rxstatus2[21]),
        .R(core_rst));
  FDRE \stat2_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[22]),
        .Q(rxstatus2[22]),
        .R(core_rst));
  FDRE \stat2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[23]),
        .Q(rxstatus2[23]),
        .R(core_rst));
  FDRE \stat2_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[24]),
        .Q(rxstatus2[24]),
        .R(core_rst));
  FDRE \stat2_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[25]),
        .Q(rxstatus2[25]),
        .R(core_rst));
  FDRE \stat2_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[26]),
        .Q(rxstatus2[26]),
        .R(core_rst));
  FDRE \stat2_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[27]),
        .Q(rxstatus2[27]),
        .R(core_rst));
  FDRE \stat2_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[28]),
        .Q(rxstatus2[28]),
        .R(core_rst));
  FDRE \stat2_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[29]),
        .Q(rxstatus2[29]),
        .R(core_rst));
  FDRE \stat2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[2]),
        .Q(rxstatus2[2]),
        .R(core_rst));
  FDRE \stat2_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[30]),
        .Q(rxstatus2[30]),
        .R(core_rst));
  FDRE \stat2_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[31]),
        .Q(rxstatus2[31]),
        .R(core_rst));
  FDRE \stat2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[3]),
        .Q(rxstatus2[3]),
        .R(core_rst));
  FDRE \stat2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[4]),
        .Q(rxstatus2[4]),
        .R(core_rst));
  FDRE \stat2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[5]),
        .Q(rxstatus2[5]),
        .R(core_rst));
  FDRE \stat2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[6]),
        .Q(rxstatus2[6]),
        .R(core_rst));
  FDRE \stat2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[7]),
        .Q(rxstatus2[7]),
        .R(core_rst));
  FDRE \stat2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[8]),
        .Q(rxstatus2[8]),
        .R(core_rst));
  FDRE \stat2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(stat2_lane[9]),
        .Q(rxstatus2[9]),
        .R(core_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \stat[23]_i_1 
       (.I0(rxstatus_read),
        .I1(core_rst),
        .O(\stat[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0302)) 
    \stat[29]_i_1 
       (.I0(\g_rx_lanes[1].rx_lane_32_c_n_258 ),
        .I1(core_rst),
        .I2(rxstatus_read),
        .I3(rxstatus[24]),
        .O(\stat[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0302)) 
    \stat[30]_i_1 
       (.I0(alarm),
        .I1(core_rst),
        .I2(rxstatus_read),
        .I3(rxstatus[25]),
        .O(\stat[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0302)) 
    \stat[31]_i_1 
       (.I0(\g_rx_lanes[1].rx_lane_32_c_n_257 ),
        .I1(core_rst),
        .I2(rxstatus_read),
        .I3(rxstatus[26]),
        .O(\stat[31]_i_1_n_0 ));
  FDRE \stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_279_out[0]),
        .Q(rxstatus[0]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(p_162_out[1]),
        .Q(rxstatus[10]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(p_162_out[2]),
        .Q(rxstatus[11]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(p_123_out[0]),
        .Q(rxstatus[12]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(p_123_out[1]),
        .Q(rxstatus[13]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(p_123_out[2]),
        .Q(rxstatus[14]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_84_out[0]),
        .Q(rxstatus[15]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_84_out[1]),
        .Q(rxstatus[16]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_84_out[2]),
        .Q(rxstatus[17]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_45_out[0]),
        .Q(rxstatus[18]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_45_out[1]),
        .Q(rxstatus[19]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_279_out[1]),
        .Q(rxstatus[1]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_45_out[2]),
        .Q(rxstatus[20]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_6_out[0]),
        .Q(rxstatus[21]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_6_out[1]),
        .Q(rxstatus[22]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_6_out[2]),
        .Q(rxstatus[23]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[29]_i_1_n_0 ),
        .Q(rxstatus[24]),
        .R(1'b0));
  FDRE \stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_279_out[2]),
        .Q(rxstatus[2]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[30]_i_1_n_0 ),
        .Q(rxstatus[25]),
        .R(1'b0));
  FDRE \stat_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[31]_i_1_n_0 ),
        .Q(rxstatus[26]),
        .R(1'b0));
  FDRE \stat_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_240_out[0]),
        .Q(rxstatus[3]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_240_out[1]),
        .Q(rxstatus[4]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_240_out[2]),
        .Q(rxstatus[5]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_201_out[0]),
        .Q(rxstatus[6]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_201_out[1]),
        .Q(rxstatus[7]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_201_out[2]),
        .Q(rxstatus[8]),
        .R(\stat[23]_i_1_n_0 ));
  FDRE \stat_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_162_out[0]),
        .Q(rxstatus[9]),
        .R(\stat[23]_i_1_n_0 ));
  jesd204_0_jesd204_v7_2_4_rx_sync_32 sync_c
       (.D({sync_c_n_26,sync_c_n_27,sync_c_n_28,sync_c_n_29,sync_c_n_30}),
        .SR(cgs_rst_41),
        .active_lanes(active_lanes),
        .alarm(alarm),
        .all_sta(all_sta),
        .all_sta_reg_0(\g_rx_lanes[1].rx_lane_32_c_n_255 ),
        .cgs_req0(cgs_req0),
        .cgs_req_reg_0(sysr_r10),
        .clk(clk),
        .core_rst(core_rst),
        .disable_error_reporting(disable_error_reporting),
        .\emcnt_reg[5] (meta_pred_c_n_49),
        .\emcnt_reg[5]_0 (meta_pred_c_n_14),
        .\emcnt_reg[7] (meta_pred_c_n_42),
        .\emcnt_reg[7]_0 (meta_pred_c_n_50),
        .\emcnt_reg[8] ({opmf__28_carry__0_n_5,opmf__28_carry__0_n_6,opmf__28_carry__0_n_7}),
        .\emcnt_reg[8]_0 (meta_pred_c_n_51),
        .encomma0(encomma0),
        .encommaalign(encommaalign),
        .err_cur_reg_0(lmfc_c_n_6),
        .err_rep(err_rep),
        .in_sync_reg_0(sync_c_n_7),
        .in_sync_reg_1(in_sync_reg),
        .in_sync_reg_2(sync_c_n_20),
        .in_sync_reg_3({sync_c_n_23,sync_c_n_24,sync_c_n_25}),
        .in_sync_reg_4(sync_c_n_33),
        .lmfc_go_reg(lmfc_c_n_2),
        .lmfc_pulse(lmfc_pulse),
        .lmfc_resync(lmfc_resync),
        .octets_per_frame({octets_per_frame[7:6],octets_per_frame[3:0]}),
        .ready_pulse(ready_pulse),
        .rep_pulse(rep_pulse),
        .resync(resync),
        .\resync_cnt_reg[3]_0 (meta_pred_c_n_41),
        .\resync_cnt_reg[5]_0 (meta_pred_c_n_8),
        .\resync_cnt_reg[6]_0 (meta_pred_c_n_9),
        .\resync_cnt_reg[7]_0 (meta_pred_c_n_57),
        .\resync_cnt_reg[8]_0 (meta_pred_c_n_56),
        .\resync_cnt_reg[9]_0 (lmfc_c_n_9),
        .resync_reg_0(\g_rx_lanes[3].rx_lane_32_c_n_270 ),
        .resync_to(resync_to),
        .resync_trig(resync_trig),
        .resync_trig_r(resync_trig_r),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[1] (cgs_rst_40),
        .\rx_cfg_lanes_in_use_reg[2] (cgs_rst_39),
        .\rx_cfg_lanes_in_use_reg[2]_0 (sync_c_n_32),
        .\rx_cfg_lanes_in_use_reg[3] (cgs_rst_38),
        .\rx_cfg_lanes_in_use_reg[4] (cgs_rst_37),
        .\rx_cfg_lanes_in_use_reg[5] (cgs_rst_36),
        .\rx_cfg_lanes_in_use_reg[6] (cgs_rst_35),
        .\rx_cfg_lanes_in_use_reg[7] (cgs_rst),
        .\rx_cfg_octets_per_frame_reg[0] (sync_c_n_22),
        .\rx_cfg_octets_per_frame_reg[2] (sync_c_n_21),
        .\rx_cfg_octets_per_frame_reg[6] (sync_c_n_19),
        .\rx_cfg_octets_per_frame_reg[7] (sync_c_n_9),
        .rx_cfg_sysref_resync_reg(sync_c_n_35),
        .rx_sync(rx_sync),
        .\sfcnt_reg[3] (meta_pred_c_n_0),
        .\sfcnt_reg[7] (meta_pred_c_n_1),
        .\smcnt_reg[3] (meta_pred_c_n_48),
        .\smcnt_reg[4] (meta_pred_c_n_43),
        .\smcnt_reg[5] ({opmf__28_carry_n_4,opmf__28_carry_n_5,opmf__28_carry_n_6,opmf__28_carry_n_7}),
        .\smcnt_reg[5]_0 (meta_pred_c_n_44),
        .\smcnt_reg[7] (meta_pred_c_n_45),
        .\smcnt_reg[7]_0 (meta_pred_c_n_12),
        .\smcnt_reg[8] (meta_pred_c_n_13),
        .\smcnt_reg[8]_0 (meta_pred_c_n_46),
        .somf_int(somf_int),
        .\somf_int_reg[1] (meta_pred_c_n_47),
        .\somf_int_reg[1]_0 (lmfc_c_n_8),
        .subclass(subclass),
        .syncn0(syncn0),
        .sysr_pulse_reg(sync_c_n_34),
        .sysref_resync(sysref_resync));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_32
   (val_ds_reg_0,
    alig_alig_err,
    started_ila_reg_0,
    alig_deb_data,
    p_0_in,
    SR,
    comma_is_e,
    E,
    rdy_us_reg_0,
    buf_rst_reg,
    buf_rst_reg_0,
    comma_is_k,
    shift_mux__1,
    comma_is_q,
    comma_is_r,
    comma_is_r__0,
    comma_is_a,
    comma_is_a__0,
    alig_ds021_out,
    alig_ds019_out,
    rdy_ds_reg,
    fil_lvl1,
    val_ds_reg_1,
    SS,
    started_ila_reg_1,
    started_ila_reg_2,
    \data_d1_reg[12] ,
    \data_d1_reg[7] ,
    started_ila_reg_3,
    is_f_ds12_in,
    \data_d1_reg[10] ,
    \data_d1_reg[15] ,
    is_f_ds16_in,
    \data_d1_reg[26] ,
    started_ila_reg_4,
    is_f_ds14_in,
    \data_d1_reg[18] ,
    \data_d1_reg[23] ,
    \deb_stat_reg[3] ,
    \offs_out_reg[1]_0 ,
    offs_val_reg_0,
    \offs_out_reg[0]_0 ,
    ready,
    \stat_reg[2] ,
    \err_ds_reg[3]_0 ,
    \data_ds_reg[31]_0 ,
    \last_oof_reg[7] ,
    desc_data,
    \data_ds_reg[16]_0 ,
    clk,
    started_data0,
    buf_rst,
    started_ila_reg_5,
    started_data_reg_0,
    \shift_r_reg[1]_0 ,
    \shift_r_reg[0]_0 ,
    Q,
    \inv_ds_reg[3] ,
    \efcnt_reg[7] ,
    octets_per_frame,
    D,
    p_0_in__1,
    start_data__5,
    \is_k_reg[2]_0 ,
    \is_q_reg[2]_0 ,
    \is_q_reg[3]_0 ,
    \is_r_reg[2]_0 ,
    \is_a_reg[3]_0 ,
    \data_ds_reg[15]_0 ,
    \data_ds_reg[31]_1 ,
    comma_data,
    \alig_ds_reg[2]_0 ,
    \is_k_reg[2]_1 ,
    shift,
    read,
    first_val,
    any_notb_err__2,
    any_disp_err__2,
    rst,
    active_lanes,
    \is_k_ds_reg[3] ,
    \is_q_reg[2]_1 ,
    \is_q_reg[2]_2 ,
    \is_r_reg[2]_1 ,
    \is_r_reg[3]_0 ,
    \deb_stat_reg[3]_0 ,
    \sel[1]_i_2 ,
    min_lane,
    \sel[1]_i_2_0 ,
    \sel[1]_i_2_1 ,
    \lane_offs_val[6]_11 ,
    \lane_offs_val[5]_9 ,
    \lane_offs_val[4]_7 ,
    p_189_out,
    p_72_out,
    ready_r1_reg,
    p_150_out,
    p_6_out,
    rxstatus_read,
    support_lane_sync,
    start_ila__1,
    \err_ds_reg[3]_1 ,
    \alig_ds_reg[1]_0 ,
    \pred_ds_reg[3]_0 ,
    \is_k_reg[1]_0 ,
    \is_q_reg[1]_0 ,
    \is_r_reg[1]_0 ,
    \eomf_d_reg[3]_0 ,
    \is_a_reg[1]_0 ,
    \last_oof_reg[7]_0 ,
    scram_enable,
    RAM_reg_192_255_9_11,
    p_1_in46_in,
    p_1_in48_in,
    p_1_in50_in,
    p_1_in52_in,
    p_1_in54_in,
    p_1_in56_in,
    p_1_in68_in,
    p_1_in70_in,
    p_1_in64_in,
    p_1_in66_in,
    RAM_reg_192_255_0_2,
    p_1_in62_in,
    p_1_in58_in,
    p_34_in);
  output val_ds_reg_0;
  output alig_alig_err;
  output started_ila_reg_0;
  output alig_deb_data;
  output [1:0]p_0_in;
  output [0:0]SR;
  output [0:0]comma_is_e;
  output [0:0]E;
  output rdy_us_reg_0;
  output [0:0]buf_rst_reg;
  output [0:0]buf_rst_reg_0;
  output [3:0]comma_is_k;
  output [1:0]shift_mux__1;
  output [2:0]comma_is_q;
  output [2:0]comma_is_r;
  output [0:0]comma_is_r__0;
  output [1:0]comma_is_a;
  output [0:0]comma_is_a__0;
  output [0:0]alig_ds021_out;
  output [0:0]alig_ds019_out;
  output [0:0]rdy_ds_reg;
  output fil_lvl1;
  output val_ds_reg_1;
  output [0:0]SS;
  output started_ila_reg_1;
  output started_ila_reg_2;
  output \data_d1_reg[12] ;
  output \data_d1_reg[7] ;
  output started_ila_reg_3;
  output is_f_ds12_in;
  output \data_d1_reg[10] ;
  output \data_d1_reg[15] ;
  output is_f_ds16_in;
  output \data_d1_reg[26] ;
  output started_ila_reg_4;
  output is_f_ds14_in;
  output \data_d1_reg[18] ;
  output \data_d1_reg[23] ;
  output [1:0]\deb_stat_reg[3] ;
  output \offs_out_reg[1]_0 ;
  output offs_val_reg_0;
  output \offs_out_reg[0]_0 ;
  output ready;
  output \stat_reg[2] ;
  output [3:0]\err_ds_reg[3]_0 ;
  output [13:0]\data_ds_reg[31]_0 ;
  output [7:0]\last_oof_reg[7] ;
  output [31:0]desc_data;
  output [0:0]\data_ds_reg[16]_0 ;
  input clk;
  input started_data0;
  input buf_rst;
  input started_ila_reg_5;
  input started_data_reg_0;
  input \shift_r_reg[1]_0 ;
  input \shift_r_reg[0]_0 ;
  input [0:0]Q;
  input [3:0]\inv_ds_reg[3] ;
  input \efcnt_reg[7] ;
  input [1:0]octets_per_frame;
  input [0:0]D;
  input [1:0]p_0_in__1;
  input start_data__5;
  input [0:0]\is_k_reg[2]_0 ;
  input \is_q_reg[2]_0 ;
  input [0:0]\is_q_reg[3]_0 ;
  input [0:0]\is_r_reg[2]_0 ;
  input [1:0]\is_a_reg[3]_0 ;
  input [15:0]\data_ds_reg[15]_0 ;
  input [31:0]\data_ds_reg[31]_1 ;
  input [7:0]comma_data;
  input [0:0]\alig_ds_reg[2]_0 ;
  input \is_k_reg[2]_1 ;
  input [0:0]shift;
  input read;
  input first_val;
  input any_notb_err__2;
  input any_disp_err__2;
  input rst;
  input [3:0]active_lanes;
  input [3:0]\is_k_ds_reg[3] ;
  input \is_q_reg[2]_1 ;
  input \is_q_reg[2]_2 ;
  input \is_r_reg[2]_1 ;
  input \is_r_reg[3]_0 ;
  input [1:0]\deb_stat_reg[3]_0 ;
  input [1:0]\sel[1]_i_2 ;
  input [1:0]min_lane;
  input [1:0]\sel[1]_i_2_0 ;
  input [1:0]\sel[1]_i_2_1 ;
  input \lane_offs_val[6]_11 ;
  input \lane_offs_val[5]_9 ;
  input \lane_offs_val[4]_7 ;
  input p_189_out;
  input p_72_out;
  input ready_r1_reg;
  input p_150_out;
  input [0:0]p_6_out;
  input rxstatus_read;
  input support_lane_sync;
  input start_ila__1;
  input [3:0]\err_ds_reg[3]_1 ;
  input [1:0]\alig_ds_reg[1]_0 ;
  input [3:0]\pred_ds_reg[3]_0 ;
  input [1:0]\is_k_reg[1]_0 ;
  input [1:0]\is_q_reg[1]_0 ;
  input [1:0]\is_r_reg[1]_0 ;
  input [3:0]\eomf_d_reg[3]_0 ;
  input [1:0]\is_a_reg[1]_0 ;
  input [7:0]\last_oof_reg[7]_0 ;
  input scram_enable;
  input RAM_reg_192_255_9_11;
  input p_1_in46_in;
  input p_1_in48_in;
  input p_1_in50_in;
  input p_1_in52_in;
  input p_1_in54_in;
  input p_1_in56_in;
  input p_1_in68_in;
  input p_1_in70_in;
  input p_1_in64_in;
  input p_1_in66_in;
  input [0:0]RAM_reg_192_255_0_2;
  input p_1_in62_in;
  input p_1_in58_in;
  input p_34_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RAM_reg_0_63_0_2_i_5__6_n_0;
  wire RAM_reg_0_63_12_14_i_4__6_n_0;
  wire RAM_reg_0_63_12_14_i_5__6_n_0;
  wire RAM_reg_0_63_12_14_i_6__6_n_0;
  wire RAM_reg_0_63_15_17_i_4__6_n_0;
  wire RAM_reg_0_63_15_17_i_5__6_n_0;
  wire RAM_reg_0_63_15_17_i_6__6_n_0;
  wire RAM_reg_0_63_15_17_i_7__6_n_0;
  wire RAM_reg_0_63_15_17_i_8__6_n_0;
  wire RAM_reg_0_63_15_17_i_9__6_n_0;
  wire RAM_reg_0_63_18_20_i_4__6_n_0;
  wire RAM_reg_0_63_18_20_i_5__6_n_0;
  wire RAM_reg_0_63_18_20_i_6__6_n_0;
  wire RAM_reg_0_63_21_23_i_4__6_n_0;
  wire RAM_reg_0_63_21_23_i_5__6_n_0;
  wire RAM_reg_0_63_21_23_i_6__6_n_0;
  wire RAM_reg_0_63_24_26_i_10__6_n_0;
  wire RAM_reg_0_63_24_26_i_11__6_n_0;
  wire RAM_reg_0_63_24_26_i_4__6_n_0;
  wire RAM_reg_0_63_24_26_i_5__6_n_0;
  wire RAM_reg_0_63_24_26_i_6__6_n_0;
  wire RAM_reg_0_63_24_26_i_7__6_n_0;
  wire RAM_reg_0_63_24_26_i_8__6_n_0;
  wire RAM_reg_0_63_24_26_i_9__6_n_0;
  wire RAM_reg_0_63_27_29_i_4__6_n_0;
  wire RAM_reg_0_63_27_29_i_5__6_n_0;
  wire RAM_reg_0_63_27_29_i_6__6_n_0;
  wire RAM_reg_0_63_30_32_i_3__6_n_0;
  wire RAM_reg_0_63_30_32_i_4__6_n_0;
  wire RAM_reg_0_63_6_8_i_4__6_n_0;
  wire RAM_reg_0_63_6_8_i_5__6_n_0;
  wire RAM_reg_0_63_9_11_i_4__6_n_0;
  wire RAM_reg_0_63_9_11_i_5__6_n_0;
  wire RAM_reg_0_63_9_11_i_6__6_n_0;
  wire [0:0]RAM_reg_192_255_0_2;
  wire RAM_reg_192_255_9_11;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [3:0]active_lanes;
  wire [3:0]alig_alig;
  wire alig_alig_err;
  wire alig_alig_ok;
  wire [23:0]alig_data;
  wire alig_deb_data;
  wire [3:3]alig_ds017_out;
  wire [0:0]alig_ds019_out;
  wire [0:0]alig_ds021_out;
  wire [3:3]alig_ds0__0;
  wire \alig_ds[2]_i_1__6_n_0 ;
  wire \alig_ds[3]_i_1__6_n_0 ;
  wire \alig_ds[3]_i_6__6_n_0 ;
  wire \alig_ds[3]_i_7__6_n_0 ;
  wire [1:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\alig_ds_reg[2]_0 ;
  wire alig_err_i_1__6_n_0;
  wire alig_err_i_2__6_n_0;
  wire alig_ok_i_1__6_n_0;
  wire alig_ok_i_2__6_n_0;
  wire [3:0]alig_pred;
  wire [3:0]alig_unex_err;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire [0:0]buf_rst_reg;
  wire [0:0]buf_rst_reg_0;
  wire clk;
  wire [7:0]comma_data;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[12] ;
  wire \data_d1_reg[15] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[23] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[7] ;
  wire [15:0]\data_ds_reg[15]_0 ;
  wire [0:0]\data_ds_reg[16]_0 ;
  wire [13:0]\data_ds_reg[31]_0 ;
  wire [31:0]\data_ds_reg[31]_1 ;
  wire [1:0]\deb_stat_reg[3] ;
  wire [1:0]\deb_stat_reg[3]_0 ;
  wire [31:0]desc_data;
  wire \efcnt_reg[7] ;
  wire [3:0]eomf_d;
  wire [3:0]\eomf_d_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_1 ;
  wire \errs_c/any_unex_err__2 ;
  wire fil_lvl1;
  wire first;
  wire first_val;
  wire [3:0]\inv_ds_reg[3] ;
  wire [3:0]is_a;
  wire \is_a[2]_i_1__6_n_0 ;
  wire \is_a[3]_i_1__6_n_0 ;
  wire [1:0]\is_a_reg[1]_0 ;
  wire [1:0]\is_a_reg[3]_0 ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire \is_f_ds[1]_i_2__6_n_0 ;
  wire \is_f_ds[2]_i_2__6_n_0 ;
  wire \is_f_ds[3]_i_2__6_n_0 ;
  wire [3:0]is_k;
  wire \is_k[2]_i_1__6_n_0 ;
  wire \is_k[3]_i_1__6_n_0 ;
  wire \is_k_ds[0]_i_2__6_n_0 ;
  wire \is_k_ds[0]_i_3__6_n_0 ;
  wire \is_k_ds[1]_i_3__6_n_0 ;
  wire \is_k_ds[2]_i_3__6_n_0 ;
  wire \is_k_ds[3]_i_3__6_n_0 ;
  wire [3:0]\is_k_ds_reg[3] ;
  wire [1:0]\is_k_reg[1]_0 ;
  wire [0:0]\is_k_reg[2]_0 ;
  wire \is_k_reg[2]_1 ;
  wire [3:0]is_q;
  wire \is_q[2]_i_1__6_n_0 ;
  wire \is_q[3]_i_1__6_n_0 ;
  wire \is_q_ds[0]_i_2__6_n_0 ;
  wire [1:0]\is_q_reg[1]_0 ;
  wire \is_q_reg[2]_0 ;
  wire \is_q_reg[2]_1 ;
  wire \is_q_reg[2]_2 ;
  wire [0:0]\is_q_reg[3]_0 ;
  wire [3:0]is_r;
  wire \is_r[2]_i_1__6_n_0 ;
  wire \is_r[3]_i_1__6_n_0 ;
  wire \is_r[3]_i_6__6_n_0 ;
  wire [1:0]\is_r_reg[1]_0 ;
  wire [0:0]\is_r_reg[2]_0 ;
  wire \is_r_reg[2]_1 ;
  wire \is_r_reg[3]_0 ;
  wire [1:0]\lane_offs_out[7]_12 ;
  wire \lane_offs_val[4]_7 ;
  wire \lane_offs_val[5]_9 ;
  wire \lane_offs_val[6]_11 ;
  wire \lane_offs_val[7]_13 ;
  wire \last_oof[0]_i_2__6_n_0 ;
  wire \last_oof[1]_i_2__6_n_0 ;
  wire \last_oof[2]_i_2__6_n_0 ;
  wire \last_oof[3]_i_2__6_n_0 ;
  wire \last_oof[4]_i_2__6_n_0 ;
  wire \last_oof[5]_i_2__6_n_0 ;
  wire \last_oof[6]_i_2__6_n_0 ;
  wire \last_oof[7]_i_2__6_n_0 ;
  wire \last_oof[7]_i_3__6_n_0 ;
  wire \last_oof[7]_i_4__6_n_0 ;
  wire \last_oof[7]_i_5__6_n_0 ;
  wire \last_oof[7]_i_6__6_n_0 ;
  wire [7:0]\last_oof_reg[7] ;
  wire [7:0]\last_oof_reg[7]_0 ;
  wire [1:0]min_lane;
  wire [1:0]octets_per_frame;
  wire [1:1]offs;
  wire \offs_out_reg[0]_0 ;
  wire \offs_out_reg[1]_0 ;
  wire offs_val_reg_0;
  wire [1:0]p_0_in;
  wire [31:16]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_150_out;
  wire p_189_out;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire [0:0]p_6_out;
  wire p_72_out;
  wire [3:0]\pred_ds_reg[3]_0 ;
  wire [0:0]rdy_ds_reg;
  wire rdy_us_i_1__6_n_0;
  wire rdy_us_reg_0;
  wire read;
  wire ready;
  wire ready_r1_i_2_n_0;
  wire ready_r1_reg;
  wire rst;
  wire rxstatus_read;
  wire scram_enable;
  wire [1:0]\sel[1]_i_2 ;
  wire [1:0]\sel[1]_i_2_0 ;
  wire [1:0]\sel[1]_i_2_1 ;
  wire [0:0]shift;
  wire [1:0]shift_mux__1;
  wire \shift_r_reg[0]_0 ;
  wire \shift_r_reg[1]_0 ;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_reg_0;
  wire started_ila_reg_0;
  wire started_ila_reg_1;
  wire started_ila_reg_2;
  wire started_ila_reg_3;
  wire started_ila_reg_4;
  wire started_ila_reg_5;
  wire \stat_reg[2] ;
  wire support_lane_sync;
  wire [3:0]unex_err0;
  wire val_ds0;
  wire val_ds_i_10__6_n_0;
  wire val_ds_i_11__6_n_0;
  wire val_ds_i_9__6_n_0;
  wire val_ds_reg_0;
  wire val_ds_reg_1;

  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_1__6
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_data[0]),
        .I2(scram_enable),
        .I3(p_1_in56_in),
        .I4(p_1_in58_in),
        .I5(RAM_reg_0_63_0_2_i_5__6_n_0),
        .O(desc_data[0]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_0_2_i_2__6
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__6_n_0),
        .I3(alig_data[1]),
        .I4(RAM_reg_192_255_0_2),
        .I5(p_1_in58_in),
        .O(desc_data[1]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_3__6
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_data[2]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_0_2),
        .I4(p_1_in62_in),
        .I5(RAM_reg_0_63_0_2_i_5__6_n_0),
        .O(desc_data[2]));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_0_2_i_5__6
       (.I0(alig_pred[0]),
        .I1(alig_alig[0]),
        .O(RAM_reg_0_63_0_2_i_5__6_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_12_14_i_1__6
       (.I0(RAM_reg_0_63_12_14_i_4__6_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__6_n_0),
        .I3(alig_data[12]),
        .I4(p_1_in50_in),
        .I5(p_1_in48_in),
        .O(desc_data[12]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_12_14_i_2__6
       (.I0(RAM_reg_0_63_12_14_i_5__6_n_0),
        .I1(alig_data[13]),
        .I2(scram_enable),
        .I3(p_1_in50_in),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__6_n_0),
        .O(desc_data[13]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_12_14_i_3__6
       (.I0(RAM_reg_0_63_12_14_i_6__6_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[14]),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__6_n_0),
        .O(desc_data[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_4__6
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .O(RAM_reg_0_63_12_14_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_5__6
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .O(RAM_reg_0_63_12_14_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_6__6
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .O(RAM_reg_0_63_12_14_i_6__6_n_0));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_15_17_i_1__6
       (.I0(RAM_reg_0_63_15_17_i_4__6_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[15]),
        .I4(p_1_in56_in),
        .I5(RAM_reg_0_63_6_8_i_5__6_n_0),
        .O(desc_data[15]));
  LUT5 #(
    .INIT(32'hEAAEAEEA)) 
    RAM_reg_0_63_15_17_i_2__6
       (.I0(RAM_reg_0_63_15_17_i_5__6_n_0),
        .I1(scram_enable),
        .I2(alig_data[16]),
        .I3(alig_data[15]),
        .I4(alig_data[14]),
        .O(desc_data[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_15_17_i_3__6
       (.I0(RAM_reg_0_63_15_17_i_6__6_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__6_n_0),
        .I2(alig_data[9]),
        .I3(RAM_reg_0_63_9_11_i_4__6_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__6_n_0),
        .O(desc_data[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_15_17_i_4__6
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .O(RAM_reg_0_63_15_17_i_4__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_15_17_i_5__6
       (.I0(RAM_reg_0_63_15_17_i_9__6_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_15_17_i_7__6_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__6_n_0),
        .I5(RAM_reg_0_63_15_17_i_8__6_n_0),
        .O(RAM_reg_0_63_15_17_i_5__6_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_15_17_i_6__6
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[15]),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_15_17_i_6__6_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_15_17_i_7__6
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_7__6_n_0));
  LUT5 #(
    .INIT(32'h40400040)) 
    RAM_reg_0_63_15_17_i_8__6
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_8__6_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_15_17_i_9__6
       (.I0(alig_alig[2]),
        .I1(alig_pred[2]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_15_17_i_9__6_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_1__6
       (.I0(RAM_reg_0_63_18_20_i_4__6_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__6_n_0),
        .I2(alig_data[10]),
        .I3(RAM_reg_0_63_9_11_i_5__6_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__6_n_0),
        .O(desc_data[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_2__6
       (.I0(RAM_reg_0_63_18_20_i_5__6_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__6_n_0),
        .I2(alig_data[11]),
        .I3(RAM_reg_0_63_9_11_i_6__6_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__6_n_0),
        .O(desc_data[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_3__6
       (.I0(RAM_reg_0_63_18_20_i_6__6_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__6_n_0),
        .I2(alig_data[12]),
        .I3(RAM_reg_0_63_12_14_i_4__6_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__6_n_0),
        .O(desc_data[20]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_4__6
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_4__6_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_5__6
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_5__6_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_6__6
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_6__6_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_1__6
       (.I0(RAM_reg_0_63_21_23_i_4__6_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__6_n_0),
        .I2(alig_data[13]),
        .I3(RAM_reg_0_63_12_14_i_5__6_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__6_n_0),
        .O(desc_data[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_2__6
       (.I0(RAM_reg_0_63_21_23_i_5__6_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__6_n_0),
        .I2(alig_data[14]),
        .I3(RAM_reg_0_63_12_14_i_6__6_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__6_n_0),
        .O(desc_data[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_3__6
       (.I0(RAM_reg_0_63_21_23_i_6__6_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__6_n_0),
        .I2(alig_data[15]),
        .I3(RAM_reg_0_63_15_17_i_4__6_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__6_n_0),
        .O(desc_data[23]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_4__6
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_4__6_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_5__6
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_5__6_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_6__6
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(alig_data[23]),
        .I4(alig_data[6]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_6__6_n_0));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    RAM_reg_0_63_24_26_i_10__6
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(RAM_reg_0_63_24_26_i_11__6_n_0),
        .I4(alig_alig[2]),
        .I5(alig_pred[2]),
        .O(RAM_reg_0_63_24_26_i_10__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    RAM_reg_0_63_24_26_i_11__6
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .O(RAM_reg_0_63_24_26_i_11__6_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_1__6
       (.I0(RAM_reg_0_63_24_26_i_4__6_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [6]),
        .I4(\data_ds_reg[31]_0 [5]),
        .I5(RAM_reg_0_63_24_26_i_5__6_n_0),
        .O(desc_data[24]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_2__6
       (.I0(RAM_reg_0_63_24_26_i_6__6_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [7]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__6_n_0),
        .O(desc_data[25]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_3__6
       (.I0(RAM_reg_0_63_24_26_i_7__6_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [8]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__6_n_0),
        .O(desc_data[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_4__6
       (.I0(RAM_reg_0_63_24_26_i_8__6_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_24_26_i_9__6_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__6_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__6_n_0),
        .O(RAM_reg_0_63_24_26_i_4__6_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_24_26_i_5__6
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_24_26_i_5__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_6__6
       (.I0(RAM_reg_0_63_24_26_i_8__6_n_0),
        .I1(\data_ds_reg[31]_0 [0]),
        .I2(RAM_reg_0_63_24_26_i_9__6_n_0),
        .I3(alig_data[9]),
        .I4(RAM_reg_0_63_9_11_i_4__6_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__6_n_0),
        .O(RAM_reg_0_63_24_26_i_6__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_7__6
       (.I0(RAM_reg_0_63_24_26_i_8__6_n_0),
        .I1(\data_ds_reg[31]_0 [1]),
        .I2(RAM_reg_0_63_24_26_i_9__6_n_0),
        .I3(alig_data[10]),
        .I4(RAM_reg_0_63_9_11_i_5__6_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__6_n_0),
        .O(RAM_reg_0_63_24_26_i_7__6_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_24_26_i_8__6
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(alig_pred[2]),
        .I4(alig_alig[2]),
        .O(RAM_reg_0_63_24_26_i_8__6_n_0));
  LUT6 #(
    .INIT(64'h0045000000000000)) 
    RAM_reg_0_63_24_26_i_9__6
       (.I0(RAM_reg_0_63_24_26_i_11__6_n_0),
        .I1(alig_alig[2]),
        .I2(alig_pred[2]),
        .I3(scram_enable),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(RAM_reg_0_63_24_26_i_9__6_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_1__6
       (.I0(RAM_reg_0_63_27_29_i_4__6_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [9]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__6_n_0),
        .O(desc_data[27]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_2__6
       (.I0(RAM_reg_0_63_27_29_i_5__6_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [10]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__6_n_0),
        .O(desc_data[28]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_3__6
       (.I0(RAM_reg_0_63_27_29_i_6__6_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [11]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__6_n_0),
        .O(desc_data[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_4__6
       (.I0(RAM_reg_0_63_24_26_i_8__6_n_0),
        .I1(\data_ds_reg[31]_0 [2]),
        .I2(RAM_reg_0_63_24_26_i_9__6_n_0),
        .I3(alig_data[11]),
        .I4(RAM_reg_0_63_9_11_i_6__6_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__6_n_0),
        .O(RAM_reg_0_63_27_29_i_4__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_5__6
       (.I0(RAM_reg_0_63_24_26_i_8__6_n_0),
        .I1(\data_ds_reg[31]_0 [3]),
        .I2(RAM_reg_0_63_24_26_i_9__6_n_0),
        .I3(alig_data[12]),
        .I4(RAM_reg_0_63_12_14_i_4__6_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__6_n_0),
        .O(RAM_reg_0_63_27_29_i_5__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_6__6
       (.I0(RAM_reg_0_63_24_26_i_8__6_n_0),
        .I1(\data_ds_reg[31]_0 [4]),
        .I2(RAM_reg_0_63_24_26_i_9__6_n_0),
        .I3(alig_data[13]),
        .I4(RAM_reg_0_63_12_14_i_5__6_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__6_n_0),
        .O(RAM_reg_0_63_27_29_i_6__6_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_1__6
       (.I0(RAM_reg_0_63_30_32_i_3__6_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [12]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__6_n_0),
        .O(desc_data[30]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_2__6
       (.I0(RAM_reg_0_63_30_32_i_4__6_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [13]),
        .I4(alig_data[14]),
        .I5(RAM_reg_0_63_24_26_i_5__6_n_0),
        .O(desc_data[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_3__6
       (.I0(RAM_reg_0_63_24_26_i_8__6_n_0),
        .I1(\data_ds_reg[31]_0 [5]),
        .I2(RAM_reg_0_63_24_26_i_9__6_n_0),
        .I3(alig_data[14]),
        .I4(RAM_reg_0_63_12_14_i_6__6_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__6_n_0),
        .O(RAM_reg_0_63_30_32_i_3__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_4__6
       (.I0(RAM_reg_0_63_24_26_i_8__6_n_0),
        .I1(alig_data[23]),
        .I2(RAM_reg_0_63_24_26_i_9__6_n_0),
        .I3(alig_data[15]),
        .I4(RAM_reg_0_63_15_17_i_4__6_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__6_n_0),
        .O(RAM_reg_0_63_30_32_i_4__6_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_1__6
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__6_n_0),
        .I3(alig_data[3]),
        .I4(p_1_in64_in),
        .I5(p_1_in62_in),
        .O(desc_data[3]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_3_5_i_2__6
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_data[4]),
        .I2(scram_enable),
        .I3(p_1_in64_in),
        .I4(p_1_in66_in),
        .I5(RAM_reg_0_63_0_2_i_5__6_n_0),
        .O(desc_data[4]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_3__6
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__6_n_0),
        .I3(alig_data[5]),
        .I4(p_1_in68_in),
        .I5(p_1_in66_in),
        .O(desc_data[5]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_6_8_i_1__6
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_data[6]),
        .I2(scram_enable),
        .I3(p_1_in68_in),
        .I4(p_1_in70_in),
        .I5(RAM_reg_0_63_0_2_i_5__6_n_0),
        .O(desc_data[6]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_6_8_i_2__6
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__6_n_0),
        .I3(alig_data[7]),
        .I4(p_34_in),
        .I5(p_1_in70_in),
        .O(desc_data[7]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_6_8_i_3__6
       (.I0(RAM_reg_0_63_6_8_i_4__6_n_0),
        .I1(scram_enable),
        .I2(alig_data[6]),
        .I3(alig_data[8]),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__6_n_0),
        .O(desc_data[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_6_8_i_4__6
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .O(RAM_reg_0_63_6_8_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_6_8_i_5__6
       (.I0(alig_pred[1]),
        .I1(alig_alig[1]),
        .O(RAM_reg_0_63_6_8_i_5__6_n_0));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_1__6
       (.I0(RAM_reg_0_63_9_11_i_4__6_n_0),
        .I1(alig_data[9]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_9_11),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__6_n_0),
        .O(desc_data[9]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_9_11_i_2__6
       (.I0(RAM_reg_0_63_9_11_i_5__6_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__6_n_0),
        .I3(alig_data[10]),
        .I4(p_1_in46_in),
        .I5(RAM_reg_192_255_9_11),
        .O(desc_data[10]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_3__6
       (.I0(RAM_reg_0_63_9_11_i_6__6_n_0),
        .I1(alig_data[11]),
        .I2(scram_enable),
        .I3(p_1_in46_in),
        .I4(p_1_in48_in),
        .I5(RAM_reg_0_63_6_8_i_5__6_n_0),
        .O(desc_data[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_4__6
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .O(RAM_reg_0_63_9_11_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_5__6
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .O(RAM_reg_0_63_9_11_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_6__6
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .O(RAM_reg_0_63_9_11_i_6__6_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[2]_i_1__6 
       (.I0(alig_ds019_out),
        .I1(alig_ds017_out),
        .I2(\alig_ds_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds021_out),
        .O(\alig_ds[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[3]_i_1__6 
       (.I0(alig_ds017_out),
        .I1(alig_ds0__0),
        .I2(alig_ds021_out),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds019_out),
        .O(\alig_ds[3]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_2__6 
       (.I0(comma_is_a[1]),
        .I1(\is_k_ds_reg[3] [2]),
        .I2(is_f_ds14_in),
        .O(alig_ds017_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_3__6 
       (.I0(\is_a_reg[3]_0 [1]),
        .I1(\is_k_ds_reg[3] [3]),
        .I2(is_f_ds16_in),
        .O(alig_ds0__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \alig_ds[3]_i_4__6 
       (.I0(comma_is_a__0),
        .I1(\is_k_ds_reg[3] [0]),
        .I2(\alig_ds[3]_i_6__6_n_0 ),
        .I3(\data_ds_reg[31]_1 [5]),
        .I4(\data_ds_reg[31]_1 [7]),
        .I5(\alig_ds[3]_i_7__6_n_0 ),
        .O(alig_ds021_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_5__6 
       (.I0(comma_is_a[0]),
        .I1(\is_k_ds_reg[3] [1]),
        .I2(is_f_ds12_in),
        .O(alig_ds019_out));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \alig_ds[3]_i_6__6 
       (.I0(\data_ds_reg[31]_1 [0]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [6]),
        .O(\alig_ds[3]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \alig_ds[3]_i_7__6 
       (.I0(\data_ds_reg[31]_1 [3]),
        .I1(\data_ds_reg[31]_1 [2]),
        .O(\alig_ds[3]_i_7__6_n_0 ));
  FDRE \alig_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [0]),
        .Q(alig_alig[0]),
        .R(1'b0));
  FDRE \alig_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [1]),
        .Q(alig_alig[1]),
        .R(1'b0));
  FDRE \alig_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[2]_i_1__6_n_0 ),
        .Q(alig_alig[2]),
        .R(1'b0));
  FDRE \alig_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[3]_i_1__6_n_0 ),
        .Q(alig_alig[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \alig_err_cnt[2]_i_1__6 
       (.I0(val_ds_reg_0),
        .I1(rst),
        .I2(active_lanes[3]),
        .I3(alig_alig_ok),
        .O(SS));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    alig_err_i_1__6
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_err_i_2__6_n_0),
        .O(alig_err_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    alig_err_i_2__6
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_err_i_2__6_n_0));
  FDRE alig_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_err_i_1__6_n_0),
        .Q(alig_alig_err),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    alig_ok_i_1__6
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_ok_i_2__6_n_0),
        .O(alig_ok_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    alig_ok_i_2__6
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_ok_i_2__6_n_0));
  FDRE alig_ok_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_ok_i_1__6_n_0),
        .Q(alig_alig_ok),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \buf_add[1]_i_10 
       (.I0(\lane_offs_val[7]_13 ),
        .I1(\lane_offs_val[6]_11 ),
        .I2(min_lane[1]),
        .I3(\lane_offs_val[5]_9 ),
        .I4(min_lane[0]),
        .I5(\lane_offs_val[4]_7 ),
        .O(offs_val_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \buf_add[1]_i_12 
       (.I0(\lane_offs_out[7]_12 [0]),
        .I1(\sel[1]_i_2 [0]),
        .I2(min_lane[1]),
        .I3(\sel[1]_i_2_0 [0]),
        .I4(min_lane[0]),
        .I5(\sel[1]_i_2_1 [0]),
        .O(\offs_out_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [8]),
        .I1(\data_ds_reg[31]_1 [16]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [0]),
        .O(p_0_in__0[16]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [9]),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [1]),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [18]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [2]),
        .O(p_0_in__0[18]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [11]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [3]),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [4]),
        .O(p_0_in__0[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [13]),
        .I1(\data_ds_reg[31]_1 [21]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [5]),
        .O(p_0_in__0[21]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [22]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [6]),
        .O(p_0_in__0[22]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [7]),
        .O(p_0_in__0[23]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [16]),
        .I1(\data_ds_reg[31]_1 [24]),
        .I2(\data_ds_reg[31]_1 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [8]),
        .O(p_0_in__0[24]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [17]),
        .I1(\data_ds_reg[31]_1 [25]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [9]),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [26]),
        .I2(\data_ds_reg[31]_1 [2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [10]),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [19]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [11]),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [20]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [12]),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [21]),
        .I1(\data_ds_reg[31]_1 [29]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [13]),
        .O(p_0_in__0[29]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__13 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [30]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [14]),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_1__6 
       (.I0(\data_ds_reg[31]_1 [23]),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [15]),
        .O(p_0_in__0[31]));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [0]),
        .Q(alig_data[0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [10]),
        .Q(alig_data[10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [11]),
        .Q(alig_data[11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [12]),
        .Q(alig_data[12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [13]),
        .Q(alig_data[13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [14]),
        .Q(alig_data[14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [15]),
        .Q(alig_data[15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[16]),
        .Q(alig_data[16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[17]),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[18]),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[19]),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [1]),
        .Q(alig_data[1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[20]),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[21]),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[22]),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[23]),
        .Q(alig_data[23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[24]),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[25]),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[26]),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[27]),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[28]),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[29]),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [2]),
        .Q(alig_data[2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[30]),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[31]),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [3]),
        .Q(alig_data[3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [4]),
        .Q(alig_data[4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [5]),
        .Q(alig_data[5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [6]),
        .Q(alig_data[6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [7]),
        .Q(alig_data[7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [8]),
        .Q(alig_data[8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [9]),
        .Q(alig_data[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[2]_i_1__6 
       (.I0(\deb_stat_reg[3]_0 [0]),
        .I1(started_ila_reg_0),
        .O(\deb_stat_reg[3] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[3]_i_2__6 
       (.I0(\deb_stat_reg[3]_0 [1]),
        .I1(alig_deb_data),
        .O(\deb_stat_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \efcnt[7]_i_1__6 
       (.I0(buf_rst),
        .I1(\efcnt_reg[7] ),
        .I2(rdy_us_reg_0),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \emcnt[9]_i_1__6 
       (.I0(buf_rst),
        .I1(rdy_us_reg_0),
        .O(buf_rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \eof_int[3]_i_1__6 
       (.I0(buf_rst),
        .I1(\efcnt_reg[7] ),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .I4(rdy_us_reg_0),
        .O(E));
  FDRE \eomf_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [0]),
        .Q(eomf_d[0]),
        .R(1'b0));
  FDRE \eomf_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [1]),
        .Q(eomf_d[1]),
        .R(1'b0));
  FDRE \eomf_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [2]),
        .Q(eomf_d[2]),
        .R(1'b0));
  FDRE \eomf_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [3]),
        .Q(eomf_d[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_12__6 
       (.I0(comma_is_r[0]),
        .I1(comma_is_q[1]),
        .O(\data_d1_reg[15] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \err_ds[3]_i_5__6 
       (.I0(p_0_in[0]),
        .I1(started_ila_reg_0),
        .I2(\is_k_reg[2]_1 ),
        .I3(\is_k_reg[2]_0 ),
        .I4(comma_is_r__0),
        .O(shift_mux__1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \err_ds[3]_i_6__6 
       (.I0(p_0_in[1]),
        .I1(started_ila_reg_0),
        .I2(shift),
        .O(shift_mux__1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_8__6 
       (.I0(comma_is_r[1]),
        .I1(comma_is_q[2]),
        .O(\data_d1_reg[23] ));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_9__6 
       (.I0(comma_is_r__0),
        .I1(comma_is_q[0]),
        .O(\data_d1_reg[7] ));
  FDRE \err_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [0]),
        .Q(\err_ds_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \err_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [1]),
        .Q(\err_ds_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \err_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [2]),
        .Q(\err_ds_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \err_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [3]),
        .Q(\err_ds_reg[3]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    err_rep_i_1__6
       (.I0(\errs_c/any_unex_err__2 ),
        .I1(any_notb_err__2),
        .I2(any_disp_err__2),
        .I3(val_ds_reg_0),
        .I4(rst),
        .I5(active_lanes[3]),
        .O(val_ds_reg_1));
  LUT3 #(
    .INIT(8'h40)) 
    \fil_lvl[7]_i_1__6 
       (.I0(read),
        .I1(val_ds_reg_0),
        .I2(first_val),
        .O(rdy_ds_reg));
  FDSE first_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(first),
        .S(buf_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_3__6 
       (.I0(\is_q_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [9]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_q[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_4__6 
       (.I0(\is_q_reg[2]_2 ),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_q[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[3]_i_1__6 
       (.I0(Q),
        .I1(\inv_ds_reg[3] [3]),
        .O(comma_is_e));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[2]_i_1__6 
       (.I0(comma_is_a[0]),
        .I1(comma_is_a[1]),
        .I2(\is_a_reg[3]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a__0),
        .O(\is_a[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[3]_i_1__6 
       (.I0(comma_is_a[1]),
        .I1(\is_a_reg[3]_0 [1]),
        .I2(comma_is_a__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[0]),
        .O(\is_a[3]_i_1__6_n_0 ));
  FDRE \is_a_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [0]),
        .Q(is_a[0]),
        .R(1'b0));
  FDRE \is_a_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [1]),
        .Q(is_a[1]),
        .R(1'b0));
  FDRE \is_a_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[2]_i_1__6_n_0 ),
        .Q(is_a[2]),
        .R(1'b0));
  FDRE \is_a_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[3]_i_1__6_n_0 ),
        .Q(is_a[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[1]_i_1__6 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [12]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\is_f_ds[1]_i_2__6_n_0 ),
        .O(is_f_ds12_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[1]_i_2__6 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(\is_f_ds[1]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[2]_i_1__6 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\is_f_ds[2]_i_2__6_n_0 ),
        .O(is_f_ds14_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[2]_i_2__6 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [21]),
        .O(\is_f_ds[2]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[3]_i_1__6 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [25]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\is_f_ds[3]_i_2__6_n_0 ),
        .O(is_f_ds16_in));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[3]_i_2__6 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [29]),
        .O(\is_f_ds[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[2]_i_1__6 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[0]),
        .O(\is_k[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[3]_i_1__6 
       (.I0(comma_is_k[2]),
        .I1(comma_is_k[3]),
        .I2(comma_is_k[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[1]),
        .O(\is_k[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[0]_i_1__6 
       (.I0(\is_k_ds[0]_i_2__6_n_0 ),
        .I1(\is_k_ds[0]_i_3__6_n_0 ),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\inv_ds_reg[3] [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_k[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[0]_i_2__6 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [3]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(\data_ds_reg[31]_1 [4]),
        .O(\is_k_ds[0]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[0]_i_3__6 
       (.I0(\data_ds_reg[31]_1 [6]),
        .I1(\data_ds_reg[31]_1 [1]),
        .O(\is_k_ds[0]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[1]_i_1__6 
       (.I0(\data_d1_reg[10] ),
        .I1(\is_k_ds[1]_i_3__6_n_0 ),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\inv_ds_reg[3] [1]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_k[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[1]_i_2__6 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [13]),
        .I3(\data_ds_reg[31]_1 [12]),
        .O(\data_d1_reg[10] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[1]_i_3__6 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [9]),
        .O(\is_k_ds[1]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[2]_i_1__6 
       (.I0(\data_d1_reg[18] ),
        .I1(\is_k_ds[2]_i_3__6_n_0 ),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\inv_ds_reg[3] [2]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_k[2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[2]_i_2__6 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [21]),
        .I3(\data_ds_reg[31]_1 [20]),
        .O(\data_d1_reg[18] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[2]_i_3__6 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [17]),
        .O(\is_k_ds[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[3]_i_1__6 
       (.I0(\data_d1_reg[26] ),
        .I1(\is_k_ds[3]_i_3__6_n_0 ),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\inv_ds_reg[3] [3]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_k[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[3]_i_2__6 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [29]),
        .I3(\data_ds_reg[31]_1 [28]),
        .O(\data_d1_reg[26] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[3]_i_3__6 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [25]),
        .O(\is_k_ds[3]_i_3__6_n_0 ));
  FDRE \is_k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [0]),
        .Q(is_k[0]),
        .R(1'b0));
  FDRE \is_k_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [1]),
        .Q(is_k[1]),
        .R(1'b0));
  FDRE \is_k_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[2]_i_1__6_n_0 ),
        .Q(is_k[2]),
        .R(1'b0));
  FDRE \is_k_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[3]_i_1__6_n_0 ),
        .Q(is_k[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[2]_i_1__6 
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[2]),
        .I2(\is_q_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[0]),
        .O(\is_q[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[3]_i_1__6 
       (.I0(comma_is_q[2]),
        .I1(\is_q_reg[3]_0 ),
        .I2(comma_is_q[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[1]),
        .O(\is_q[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_q_ds[0]_i_1__6 
       (.I0(\is_q_ds[0]_i_2__6_n_0 ),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_q[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[0]_i_2__6 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [3]),
        .O(\is_q_ds[0]_i_2__6_n_0 ));
  FDRE \is_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [0]),
        .Q(is_q[0]),
        .R(1'b0));
  FDRE \is_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [1]),
        .Q(is_q[1]),
        .R(1'b0));
  FDRE \is_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[2]_i_1__6_n_0 ),
        .Q(is_q[2]),
        .R(1'b0));
  FDRE \is_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[3]_i_1__6_n_0 ),
        .Q(is_q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[2]_i_1__6 
       (.I0(comma_is_r[0]),
        .I1(comma_is_r[1]),
        .I2(\is_r_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r__0),
        .O(\is_r[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[3]_i_1__6 
       (.I0(comma_is_r[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[0]),
        .O(\is_r[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_2__6 
       (.I0(\is_r_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [17]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_r[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_3__6 
       (.I0(\is_r_reg[3]_0 ),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [30]),
        .I3(\data_ds_reg[31]_1 [25]),
        .I4(\data_ds_reg[31]_1 [29]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_r[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_4__6 
       (.I0(\is_r[3]_i_6__6_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [1]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_r__0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_5__6 
       (.I0(\data_d1_reg[12] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [9]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_r[0]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r[3]_i_6__6 
       (.I0(\data_ds_reg[31]_1 [4]),
        .I1(\data_ds_reg[31]_1 [0]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(\data_ds_reg[31]_1 [2]),
        .O(\is_r[3]_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[1]_i_3__6 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [8]),
        .I2(\data_ds_reg[31]_1 [11]),
        .I3(\data_ds_reg[31]_1 [10]),
        .O(\data_d1_reg[12] ));
  FDRE \is_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [0]),
        .Q(is_r[0]),
        .R(1'b0));
  FDRE \is_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [1]),
        .Q(is_r[1]),
        .R(1'b0));
  FDRE \is_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[2]_i_1__6_n_0 ),
        .Q(is_r[2]),
        .R(1'b0));
  FDRE \is_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[3]_i_1__6_n_0 ),
        .Q(is_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[0]_i_1__6 
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .I4(\last_oof[7]_i_2__6_n_0 ),
        .I5(\last_oof[0]_i_2__6_n_0 ),
        .O(\last_oof_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[0]_i_2__6 
       (.I0(\data_ds_reg[31]_0 [6]),
        .I1(\last_oof[7]_i_4__6_n_0 ),
        .I2(\last_oof[7]_i_5__6_n_0 ),
        .I3(alig_data[16]),
        .I4(alig_data[8]),
        .I5(\last_oof[7]_i_6__6_n_0 ),
        .O(\last_oof[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[1]_i_1__6 
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .I4(\last_oof[7]_i_2__6_n_0 ),
        .I5(\last_oof[1]_i_2__6_n_0 ),
        .O(\last_oof_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[1]_i_2__6 
       (.I0(\data_ds_reg[31]_0 [7]),
        .I1(\last_oof[7]_i_4__6_n_0 ),
        .I2(\last_oof[7]_i_5__6_n_0 ),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[9]),
        .I5(\last_oof[7]_i_6__6_n_0 ),
        .O(\last_oof[1]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[2]_i_1__6 
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .I4(\last_oof[7]_i_2__6_n_0 ),
        .I5(\last_oof[2]_i_2__6_n_0 ),
        .O(\last_oof_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[2]_i_2__6 
       (.I0(\data_ds_reg[31]_0 [8]),
        .I1(\last_oof[7]_i_4__6_n_0 ),
        .I2(\last_oof[7]_i_5__6_n_0 ),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[10]),
        .I5(\last_oof[7]_i_6__6_n_0 ),
        .O(\last_oof[2]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[3]_i_1__6 
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .I4(\last_oof[7]_i_2__6_n_0 ),
        .I5(\last_oof[3]_i_2__6_n_0 ),
        .O(\last_oof_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[3]_i_2__6 
       (.I0(\data_ds_reg[31]_0 [9]),
        .I1(\last_oof[7]_i_4__6_n_0 ),
        .I2(\last_oof[7]_i_5__6_n_0 ),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[11]),
        .I5(\last_oof[7]_i_6__6_n_0 ),
        .O(\last_oof[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[4]_i_1__6 
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .I4(\last_oof[7]_i_2__6_n_0 ),
        .I5(\last_oof[4]_i_2__6_n_0 ),
        .O(\last_oof_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[4]_i_2__6 
       (.I0(\data_ds_reg[31]_0 [10]),
        .I1(\last_oof[7]_i_4__6_n_0 ),
        .I2(\last_oof[7]_i_5__6_n_0 ),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[12]),
        .I5(\last_oof[7]_i_6__6_n_0 ),
        .O(\last_oof[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[5]_i_1__6 
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .I4(\last_oof[7]_i_2__6_n_0 ),
        .I5(\last_oof[5]_i_2__6_n_0 ),
        .O(\last_oof_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[5]_i_2__6 
       (.I0(\data_ds_reg[31]_0 [11]),
        .I1(\last_oof[7]_i_4__6_n_0 ),
        .I2(\last_oof[7]_i_5__6_n_0 ),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[13]),
        .I5(\last_oof[7]_i_6__6_n_0 ),
        .O(\last_oof[5]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[6]_i_1__6 
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .I4(\last_oof[7]_i_2__6_n_0 ),
        .I5(\last_oof[6]_i_2__6_n_0 ),
        .O(\last_oof_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[6]_i_2__6 
       (.I0(\data_ds_reg[31]_0 [12]),
        .I1(\last_oof[7]_i_4__6_n_0 ),
        .I2(\last_oof[7]_i_5__6_n_0 ),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[14]),
        .I5(\last_oof[7]_i_6__6_n_0 ),
        .O(\last_oof[6]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[7]_i_1__6 
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .I4(\last_oof[7]_i_2__6_n_0 ),
        .I5(\last_oof[7]_i_3__6_n_0 ),
        .O(\last_oof_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \last_oof[7]_i_2__6 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[7]_i_3__6 
       (.I0(\data_ds_reg[31]_0 [13]),
        .I1(\last_oof[7]_i_4__6_n_0 ),
        .I2(\last_oof[7]_i_5__6_n_0 ),
        .I3(alig_data[23]),
        .I4(alig_data[15]),
        .I5(\last_oof[7]_i_6__6_n_0 ),
        .O(\last_oof[7]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \last_oof[7]_i_4__6 
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .O(\last_oof[7]_i_4__6_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \last_oof[7]_i_5__6 
       (.I0(alig_pred[3]),
        .I1(alig_alig[3]),
        .I2(alig_pred[2]),
        .I3(alig_alig[2]),
        .O(\last_oof[7]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h4044404400004044)) 
    \last_oof[7]_i_6__6 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_3__6 
       (.I0(\data_d1_reg[10] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [14]),
        .I4(\data_ds_reg[31]_1 [8]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_a[0]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_4__6 
       (.I0(\data_d1_reg[18] ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [22]),
        .I4(\data_ds_reg[31]_1 [16]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_a[1]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_5__6 
       (.I0(\is_k_ds[0]_i_2__6_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(\data_ds_reg[31]_1 [6]),
        .I4(\data_ds_reg[31]_1 [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_a__0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \offs_out[1]_i_1__6 
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .I3(p_0_in[1]),
        .O(offs));
  FDRE \offs_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\lane_offs_out[7]_12 [0]),
        .R(1'b0));
  FDRE \offs_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(offs),
        .Q(\lane_offs_out[7]_12 [1]),
        .R(1'b0));
  FDRE offs_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data0),
        .Q(\lane_offs_val[7]_13 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ovr_i_4__6
       (.I0(val_ds_reg_0),
        .I1(read),
        .O(fil_lvl1));
  FDRE \pred_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [0]),
        .Q(alig_pred[0]),
        .R(1'b0));
  FDRE \pred_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [1]),
        .Q(alig_pred[1]),
        .R(1'b0));
  FDRE \pred_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [2]),
        .Q(alig_pred[2]),
        .R(1'b0));
  FDRE \pred_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [3]),
        .Q(alig_pred[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    rdy_us_i_1__6
       (.I0(alig_deb_data),
        .I1(start_data__5),
        .I2(support_lane_sync),
        .I3(started_ila_reg_0),
        .I4(start_ila__1),
        .I5(first),
        .O(rdy_us_i_1__6_n_0));
  FDRE rdy_us_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_us_i_1__6_n_0),
        .Q(rdy_us_reg_0),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'h0000000045004545)) 
    ready_r1_i_1
       (.I0(ready_r1_i_2_n_0),
        .I1(p_189_out),
        .I2(active_lanes[0]),
        .I3(p_72_out),
        .I4(active_lanes[2]),
        .I5(ready_r1_reg),
        .O(ready));
  LUT4 #(
    .INIT(16'h4F44)) 
    ready_r1_i_2
       (.I0(val_ds_reg_0),
        .I1(active_lanes[3]),
        .I2(p_150_out),
        .I3(active_lanes[1]),
        .O(ready_r1_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \scram_r[8]_i_1__6 
       (.I0(alig_data[16]),
        .I1(scram_enable),
        .O(\data_ds_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sel[1]_i_4 
       (.I0(\lane_offs_out[7]_12 [1]),
        .I1(\sel[1]_i_2 [1]),
        .I2(min_lane[1]),
        .I3(\sel[1]_i_2_0 [1]),
        .I4(min_lane[0]),
        .I5(\sel[1]_i_2_1 [1]),
        .O(\offs_out_reg[1]_0 ));
  FDRE \shift_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[0]_0 ),
        .Q(p_0_in[0]),
        .R(buf_rst));
  FDRE \shift_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[1]_0 ),
        .Q(p_0_in[1]),
        .R(buf_rst));
  LUT5 #(
    .INIT(32'h40F04040)) 
    started_data_i_4__6
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r[1]),
        .I4(comma_is_a[0]),
        .O(started_ila_reg_3));
  FDRE started_data_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data_reg_0),
        .Q(alig_deb_data),
        .R(buf_rst));
  FDRE started_ila_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_ila_reg_5),
        .Q(started_ila_reg_0),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[2]_i_1__6 
       (.I0(p_6_out),
        .I1(val_ds_reg_0),
        .I2(\errs_c/any_unex_err__2 ),
        .I3(rst),
        .I4(active_lanes[3]),
        .I5(rxstatus_read),
        .O(\stat_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[2]_i_2__6 
       (.I0(alig_unex_err[1]),
        .I1(alig_unex_err[0]),
        .I2(alig_unex_err[3]),
        .I3(alig_unex_err[2]),
        .O(\errs_c/any_unex_err__2 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[0]_i_1__6 
       (.I0(is_r[0]),
        .I1(is_a[0]),
        .I2(eomf_d[0]),
        .I3(is_k[0]),
        .I4(is_q[0]),
        .O(unex_err0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[1]_i_1__6 
       (.I0(is_r[1]),
        .I1(is_a[1]),
        .I2(eomf_d[1]),
        .I3(is_k[1]),
        .I4(is_q[1]),
        .O(unex_err0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[2]_i_1__6 
       (.I0(is_r[2]),
        .I1(is_a[2]),
        .I2(eomf_d[2]),
        .I3(is_k[2]),
        .I4(is_q[2]),
        .O(unex_err0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[3]_i_1__6 
       (.I0(is_r[3]),
        .I1(is_a[3]),
        .I2(eomf_d[3]),
        .I3(is_k[3]),
        .I4(is_q[3]),
        .O(unex_err0[3]));
  FDRE \unex_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[0]),
        .Q(alig_unex_err[0]),
        .R(1'b0));
  FDRE \unex_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[1]),
        .Q(alig_unex_err[1]),
        .R(1'b0));
  FDRE \unex_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[2]),
        .Q(alig_unex_err[2]),
        .R(1'b0));
  FDRE \unex_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[3]),
        .Q(alig_unex_err[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    val_ds_i_10__6
       (.I0(\data_ds_reg[31]_1 [7]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .O(val_ds_i_10__6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    val_ds_i_11__6
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [14]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(val_ds_i_11__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4D3F0000)) 
    val_ds_i_1__7
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in__1[0]),
        .I4(start_data__5),
        .I5(alig_deb_data),
        .O(val_ds0));
  LUT5 #(
    .INIT(32'h44F40000)) 
    val_ds_i_4__6
       (.I0(comma_is_r[1]),
        .I1(comma_is_a[0]),
        .I2(comma_is_a__0),
        .I3(comma_is_r[0]),
        .I4(started_ila_reg_0),
        .O(started_ila_reg_1));
  LUT5 #(
    .INIT(32'hBF0FBFBF)) 
    val_ds_i_5__6
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r__0),
        .I4(\is_a_reg[3]_0 [0]),
        .O(started_ila_reg_4));
  LUT6 #(
    .INIT(64'h00B0FFFFBBBBFFFF)) 
    val_ds_i_7__6
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(comma_is_a[0]),
        .I3(comma_is_r[1]),
        .I4(started_ila_reg_0),
        .I5(val_ds_i_9__6_n_0),
        .O(started_ila_reg_2));
  LUT6 #(
    .INIT(64'h0202020202020002)) 
    val_ds_i_9__6
       (.I0(\is_k_ds_reg[3] [0]),
        .I1(val_ds_i_10__6_n_0),
        .I2(\is_k_ds[0]_i_2__6_n_0 ),
        .I3(\is_k_ds_reg[3] [1]),
        .I4(val_ds_i_11__6_n_0),
        .I5(\data_d1_reg[12] ),
        .O(val_ds_i_9__6_n_0));
  FDRE val_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(val_ds0),
        .Q(val_ds_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wr_addr[7]_i_1__6 
       (.I0(buf_rst),
        .I1(val_ds_reg_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_32_14
   (val_ds_reg_0,
    \lane_offs_val[6]_11 ,
    alig_alig_err,
    started_ila_reg_0,
    alig_deb_data,
    p_0_in,
    SR,
    comma_is_e,
    E,
    rdy_us_reg_0,
    buf_rst_reg,
    buf_rst_reg_0,
    comma_is_k,
    shift_mux__1,
    comma_is_q,
    comma_is_r,
    comma_is_r__0,
    comma_is_a,
    comma_is_a__0,
    alig_ds021_out,
    alig_ds019_out,
    rdy_ds_reg,
    fil_lvl1,
    val_ds_reg_1,
    SS,
    started_ila_reg_1,
    started_ila_reg_2,
    \data_d1_reg[12] ,
    \data_d1_reg[7] ,
    started_ila_reg_3,
    is_f_ds12_in,
    \data_d1_reg[10] ,
    \data_d1_reg[15] ,
    is_f_ds16_in,
    \data_d1_reg[26] ,
    started_ila_reg_4,
    is_f_ds14_in,
    \data_d1_reg[18] ,
    \data_d1_reg[23] ,
    \deb_stat_reg[3] ,
    \stat_reg[2] ,
    \err_ds_reg[3]_0 ,
    \data_ds_reg[31]_0 ,
    \offs_out_reg[1]_0 ,
    \last_oof_reg[7] ,
    desc_data,
    \data_ds_reg[16]_0 ,
    clk,
    started_data0,
    buf_rst,
    started_ila_reg_5,
    started_data_reg_0,
    \shift_r_reg[1]_0 ,
    \shift_r_reg[0]_0 ,
    Q,
    \inv_ds_reg[3] ,
    \eof_int_reg[3] ,
    octets_per_frame,
    D,
    p_0_in__1,
    start_data__5,
    \is_k_reg[2]_0 ,
    \is_q_reg[2]_0 ,
    \is_q_reg[3]_0 ,
    \is_r_reg[2]_0 ,
    \is_a_reg[3]_0 ,
    \data_ds_reg[15]_0 ,
    \data_ds_reg[31]_1 ,
    comma_data,
    \alig_ds_reg[2]_0 ,
    \is_k_reg[2]_1 ,
    shift,
    read,
    first_val,
    any_notb_err__2,
    any_disp_err__2,
    rst,
    active_lanes,
    \is_k_ds_reg[3] ,
    \is_q_reg[2]_1 ,
    \is_q_reg[2]_2 ,
    \is_r_reg[2]_1 ,
    \is_r_reg[3]_0 ,
    \deb_stat_reg[3]_0 ,
    p_45_out,
    rxstatus_read,
    support_lane_sync,
    start_ila__1,
    \err_ds_reg[3]_1 ,
    \alig_ds_reg[1]_0 ,
    \pred_ds_reg[3]_0 ,
    \is_k_reg[1]_0 ,
    \is_q_reg[1]_0 ,
    \is_r_reg[1]_0 ,
    \eomf_d_reg[3]_0 ,
    \is_a_reg[1]_0 ,
    \last_oof_reg[7]_0 ,
    scram_enable,
    RAM_reg_192_255_9_11,
    p_1_in46_in,
    p_1_in48_in,
    p_1_in50_in,
    p_1_in52_in,
    p_1_in54_in,
    p_1_in56_in,
    p_1_in68_in,
    p_1_in70_in,
    p_1_in64_in,
    p_1_in66_in,
    RAM_reg_192_255_0_2,
    p_1_in62_in,
    p_1_in58_in,
    p_34_in);
  output val_ds_reg_0;
  output \lane_offs_val[6]_11 ;
  output alig_alig_err;
  output started_ila_reg_0;
  output alig_deb_data;
  output [1:0]p_0_in;
  output [0:0]SR;
  output [0:0]comma_is_e;
  output [0:0]E;
  output rdy_us_reg_0;
  output [0:0]buf_rst_reg;
  output [0:0]buf_rst_reg_0;
  output [3:0]comma_is_k;
  output [1:0]shift_mux__1;
  output [2:0]comma_is_q;
  output [2:0]comma_is_r;
  output [0:0]comma_is_r__0;
  output [1:0]comma_is_a;
  output [0:0]comma_is_a__0;
  output [0:0]alig_ds021_out;
  output [0:0]alig_ds019_out;
  output [0:0]rdy_ds_reg;
  output fil_lvl1;
  output val_ds_reg_1;
  output [0:0]SS;
  output started_ila_reg_1;
  output started_ila_reg_2;
  output \data_d1_reg[12] ;
  output \data_d1_reg[7] ;
  output started_ila_reg_3;
  output is_f_ds12_in;
  output \data_d1_reg[10] ;
  output \data_d1_reg[15] ;
  output is_f_ds16_in;
  output \data_d1_reg[26] ;
  output started_ila_reg_4;
  output is_f_ds14_in;
  output \data_d1_reg[18] ;
  output \data_d1_reg[23] ;
  output [1:0]\deb_stat_reg[3] ;
  output \stat_reg[2] ;
  output [3:0]\err_ds_reg[3]_0 ;
  output [13:0]\data_ds_reg[31]_0 ;
  output [1:0]\offs_out_reg[1]_0 ;
  output [7:0]\last_oof_reg[7] ;
  output [31:0]desc_data;
  output [0:0]\data_ds_reg[16]_0 ;
  input clk;
  input started_data0;
  input buf_rst;
  input started_ila_reg_5;
  input started_data_reg_0;
  input \shift_r_reg[1]_0 ;
  input \shift_r_reg[0]_0 ;
  input [0:0]Q;
  input [3:0]\inv_ds_reg[3] ;
  input \eof_int_reg[3] ;
  input [1:0]octets_per_frame;
  input [0:0]D;
  input [1:0]p_0_in__1;
  input start_data__5;
  input [0:0]\is_k_reg[2]_0 ;
  input \is_q_reg[2]_0 ;
  input [0:0]\is_q_reg[3]_0 ;
  input [0:0]\is_r_reg[2]_0 ;
  input [1:0]\is_a_reg[3]_0 ;
  input [15:0]\data_ds_reg[15]_0 ;
  input [31:0]\data_ds_reg[31]_1 ;
  input [7:0]comma_data;
  input [0:0]\alig_ds_reg[2]_0 ;
  input \is_k_reg[2]_1 ;
  input [0:0]shift;
  input read;
  input first_val;
  input any_notb_err__2;
  input any_disp_err__2;
  input rst;
  input [0:0]active_lanes;
  input [3:0]\is_k_ds_reg[3] ;
  input \is_q_reg[2]_1 ;
  input \is_q_reg[2]_2 ;
  input \is_r_reg[2]_1 ;
  input \is_r_reg[3]_0 ;
  input [1:0]\deb_stat_reg[3]_0 ;
  input [0:0]p_45_out;
  input rxstatus_read;
  input support_lane_sync;
  input start_ila__1;
  input [3:0]\err_ds_reg[3]_1 ;
  input [1:0]\alig_ds_reg[1]_0 ;
  input [3:0]\pred_ds_reg[3]_0 ;
  input [1:0]\is_k_reg[1]_0 ;
  input [1:0]\is_q_reg[1]_0 ;
  input [1:0]\is_r_reg[1]_0 ;
  input [3:0]\eomf_d_reg[3]_0 ;
  input [1:0]\is_a_reg[1]_0 ;
  input [7:0]\last_oof_reg[7]_0 ;
  input scram_enable;
  input RAM_reg_192_255_9_11;
  input p_1_in46_in;
  input p_1_in48_in;
  input p_1_in50_in;
  input p_1_in52_in;
  input p_1_in54_in;
  input p_1_in56_in;
  input p_1_in68_in;
  input p_1_in70_in;
  input p_1_in64_in;
  input p_1_in66_in;
  input [0:0]RAM_reg_192_255_0_2;
  input p_1_in62_in;
  input p_1_in58_in;
  input p_34_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RAM_reg_0_63_0_2_i_5__5_n_0;
  wire RAM_reg_0_63_12_14_i_4__5_n_0;
  wire RAM_reg_0_63_12_14_i_5__5_n_0;
  wire RAM_reg_0_63_12_14_i_6__5_n_0;
  wire RAM_reg_0_63_15_17_i_4__5_n_0;
  wire RAM_reg_0_63_15_17_i_5__5_n_0;
  wire RAM_reg_0_63_15_17_i_6__5_n_0;
  wire RAM_reg_0_63_15_17_i_7__5_n_0;
  wire RAM_reg_0_63_15_17_i_8__5_n_0;
  wire RAM_reg_0_63_15_17_i_9__5_n_0;
  wire RAM_reg_0_63_18_20_i_4__5_n_0;
  wire RAM_reg_0_63_18_20_i_5__5_n_0;
  wire RAM_reg_0_63_18_20_i_6__5_n_0;
  wire RAM_reg_0_63_21_23_i_4__5_n_0;
  wire RAM_reg_0_63_21_23_i_5__5_n_0;
  wire RAM_reg_0_63_21_23_i_6__5_n_0;
  wire RAM_reg_0_63_24_26_i_10__5_n_0;
  wire RAM_reg_0_63_24_26_i_11__5_n_0;
  wire RAM_reg_0_63_24_26_i_4__5_n_0;
  wire RAM_reg_0_63_24_26_i_5__5_n_0;
  wire RAM_reg_0_63_24_26_i_6__5_n_0;
  wire RAM_reg_0_63_24_26_i_7__5_n_0;
  wire RAM_reg_0_63_24_26_i_8__5_n_0;
  wire RAM_reg_0_63_24_26_i_9__5_n_0;
  wire RAM_reg_0_63_27_29_i_4__5_n_0;
  wire RAM_reg_0_63_27_29_i_5__5_n_0;
  wire RAM_reg_0_63_27_29_i_6__5_n_0;
  wire RAM_reg_0_63_30_32_i_3__5_n_0;
  wire RAM_reg_0_63_30_32_i_4__5_n_0;
  wire RAM_reg_0_63_6_8_i_4__5_n_0;
  wire RAM_reg_0_63_6_8_i_5__5_n_0;
  wire RAM_reg_0_63_9_11_i_4__5_n_0;
  wire RAM_reg_0_63_9_11_i_5__5_n_0;
  wire RAM_reg_0_63_9_11_i_6__5_n_0;
  wire [0:0]RAM_reg_192_255_0_2;
  wire RAM_reg_192_255_9_11;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire [3:0]alig_alig;
  wire alig_alig_err;
  wire alig_alig_ok;
  wire [23:0]alig_data;
  wire alig_deb_data;
  wire [3:3]alig_ds017_out;
  wire [0:0]alig_ds019_out;
  wire [0:0]alig_ds021_out;
  wire [3:3]alig_ds0__0;
  wire \alig_ds[2]_i_1__5_n_0 ;
  wire \alig_ds[3]_i_1__5_n_0 ;
  wire \alig_ds[3]_i_6__5_n_0 ;
  wire \alig_ds[3]_i_7__5_n_0 ;
  wire [1:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\alig_ds_reg[2]_0 ;
  wire alig_err_i_1__5_n_0;
  wire alig_err_i_2__5_n_0;
  wire alig_ok_i_1__5_n_0;
  wire alig_ok_i_2__5_n_0;
  wire [3:0]alig_pred;
  wire [3:0]alig_unex_err;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire [0:0]buf_rst_reg;
  wire [0:0]buf_rst_reg_0;
  wire clk;
  wire [7:0]comma_data;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[12] ;
  wire \data_d1_reg[15] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[23] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[7] ;
  wire [15:0]\data_ds_reg[15]_0 ;
  wire [0:0]\data_ds_reg[16]_0 ;
  wire [13:0]\data_ds_reg[31]_0 ;
  wire [31:0]\data_ds_reg[31]_1 ;
  wire [1:0]\deb_stat_reg[3] ;
  wire [1:0]\deb_stat_reg[3]_0 ;
  wire [31:0]desc_data;
  wire \eof_int_reg[3] ;
  wire [3:0]eomf_d;
  wire [3:0]\eomf_d_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_1 ;
  wire \errs_c/any_unex_err__2 ;
  wire fil_lvl1;
  wire first;
  wire first_val;
  wire [3:0]\inv_ds_reg[3] ;
  wire [3:0]is_a;
  wire \is_a[2]_i_1__5_n_0 ;
  wire \is_a[3]_i_1__5_n_0 ;
  wire [1:0]\is_a_reg[1]_0 ;
  wire [1:0]\is_a_reg[3]_0 ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire \is_f_ds[1]_i_2__5_n_0 ;
  wire \is_f_ds[2]_i_2__5_n_0 ;
  wire \is_f_ds[3]_i_2__5_n_0 ;
  wire [3:0]is_k;
  wire \is_k[2]_i_1__5_n_0 ;
  wire \is_k[3]_i_1__5_n_0 ;
  wire \is_k_ds[0]_i_2__5_n_0 ;
  wire \is_k_ds[0]_i_3__5_n_0 ;
  wire \is_k_ds[1]_i_3__5_n_0 ;
  wire \is_k_ds[2]_i_3__5_n_0 ;
  wire \is_k_ds[3]_i_3__5_n_0 ;
  wire [3:0]\is_k_ds_reg[3] ;
  wire [1:0]\is_k_reg[1]_0 ;
  wire [0:0]\is_k_reg[2]_0 ;
  wire \is_k_reg[2]_1 ;
  wire [3:0]is_q;
  wire \is_q[2]_i_1__5_n_0 ;
  wire \is_q[3]_i_1__5_n_0 ;
  wire \is_q_ds[0]_i_2__5_n_0 ;
  wire [1:0]\is_q_reg[1]_0 ;
  wire \is_q_reg[2]_0 ;
  wire \is_q_reg[2]_1 ;
  wire \is_q_reg[2]_2 ;
  wire [0:0]\is_q_reg[3]_0 ;
  wire [3:0]is_r;
  wire \is_r[2]_i_1__5_n_0 ;
  wire \is_r[3]_i_1__5_n_0 ;
  wire \is_r[3]_i_6__5_n_0 ;
  wire [1:0]\is_r_reg[1]_0 ;
  wire [0:0]\is_r_reg[2]_0 ;
  wire \is_r_reg[2]_1 ;
  wire \is_r_reg[3]_0 ;
  wire \lane_offs_val[6]_11 ;
  wire \last_oof[0]_i_2__5_n_0 ;
  wire \last_oof[1]_i_2__5_n_0 ;
  wire \last_oof[2]_i_2__5_n_0 ;
  wire \last_oof[3]_i_2__5_n_0 ;
  wire \last_oof[4]_i_2__5_n_0 ;
  wire \last_oof[5]_i_2__5_n_0 ;
  wire \last_oof[6]_i_2__5_n_0 ;
  wire \last_oof[7]_i_2__5_n_0 ;
  wire \last_oof[7]_i_3__5_n_0 ;
  wire \last_oof[7]_i_4__5_n_0 ;
  wire \last_oof[7]_i_5__5_n_0 ;
  wire \last_oof[7]_i_6__5_n_0 ;
  wire [7:0]\last_oof_reg[7] ;
  wire [7:0]\last_oof_reg[7]_0 ;
  wire [1:0]octets_per_frame;
  wire [1:1]offs;
  wire [1:0]\offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [31:16]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire [0:0]p_45_out;
  wire [3:0]\pred_ds_reg[3]_0 ;
  wire [0:0]rdy_ds_reg;
  wire rdy_us_i_1__5_n_0;
  wire rdy_us_reg_0;
  wire read;
  wire rst;
  wire rxstatus_read;
  wire scram_enable;
  wire [0:0]shift;
  wire [1:0]shift_mux__1;
  wire \shift_r_reg[0]_0 ;
  wire \shift_r_reg[1]_0 ;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_reg_0;
  wire started_ila_reg_0;
  wire started_ila_reg_1;
  wire started_ila_reg_2;
  wire started_ila_reg_3;
  wire started_ila_reg_4;
  wire started_ila_reg_5;
  wire \stat_reg[2] ;
  wire support_lane_sync;
  wire [3:0]unex_err0;
  wire val_ds0;
  wire val_ds_i_10__5_n_0;
  wire val_ds_i_11__5_n_0;
  wire val_ds_i_9__5_n_0;
  wire val_ds_reg_0;
  wire val_ds_reg_1;

  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_1__5
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_data[0]),
        .I2(scram_enable),
        .I3(p_1_in56_in),
        .I4(p_1_in58_in),
        .I5(RAM_reg_0_63_0_2_i_5__5_n_0),
        .O(desc_data[0]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_0_2_i_2__5
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__5_n_0),
        .I3(alig_data[1]),
        .I4(RAM_reg_192_255_0_2),
        .I5(p_1_in58_in),
        .O(desc_data[1]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_3__5
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_data[2]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_0_2),
        .I4(p_1_in62_in),
        .I5(RAM_reg_0_63_0_2_i_5__5_n_0),
        .O(desc_data[2]));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_0_2_i_5__5
       (.I0(alig_pred[0]),
        .I1(alig_alig[0]),
        .O(RAM_reg_0_63_0_2_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_12_14_i_1__5
       (.I0(RAM_reg_0_63_12_14_i_4__5_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__5_n_0),
        .I3(alig_data[12]),
        .I4(p_1_in50_in),
        .I5(p_1_in48_in),
        .O(desc_data[12]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_12_14_i_2__5
       (.I0(RAM_reg_0_63_12_14_i_5__5_n_0),
        .I1(alig_data[13]),
        .I2(scram_enable),
        .I3(p_1_in50_in),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__5_n_0),
        .O(desc_data[13]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_12_14_i_3__5
       (.I0(RAM_reg_0_63_12_14_i_6__5_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[14]),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__5_n_0),
        .O(desc_data[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_4__5
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .O(RAM_reg_0_63_12_14_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_5__5
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .O(RAM_reg_0_63_12_14_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_6__5
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .O(RAM_reg_0_63_12_14_i_6__5_n_0));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_15_17_i_1__5
       (.I0(RAM_reg_0_63_15_17_i_4__5_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[15]),
        .I4(p_1_in56_in),
        .I5(RAM_reg_0_63_6_8_i_5__5_n_0),
        .O(desc_data[15]));
  LUT5 #(
    .INIT(32'hEAAEAEEA)) 
    RAM_reg_0_63_15_17_i_2__5
       (.I0(RAM_reg_0_63_15_17_i_5__5_n_0),
        .I1(scram_enable),
        .I2(alig_data[16]),
        .I3(alig_data[15]),
        .I4(alig_data[14]),
        .O(desc_data[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_15_17_i_3__5
       (.I0(RAM_reg_0_63_15_17_i_6__5_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__5_n_0),
        .I2(alig_data[9]),
        .I3(RAM_reg_0_63_9_11_i_4__5_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__5_n_0),
        .O(desc_data[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_15_17_i_4__5
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .O(RAM_reg_0_63_15_17_i_4__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_15_17_i_5__5
       (.I0(RAM_reg_0_63_15_17_i_9__5_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_15_17_i_7__5_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__5_n_0),
        .I5(RAM_reg_0_63_15_17_i_8__5_n_0),
        .O(RAM_reg_0_63_15_17_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_15_17_i_6__5
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[15]),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_15_17_i_6__5_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_15_17_i_7__5
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_7__5_n_0));
  LUT5 #(
    .INIT(32'h40400040)) 
    RAM_reg_0_63_15_17_i_8__5
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_8__5_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_15_17_i_9__5
       (.I0(alig_alig[2]),
        .I1(alig_pred[2]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_15_17_i_9__5_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_1__5
       (.I0(RAM_reg_0_63_18_20_i_4__5_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__5_n_0),
        .I2(alig_data[10]),
        .I3(RAM_reg_0_63_9_11_i_5__5_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__5_n_0),
        .O(desc_data[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_2__5
       (.I0(RAM_reg_0_63_18_20_i_5__5_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__5_n_0),
        .I2(alig_data[11]),
        .I3(RAM_reg_0_63_9_11_i_6__5_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__5_n_0),
        .O(desc_data[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_3__5
       (.I0(RAM_reg_0_63_18_20_i_6__5_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__5_n_0),
        .I2(alig_data[12]),
        .I3(RAM_reg_0_63_12_14_i_4__5_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__5_n_0),
        .O(desc_data[20]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_4__5
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_4__5_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_5__5
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_6__5
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_6__5_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_1__5
       (.I0(RAM_reg_0_63_21_23_i_4__5_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__5_n_0),
        .I2(alig_data[13]),
        .I3(RAM_reg_0_63_12_14_i_5__5_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__5_n_0),
        .O(desc_data[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_2__5
       (.I0(RAM_reg_0_63_21_23_i_5__5_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__5_n_0),
        .I2(alig_data[14]),
        .I3(RAM_reg_0_63_12_14_i_6__5_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__5_n_0),
        .O(desc_data[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_3__5
       (.I0(RAM_reg_0_63_21_23_i_6__5_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__5_n_0),
        .I2(alig_data[15]),
        .I3(RAM_reg_0_63_15_17_i_4__5_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__5_n_0),
        .O(desc_data[23]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_4__5
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_4__5_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_5__5
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_6__5
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(alig_data[23]),
        .I4(alig_data[6]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_6__5_n_0));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    RAM_reg_0_63_24_26_i_10__5
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(RAM_reg_0_63_24_26_i_11__5_n_0),
        .I4(alig_alig[2]),
        .I5(alig_pred[2]),
        .O(RAM_reg_0_63_24_26_i_10__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    RAM_reg_0_63_24_26_i_11__5
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .O(RAM_reg_0_63_24_26_i_11__5_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_1__5
       (.I0(RAM_reg_0_63_24_26_i_4__5_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [6]),
        .I4(\data_ds_reg[31]_0 [5]),
        .I5(RAM_reg_0_63_24_26_i_5__5_n_0),
        .O(desc_data[24]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_2__5
       (.I0(RAM_reg_0_63_24_26_i_6__5_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [7]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__5_n_0),
        .O(desc_data[25]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_3__5
       (.I0(RAM_reg_0_63_24_26_i_7__5_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [8]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__5_n_0),
        .O(desc_data[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_4__5
       (.I0(RAM_reg_0_63_24_26_i_8__5_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_24_26_i_9__5_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__5_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__5_n_0),
        .O(RAM_reg_0_63_24_26_i_4__5_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_24_26_i_5__5
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_24_26_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_6__5
       (.I0(RAM_reg_0_63_24_26_i_8__5_n_0),
        .I1(\data_ds_reg[31]_0 [0]),
        .I2(RAM_reg_0_63_24_26_i_9__5_n_0),
        .I3(alig_data[9]),
        .I4(RAM_reg_0_63_9_11_i_4__5_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__5_n_0),
        .O(RAM_reg_0_63_24_26_i_6__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_7__5
       (.I0(RAM_reg_0_63_24_26_i_8__5_n_0),
        .I1(\data_ds_reg[31]_0 [1]),
        .I2(RAM_reg_0_63_24_26_i_9__5_n_0),
        .I3(alig_data[10]),
        .I4(RAM_reg_0_63_9_11_i_5__5_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__5_n_0),
        .O(RAM_reg_0_63_24_26_i_7__5_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_24_26_i_8__5
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(alig_pred[2]),
        .I4(alig_alig[2]),
        .O(RAM_reg_0_63_24_26_i_8__5_n_0));
  LUT6 #(
    .INIT(64'h0045000000000000)) 
    RAM_reg_0_63_24_26_i_9__5
       (.I0(RAM_reg_0_63_24_26_i_11__5_n_0),
        .I1(alig_alig[2]),
        .I2(alig_pred[2]),
        .I3(scram_enable),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(RAM_reg_0_63_24_26_i_9__5_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_1__5
       (.I0(RAM_reg_0_63_27_29_i_4__5_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [9]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__5_n_0),
        .O(desc_data[27]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_2__5
       (.I0(RAM_reg_0_63_27_29_i_5__5_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [10]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__5_n_0),
        .O(desc_data[28]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_3__5
       (.I0(RAM_reg_0_63_27_29_i_6__5_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [11]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__5_n_0),
        .O(desc_data[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_4__5
       (.I0(RAM_reg_0_63_24_26_i_8__5_n_0),
        .I1(\data_ds_reg[31]_0 [2]),
        .I2(RAM_reg_0_63_24_26_i_9__5_n_0),
        .I3(alig_data[11]),
        .I4(RAM_reg_0_63_9_11_i_6__5_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__5_n_0),
        .O(RAM_reg_0_63_27_29_i_4__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_5__5
       (.I0(RAM_reg_0_63_24_26_i_8__5_n_0),
        .I1(\data_ds_reg[31]_0 [3]),
        .I2(RAM_reg_0_63_24_26_i_9__5_n_0),
        .I3(alig_data[12]),
        .I4(RAM_reg_0_63_12_14_i_4__5_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__5_n_0),
        .O(RAM_reg_0_63_27_29_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_6__5
       (.I0(RAM_reg_0_63_24_26_i_8__5_n_0),
        .I1(\data_ds_reg[31]_0 [4]),
        .I2(RAM_reg_0_63_24_26_i_9__5_n_0),
        .I3(alig_data[13]),
        .I4(RAM_reg_0_63_12_14_i_5__5_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__5_n_0),
        .O(RAM_reg_0_63_27_29_i_6__5_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_1__5
       (.I0(RAM_reg_0_63_30_32_i_3__5_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [12]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__5_n_0),
        .O(desc_data[30]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_2__5
       (.I0(RAM_reg_0_63_30_32_i_4__5_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [13]),
        .I4(alig_data[14]),
        .I5(RAM_reg_0_63_24_26_i_5__5_n_0),
        .O(desc_data[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_3__5
       (.I0(RAM_reg_0_63_24_26_i_8__5_n_0),
        .I1(\data_ds_reg[31]_0 [5]),
        .I2(RAM_reg_0_63_24_26_i_9__5_n_0),
        .I3(alig_data[14]),
        .I4(RAM_reg_0_63_12_14_i_6__5_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__5_n_0),
        .O(RAM_reg_0_63_30_32_i_3__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_4__5
       (.I0(RAM_reg_0_63_24_26_i_8__5_n_0),
        .I1(alig_data[23]),
        .I2(RAM_reg_0_63_24_26_i_9__5_n_0),
        .I3(alig_data[15]),
        .I4(RAM_reg_0_63_15_17_i_4__5_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__5_n_0),
        .O(RAM_reg_0_63_30_32_i_4__5_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_1__5
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__5_n_0),
        .I3(alig_data[3]),
        .I4(p_1_in64_in),
        .I5(p_1_in62_in),
        .O(desc_data[3]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_3_5_i_2__5
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_data[4]),
        .I2(scram_enable),
        .I3(p_1_in64_in),
        .I4(p_1_in66_in),
        .I5(RAM_reg_0_63_0_2_i_5__5_n_0),
        .O(desc_data[4]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_3__5
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__5_n_0),
        .I3(alig_data[5]),
        .I4(p_1_in68_in),
        .I5(p_1_in66_in),
        .O(desc_data[5]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_6_8_i_1__5
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_data[6]),
        .I2(scram_enable),
        .I3(p_1_in68_in),
        .I4(p_1_in70_in),
        .I5(RAM_reg_0_63_0_2_i_5__5_n_0),
        .O(desc_data[6]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_6_8_i_2__5
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__5_n_0),
        .I3(alig_data[7]),
        .I4(p_34_in),
        .I5(p_1_in70_in),
        .O(desc_data[7]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_6_8_i_3__5
       (.I0(RAM_reg_0_63_6_8_i_4__5_n_0),
        .I1(scram_enable),
        .I2(alig_data[6]),
        .I3(alig_data[8]),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__5_n_0),
        .O(desc_data[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_6_8_i_4__5
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .O(RAM_reg_0_63_6_8_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_6_8_i_5__5
       (.I0(alig_pred[1]),
        .I1(alig_alig[1]),
        .O(RAM_reg_0_63_6_8_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_1__5
       (.I0(RAM_reg_0_63_9_11_i_4__5_n_0),
        .I1(alig_data[9]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_9_11),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__5_n_0),
        .O(desc_data[9]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_9_11_i_2__5
       (.I0(RAM_reg_0_63_9_11_i_5__5_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__5_n_0),
        .I3(alig_data[10]),
        .I4(p_1_in46_in),
        .I5(RAM_reg_192_255_9_11),
        .O(desc_data[10]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_3__5
       (.I0(RAM_reg_0_63_9_11_i_6__5_n_0),
        .I1(alig_data[11]),
        .I2(scram_enable),
        .I3(p_1_in46_in),
        .I4(p_1_in48_in),
        .I5(RAM_reg_0_63_6_8_i_5__5_n_0),
        .O(desc_data[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_4__5
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .O(RAM_reg_0_63_9_11_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_5__5
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .O(RAM_reg_0_63_9_11_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_6__5
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .O(RAM_reg_0_63_9_11_i_6__5_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[2]_i_1__5 
       (.I0(alig_ds019_out),
        .I1(alig_ds017_out),
        .I2(\alig_ds_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds021_out),
        .O(\alig_ds[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[3]_i_1__5 
       (.I0(alig_ds017_out),
        .I1(alig_ds0__0),
        .I2(alig_ds021_out),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds019_out),
        .O(\alig_ds[3]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_2__5 
       (.I0(comma_is_a[1]),
        .I1(\is_k_ds_reg[3] [2]),
        .I2(is_f_ds14_in),
        .O(alig_ds017_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_3__5 
       (.I0(\is_a_reg[3]_0 [1]),
        .I1(\is_k_ds_reg[3] [3]),
        .I2(is_f_ds16_in),
        .O(alig_ds0__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \alig_ds[3]_i_4__5 
       (.I0(comma_is_a__0),
        .I1(\is_k_ds_reg[3] [0]),
        .I2(\alig_ds[3]_i_6__5_n_0 ),
        .I3(\data_ds_reg[31]_1 [5]),
        .I4(\data_ds_reg[31]_1 [7]),
        .I5(\alig_ds[3]_i_7__5_n_0 ),
        .O(alig_ds021_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_5__5 
       (.I0(comma_is_a[0]),
        .I1(\is_k_ds_reg[3] [1]),
        .I2(is_f_ds12_in),
        .O(alig_ds019_out));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \alig_ds[3]_i_6__5 
       (.I0(\data_ds_reg[31]_1 [0]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [6]),
        .O(\alig_ds[3]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \alig_ds[3]_i_7__5 
       (.I0(\data_ds_reg[31]_1 [3]),
        .I1(\data_ds_reg[31]_1 [2]),
        .O(\alig_ds[3]_i_7__5_n_0 ));
  FDRE \alig_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [0]),
        .Q(alig_alig[0]),
        .R(1'b0));
  FDRE \alig_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [1]),
        .Q(alig_alig[1]),
        .R(1'b0));
  FDRE \alig_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[2]_i_1__5_n_0 ),
        .Q(alig_alig[2]),
        .R(1'b0));
  FDRE \alig_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[3]_i_1__5_n_0 ),
        .Q(alig_alig[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \alig_err_cnt[2]_i_1__5 
       (.I0(val_ds_reg_0),
        .I1(rst),
        .I2(active_lanes),
        .I3(alig_alig_ok),
        .O(SS));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    alig_err_i_1__5
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_err_i_2__5_n_0),
        .O(alig_err_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    alig_err_i_2__5
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_err_i_2__5_n_0));
  FDRE alig_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_err_i_1__5_n_0),
        .Q(alig_alig_err),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    alig_ok_i_1__5
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_ok_i_2__5_n_0),
        .O(alig_ok_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    alig_ok_i_2__5
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_ok_i_2__5_n_0));
  FDRE alig_ok_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_ok_i_1__5_n_0),
        .Q(alig_alig_ok),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [8]),
        .I1(\data_ds_reg[31]_1 [16]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [0]),
        .O(p_0_in__0[16]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [9]),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [1]),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [18]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [2]),
        .O(p_0_in__0[18]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [11]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [3]),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [4]),
        .O(p_0_in__0[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [13]),
        .I1(\data_ds_reg[31]_1 [21]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [5]),
        .O(p_0_in__0[21]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [22]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [6]),
        .O(p_0_in__0[22]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [7]),
        .O(p_0_in__0[23]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [16]),
        .I1(\data_ds_reg[31]_1 [24]),
        .I2(\data_ds_reg[31]_1 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [8]),
        .O(p_0_in__0[24]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [17]),
        .I1(\data_ds_reg[31]_1 [25]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [9]),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [26]),
        .I2(\data_ds_reg[31]_1 [2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [10]),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [19]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [11]),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [20]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [12]),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [21]),
        .I1(\data_ds_reg[31]_1 [29]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [13]),
        .O(p_0_in__0[29]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__11 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [30]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [14]),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [23]),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [15]),
        .O(p_0_in__0[31]));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [0]),
        .Q(alig_data[0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [10]),
        .Q(alig_data[10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [11]),
        .Q(alig_data[11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [12]),
        .Q(alig_data[12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [13]),
        .Q(alig_data[13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [14]),
        .Q(alig_data[14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [15]),
        .Q(alig_data[15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[16]),
        .Q(alig_data[16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[17]),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[18]),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[19]),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [1]),
        .Q(alig_data[1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[20]),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[21]),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[22]),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[23]),
        .Q(alig_data[23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[24]),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[25]),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[26]),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[27]),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[28]),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[29]),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [2]),
        .Q(alig_data[2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[30]),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[31]),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [3]),
        .Q(alig_data[3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [4]),
        .Q(alig_data[4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [5]),
        .Q(alig_data[5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [6]),
        .Q(alig_data[6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [7]),
        .Q(alig_data[7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [8]),
        .Q(alig_data[8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [9]),
        .Q(alig_data[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[2]_i_1__5 
       (.I0(\deb_stat_reg[3]_0 [0]),
        .I1(started_ila_reg_0),
        .O(\deb_stat_reg[3] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[3]_i_2__5 
       (.I0(\deb_stat_reg[3]_0 [1]),
        .I1(alig_deb_data),
        .O(\deb_stat_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \efcnt[7]_i_1__5 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(rdy_us_reg_0),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \emcnt[9]_i_1__5 
       (.I0(buf_rst),
        .I1(rdy_us_reg_0),
        .O(buf_rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \eof_int[3]_i_1__5 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .I4(rdy_us_reg_0),
        .O(E));
  FDRE \eomf_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [0]),
        .Q(eomf_d[0]),
        .R(1'b0));
  FDRE \eomf_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [1]),
        .Q(eomf_d[1]),
        .R(1'b0));
  FDRE \eomf_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [2]),
        .Q(eomf_d[2]),
        .R(1'b0));
  FDRE \eomf_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [3]),
        .Q(eomf_d[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_12__5 
       (.I0(comma_is_r[0]),
        .I1(comma_is_q[1]),
        .O(\data_d1_reg[15] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \err_ds[3]_i_5__5 
       (.I0(p_0_in[0]),
        .I1(started_ila_reg_0),
        .I2(\is_k_reg[2]_1 ),
        .I3(\is_k_reg[2]_0 ),
        .I4(comma_is_r__0),
        .O(shift_mux__1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \err_ds[3]_i_6__5 
       (.I0(p_0_in[1]),
        .I1(started_ila_reg_0),
        .I2(shift),
        .O(shift_mux__1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_8__5 
       (.I0(comma_is_r[1]),
        .I1(comma_is_q[2]),
        .O(\data_d1_reg[23] ));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_9__5 
       (.I0(comma_is_r__0),
        .I1(comma_is_q[0]),
        .O(\data_d1_reg[7] ));
  FDRE \err_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [0]),
        .Q(\err_ds_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \err_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [1]),
        .Q(\err_ds_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \err_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [2]),
        .Q(\err_ds_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \err_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [3]),
        .Q(\err_ds_reg[3]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    err_rep_i_1__5
       (.I0(\errs_c/any_unex_err__2 ),
        .I1(any_notb_err__2),
        .I2(any_disp_err__2),
        .I3(val_ds_reg_0),
        .I4(rst),
        .I5(active_lanes),
        .O(val_ds_reg_1));
  LUT3 #(
    .INIT(8'h40)) 
    \fil_lvl[7]_i_1__5 
       (.I0(read),
        .I1(val_ds_reg_0),
        .I2(first_val),
        .O(rdy_ds_reg));
  FDSE first_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(first),
        .S(buf_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_3__5 
       (.I0(\is_q_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [9]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_q[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_4__5 
       (.I0(\is_q_reg[2]_2 ),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_q[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[3]_i_1__5 
       (.I0(Q),
        .I1(\inv_ds_reg[3] [3]),
        .O(comma_is_e));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[2]_i_1__5 
       (.I0(comma_is_a[0]),
        .I1(comma_is_a[1]),
        .I2(\is_a_reg[3]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a__0),
        .O(\is_a[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[3]_i_1__5 
       (.I0(comma_is_a[1]),
        .I1(\is_a_reg[3]_0 [1]),
        .I2(comma_is_a__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[0]),
        .O(\is_a[3]_i_1__5_n_0 ));
  FDRE \is_a_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [0]),
        .Q(is_a[0]),
        .R(1'b0));
  FDRE \is_a_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [1]),
        .Q(is_a[1]),
        .R(1'b0));
  FDRE \is_a_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[2]_i_1__5_n_0 ),
        .Q(is_a[2]),
        .R(1'b0));
  FDRE \is_a_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[3]_i_1__5_n_0 ),
        .Q(is_a[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[1]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [12]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\is_f_ds[1]_i_2__5_n_0 ),
        .O(is_f_ds12_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[1]_i_2__5 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(\is_f_ds[1]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[2]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\is_f_ds[2]_i_2__5_n_0 ),
        .O(is_f_ds14_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[2]_i_2__5 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [21]),
        .O(\is_f_ds[2]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[3]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [25]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\is_f_ds[3]_i_2__5_n_0 ),
        .O(is_f_ds16_in));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[3]_i_2__5 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [29]),
        .O(\is_f_ds[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[2]_i_1__5 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[0]),
        .O(\is_k[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[3]_i_1__5 
       (.I0(comma_is_k[2]),
        .I1(comma_is_k[3]),
        .I2(comma_is_k[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[1]),
        .O(\is_k[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[0]_i_1__5 
       (.I0(\is_k_ds[0]_i_2__5_n_0 ),
        .I1(\is_k_ds[0]_i_3__5_n_0 ),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\inv_ds_reg[3] [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_k[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[0]_i_2__5 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [3]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(\data_ds_reg[31]_1 [4]),
        .O(\is_k_ds[0]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[0]_i_3__5 
       (.I0(\data_ds_reg[31]_1 [6]),
        .I1(\data_ds_reg[31]_1 [1]),
        .O(\is_k_ds[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[1]_i_1__5 
       (.I0(\data_d1_reg[10] ),
        .I1(\is_k_ds[1]_i_3__5_n_0 ),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\inv_ds_reg[3] [1]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_k[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[1]_i_2__5 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [13]),
        .I3(\data_ds_reg[31]_1 [12]),
        .O(\data_d1_reg[10] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[1]_i_3__5 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [9]),
        .O(\is_k_ds[1]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[2]_i_1__5 
       (.I0(\data_d1_reg[18] ),
        .I1(\is_k_ds[2]_i_3__5_n_0 ),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\inv_ds_reg[3] [2]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_k[2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[2]_i_2__5 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [21]),
        .I3(\data_ds_reg[31]_1 [20]),
        .O(\data_d1_reg[18] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[2]_i_3__5 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [17]),
        .O(\is_k_ds[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[3]_i_1__5 
       (.I0(\data_d1_reg[26] ),
        .I1(\is_k_ds[3]_i_3__5_n_0 ),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\inv_ds_reg[3] [3]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_k[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[3]_i_2__5 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [29]),
        .I3(\data_ds_reg[31]_1 [28]),
        .O(\data_d1_reg[26] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[3]_i_3__5 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [25]),
        .O(\is_k_ds[3]_i_3__5_n_0 ));
  FDRE \is_k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [0]),
        .Q(is_k[0]),
        .R(1'b0));
  FDRE \is_k_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [1]),
        .Q(is_k[1]),
        .R(1'b0));
  FDRE \is_k_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[2]_i_1__5_n_0 ),
        .Q(is_k[2]),
        .R(1'b0));
  FDRE \is_k_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[3]_i_1__5_n_0 ),
        .Q(is_k[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[2]_i_1__5 
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[2]),
        .I2(\is_q_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[0]),
        .O(\is_q[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[3]_i_1__5 
       (.I0(comma_is_q[2]),
        .I1(\is_q_reg[3]_0 ),
        .I2(comma_is_q[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[1]),
        .O(\is_q[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_q_ds[0]_i_1__5 
       (.I0(\is_q_ds[0]_i_2__5_n_0 ),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_q[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[0]_i_2__5 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [3]),
        .O(\is_q_ds[0]_i_2__5_n_0 ));
  FDRE \is_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [0]),
        .Q(is_q[0]),
        .R(1'b0));
  FDRE \is_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [1]),
        .Q(is_q[1]),
        .R(1'b0));
  FDRE \is_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[2]_i_1__5_n_0 ),
        .Q(is_q[2]),
        .R(1'b0));
  FDRE \is_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[3]_i_1__5_n_0 ),
        .Q(is_q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[2]_i_1__5 
       (.I0(comma_is_r[0]),
        .I1(comma_is_r[1]),
        .I2(\is_r_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r__0),
        .O(\is_r[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[3]_i_1__5 
       (.I0(comma_is_r[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[0]),
        .O(\is_r[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_2__5 
       (.I0(\is_r_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [17]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_r[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_3__5 
       (.I0(\is_r_reg[3]_0 ),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [30]),
        .I3(\data_ds_reg[31]_1 [25]),
        .I4(\data_ds_reg[31]_1 [29]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_r[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_4__5 
       (.I0(\is_r[3]_i_6__5_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [1]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_r__0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_5__5 
       (.I0(\data_d1_reg[12] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [9]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_r[0]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r[3]_i_6__5 
       (.I0(\data_ds_reg[31]_1 [4]),
        .I1(\data_ds_reg[31]_1 [0]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(\data_ds_reg[31]_1 [2]),
        .O(\is_r[3]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[1]_i_3__5 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [8]),
        .I2(\data_ds_reg[31]_1 [11]),
        .I3(\data_ds_reg[31]_1 [10]),
        .O(\data_d1_reg[12] ));
  FDRE \is_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [0]),
        .Q(is_r[0]),
        .R(1'b0));
  FDRE \is_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [1]),
        .Q(is_r[1]),
        .R(1'b0));
  FDRE \is_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[2]_i_1__5_n_0 ),
        .Q(is_r[2]),
        .R(1'b0));
  FDRE \is_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[3]_i_1__5_n_0 ),
        .Q(is_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[0]_i_1__5 
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .I4(\last_oof[7]_i_2__5_n_0 ),
        .I5(\last_oof[0]_i_2__5_n_0 ),
        .O(\last_oof_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[0]_i_2__5 
       (.I0(\data_ds_reg[31]_0 [6]),
        .I1(\last_oof[7]_i_4__5_n_0 ),
        .I2(\last_oof[7]_i_5__5_n_0 ),
        .I3(alig_data[16]),
        .I4(alig_data[8]),
        .I5(\last_oof[7]_i_6__5_n_0 ),
        .O(\last_oof[0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[1]_i_1__5 
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .I4(\last_oof[7]_i_2__5_n_0 ),
        .I5(\last_oof[1]_i_2__5_n_0 ),
        .O(\last_oof_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[1]_i_2__5 
       (.I0(\data_ds_reg[31]_0 [7]),
        .I1(\last_oof[7]_i_4__5_n_0 ),
        .I2(\last_oof[7]_i_5__5_n_0 ),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[9]),
        .I5(\last_oof[7]_i_6__5_n_0 ),
        .O(\last_oof[1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[2]_i_1__5 
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .I4(\last_oof[7]_i_2__5_n_0 ),
        .I5(\last_oof[2]_i_2__5_n_0 ),
        .O(\last_oof_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[2]_i_2__5 
       (.I0(\data_ds_reg[31]_0 [8]),
        .I1(\last_oof[7]_i_4__5_n_0 ),
        .I2(\last_oof[7]_i_5__5_n_0 ),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[10]),
        .I5(\last_oof[7]_i_6__5_n_0 ),
        .O(\last_oof[2]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[3]_i_1__5 
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .I4(\last_oof[7]_i_2__5_n_0 ),
        .I5(\last_oof[3]_i_2__5_n_0 ),
        .O(\last_oof_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[3]_i_2__5 
       (.I0(\data_ds_reg[31]_0 [9]),
        .I1(\last_oof[7]_i_4__5_n_0 ),
        .I2(\last_oof[7]_i_5__5_n_0 ),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[11]),
        .I5(\last_oof[7]_i_6__5_n_0 ),
        .O(\last_oof[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[4]_i_1__5 
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .I4(\last_oof[7]_i_2__5_n_0 ),
        .I5(\last_oof[4]_i_2__5_n_0 ),
        .O(\last_oof_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[4]_i_2__5 
       (.I0(\data_ds_reg[31]_0 [10]),
        .I1(\last_oof[7]_i_4__5_n_0 ),
        .I2(\last_oof[7]_i_5__5_n_0 ),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[12]),
        .I5(\last_oof[7]_i_6__5_n_0 ),
        .O(\last_oof[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[5]_i_1__5 
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .I4(\last_oof[7]_i_2__5_n_0 ),
        .I5(\last_oof[5]_i_2__5_n_0 ),
        .O(\last_oof_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[5]_i_2__5 
       (.I0(\data_ds_reg[31]_0 [11]),
        .I1(\last_oof[7]_i_4__5_n_0 ),
        .I2(\last_oof[7]_i_5__5_n_0 ),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[13]),
        .I5(\last_oof[7]_i_6__5_n_0 ),
        .O(\last_oof[5]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[6]_i_1__5 
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .I4(\last_oof[7]_i_2__5_n_0 ),
        .I5(\last_oof[6]_i_2__5_n_0 ),
        .O(\last_oof_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[6]_i_2__5 
       (.I0(\data_ds_reg[31]_0 [12]),
        .I1(\last_oof[7]_i_4__5_n_0 ),
        .I2(\last_oof[7]_i_5__5_n_0 ),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[14]),
        .I5(\last_oof[7]_i_6__5_n_0 ),
        .O(\last_oof[6]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[7]_i_1__5 
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .I4(\last_oof[7]_i_2__5_n_0 ),
        .I5(\last_oof[7]_i_3__5_n_0 ),
        .O(\last_oof_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \last_oof[7]_i_2__5 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[7]_i_3__5 
       (.I0(\data_ds_reg[31]_0 [13]),
        .I1(\last_oof[7]_i_4__5_n_0 ),
        .I2(\last_oof[7]_i_5__5_n_0 ),
        .I3(alig_data[23]),
        .I4(alig_data[15]),
        .I5(\last_oof[7]_i_6__5_n_0 ),
        .O(\last_oof[7]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \last_oof[7]_i_4__5 
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .O(\last_oof[7]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \last_oof[7]_i_5__5 
       (.I0(alig_pred[3]),
        .I1(alig_alig[3]),
        .I2(alig_pred[2]),
        .I3(alig_alig[2]),
        .O(\last_oof[7]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h4044404400004044)) 
    \last_oof[7]_i_6__5 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_3__5 
       (.I0(\data_d1_reg[10] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [14]),
        .I4(\data_ds_reg[31]_1 [8]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_a[0]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_4__5 
       (.I0(\data_d1_reg[18] ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [22]),
        .I4(\data_ds_reg[31]_1 [16]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_a[1]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_5__5 
       (.I0(\is_k_ds[0]_i_2__5_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(\data_ds_reg[31]_1 [6]),
        .I4(\data_ds_reg[31]_1 [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_a__0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \offs_out[1]_i_1__5 
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .I3(p_0_in[1]),
        .O(offs));
  FDRE \offs_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\offs_out_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \offs_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(offs),
        .Q(\offs_out_reg[1]_0 [1]),
        .R(1'b0));
  FDRE offs_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data0),
        .Q(\lane_offs_val[6]_11 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ovr_i_4__5
       (.I0(val_ds_reg_0),
        .I1(read),
        .O(fil_lvl1));
  FDRE \pred_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [0]),
        .Q(alig_pred[0]),
        .R(1'b0));
  FDRE \pred_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [1]),
        .Q(alig_pred[1]),
        .R(1'b0));
  FDRE \pred_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [2]),
        .Q(alig_pred[2]),
        .R(1'b0));
  FDRE \pred_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [3]),
        .Q(alig_pred[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    rdy_us_i_1__5
       (.I0(alig_deb_data),
        .I1(start_data__5),
        .I2(support_lane_sync),
        .I3(started_ila_reg_0),
        .I4(start_ila__1),
        .I5(first),
        .O(rdy_us_i_1__5_n_0));
  FDRE rdy_us_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_us_i_1__5_n_0),
        .Q(rdy_us_reg_0),
        .R(buf_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \scram_r[8]_i_1__5 
       (.I0(alig_data[16]),
        .I1(scram_enable),
        .O(\data_ds_reg[16]_0 ));
  FDRE \shift_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[0]_0 ),
        .Q(p_0_in[0]),
        .R(buf_rst));
  FDRE \shift_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[1]_0 ),
        .Q(p_0_in[1]),
        .R(buf_rst));
  LUT5 #(
    .INIT(32'h40F04040)) 
    started_data_i_4__5
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r[1]),
        .I4(comma_is_a[0]),
        .O(started_ila_reg_3));
  FDRE started_data_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data_reg_0),
        .Q(alig_deb_data),
        .R(buf_rst));
  FDRE started_ila_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_ila_reg_5),
        .Q(started_ila_reg_0),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[2]_i_1__5 
       (.I0(p_45_out),
        .I1(val_ds_reg_0),
        .I2(\errs_c/any_unex_err__2 ),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[2]_i_2__5 
       (.I0(alig_unex_err[1]),
        .I1(alig_unex_err[0]),
        .I2(alig_unex_err[3]),
        .I3(alig_unex_err[2]),
        .O(\errs_c/any_unex_err__2 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[0]_i_1__5 
       (.I0(is_r[0]),
        .I1(is_a[0]),
        .I2(eomf_d[0]),
        .I3(is_k[0]),
        .I4(is_q[0]),
        .O(unex_err0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[1]_i_1__5 
       (.I0(is_r[1]),
        .I1(is_a[1]),
        .I2(eomf_d[1]),
        .I3(is_k[1]),
        .I4(is_q[1]),
        .O(unex_err0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[2]_i_1__5 
       (.I0(is_r[2]),
        .I1(is_a[2]),
        .I2(eomf_d[2]),
        .I3(is_k[2]),
        .I4(is_q[2]),
        .O(unex_err0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[3]_i_1__5 
       (.I0(is_r[3]),
        .I1(is_a[3]),
        .I2(eomf_d[3]),
        .I3(is_k[3]),
        .I4(is_q[3]),
        .O(unex_err0[3]));
  FDRE \unex_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[0]),
        .Q(alig_unex_err[0]),
        .R(1'b0));
  FDRE \unex_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[1]),
        .Q(alig_unex_err[1]),
        .R(1'b0));
  FDRE \unex_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[2]),
        .Q(alig_unex_err[2]),
        .R(1'b0));
  FDRE \unex_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[3]),
        .Q(alig_unex_err[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    val_ds_i_10__5
       (.I0(\data_ds_reg[31]_1 [7]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .O(val_ds_i_10__5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    val_ds_i_11__5
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [14]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(val_ds_i_11__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4D3F0000)) 
    val_ds_i_1__6
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in__1[0]),
        .I4(start_data__5),
        .I5(alig_deb_data),
        .O(val_ds0));
  LUT5 #(
    .INIT(32'h44F40000)) 
    val_ds_i_4__5
       (.I0(comma_is_r[1]),
        .I1(comma_is_a[0]),
        .I2(comma_is_a__0),
        .I3(comma_is_r[0]),
        .I4(started_ila_reg_0),
        .O(started_ila_reg_1));
  LUT5 #(
    .INIT(32'hBF0FBFBF)) 
    val_ds_i_5__5
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r__0),
        .I4(\is_a_reg[3]_0 [0]),
        .O(started_ila_reg_4));
  LUT6 #(
    .INIT(64'h00B0FFFFBBBBFFFF)) 
    val_ds_i_7__5
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(comma_is_a[0]),
        .I3(comma_is_r[1]),
        .I4(started_ila_reg_0),
        .I5(val_ds_i_9__5_n_0),
        .O(started_ila_reg_2));
  LUT6 #(
    .INIT(64'h0202020202020002)) 
    val_ds_i_9__5
       (.I0(\is_k_ds_reg[3] [0]),
        .I1(val_ds_i_10__5_n_0),
        .I2(\is_k_ds[0]_i_2__5_n_0 ),
        .I3(\is_k_ds_reg[3] [1]),
        .I4(val_ds_i_11__5_n_0),
        .I5(\data_d1_reg[12] ),
        .O(val_ds_i_9__5_n_0));
  FDRE val_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(val_ds0),
        .Q(val_ds_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wr_addr[7]_i_1__5 
       (.I0(buf_rst),
        .I1(val_ds_reg_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_32_26
   (val_ds_reg_0,
    \lane_offs_val[5]_9 ,
    alig_alig_err,
    started_ila_reg_0,
    alig_deb_data,
    p_0_in,
    SR,
    comma_is_e,
    E,
    rdy_us_reg_0,
    buf_rst_reg,
    buf_rst_reg_0,
    comma_is_k,
    shift_mux__1,
    comma_is_q,
    comma_is_r,
    comma_is_r__0,
    comma_is_a,
    comma_is_a__0,
    alig_ds021_out,
    alig_ds019_out,
    rdy_ds_reg,
    fil_lvl1,
    val_ds_reg_1,
    SS,
    started_ila_reg_1,
    started_ila_reg_2,
    \data_d1_reg[12] ,
    \data_d1_reg[7] ,
    started_ila_reg_3,
    is_f_ds12_in,
    \data_d1_reg[10] ,
    \data_d1_reg[15] ,
    is_f_ds16_in,
    \data_d1_reg[26] ,
    started_ila_reg_4,
    is_f_ds14_in,
    \data_d1_reg[18] ,
    \data_d1_reg[23] ,
    \deb_stat_reg[3] ,
    val_ds_reg_2,
    \stat_reg[2] ,
    \err_ds_reg[3]_0 ,
    \data_ds_reg[31]_0 ,
    \offs_out_reg[1]_0 ,
    \last_oof_reg[7] ,
    desc_data,
    \data_ds_reg[16]_0 ,
    clk,
    started_data0,
    buf_rst,
    started_ila_reg_5,
    started_data_reg_0,
    \shift_r_reg[1]_0 ,
    \shift_r_reg[0]_0 ,
    Q,
    \inv_ds_reg[3] ,
    \eof_int_reg[3] ,
    octets_per_frame,
    D,
    p_0_in__1,
    start_data__5,
    \is_k_reg[2]_0 ,
    \is_q_reg[2]_0 ,
    \is_q_reg[3]_0 ,
    \is_r_reg[2]_0 ,
    \is_a_reg[3]_0 ,
    \data_ds_reg[15]_0 ,
    \data_ds_reg[31]_1 ,
    comma_data,
    \alig_ds_reg[2]_0 ,
    \is_k_reg[2]_1 ,
    shift,
    read,
    first_val,
    any_notb_err__2,
    any_disp_err__2,
    rst,
    active_lanes,
    \is_k_ds_reg[3] ,
    \is_q_reg[2]_1 ,
    \is_q_reg[2]_2 ,
    \is_r_reg[2]_1 ,
    \is_r_reg[3]_0 ,
    \deb_stat_reg[3]_0 ,
    p_267_out,
    p_84_out,
    rxstatus_read,
    support_lane_sync,
    start_ila__1,
    \err_ds_reg[3]_1 ,
    \alig_ds_reg[1]_0 ,
    \pred_ds_reg[3]_0 ,
    \is_k_reg[1]_0 ,
    \is_q_reg[1]_0 ,
    \is_r_reg[1]_0 ,
    \eomf_d_reg[3]_0 ,
    \is_a_reg[1]_0 ,
    \last_oof_reg[7]_0 ,
    scram_enable,
    RAM_reg_192_255_9_11,
    p_1_in46_in,
    p_1_in48_in,
    p_1_in50_in,
    p_1_in52_in,
    p_1_in54_in,
    p_1_in56_in,
    p_1_in68_in,
    p_1_in70_in,
    p_1_in64_in,
    p_1_in66_in,
    RAM_reg_192_255_0_2,
    p_1_in62_in,
    p_1_in58_in,
    p_34_in);
  output val_ds_reg_0;
  output \lane_offs_val[5]_9 ;
  output alig_alig_err;
  output started_ila_reg_0;
  output alig_deb_data;
  output [1:0]p_0_in;
  output [0:0]SR;
  output [0:0]comma_is_e;
  output [0:0]E;
  output rdy_us_reg_0;
  output [0:0]buf_rst_reg;
  output [0:0]buf_rst_reg_0;
  output [3:0]comma_is_k;
  output [1:0]shift_mux__1;
  output [2:0]comma_is_q;
  output [2:0]comma_is_r;
  output [0:0]comma_is_r__0;
  output [1:0]comma_is_a;
  output [0:0]comma_is_a__0;
  output [0:0]alig_ds021_out;
  output [0:0]alig_ds019_out;
  output [0:0]rdy_ds_reg;
  output fil_lvl1;
  output val_ds_reg_1;
  output [0:0]SS;
  output started_ila_reg_1;
  output started_ila_reg_2;
  output \data_d1_reg[12] ;
  output \data_d1_reg[7] ;
  output started_ila_reg_3;
  output is_f_ds12_in;
  output \data_d1_reg[10] ;
  output \data_d1_reg[15] ;
  output is_f_ds16_in;
  output \data_d1_reg[26] ;
  output started_ila_reg_4;
  output is_f_ds14_in;
  output \data_d1_reg[18] ;
  output \data_d1_reg[23] ;
  output [1:0]\deb_stat_reg[3] ;
  output val_ds_reg_2;
  output \stat_reg[2] ;
  output [3:0]\err_ds_reg[3]_0 ;
  output [13:0]\data_ds_reg[31]_0 ;
  output [1:0]\offs_out_reg[1]_0 ;
  output [7:0]\last_oof_reg[7] ;
  output [31:0]desc_data;
  output [0:0]\data_ds_reg[16]_0 ;
  input clk;
  input started_data0;
  input buf_rst;
  input started_ila_reg_5;
  input started_data_reg_0;
  input \shift_r_reg[1]_0 ;
  input \shift_r_reg[0]_0 ;
  input [0:0]Q;
  input [3:0]\inv_ds_reg[3] ;
  input \eof_int_reg[3] ;
  input [1:0]octets_per_frame;
  input [0:0]D;
  input [1:0]p_0_in__1;
  input start_data__5;
  input [0:0]\is_k_reg[2]_0 ;
  input \is_q_reg[2]_0 ;
  input [0:0]\is_q_reg[3]_0 ;
  input [0:0]\is_r_reg[2]_0 ;
  input [1:0]\is_a_reg[3]_0 ;
  input [15:0]\data_ds_reg[15]_0 ;
  input [31:0]\data_ds_reg[31]_1 ;
  input [7:0]comma_data;
  input [0:0]\alig_ds_reg[2]_0 ;
  input \is_k_reg[2]_1 ;
  input [0:0]shift;
  input read;
  input first_val;
  input any_notb_err__2;
  input any_disp_err__2;
  input rst;
  input [1:0]active_lanes;
  input [3:0]\is_k_ds_reg[3] ;
  input \is_q_reg[2]_1 ;
  input \is_q_reg[2]_2 ;
  input \is_r_reg[2]_1 ;
  input \is_r_reg[3]_0 ;
  input [1:0]\deb_stat_reg[3]_0 ;
  input p_267_out;
  input [0:0]p_84_out;
  input rxstatus_read;
  input support_lane_sync;
  input start_ila__1;
  input [3:0]\err_ds_reg[3]_1 ;
  input [1:0]\alig_ds_reg[1]_0 ;
  input [3:0]\pred_ds_reg[3]_0 ;
  input [1:0]\is_k_reg[1]_0 ;
  input [1:0]\is_q_reg[1]_0 ;
  input [1:0]\is_r_reg[1]_0 ;
  input [3:0]\eomf_d_reg[3]_0 ;
  input [1:0]\is_a_reg[1]_0 ;
  input [7:0]\last_oof_reg[7]_0 ;
  input scram_enable;
  input RAM_reg_192_255_9_11;
  input p_1_in46_in;
  input p_1_in48_in;
  input p_1_in50_in;
  input p_1_in52_in;
  input p_1_in54_in;
  input p_1_in56_in;
  input p_1_in68_in;
  input p_1_in70_in;
  input p_1_in64_in;
  input p_1_in66_in;
  input [0:0]RAM_reg_192_255_0_2;
  input p_1_in62_in;
  input p_1_in58_in;
  input p_34_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RAM_reg_0_63_0_2_i_5__4_n_0;
  wire RAM_reg_0_63_12_14_i_4__4_n_0;
  wire RAM_reg_0_63_12_14_i_5__4_n_0;
  wire RAM_reg_0_63_12_14_i_6__4_n_0;
  wire RAM_reg_0_63_15_17_i_4__4_n_0;
  wire RAM_reg_0_63_15_17_i_5__4_n_0;
  wire RAM_reg_0_63_15_17_i_6__4_n_0;
  wire RAM_reg_0_63_15_17_i_7__4_n_0;
  wire RAM_reg_0_63_15_17_i_8__4_n_0;
  wire RAM_reg_0_63_15_17_i_9__4_n_0;
  wire RAM_reg_0_63_18_20_i_4__4_n_0;
  wire RAM_reg_0_63_18_20_i_5__4_n_0;
  wire RAM_reg_0_63_18_20_i_6__4_n_0;
  wire RAM_reg_0_63_21_23_i_4__4_n_0;
  wire RAM_reg_0_63_21_23_i_5__4_n_0;
  wire RAM_reg_0_63_21_23_i_6__4_n_0;
  wire RAM_reg_0_63_24_26_i_10__4_n_0;
  wire RAM_reg_0_63_24_26_i_11__4_n_0;
  wire RAM_reg_0_63_24_26_i_4__4_n_0;
  wire RAM_reg_0_63_24_26_i_5__4_n_0;
  wire RAM_reg_0_63_24_26_i_6__4_n_0;
  wire RAM_reg_0_63_24_26_i_7__4_n_0;
  wire RAM_reg_0_63_24_26_i_8__4_n_0;
  wire RAM_reg_0_63_24_26_i_9__4_n_0;
  wire RAM_reg_0_63_27_29_i_4__4_n_0;
  wire RAM_reg_0_63_27_29_i_5__4_n_0;
  wire RAM_reg_0_63_27_29_i_6__4_n_0;
  wire RAM_reg_0_63_30_32_i_3__4_n_0;
  wire RAM_reg_0_63_30_32_i_4__4_n_0;
  wire RAM_reg_0_63_6_8_i_4__4_n_0;
  wire RAM_reg_0_63_6_8_i_5__4_n_0;
  wire RAM_reg_0_63_9_11_i_4__4_n_0;
  wire RAM_reg_0_63_9_11_i_5__4_n_0;
  wire RAM_reg_0_63_9_11_i_6__4_n_0;
  wire [0:0]RAM_reg_192_255_0_2;
  wire RAM_reg_192_255_9_11;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [1:0]active_lanes;
  wire [3:0]alig_alig;
  wire alig_alig_err;
  wire alig_alig_ok;
  wire [23:0]alig_data;
  wire alig_deb_data;
  wire [3:3]alig_ds017_out;
  wire [0:0]alig_ds019_out;
  wire [0:0]alig_ds021_out;
  wire [3:3]alig_ds0__0;
  wire \alig_ds[2]_i_1__4_n_0 ;
  wire \alig_ds[3]_i_1__4_n_0 ;
  wire \alig_ds[3]_i_6__4_n_0 ;
  wire \alig_ds[3]_i_7__4_n_0 ;
  wire [1:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\alig_ds_reg[2]_0 ;
  wire alig_err_i_1__4_n_0;
  wire alig_err_i_2__4_n_0;
  wire alig_ok_i_1__4_n_0;
  wire alig_ok_i_2__4_n_0;
  wire [3:0]alig_pred;
  wire [3:0]alig_unex_err;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire [0:0]buf_rst_reg;
  wire [0:0]buf_rst_reg_0;
  wire clk;
  wire [7:0]comma_data;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[12] ;
  wire \data_d1_reg[15] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[23] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[7] ;
  wire [15:0]\data_ds_reg[15]_0 ;
  wire [0:0]\data_ds_reg[16]_0 ;
  wire [13:0]\data_ds_reg[31]_0 ;
  wire [31:0]\data_ds_reg[31]_1 ;
  wire [1:0]\deb_stat_reg[3] ;
  wire [1:0]\deb_stat_reg[3]_0 ;
  wire [31:0]desc_data;
  wire \eof_int_reg[3] ;
  wire [3:0]eomf_d;
  wire [3:0]\eomf_d_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_1 ;
  wire \errs_c/any_unex_err__2 ;
  wire fil_lvl1;
  wire first;
  wire first_val;
  wire [3:0]\inv_ds_reg[3] ;
  wire [3:0]is_a;
  wire \is_a[2]_i_1__4_n_0 ;
  wire \is_a[3]_i_1__4_n_0 ;
  wire [1:0]\is_a_reg[1]_0 ;
  wire [1:0]\is_a_reg[3]_0 ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire \is_f_ds[1]_i_2__4_n_0 ;
  wire \is_f_ds[2]_i_2__4_n_0 ;
  wire \is_f_ds[3]_i_2__4_n_0 ;
  wire [3:0]is_k;
  wire \is_k[2]_i_1__4_n_0 ;
  wire \is_k[3]_i_1__4_n_0 ;
  wire \is_k_ds[0]_i_2__4_n_0 ;
  wire \is_k_ds[0]_i_3__4_n_0 ;
  wire \is_k_ds[1]_i_3__4_n_0 ;
  wire \is_k_ds[2]_i_3__4_n_0 ;
  wire \is_k_ds[3]_i_3__4_n_0 ;
  wire [3:0]\is_k_ds_reg[3] ;
  wire [1:0]\is_k_reg[1]_0 ;
  wire [0:0]\is_k_reg[2]_0 ;
  wire \is_k_reg[2]_1 ;
  wire [3:0]is_q;
  wire \is_q[2]_i_1__4_n_0 ;
  wire \is_q[3]_i_1__4_n_0 ;
  wire \is_q_ds[0]_i_2__4_n_0 ;
  wire [1:0]\is_q_reg[1]_0 ;
  wire \is_q_reg[2]_0 ;
  wire \is_q_reg[2]_1 ;
  wire \is_q_reg[2]_2 ;
  wire [0:0]\is_q_reg[3]_0 ;
  wire [3:0]is_r;
  wire \is_r[2]_i_1__4_n_0 ;
  wire \is_r[3]_i_1__4_n_0 ;
  wire \is_r[3]_i_6__4_n_0 ;
  wire [1:0]\is_r_reg[1]_0 ;
  wire [0:0]\is_r_reg[2]_0 ;
  wire \is_r_reg[2]_1 ;
  wire \is_r_reg[3]_0 ;
  wire \lane_offs_val[5]_9 ;
  wire \last_oof[0]_i_2__4_n_0 ;
  wire \last_oof[1]_i_2__4_n_0 ;
  wire \last_oof[2]_i_2__4_n_0 ;
  wire \last_oof[3]_i_2__4_n_0 ;
  wire \last_oof[4]_i_2__4_n_0 ;
  wire \last_oof[5]_i_2__4_n_0 ;
  wire \last_oof[6]_i_2__4_n_0 ;
  wire \last_oof[7]_i_2__4_n_0 ;
  wire \last_oof[7]_i_3__4_n_0 ;
  wire \last_oof[7]_i_4__4_n_0 ;
  wire \last_oof[7]_i_5__4_n_0 ;
  wire \last_oof[7]_i_6__4_n_0 ;
  wire [7:0]\last_oof_reg[7] ;
  wire [7:0]\last_oof_reg[7]_0 ;
  wire [1:0]octets_per_frame;
  wire [1:1]offs;
  wire [1:0]\offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [31:16]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_267_out;
  wire p_34_in;
  wire [0:0]p_84_out;
  wire [3:0]\pred_ds_reg[3]_0 ;
  wire [0:0]rdy_ds_reg;
  wire rdy_us_i_1__4_n_0;
  wire rdy_us_reg_0;
  wire read;
  wire rst;
  wire rxstatus_read;
  wire scram_enable;
  wire [0:0]shift;
  wire [1:0]shift_mux__1;
  wire \shift_r_reg[0]_0 ;
  wire \shift_r_reg[1]_0 ;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_reg_0;
  wire started_ila_reg_0;
  wire started_ila_reg_1;
  wire started_ila_reg_2;
  wire started_ila_reg_3;
  wire started_ila_reg_4;
  wire started_ila_reg_5;
  wire \stat_reg[2] ;
  wire support_lane_sync;
  wire [3:0]unex_err0;
  wire val_ds0;
  wire val_ds_i_10__4_n_0;
  wire val_ds_i_11__4_n_0;
  wire val_ds_i_9__4_n_0;
  wire val_ds_reg_0;
  wire val_ds_reg_1;
  wire val_ds_reg_2;

  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_1__4
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_data[0]),
        .I2(scram_enable),
        .I3(p_1_in56_in),
        .I4(p_1_in58_in),
        .I5(RAM_reg_0_63_0_2_i_5__4_n_0),
        .O(desc_data[0]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_0_2_i_2__4
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__4_n_0),
        .I3(alig_data[1]),
        .I4(RAM_reg_192_255_0_2),
        .I5(p_1_in58_in),
        .O(desc_data[1]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_3__4
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_data[2]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_0_2),
        .I4(p_1_in62_in),
        .I5(RAM_reg_0_63_0_2_i_5__4_n_0),
        .O(desc_data[2]));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_0_2_i_5__4
       (.I0(alig_pred[0]),
        .I1(alig_alig[0]),
        .O(RAM_reg_0_63_0_2_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_12_14_i_1__4
       (.I0(RAM_reg_0_63_12_14_i_4__4_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__4_n_0),
        .I3(alig_data[12]),
        .I4(p_1_in50_in),
        .I5(p_1_in48_in),
        .O(desc_data[12]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_12_14_i_2__4
       (.I0(RAM_reg_0_63_12_14_i_5__4_n_0),
        .I1(alig_data[13]),
        .I2(scram_enable),
        .I3(p_1_in50_in),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__4_n_0),
        .O(desc_data[13]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_12_14_i_3__4
       (.I0(RAM_reg_0_63_12_14_i_6__4_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[14]),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__4_n_0),
        .O(desc_data[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_4__4
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .O(RAM_reg_0_63_12_14_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_5__4
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .O(RAM_reg_0_63_12_14_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_6__4
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .O(RAM_reg_0_63_12_14_i_6__4_n_0));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_15_17_i_1__4
       (.I0(RAM_reg_0_63_15_17_i_4__4_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[15]),
        .I4(p_1_in56_in),
        .I5(RAM_reg_0_63_6_8_i_5__4_n_0),
        .O(desc_data[15]));
  LUT5 #(
    .INIT(32'hEAAEAEEA)) 
    RAM_reg_0_63_15_17_i_2__4
       (.I0(RAM_reg_0_63_15_17_i_5__4_n_0),
        .I1(scram_enable),
        .I2(alig_data[16]),
        .I3(alig_data[15]),
        .I4(alig_data[14]),
        .O(desc_data[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_15_17_i_3__4
       (.I0(RAM_reg_0_63_15_17_i_6__4_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__4_n_0),
        .I2(alig_data[9]),
        .I3(RAM_reg_0_63_9_11_i_4__4_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__4_n_0),
        .O(desc_data[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_15_17_i_4__4
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .O(RAM_reg_0_63_15_17_i_4__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_15_17_i_5__4
       (.I0(RAM_reg_0_63_15_17_i_9__4_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_15_17_i_7__4_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__4_n_0),
        .I5(RAM_reg_0_63_15_17_i_8__4_n_0),
        .O(RAM_reg_0_63_15_17_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_15_17_i_6__4
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[15]),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_15_17_i_6__4_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_15_17_i_7__4
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_7__4_n_0));
  LUT5 #(
    .INIT(32'h40400040)) 
    RAM_reg_0_63_15_17_i_8__4
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_8__4_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_15_17_i_9__4
       (.I0(alig_alig[2]),
        .I1(alig_pred[2]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_15_17_i_9__4_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_1__4
       (.I0(RAM_reg_0_63_18_20_i_4__4_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__4_n_0),
        .I2(alig_data[10]),
        .I3(RAM_reg_0_63_9_11_i_5__4_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__4_n_0),
        .O(desc_data[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_2__4
       (.I0(RAM_reg_0_63_18_20_i_5__4_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__4_n_0),
        .I2(alig_data[11]),
        .I3(RAM_reg_0_63_9_11_i_6__4_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__4_n_0),
        .O(desc_data[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_3__4
       (.I0(RAM_reg_0_63_18_20_i_6__4_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__4_n_0),
        .I2(alig_data[12]),
        .I3(RAM_reg_0_63_12_14_i_4__4_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__4_n_0),
        .O(desc_data[20]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_4__4
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_4__4_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_5__4
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_6__4
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_6__4_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_1__4
       (.I0(RAM_reg_0_63_21_23_i_4__4_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__4_n_0),
        .I2(alig_data[13]),
        .I3(RAM_reg_0_63_12_14_i_5__4_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__4_n_0),
        .O(desc_data[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_2__4
       (.I0(RAM_reg_0_63_21_23_i_5__4_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__4_n_0),
        .I2(alig_data[14]),
        .I3(RAM_reg_0_63_12_14_i_6__4_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__4_n_0),
        .O(desc_data[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_3__4
       (.I0(RAM_reg_0_63_21_23_i_6__4_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__4_n_0),
        .I2(alig_data[15]),
        .I3(RAM_reg_0_63_15_17_i_4__4_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__4_n_0),
        .O(desc_data[23]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_4__4
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_4__4_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_5__4
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_6__4
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(alig_data[23]),
        .I4(alig_data[6]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_6__4_n_0));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    RAM_reg_0_63_24_26_i_10__4
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(RAM_reg_0_63_24_26_i_11__4_n_0),
        .I4(alig_alig[2]),
        .I5(alig_pred[2]),
        .O(RAM_reg_0_63_24_26_i_10__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    RAM_reg_0_63_24_26_i_11__4
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .O(RAM_reg_0_63_24_26_i_11__4_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_1__4
       (.I0(RAM_reg_0_63_24_26_i_4__4_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [6]),
        .I4(\data_ds_reg[31]_0 [5]),
        .I5(RAM_reg_0_63_24_26_i_5__4_n_0),
        .O(desc_data[24]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_2__4
       (.I0(RAM_reg_0_63_24_26_i_6__4_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [7]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__4_n_0),
        .O(desc_data[25]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_3__4
       (.I0(RAM_reg_0_63_24_26_i_7__4_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [8]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__4_n_0),
        .O(desc_data[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_4__4
       (.I0(RAM_reg_0_63_24_26_i_8__4_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_24_26_i_9__4_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__4_n_0),
        .O(RAM_reg_0_63_24_26_i_4__4_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_24_26_i_5__4
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_24_26_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_6__4
       (.I0(RAM_reg_0_63_24_26_i_8__4_n_0),
        .I1(\data_ds_reg[31]_0 [0]),
        .I2(RAM_reg_0_63_24_26_i_9__4_n_0),
        .I3(alig_data[9]),
        .I4(RAM_reg_0_63_9_11_i_4__4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__4_n_0),
        .O(RAM_reg_0_63_24_26_i_6__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_7__4
       (.I0(RAM_reg_0_63_24_26_i_8__4_n_0),
        .I1(\data_ds_reg[31]_0 [1]),
        .I2(RAM_reg_0_63_24_26_i_9__4_n_0),
        .I3(alig_data[10]),
        .I4(RAM_reg_0_63_9_11_i_5__4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__4_n_0),
        .O(RAM_reg_0_63_24_26_i_7__4_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_24_26_i_8__4
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(alig_pred[2]),
        .I4(alig_alig[2]),
        .O(RAM_reg_0_63_24_26_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h0045000000000000)) 
    RAM_reg_0_63_24_26_i_9__4
       (.I0(RAM_reg_0_63_24_26_i_11__4_n_0),
        .I1(alig_alig[2]),
        .I2(alig_pred[2]),
        .I3(scram_enable),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(RAM_reg_0_63_24_26_i_9__4_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_1__4
       (.I0(RAM_reg_0_63_27_29_i_4__4_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [9]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__4_n_0),
        .O(desc_data[27]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_2__4
       (.I0(RAM_reg_0_63_27_29_i_5__4_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [10]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__4_n_0),
        .O(desc_data[28]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_3__4
       (.I0(RAM_reg_0_63_27_29_i_6__4_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [11]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__4_n_0),
        .O(desc_data[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_4__4
       (.I0(RAM_reg_0_63_24_26_i_8__4_n_0),
        .I1(\data_ds_reg[31]_0 [2]),
        .I2(RAM_reg_0_63_24_26_i_9__4_n_0),
        .I3(alig_data[11]),
        .I4(RAM_reg_0_63_9_11_i_6__4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__4_n_0),
        .O(RAM_reg_0_63_27_29_i_4__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_5__4
       (.I0(RAM_reg_0_63_24_26_i_8__4_n_0),
        .I1(\data_ds_reg[31]_0 [3]),
        .I2(RAM_reg_0_63_24_26_i_9__4_n_0),
        .I3(alig_data[12]),
        .I4(RAM_reg_0_63_12_14_i_4__4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__4_n_0),
        .O(RAM_reg_0_63_27_29_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_6__4
       (.I0(RAM_reg_0_63_24_26_i_8__4_n_0),
        .I1(\data_ds_reg[31]_0 [4]),
        .I2(RAM_reg_0_63_24_26_i_9__4_n_0),
        .I3(alig_data[13]),
        .I4(RAM_reg_0_63_12_14_i_5__4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__4_n_0),
        .O(RAM_reg_0_63_27_29_i_6__4_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_1__4
       (.I0(RAM_reg_0_63_30_32_i_3__4_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [12]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__4_n_0),
        .O(desc_data[30]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_2__4
       (.I0(RAM_reg_0_63_30_32_i_4__4_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [13]),
        .I4(alig_data[14]),
        .I5(RAM_reg_0_63_24_26_i_5__4_n_0),
        .O(desc_data[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_3__4
       (.I0(RAM_reg_0_63_24_26_i_8__4_n_0),
        .I1(\data_ds_reg[31]_0 [5]),
        .I2(RAM_reg_0_63_24_26_i_9__4_n_0),
        .I3(alig_data[14]),
        .I4(RAM_reg_0_63_12_14_i_6__4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__4_n_0),
        .O(RAM_reg_0_63_30_32_i_3__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_4__4
       (.I0(RAM_reg_0_63_24_26_i_8__4_n_0),
        .I1(alig_data[23]),
        .I2(RAM_reg_0_63_24_26_i_9__4_n_0),
        .I3(alig_data[15]),
        .I4(RAM_reg_0_63_15_17_i_4__4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__4_n_0),
        .O(RAM_reg_0_63_30_32_i_4__4_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_1__4
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__4_n_0),
        .I3(alig_data[3]),
        .I4(p_1_in64_in),
        .I5(p_1_in62_in),
        .O(desc_data[3]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_3_5_i_2__4
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_data[4]),
        .I2(scram_enable),
        .I3(p_1_in64_in),
        .I4(p_1_in66_in),
        .I5(RAM_reg_0_63_0_2_i_5__4_n_0),
        .O(desc_data[4]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_3__4
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__4_n_0),
        .I3(alig_data[5]),
        .I4(p_1_in68_in),
        .I5(p_1_in66_in),
        .O(desc_data[5]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_6_8_i_1__4
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_data[6]),
        .I2(scram_enable),
        .I3(p_1_in68_in),
        .I4(p_1_in70_in),
        .I5(RAM_reg_0_63_0_2_i_5__4_n_0),
        .O(desc_data[6]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_6_8_i_2__4
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__4_n_0),
        .I3(alig_data[7]),
        .I4(p_34_in),
        .I5(p_1_in70_in),
        .O(desc_data[7]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_6_8_i_3__4
       (.I0(RAM_reg_0_63_6_8_i_4__4_n_0),
        .I1(scram_enable),
        .I2(alig_data[6]),
        .I3(alig_data[8]),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__4_n_0),
        .O(desc_data[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_6_8_i_4__4
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .O(RAM_reg_0_63_6_8_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_6_8_i_5__4
       (.I0(alig_pred[1]),
        .I1(alig_alig[1]),
        .O(RAM_reg_0_63_6_8_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_1__4
       (.I0(RAM_reg_0_63_9_11_i_4__4_n_0),
        .I1(alig_data[9]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_9_11),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__4_n_0),
        .O(desc_data[9]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_9_11_i_2__4
       (.I0(RAM_reg_0_63_9_11_i_5__4_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__4_n_0),
        .I3(alig_data[10]),
        .I4(p_1_in46_in),
        .I5(RAM_reg_192_255_9_11),
        .O(desc_data[10]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_3__4
       (.I0(RAM_reg_0_63_9_11_i_6__4_n_0),
        .I1(alig_data[11]),
        .I2(scram_enable),
        .I3(p_1_in46_in),
        .I4(p_1_in48_in),
        .I5(RAM_reg_0_63_6_8_i_5__4_n_0),
        .O(desc_data[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_4__4
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .O(RAM_reg_0_63_9_11_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_5__4
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .O(RAM_reg_0_63_9_11_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_6__4
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .O(RAM_reg_0_63_9_11_i_6__4_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[2]_i_1__4 
       (.I0(alig_ds019_out),
        .I1(alig_ds017_out),
        .I2(\alig_ds_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds021_out),
        .O(\alig_ds[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[3]_i_1__4 
       (.I0(alig_ds017_out),
        .I1(alig_ds0__0),
        .I2(alig_ds021_out),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds019_out),
        .O(\alig_ds[3]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_2__4 
       (.I0(comma_is_a[1]),
        .I1(\is_k_ds_reg[3] [2]),
        .I2(is_f_ds14_in),
        .O(alig_ds017_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_3__4 
       (.I0(\is_a_reg[3]_0 [1]),
        .I1(\is_k_ds_reg[3] [3]),
        .I2(is_f_ds16_in),
        .O(alig_ds0__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \alig_ds[3]_i_4__4 
       (.I0(comma_is_a__0),
        .I1(\is_k_ds_reg[3] [0]),
        .I2(\alig_ds[3]_i_6__4_n_0 ),
        .I3(\data_ds_reg[31]_1 [5]),
        .I4(\data_ds_reg[31]_1 [7]),
        .I5(\alig_ds[3]_i_7__4_n_0 ),
        .O(alig_ds021_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_5__4 
       (.I0(comma_is_a[0]),
        .I1(\is_k_ds_reg[3] [1]),
        .I2(is_f_ds12_in),
        .O(alig_ds019_out));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \alig_ds[3]_i_6__4 
       (.I0(\data_ds_reg[31]_1 [0]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [6]),
        .O(\alig_ds[3]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \alig_ds[3]_i_7__4 
       (.I0(\data_ds_reg[31]_1 [3]),
        .I1(\data_ds_reg[31]_1 [2]),
        .O(\alig_ds[3]_i_7__4_n_0 ));
  FDRE \alig_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [0]),
        .Q(alig_alig[0]),
        .R(1'b0));
  FDRE \alig_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [1]),
        .Q(alig_alig[1]),
        .R(1'b0));
  FDRE \alig_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[2]_i_1__4_n_0 ),
        .Q(alig_alig[2]),
        .R(1'b0));
  FDRE \alig_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[3]_i_1__4_n_0 ),
        .Q(alig_alig[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \alig_err_cnt[2]_i_1__4 
       (.I0(val_ds_reg_0),
        .I1(rst),
        .I2(active_lanes[1]),
        .I3(alig_alig_ok),
        .O(SS));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    alig_err_i_1__4
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_err_i_2__4_n_0),
        .O(alig_err_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    alig_err_i_2__4
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_err_i_2__4_n_0));
  FDRE alig_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_err_i_1__4_n_0),
        .Q(alig_alig_err),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    alig_ok_i_1__4
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_ok_i_2__4_n_0),
        .O(alig_ok_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    alig_ok_i_2__4
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_ok_i_2__4_n_0));
  FDRE alig_ok_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_ok_i_1__4_n_0),
        .Q(alig_alig_ok),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [8]),
        .I1(\data_ds_reg[31]_1 [16]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [0]),
        .O(p_0_in__0[16]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [9]),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [1]),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [18]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [2]),
        .O(p_0_in__0[18]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [11]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [3]),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [4]),
        .O(p_0_in__0[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [13]),
        .I1(\data_ds_reg[31]_1 [21]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [5]),
        .O(p_0_in__0[21]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [22]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [6]),
        .O(p_0_in__0[22]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [7]),
        .O(p_0_in__0[23]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [16]),
        .I1(\data_ds_reg[31]_1 [24]),
        .I2(\data_ds_reg[31]_1 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [8]),
        .O(p_0_in__0[24]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [17]),
        .I1(\data_ds_reg[31]_1 [25]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [9]),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [26]),
        .I2(\data_ds_reg[31]_1 [2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [10]),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [19]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [11]),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [20]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [12]),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [21]),
        .I1(\data_ds_reg[31]_1 [29]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [13]),
        .O(p_0_in__0[29]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__9 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [30]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [14]),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_1__4 
       (.I0(\data_ds_reg[31]_1 [23]),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [15]),
        .O(p_0_in__0[31]));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [0]),
        .Q(alig_data[0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [10]),
        .Q(alig_data[10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [11]),
        .Q(alig_data[11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [12]),
        .Q(alig_data[12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [13]),
        .Q(alig_data[13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [14]),
        .Q(alig_data[14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [15]),
        .Q(alig_data[15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[16]),
        .Q(alig_data[16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[17]),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[18]),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[19]),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [1]),
        .Q(alig_data[1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[20]),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[21]),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[22]),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[23]),
        .Q(alig_data[23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[24]),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[25]),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[26]),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[27]),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[28]),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[29]),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [2]),
        .Q(alig_data[2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[30]),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[31]),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [3]),
        .Q(alig_data[3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [4]),
        .Q(alig_data[4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [5]),
        .Q(alig_data[5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [6]),
        .Q(alig_data[6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [7]),
        .Q(alig_data[7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [8]),
        .Q(alig_data[8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [9]),
        .Q(alig_data[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[2]_i_1__4 
       (.I0(\deb_stat_reg[3]_0 [0]),
        .I1(started_ila_reg_0),
        .O(\deb_stat_reg[3] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[3]_i_2__4 
       (.I0(\deb_stat_reg[3]_0 [1]),
        .I1(alig_deb_data),
        .O(\deb_stat_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \efcnt[7]_i_1__4 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(rdy_us_reg_0),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \emcnt[9]_i_1__4 
       (.I0(buf_rst),
        .I1(rdy_us_reg_0),
        .O(buf_rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \eof_int[3]_i_1__4 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .I4(rdy_us_reg_0),
        .O(E));
  FDRE \eomf_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [0]),
        .Q(eomf_d[0]),
        .R(1'b0));
  FDRE \eomf_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [1]),
        .Q(eomf_d[1]),
        .R(1'b0));
  FDRE \eomf_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [2]),
        .Q(eomf_d[2]),
        .R(1'b0));
  FDRE \eomf_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [3]),
        .Q(eomf_d[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_12__4 
       (.I0(comma_is_r[0]),
        .I1(comma_is_q[1]),
        .O(\data_d1_reg[15] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \err_ds[3]_i_5__4 
       (.I0(p_0_in[0]),
        .I1(started_ila_reg_0),
        .I2(\is_k_reg[2]_1 ),
        .I3(\is_k_reg[2]_0 ),
        .I4(comma_is_r__0),
        .O(shift_mux__1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \err_ds[3]_i_6__4 
       (.I0(p_0_in[1]),
        .I1(started_ila_reg_0),
        .I2(shift),
        .O(shift_mux__1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_8__4 
       (.I0(comma_is_r[1]),
        .I1(comma_is_q[2]),
        .O(\data_d1_reg[23] ));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_9__4 
       (.I0(comma_is_r__0),
        .I1(comma_is_q[0]),
        .O(\data_d1_reg[7] ));
  FDRE \err_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [0]),
        .Q(\err_ds_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \err_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [1]),
        .Q(\err_ds_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \err_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [2]),
        .Q(\err_ds_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \err_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [3]),
        .Q(\err_ds_reg[3]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    err_rep_i_1__4
       (.I0(\errs_c/any_unex_err__2 ),
        .I1(any_notb_err__2),
        .I2(any_disp_err__2),
        .I3(val_ds_reg_0),
        .I4(rst),
        .I5(active_lanes[1]),
        .O(val_ds_reg_1));
  LUT3 #(
    .INIT(8'h40)) 
    \fil_lvl[7]_i_1__4 
       (.I0(read),
        .I1(val_ds_reg_0),
        .I2(first_val),
        .O(rdy_ds_reg));
  FDSE first_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(first),
        .S(buf_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_3__4 
       (.I0(\is_q_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [9]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_q[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_4__4 
       (.I0(\is_q_reg[2]_2 ),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_q[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[3]_i_1__4 
       (.I0(Q),
        .I1(\inv_ds_reg[3] [3]),
        .O(comma_is_e));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[2]_i_1__4 
       (.I0(comma_is_a[0]),
        .I1(comma_is_a[1]),
        .I2(\is_a_reg[3]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a__0),
        .O(\is_a[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[3]_i_1__4 
       (.I0(comma_is_a[1]),
        .I1(\is_a_reg[3]_0 [1]),
        .I2(comma_is_a__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[0]),
        .O(\is_a[3]_i_1__4_n_0 ));
  FDRE \is_a_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [0]),
        .Q(is_a[0]),
        .R(1'b0));
  FDRE \is_a_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [1]),
        .Q(is_a[1]),
        .R(1'b0));
  FDRE \is_a_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[2]_i_1__4_n_0 ),
        .Q(is_a[2]),
        .R(1'b0));
  FDRE \is_a_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[3]_i_1__4_n_0 ),
        .Q(is_a[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[1]_i_1__4 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [12]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\is_f_ds[1]_i_2__4_n_0 ),
        .O(is_f_ds12_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[1]_i_2__4 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(\is_f_ds[1]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[2]_i_1__4 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\is_f_ds[2]_i_2__4_n_0 ),
        .O(is_f_ds14_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[2]_i_2__4 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [21]),
        .O(\is_f_ds[2]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[3]_i_1__4 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [25]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\is_f_ds[3]_i_2__4_n_0 ),
        .O(is_f_ds16_in));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[3]_i_2__4 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [29]),
        .O(\is_f_ds[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[2]_i_1__4 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[0]),
        .O(\is_k[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[3]_i_1__4 
       (.I0(comma_is_k[2]),
        .I1(comma_is_k[3]),
        .I2(comma_is_k[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[1]),
        .O(\is_k[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[0]_i_1__4 
       (.I0(\is_k_ds[0]_i_2__4_n_0 ),
        .I1(\is_k_ds[0]_i_3__4_n_0 ),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\inv_ds_reg[3] [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_k[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[0]_i_2__4 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [3]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(\data_ds_reg[31]_1 [4]),
        .O(\is_k_ds[0]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[0]_i_3__4 
       (.I0(\data_ds_reg[31]_1 [6]),
        .I1(\data_ds_reg[31]_1 [1]),
        .O(\is_k_ds[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[1]_i_1__4 
       (.I0(\data_d1_reg[10] ),
        .I1(\is_k_ds[1]_i_3__4_n_0 ),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\inv_ds_reg[3] [1]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_k[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[1]_i_2__4 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [13]),
        .I3(\data_ds_reg[31]_1 [12]),
        .O(\data_d1_reg[10] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[1]_i_3__4 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [9]),
        .O(\is_k_ds[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[2]_i_1__4 
       (.I0(\data_d1_reg[18] ),
        .I1(\is_k_ds[2]_i_3__4_n_0 ),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\inv_ds_reg[3] [2]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_k[2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[2]_i_2__4 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [21]),
        .I3(\data_ds_reg[31]_1 [20]),
        .O(\data_d1_reg[18] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[2]_i_3__4 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [17]),
        .O(\is_k_ds[2]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[3]_i_1__4 
       (.I0(\data_d1_reg[26] ),
        .I1(\is_k_ds[3]_i_3__4_n_0 ),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\inv_ds_reg[3] [3]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_k[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[3]_i_2__4 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [29]),
        .I3(\data_ds_reg[31]_1 [28]),
        .O(\data_d1_reg[26] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[3]_i_3__4 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [25]),
        .O(\is_k_ds[3]_i_3__4_n_0 ));
  FDRE \is_k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [0]),
        .Q(is_k[0]),
        .R(1'b0));
  FDRE \is_k_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [1]),
        .Q(is_k[1]),
        .R(1'b0));
  FDRE \is_k_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[2]_i_1__4_n_0 ),
        .Q(is_k[2]),
        .R(1'b0));
  FDRE \is_k_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[3]_i_1__4_n_0 ),
        .Q(is_k[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[2]_i_1__4 
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[2]),
        .I2(\is_q_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[0]),
        .O(\is_q[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[3]_i_1__4 
       (.I0(comma_is_q[2]),
        .I1(\is_q_reg[3]_0 ),
        .I2(comma_is_q[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[1]),
        .O(\is_q[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_q_ds[0]_i_1__4 
       (.I0(\is_q_ds[0]_i_2__4_n_0 ),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_q[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[0]_i_2__4 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [3]),
        .O(\is_q_ds[0]_i_2__4_n_0 ));
  FDRE \is_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [0]),
        .Q(is_q[0]),
        .R(1'b0));
  FDRE \is_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [1]),
        .Q(is_q[1]),
        .R(1'b0));
  FDRE \is_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[2]_i_1__4_n_0 ),
        .Q(is_q[2]),
        .R(1'b0));
  FDRE \is_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[3]_i_1__4_n_0 ),
        .Q(is_q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[2]_i_1__4 
       (.I0(comma_is_r[0]),
        .I1(comma_is_r[1]),
        .I2(\is_r_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r__0),
        .O(\is_r[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[3]_i_1__4 
       (.I0(comma_is_r[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[0]),
        .O(\is_r[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_2__4 
       (.I0(\is_r_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [17]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_r[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_3__4 
       (.I0(\is_r_reg[3]_0 ),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [30]),
        .I3(\data_ds_reg[31]_1 [25]),
        .I4(\data_ds_reg[31]_1 [29]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_r[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_4__4 
       (.I0(\is_r[3]_i_6__4_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [1]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_r__0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_5__4 
       (.I0(\data_d1_reg[12] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [9]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_r[0]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r[3]_i_6__4 
       (.I0(\data_ds_reg[31]_1 [4]),
        .I1(\data_ds_reg[31]_1 [0]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(\data_ds_reg[31]_1 [2]),
        .O(\is_r[3]_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[1]_i_3__4 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [8]),
        .I2(\data_ds_reg[31]_1 [11]),
        .I3(\data_ds_reg[31]_1 [10]),
        .O(\data_d1_reg[12] ));
  FDRE \is_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [0]),
        .Q(is_r[0]),
        .R(1'b0));
  FDRE \is_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [1]),
        .Q(is_r[1]),
        .R(1'b0));
  FDRE \is_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[2]_i_1__4_n_0 ),
        .Q(is_r[2]),
        .R(1'b0));
  FDRE \is_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[3]_i_1__4_n_0 ),
        .Q(is_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[0]_i_1__4 
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .I4(\last_oof[7]_i_2__4_n_0 ),
        .I5(\last_oof[0]_i_2__4_n_0 ),
        .O(\last_oof_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[0]_i_2__4 
       (.I0(\data_ds_reg[31]_0 [6]),
        .I1(\last_oof[7]_i_4__4_n_0 ),
        .I2(\last_oof[7]_i_5__4_n_0 ),
        .I3(alig_data[16]),
        .I4(alig_data[8]),
        .I5(\last_oof[7]_i_6__4_n_0 ),
        .O(\last_oof[0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[1]_i_1__4 
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .I4(\last_oof[7]_i_2__4_n_0 ),
        .I5(\last_oof[1]_i_2__4_n_0 ),
        .O(\last_oof_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[1]_i_2__4 
       (.I0(\data_ds_reg[31]_0 [7]),
        .I1(\last_oof[7]_i_4__4_n_0 ),
        .I2(\last_oof[7]_i_5__4_n_0 ),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[9]),
        .I5(\last_oof[7]_i_6__4_n_0 ),
        .O(\last_oof[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[2]_i_1__4 
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .I4(\last_oof[7]_i_2__4_n_0 ),
        .I5(\last_oof[2]_i_2__4_n_0 ),
        .O(\last_oof_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[2]_i_2__4 
       (.I0(\data_ds_reg[31]_0 [8]),
        .I1(\last_oof[7]_i_4__4_n_0 ),
        .I2(\last_oof[7]_i_5__4_n_0 ),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[10]),
        .I5(\last_oof[7]_i_6__4_n_0 ),
        .O(\last_oof[2]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[3]_i_1__4 
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .I4(\last_oof[7]_i_2__4_n_0 ),
        .I5(\last_oof[3]_i_2__4_n_0 ),
        .O(\last_oof_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[3]_i_2__4 
       (.I0(\data_ds_reg[31]_0 [9]),
        .I1(\last_oof[7]_i_4__4_n_0 ),
        .I2(\last_oof[7]_i_5__4_n_0 ),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[11]),
        .I5(\last_oof[7]_i_6__4_n_0 ),
        .O(\last_oof[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[4]_i_1__4 
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .I4(\last_oof[7]_i_2__4_n_0 ),
        .I5(\last_oof[4]_i_2__4_n_0 ),
        .O(\last_oof_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[4]_i_2__4 
       (.I0(\data_ds_reg[31]_0 [10]),
        .I1(\last_oof[7]_i_4__4_n_0 ),
        .I2(\last_oof[7]_i_5__4_n_0 ),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[12]),
        .I5(\last_oof[7]_i_6__4_n_0 ),
        .O(\last_oof[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[5]_i_1__4 
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .I4(\last_oof[7]_i_2__4_n_0 ),
        .I5(\last_oof[5]_i_2__4_n_0 ),
        .O(\last_oof_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[5]_i_2__4 
       (.I0(\data_ds_reg[31]_0 [11]),
        .I1(\last_oof[7]_i_4__4_n_0 ),
        .I2(\last_oof[7]_i_5__4_n_0 ),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[13]),
        .I5(\last_oof[7]_i_6__4_n_0 ),
        .O(\last_oof[5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[6]_i_1__4 
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .I4(\last_oof[7]_i_2__4_n_0 ),
        .I5(\last_oof[6]_i_2__4_n_0 ),
        .O(\last_oof_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[6]_i_2__4 
       (.I0(\data_ds_reg[31]_0 [12]),
        .I1(\last_oof[7]_i_4__4_n_0 ),
        .I2(\last_oof[7]_i_5__4_n_0 ),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[14]),
        .I5(\last_oof[7]_i_6__4_n_0 ),
        .O(\last_oof[6]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[7]_i_1__4 
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .I4(\last_oof[7]_i_2__4_n_0 ),
        .I5(\last_oof[7]_i_3__4_n_0 ),
        .O(\last_oof_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \last_oof[7]_i_2__4 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[7]_i_3__4 
       (.I0(\data_ds_reg[31]_0 [13]),
        .I1(\last_oof[7]_i_4__4_n_0 ),
        .I2(\last_oof[7]_i_5__4_n_0 ),
        .I3(alig_data[23]),
        .I4(alig_data[15]),
        .I5(\last_oof[7]_i_6__4_n_0 ),
        .O(\last_oof[7]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \last_oof[7]_i_4__4 
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .O(\last_oof[7]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \last_oof[7]_i_5__4 
       (.I0(alig_pred[3]),
        .I1(alig_alig[3]),
        .I2(alig_pred[2]),
        .I3(alig_alig[2]),
        .O(\last_oof[7]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h4044404400004044)) 
    \last_oof[7]_i_6__4 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_3__4 
       (.I0(\data_d1_reg[10] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [14]),
        .I4(\data_ds_reg[31]_1 [8]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_a[0]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_4__4 
       (.I0(\data_d1_reg[18] ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [22]),
        .I4(\data_ds_reg[31]_1 [16]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_a[1]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_5__4 
       (.I0(\is_k_ds[0]_i_2__4_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(\data_ds_reg[31]_1 [6]),
        .I4(\data_ds_reg[31]_1 [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_a__0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \offs_out[1]_i_1__4 
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .I3(p_0_in[1]),
        .O(offs));
  FDRE \offs_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\offs_out_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \offs_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(offs),
        .Q(\offs_out_reg[1]_0 [1]),
        .R(1'b0));
  FDRE offs_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data0),
        .Q(\lane_offs_val[5]_9 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ovr_i_4__4
       (.I0(val_ds_reg_0),
        .I1(read),
        .O(fil_lvl1));
  FDRE \pred_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [0]),
        .Q(alig_pred[0]),
        .R(1'b0));
  FDRE \pred_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [1]),
        .Q(alig_pred[1]),
        .R(1'b0));
  FDRE \pred_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [2]),
        .Q(alig_pred[2]),
        .R(1'b0));
  FDRE \pred_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [3]),
        .Q(alig_pred[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    rdy_us_i_1__4
       (.I0(alig_deb_data),
        .I1(start_data__5),
        .I2(support_lane_sync),
        .I3(started_ila_reg_0),
        .I4(start_ila__1),
        .I5(first),
        .O(rdy_us_i_1__4_n_0));
  FDRE rdy_us_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_us_i_1__4_n_0),
        .Q(rdy_us_reg_0),
        .R(buf_rst));
  LUT4 #(
    .INIT(16'h4F44)) 
    ready_r1_i_4
       (.I0(val_ds_reg_0),
        .I1(active_lanes[1]),
        .I2(p_267_out),
        .I3(active_lanes[0]),
        .O(val_ds_reg_2));
  LUT2 #(
    .INIT(4'hB)) 
    \scram_r[8]_i_1__4 
       (.I0(alig_data[16]),
        .I1(scram_enable),
        .O(\data_ds_reg[16]_0 ));
  FDRE \shift_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[0]_0 ),
        .Q(p_0_in[0]),
        .R(buf_rst));
  FDRE \shift_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[1]_0 ),
        .Q(p_0_in[1]),
        .R(buf_rst));
  LUT5 #(
    .INIT(32'h40F04040)) 
    started_data_i_4__4
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r[1]),
        .I4(comma_is_a[0]),
        .O(started_ila_reg_3));
  FDRE started_data_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data_reg_0),
        .Q(alig_deb_data),
        .R(buf_rst));
  FDRE started_ila_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_ila_reg_5),
        .Q(started_ila_reg_0),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[2]_i_1__4 
       (.I0(p_84_out),
        .I1(val_ds_reg_0),
        .I2(\errs_c/any_unex_err__2 ),
        .I3(rst),
        .I4(active_lanes[1]),
        .I5(rxstatus_read),
        .O(\stat_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[2]_i_2__4 
       (.I0(alig_unex_err[1]),
        .I1(alig_unex_err[0]),
        .I2(alig_unex_err[3]),
        .I3(alig_unex_err[2]),
        .O(\errs_c/any_unex_err__2 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[0]_i_1__4 
       (.I0(is_r[0]),
        .I1(is_a[0]),
        .I2(eomf_d[0]),
        .I3(is_k[0]),
        .I4(is_q[0]),
        .O(unex_err0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[1]_i_1__4 
       (.I0(is_r[1]),
        .I1(is_a[1]),
        .I2(eomf_d[1]),
        .I3(is_k[1]),
        .I4(is_q[1]),
        .O(unex_err0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[2]_i_1__4 
       (.I0(is_r[2]),
        .I1(is_a[2]),
        .I2(eomf_d[2]),
        .I3(is_k[2]),
        .I4(is_q[2]),
        .O(unex_err0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[3]_i_1__4 
       (.I0(is_r[3]),
        .I1(is_a[3]),
        .I2(eomf_d[3]),
        .I3(is_k[3]),
        .I4(is_q[3]),
        .O(unex_err0[3]));
  FDRE \unex_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[0]),
        .Q(alig_unex_err[0]),
        .R(1'b0));
  FDRE \unex_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[1]),
        .Q(alig_unex_err[1]),
        .R(1'b0));
  FDRE \unex_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[2]),
        .Q(alig_unex_err[2]),
        .R(1'b0));
  FDRE \unex_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[3]),
        .Q(alig_unex_err[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    val_ds_i_10__4
       (.I0(\data_ds_reg[31]_1 [7]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .O(val_ds_i_10__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    val_ds_i_11__4
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [14]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(val_ds_i_11__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4D3F0000)) 
    val_ds_i_1__5
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in__1[0]),
        .I4(start_data__5),
        .I5(alig_deb_data),
        .O(val_ds0));
  LUT5 #(
    .INIT(32'h44F40000)) 
    val_ds_i_4__4
       (.I0(comma_is_r[1]),
        .I1(comma_is_a[0]),
        .I2(comma_is_a__0),
        .I3(comma_is_r[0]),
        .I4(started_ila_reg_0),
        .O(started_ila_reg_1));
  LUT5 #(
    .INIT(32'hBF0FBFBF)) 
    val_ds_i_5__4
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r__0),
        .I4(\is_a_reg[3]_0 [0]),
        .O(started_ila_reg_4));
  LUT6 #(
    .INIT(64'h00B0FFFFBBBBFFFF)) 
    val_ds_i_7__4
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(comma_is_a[0]),
        .I3(comma_is_r[1]),
        .I4(started_ila_reg_0),
        .I5(val_ds_i_9__4_n_0),
        .O(started_ila_reg_2));
  LUT6 #(
    .INIT(64'h0202020202020002)) 
    val_ds_i_9__4
       (.I0(\is_k_ds_reg[3] [0]),
        .I1(val_ds_i_10__4_n_0),
        .I2(\is_k_ds[0]_i_2__4_n_0 ),
        .I3(\is_k_ds_reg[3] [1]),
        .I4(val_ds_i_11__4_n_0),
        .I5(\data_d1_reg[12] ),
        .O(val_ds_i_9__4_n_0));
  FDRE val_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(val_ds0),
        .Q(val_ds_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wr_addr[7]_i_1__4 
       (.I0(buf_rst),
        .I1(val_ds_reg_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_32_38
   (val_ds_reg_0,
    \lane_offs_val[4]_7 ,
    alig_alig_err,
    started_ila_reg_0,
    alig_deb_data,
    p_0_in,
    SR,
    comma_is_e,
    E,
    rdy_us_reg_0,
    buf_rst_reg,
    buf_rst_reg_0,
    comma_is_k,
    shift_mux__1,
    comma_is_q,
    comma_is_r,
    comma_is_r__0,
    comma_is_a,
    comma_is_a__0,
    alig_ds021_out,
    alig_ds019_out,
    rdy_ds_reg,
    fil_lvl1,
    val_ds_reg_1,
    SS,
    started_ila_reg_1,
    started_ila_reg_2,
    \data_d1_reg[12] ,
    \data_d1_reg[7] ,
    started_ila_reg_3,
    is_f_ds12_in,
    \data_d1_reg[10] ,
    \data_d1_reg[15] ,
    is_f_ds16_in,
    \data_d1_reg[26] ,
    started_ila_reg_4,
    is_f_ds14_in,
    \data_d1_reg[18] ,
    \data_d1_reg[23] ,
    \deb_stat_reg[3] ,
    \stat_reg[2] ,
    \err_ds_reg[3]_0 ,
    \data_ds_reg[31]_0 ,
    \offs_out_reg[1]_0 ,
    \last_oof_reg[7] ,
    desc_data,
    \data_ds_reg[16]_0 ,
    clk,
    started_data0,
    buf_rst,
    started_ila_reg_5,
    started_data_reg_0,
    \shift_r_reg[1]_0 ,
    \shift_r_reg[0]_0 ,
    Q,
    \inv_ds_reg[3] ,
    \eof_int_reg[3] ,
    octets_per_frame,
    D,
    p_0_in__1,
    start_data__5,
    \is_k_reg[2]_0 ,
    \is_q_reg[2]_0 ,
    \is_q_reg[3]_0 ,
    \is_r_reg[2]_0 ,
    \is_a_reg[3]_0 ,
    \data_ds_reg[15]_0 ,
    \data_ds_reg[31]_1 ,
    comma_data,
    \alig_ds_reg[2]_0 ,
    \is_k_reg[2]_1 ,
    shift,
    read,
    first_val,
    any_notb_err__2,
    any_disp_err__2,
    rst,
    active_lanes,
    \is_k_ds_reg[3] ,
    \is_q_reg[2]_1 ,
    \is_q_reg[2]_2 ,
    \is_r_reg[2]_1 ,
    \is_r_reg[3]_0 ,
    \deb_stat_reg[3]_0 ,
    p_123_out,
    rxstatus_read,
    support_lane_sync,
    start_ila__1,
    \err_ds_reg[3]_1 ,
    \alig_ds_reg[1]_0 ,
    \pred_ds_reg[3]_0 ,
    \is_k_reg[1]_0 ,
    \is_q_reg[1]_0 ,
    \is_r_reg[1]_0 ,
    \eomf_d_reg[3]_0 ,
    \is_a_reg[1]_0 ,
    \last_oof_reg[7]_0 ,
    scram_enable,
    RAM_reg_192_255_9_11,
    p_1_in46_in,
    p_1_in48_in,
    p_1_in50_in,
    p_1_in52_in,
    p_1_in54_in,
    p_1_in56_in,
    p_1_in68_in,
    p_1_in70_in,
    p_1_in64_in,
    p_1_in66_in,
    RAM_reg_192_255_0_2,
    p_1_in62_in,
    p_1_in58_in,
    p_34_in);
  output val_ds_reg_0;
  output \lane_offs_val[4]_7 ;
  output alig_alig_err;
  output started_ila_reg_0;
  output alig_deb_data;
  output [1:0]p_0_in;
  output [0:0]SR;
  output [0:0]comma_is_e;
  output [0:0]E;
  output rdy_us_reg_0;
  output [0:0]buf_rst_reg;
  output [0:0]buf_rst_reg_0;
  output [3:0]comma_is_k;
  output [1:0]shift_mux__1;
  output [2:0]comma_is_q;
  output [2:0]comma_is_r;
  output [0:0]comma_is_r__0;
  output [1:0]comma_is_a;
  output [0:0]comma_is_a__0;
  output [0:0]alig_ds021_out;
  output [0:0]alig_ds019_out;
  output [0:0]rdy_ds_reg;
  output fil_lvl1;
  output val_ds_reg_1;
  output [0:0]SS;
  output started_ila_reg_1;
  output started_ila_reg_2;
  output \data_d1_reg[12] ;
  output \data_d1_reg[7] ;
  output started_ila_reg_3;
  output is_f_ds12_in;
  output \data_d1_reg[10] ;
  output \data_d1_reg[15] ;
  output is_f_ds16_in;
  output \data_d1_reg[26] ;
  output started_ila_reg_4;
  output is_f_ds14_in;
  output \data_d1_reg[18] ;
  output \data_d1_reg[23] ;
  output [1:0]\deb_stat_reg[3] ;
  output \stat_reg[2] ;
  output [3:0]\err_ds_reg[3]_0 ;
  output [13:0]\data_ds_reg[31]_0 ;
  output [1:0]\offs_out_reg[1]_0 ;
  output [7:0]\last_oof_reg[7] ;
  output [31:0]desc_data;
  output [0:0]\data_ds_reg[16]_0 ;
  input clk;
  input started_data0;
  input buf_rst;
  input started_ila_reg_5;
  input started_data_reg_0;
  input \shift_r_reg[1]_0 ;
  input \shift_r_reg[0]_0 ;
  input [0:0]Q;
  input [3:0]\inv_ds_reg[3] ;
  input \eof_int_reg[3] ;
  input [1:0]octets_per_frame;
  input [0:0]D;
  input [1:0]p_0_in__1;
  input start_data__5;
  input [0:0]\is_k_reg[2]_0 ;
  input \is_q_reg[2]_0 ;
  input [0:0]\is_q_reg[3]_0 ;
  input [0:0]\is_r_reg[2]_0 ;
  input [1:0]\is_a_reg[3]_0 ;
  input [15:0]\data_ds_reg[15]_0 ;
  input [31:0]\data_ds_reg[31]_1 ;
  input [7:0]comma_data;
  input [0:0]\alig_ds_reg[2]_0 ;
  input \is_k_reg[2]_1 ;
  input [0:0]shift;
  input read;
  input first_val;
  input any_notb_err__2;
  input any_disp_err__2;
  input rst;
  input [0:0]active_lanes;
  input [3:0]\is_k_ds_reg[3] ;
  input \is_q_reg[2]_1 ;
  input \is_q_reg[2]_2 ;
  input \is_r_reg[2]_1 ;
  input \is_r_reg[3]_0 ;
  input [1:0]\deb_stat_reg[3]_0 ;
  input [0:0]p_123_out;
  input rxstatus_read;
  input support_lane_sync;
  input start_ila__1;
  input [3:0]\err_ds_reg[3]_1 ;
  input [1:0]\alig_ds_reg[1]_0 ;
  input [3:0]\pred_ds_reg[3]_0 ;
  input [1:0]\is_k_reg[1]_0 ;
  input [1:0]\is_q_reg[1]_0 ;
  input [1:0]\is_r_reg[1]_0 ;
  input [3:0]\eomf_d_reg[3]_0 ;
  input [1:0]\is_a_reg[1]_0 ;
  input [7:0]\last_oof_reg[7]_0 ;
  input scram_enable;
  input RAM_reg_192_255_9_11;
  input p_1_in46_in;
  input p_1_in48_in;
  input p_1_in50_in;
  input p_1_in52_in;
  input p_1_in54_in;
  input p_1_in56_in;
  input p_1_in68_in;
  input p_1_in70_in;
  input p_1_in64_in;
  input p_1_in66_in;
  input [0:0]RAM_reg_192_255_0_2;
  input p_1_in62_in;
  input p_1_in58_in;
  input p_34_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RAM_reg_0_63_0_2_i_5__3_n_0;
  wire RAM_reg_0_63_12_14_i_4__3_n_0;
  wire RAM_reg_0_63_12_14_i_5__3_n_0;
  wire RAM_reg_0_63_12_14_i_6__3_n_0;
  wire RAM_reg_0_63_15_17_i_4__3_n_0;
  wire RAM_reg_0_63_15_17_i_5__3_n_0;
  wire RAM_reg_0_63_15_17_i_6__3_n_0;
  wire RAM_reg_0_63_15_17_i_7__3_n_0;
  wire RAM_reg_0_63_15_17_i_8__3_n_0;
  wire RAM_reg_0_63_15_17_i_9__3_n_0;
  wire RAM_reg_0_63_18_20_i_4__3_n_0;
  wire RAM_reg_0_63_18_20_i_5__3_n_0;
  wire RAM_reg_0_63_18_20_i_6__3_n_0;
  wire RAM_reg_0_63_21_23_i_4__3_n_0;
  wire RAM_reg_0_63_21_23_i_5__3_n_0;
  wire RAM_reg_0_63_21_23_i_6__3_n_0;
  wire RAM_reg_0_63_24_26_i_10__3_n_0;
  wire RAM_reg_0_63_24_26_i_11__3_n_0;
  wire RAM_reg_0_63_24_26_i_4__3_n_0;
  wire RAM_reg_0_63_24_26_i_5__3_n_0;
  wire RAM_reg_0_63_24_26_i_6__3_n_0;
  wire RAM_reg_0_63_24_26_i_7__3_n_0;
  wire RAM_reg_0_63_24_26_i_8__3_n_0;
  wire RAM_reg_0_63_24_26_i_9__3_n_0;
  wire RAM_reg_0_63_27_29_i_4__3_n_0;
  wire RAM_reg_0_63_27_29_i_5__3_n_0;
  wire RAM_reg_0_63_27_29_i_6__3_n_0;
  wire RAM_reg_0_63_30_32_i_3__3_n_0;
  wire RAM_reg_0_63_30_32_i_4__3_n_0;
  wire RAM_reg_0_63_6_8_i_4__3_n_0;
  wire RAM_reg_0_63_6_8_i_5__3_n_0;
  wire RAM_reg_0_63_9_11_i_4__3_n_0;
  wire RAM_reg_0_63_9_11_i_5__3_n_0;
  wire RAM_reg_0_63_9_11_i_6__3_n_0;
  wire [0:0]RAM_reg_192_255_0_2;
  wire RAM_reg_192_255_9_11;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire [3:0]alig_alig;
  wire alig_alig_err;
  wire alig_alig_ok;
  wire [23:0]alig_data;
  wire alig_deb_data;
  wire [3:3]alig_ds017_out;
  wire [0:0]alig_ds019_out;
  wire [0:0]alig_ds021_out;
  wire [3:3]alig_ds0__0;
  wire \alig_ds[2]_i_1__3_n_0 ;
  wire \alig_ds[3]_i_1__3_n_0 ;
  wire \alig_ds[3]_i_6__3_n_0 ;
  wire \alig_ds[3]_i_7__3_n_0 ;
  wire [1:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\alig_ds_reg[2]_0 ;
  wire alig_err_i_1__3_n_0;
  wire alig_err_i_2__3_n_0;
  wire alig_ok_i_1__3_n_0;
  wire alig_ok_i_2__3_n_0;
  wire [3:0]alig_pred;
  wire [3:0]alig_unex_err;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire [0:0]buf_rst_reg;
  wire [0:0]buf_rst_reg_0;
  wire clk;
  wire [7:0]comma_data;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[12] ;
  wire \data_d1_reg[15] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[23] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[7] ;
  wire [15:0]\data_ds_reg[15]_0 ;
  wire [0:0]\data_ds_reg[16]_0 ;
  wire [13:0]\data_ds_reg[31]_0 ;
  wire [31:0]\data_ds_reg[31]_1 ;
  wire [1:0]\deb_stat_reg[3] ;
  wire [1:0]\deb_stat_reg[3]_0 ;
  wire [31:0]desc_data;
  wire \eof_int_reg[3] ;
  wire [3:0]eomf_d;
  wire [3:0]\eomf_d_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_1 ;
  wire \errs_c/any_unex_err__2 ;
  wire fil_lvl1;
  wire first;
  wire first_val;
  wire [3:0]\inv_ds_reg[3] ;
  wire [3:0]is_a;
  wire \is_a[2]_i_1__3_n_0 ;
  wire \is_a[3]_i_1__3_n_0 ;
  wire [1:0]\is_a_reg[1]_0 ;
  wire [1:0]\is_a_reg[3]_0 ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire \is_f_ds[1]_i_2__3_n_0 ;
  wire \is_f_ds[2]_i_2__3_n_0 ;
  wire \is_f_ds[3]_i_2__3_n_0 ;
  wire [3:0]is_k;
  wire \is_k[2]_i_1__3_n_0 ;
  wire \is_k[3]_i_1__3_n_0 ;
  wire \is_k_ds[0]_i_2__3_n_0 ;
  wire \is_k_ds[0]_i_3__3_n_0 ;
  wire \is_k_ds[1]_i_3__3_n_0 ;
  wire \is_k_ds[2]_i_3__3_n_0 ;
  wire \is_k_ds[3]_i_3__3_n_0 ;
  wire [3:0]\is_k_ds_reg[3] ;
  wire [1:0]\is_k_reg[1]_0 ;
  wire [0:0]\is_k_reg[2]_0 ;
  wire \is_k_reg[2]_1 ;
  wire [3:0]is_q;
  wire \is_q[2]_i_1__3_n_0 ;
  wire \is_q[3]_i_1__3_n_0 ;
  wire \is_q_ds[0]_i_2__3_n_0 ;
  wire [1:0]\is_q_reg[1]_0 ;
  wire \is_q_reg[2]_0 ;
  wire \is_q_reg[2]_1 ;
  wire \is_q_reg[2]_2 ;
  wire [0:0]\is_q_reg[3]_0 ;
  wire [3:0]is_r;
  wire \is_r[2]_i_1__3_n_0 ;
  wire \is_r[3]_i_1__3_n_0 ;
  wire \is_r[3]_i_6__3_n_0 ;
  wire [1:0]\is_r_reg[1]_0 ;
  wire [0:0]\is_r_reg[2]_0 ;
  wire \is_r_reg[2]_1 ;
  wire \is_r_reg[3]_0 ;
  wire \lane_offs_val[4]_7 ;
  wire \last_oof[0]_i_2__3_n_0 ;
  wire \last_oof[1]_i_2__3_n_0 ;
  wire \last_oof[2]_i_2__3_n_0 ;
  wire \last_oof[3]_i_2__3_n_0 ;
  wire \last_oof[4]_i_2__3_n_0 ;
  wire \last_oof[5]_i_2__3_n_0 ;
  wire \last_oof[6]_i_2__3_n_0 ;
  wire \last_oof[7]_i_2__3_n_0 ;
  wire \last_oof[7]_i_3__3_n_0 ;
  wire \last_oof[7]_i_4__3_n_0 ;
  wire \last_oof[7]_i_5__3_n_0 ;
  wire \last_oof[7]_i_6__3_n_0 ;
  wire [7:0]\last_oof_reg[7] ;
  wire [7:0]\last_oof_reg[7]_0 ;
  wire [1:0]octets_per_frame;
  wire [1:1]offs;
  wire [1:0]\offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [31:16]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire [0:0]p_123_out;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire [3:0]\pred_ds_reg[3]_0 ;
  wire [0:0]rdy_ds_reg;
  wire rdy_us_i_1__3_n_0;
  wire rdy_us_reg_0;
  wire read;
  wire rst;
  wire rxstatus_read;
  wire scram_enable;
  wire [0:0]shift;
  wire [1:0]shift_mux__1;
  wire \shift_r_reg[0]_0 ;
  wire \shift_r_reg[1]_0 ;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_reg_0;
  wire started_ila_reg_0;
  wire started_ila_reg_1;
  wire started_ila_reg_2;
  wire started_ila_reg_3;
  wire started_ila_reg_4;
  wire started_ila_reg_5;
  wire \stat_reg[2] ;
  wire support_lane_sync;
  wire [3:0]unex_err0;
  wire val_ds0;
  wire val_ds_i_10__3_n_0;
  wire val_ds_i_11__3_n_0;
  wire val_ds_i_9__3_n_0;
  wire val_ds_reg_0;
  wire val_ds_reg_1;

  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_1__3
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_data[0]),
        .I2(scram_enable),
        .I3(p_1_in56_in),
        .I4(p_1_in58_in),
        .I5(RAM_reg_0_63_0_2_i_5__3_n_0),
        .O(desc_data[0]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_0_2_i_2__3
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__3_n_0),
        .I3(alig_data[1]),
        .I4(RAM_reg_192_255_0_2),
        .I5(p_1_in58_in),
        .O(desc_data[1]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_3__3
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_data[2]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_0_2),
        .I4(p_1_in62_in),
        .I5(RAM_reg_0_63_0_2_i_5__3_n_0),
        .O(desc_data[2]));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_0_2_i_5__3
       (.I0(alig_pred[0]),
        .I1(alig_alig[0]),
        .O(RAM_reg_0_63_0_2_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_12_14_i_1__3
       (.I0(RAM_reg_0_63_12_14_i_4__3_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__3_n_0),
        .I3(alig_data[12]),
        .I4(p_1_in50_in),
        .I5(p_1_in48_in),
        .O(desc_data[12]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_12_14_i_2__3
       (.I0(RAM_reg_0_63_12_14_i_5__3_n_0),
        .I1(alig_data[13]),
        .I2(scram_enable),
        .I3(p_1_in50_in),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__3_n_0),
        .O(desc_data[13]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_12_14_i_3__3
       (.I0(RAM_reg_0_63_12_14_i_6__3_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[14]),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__3_n_0),
        .O(desc_data[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_4__3
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .O(RAM_reg_0_63_12_14_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_5__3
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .O(RAM_reg_0_63_12_14_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_6__3
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .O(RAM_reg_0_63_12_14_i_6__3_n_0));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_15_17_i_1__3
       (.I0(RAM_reg_0_63_15_17_i_4__3_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[15]),
        .I4(p_1_in56_in),
        .I5(RAM_reg_0_63_6_8_i_5__3_n_0),
        .O(desc_data[15]));
  LUT5 #(
    .INIT(32'hEAAEAEEA)) 
    RAM_reg_0_63_15_17_i_2__3
       (.I0(RAM_reg_0_63_15_17_i_5__3_n_0),
        .I1(scram_enable),
        .I2(alig_data[16]),
        .I3(alig_data[15]),
        .I4(alig_data[14]),
        .O(desc_data[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_15_17_i_3__3
       (.I0(RAM_reg_0_63_15_17_i_6__3_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__3_n_0),
        .I2(alig_data[9]),
        .I3(RAM_reg_0_63_9_11_i_4__3_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__3_n_0),
        .O(desc_data[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_15_17_i_4__3
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .O(RAM_reg_0_63_15_17_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_15_17_i_5__3
       (.I0(RAM_reg_0_63_15_17_i_9__3_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_15_17_i_7__3_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__3_n_0),
        .I5(RAM_reg_0_63_15_17_i_8__3_n_0),
        .O(RAM_reg_0_63_15_17_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_15_17_i_6__3
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[15]),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_15_17_i_6__3_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_15_17_i_7__3
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_7__3_n_0));
  LUT5 #(
    .INIT(32'h40400040)) 
    RAM_reg_0_63_15_17_i_8__3
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_8__3_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_15_17_i_9__3
       (.I0(alig_alig[2]),
        .I1(alig_pred[2]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_15_17_i_9__3_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_1__3
       (.I0(RAM_reg_0_63_18_20_i_4__3_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__3_n_0),
        .I2(alig_data[10]),
        .I3(RAM_reg_0_63_9_11_i_5__3_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__3_n_0),
        .O(desc_data[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_2__3
       (.I0(RAM_reg_0_63_18_20_i_5__3_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__3_n_0),
        .I2(alig_data[11]),
        .I3(RAM_reg_0_63_9_11_i_6__3_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__3_n_0),
        .O(desc_data[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_3__3
       (.I0(RAM_reg_0_63_18_20_i_6__3_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__3_n_0),
        .I2(alig_data[12]),
        .I3(RAM_reg_0_63_12_14_i_4__3_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__3_n_0),
        .O(desc_data[20]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_4__3
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_5__3
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_6__3
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_6__3_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_1__3
       (.I0(RAM_reg_0_63_21_23_i_4__3_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__3_n_0),
        .I2(alig_data[13]),
        .I3(RAM_reg_0_63_12_14_i_5__3_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__3_n_0),
        .O(desc_data[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_2__3
       (.I0(RAM_reg_0_63_21_23_i_5__3_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__3_n_0),
        .I2(alig_data[14]),
        .I3(RAM_reg_0_63_12_14_i_6__3_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__3_n_0),
        .O(desc_data[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_3__3
       (.I0(RAM_reg_0_63_21_23_i_6__3_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__3_n_0),
        .I2(alig_data[15]),
        .I3(RAM_reg_0_63_15_17_i_4__3_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__3_n_0),
        .O(desc_data[23]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_4__3
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_5__3
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_6__3
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(alig_data[23]),
        .I4(alig_data[6]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    RAM_reg_0_63_24_26_i_10__3
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(RAM_reg_0_63_24_26_i_11__3_n_0),
        .I4(alig_alig[2]),
        .I5(alig_pred[2]),
        .O(RAM_reg_0_63_24_26_i_10__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    RAM_reg_0_63_24_26_i_11__3
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .O(RAM_reg_0_63_24_26_i_11__3_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_1__3
       (.I0(RAM_reg_0_63_24_26_i_4__3_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [6]),
        .I4(\data_ds_reg[31]_0 [5]),
        .I5(RAM_reg_0_63_24_26_i_5__3_n_0),
        .O(desc_data[24]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_2__3
       (.I0(RAM_reg_0_63_24_26_i_6__3_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [7]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__3_n_0),
        .O(desc_data[25]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_3__3
       (.I0(RAM_reg_0_63_24_26_i_7__3_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [8]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__3_n_0),
        .O(desc_data[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_4__3
       (.I0(RAM_reg_0_63_24_26_i_8__3_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_24_26_i_9__3_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__3_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__3_n_0),
        .O(RAM_reg_0_63_24_26_i_4__3_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_24_26_i_5__3
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_24_26_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_6__3
       (.I0(RAM_reg_0_63_24_26_i_8__3_n_0),
        .I1(\data_ds_reg[31]_0 [0]),
        .I2(RAM_reg_0_63_24_26_i_9__3_n_0),
        .I3(alig_data[9]),
        .I4(RAM_reg_0_63_9_11_i_4__3_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__3_n_0),
        .O(RAM_reg_0_63_24_26_i_6__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_7__3
       (.I0(RAM_reg_0_63_24_26_i_8__3_n_0),
        .I1(\data_ds_reg[31]_0 [1]),
        .I2(RAM_reg_0_63_24_26_i_9__3_n_0),
        .I3(alig_data[10]),
        .I4(RAM_reg_0_63_9_11_i_5__3_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__3_n_0),
        .O(RAM_reg_0_63_24_26_i_7__3_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_24_26_i_8__3
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(alig_pred[2]),
        .I4(alig_alig[2]),
        .O(RAM_reg_0_63_24_26_i_8__3_n_0));
  LUT6 #(
    .INIT(64'h0045000000000000)) 
    RAM_reg_0_63_24_26_i_9__3
       (.I0(RAM_reg_0_63_24_26_i_11__3_n_0),
        .I1(alig_alig[2]),
        .I2(alig_pred[2]),
        .I3(scram_enable),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(RAM_reg_0_63_24_26_i_9__3_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_1__3
       (.I0(RAM_reg_0_63_27_29_i_4__3_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [9]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__3_n_0),
        .O(desc_data[27]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_2__3
       (.I0(RAM_reg_0_63_27_29_i_5__3_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [10]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__3_n_0),
        .O(desc_data[28]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_3__3
       (.I0(RAM_reg_0_63_27_29_i_6__3_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [11]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__3_n_0),
        .O(desc_data[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_4__3
       (.I0(RAM_reg_0_63_24_26_i_8__3_n_0),
        .I1(\data_ds_reg[31]_0 [2]),
        .I2(RAM_reg_0_63_24_26_i_9__3_n_0),
        .I3(alig_data[11]),
        .I4(RAM_reg_0_63_9_11_i_6__3_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__3_n_0),
        .O(RAM_reg_0_63_27_29_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_5__3
       (.I0(RAM_reg_0_63_24_26_i_8__3_n_0),
        .I1(\data_ds_reg[31]_0 [3]),
        .I2(RAM_reg_0_63_24_26_i_9__3_n_0),
        .I3(alig_data[12]),
        .I4(RAM_reg_0_63_12_14_i_4__3_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__3_n_0),
        .O(RAM_reg_0_63_27_29_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_6__3
       (.I0(RAM_reg_0_63_24_26_i_8__3_n_0),
        .I1(\data_ds_reg[31]_0 [4]),
        .I2(RAM_reg_0_63_24_26_i_9__3_n_0),
        .I3(alig_data[13]),
        .I4(RAM_reg_0_63_12_14_i_5__3_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__3_n_0),
        .O(RAM_reg_0_63_27_29_i_6__3_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_1__3
       (.I0(RAM_reg_0_63_30_32_i_3__3_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [12]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__3_n_0),
        .O(desc_data[30]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_2__3
       (.I0(RAM_reg_0_63_30_32_i_4__3_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [13]),
        .I4(alig_data[14]),
        .I5(RAM_reg_0_63_24_26_i_5__3_n_0),
        .O(desc_data[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_3__3
       (.I0(RAM_reg_0_63_24_26_i_8__3_n_0),
        .I1(\data_ds_reg[31]_0 [5]),
        .I2(RAM_reg_0_63_24_26_i_9__3_n_0),
        .I3(alig_data[14]),
        .I4(RAM_reg_0_63_12_14_i_6__3_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__3_n_0),
        .O(RAM_reg_0_63_30_32_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_4__3
       (.I0(RAM_reg_0_63_24_26_i_8__3_n_0),
        .I1(alig_data[23]),
        .I2(RAM_reg_0_63_24_26_i_9__3_n_0),
        .I3(alig_data[15]),
        .I4(RAM_reg_0_63_15_17_i_4__3_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__3_n_0),
        .O(RAM_reg_0_63_30_32_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_1__3
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__3_n_0),
        .I3(alig_data[3]),
        .I4(p_1_in64_in),
        .I5(p_1_in62_in),
        .O(desc_data[3]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_3_5_i_2__3
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_data[4]),
        .I2(scram_enable),
        .I3(p_1_in64_in),
        .I4(p_1_in66_in),
        .I5(RAM_reg_0_63_0_2_i_5__3_n_0),
        .O(desc_data[4]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_3__3
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__3_n_0),
        .I3(alig_data[5]),
        .I4(p_1_in68_in),
        .I5(p_1_in66_in),
        .O(desc_data[5]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_6_8_i_1__3
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_data[6]),
        .I2(scram_enable),
        .I3(p_1_in68_in),
        .I4(p_1_in70_in),
        .I5(RAM_reg_0_63_0_2_i_5__3_n_0),
        .O(desc_data[6]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_6_8_i_2__3
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__3_n_0),
        .I3(alig_data[7]),
        .I4(p_34_in),
        .I5(p_1_in70_in),
        .O(desc_data[7]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_6_8_i_3__3
       (.I0(RAM_reg_0_63_6_8_i_4__3_n_0),
        .I1(scram_enable),
        .I2(alig_data[6]),
        .I3(alig_data[8]),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__3_n_0),
        .O(desc_data[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_6_8_i_4__3
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .O(RAM_reg_0_63_6_8_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_6_8_i_5__3
       (.I0(alig_pred[1]),
        .I1(alig_alig[1]),
        .O(RAM_reg_0_63_6_8_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_1__3
       (.I0(RAM_reg_0_63_9_11_i_4__3_n_0),
        .I1(alig_data[9]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_9_11),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__3_n_0),
        .O(desc_data[9]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_9_11_i_2__3
       (.I0(RAM_reg_0_63_9_11_i_5__3_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__3_n_0),
        .I3(alig_data[10]),
        .I4(p_1_in46_in),
        .I5(RAM_reg_192_255_9_11),
        .O(desc_data[10]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_3__3
       (.I0(RAM_reg_0_63_9_11_i_6__3_n_0),
        .I1(alig_data[11]),
        .I2(scram_enable),
        .I3(p_1_in46_in),
        .I4(p_1_in48_in),
        .I5(RAM_reg_0_63_6_8_i_5__3_n_0),
        .O(desc_data[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_4__3
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .O(RAM_reg_0_63_9_11_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_5__3
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .O(RAM_reg_0_63_9_11_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_6__3
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .O(RAM_reg_0_63_9_11_i_6__3_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[2]_i_1__3 
       (.I0(alig_ds019_out),
        .I1(alig_ds017_out),
        .I2(\alig_ds_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds021_out),
        .O(\alig_ds[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[3]_i_1__3 
       (.I0(alig_ds017_out),
        .I1(alig_ds0__0),
        .I2(alig_ds021_out),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds019_out),
        .O(\alig_ds[3]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_2__3 
       (.I0(comma_is_a[1]),
        .I1(\is_k_ds_reg[3] [2]),
        .I2(is_f_ds14_in),
        .O(alig_ds017_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_3__3 
       (.I0(\is_a_reg[3]_0 [1]),
        .I1(\is_k_ds_reg[3] [3]),
        .I2(is_f_ds16_in),
        .O(alig_ds0__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \alig_ds[3]_i_4__3 
       (.I0(comma_is_a__0),
        .I1(\is_k_ds_reg[3] [0]),
        .I2(\alig_ds[3]_i_6__3_n_0 ),
        .I3(\data_ds_reg[31]_1 [5]),
        .I4(\data_ds_reg[31]_1 [7]),
        .I5(\alig_ds[3]_i_7__3_n_0 ),
        .O(alig_ds021_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_5__3 
       (.I0(comma_is_a[0]),
        .I1(\is_k_ds_reg[3] [1]),
        .I2(is_f_ds12_in),
        .O(alig_ds019_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \alig_ds[3]_i_6__3 
       (.I0(\data_ds_reg[31]_1 [0]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [6]),
        .O(\alig_ds[3]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \alig_ds[3]_i_7__3 
       (.I0(\data_ds_reg[31]_1 [3]),
        .I1(\data_ds_reg[31]_1 [2]),
        .O(\alig_ds[3]_i_7__3_n_0 ));
  FDRE \alig_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [0]),
        .Q(alig_alig[0]),
        .R(1'b0));
  FDRE \alig_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [1]),
        .Q(alig_alig[1]),
        .R(1'b0));
  FDRE \alig_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[2]_i_1__3_n_0 ),
        .Q(alig_alig[2]),
        .R(1'b0));
  FDRE \alig_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[3]_i_1__3_n_0 ),
        .Q(alig_alig[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \alig_err_cnt[2]_i_1__3 
       (.I0(val_ds_reg_0),
        .I1(rst),
        .I2(active_lanes),
        .I3(alig_alig_ok),
        .O(SS));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    alig_err_i_1__3
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_err_i_2__3_n_0),
        .O(alig_err_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    alig_err_i_2__3
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_err_i_2__3_n_0));
  FDRE alig_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_err_i_1__3_n_0),
        .Q(alig_alig_err),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    alig_ok_i_1__3
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_ok_i_2__3_n_0),
        .O(alig_ok_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    alig_ok_i_2__3
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_ok_i_2__3_n_0));
  FDRE alig_ok_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_ok_i_1__3_n_0),
        .Q(alig_alig_ok),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [8]),
        .I1(\data_ds_reg[31]_1 [16]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [0]),
        .O(p_0_in__0[16]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [9]),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [1]),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [18]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [2]),
        .O(p_0_in__0[18]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [11]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [3]),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [4]),
        .O(p_0_in__0[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [13]),
        .I1(\data_ds_reg[31]_1 [21]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [5]),
        .O(p_0_in__0[21]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [22]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [6]),
        .O(p_0_in__0[22]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [7]),
        .O(p_0_in__0[23]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [16]),
        .I1(\data_ds_reg[31]_1 [24]),
        .I2(\data_ds_reg[31]_1 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [8]),
        .O(p_0_in__0[24]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [17]),
        .I1(\data_ds_reg[31]_1 [25]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [9]),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [26]),
        .I2(\data_ds_reg[31]_1 [2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [10]),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [19]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [11]),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [20]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [12]),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [21]),
        .I1(\data_ds_reg[31]_1 [29]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [13]),
        .O(p_0_in__0[29]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__7 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [30]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [14]),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [23]),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [15]),
        .O(p_0_in__0[31]));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [0]),
        .Q(alig_data[0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [10]),
        .Q(alig_data[10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [11]),
        .Q(alig_data[11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [12]),
        .Q(alig_data[12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [13]),
        .Q(alig_data[13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [14]),
        .Q(alig_data[14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [15]),
        .Q(alig_data[15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[16]),
        .Q(alig_data[16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[17]),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[18]),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[19]),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [1]),
        .Q(alig_data[1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[20]),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[21]),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[22]),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[23]),
        .Q(alig_data[23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[24]),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[25]),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[26]),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[27]),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[28]),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[29]),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [2]),
        .Q(alig_data[2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[30]),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[31]),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [3]),
        .Q(alig_data[3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [4]),
        .Q(alig_data[4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [5]),
        .Q(alig_data[5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [6]),
        .Q(alig_data[6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [7]),
        .Q(alig_data[7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [8]),
        .Q(alig_data[8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [9]),
        .Q(alig_data[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[2]_i_1__3 
       (.I0(\deb_stat_reg[3]_0 [0]),
        .I1(started_ila_reg_0),
        .O(\deb_stat_reg[3] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[3]_i_2__3 
       (.I0(\deb_stat_reg[3]_0 [1]),
        .I1(alig_deb_data),
        .O(\deb_stat_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \efcnt[7]_i_1__3 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(rdy_us_reg_0),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \emcnt[9]_i_1__3 
       (.I0(buf_rst),
        .I1(rdy_us_reg_0),
        .O(buf_rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \eof_int[3]_i_1__3 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .I4(rdy_us_reg_0),
        .O(E));
  FDRE \eomf_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [0]),
        .Q(eomf_d[0]),
        .R(1'b0));
  FDRE \eomf_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [1]),
        .Q(eomf_d[1]),
        .R(1'b0));
  FDRE \eomf_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [2]),
        .Q(eomf_d[2]),
        .R(1'b0));
  FDRE \eomf_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [3]),
        .Q(eomf_d[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_12__3 
       (.I0(comma_is_r[0]),
        .I1(comma_is_q[1]),
        .O(\data_d1_reg[15] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \err_ds[3]_i_5__3 
       (.I0(p_0_in[0]),
        .I1(started_ila_reg_0),
        .I2(\is_k_reg[2]_1 ),
        .I3(\is_k_reg[2]_0 ),
        .I4(comma_is_r__0),
        .O(shift_mux__1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \err_ds[3]_i_6__3 
       (.I0(p_0_in[1]),
        .I1(started_ila_reg_0),
        .I2(shift),
        .O(shift_mux__1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_8__3 
       (.I0(comma_is_r[1]),
        .I1(comma_is_q[2]),
        .O(\data_d1_reg[23] ));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_9__3 
       (.I0(comma_is_r__0),
        .I1(comma_is_q[0]),
        .O(\data_d1_reg[7] ));
  FDRE \err_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [0]),
        .Q(\err_ds_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \err_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [1]),
        .Q(\err_ds_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \err_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [2]),
        .Q(\err_ds_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \err_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [3]),
        .Q(\err_ds_reg[3]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    err_rep_i_1__3
       (.I0(\errs_c/any_unex_err__2 ),
        .I1(any_notb_err__2),
        .I2(any_disp_err__2),
        .I3(val_ds_reg_0),
        .I4(rst),
        .I5(active_lanes),
        .O(val_ds_reg_1));
  LUT3 #(
    .INIT(8'h40)) 
    \fil_lvl[7]_i_1__3 
       (.I0(read),
        .I1(val_ds_reg_0),
        .I2(first_val),
        .O(rdy_ds_reg));
  FDSE first_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(first),
        .S(buf_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_3__3 
       (.I0(\is_q_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [9]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_q[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_4__3 
       (.I0(\is_q_reg[2]_2 ),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_q[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[3]_i_1__3 
       (.I0(Q),
        .I1(\inv_ds_reg[3] [3]),
        .O(comma_is_e));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[2]_i_1__3 
       (.I0(comma_is_a[0]),
        .I1(comma_is_a[1]),
        .I2(\is_a_reg[3]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a__0),
        .O(\is_a[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[3]_i_1__3 
       (.I0(comma_is_a[1]),
        .I1(\is_a_reg[3]_0 [1]),
        .I2(comma_is_a__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[0]),
        .O(\is_a[3]_i_1__3_n_0 ));
  FDRE \is_a_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [0]),
        .Q(is_a[0]),
        .R(1'b0));
  FDRE \is_a_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [1]),
        .Q(is_a[1]),
        .R(1'b0));
  FDRE \is_a_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[2]_i_1__3_n_0 ),
        .Q(is_a[2]),
        .R(1'b0));
  FDRE \is_a_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[3]_i_1__3_n_0 ),
        .Q(is_a[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[1]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [12]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\is_f_ds[1]_i_2__3_n_0 ),
        .O(is_f_ds12_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[1]_i_2__3 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(\is_f_ds[1]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[2]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\is_f_ds[2]_i_2__3_n_0 ),
        .O(is_f_ds14_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[2]_i_2__3 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [21]),
        .O(\is_f_ds[2]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[3]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [25]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\is_f_ds[3]_i_2__3_n_0 ),
        .O(is_f_ds16_in));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[3]_i_2__3 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [29]),
        .O(\is_f_ds[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[2]_i_1__3 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[0]),
        .O(\is_k[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[3]_i_1__3 
       (.I0(comma_is_k[2]),
        .I1(comma_is_k[3]),
        .I2(comma_is_k[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[1]),
        .O(\is_k[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[0]_i_1__3 
       (.I0(\is_k_ds[0]_i_2__3_n_0 ),
        .I1(\is_k_ds[0]_i_3__3_n_0 ),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\inv_ds_reg[3] [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_k[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[0]_i_2__3 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [3]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(\data_ds_reg[31]_1 [4]),
        .O(\is_k_ds[0]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[0]_i_3__3 
       (.I0(\data_ds_reg[31]_1 [6]),
        .I1(\data_ds_reg[31]_1 [1]),
        .O(\is_k_ds[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[1]_i_1__3 
       (.I0(\data_d1_reg[10] ),
        .I1(\is_k_ds[1]_i_3__3_n_0 ),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\inv_ds_reg[3] [1]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_k[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[1]_i_2__3 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [13]),
        .I3(\data_ds_reg[31]_1 [12]),
        .O(\data_d1_reg[10] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[1]_i_3__3 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [9]),
        .O(\is_k_ds[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[2]_i_1__3 
       (.I0(\data_d1_reg[18] ),
        .I1(\is_k_ds[2]_i_3__3_n_0 ),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\inv_ds_reg[3] [2]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_k[2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[2]_i_2__3 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [21]),
        .I3(\data_ds_reg[31]_1 [20]),
        .O(\data_d1_reg[18] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[2]_i_3__3 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [17]),
        .O(\is_k_ds[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[3]_i_1__3 
       (.I0(\data_d1_reg[26] ),
        .I1(\is_k_ds[3]_i_3__3_n_0 ),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\inv_ds_reg[3] [3]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_k[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[3]_i_2__3 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [29]),
        .I3(\data_ds_reg[31]_1 [28]),
        .O(\data_d1_reg[26] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[3]_i_3__3 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [25]),
        .O(\is_k_ds[3]_i_3__3_n_0 ));
  FDRE \is_k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [0]),
        .Q(is_k[0]),
        .R(1'b0));
  FDRE \is_k_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [1]),
        .Q(is_k[1]),
        .R(1'b0));
  FDRE \is_k_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[2]_i_1__3_n_0 ),
        .Q(is_k[2]),
        .R(1'b0));
  FDRE \is_k_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[3]_i_1__3_n_0 ),
        .Q(is_k[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[2]_i_1__3 
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[2]),
        .I2(\is_q_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[0]),
        .O(\is_q[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[3]_i_1__3 
       (.I0(comma_is_q[2]),
        .I1(\is_q_reg[3]_0 ),
        .I2(comma_is_q[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[1]),
        .O(\is_q[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_q_ds[0]_i_1__3 
       (.I0(\is_q_ds[0]_i_2__3_n_0 ),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_q[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[0]_i_2__3 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [3]),
        .O(\is_q_ds[0]_i_2__3_n_0 ));
  FDRE \is_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [0]),
        .Q(is_q[0]),
        .R(1'b0));
  FDRE \is_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [1]),
        .Q(is_q[1]),
        .R(1'b0));
  FDRE \is_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[2]_i_1__3_n_0 ),
        .Q(is_q[2]),
        .R(1'b0));
  FDRE \is_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[3]_i_1__3_n_0 ),
        .Q(is_q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[2]_i_1__3 
       (.I0(comma_is_r[0]),
        .I1(comma_is_r[1]),
        .I2(\is_r_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r__0),
        .O(\is_r[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[3]_i_1__3 
       (.I0(comma_is_r[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[0]),
        .O(\is_r[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_2__3 
       (.I0(\is_r_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [17]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_r[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_3__3 
       (.I0(\is_r_reg[3]_0 ),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [30]),
        .I3(\data_ds_reg[31]_1 [25]),
        .I4(\data_ds_reg[31]_1 [29]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_r[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_4__3 
       (.I0(\is_r[3]_i_6__3_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [1]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_r__0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_5__3 
       (.I0(\data_d1_reg[12] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [9]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_r[0]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r[3]_i_6__3 
       (.I0(\data_ds_reg[31]_1 [4]),
        .I1(\data_ds_reg[31]_1 [0]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(\data_ds_reg[31]_1 [2]),
        .O(\is_r[3]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[1]_i_3__3 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [8]),
        .I2(\data_ds_reg[31]_1 [11]),
        .I3(\data_ds_reg[31]_1 [10]),
        .O(\data_d1_reg[12] ));
  FDRE \is_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [0]),
        .Q(is_r[0]),
        .R(1'b0));
  FDRE \is_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [1]),
        .Q(is_r[1]),
        .R(1'b0));
  FDRE \is_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[2]_i_1__3_n_0 ),
        .Q(is_r[2]),
        .R(1'b0));
  FDRE \is_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[3]_i_1__3_n_0 ),
        .Q(is_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[0]_i_1__3 
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .I4(\last_oof[7]_i_2__3_n_0 ),
        .I5(\last_oof[0]_i_2__3_n_0 ),
        .O(\last_oof_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[0]_i_2__3 
       (.I0(\data_ds_reg[31]_0 [6]),
        .I1(\last_oof[7]_i_4__3_n_0 ),
        .I2(\last_oof[7]_i_5__3_n_0 ),
        .I3(alig_data[16]),
        .I4(alig_data[8]),
        .I5(\last_oof[7]_i_6__3_n_0 ),
        .O(\last_oof[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[1]_i_1__3 
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .I4(\last_oof[7]_i_2__3_n_0 ),
        .I5(\last_oof[1]_i_2__3_n_0 ),
        .O(\last_oof_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[1]_i_2__3 
       (.I0(\data_ds_reg[31]_0 [7]),
        .I1(\last_oof[7]_i_4__3_n_0 ),
        .I2(\last_oof[7]_i_5__3_n_0 ),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[9]),
        .I5(\last_oof[7]_i_6__3_n_0 ),
        .O(\last_oof[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[2]_i_1__3 
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .I4(\last_oof[7]_i_2__3_n_0 ),
        .I5(\last_oof[2]_i_2__3_n_0 ),
        .O(\last_oof_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[2]_i_2__3 
       (.I0(\data_ds_reg[31]_0 [8]),
        .I1(\last_oof[7]_i_4__3_n_0 ),
        .I2(\last_oof[7]_i_5__3_n_0 ),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[10]),
        .I5(\last_oof[7]_i_6__3_n_0 ),
        .O(\last_oof[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[3]_i_1__3 
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .I4(\last_oof[7]_i_2__3_n_0 ),
        .I5(\last_oof[3]_i_2__3_n_0 ),
        .O(\last_oof_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[3]_i_2__3 
       (.I0(\data_ds_reg[31]_0 [9]),
        .I1(\last_oof[7]_i_4__3_n_0 ),
        .I2(\last_oof[7]_i_5__3_n_0 ),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[11]),
        .I5(\last_oof[7]_i_6__3_n_0 ),
        .O(\last_oof[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[4]_i_1__3 
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .I4(\last_oof[7]_i_2__3_n_0 ),
        .I5(\last_oof[4]_i_2__3_n_0 ),
        .O(\last_oof_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[4]_i_2__3 
       (.I0(\data_ds_reg[31]_0 [10]),
        .I1(\last_oof[7]_i_4__3_n_0 ),
        .I2(\last_oof[7]_i_5__3_n_0 ),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[12]),
        .I5(\last_oof[7]_i_6__3_n_0 ),
        .O(\last_oof[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[5]_i_1__3 
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .I4(\last_oof[7]_i_2__3_n_0 ),
        .I5(\last_oof[5]_i_2__3_n_0 ),
        .O(\last_oof_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[5]_i_2__3 
       (.I0(\data_ds_reg[31]_0 [11]),
        .I1(\last_oof[7]_i_4__3_n_0 ),
        .I2(\last_oof[7]_i_5__3_n_0 ),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[13]),
        .I5(\last_oof[7]_i_6__3_n_0 ),
        .O(\last_oof[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[6]_i_1__3 
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .I4(\last_oof[7]_i_2__3_n_0 ),
        .I5(\last_oof[6]_i_2__3_n_0 ),
        .O(\last_oof_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[6]_i_2__3 
       (.I0(\data_ds_reg[31]_0 [12]),
        .I1(\last_oof[7]_i_4__3_n_0 ),
        .I2(\last_oof[7]_i_5__3_n_0 ),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[14]),
        .I5(\last_oof[7]_i_6__3_n_0 ),
        .O(\last_oof[6]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[7]_i_1__3 
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .I4(\last_oof[7]_i_2__3_n_0 ),
        .I5(\last_oof[7]_i_3__3_n_0 ),
        .O(\last_oof_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \last_oof[7]_i_2__3 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[7]_i_3__3 
       (.I0(\data_ds_reg[31]_0 [13]),
        .I1(\last_oof[7]_i_4__3_n_0 ),
        .I2(\last_oof[7]_i_5__3_n_0 ),
        .I3(alig_data[23]),
        .I4(alig_data[15]),
        .I5(\last_oof[7]_i_6__3_n_0 ),
        .O(\last_oof[7]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \last_oof[7]_i_4__3 
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .O(\last_oof[7]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \last_oof[7]_i_5__3 
       (.I0(alig_pred[3]),
        .I1(alig_alig[3]),
        .I2(alig_pred[2]),
        .I3(alig_alig[2]),
        .O(\last_oof[7]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h4044404400004044)) 
    \last_oof[7]_i_6__3 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_3__3 
       (.I0(\data_d1_reg[10] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [14]),
        .I4(\data_ds_reg[31]_1 [8]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_a[0]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_4__3 
       (.I0(\data_d1_reg[18] ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [22]),
        .I4(\data_ds_reg[31]_1 [16]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_a[1]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_5__3 
       (.I0(\is_k_ds[0]_i_2__3_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(\data_ds_reg[31]_1 [6]),
        .I4(\data_ds_reg[31]_1 [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_a__0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \offs_out[1]_i_1__3 
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .I3(p_0_in[1]),
        .O(offs));
  FDRE \offs_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\offs_out_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \offs_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(offs),
        .Q(\offs_out_reg[1]_0 [1]),
        .R(1'b0));
  FDRE offs_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data0),
        .Q(\lane_offs_val[4]_7 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ovr_i_4__3
       (.I0(val_ds_reg_0),
        .I1(read),
        .O(fil_lvl1));
  FDRE \pred_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [0]),
        .Q(alig_pred[0]),
        .R(1'b0));
  FDRE \pred_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [1]),
        .Q(alig_pred[1]),
        .R(1'b0));
  FDRE \pred_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [2]),
        .Q(alig_pred[2]),
        .R(1'b0));
  FDRE \pred_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [3]),
        .Q(alig_pred[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    rdy_us_i_1__3
       (.I0(alig_deb_data),
        .I1(start_data__5),
        .I2(support_lane_sync),
        .I3(started_ila_reg_0),
        .I4(start_ila__1),
        .I5(first),
        .O(rdy_us_i_1__3_n_0));
  FDRE rdy_us_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_us_i_1__3_n_0),
        .Q(rdy_us_reg_0),
        .R(buf_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \scram_r[8]_i_1__3 
       (.I0(alig_data[16]),
        .I1(scram_enable),
        .O(\data_ds_reg[16]_0 ));
  FDRE \shift_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[0]_0 ),
        .Q(p_0_in[0]),
        .R(buf_rst));
  FDRE \shift_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[1]_0 ),
        .Q(p_0_in[1]),
        .R(buf_rst));
  LUT5 #(
    .INIT(32'h40F04040)) 
    started_data_i_4__3
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r[1]),
        .I4(comma_is_a[0]),
        .O(started_ila_reg_3));
  FDRE started_data_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data_reg_0),
        .Q(alig_deb_data),
        .R(buf_rst));
  FDRE started_ila_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_ila_reg_5),
        .Q(started_ila_reg_0),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[2]_i_1__3 
       (.I0(p_123_out),
        .I1(val_ds_reg_0),
        .I2(\errs_c/any_unex_err__2 ),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[2]_i_2__3 
       (.I0(alig_unex_err[1]),
        .I1(alig_unex_err[0]),
        .I2(alig_unex_err[3]),
        .I3(alig_unex_err[2]),
        .O(\errs_c/any_unex_err__2 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[0]_i_1__3 
       (.I0(is_r[0]),
        .I1(is_a[0]),
        .I2(eomf_d[0]),
        .I3(is_k[0]),
        .I4(is_q[0]),
        .O(unex_err0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[1]_i_1__3 
       (.I0(is_r[1]),
        .I1(is_a[1]),
        .I2(eomf_d[1]),
        .I3(is_k[1]),
        .I4(is_q[1]),
        .O(unex_err0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[2]_i_1__3 
       (.I0(is_r[2]),
        .I1(is_a[2]),
        .I2(eomf_d[2]),
        .I3(is_k[2]),
        .I4(is_q[2]),
        .O(unex_err0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[3]_i_1__3 
       (.I0(is_r[3]),
        .I1(is_a[3]),
        .I2(eomf_d[3]),
        .I3(is_k[3]),
        .I4(is_q[3]),
        .O(unex_err0[3]));
  FDRE \unex_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[0]),
        .Q(alig_unex_err[0]),
        .R(1'b0));
  FDRE \unex_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[1]),
        .Q(alig_unex_err[1]),
        .R(1'b0));
  FDRE \unex_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[2]),
        .Q(alig_unex_err[2]),
        .R(1'b0));
  FDRE \unex_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[3]),
        .Q(alig_unex_err[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    val_ds_i_10__3
       (.I0(\data_ds_reg[31]_1 [7]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .O(val_ds_i_10__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    val_ds_i_11__3
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [14]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(val_ds_i_11__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4D3F0000)) 
    val_ds_i_1__4
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in__1[0]),
        .I4(start_data__5),
        .I5(alig_deb_data),
        .O(val_ds0));
  LUT5 #(
    .INIT(32'h44F40000)) 
    val_ds_i_4__3
       (.I0(comma_is_r[1]),
        .I1(comma_is_a[0]),
        .I2(comma_is_a__0),
        .I3(comma_is_r[0]),
        .I4(started_ila_reg_0),
        .O(started_ila_reg_1));
  LUT5 #(
    .INIT(32'hBF0FBFBF)) 
    val_ds_i_5__3
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r__0),
        .I4(\is_a_reg[3]_0 [0]),
        .O(started_ila_reg_4));
  LUT6 #(
    .INIT(64'h00B0FFFFBBBBFFFF)) 
    val_ds_i_7__3
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(comma_is_a[0]),
        .I3(comma_is_r[1]),
        .I4(started_ila_reg_0),
        .I5(val_ds_i_9__3_n_0),
        .O(started_ila_reg_2));
  LUT6 #(
    .INIT(64'h0202020202020002)) 
    val_ds_i_9__3
       (.I0(\is_k_ds_reg[3] [0]),
        .I1(val_ds_i_10__3_n_0),
        .I2(\is_k_ds[0]_i_2__3_n_0 ),
        .I3(\is_k_ds_reg[3] [1]),
        .I4(val_ds_i_11__3_n_0),
        .I5(\data_d1_reg[12] ),
        .O(val_ds_i_9__3_n_0));
  FDRE val_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(val_ds0),
        .Q(val_ds_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wr_addr[7]_i_1__3 
       (.I0(buf_rst),
        .I1(val_ds_reg_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_32_50
   (val_ds_reg_0,
    alig_alig_err,
    started_ila_reg_0,
    alig_deb_data,
    p_0_in,
    SR,
    comma_is_e,
    E,
    rdy_us_reg_0,
    buf_rst_reg,
    buf_rst_reg_0,
    comma_is_k,
    shift_mux__1,
    comma_is_q,
    comma_is_r,
    comma_is_r__0,
    comma_is_a,
    comma_is_a__0,
    alig_ds021_out,
    alig_ds019_out,
    rdy_ds_reg,
    fil_lvl1,
    val_ds_reg_1,
    SS,
    started_ila_reg_1,
    started_ila_reg_2,
    \data_d1_reg[12] ,
    \data_d1_reg[7] ,
    started_ila_reg_3,
    is_f_ds12_in,
    \data_d1_reg[10] ,
    \data_d1_reg[15] ,
    is_f_ds16_in,
    \data_d1_reg[26] ,
    started_ila_reg_4,
    is_f_ds14_in,
    \data_d1_reg[18] ,
    \data_d1_reg[23] ,
    \deb_stat_reg[3] ,
    \sel_reg[0] ,
    \min_lane_reg[2] ,
    \min_lane_reg[2]_0 ,
    \min_lane_reg[2]_1 ,
    \offs_r_reg[0] ,
    \offs_r_reg[1] ,
    \offs_r_reg[0]_0 ,
    \stat_reg[2] ,
    \err_ds_reg[3]_0 ,
    \data_ds_reg[31]_0 ,
    \last_oof_reg[7] ,
    desc_data,
    \data_ds_reg[16]_0 ,
    clk,
    started_data0,
    buf_rst,
    started_ila_reg_5,
    started_data_reg_0,
    \shift_r_reg[1]_0 ,
    \shift_r_reg[0]_0 ,
    Q,
    \inv_ds_reg[3] ,
    \eof_int_reg[3] ,
    octets_per_frame,
    D,
    p_0_in__1,
    start_data__5,
    \is_k_reg[2]_0 ,
    \is_q_reg[2]_0 ,
    \is_q_reg[3]_0 ,
    \is_r_reg[2]_0 ,
    \is_a_reg[3]_0 ,
    \data_ds_reg[15]_0 ,
    \data_ds_reg[31]_1 ,
    comma_data,
    \alig_ds_reg[2]_0 ,
    \is_k_reg[2]_1 ,
    shift,
    read,
    first_val,
    any_notb_err__2,
    any_disp_err__2,
    rst,
    active_lanes,
    \is_k_ds_reg[3] ,
    \is_q_reg[2]_1 ,
    \is_q_reg[2]_2 ,
    \is_r_reg[2]_1 ,
    \is_r_reg[3]_0 ,
    \deb_stat_reg[3]_0 ,
    sel,
    \offs_r_reg[1]_0 ,
    rx_buffer_delay,
    \offs_r_reg[1]_1 ,
    min_lane,
    \sel[1]_i_2_0 ,
    \sel[1]_i_2_1 ,
    \sel[1]_i_2_2 ,
    \offs_r_reg[0]_1 ,
    \lane_offs_val[2]_3 ,
    \lane_offs_val[1]_1 ,
    \lane_offs_val[0]_0 ,
    \offs_r_reg[0]_2 ,
    p_162_out,
    rxstatus_read,
    support_lane_sync,
    start_ila__1,
    \err_ds_reg[3]_1 ,
    \alig_ds_reg[1]_0 ,
    \pred_ds_reg[3]_0 ,
    \is_k_reg[1]_0 ,
    \is_q_reg[1]_0 ,
    \is_r_reg[1]_0 ,
    \eomf_d_reg[3]_0 ,
    \is_a_reg[1]_0 ,
    \last_oof_reg[7]_0 ,
    scram_enable,
    RAM_reg_192_255_9_11,
    p_1_in46_in,
    p_1_in48_in,
    p_1_in50_in,
    p_1_in52_in,
    p_1_in54_in,
    p_1_in56_in,
    p_1_in68_in,
    p_1_in70_in,
    p_1_in64_in,
    p_1_in66_in,
    RAM_reg_192_255_0_2,
    p_1_in62_in,
    p_1_in58_in,
    p_34_in);
  output val_ds_reg_0;
  output alig_alig_err;
  output started_ila_reg_0;
  output alig_deb_data;
  output [1:0]p_0_in;
  output [0:0]SR;
  output [0:0]comma_is_e;
  output [0:0]E;
  output rdy_us_reg_0;
  output [0:0]buf_rst_reg;
  output [0:0]buf_rst_reg_0;
  output [3:0]comma_is_k;
  output [1:0]shift_mux__1;
  output [2:0]comma_is_q;
  output [2:0]comma_is_r;
  output [0:0]comma_is_r__0;
  output [1:0]comma_is_a;
  output [0:0]comma_is_a__0;
  output [0:0]alig_ds021_out;
  output [0:0]alig_ds019_out;
  output [0:0]rdy_ds_reg;
  output fil_lvl1;
  output val_ds_reg_1;
  output [0:0]SS;
  output started_ila_reg_1;
  output started_ila_reg_2;
  output \data_d1_reg[12] ;
  output \data_d1_reg[7] ;
  output started_ila_reg_3;
  output is_f_ds12_in;
  output \data_d1_reg[10] ;
  output \data_d1_reg[15] ;
  output is_f_ds16_in;
  output \data_d1_reg[26] ;
  output started_ila_reg_4;
  output is_f_ds14_in;
  output \data_d1_reg[18] ;
  output \data_d1_reg[23] ;
  output [1:0]\deb_stat_reg[3] ;
  output [5:0]\sel_reg[0] ;
  output \min_lane_reg[2] ;
  output \min_lane_reg[2]_0 ;
  output \min_lane_reg[2]_1 ;
  output [1:0]\offs_r_reg[0] ;
  output \offs_r_reg[1] ;
  output [0:0]\offs_r_reg[0]_0 ;
  output \stat_reg[2] ;
  output [3:0]\err_ds_reg[3]_0 ;
  output [13:0]\data_ds_reg[31]_0 ;
  output [7:0]\last_oof_reg[7] ;
  output [31:0]desc_data;
  output [0:0]\data_ds_reg[16]_0 ;
  input clk;
  input started_data0;
  input buf_rst;
  input started_ila_reg_5;
  input started_data_reg_0;
  input \shift_r_reg[1]_0 ;
  input \shift_r_reg[0]_0 ;
  input [0:0]Q;
  input [3:0]\inv_ds_reg[3] ;
  input \eof_int_reg[3] ;
  input [1:0]octets_per_frame;
  input [0:0]D;
  input [1:0]p_0_in__1;
  input start_data__5;
  input [0:0]\is_k_reg[2]_0 ;
  input \is_q_reg[2]_0 ;
  input [0:0]\is_q_reg[3]_0 ;
  input [0:0]\is_r_reg[2]_0 ;
  input [1:0]\is_a_reg[3]_0 ;
  input [15:0]\data_ds_reg[15]_0 ;
  input [31:0]\data_ds_reg[31]_1 ;
  input [7:0]comma_data;
  input [0:0]\alig_ds_reg[2]_0 ;
  input \is_k_reg[2]_1 ;
  input [0:0]shift;
  input read;
  input first_val;
  input any_notb_err__2;
  input any_disp_err__2;
  input rst;
  input [0:0]active_lanes;
  input [3:0]\is_k_ds_reg[3] ;
  input \is_q_reg[2]_1 ;
  input \is_q_reg[2]_2 ;
  input \is_r_reg[2]_1 ;
  input \is_r_reg[3]_0 ;
  input [1:0]\deb_stat_reg[3]_0 ;
  input [1:0]sel;
  input [1:0]\offs_r_reg[1]_0 ;
  input [1:0]rx_buffer_delay;
  input \offs_r_reg[1]_1 ;
  input [2:0]min_lane;
  input [1:0]\sel[1]_i_2_0 ;
  input [1:0]\sel[1]_i_2_1 ;
  input [1:0]\sel[1]_i_2_2 ;
  input \offs_r_reg[0]_1 ;
  input \lane_offs_val[2]_3 ;
  input \lane_offs_val[1]_1 ;
  input \lane_offs_val[0]_0 ;
  input \offs_r_reg[0]_2 ;
  input [0:0]p_162_out;
  input rxstatus_read;
  input support_lane_sync;
  input start_ila__1;
  input [3:0]\err_ds_reg[3]_1 ;
  input [1:0]\alig_ds_reg[1]_0 ;
  input [3:0]\pred_ds_reg[3]_0 ;
  input [1:0]\is_k_reg[1]_0 ;
  input [1:0]\is_q_reg[1]_0 ;
  input [1:0]\is_r_reg[1]_0 ;
  input [3:0]\eomf_d_reg[3]_0 ;
  input [1:0]\is_a_reg[1]_0 ;
  input [7:0]\last_oof_reg[7]_0 ;
  input scram_enable;
  input RAM_reg_192_255_9_11;
  input p_1_in46_in;
  input p_1_in48_in;
  input p_1_in50_in;
  input p_1_in52_in;
  input p_1_in54_in;
  input p_1_in56_in;
  input p_1_in68_in;
  input p_1_in70_in;
  input p_1_in64_in;
  input p_1_in66_in;
  input [0:0]RAM_reg_192_255_0_2;
  input p_1_in62_in;
  input p_1_in58_in;
  input p_34_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RAM_reg_0_63_0_2_i_5__2_n_0;
  wire RAM_reg_0_63_12_14_i_4__2_n_0;
  wire RAM_reg_0_63_12_14_i_5__2_n_0;
  wire RAM_reg_0_63_12_14_i_6__2_n_0;
  wire RAM_reg_0_63_15_17_i_4__2_n_0;
  wire RAM_reg_0_63_15_17_i_5__2_n_0;
  wire RAM_reg_0_63_15_17_i_6__2_n_0;
  wire RAM_reg_0_63_15_17_i_7__2_n_0;
  wire RAM_reg_0_63_15_17_i_8__2_n_0;
  wire RAM_reg_0_63_15_17_i_9__2_n_0;
  wire RAM_reg_0_63_18_20_i_4__2_n_0;
  wire RAM_reg_0_63_18_20_i_5__2_n_0;
  wire RAM_reg_0_63_18_20_i_6__2_n_0;
  wire RAM_reg_0_63_21_23_i_4__2_n_0;
  wire RAM_reg_0_63_21_23_i_5__2_n_0;
  wire RAM_reg_0_63_21_23_i_6__2_n_0;
  wire RAM_reg_0_63_24_26_i_10__2_n_0;
  wire RAM_reg_0_63_24_26_i_11__2_n_0;
  wire RAM_reg_0_63_24_26_i_4__2_n_0;
  wire RAM_reg_0_63_24_26_i_5__2_n_0;
  wire RAM_reg_0_63_24_26_i_6__2_n_0;
  wire RAM_reg_0_63_24_26_i_7__2_n_0;
  wire RAM_reg_0_63_24_26_i_8__2_n_0;
  wire RAM_reg_0_63_24_26_i_9__2_n_0;
  wire RAM_reg_0_63_27_29_i_4__2_n_0;
  wire RAM_reg_0_63_27_29_i_5__2_n_0;
  wire RAM_reg_0_63_27_29_i_6__2_n_0;
  wire RAM_reg_0_63_30_32_i_3__2_n_0;
  wire RAM_reg_0_63_30_32_i_4__2_n_0;
  wire RAM_reg_0_63_6_8_i_4__2_n_0;
  wire RAM_reg_0_63_6_8_i_5__2_n_0;
  wire RAM_reg_0_63_9_11_i_4__2_n_0;
  wire RAM_reg_0_63_9_11_i_5__2_n_0;
  wire RAM_reg_0_63_9_11_i_6__2_n_0;
  wire [0:0]RAM_reg_192_255_0_2;
  wire RAM_reg_192_255_9_11;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire [3:0]alig_alig;
  wire alig_alig_err;
  wire alig_alig_ok;
  wire [23:0]alig_data;
  wire alig_deb_data;
  wire [3:3]alig_ds017_out;
  wire [0:0]alig_ds019_out;
  wire [0:0]alig_ds021_out;
  wire [3:3]alig_ds0__0;
  wire \alig_ds[2]_i_1__2_n_0 ;
  wire \alig_ds[3]_i_1__2_n_0 ;
  wire \alig_ds[3]_i_6__2_n_0 ;
  wire \alig_ds[3]_i_7__2_n_0 ;
  wire [1:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\alig_ds_reg[2]_0 ;
  wire alig_err_i_1__2_n_0;
  wire alig_err_i_2__2_n_0;
  wire alig_ok_i_1__2_n_0;
  wire alig_ok_i_2__2_n_0;
  wire [3:0]alig_pred;
  wire [3:0]alig_unex_err;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire \buf_add[1]_i_11_n_0 ;
  wire \buf_add[1]_i_9_n_0 ;
  wire buf_rst;
  wire [0:0]buf_rst_reg;
  wire [0:0]buf_rst_reg_0;
  wire clk;
  wire [7:0]comma_data;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[12] ;
  wire \data_d1_reg[15] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[23] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[7] ;
  wire [15:0]\data_ds_reg[15]_0 ;
  wire [0:0]\data_ds_reg[16]_0 ;
  wire [13:0]\data_ds_reg[31]_0 ;
  wire [31:0]\data_ds_reg[31]_1 ;
  wire [1:0]\deb_stat_reg[3] ;
  wire [1:0]\deb_stat_reg[3]_0 ;
  wire [31:0]desc_data;
  wire \eof_int_reg[3] ;
  wire [3:0]eomf_d;
  wire [3:0]\eomf_d_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_1 ;
  wire \errs_c/any_unex_err__2 ;
  wire fil_lvl1;
  wire first;
  wire first_val;
  wire [3:0]\inv_ds_reg[3] ;
  wire [3:0]is_a;
  wire \is_a[2]_i_1__2_n_0 ;
  wire \is_a[3]_i_1__2_n_0 ;
  wire [1:0]\is_a_reg[1]_0 ;
  wire [1:0]\is_a_reg[3]_0 ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire \is_f_ds[1]_i_2__2_n_0 ;
  wire \is_f_ds[2]_i_2__2_n_0 ;
  wire \is_f_ds[3]_i_2__2_n_0 ;
  wire [3:0]is_k;
  wire \is_k[2]_i_1__2_n_0 ;
  wire \is_k[3]_i_1__2_n_0 ;
  wire \is_k_ds[0]_i_2__2_n_0 ;
  wire \is_k_ds[0]_i_3__2_n_0 ;
  wire \is_k_ds[1]_i_3__2_n_0 ;
  wire \is_k_ds[2]_i_3__2_n_0 ;
  wire \is_k_ds[3]_i_3__2_n_0 ;
  wire [3:0]\is_k_ds_reg[3] ;
  wire [1:0]\is_k_reg[1]_0 ;
  wire [0:0]\is_k_reg[2]_0 ;
  wire \is_k_reg[2]_1 ;
  wire [3:0]is_q;
  wire \is_q[2]_i_1__2_n_0 ;
  wire \is_q[3]_i_1__2_n_0 ;
  wire \is_q_ds[0]_i_2__2_n_0 ;
  wire [1:0]\is_q_reg[1]_0 ;
  wire \is_q_reg[2]_0 ;
  wire \is_q_reg[2]_1 ;
  wire \is_q_reg[2]_2 ;
  wire [0:0]\is_q_reg[3]_0 ;
  wire [3:0]is_r;
  wire \is_r[2]_i_1__2_n_0 ;
  wire \is_r[3]_i_1__2_n_0 ;
  wire \is_r[3]_i_6__2_n_0 ;
  wire [1:0]\is_r_reg[1]_0 ;
  wire [0:0]\is_r_reg[2]_0 ;
  wire \is_r_reg[2]_1 ;
  wire \is_r_reg[3]_0 ;
  wire [1:0]\lane_offs_out[3]_4 ;
  wire \lane_offs_val[0]_0 ;
  wire \lane_offs_val[1]_1 ;
  wire \lane_offs_val[2]_3 ;
  wire \lane_offs_val[3]_5 ;
  wire \last_oof[0]_i_2__2_n_0 ;
  wire \last_oof[1]_i_2__2_n_0 ;
  wire \last_oof[2]_i_2__2_n_0 ;
  wire \last_oof[3]_i_2__2_n_0 ;
  wire \last_oof[4]_i_2__2_n_0 ;
  wire \last_oof[5]_i_2__2_n_0 ;
  wire \last_oof[6]_i_2__2_n_0 ;
  wire \last_oof[7]_i_2__2_n_0 ;
  wire \last_oof[7]_i_3__2_n_0 ;
  wire \last_oof[7]_i_4__2_n_0 ;
  wire \last_oof[7]_i_5__2_n_0 ;
  wire \last_oof[7]_i_6__2_n_0 ;
  wire [7:0]\last_oof_reg[7] ;
  wire [7:0]\last_oof_reg[7]_0 ;
  wire [2:0]min_lane;
  wire \min_lane_reg[2] ;
  wire \min_lane_reg[2]_0 ;
  wire \min_lane_reg[2]_1 ;
  wire [1:0]octets_per_frame;
  wire [1:1]offs;
  wire [1:0]\offs_r_reg[0] ;
  wire [0:0]\offs_r_reg[0]_0 ;
  wire \offs_r_reg[0]_1 ;
  wire \offs_r_reg[0]_2 ;
  wire \offs_r_reg[1] ;
  wire [1:0]\offs_r_reg[1]_0 ;
  wire \offs_r_reg[1]_1 ;
  wire [1:0]p_0_in;
  wire [31:16]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire [0:0]p_162_out;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire p_34_in;
  wire [3:0]\pred_ds_reg[3]_0 ;
  wire [0:0]rdy_ds_reg;
  wire rdy_us_i_1__2_n_0;
  wire rdy_us_reg_0;
  wire read;
  wire rst;
  wire [1:0]rx_buffer_delay;
  wire rxstatus_read;
  wire scram_enable;
  wire [1:0]sel;
  wire [1:0]\sel[1]_i_2_0 ;
  wire [1:0]\sel[1]_i_2_1 ;
  wire [1:0]\sel[1]_i_2_2 ;
  wire \sel[1]_i_3_n_0 ;
  wire [5:0]\sel_reg[0] ;
  wire [0:0]shift;
  wire [1:0]shift_mux__1;
  wire \shift_r_reg[0]_0 ;
  wire \shift_r_reg[1]_0 ;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_reg_0;
  wire started_ila_reg_0;
  wire started_ila_reg_1;
  wire started_ila_reg_2;
  wire started_ila_reg_3;
  wire started_ila_reg_4;
  wire started_ila_reg_5;
  wire \stat_reg[2] ;
  wire support_lane_sync;
  wire [3:0]unex_err0;
  wire val_ds0;
  wire val_ds_i_10__2_n_0;
  wire val_ds_i_11__2_n_0;
  wire val_ds_i_9__2_n_0;
  wire val_ds_reg_0;
  wire val_ds_reg_1;

  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_1__2
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_data[0]),
        .I2(scram_enable),
        .I3(p_1_in56_in),
        .I4(p_1_in58_in),
        .I5(RAM_reg_0_63_0_2_i_5__2_n_0),
        .O(desc_data[0]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_0_2_i_2__2
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__2_n_0),
        .I3(alig_data[1]),
        .I4(RAM_reg_192_255_0_2),
        .I5(p_1_in58_in),
        .O(desc_data[1]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_3__2
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_data[2]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_0_2),
        .I4(p_1_in62_in),
        .I5(RAM_reg_0_63_0_2_i_5__2_n_0),
        .O(desc_data[2]));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_0_2_i_5__2
       (.I0(alig_pred[0]),
        .I1(alig_alig[0]),
        .O(RAM_reg_0_63_0_2_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_12_14_i_1__2
       (.I0(RAM_reg_0_63_12_14_i_4__2_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__2_n_0),
        .I3(alig_data[12]),
        .I4(p_1_in50_in),
        .I5(p_1_in48_in),
        .O(desc_data[12]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_12_14_i_2__2
       (.I0(RAM_reg_0_63_12_14_i_5__2_n_0),
        .I1(alig_data[13]),
        .I2(scram_enable),
        .I3(p_1_in50_in),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__2_n_0),
        .O(desc_data[13]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_12_14_i_3__2
       (.I0(RAM_reg_0_63_12_14_i_6__2_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[14]),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__2_n_0),
        .O(desc_data[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_4__2
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .O(RAM_reg_0_63_12_14_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_5__2
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .O(RAM_reg_0_63_12_14_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_6__2
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .O(RAM_reg_0_63_12_14_i_6__2_n_0));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_15_17_i_1__2
       (.I0(RAM_reg_0_63_15_17_i_4__2_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[15]),
        .I4(p_1_in56_in),
        .I5(RAM_reg_0_63_6_8_i_5__2_n_0),
        .O(desc_data[15]));
  LUT5 #(
    .INIT(32'hEAAEAEEA)) 
    RAM_reg_0_63_15_17_i_2__2
       (.I0(RAM_reg_0_63_15_17_i_5__2_n_0),
        .I1(scram_enable),
        .I2(alig_data[16]),
        .I3(alig_data[15]),
        .I4(alig_data[14]),
        .O(desc_data[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_15_17_i_3__2
       (.I0(RAM_reg_0_63_15_17_i_6__2_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__2_n_0),
        .I2(alig_data[9]),
        .I3(RAM_reg_0_63_9_11_i_4__2_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__2_n_0),
        .O(desc_data[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_15_17_i_4__2
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .O(RAM_reg_0_63_15_17_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_15_17_i_5__2
       (.I0(RAM_reg_0_63_15_17_i_9__2_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_15_17_i_7__2_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__2_n_0),
        .I5(RAM_reg_0_63_15_17_i_8__2_n_0),
        .O(RAM_reg_0_63_15_17_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_15_17_i_6__2
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[15]),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_15_17_i_6__2_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_15_17_i_7__2
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_7__2_n_0));
  LUT5 #(
    .INIT(32'h40400040)) 
    RAM_reg_0_63_15_17_i_8__2
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_8__2_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_15_17_i_9__2
       (.I0(alig_alig[2]),
        .I1(alig_pred[2]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_15_17_i_9__2_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_1__2
       (.I0(RAM_reg_0_63_18_20_i_4__2_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__2_n_0),
        .I2(alig_data[10]),
        .I3(RAM_reg_0_63_9_11_i_5__2_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__2_n_0),
        .O(desc_data[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_2__2
       (.I0(RAM_reg_0_63_18_20_i_5__2_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__2_n_0),
        .I2(alig_data[11]),
        .I3(RAM_reg_0_63_9_11_i_6__2_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__2_n_0),
        .O(desc_data[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_3__2
       (.I0(RAM_reg_0_63_18_20_i_6__2_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__2_n_0),
        .I2(alig_data[12]),
        .I3(RAM_reg_0_63_12_14_i_4__2_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__2_n_0),
        .O(desc_data[20]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_4__2
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_5__2
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_6__2
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_6__2_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_1__2
       (.I0(RAM_reg_0_63_21_23_i_4__2_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__2_n_0),
        .I2(alig_data[13]),
        .I3(RAM_reg_0_63_12_14_i_5__2_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__2_n_0),
        .O(desc_data[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_2__2
       (.I0(RAM_reg_0_63_21_23_i_5__2_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__2_n_0),
        .I2(alig_data[14]),
        .I3(RAM_reg_0_63_12_14_i_6__2_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__2_n_0),
        .O(desc_data[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_3__2
       (.I0(RAM_reg_0_63_21_23_i_6__2_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__2_n_0),
        .I2(alig_data[15]),
        .I3(RAM_reg_0_63_15_17_i_4__2_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__2_n_0),
        .O(desc_data[23]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_4__2
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_5__2
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_6__2
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(alig_data[23]),
        .I4(alig_data[6]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    RAM_reg_0_63_24_26_i_10__2
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(RAM_reg_0_63_24_26_i_11__2_n_0),
        .I4(alig_alig[2]),
        .I5(alig_pred[2]),
        .O(RAM_reg_0_63_24_26_i_10__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    RAM_reg_0_63_24_26_i_11__2
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .O(RAM_reg_0_63_24_26_i_11__2_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_1__2
       (.I0(RAM_reg_0_63_24_26_i_4__2_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [6]),
        .I4(\data_ds_reg[31]_0 [5]),
        .I5(RAM_reg_0_63_24_26_i_5__2_n_0),
        .O(desc_data[24]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_2__2
       (.I0(RAM_reg_0_63_24_26_i_6__2_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [7]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__2_n_0),
        .O(desc_data[25]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_3__2
       (.I0(RAM_reg_0_63_24_26_i_7__2_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [8]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__2_n_0),
        .O(desc_data[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_4__2
       (.I0(RAM_reg_0_63_24_26_i_8__2_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_24_26_i_9__2_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__2_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__2_n_0),
        .O(RAM_reg_0_63_24_26_i_4__2_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_24_26_i_5__2
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_24_26_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_6__2
       (.I0(RAM_reg_0_63_24_26_i_8__2_n_0),
        .I1(\data_ds_reg[31]_0 [0]),
        .I2(RAM_reg_0_63_24_26_i_9__2_n_0),
        .I3(alig_data[9]),
        .I4(RAM_reg_0_63_9_11_i_4__2_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__2_n_0),
        .O(RAM_reg_0_63_24_26_i_6__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_7__2
       (.I0(RAM_reg_0_63_24_26_i_8__2_n_0),
        .I1(\data_ds_reg[31]_0 [1]),
        .I2(RAM_reg_0_63_24_26_i_9__2_n_0),
        .I3(alig_data[10]),
        .I4(RAM_reg_0_63_9_11_i_5__2_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__2_n_0),
        .O(RAM_reg_0_63_24_26_i_7__2_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_24_26_i_8__2
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(alig_pred[2]),
        .I4(alig_alig[2]),
        .O(RAM_reg_0_63_24_26_i_8__2_n_0));
  LUT6 #(
    .INIT(64'h0045000000000000)) 
    RAM_reg_0_63_24_26_i_9__2
       (.I0(RAM_reg_0_63_24_26_i_11__2_n_0),
        .I1(alig_alig[2]),
        .I2(alig_pred[2]),
        .I3(scram_enable),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(RAM_reg_0_63_24_26_i_9__2_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_1__2
       (.I0(RAM_reg_0_63_27_29_i_4__2_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [9]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__2_n_0),
        .O(desc_data[27]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_2__2
       (.I0(RAM_reg_0_63_27_29_i_5__2_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [10]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__2_n_0),
        .O(desc_data[28]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_3__2
       (.I0(RAM_reg_0_63_27_29_i_6__2_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [11]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__2_n_0),
        .O(desc_data[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_4__2
       (.I0(RAM_reg_0_63_24_26_i_8__2_n_0),
        .I1(\data_ds_reg[31]_0 [2]),
        .I2(RAM_reg_0_63_24_26_i_9__2_n_0),
        .I3(alig_data[11]),
        .I4(RAM_reg_0_63_9_11_i_6__2_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__2_n_0),
        .O(RAM_reg_0_63_27_29_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_5__2
       (.I0(RAM_reg_0_63_24_26_i_8__2_n_0),
        .I1(\data_ds_reg[31]_0 [3]),
        .I2(RAM_reg_0_63_24_26_i_9__2_n_0),
        .I3(alig_data[12]),
        .I4(RAM_reg_0_63_12_14_i_4__2_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__2_n_0),
        .O(RAM_reg_0_63_27_29_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_6__2
       (.I0(RAM_reg_0_63_24_26_i_8__2_n_0),
        .I1(\data_ds_reg[31]_0 [4]),
        .I2(RAM_reg_0_63_24_26_i_9__2_n_0),
        .I3(alig_data[13]),
        .I4(RAM_reg_0_63_12_14_i_5__2_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__2_n_0),
        .O(RAM_reg_0_63_27_29_i_6__2_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_1__2
       (.I0(RAM_reg_0_63_30_32_i_3__2_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [12]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__2_n_0),
        .O(desc_data[30]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_2__2
       (.I0(RAM_reg_0_63_30_32_i_4__2_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [13]),
        .I4(alig_data[14]),
        .I5(RAM_reg_0_63_24_26_i_5__2_n_0),
        .O(desc_data[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_3__2
       (.I0(RAM_reg_0_63_24_26_i_8__2_n_0),
        .I1(\data_ds_reg[31]_0 [5]),
        .I2(RAM_reg_0_63_24_26_i_9__2_n_0),
        .I3(alig_data[14]),
        .I4(RAM_reg_0_63_12_14_i_6__2_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__2_n_0),
        .O(RAM_reg_0_63_30_32_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_4__2
       (.I0(RAM_reg_0_63_24_26_i_8__2_n_0),
        .I1(alig_data[23]),
        .I2(RAM_reg_0_63_24_26_i_9__2_n_0),
        .I3(alig_data[15]),
        .I4(RAM_reg_0_63_15_17_i_4__2_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__2_n_0),
        .O(RAM_reg_0_63_30_32_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_1__2
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__2_n_0),
        .I3(alig_data[3]),
        .I4(p_1_in64_in),
        .I5(p_1_in62_in),
        .O(desc_data[3]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_3_5_i_2__2
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_data[4]),
        .I2(scram_enable),
        .I3(p_1_in64_in),
        .I4(p_1_in66_in),
        .I5(RAM_reg_0_63_0_2_i_5__2_n_0),
        .O(desc_data[4]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_3__2
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__2_n_0),
        .I3(alig_data[5]),
        .I4(p_1_in68_in),
        .I5(p_1_in66_in),
        .O(desc_data[5]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_6_8_i_1__2
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_data[6]),
        .I2(scram_enable),
        .I3(p_1_in68_in),
        .I4(p_1_in70_in),
        .I5(RAM_reg_0_63_0_2_i_5__2_n_0),
        .O(desc_data[6]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_6_8_i_2__2
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__2_n_0),
        .I3(alig_data[7]),
        .I4(p_34_in),
        .I5(p_1_in70_in),
        .O(desc_data[7]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_6_8_i_3__2
       (.I0(RAM_reg_0_63_6_8_i_4__2_n_0),
        .I1(scram_enable),
        .I2(alig_data[6]),
        .I3(alig_data[8]),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__2_n_0),
        .O(desc_data[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_6_8_i_4__2
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .O(RAM_reg_0_63_6_8_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_6_8_i_5__2
       (.I0(alig_pred[1]),
        .I1(alig_alig[1]),
        .O(RAM_reg_0_63_6_8_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_1__2
       (.I0(RAM_reg_0_63_9_11_i_4__2_n_0),
        .I1(alig_data[9]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_9_11),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__2_n_0),
        .O(desc_data[9]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_9_11_i_2__2
       (.I0(RAM_reg_0_63_9_11_i_5__2_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__2_n_0),
        .I3(alig_data[10]),
        .I4(p_1_in46_in),
        .I5(RAM_reg_192_255_9_11),
        .O(desc_data[10]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_3__2
       (.I0(RAM_reg_0_63_9_11_i_6__2_n_0),
        .I1(alig_data[11]),
        .I2(scram_enable),
        .I3(p_1_in46_in),
        .I4(p_1_in48_in),
        .I5(RAM_reg_0_63_6_8_i_5__2_n_0),
        .O(desc_data[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_4__2
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .O(RAM_reg_0_63_9_11_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_5__2
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .O(RAM_reg_0_63_9_11_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_6__2
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .O(RAM_reg_0_63_9_11_i_6__2_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[2]_i_1__2 
       (.I0(alig_ds019_out),
        .I1(alig_ds017_out),
        .I2(\alig_ds_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds021_out),
        .O(\alig_ds[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[3]_i_1__2 
       (.I0(alig_ds017_out),
        .I1(alig_ds0__0),
        .I2(alig_ds021_out),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds019_out),
        .O(\alig_ds[3]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_2__2 
       (.I0(comma_is_a[1]),
        .I1(\is_k_ds_reg[3] [2]),
        .I2(is_f_ds14_in),
        .O(alig_ds017_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_3__2 
       (.I0(\is_a_reg[3]_0 [1]),
        .I1(\is_k_ds_reg[3] [3]),
        .I2(is_f_ds16_in),
        .O(alig_ds0__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \alig_ds[3]_i_4__2 
       (.I0(comma_is_a__0),
        .I1(\is_k_ds_reg[3] [0]),
        .I2(\alig_ds[3]_i_6__2_n_0 ),
        .I3(\data_ds_reg[31]_1 [5]),
        .I4(\data_ds_reg[31]_1 [7]),
        .I5(\alig_ds[3]_i_7__2_n_0 ),
        .O(alig_ds021_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_5__2 
       (.I0(comma_is_a[0]),
        .I1(\is_k_ds_reg[3] [1]),
        .I2(is_f_ds12_in),
        .O(alig_ds019_out));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \alig_ds[3]_i_6__2 
       (.I0(\data_ds_reg[31]_1 [0]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [6]),
        .O(\alig_ds[3]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \alig_ds[3]_i_7__2 
       (.I0(\data_ds_reg[31]_1 [3]),
        .I1(\data_ds_reg[31]_1 [2]),
        .O(\alig_ds[3]_i_7__2_n_0 ));
  FDRE \alig_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [0]),
        .Q(alig_alig[0]),
        .R(1'b0));
  FDRE \alig_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [1]),
        .Q(alig_alig[1]),
        .R(1'b0));
  FDRE \alig_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[2]_i_1__2_n_0 ),
        .Q(alig_alig[2]),
        .R(1'b0));
  FDRE \alig_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[3]_i_1__2_n_0 ),
        .Q(alig_alig[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \alig_err_cnt[2]_i_1__2 
       (.I0(val_ds_reg_0),
        .I1(rst),
        .I2(active_lanes),
        .I3(alig_alig_ok),
        .O(SS));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    alig_err_i_1__2
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_err_i_2__2_n_0),
        .O(alig_err_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    alig_err_i_2__2
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_err_i_2__2_n_0));
  FDRE alig_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_err_i_1__2_n_0),
        .Q(alig_alig_err),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    alig_ok_i_1__2
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_ok_i_2__2_n_0),
        .O(alig_ok_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    alig_ok_i_2__2
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_ok_i_2__2_n_0));
  FDRE alig_ok_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_ok_i_1__2_n_0),
        .Q(alig_alig_ok),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \buf_add[0]_i_1 
       (.I0(rx_buffer_delay[0]),
        .I1(\min_lane_reg[2]_0 ),
        .I2(\min_lane_reg[2] ),
        .I3(\offs_r_reg[1]_0 [0]),
        .O(\offs_r_reg[0] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \buf_add[1]_i_11 
       (.I0(\lane_offs_out[3]_4 [0]),
        .I1(\sel[1]_i_2_0 [0]),
        .I2(min_lane[1]),
        .I3(\sel[1]_i_2_1 [0]),
        .I4(min_lane[0]),
        .I5(\sel[1]_i_2_2 [0]),
        .O(\buf_add[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4700B8FFB8FF4700)) 
    \buf_add[1]_i_3 
       (.I0(\offs_r_reg[1]_0 [0]),
        .I1(\min_lane_reg[2] ),
        .I2(\min_lane_reg[2]_0 ),
        .I3(rx_buffer_delay[0]),
        .I4(\offs_r_reg[1] ),
        .I5(rx_buffer_delay[1]),
        .O(\offs_r_reg[0] [1]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \buf_add[1]_i_9 
       (.I0(\lane_offs_val[3]_5 ),
        .I1(\lane_offs_val[2]_3 ),
        .I2(min_lane[1]),
        .I3(\lane_offs_val[1]_1 ),
        .I4(min_lane[0]),
        .I5(\lane_offs_val[0]_0 ),
        .O(\buf_add[1]_i_9_n_0 ));
  MUXF7 \buf_add_reg[1]_i_5 
       (.I0(\buf_add[1]_i_9_n_0 ),
        .I1(\offs_r_reg[0]_1 ),
        .O(\min_lane_reg[2] ),
        .S(min_lane[2]));
  MUXF7 \buf_add_reg[1]_i_6 
       (.I0(\buf_add[1]_i_11_n_0 ),
        .I1(\offs_r_reg[0]_2 ),
        .O(\min_lane_reg[2]_0 ),
        .S(min_lane[2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [8]),
        .I1(\data_ds_reg[31]_1 [16]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [0]),
        .O(p_0_in__0[16]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [9]),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [1]),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [18]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [2]),
        .O(p_0_in__0[18]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [11]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [3]),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [4]),
        .O(p_0_in__0[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [13]),
        .I1(\data_ds_reg[31]_1 [21]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [5]),
        .O(p_0_in__0[21]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [22]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [6]),
        .O(p_0_in__0[22]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [7]),
        .O(p_0_in__0[23]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [16]),
        .I1(\data_ds_reg[31]_1 [24]),
        .I2(\data_ds_reg[31]_1 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [8]),
        .O(p_0_in__0[24]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [17]),
        .I1(\data_ds_reg[31]_1 [25]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [9]),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [26]),
        .I2(\data_ds_reg[31]_1 [2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [10]),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [19]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [11]),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [20]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [12]),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [21]),
        .I1(\data_ds_reg[31]_1 [29]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [13]),
        .O(p_0_in__0[29]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__5 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [30]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [14]),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_1__2 
       (.I0(\data_ds_reg[31]_1 [23]),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [15]),
        .O(p_0_in__0[31]));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [0]),
        .Q(alig_data[0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [10]),
        .Q(alig_data[10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [11]),
        .Q(alig_data[11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [12]),
        .Q(alig_data[12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [13]),
        .Q(alig_data[13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [14]),
        .Q(alig_data[14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [15]),
        .Q(alig_data[15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[16]),
        .Q(alig_data[16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[17]),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[18]),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[19]),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [1]),
        .Q(alig_data[1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[20]),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[21]),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[22]),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[23]),
        .Q(alig_data[23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[24]),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[25]),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[26]),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[27]),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[28]),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[29]),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [2]),
        .Q(alig_data[2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[30]),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[31]),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [3]),
        .Q(alig_data[3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [4]),
        .Q(alig_data[4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [5]),
        .Q(alig_data[5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [6]),
        .Q(alig_data[6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [7]),
        .Q(alig_data[7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [8]),
        .Q(alig_data[8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [9]),
        .Q(alig_data[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[2]_i_1__2 
       (.I0(\deb_stat_reg[3]_0 [0]),
        .I1(started_ila_reg_0),
        .O(\deb_stat_reg[3] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[3]_i_2__2 
       (.I0(\deb_stat_reg[3]_0 [1]),
        .I1(alig_deb_data),
        .O(\deb_stat_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \efcnt[7]_i_1__2 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(rdy_us_reg_0),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \emcnt[9]_i_1__2 
       (.I0(buf_rst),
        .I1(rdy_us_reg_0),
        .O(buf_rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \eof_int[3]_i_1__2 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .I4(rdy_us_reg_0),
        .O(E));
  FDRE \eomf_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [0]),
        .Q(eomf_d[0]),
        .R(1'b0));
  FDRE \eomf_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [1]),
        .Q(eomf_d[1]),
        .R(1'b0));
  FDRE \eomf_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [2]),
        .Q(eomf_d[2]),
        .R(1'b0));
  FDRE \eomf_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [3]),
        .Q(eomf_d[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_12__2 
       (.I0(comma_is_r[0]),
        .I1(comma_is_q[1]),
        .O(\data_d1_reg[15] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \err_ds[3]_i_5__2 
       (.I0(p_0_in[0]),
        .I1(started_ila_reg_0),
        .I2(\is_k_reg[2]_1 ),
        .I3(\is_k_reg[2]_0 ),
        .I4(comma_is_r__0),
        .O(shift_mux__1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \err_ds[3]_i_6__2 
       (.I0(p_0_in[1]),
        .I1(started_ila_reg_0),
        .I2(shift),
        .O(shift_mux__1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_8__2 
       (.I0(comma_is_r[1]),
        .I1(comma_is_q[2]),
        .O(\data_d1_reg[23] ));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_9__2 
       (.I0(comma_is_r__0),
        .I1(comma_is_q[0]),
        .O(\data_d1_reg[7] ));
  FDRE \err_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [0]),
        .Q(\err_ds_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \err_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [1]),
        .Q(\err_ds_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \err_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [2]),
        .Q(\err_ds_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \err_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [3]),
        .Q(\err_ds_reg[3]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    err_rep_i_1__2
       (.I0(\errs_c/any_unex_err__2 ),
        .I1(any_notb_err__2),
        .I2(any_disp_err__2),
        .I3(val_ds_reg_0),
        .I4(rst),
        .I5(active_lanes),
        .O(val_ds_reg_1));
  LUT3 #(
    .INIT(8'h40)) 
    \fil_lvl[7]_i_1__2 
       (.I0(read),
        .I1(val_ds_reg_0),
        .I2(first_val),
        .O(rdy_ds_reg));
  FDSE first_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(first),
        .S(buf_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_3__2 
       (.I0(\is_q_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [9]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_q[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_4__2 
       (.I0(\is_q_reg[2]_2 ),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_q[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[3]_i_1__2 
       (.I0(Q),
        .I1(\inv_ds_reg[3] [3]),
        .O(comma_is_e));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[2]_i_1__2 
       (.I0(comma_is_a[0]),
        .I1(comma_is_a[1]),
        .I2(\is_a_reg[3]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a__0),
        .O(\is_a[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[3]_i_1__2 
       (.I0(comma_is_a[1]),
        .I1(\is_a_reg[3]_0 [1]),
        .I2(comma_is_a__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[0]),
        .O(\is_a[3]_i_1__2_n_0 ));
  FDRE \is_a_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [0]),
        .Q(is_a[0]),
        .R(1'b0));
  FDRE \is_a_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [1]),
        .Q(is_a[1]),
        .R(1'b0));
  FDRE \is_a_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[2]_i_1__2_n_0 ),
        .Q(is_a[2]),
        .R(1'b0));
  FDRE \is_a_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[3]_i_1__2_n_0 ),
        .Q(is_a[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[1]_i_1__2 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [12]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\is_f_ds[1]_i_2__2_n_0 ),
        .O(is_f_ds12_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[1]_i_2__2 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(\is_f_ds[1]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[2]_i_1__2 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\is_f_ds[2]_i_2__2_n_0 ),
        .O(is_f_ds14_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[2]_i_2__2 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [21]),
        .O(\is_f_ds[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[3]_i_1__2 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [25]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\is_f_ds[3]_i_2__2_n_0 ),
        .O(is_f_ds16_in));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[3]_i_2__2 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [29]),
        .O(\is_f_ds[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[2]_i_1__2 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[0]),
        .O(\is_k[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[3]_i_1__2 
       (.I0(comma_is_k[2]),
        .I1(comma_is_k[3]),
        .I2(comma_is_k[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[1]),
        .O(\is_k[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[0]_i_1__2 
       (.I0(\is_k_ds[0]_i_2__2_n_0 ),
        .I1(\is_k_ds[0]_i_3__2_n_0 ),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\inv_ds_reg[3] [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_k[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[0]_i_2__2 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [3]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(\data_ds_reg[31]_1 [4]),
        .O(\is_k_ds[0]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[0]_i_3__2 
       (.I0(\data_ds_reg[31]_1 [6]),
        .I1(\data_ds_reg[31]_1 [1]),
        .O(\is_k_ds[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[1]_i_1__2 
       (.I0(\data_d1_reg[10] ),
        .I1(\is_k_ds[1]_i_3__2_n_0 ),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\inv_ds_reg[3] [1]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_k[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[1]_i_2__2 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [13]),
        .I3(\data_ds_reg[31]_1 [12]),
        .O(\data_d1_reg[10] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[1]_i_3__2 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [9]),
        .O(\is_k_ds[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[2]_i_1__2 
       (.I0(\data_d1_reg[18] ),
        .I1(\is_k_ds[2]_i_3__2_n_0 ),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\inv_ds_reg[3] [2]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_k[2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[2]_i_2__2 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [21]),
        .I3(\data_ds_reg[31]_1 [20]),
        .O(\data_d1_reg[18] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[2]_i_3__2 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [17]),
        .O(\is_k_ds[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[3]_i_1__2 
       (.I0(\data_d1_reg[26] ),
        .I1(\is_k_ds[3]_i_3__2_n_0 ),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\inv_ds_reg[3] [3]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_k[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[3]_i_2__2 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [29]),
        .I3(\data_ds_reg[31]_1 [28]),
        .O(\data_d1_reg[26] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[3]_i_3__2 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [25]),
        .O(\is_k_ds[3]_i_3__2_n_0 ));
  FDRE \is_k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [0]),
        .Q(is_k[0]),
        .R(1'b0));
  FDRE \is_k_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [1]),
        .Q(is_k[1]),
        .R(1'b0));
  FDRE \is_k_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[2]_i_1__2_n_0 ),
        .Q(is_k[2]),
        .R(1'b0));
  FDRE \is_k_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[3]_i_1__2_n_0 ),
        .Q(is_k[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[2]_i_1__2 
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[2]),
        .I2(\is_q_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[0]),
        .O(\is_q[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[3]_i_1__2 
       (.I0(comma_is_q[2]),
        .I1(\is_q_reg[3]_0 ),
        .I2(comma_is_q[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[1]),
        .O(\is_q[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_q_ds[0]_i_1__2 
       (.I0(\is_q_ds[0]_i_2__2_n_0 ),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_q[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[0]_i_2__2 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [3]),
        .O(\is_q_ds[0]_i_2__2_n_0 ));
  FDRE \is_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [0]),
        .Q(is_q[0]),
        .R(1'b0));
  FDRE \is_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [1]),
        .Q(is_q[1]),
        .R(1'b0));
  FDRE \is_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[2]_i_1__2_n_0 ),
        .Q(is_q[2]),
        .R(1'b0));
  FDRE \is_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[3]_i_1__2_n_0 ),
        .Q(is_q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[2]_i_1__2 
       (.I0(comma_is_r[0]),
        .I1(comma_is_r[1]),
        .I2(\is_r_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r__0),
        .O(\is_r[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[3]_i_1__2 
       (.I0(comma_is_r[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[0]),
        .O(\is_r[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_2__2 
       (.I0(\is_r_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [17]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_r[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_3__2 
       (.I0(\is_r_reg[3]_0 ),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [30]),
        .I3(\data_ds_reg[31]_1 [25]),
        .I4(\data_ds_reg[31]_1 [29]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_r[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_4__2 
       (.I0(\is_r[3]_i_6__2_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [1]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_r__0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_5__2 
       (.I0(\data_d1_reg[12] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [9]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_r[0]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r[3]_i_6__2 
       (.I0(\data_ds_reg[31]_1 [4]),
        .I1(\data_ds_reg[31]_1 [0]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(\data_ds_reg[31]_1 [2]),
        .O(\is_r[3]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[1]_i_3__2 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [8]),
        .I2(\data_ds_reg[31]_1 [11]),
        .I3(\data_ds_reg[31]_1 [10]),
        .O(\data_d1_reg[12] ));
  FDRE \is_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [0]),
        .Q(is_r[0]),
        .R(1'b0));
  FDRE \is_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [1]),
        .Q(is_r[1]),
        .R(1'b0));
  FDRE \is_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[2]_i_1__2_n_0 ),
        .Q(is_r[2]),
        .R(1'b0));
  FDRE \is_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[3]_i_1__2_n_0 ),
        .Q(is_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[0]_i_1__2 
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .I4(\last_oof[7]_i_2__2_n_0 ),
        .I5(\last_oof[0]_i_2__2_n_0 ),
        .O(\last_oof_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[0]_i_2__2 
       (.I0(\data_ds_reg[31]_0 [6]),
        .I1(\last_oof[7]_i_4__2_n_0 ),
        .I2(\last_oof[7]_i_5__2_n_0 ),
        .I3(alig_data[16]),
        .I4(alig_data[8]),
        .I5(\last_oof[7]_i_6__2_n_0 ),
        .O(\last_oof[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[1]_i_1__2 
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .I4(\last_oof[7]_i_2__2_n_0 ),
        .I5(\last_oof[1]_i_2__2_n_0 ),
        .O(\last_oof_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[1]_i_2__2 
       (.I0(\data_ds_reg[31]_0 [7]),
        .I1(\last_oof[7]_i_4__2_n_0 ),
        .I2(\last_oof[7]_i_5__2_n_0 ),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[9]),
        .I5(\last_oof[7]_i_6__2_n_0 ),
        .O(\last_oof[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[2]_i_1__2 
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .I4(\last_oof[7]_i_2__2_n_0 ),
        .I5(\last_oof[2]_i_2__2_n_0 ),
        .O(\last_oof_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[2]_i_2__2 
       (.I0(\data_ds_reg[31]_0 [8]),
        .I1(\last_oof[7]_i_4__2_n_0 ),
        .I2(\last_oof[7]_i_5__2_n_0 ),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[10]),
        .I5(\last_oof[7]_i_6__2_n_0 ),
        .O(\last_oof[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[3]_i_1__2 
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .I4(\last_oof[7]_i_2__2_n_0 ),
        .I5(\last_oof[3]_i_2__2_n_0 ),
        .O(\last_oof_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[3]_i_2__2 
       (.I0(\data_ds_reg[31]_0 [9]),
        .I1(\last_oof[7]_i_4__2_n_0 ),
        .I2(\last_oof[7]_i_5__2_n_0 ),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[11]),
        .I5(\last_oof[7]_i_6__2_n_0 ),
        .O(\last_oof[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[4]_i_1__2 
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .I4(\last_oof[7]_i_2__2_n_0 ),
        .I5(\last_oof[4]_i_2__2_n_0 ),
        .O(\last_oof_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[4]_i_2__2 
       (.I0(\data_ds_reg[31]_0 [10]),
        .I1(\last_oof[7]_i_4__2_n_0 ),
        .I2(\last_oof[7]_i_5__2_n_0 ),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[12]),
        .I5(\last_oof[7]_i_6__2_n_0 ),
        .O(\last_oof[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[5]_i_1__2 
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .I4(\last_oof[7]_i_2__2_n_0 ),
        .I5(\last_oof[5]_i_2__2_n_0 ),
        .O(\last_oof_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[5]_i_2__2 
       (.I0(\data_ds_reg[31]_0 [11]),
        .I1(\last_oof[7]_i_4__2_n_0 ),
        .I2(\last_oof[7]_i_5__2_n_0 ),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[13]),
        .I5(\last_oof[7]_i_6__2_n_0 ),
        .O(\last_oof[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[6]_i_1__2 
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .I4(\last_oof[7]_i_2__2_n_0 ),
        .I5(\last_oof[6]_i_2__2_n_0 ),
        .O(\last_oof_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[6]_i_2__2 
       (.I0(\data_ds_reg[31]_0 [12]),
        .I1(\last_oof[7]_i_4__2_n_0 ),
        .I2(\last_oof[7]_i_5__2_n_0 ),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[14]),
        .I5(\last_oof[7]_i_6__2_n_0 ),
        .O(\last_oof[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[7]_i_1__2 
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .I4(\last_oof[7]_i_2__2_n_0 ),
        .I5(\last_oof[7]_i_3__2_n_0 ),
        .O(\last_oof_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \last_oof[7]_i_2__2 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[7]_i_3__2 
       (.I0(\data_ds_reg[31]_0 [13]),
        .I1(\last_oof[7]_i_4__2_n_0 ),
        .I2(\last_oof[7]_i_5__2_n_0 ),
        .I3(alig_data[23]),
        .I4(alig_data[15]),
        .I5(\last_oof[7]_i_6__2_n_0 ),
        .O(\last_oof[7]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \last_oof[7]_i_4__2 
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .O(\last_oof[7]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \last_oof[7]_i_5__2 
       (.I0(alig_pred[3]),
        .I1(alig_alig[3]),
        .I2(alig_pred[2]),
        .I3(alig_alig[2]),
        .O(\last_oof[7]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h4044404400004044)) 
    \last_oof[7]_i_6__2 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_3__2 
       (.I0(\data_d1_reg[10] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [14]),
        .I4(\data_ds_reg[31]_1 [8]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_a[0]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_4__2 
       (.I0(\data_d1_reg[18] ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [22]),
        .I4(\data_ds_reg[31]_1 [16]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_a[1]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_5__2 
       (.I0(\is_k_ds[0]_i_2__2_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(\data_ds_reg[31]_1 [6]),
        .I4(\data_ds_reg[31]_1 [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_a__0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \offs_out[1]_i_1__2 
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .I3(p_0_in[1]),
        .O(offs));
  FDRE \offs_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\lane_offs_out[3]_4 [0]),
        .R(1'b0));
  FDRE \offs_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(offs),
        .Q(\lane_offs_out[3]_4 [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \offs_r[0]_i_1 
       (.I0(\offs_r_reg[1]_0 [0]),
        .I1(\min_lane_reg[2] ),
        .I2(\min_lane_reg[2]_0 ),
        .O(\offs_r_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \offs_r[1]_i_1 
       (.I0(\offs_r_reg[1]_0 [1]),
        .I1(\min_lane_reg[2] ),
        .I2(\min_lane_reg[2]_1 ),
        .O(\offs_r_reg[1] ));
  FDRE offs_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data0),
        .Q(\lane_offs_val[3]_5 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ovr_i_4__2
       (.I0(val_ds_reg_0),
        .I1(read),
        .O(fil_lvl1));
  FDRE \pred_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [0]),
        .Q(alig_pred[0]),
        .R(1'b0));
  FDRE \pred_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [1]),
        .Q(alig_pred[1]),
        .R(1'b0));
  FDRE \pred_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [2]),
        .Q(alig_pred[2]),
        .R(1'b0));
  FDRE \pred_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [3]),
        .Q(alig_pred[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    rdy_us_i_1__2
       (.I0(alig_deb_data),
        .I1(start_data__5),
        .I2(support_lane_sync),
        .I3(started_ila_reg_0),
        .I4(start_ila__1),
        .I5(first),
        .O(rdy_us_i_1__2_n_0));
  FDRE rdy_us_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_us_i_1__2_n_0),
        .Q(rdy_us_reg_0),
        .R(buf_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \scram_r[8]_i_1__2 
       (.I0(alig_data[16]),
        .I1(scram_enable),
        .O(\data_ds_reg[16]_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sel[1]_i_2 
       (.I0(\sel[1]_i_3_n_0 ),
        .I1(\offs_r_reg[1]_1 ),
        .I2(min_lane[2]),
        .O(\min_lane_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sel[1]_i_3 
       (.I0(\lane_offs_out[3]_4 [1]),
        .I1(\sel[1]_i_2_0 [1]),
        .I2(min_lane[1]),
        .I3(\sel[1]_i_2_1 [1]),
        .I4(min_lane[0]),
        .I5(\sel[1]_i_2_2 [1]),
        .O(\sel[1]_i_3_n_0 ));
  FDRE \shift_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[0]_0 ),
        .Q(p_0_in[0]),
        .R(buf_rst));
  FDRE \shift_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[1]_0 ),
        .Q(p_0_in[1]),
        .R(buf_rst));
  LUT4 #(
    .INIT(16'hF101)) 
    \sof_pipe[0]_i_1 
       (.I0(\min_lane_reg[2]_0 ),
        .I1(\min_lane_reg[2]_1 ),
        .I2(\min_lane_reg[2] ),
        .I3(read),
        .O(\sel_reg[0] [0]));
  LUT3 #(
    .INIT(8'hD1)) 
    \sof_pipe[1]_i_1 
       (.I0(\min_lane_reg[2]_1 ),
        .I1(\min_lane_reg[2] ),
        .I2(read),
        .O(\sel_reg[0] [1]));
  LUT4 #(
    .INIT(16'h8BBB)) 
    \sof_pipe[2]_i_1 
       (.I0(read),
        .I1(\min_lane_reg[2] ),
        .I2(\min_lane_reg[2]_1 ),
        .I3(\min_lane_reg[2]_0 ),
        .O(\sel_reg[0] [2]));
  LUT6 #(
    .INIT(64'hE0FFE0FFE0FFE000)) 
    \sof_pipe[4]_i_1 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(read),
        .I3(\min_lane_reg[2] ),
        .I4(\min_lane_reg[2]_0 ),
        .I5(\min_lane_reg[2]_1 ),
        .O(\sel_reg[0] [3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \sof_pipe[5]_i_1 
       (.I0(read),
        .I1(sel[1]),
        .I2(\min_lane_reg[2]_1 ),
        .I3(\min_lane_reg[2] ),
        .O(\sel_reg[0] [4]));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \sof_pipe[6]_i_1 
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(read),
        .I3(\min_lane_reg[2] ),
        .I4(\min_lane_reg[2]_1 ),
        .I5(\min_lane_reg[2]_0 ),
        .O(\sel_reg[0] [5]));
  LUT5 #(
    .INIT(32'h40F04040)) 
    started_data_i_4__2
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r[1]),
        .I4(comma_is_a[0]),
        .O(started_ila_reg_3));
  FDRE started_data_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data_reg_0),
        .Q(alig_deb_data),
        .R(buf_rst));
  FDRE started_ila_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_ila_reg_5),
        .Q(started_ila_reg_0),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[2]_i_1__2 
       (.I0(p_162_out),
        .I1(val_ds_reg_0),
        .I2(\errs_c/any_unex_err__2 ),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[2]_i_2__2 
       (.I0(alig_unex_err[1]),
        .I1(alig_unex_err[0]),
        .I2(alig_unex_err[3]),
        .I3(alig_unex_err[2]),
        .O(\errs_c/any_unex_err__2 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[0]_i_1__2 
       (.I0(is_r[0]),
        .I1(is_a[0]),
        .I2(eomf_d[0]),
        .I3(is_k[0]),
        .I4(is_q[0]),
        .O(unex_err0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[1]_i_1__2 
       (.I0(is_r[1]),
        .I1(is_a[1]),
        .I2(eomf_d[1]),
        .I3(is_k[1]),
        .I4(is_q[1]),
        .O(unex_err0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[2]_i_1__2 
       (.I0(is_r[2]),
        .I1(is_a[2]),
        .I2(eomf_d[2]),
        .I3(is_k[2]),
        .I4(is_q[2]),
        .O(unex_err0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[3]_i_1__2 
       (.I0(is_r[3]),
        .I1(is_a[3]),
        .I2(eomf_d[3]),
        .I3(is_k[3]),
        .I4(is_q[3]),
        .O(unex_err0[3]));
  FDRE \unex_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[0]),
        .Q(alig_unex_err[0]),
        .R(1'b0));
  FDRE \unex_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[1]),
        .Q(alig_unex_err[1]),
        .R(1'b0));
  FDRE \unex_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[2]),
        .Q(alig_unex_err[2]),
        .R(1'b0));
  FDRE \unex_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[3]),
        .Q(alig_unex_err[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    val_ds_i_10__2
       (.I0(\data_ds_reg[31]_1 [7]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .O(val_ds_i_10__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    val_ds_i_11__2
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [14]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(val_ds_i_11__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4D3F0000)) 
    val_ds_i_1__3
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in__1[0]),
        .I4(start_data__5),
        .I5(alig_deb_data),
        .O(val_ds0));
  LUT5 #(
    .INIT(32'h44F40000)) 
    val_ds_i_4__2
       (.I0(comma_is_r[1]),
        .I1(comma_is_a[0]),
        .I2(comma_is_a__0),
        .I3(comma_is_r[0]),
        .I4(started_ila_reg_0),
        .O(started_ila_reg_1));
  LUT5 #(
    .INIT(32'hBF0FBFBF)) 
    val_ds_i_5__2
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r__0),
        .I4(\is_a_reg[3]_0 [0]),
        .O(started_ila_reg_4));
  LUT6 #(
    .INIT(64'h00B0FFFFBBBBFFFF)) 
    val_ds_i_7__2
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(comma_is_a[0]),
        .I3(comma_is_r[1]),
        .I4(started_ila_reg_0),
        .I5(val_ds_i_9__2_n_0),
        .O(started_ila_reg_2));
  LUT6 #(
    .INIT(64'h0202020202020002)) 
    val_ds_i_9__2
       (.I0(\is_k_ds_reg[3] [0]),
        .I1(val_ds_i_10__2_n_0),
        .I2(\is_k_ds[0]_i_2__2_n_0 ),
        .I3(\is_k_ds_reg[3] [1]),
        .I4(val_ds_i_11__2_n_0),
        .I5(\data_d1_reg[12] ),
        .O(val_ds_i_9__2_n_0));
  FDRE val_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(val_ds0),
        .Q(val_ds_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wr_addr[7]_i_1__2 
       (.I0(buf_rst),
        .I1(val_ds_reg_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_32_62
   (val_ds_reg_0,
    \lane_offs_val[2]_3 ,
    alig_alig_err,
    started_ila_reg_0,
    alig_deb_data,
    p_0_in,
    SR,
    comma_is_e,
    E,
    rdy_us_reg_0,
    buf_rst_reg,
    buf_rst_reg_0,
    comma_is_k,
    shift_mux__1,
    comma_is_q,
    comma_is_r,
    comma_is_r__0,
    comma_is_a,
    comma_is_a__0,
    alig_ds021_out,
    alig_ds019_out,
    rdy_ds_reg,
    fil_lvl1,
    val_ds_reg_1,
    SS,
    started_ila_reg_1,
    started_ila_reg_2,
    \data_d1_reg[12] ,
    \data_d1_reg[7] ,
    started_ila_reg_3,
    is_f_ds12_in,
    \data_d1_reg[10] ,
    \data_d1_reg[15] ,
    is_f_ds16_in,
    \data_d1_reg[26] ,
    started_ila_reg_4,
    is_f_ds14_in,
    \data_d1_reg[18] ,
    \data_d1_reg[23] ,
    \deb_stat_reg[3] ,
    \rx_cfg_lanes_in_use_reg[2] ,
    \stat_reg[2] ,
    \err_ds_reg[3]_0 ,
    \data_ds_reg[31]_0 ,
    \offs_out_reg[1]_0 ,
    \last_oof_reg[7] ,
    desc_data,
    \data_ds_reg[16]_0 ,
    clk,
    started_data0,
    buf_rst,
    started_ila_reg_5,
    started_data_reg_0,
    \shift_r_reg[1]_0 ,
    \shift_r_reg[0]_0 ,
    Q,
    \inv_ds_reg[3] ,
    \eof_int_reg[3] ,
    octets_per_frame,
    D,
    p_0_in__1,
    start_data__5,
    \is_k_reg[2]_0 ,
    \is_q_reg[2]_0 ,
    \is_q_reg[3]_0 ,
    \is_r_reg[2]_0 ,
    \is_a_reg[3]_0 ,
    \data_ds_reg[15]_0 ,
    \data_ds_reg[31]_1 ,
    comma_data,
    \alig_ds_reg[2]_0 ,
    \is_k_reg[2]_1 ,
    shift,
    read,
    first_val,
    any_notb_err__2,
    any_disp_err__2,
    rst,
    active_lanes,
    \is_k_ds_reg[3] ,
    \is_q_reg[2]_1 ,
    \is_q_reg[2]_2 ,
    \is_r_reg[2]_1 ,
    \is_r_reg[3]_0 ,
    \deb_stat_reg[3]_0 ,
    p_306_out,
    ready_r1_reg,
    p_201_out,
    rxstatus_read,
    support_lane_sync,
    start_ila__1,
    \err_ds_reg[3]_1 ,
    \alig_ds_reg[1]_0 ,
    \pred_ds_reg[3]_0 ,
    \is_k_reg[1]_0 ,
    \is_q_reg[1]_0 ,
    \is_r_reg[1]_0 ,
    \eomf_d_reg[3]_0 ,
    \is_a_reg[1]_0 ,
    \last_oof_reg[7]_0 ,
    scram_enable,
    RAM_reg_192_255_9_11,
    p_1_in46_in,
    p_1_in48_in,
    p_1_in50_in,
    p_1_in52_in,
    p_1_in54_in,
    p_1_in56_in,
    p_1_in68_in,
    p_1_in70_in,
    p_1_in64_in,
    p_1_in66_in,
    RAM_reg_192_255_0_2,
    p_1_in62_in,
    p_1_in58_in,
    p_34_in);
  output val_ds_reg_0;
  output \lane_offs_val[2]_3 ;
  output alig_alig_err;
  output started_ila_reg_0;
  output alig_deb_data;
  output [1:0]p_0_in;
  output [0:0]SR;
  output [0:0]comma_is_e;
  output [0:0]E;
  output rdy_us_reg_0;
  output [0:0]buf_rst_reg;
  output [0:0]buf_rst_reg_0;
  output [3:0]comma_is_k;
  output [1:0]shift_mux__1;
  output [2:0]comma_is_q;
  output [2:0]comma_is_r;
  output [0:0]comma_is_r__0;
  output [1:0]comma_is_a;
  output [0:0]comma_is_a__0;
  output [0:0]alig_ds021_out;
  output [0:0]alig_ds019_out;
  output [0:0]rdy_ds_reg;
  output fil_lvl1;
  output val_ds_reg_1;
  output [0:0]SS;
  output started_ila_reg_1;
  output started_ila_reg_2;
  output \data_d1_reg[12] ;
  output \data_d1_reg[7] ;
  output started_ila_reg_3;
  output is_f_ds12_in;
  output \data_d1_reg[10] ;
  output \data_d1_reg[15] ;
  output is_f_ds16_in;
  output \data_d1_reg[26] ;
  output started_ila_reg_4;
  output is_f_ds14_in;
  output \data_d1_reg[18] ;
  output \data_d1_reg[23] ;
  output [1:0]\deb_stat_reg[3] ;
  output \rx_cfg_lanes_in_use_reg[2] ;
  output \stat_reg[2] ;
  output [3:0]\err_ds_reg[3]_0 ;
  output [13:0]\data_ds_reg[31]_0 ;
  output [1:0]\offs_out_reg[1]_0 ;
  output [7:0]\last_oof_reg[7] ;
  output [31:0]desc_data;
  output [0:0]\data_ds_reg[16]_0 ;
  input clk;
  input started_data0;
  input buf_rst;
  input started_ila_reg_5;
  input started_data_reg_0;
  input \shift_r_reg[1]_0 ;
  input \shift_r_reg[0]_0 ;
  input [0:0]Q;
  input [3:0]\inv_ds_reg[3] ;
  input \eof_int_reg[3] ;
  input [1:0]octets_per_frame;
  input [0:0]D;
  input [1:0]p_0_in__1;
  input start_data__5;
  input [0:0]\is_k_reg[2]_0 ;
  input \is_q_reg[2]_0 ;
  input [0:0]\is_q_reg[3]_0 ;
  input [0:0]\is_r_reg[2]_0 ;
  input [1:0]\is_a_reg[3]_0 ;
  input [15:0]\data_ds_reg[15]_0 ;
  input [31:0]\data_ds_reg[31]_1 ;
  input [7:0]comma_data;
  input [0:0]\alig_ds_reg[2]_0 ;
  input \is_k_reg[2]_1 ;
  input [0:0]shift;
  input read;
  input first_val;
  input any_notb_err__2;
  input any_disp_err__2;
  input rst;
  input [1:0]active_lanes;
  input [3:0]\is_k_ds_reg[3] ;
  input \is_q_reg[2]_1 ;
  input \is_q_reg[2]_2 ;
  input \is_r_reg[2]_1 ;
  input \is_r_reg[3]_0 ;
  input [1:0]\deb_stat_reg[3]_0 ;
  input p_306_out;
  input ready_r1_reg;
  input [0:0]p_201_out;
  input rxstatus_read;
  input support_lane_sync;
  input start_ila__1;
  input [3:0]\err_ds_reg[3]_1 ;
  input [1:0]\alig_ds_reg[1]_0 ;
  input [3:0]\pred_ds_reg[3]_0 ;
  input [1:0]\is_k_reg[1]_0 ;
  input [1:0]\is_q_reg[1]_0 ;
  input [1:0]\is_r_reg[1]_0 ;
  input [3:0]\eomf_d_reg[3]_0 ;
  input [1:0]\is_a_reg[1]_0 ;
  input [7:0]\last_oof_reg[7]_0 ;
  input scram_enable;
  input RAM_reg_192_255_9_11;
  input p_1_in46_in;
  input p_1_in48_in;
  input p_1_in50_in;
  input p_1_in52_in;
  input p_1_in54_in;
  input p_1_in56_in;
  input p_1_in68_in;
  input p_1_in70_in;
  input p_1_in64_in;
  input p_1_in66_in;
  input [0:0]RAM_reg_192_255_0_2;
  input p_1_in62_in;
  input p_1_in58_in;
  input p_34_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RAM_reg_0_63_0_2_i_5__1_n_0;
  wire RAM_reg_0_63_12_14_i_4__1_n_0;
  wire RAM_reg_0_63_12_14_i_5__1_n_0;
  wire RAM_reg_0_63_12_14_i_6__1_n_0;
  wire RAM_reg_0_63_15_17_i_4__1_n_0;
  wire RAM_reg_0_63_15_17_i_5__1_n_0;
  wire RAM_reg_0_63_15_17_i_6__1_n_0;
  wire RAM_reg_0_63_15_17_i_7__1_n_0;
  wire RAM_reg_0_63_15_17_i_8__1_n_0;
  wire RAM_reg_0_63_15_17_i_9__1_n_0;
  wire RAM_reg_0_63_18_20_i_4__1_n_0;
  wire RAM_reg_0_63_18_20_i_5__1_n_0;
  wire RAM_reg_0_63_18_20_i_6__1_n_0;
  wire RAM_reg_0_63_21_23_i_4__1_n_0;
  wire RAM_reg_0_63_21_23_i_5__1_n_0;
  wire RAM_reg_0_63_21_23_i_6__1_n_0;
  wire RAM_reg_0_63_24_26_i_10__1_n_0;
  wire RAM_reg_0_63_24_26_i_11__1_n_0;
  wire RAM_reg_0_63_24_26_i_4__1_n_0;
  wire RAM_reg_0_63_24_26_i_5__1_n_0;
  wire RAM_reg_0_63_24_26_i_6__1_n_0;
  wire RAM_reg_0_63_24_26_i_7__1_n_0;
  wire RAM_reg_0_63_24_26_i_8__1_n_0;
  wire RAM_reg_0_63_24_26_i_9__1_n_0;
  wire RAM_reg_0_63_27_29_i_4__1_n_0;
  wire RAM_reg_0_63_27_29_i_5__1_n_0;
  wire RAM_reg_0_63_27_29_i_6__1_n_0;
  wire RAM_reg_0_63_30_32_i_3__1_n_0;
  wire RAM_reg_0_63_30_32_i_4__1_n_0;
  wire RAM_reg_0_63_6_8_i_4__1_n_0;
  wire RAM_reg_0_63_6_8_i_5__1_n_0;
  wire RAM_reg_0_63_9_11_i_4__1_n_0;
  wire RAM_reg_0_63_9_11_i_5__1_n_0;
  wire RAM_reg_0_63_9_11_i_6__1_n_0;
  wire [0:0]RAM_reg_192_255_0_2;
  wire RAM_reg_192_255_9_11;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [1:0]active_lanes;
  wire [3:0]alig_alig;
  wire alig_alig_err;
  wire alig_alig_ok;
  wire [23:0]alig_data;
  wire alig_deb_data;
  wire [3:3]alig_ds017_out;
  wire [0:0]alig_ds019_out;
  wire [0:0]alig_ds021_out;
  wire [3:3]alig_ds0__0;
  wire \alig_ds[2]_i_1__1_n_0 ;
  wire \alig_ds[3]_i_1__1_n_0 ;
  wire \alig_ds[3]_i_6__1_n_0 ;
  wire \alig_ds[3]_i_7__1_n_0 ;
  wire [1:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\alig_ds_reg[2]_0 ;
  wire alig_err_i_1__1_n_0;
  wire alig_err_i_2__1_n_0;
  wire alig_ok_i_1__1_n_0;
  wire alig_ok_i_2__1_n_0;
  wire [3:0]alig_pred;
  wire [3:0]alig_unex_err;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire [0:0]buf_rst_reg;
  wire [0:0]buf_rst_reg_0;
  wire clk;
  wire [7:0]comma_data;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[12] ;
  wire \data_d1_reg[15] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[23] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[7] ;
  wire [15:0]\data_ds_reg[15]_0 ;
  wire [0:0]\data_ds_reg[16]_0 ;
  wire [13:0]\data_ds_reg[31]_0 ;
  wire [31:0]\data_ds_reg[31]_1 ;
  wire [1:0]\deb_stat_reg[3] ;
  wire [1:0]\deb_stat_reg[3]_0 ;
  wire [31:0]desc_data;
  wire \eof_int_reg[3] ;
  wire [3:0]eomf_d;
  wire [3:0]\eomf_d_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_1 ;
  wire \errs_c/any_unex_err__2 ;
  wire fil_lvl1;
  wire first;
  wire first_val;
  wire [3:0]\inv_ds_reg[3] ;
  wire [3:0]is_a;
  wire \is_a[2]_i_1__1_n_0 ;
  wire \is_a[3]_i_1__1_n_0 ;
  wire [1:0]\is_a_reg[1]_0 ;
  wire [1:0]\is_a_reg[3]_0 ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire \is_f_ds[1]_i_2__1_n_0 ;
  wire \is_f_ds[2]_i_2__1_n_0 ;
  wire \is_f_ds[3]_i_2__1_n_0 ;
  wire [3:0]is_k;
  wire \is_k[2]_i_1__1_n_0 ;
  wire \is_k[3]_i_1__1_n_0 ;
  wire \is_k_ds[0]_i_2__1_n_0 ;
  wire \is_k_ds[0]_i_3__1_n_0 ;
  wire \is_k_ds[1]_i_3__1_n_0 ;
  wire \is_k_ds[2]_i_3__1_n_0 ;
  wire \is_k_ds[3]_i_3__1_n_0 ;
  wire [3:0]\is_k_ds_reg[3] ;
  wire [1:0]\is_k_reg[1]_0 ;
  wire [0:0]\is_k_reg[2]_0 ;
  wire \is_k_reg[2]_1 ;
  wire [3:0]is_q;
  wire \is_q[2]_i_1__1_n_0 ;
  wire \is_q[3]_i_1__1_n_0 ;
  wire \is_q_ds[0]_i_2__1_n_0 ;
  wire [1:0]\is_q_reg[1]_0 ;
  wire \is_q_reg[2]_0 ;
  wire \is_q_reg[2]_1 ;
  wire \is_q_reg[2]_2 ;
  wire [0:0]\is_q_reg[3]_0 ;
  wire [3:0]is_r;
  wire \is_r[2]_i_1__1_n_0 ;
  wire \is_r[3]_i_1__1_n_0 ;
  wire \is_r[3]_i_6__1_n_0 ;
  wire [1:0]\is_r_reg[1]_0 ;
  wire [0:0]\is_r_reg[2]_0 ;
  wire \is_r_reg[2]_1 ;
  wire \is_r_reg[3]_0 ;
  wire \lane_offs_val[2]_3 ;
  wire \last_oof[0]_i_2__1_n_0 ;
  wire \last_oof[1]_i_2__1_n_0 ;
  wire \last_oof[2]_i_2__1_n_0 ;
  wire \last_oof[3]_i_2__1_n_0 ;
  wire \last_oof[4]_i_2__1_n_0 ;
  wire \last_oof[5]_i_2__1_n_0 ;
  wire \last_oof[6]_i_2__1_n_0 ;
  wire \last_oof[7]_i_2__1_n_0 ;
  wire \last_oof[7]_i_3__1_n_0 ;
  wire \last_oof[7]_i_4__1_n_0 ;
  wire \last_oof[7]_i_5__1_n_0 ;
  wire \last_oof[7]_i_6__1_n_0 ;
  wire [7:0]\last_oof_reg[7] ;
  wire [7:0]\last_oof_reg[7]_0 ;
  wire [1:0]octets_per_frame;
  wire [1:1]offs;
  wire [1:0]\offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [31:16]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [0:0]p_201_out;
  wire p_306_out;
  wire p_34_in;
  wire [3:0]\pred_ds_reg[3]_0 ;
  wire [0:0]rdy_ds_reg;
  wire rdy_us_i_1__1_n_0;
  wire rdy_us_reg_0;
  wire read;
  wire ready_r1_reg;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[2] ;
  wire rxstatus_read;
  wire scram_enable;
  wire [0:0]shift;
  wire [1:0]shift_mux__1;
  wire \shift_r_reg[0]_0 ;
  wire \shift_r_reg[1]_0 ;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_reg_0;
  wire started_ila_reg_0;
  wire started_ila_reg_1;
  wire started_ila_reg_2;
  wire started_ila_reg_3;
  wire started_ila_reg_4;
  wire started_ila_reg_5;
  wire \stat_reg[2] ;
  wire support_lane_sync;
  wire [3:0]unex_err0;
  wire val_ds0;
  wire val_ds_i_10__1_n_0;
  wire val_ds_i_11__1_n_0;
  wire val_ds_i_9__1_n_0;
  wire val_ds_reg_0;
  wire val_ds_reg_1;

  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_1__1
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_data[0]),
        .I2(scram_enable),
        .I3(p_1_in56_in),
        .I4(p_1_in58_in),
        .I5(RAM_reg_0_63_0_2_i_5__1_n_0),
        .O(desc_data[0]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_0_2_i_2__1
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__1_n_0),
        .I3(alig_data[1]),
        .I4(RAM_reg_192_255_0_2),
        .I5(p_1_in58_in),
        .O(desc_data[1]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_3__1
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_data[2]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_0_2),
        .I4(p_1_in62_in),
        .I5(RAM_reg_0_63_0_2_i_5__1_n_0),
        .O(desc_data[2]));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_0_2_i_5__1
       (.I0(alig_pred[0]),
        .I1(alig_alig[0]),
        .O(RAM_reg_0_63_0_2_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_12_14_i_1__1
       (.I0(RAM_reg_0_63_12_14_i_4__1_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__1_n_0),
        .I3(alig_data[12]),
        .I4(p_1_in50_in),
        .I5(p_1_in48_in),
        .O(desc_data[12]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_12_14_i_2__1
       (.I0(RAM_reg_0_63_12_14_i_5__1_n_0),
        .I1(alig_data[13]),
        .I2(scram_enable),
        .I3(p_1_in50_in),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__1_n_0),
        .O(desc_data[13]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_12_14_i_3__1
       (.I0(RAM_reg_0_63_12_14_i_6__1_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[14]),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__1_n_0),
        .O(desc_data[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_4__1
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .O(RAM_reg_0_63_12_14_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_5__1
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .O(RAM_reg_0_63_12_14_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_6__1
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .O(RAM_reg_0_63_12_14_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_15_17_i_1__1
       (.I0(RAM_reg_0_63_15_17_i_4__1_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[15]),
        .I4(p_1_in56_in),
        .I5(RAM_reg_0_63_6_8_i_5__1_n_0),
        .O(desc_data[15]));
  LUT5 #(
    .INIT(32'hEAAEAEEA)) 
    RAM_reg_0_63_15_17_i_2__1
       (.I0(RAM_reg_0_63_15_17_i_5__1_n_0),
        .I1(scram_enable),
        .I2(alig_data[16]),
        .I3(alig_data[15]),
        .I4(alig_data[14]),
        .O(desc_data[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_15_17_i_3__1
       (.I0(RAM_reg_0_63_15_17_i_6__1_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__1_n_0),
        .I2(alig_data[9]),
        .I3(RAM_reg_0_63_9_11_i_4__1_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__1_n_0),
        .O(desc_data[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_15_17_i_4__1
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .O(RAM_reg_0_63_15_17_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_15_17_i_5__1
       (.I0(RAM_reg_0_63_15_17_i_9__1_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_15_17_i_7__1_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__1_n_0),
        .I5(RAM_reg_0_63_15_17_i_8__1_n_0),
        .O(RAM_reg_0_63_15_17_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_15_17_i_6__1
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[15]),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_15_17_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_15_17_i_7__1
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h40400040)) 
    RAM_reg_0_63_15_17_i_8__1
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_8__1_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_15_17_i_9__1
       (.I0(alig_alig[2]),
        .I1(alig_pred[2]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_15_17_i_9__1_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_1__1
       (.I0(RAM_reg_0_63_18_20_i_4__1_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__1_n_0),
        .I2(alig_data[10]),
        .I3(RAM_reg_0_63_9_11_i_5__1_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__1_n_0),
        .O(desc_data[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_2__1
       (.I0(RAM_reg_0_63_18_20_i_5__1_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__1_n_0),
        .I2(alig_data[11]),
        .I3(RAM_reg_0_63_9_11_i_6__1_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__1_n_0),
        .O(desc_data[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_3__1
       (.I0(RAM_reg_0_63_18_20_i_6__1_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__1_n_0),
        .I2(alig_data[12]),
        .I3(RAM_reg_0_63_12_14_i_4__1_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__1_n_0),
        .O(desc_data[20]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_4__1
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_5__1
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_6__1
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_1__1
       (.I0(RAM_reg_0_63_21_23_i_4__1_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__1_n_0),
        .I2(alig_data[13]),
        .I3(RAM_reg_0_63_12_14_i_5__1_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__1_n_0),
        .O(desc_data[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_2__1
       (.I0(RAM_reg_0_63_21_23_i_5__1_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__1_n_0),
        .I2(alig_data[14]),
        .I3(RAM_reg_0_63_12_14_i_6__1_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__1_n_0),
        .O(desc_data[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_3__1
       (.I0(RAM_reg_0_63_21_23_i_6__1_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__1_n_0),
        .I2(alig_data[15]),
        .I3(RAM_reg_0_63_15_17_i_4__1_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__1_n_0),
        .O(desc_data[23]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_4__1
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_5__1
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_6__1
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(alig_data[23]),
        .I4(alig_data[6]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    RAM_reg_0_63_24_26_i_10__1
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(RAM_reg_0_63_24_26_i_11__1_n_0),
        .I4(alig_alig[2]),
        .I5(alig_pred[2]),
        .O(RAM_reg_0_63_24_26_i_10__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    RAM_reg_0_63_24_26_i_11__1
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .O(RAM_reg_0_63_24_26_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_1__1
       (.I0(RAM_reg_0_63_24_26_i_4__1_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [6]),
        .I4(\data_ds_reg[31]_0 [5]),
        .I5(RAM_reg_0_63_24_26_i_5__1_n_0),
        .O(desc_data[24]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_2__1
       (.I0(RAM_reg_0_63_24_26_i_6__1_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [7]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__1_n_0),
        .O(desc_data[25]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_3__1
       (.I0(RAM_reg_0_63_24_26_i_7__1_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [8]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__1_n_0),
        .O(desc_data[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_4__1
       (.I0(RAM_reg_0_63_24_26_i_8__1_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_24_26_i_9__1_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__1_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__1_n_0),
        .O(RAM_reg_0_63_24_26_i_4__1_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_24_26_i_5__1
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_24_26_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_6__1
       (.I0(RAM_reg_0_63_24_26_i_8__1_n_0),
        .I1(\data_ds_reg[31]_0 [0]),
        .I2(RAM_reg_0_63_24_26_i_9__1_n_0),
        .I3(alig_data[9]),
        .I4(RAM_reg_0_63_9_11_i_4__1_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__1_n_0),
        .O(RAM_reg_0_63_24_26_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_7__1
       (.I0(RAM_reg_0_63_24_26_i_8__1_n_0),
        .I1(\data_ds_reg[31]_0 [1]),
        .I2(RAM_reg_0_63_24_26_i_9__1_n_0),
        .I3(alig_data[10]),
        .I4(RAM_reg_0_63_9_11_i_5__1_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__1_n_0),
        .O(RAM_reg_0_63_24_26_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_24_26_i_8__1
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(alig_pred[2]),
        .I4(alig_alig[2]),
        .O(RAM_reg_0_63_24_26_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h0045000000000000)) 
    RAM_reg_0_63_24_26_i_9__1
       (.I0(RAM_reg_0_63_24_26_i_11__1_n_0),
        .I1(alig_alig[2]),
        .I2(alig_pred[2]),
        .I3(scram_enable),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(RAM_reg_0_63_24_26_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_1__1
       (.I0(RAM_reg_0_63_27_29_i_4__1_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [9]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__1_n_0),
        .O(desc_data[27]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_2__1
       (.I0(RAM_reg_0_63_27_29_i_5__1_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [10]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__1_n_0),
        .O(desc_data[28]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_3__1
       (.I0(RAM_reg_0_63_27_29_i_6__1_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [11]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__1_n_0),
        .O(desc_data[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_4__1
       (.I0(RAM_reg_0_63_24_26_i_8__1_n_0),
        .I1(\data_ds_reg[31]_0 [2]),
        .I2(RAM_reg_0_63_24_26_i_9__1_n_0),
        .I3(alig_data[11]),
        .I4(RAM_reg_0_63_9_11_i_6__1_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__1_n_0),
        .O(RAM_reg_0_63_27_29_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_5__1
       (.I0(RAM_reg_0_63_24_26_i_8__1_n_0),
        .I1(\data_ds_reg[31]_0 [3]),
        .I2(RAM_reg_0_63_24_26_i_9__1_n_0),
        .I3(alig_data[12]),
        .I4(RAM_reg_0_63_12_14_i_4__1_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__1_n_0),
        .O(RAM_reg_0_63_27_29_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_6__1
       (.I0(RAM_reg_0_63_24_26_i_8__1_n_0),
        .I1(\data_ds_reg[31]_0 [4]),
        .I2(RAM_reg_0_63_24_26_i_9__1_n_0),
        .I3(alig_data[13]),
        .I4(RAM_reg_0_63_12_14_i_5__1_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__1_n_0),
        .O(RAM_reg_0_63_27_29_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_1__1
       (.I0(RAM_reg_0_63_30_32_i_3__1_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [12]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__1_n_0),
        .O(desc_data[30]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_2__1
       (.I0(RAM_reg_0_63_30_32_i_4__1_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [13]),
        .I4(alig_data[14]),
        .I5(RAM_reg_0_63_24_26_i_5__1_n_0),
        .O(desc_data[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_3__1
       (.I0(RAM_reg_0_63_24_26_i_8__1_n_0),
        .I1(\data_ds_reg[31]_0 [5]),
        .I2(RAM_reg_0_63_24_26_i_9__1_n_0),
        .I3(alig_data[14]),
        .I4(RAM_reg_0_63_12_14_i_6__1_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__1_n_0),
        .O(RAM_reg_0_63_30_32_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_4__1
       (.I0(RAM_reg_0_63_24_26_i_8__1_n_0),
        .I1(alig_data[23]),
        .I2(RAM_reg_0_63_24_26_i_9__1_n_0),
        .I3(alig_data[15]),
        .I4(RAM_reg_0_63_15_17_i_4__1_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__1_n_0),
        .O(RAM_reg_0_63_30_32_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_1__1
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__1_n_0),
        .I3(alig_data[3]),
        .I4(p_1_in64_in),
        .I5(p_1_in62_in),
        .O(desc_data[3]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_3_5_i_2__1
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_data[4]),
        .I2(scram_enable),
        .I3(p_1_in64_in),
        .I4(p_1_in66_in),
        .I5(RAM_reg_0_63_0_2_i_5__1_n_0),
        .O(desc_data[4]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_3__1
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__1_n_0),
        .I3(alig_data[5]),
        .I4(p_1_in68_in),
        .I5(p_1_in66_in),
        .O(desc_data[5]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_6_8_i_1__1
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_data[6]),
        .I2(scram_enable),
        .I3(p_1_in68_in),
        .I4(p_1_in70_in),
        .I5(RAM_reg_0_63_0_2_i_5__1_n_0),
        .O(desc_data[6]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_6_8_i_2__1
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__1_n_0),
        .I3(alig_data[7]),
        .I4(p_34_in),
        .I5(p_1_in70_in),
        .O(desc_data[7]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_6_8_i_3__1
       (.I0(RAM_reg_0_63_6_8_i_4__1_n_0),
        .I1(scram_enable),
        .I2(alig_data[6]),
        .I3(alig_data[8]),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__1_n_0),
        .O(desc_data[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_6_8_i_4__1
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .O(RAM_reg_0_63_6_8_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_6_8_i_5__1
       (.I0(alig_pred[1]),
        .I1(alig_alig[1]),
        .O(RAM_reg_0_63_6_8_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_1__1
       (.I0(RAM_reg_0_63_9_11_i_4__1_n_0),
        .I1(alig_data[9]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_9_11),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__1_n_0),
        .O(desc_data[9]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_9_11_i_2__1
       (.I0(RAM_reg_0_63_9_11_i_5__1_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__1_n_0),
        .I3(alig_data[10]),
        .I4(p_1_in46_in),
        .I5(RAM_reg_192_255_9_11),
        .O(desc_data[10]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_3__1
       (.I0(RAM_reg_0_63_9_11_i_6__1_n_0),
        .I1(alig_data[11]),
        .I2(scram_enable),
        .I3(p_1_in46_in),
        .I4(p_1_in48_in),
        .I5(RAM_reg_0_63_6_8_i_5__1_n_0),
        .O(desc_data[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_4__1
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .O(RAM_reg_0_63_9_11_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_5__1
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .O(RAM_reg_0_63_9_11_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_6__1
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .O(RAM_reg_0_63_9_11_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[2]_i_1__1 
       (.I0(alig_ds019_out),
        .I1(alig_ds017_out),
        .I2(\alig_ds_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds021_out),
        .O(\alig_ds[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[3]_i_1__1 
       (.I0(alig_ds017_out),
        .I1(alig_ds0__0),
        .I2(alig_ds021_out),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds019_out),
        .O(\alig_ds[3]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_2__1 
       (.I0(comma_is_a[1]),
        .I1(\is_k_ds_reg[3] [2]),
        .I2(is_f_ds14_in),
        .O(alig_ds017_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_3__1 
       (.I0(\is_a_reg[3]_0 [1]),
        .I1(\is_k_ds_reg[3] [3]),
        .I2(is_f_ds16_in),
        .O(alig_ds0__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \alig_ds[3]_i_4__1 
       (.I0(comma_is_a__0),
        .I1(\is_k_ds_reg[3] [0]),
        .I2(\alig_ds[3]_i_6__1_n_0 ),
        .I3(\data_ds_reg[31]_1 [5]),
        .I4(\data_ds_reg[31]_1 [7]),
        .I5(\alig_ds[3]_i_7__1_n_0 ),
        .O(alig_ds021_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_5__1 
       (.I0(comma_is_a[0]),
        .I1(\is_k_ds_reg[3] [1]),
        .I2(is_f_ds12_in),
        .O(alig_ds019_out));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \alig_ds[3]_i_6__1 
       (.I0(\data_ds_reg[31]_1 [0]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [6]),
        .O(\alig_ds[3]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \alig_ds[3]_i_7__1 
       (.I0(\data_ds_reg[31]_1 [3]),
        .I1(\data_ds_reg[31]_1 [2]),
        .O(\alig_ds[3]_i_7__1_n_0 ));
  FDRE \alig_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [0]),
        .Q(alig_alig[0]),
        .R(1'b0));
  FDRE \alig_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [1]),
        .Q(alig_alig[1]),
        .R(1'b0));
  FDRE \alig_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[2]_i_1__1_n_0 ),
        .Q(alig_alig[2]),
        .R(1'b0));
  FDRE \alig_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[3]_i_1__1_n_0 ),
        .Q(alig_alig[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \alig_err_cnt[2]_i_1__1 
       (.I0(val_ds_reg_0),
        .I1(rst),
        .I2(active_lanes[1]),
        .I3(alig_alig_ok),
        .O(SS));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    alig_err_i_1__1
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_err_i_2__1_n_0),
        .O(alig_err_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    alig_err_i_2__1
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_err_i_2__1_n_0));
  FDRE alig_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_err_i_1__1_n_0),
        .Q(alig_alig_err),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    alig_ok_i_1__1
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_ok_i_2__1_n_0),
        .O(alig_ok_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    alig_ok_i_2__1
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_ok_i_2__1_n_0));
  FDRE alig_ok_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_ok_i_1__1_n_0),
        .Q(alig_alig_ok),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [8]),
        .I1(\data_ds_reg[31]_1 [16]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [0]),
        .O(p_0_in__0[16]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [9]),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [1]),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [18]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [2]),
        .O(p_0_in__0[18]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [11]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [3]),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [4]),
        .O(p_0_in__0[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [13]),
        .I1(\data_ds_reg[31]_1 [21]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [5]),
        .O(p_0_in__0[21]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [22]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [6]),
        .O(p_0_in__0[22]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [7]),
        .O(p_0_in__0[23]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [16]),
        .I1(\data_ds_reg[31]_1 [24]),
        .I2(\data_ds_reg[31]_1 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [8]),
        .O(p_0_in__0[24]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [17]),
        .I1(\data_ds_reg[31]_1 [25]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [9]),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [26]),
        .I2(\data_ds_reg[31]_1 [2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [10]),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [19]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [11]),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [20]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [12]),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [21]),
        .I1(\data_ds_reg[31]_1 [29]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [13]),
        .O(p_0_in__0[29]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__3 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [30]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [14]),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [23]),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [15]),
        .O(p_0_in__0[31]));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [0]),
        .Q(alig_data[0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [10]),
        .Q(alig_data[10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [11]),
        .Q(alig_data[11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [12]),
        .Q(alig_data[12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [13]),
        .Q(alig_data[13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [14]),
        .Q(alig_data[14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [15]),
        .Q(alig_data[15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[16]),
        .Q(alig_data[16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[17]),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[18]),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[19]),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [1]),
        .Q(alig_data[1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[20]),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[21]),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[22]),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[23]),
        .Q(alig_data[23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[24]),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[25]),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[26]),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[27]),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[28]),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[29]),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [2]),
        .Q(alig_data[2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[30]),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[31]),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [3]),
        .Q(alig_data[3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [4]),
        .Q(alig_data[4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [5]),
        .Q(alig_data[5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [6]),
        .Q(alig_data[6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [7]),
        .Q(alig_data[7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [8]),
        .Q(alig_data[8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [9]),
        .Q(alig_data[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[2]_i_1__1 
       (.I0(\deb_stat_reg[3]_0 [0]),
        .I1(started_ila_reg_0),
        .O(\deb_stat_reg[3] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[3]_i_2__1 
       (.I0(\deb_stat_reg[3]_0 [1]),
        .I1(alig_deb_data),
        .O(\deb_stat_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \efcnt[7]_i_1__1 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(rdy_us_reg_0),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \emcnt[9]_i_1__1 
       (.I0(buf_rst),
        .I1(rdy_us_reg_0),
        .O(buf_rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \eof_int[3]_i_1__1 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .I4(rdy_us_reg_0),
        .O(E));
  FDRE \eomf_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [0]),
        .Q(eomf_d[0]),
        .R(1'b0));
  FDRE \eomf_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [1]),
        .Q(eomf_d[1]),
        .R(1'b0));
  FDRE \eomf_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [2]),
        .Q(eomf_d[2]),
        .R(1'b0));
  FDRE \eomf_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [3]),
        .Q(eomf_d[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_12__1 
       (.I0(comma_is_r[0]),
        .I1(comma_is_q[1]),
        .O(\data_d1_reg[15] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \err_ds[3]_i_5__1 
       (.I0(p_0_in[0]),
        .I1(started_ila_reg_0),
        .I2(\is_k_reg[2]_1 ),
        .I3(\is_k_reg[2]_0 ),
        .I4(comma_is_r__0),
        .O(shift_mux__1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \err_ds[3]_i_6__1 
       (.I0(p_0_in[1]),
        .I1(started_ila_reg_0),
        .I2(shift),
        .O(shift_mux__1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_8__1 
       (.I0(comma_is_r[1]),
        .I1(comma_is_q[2]),
        .O(\data_d1_reg[23] ));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_9__1 
       (.I0(comma_is_r__0),
        .I1(comma_is_q[0]),
        .O(\data_d1_reg[7] ));
  FDRE \err_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [0]),
        .Q(\err_ds_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \err_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [1]),
        .Q(\err_ds_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \err_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [2]),
        .Q(\err_ds_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \err_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [3]),
        .Q(\err_ds_reg[3]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    err_rep_i_1__1
       (.I0(\errs_c/any_unex_err__2 ),
        .I1(any_notb_err__2),
        .I2(any_disp_err__2),
        .I3(val_ds_reg_0),
        .I4(rst),
        .I5(active_lanes[1]),
        .O(val_ds_reg_1));
  LUT3 #(
    .INIT(8'h40)) 
    \fil_lvl[7]_i_1__1 
       (.I0(read),
        .I1(val_ds_reg_0),
        .I2(first_val),
        .O(rdy_ds_reg));
  FDSE first_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(first),
        .S(buf_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_3__1 
       (.I0(\is_q_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [9]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_q[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_4__1 
       (.I0(\is_q_reg[2]_2 ),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_q[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[3]_i_1__1 
       (.I0(Q),
        .I1(\inv_ds_reg[3] [3]),
        .O(comma_is_e));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[2]_i_1__1 
       (.I0(comma_is_a[0]),
        .I1(comma_is_a[1]),
        .I2(\is_a_reg[3]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a__0),
        .O(\is_a[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[3]_i_1__1 
       (.I0(comma_is_a[1]),
        .I1(\is_a_reg[3]_0 [1]),
        .I2(comma_is_a__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[0]),
        .O(\is_a[3]_i_1__1_n_0 ));
  FDRE \is_a_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [0]),
        .Q(is_a[0]),
        .R(1'b0));
  FDRE \is_a_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [1]),
        .Q(is_a[1]),
        .R(1'b0));
  FDRE \is_a_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[2]_i_1__1_n_0 ),
        .Q(is_a[2]),
        .R(1'b0));
  FDRE \is_a_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[3]_i_1__1_n_0 ),
        .Q(is_a[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[1]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [12]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\is_f_ds[1]_i_2__1_n_0 ),
        .O(is_f_ds12_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[1]_i_2__1 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(\is_f_ds[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[2]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\is_f_ds[2]_i_2__1_n_0 ),
        .O(is_f_ds14_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[2]_i_2__1 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [21]),
        .O(\is_f_ds[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[3]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [25]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\is_f_ds[3]_i_2__1_n_0 ),
        .O(is_f_ds16_in));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[3]_i_2__1 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [29]),
        .O(\is_f_ds[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[2]_i_1__1 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[0]),
        .O(\is_k[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[3]_i_1__1 
       (.I0(comma_is_k[2]),
        .I1(comma_is_k[3]),
        .I2(comma_is_k[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[1]),
        .O(\is_k[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[0]_i_1__1 
       (.I0(\is_k_ds[0]_i_2__1_n_0 ),
        .I1(\is_k_ds[0]_i_3__1_n_0 ),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\inv_ds_reg[3] [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_k[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[0]_i_2__1 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [3]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(\data_ds_reg[31]_1 [4]),
        .O(\is_k_ds[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[0]_i_3__1 
       (.I0(\data_ds_reg[31]_1 [6]),
        .I1(\data_ds_reg[31]_1 [1]),
        .O(\is_k_ds[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[1]_i_1__1 
       (.I0(\data_d1_reg[10] ),
        .I1(\is_k_ds[1]_i_3__1_n_0 ),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\inv_ds_reg[3] [1]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_k[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[1]_i_2__1 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [13]),
        .I3(\data_ds_reg[31]_1 [12]),
        .O(\data_d1_reg[10] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[1]_i_3__1 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [9]),
        .O(\is_k_ds[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[2]_i_1__1 
       (.I0(\data_d1_reg[18] ),
        .I1(\is_k_ds[2]_i_3__1_n_0 ),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\inv_ds_reg[3] [2]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_k[2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[2]_i_2__1 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [21]),
        .I3(\data_ds_reg[31]_1 [20]),
        .O(\data_d1_reg[18] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[2]_i_3__1 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [17]),
        .O(\is_k_ds[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[3]_i_1__1 
       (.I0(\data_d1_reg[26] ),
        .I1(\is_k_ds[3]_i_3__1_n_0 ),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\inv_ds_reg[3] [3]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_k[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[3]_i_2__1 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [29]),
        .I3(\data_ds_reg[31]_1 [28]),
        .O(\data_d1_reg[26] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[3]_i_3__1 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [25]),
        .O(\is_k_ds[3]_i_3__1_n_0 ));
  FDRE \is_k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [0]),
        .Q(is_k[0]),
        .R(1'b0));
  FDRE \is_k_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [1]),
        .Q(is_k[1]),
        .R(1'b0));
  FDRE \is_k_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[2]_i_1__1_n_0 ),
        .Q(is_k[2]),
        .R(1'b0));
  FDRE \is_k_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[3]_i_1__1_n_0 ),
        .Q(is_k[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[2]_i_1__1 
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[2]),
        .I2(\is_q_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[0]),
        .O(\is_q[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[3]_i_1__1 
       (.I0(comma_is_q[2]),
        .I1(\is_q_reg[3]_0 ),
        .I2(comma_is_q[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[1]),
        .O(\is_q[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_q_ds[0]_i_1__1 
       (.I0(\is_q_ds[0]_i_2__1_n_0 ),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_q[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[0]_i_2__1 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [3]),
        .O(\is_q_ds[0]_i_2__1_n_0 ));
  FDRE \is_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [0]),
        .Q(is_q[0]),
        .R(1'b0));
  FDRE \is_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [1]),
        .Q(is_q[1]),
        .R(1'b0));
  FDRE \is_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[2]_i_1__1_n_0 ),
        .Q(is_q[2]),
        .R(1'b0));
  FDRE \is_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[3]_i_1__1_n_0 ),
        .Q(is_q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[2]_i_1__1 
       (.I0(comma_is_r[0]),
        .I1(comma_is_r[1]),
        .I2(\is_r_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r__0),
        .O(\is_r[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[3]_i_1__1 
       (.I0(comma_is_r[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[0]),
        .O(\is_r[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_2__1 
       (.I0(\is_r_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [17]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_r[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_3__1 
       (.I0(\is_r_reg[3]_0 ),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [30]),
        .I3(\data_ds_reg[31]_1 [25]),
        .I4(\data_ds_reg[31]_1 [29]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_r[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_4__1 
       (.I0(\is_r[3]_i_6__1_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [1]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_r__0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_5__1 
       (.I0(\data_d1_reg[12] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [9]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_r[0]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r[3]_i_6__1 
       (.I0(\data_ds_reg[31]_1 [4]),
        .I1(\data_ds_reg[31]_1 [0]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(\data_ds_reg[31]_1 [2]),
        .O(\is_r[3]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[1]_i_3__1 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [8]),
        .I2(\data_ds_reg[31]_1 [11]),
        .I3(\data_ds_reg[31]_1 [10]),
        .O(\data_d1_reg[12] ));
  FDRE \is_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [0]),
        .Q(is_r[0]),
        .R(1'b0));
  FDRE \is_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [1]),
        .Q(is_r[1]),
        .R(1'b0));
  FDRE \is_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[2]_i_1__1_n_0 ),
        .Q(is_r[2]),
        .R(1'b0));
  FDRE \is_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[3]_i_1__1_n_0 ),
        .Q(is_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[0]_i_1__1 
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .I4(\last_oof[7]_i_2__1_n_0 ),
        .I5(\last_oof[0]_i_2__1_n_0 ),
        .O(\last_oof_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[0]_i_2__1 
       (.I0(\data_ds_reg[31]_0 [6]),
        .I1(\last_oof[7]_i_4__1_n_0 ),
        .I2(\last_oof[7]_i_5__1_n_0 ),
        .I3(alig_data[16]),
        .I4(alig_data[8]),
        .I5(\last_oof[7]_i_6__1_n_0 ),
        .O(\last_oof[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[1]_i_1__1 
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .I4(\last_oof[7]_i_2__1_n_0 ),
        .I5(\last_oof[1]_i_2__1_n_0 ),
        .O(\last_oof_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[1]_i_2__1 
       (.I0(\data_ds_reg[31]_0 [7]),
        .I1(\last_oof[7]_i_4__1_n_0 ),
        .I2(\last_oof[7]_i_5__1_n_0 ),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[9]),
        .I5(\last_oof[7]_i_6__1_n_0 ),
        .O(\last_oof[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[2]_i_1__1 
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .I4(\last_oof[7]_i_2__1_n_0 ),
        .I5(\last_oof[2]_i_2__1_n_0 ),
        .O(\last_oof_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[2]_i_2__1 
       (.I0(\data_ds_reg[31]_0 [8]),
        .I1(\last_oof[7]_i_4__1_n_0 ),
        .I2(\last_oof[7]_i_5__1_n_0 ),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[10]),
        .I5(\last_oof[7]_i_6__1_n_0 ),
        .O(\last_oof[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[3]_i_1__1 
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .I4(\last_oof[7]_i_2__1_n_0 ),
        .I5(\last_oof[3]_i_2__1_n_0 ),
        .O(\last_oof_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[3]_i_2__1 
       (.I0(\data_ds_reg[31]_0 [9]),
        .I1(\last_oof[7]_i_4__1_n_0 ),
        .I2(\last_oof[7]_i_5__1_n_0 ),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[11]),
        .I5(\last_oof[7]_i_6__1_n_0 ),
        .O(\last_oof[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[4]_i_1__1 
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .I4(\last_oof[7]_i_2__1_n_0 ),
        .I5(\last_oof[4]_i_2__1_n_0 ),
        .O(\last_oof_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[4]_i_2__1 
       (.I0(\data_ds_reg[31]_0 [10]),
        .I1(\last_oof[7]_i_4__1_n_0 ),
        .I2(\last_oof[7]_i_5__1_n_0 ),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[12]),
        .I5(\last_oof[7]_i_6__1_n_0 ),
        .O(\last_oof[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[5]_i_1__1 
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .I4(\last_oof[7]_i_2__1_n_0 ),
        .I5(\last_oof[5]_i_2__1_n_0 ),
        .O(\last_oof_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[5]_i_2__1 
       (.I0(\data_ds_reg[31]_0 [11]),
        .I1(\last_oof[7]_i_4__1_n_0 ),
        .I2(\last_oof[7]_i_5__1_n_0 ),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[13]),
        .I5(\last_oof[7]_i_6__1_n_0 ),
        .O(\last_oof[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[6]_i_1__1 
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .I4(\last_oof[7]_i_2__1_n_0 ),
        .I5(\last_oof[6]_i_2__1_n_0 ),
        .O(\last_oof_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[6]_i_2__1 
       (.I0(\data_ds_reg[31]_0 [12]),
        .I1(\last_oof[7]_i_4__1_n_0 ),
        .I2(\last_oof[7]_i_5__1_n_0 ),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[14]),
        .I5(\last_oof[7]_i_6__1_n_0 ),
        .O(\last_oof[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[7]_i_1__1 
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .I4(\last_oof[7]_i_2__1_n_0 ),
        .I5(\last_oof[7]_i_3__1_n_0 ),
        .O(\last_oof_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \last_oof[7]_i_2__1 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[7]_i_3__1 
       (.I0(\data_ds_reg[31]_0 [13]),
        .I1(\last_oof[7]_i_4__1_n_0 ),
        .I2(\last_oof[7]_i_5__1_n_0 ),
        .I3(alig_data[23]),
        .I4(alig_data[15]),
        .I5(\last_oof[7]_i_6__1_n_0 ),
        .O(\last_oof[7]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \last_oof[7]_i_4__1 
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .O(\last_oof[7]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \last_oof[7]_i_5__1 
       (.I0(alig_pred[3]),
        .I1(alig_alig[3]),
        .I2(alig_pred[2]),
        .I3(alig_alig[2]),
        .O(\last_oof[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h4044404400004044)) 
    \last_oof[7]_i_6__1 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_3__1 
       (.I0(\data_d1_reg[10] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [14]),
        .I4(\data_ds_reg[31]_1 [8]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_a[0]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_4__1 
       (.I0(\data_d1_reg[18] ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [22]),
        .I4(\data_ds_reg[31]_1 [16]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_a[1]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_5__1 
       (.I0(\is_k_ds[0]_i_2__1_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(\data_ds_reg[31]_1 [6]),
        .I4(\data_ds_reg[31]_1 [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_a__0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \offs_out[1]_i_1__1 
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .I3(p_0_in[1]),
        .O(offs));
  FDRE \offs_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\offs_out_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \offs_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(offs),
        .Q(\offs_out_reg[1]_0 [1]),
        .R(1'b0));
  FDRE offs_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data0),
        .Q(\lane_offs_val[2]_3 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ovr_i_4__1
       (.I0(val_ds_reg_0),
        .I1(read),
        .O(fil_lvl1));
  FDRE \pred_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [0]),
        .Q(alig_pred[0]),
        .R(1'b0));
  FDRE \pred_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [1]),
        .Q(alig_pred[1]),
        .R(1'b0));
  FDRE \pred_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [2]),
        .Q(alig_pred[2]),
        .R(1'b0));
  FDRE \pred_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [3]),
        .Q(alig_pred[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    rdy_us_i_1__1
       (.I0(alig_deb_data),
        .I1(start_data__5),
        .I2(support_lane_sync),
        .I3(started_ila_reg_0),
        .I4(start_ila__1),
        .I5(first),
        .O(rdy_us_i_1__1_n_0));
  FDRE rdy_us_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_us_i_1__1_n_0),
        .Q(rdy_us_reg_0),
        .R(buf_rst));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    ready_r1_i_3
       (.I0(active_lanes[1]),
        .I1(val_ds_reg_0),
        .I2(active_lanes[0]),
        .I3(p_306_out),
        .I4(ready_r1_reg),
        .O(\rx_cfg_lanes_in_use_reg[2] ));
  LUT2 #(
    .INIT(4'hB)) 
    \scram_r[8]_i_1__1 
       (.I0(alig_data[16]),
        .I1(scram_enable),
        .O(\data_ds_reg[16]_0 ));
  FDRE \shift_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[0]_0 ),
        .Q(p_0_in[0]),
        .R(buf_rst));
  FDRE \shift_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[1]_0 ),
        .Q(p_0_in[1]),
        .R(buf_rst));
  LUT5 #(
    .INIT(32'h40F04040)) 
    started_data_i_4__1
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r[1]),
        .I4(comma_is_a[0]),
        .O(started_ila_reg_3));
  FDRE started_data_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data_reg_0),
        .Q(alig_deb_data),
        .R(buf_rst));
  FDRE started_ila_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_ila_reg_5),
        .Q(started_ila_reg_0),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[2]_i_1__1 
       (.I0(p_201_out),
        .I1(val_ds_reg_0),
        .I2(\errs_c/any_unex_err__2 ),
        .I3(rst),
        .I4(active_lanes[1]),
        .I5(rxstatus_read),
        .O(\stat_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[2]_i_2__1 
       (.I0(alig_unex_err[1]),
        .I1(alig_unex_err[0]),
        .I2(alig_unex_err[3]),
        .I3(alig_unex_err[2]),
        .O(\errs_c/any_unex_err__2 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[0]_i_1__1 
       (.I0(is_r[0]),
        .I1(is_a[0]),
        .I2(eomf_d[0]),
        .I3(is_k[0]),
        .I4(is_q[0]),
        .O(unex_err0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[1]_i_1__1 
       (.I0(is_r[1]),
        .I1(is_a[1]),
        .I2(eomf_d[1]),
        .I3(is_k[1]),
        .I4(is_q[1]),
        .O(unex_err0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[2]_i_1__1 
       (.I0(is_r[2]),
        .I1(is_a[2]),
        .I2(eomf_d[2]),
        .I3(is_k[2]),
        .I4(is_q[2]),
        .O(unex_err0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[3]_i_1__1 
       (.I0(is_r[3]),
        .I1(is_a[3]),
        .I2(eomf_d[3]),
        .I3(is_k[3]),
        .I4(is_q[3]),
        .O(unex_err0[3]));
  FDRE \unex_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[0]),
        .Q(alig_unex_err[0]),
        .R(1'b0));
  FDRE \unex_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[1]),
        .Q(alig_unex_err[1]),
        .R(1'b0));
  FDRE \unex_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[2]),
        .Q(alig_unex_err[2]),
        .R(1'b0));
  FDRE \unex_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[3]),
        .Q(alig_unex_err[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    val_ds_i_10__1
       (.I0(\data_ds_reg[31]_1 [7]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .O(val_ds_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    val_ds_i_11__1
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [14]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(val_ds_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4D3F0000)) 
    val_ds_i_1__2
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in__1[0]),
        .I4(start_data__5),
        .I5(alig_deb_data),
        .O(val_ds0));
  LUT5 #(
    .INIT(32'h44F40000)) 
    val_ds_i_4__1
       (.I0(comma_is_r[1]),
        .I1(comma_is_a[0]),
        .I2(comma_is_a__0),
        .I3(comma_is_r[0]),
        .I4(started_ila_reg_0),
        .O(started_ila_reg_1));
  LUT5 #(
    .INIT(32'hBF0FBFBF)) 
    val_ds_i_5__1
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r__0),
        .I4(\is_a_reg[3]_0 [0]),
        .O(started_ila_reg_4));
  LUT6 #(
    .INIT(64'h00B0FFFFBBBBFFFF)) 
    val_ds_i_7__1
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(comma_is_a[0]),
        .I3(comma_is_r[1]),
        .I4(started_ila_reg_0),
        .I5(val_ds_i_9__1_n_0),
        .O(started_ila_reg_2));
  LUT6 #(
    .INIT(64'h0202020202020002)) 
    val_ds_i_9__1
       (.I0(\is_k_ds_reg[3] [0]),
        .I1(val_ds_i_10__1_n_0),
        .I2(\is_k_ds[0]_i_2__1_n_0 ),
        .I3(\is_k_ds_reg[3] [1]),
        .I4(val_ds_i_11__1_n_0),
        .I5(\data_d1_reg[12] ),
        .O(val_ds_i_9__1_n_0));
  FDRE val_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(val_ds0),
        .Q(val_ds_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wr_addr[7]_i_1__1 
       (.I0(buf_rst),
        .I1(val_ds_reg_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_32_74
   (val_ds_reg_0,
    \lane_offs_val[1]_1 ,
    alig_alig_err,
    started_ila_reg_0,
    alig_deb_data,
    p_0_in,
    SR,
    comma_is_e,
    E,
    rdy_us_reg_0,
    buf_rst_reg,
    buf_rst_reg_0,
    comma_is_k,
    shift_mux__1,
    comma_is_q,
    comma_is_r,
    comma_is_r__0,
    comma_is_a,
    comma_is_a__0,
    alig_ds021_out,
    alig_ds019_out,
    rdy_ds_reg,
    fil_lvl1,
    val_ds_reg_1,
    SS,
    started_ila_reg_1,
    started_ila_reg_2,
    \data_d1_reg[12] ,
    \data_d1_reg[7] ,
    started_ila_reg_3,
    is_f_ds12_in,
    \data_d1_reg[10] ,
    \data_d1_reg[15] ,
    is_f_ds16_in,
    \data_d1_reg[26] ,
    started_ila_reg_4,
    is_f_ds14_in,
    \data_d1_reg[18] ,
    \data_d1_reg[23] ,
    \deb_stat_reg[3] ,
    \stat_reg[2] ,
    \err_ds_reg[3]_0 ,
    \data_ds_reg[31]_0 ,
    \offs_out_reg[1]_0 ,
    \last_oof_reg[7] ,
    desc_data,
    \data_ds_reg[16]_0 ,
    clk,
    started_data0,
    buf_rst,
    started_ila_reg_5,
    started_data_reg_0,
    \shift_r_reg[1]_0 ,
    \shift_r_reg[0]_0 ,
    Q,
    \inv_ds_reg[3] ,
    \eof_int_reg[3] ,
    octets_per_frame,
    D,
    p_0_in__1,
    start_data__5,
    \is_k_reg[2]_0 ,
    \is_q_reg[2]_0 ,
    \is_q_reg[3]_0 ,
    \is_r_reg[2]_0 ,
    \is_a_reg[3]_0 ,
    \data_ds_reg[15]_0 ,
    \data_ds_reg[31]_1 ,
    comma_data,
    \alig_ds_reg[2]_0 ,
    \is_k_reg[2]_1 ,
    shift,
    read,
    first_val,
    any_notb_err__2,
    any_disp_err__2,
    rst,
    active_lanes,
    \is_k_ds_reg[3] ,
    \is_q_reg[2]_1 ,
    \is_q_reg[2]_2 ,
    \is_r_reg[2]_1 ,
    \is_r_reg[3]_0 ,
    \deb_stat_reg[3]_0 ,
    p_240_out,
    rxstatus_read,
    support_lane_sync,
    start_ila__1,
    \err_ds_reg[3]_1 ,
    \alig_ds_reg[1]_0 ,
    \pred_ds_reg[3]_0 ,
    \is_k_reg[1]_0 ,
    \is_q_reg[1]_0 ,
    \is_r_reg[1]_0 ,
    \eomf_d_reg[3]_0 ,
    \is_a_reg[1]_0 ,
    \last_oof_reg[7]_0 ,
    scram_enable,
    RAM_reg_192_255_9_11,
    p_1_in46_in,
    p_1_in48_in,
    p_1_in50_in,
    p_1_in52_in,
    p_1_in54_in,
    p_1_in56_in,
    p_1_in68_in,
    p_1_in70_in,
    p_1_in64_in,
    p_1_in66_in,
    RAM_reg_192_255_0_2,
    p_1_in62_in,
    p_1_in58_in,
    p_34_in);
  output val_ds_reg_0;
  output \lane_offs_val[1]_1 ;
  output alig_alig_err;
  output started_ila_reg_0;
  output alig_deb_data;
  output [1:0]p_0_in;
  output [0:0]SR;
  output [0:0]comma_is_e;
  output [0:0]E;
  output rdy_us_reg_0;
  output [0:0]buf_rst_reg;
  output [0:0]buf_rst_reg_0;
  output [3:0]comma_is_k;
  output [1:0]shift_mux__1;
  output [2:0]comma_is_q;
  output [2:0]comma_is_r;
  output [0:0]comma_is_r__0;
  output [1:0]comma_is_a;
  output [0:0]comma_is_a__0;
  output [0:0]alig_ds021_out;
  output [0:0]alig_ds019_out;
  output [0:0]rdy_ds_reg;
  output fil_lvl1;
  output val_ds_reg_1;
  output [0:0]SS;
  output started_ila_reg_1;
  output started_ila_reg_2;
  output \data_d1_reg[12] ;
  output \data_d1_reg[7] ;
  output started_ila_reg_3;
  output is_f_ds12_in;
  output \data_d1_reg[10] ;
  output \data_d1_reg[15] ;
  output is_f_ds16_in;
  output \data_d1_reg[26] ;
  output started_ila_reg_4;
  output is_f_ds14_in;
  output \data_d1_reg[18] ;
  output \data_d1_reg[23] ;
  output [1:0]\deb_stat_reg[3] ;
  output \stat_reg[2] ;
  output [3:0]\err_ds_reg[3]_0 ;
  output [13:0]\data_ds_reg[31]_0 ;
  output [1:0]\offs_out_reg[1]_0 ;
  output [7:0]\last_oof_reg[7] ;
  output [31:0]desc_data;
  output [0:0]\data_ds_reg[16]_0 ;
  input clk;
  input started_data0;
  input buf_rst;
  input started_ila_reg_5;
  input started_data_reg_0;
  input \shift_r_reg[1]_0 ;
  input \shift_r_reg[0]_0 ;
  input [0:0]Q;
  input [3:0]\inv_ds_reg[3] ;
  input \eof_int_reg[3] ;
  input [1:0]octets_per_frame;
  input [0:0]D;
  input [1:0]p_0_in__1;
  input start_data__5;
  input [0:0]\is_k_reg[2]_0 ;
  input \is_q_reg[2]_0 ;
  input [0:0]\is_q_reg[3]_0 ;
  input [0:0]\is_r_reg[2]_0 ;
  input [1:0]\is_a_reg[3]_0 ;
  input [15:0]\data_ds_reg[15]_0 ;
  input [31:0]\data_ds_reg[31]_1 ;
  input [7:0]comma_data;
  input [0:0]\alig_ds_reg[2]_0 ;
  input \is_k_reg[2]_1 ;
  input [0:0]shift;
  input read;
  input first_val;
  input any_notb_err__2;
  input any_disp_err__2;
  input rst;
  input [0:0]active_lanes;
  input [3:0]\is_k_ds_reg[3] ;
  input \is_q_reg[2]_1 ;
  input \is_q_reg[2]_2 ;
  input \is_r_reg[2]_1 ;
  input \is_r_reg[3]_0 ;
  input [1:0]\deb_stat_reg[3]_0 ;
  input [0:0]p_240_out;
  input rxstatus_read;
  input support_lane_sync;
  input start_ila__1;
  input [3:0]\err_ds_reg[3]_1 ;
  input [1:0]\alig_ds_reg[1]_0 ;
  input [3:0]\pred_ds_reg[3]_0 ;
  input [1:0]\is_k_reg[1]_0 ;
  input [1:0]\is_q_reg[1]_0 ;
  input [1:0]\is_r_reg[1]_0 ;
  input [3:0]\eomf_d_reg[3]_0 ;
  input [1:0]\is_a_reg[1]_0 ;
  input [7:0]\last_oof_reg[7]_0 ;
  input scram_enable;
  input RAM_reg_192_255_9_11;
  input p_1_in46_in;
  input p_1_in48_in;
  input p_1_in50_in;
  input p_1_in52_in;
  input p_1_in54_in;
  input p_1_in56_in;
  input p_1_in68_in;
  input p_1_in70_in;
  input p_1_in64_in;
  input p_1_in66_in;
  input [0:0]RAM_reg_192_255_0_2;
  input p_1_in62_in;
  input p_1_in58_in;
  input p_34_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RAM_reg_0_63_0_2_i_5__0_n_0;
  wire RAM_reg_0_63_12_14_i_4__0_n_0;
  wire RAM_reg_0_63_12_14_i_5__0_n_0;
  wire RAM_reg_0_63_12_14_i_6__0_n_0;
  wire RAM_reg_0_63_15_17_i_4__0_n_0;
  wire RAM_reg_0_63_15_17_i_5__0_n_0;
  wire RAM_reg_0_63_15_17_i_6__0_n_0;
  wire RAM_reg_0_63_15_17_i_7__0_n_0;
  wire RAM_reg_0_63_15_17_i_8__0_n_0;
  wire RAM_reg_0_63_15_17_i_9__0_n_0;
  wire RAM_reg_0_63_18_20_i_4__0_n_0;
  wire RAM_reg_0_63_18_20_i_5__0_n_0;
  wire RAM_reg_0_63_18_20_i_6__0_n_0;
  wire RAM_reg_0_63_21_23_i_4__0_n_0;
  wire RAM_reg_0_63_21_23_i_5__0_n_0;
  wire RAM_reg_0_63_21_23_i_6__0_n_0;
  wire RAM_reg_0_63_24_26_i_10__0_n_0;
  wire RAM_reg_0_63_24_26_i_11__0_n_0;
  wire RAM_reg_0_63_24_26_i_4__0_n_0;
  wire RAM_reg_0_63_24_26_i_5__0_n_0;
  wire RAM_reg_0_63_24_26_i_6__0_n_0;
  wire RAM_reg_0_63_24_26_i_7__0_n_0;
  wire RAM_reg_0_63_24_26_i_8__0_n_0;
  wire RAM_reg_0_63_24_26_i_9__0_n_0;
  wire RAM_reg_0_63_27_29_i_4__0_n_0;
  wire RAM_reg_0_63_27_29_i_5__0_n_0;
  wire RAM_reg_0_63_27_29_i_6__0_n_0;
  wire RAM_reg_0_63_30_32_i_3__0_n_0;
  wire RAM_reg_0_63_30_32_i_4__0_n_0;
  wire RAM_reg_0_63_6_8_i_4__0_n_0;
  wire RAM_reg_0_63_6_8_i_5__0_n_0;
  wire RAM_reg_0_63_9_11_i_4__0_n_0;
  wire RAM_reg_0_63_9_11_i_5__0_n_0;
  wire RAM_reg_0_63_9_11_i_6__0_n_0;
  wire [0:0]RAM_reg_192_255_0_2;
  wire RAM_reg_192_255_9_11;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire [3:0]alig_alig;
  wire alig_alig_err;
  wire alig_alig_ok;
  wire [23:0]alig_data;
  wire alig_deb_data;
  wire [3:3]alig_ds017_out;
  wire [0:0]alig_ds019_out;
  wire [0:0]alig_ds021_out;
  wire [3:3]alig_ds0__0;
  wire \alig_ds[2]_i_1__0_n_0 ;
  wire \alig_ds[3]_i_1__0_n_0 ;
  wire \alig_ds[3]_i_6__0_n_0 ;
  wire \alig_ds[3]_i_7__0_n_0 ;
  wire [1:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\alig_ds_reg[2]_0 ;
  wire alig_err_i_1__0_n_0;
  wire alig_err_i_2__0_n_0;
  wire alig_ok_i_1__0_n_0;
  wire alig_ok_i_2__0_n_0;
  wire [3:0]alig_pred;
  wire [3:0]alig_unex_err;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire [0:0]buf_rst_reg;
  wire [0:0]buf_rst_reg_0;
  wire clk;
  wire [7:0]comma_data;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[12] ;
  wire \data_d1_reg[15] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[23] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[7] ;
  wire [15:0]\data_ds_reg[15]_0 ;
  wire [0:0]\data_ds_reg[16]_0 ;
  wire [13:0]\data_ds_reg[31]_0 ;
  wire [31:0]\data_ds_reg[31]_1 ;
  wire [1:0]\deb_stat_reg[3] ;
  wire [1:0]\deb_stat_reg[3]_0 ;
  wire [31:0]desc_data;
  wire \eof_int_reg[3] ;
  wire [3:0]eomf_d;
  wire [3:0]\eomf_d_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_1 ;
  wire \errs_c/any_unex_err__2 ;
  wire fil_lvl1;
  wire first;
  wire first_val;
  wire [3:0]\inv_ds_reg[3] ;
  wire [3:0]is_a;
  wire \is_a[2]_i_1__0_n_0 ;
  wire \is_a[3]_i_1__0_n_0 ;
  wire [1:0]\is_a_reg[1]_0 ;
  wire [1:0]\is_a_reg[3]_0 ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire \is_f_ds[1]_i_2__0_n_0 ;
  wire \is_f_ds[2]_i_2__0_n_0 ;
  wire \is_f_ds[3]_i_2__0_n_0 ;
  wire [3:0]is_k;
  wire \is_k[2]_i_1__0_n_0 ;
  wire \is_k[3]_i_1__0_n_0 ;
  wire \is_k_ds[0]_i_2__0_n_0 ;
  wire \is_k_ds[0]_i_3__0_n_0 ;
  wire \is_k_ds[1]_i_3__0_n_0 ;
  wire \is_k_ds[2]_i_3__0_n_0 ;
  wire \is_k_ds[3]_i_3__0_n_0 ;
  wire [3:0]\is_k_ds_reg[3] ;
  wire [1:0]\is_k_reg[1]_0 ;
  wire [0:0]\is_k_reg[2]_0 ;
  wire \is_k_reg[2]_1 ;
  wire [3:0]is_q;
  wire \is_q[2]_i_1__0_n_0 ;
  wire \is_q[3]_i_1__0_n_0 ;
  wire \is_q_ds[0]_i_2__0_n_0 ;
  wire [1:0]\is_q_reg[1]_0 ;
  wire \is_q_reg[2]_0 ;
  wire \is_q_reg[2]_1 ;
  wire \is_q_reg[2]_2 ;
  wire [0:0]\is_q_reg[3]_0 ;
  wire [3:0]is_r;
  wire \is_r[2]_i_1__0_n_0 ;
  wire \is_r[3]_i_1__0_n_0 ;
  wire \is_r[3]_i_6__0_n_0 ;
  wire [1:0]\is_r_reg[1]_0 ;
  wire [0:0]\is_r_reg[2]_0 ;
  wire \is_r_reg[2]_1 ;
  wire \is_r_reg[3]_0 ;
  wire \lane_offs_val[1]_1 ;
  wire \last_oof[0]_i_2__0_n_0 ;
  wire \last_oof[1]_i_2__0_n_0 ;
  wire \last_oof[2]_i_2__0_n_0 ;
  wire \last_oof[3]_i_2__0_n_0 ;
  wire \last_oof[4]_i_2__0_n_0 ;
  wire \last_oof[5]_i_2__0_n_0 ;
  wire \last_oof[6]_i_2__0_n_0 ;
  wire \last_oof[7]_i_2__0_n_0 ;
  wire \last_oof[7]_i_3__0_n_0 ;
  wire \last_oof[7]_i_4__0_n_0 ;
  wire \last_oof[7]_i_5__0_n_0 ;
  wire \last_oof[7]_i_6__0_n_0 ;
  wire [7:0]\last_oof_reg[7] ;
  wire [7:0]\last_oof_reg[7]_0 ;
  wire [1:0]octets_per_frame;
  wire [1:1]offs;
  wire [1:0]\offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [31:16]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [0:0]p_240_out;
  wire p_34_in;
  wire [3:0]\pred_ds_reg[3]_0 ;
  wire [0:0]rdy_ds_reg;
  wire rdy_us_i_1__0_n_0;
  wire rdy_us_reg_0;
  wire read;
  wire rst;
  wire rxstatus_read;
  wire scram_enable;
  wire [0:0]shift;
  wire [1:0]shift_mux__1;
  wire \shift_r_reg[0]_0 ;
  wire \shift_r_reg[1]_0 ;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_reg_0;
  wire started_ila_reg_0;
  wire started_ila_reg_1;
  wire started_ila_reg_2;
  wire started_ila_reg_3;
  wire started_ila_reg_4;
  wire started_ila_reg_5;
  wire \stat_reg[2] ;
  wire support_lane_sync;
  wire [3:0]unex_err0;
  wire val_ds0;
  wire val_ds_i_10__0_n_0;
  wire val_ds_i_11__0_n_0;
  wire val_ds_i_9__0_n_0;
  wire val_ds_reg_0;
  wire val_ds_reg_1;

  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_1__0
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_data[0]),
        .I2(scram_enable),
        .I3(p_1_in56_in),
        .I4(p_1_in58_in),
        .I5(RAM_reg_0_63_0_2_i_5__0_n_0),
        .O(desc_data[0]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_0_2_i_2__0
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__0_n_0),
        .I3(alig_data[1]),
        .I4(RAM_reg_192_255_0_2),
        .I5(p_1_in58_in),
        .O(desc_data[1]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_3__0
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_data[2]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_0_2),
        .I4(p_1_in62_in),
        .I5(RAM_reg_0_63_0_2_i_5__0_n_0),
        .O(desc_data[2]));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_0_2_i_5__0
       (.I0(alig_pred[0]),
        .I1(alig_alig[0]),
        .O(RAM_reg_0_63_0_2_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_12_14_i_1__0
       (.I0(RAM_reg_0_63_12_14_i_4__0_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__0_n_0),
        .I3(alig_data[12]),
        .I4(p_1_in50_in),
        .I5(p_1_in48_in),
        .O(desc_data[12]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_12_14_i_2__0
       (.I0(RAM_reg_0_63_12_14_i_5__0_n_0),
        .I1(alig_data[13]),
        .I2(scram_enable),
        .I3(p_1_in50_in),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__0_n_0),
        .O(desc_data[13]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_12_14_i_3__0
       (.I0(RAM_reg_0_63_12_14_i_6__0_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[14]),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5__0_n_0),
        .O(desc_data[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_4__0
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .O(RAM_reg_0_63_12_14_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_5__0
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .O(RAM_reg_0_63_12_14_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_6__0
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .O(RAM_reg_0_63_12_14_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_15_17_i_1__0
       (.I0(RAM_reg_0_63_15_17_i_4__0_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[15]),
        .I4(p_1_in56_in),
        .I5(RAM_reg_0_63_6_8_i_5__0_n_0),
        .O(desc_data[15]));
  LUT5 #(
    .INIT(32'hEAAEAEEA)) 
    RAM_reg_0_63_15_17_i_2__0
       (.I0(RAM_reg_0_63_15_17_i_5__0_n_0),
        .I1(scram_enable),
        .I2(alig_data[16]),
        .I3(alig_data[15]),
        .I4(alig_data[14]),
        .O(desc_data[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_15_17_i_3__0
       (.I0(RAM_reg_0_63_15_17_i_6__0_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__0_n_0),
        .I2(alig_data[9]),
        .I3(RAM_reg_0_63_9_11_i_4__0_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__0_n_0),
        .O(desc_data[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_15_17_i_4__0
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .O(RAM_reg_0_63_15_17_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_15_17_i_5__0
       (.I0(RAM_reg_0_63_15_17_i_9__0_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_15_17_i_7__0_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__0_n_0),
        .I5(RAM_reg_0_63_15_17_i_8__0_n_0),
        .O(RAM_reg_0_63_15_17_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_15_17_i_6__0
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[15]),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_15_17_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_15_17_i_7__0
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h40400040)) 
    RAM_reg_0_63_15_17_i_8__0
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_8__0_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_15_17_i_9__0
       (.I0(alig_alig[2]),
        .I1(alig_pred[2]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_15_17_i_9__0_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_1__0
       (.I0(RAM_reg_0_63_18_20_i_4__0_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__0_n_0),
        .I2(alig_data[10]),
        .I3(RAM_reg_0_63_9_11_i_5__0_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__0_n_0),
        .O(desc_data[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_2__0
       (.I0(RAM_reg_0_63_18_20_i_5__0_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__0_n_0),
        .I2(alig_data[11]),
        .I3(RAM_reg_0_63_9_11_i_6__0_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__0_n_0),
        .O(desc_data[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_3__0
       (.I0(RAM_reg_0_63_18_20_i_6__0_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__0_n_0),
        .I2(alig_data[12]),
        .I3(RAM_reg_0_63_12_14_i_4__0_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__0_n_0),
        .O(desc_data[20]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_4__0
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_5__0
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_6__0
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_1__0
       (.I0(RAM_reg_0_63_21_23_i_4__0_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__0_n_0),
        .I2(alig_data[13]),
        .I3(RAM_reg_0_63_12_14_i_5__0_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__0_n_0),
        .O(desc_data[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_2__0
       (.I0(RAM_reg_0_63_21_23_i_5__0_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__0_n_0),
        .I2(alig_data[14]),
        .I3(RAM_reg_0_63_12_14_i_6__0_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__0_n_0),
        .O(desc_data[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_3__0
       (.I0(RAM_reg_0_63_21_23_i_6__0_n_0),
        .I1(RAM_reg_0_63_15_17_i_7__0_n_0),
        .I2(alig_data[15]),
        .I3(RAM_reg_0_63_15_17_i_4__0_n_0),
        .I4(RAM_reg_0_63_15_17_i_8__0_n_0),
        .O(desc_data[23]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_4__0
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_5__0
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_6__0
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(alig_data[23]),
        .I4(alig_data[6]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    RAM_reg_0_63_24_26_i_10__0
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(RAM_reg_0_63_24_26_i_11__0_n_0),
        .I4(alig_alig[2]),
        .I5(alig_pred[2]),
        .O(RAM_reg_0_63_24_26_i_10__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    RAM_reg_0_63_24_26_i_11__0
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .O(RAM_reg_0_63_24_26_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_1__0
       (.I0(RAM_reg_0_63_24_26_i_4__0_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [6]),
        .I4(\data_ds_reg[31]_0 [5]),
        .I5(RAM_reg_0_63_24_26_i_5__0_n_0),
        .O(desc_data[24]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_2__0
       (.I0(RAM_reg_0_63_24_26_i_6__0_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [7]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__0_n_0),
        .O(desc_data[25]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_3__0
       (.I0(RAM_reg_0_63_24_26_i_7__0_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [8]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5__0_n_0),
        .O(desc_data[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_4__0
       (.I0(RAM_reg_0_63_24_26_i_8__0_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_24_26_i_9__0_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4__0_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__0_n_0),
        .O(RAM_reg_0_63_24_26_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_24_26_i_5__0
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_24_26_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_6__0
       (.I0(RAM_reg_0_63_24_26_i_8__0_n_0),
        .I1(\data_ds_reg[31]_0 [0]),
        .I2(RAM_reg_0_63_24_26_i_9__0_n_0),
        .I3(alig_data[9]),
        .I4(RAM_reg_0_63_9_11_i_4__0_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__0_n_0),
        .O(RAM_reg_0_63_24_26_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_7__0
       (.I0(RAM_reg_0_63_24_26_i_8__0_n_0),
        .I1(\data_ds_reg[31]_0 [1]),
        .I2(RAM_reg_0_63_24_26_i_9__0_n_0),
        .I3(alig_data[10]),
        .I4(RAM_reg_0_63_9_11_i_5__0_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__0_n_0),
        .O(RAM_reg_0_63_24_26_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_24_26_i_8__0
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(alig_pred[2]),
        .I4(alig_alig[2]),
        .O(RAM_reg_0_63_24_26_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h0045000000000000)) 
    RAM_reg_0_63_24_26_i_9__0
       (.I0(RAM_reg_0_63_24_26_i_11__0_n_0),
        .I1(alig_alig[2]),
        .I2(alig_pred[2]),
        .I3(scram_enable),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(RAM_reg_0_63_24_26_i_9__0_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_1__0
       (.I0(RAM_reg_0_63_27_29_i_4__0_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [9]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__0_n_0),
        .O(desc_data[27]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_2__0
       (.I0(RAM_reg_0_63_27_29_i_5__0_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [10]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5__0_n_0),
        .O(desc_data[28]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_3__0
       (.I0(RAM_reg_0_63_27_29_i_6__0_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [11]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__0_n_0),
        .O(desc_data[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_4__0
       (.I0(RAM_reg_0_63_24_26_i_8__0_n_0),
        .I1(\data_ds_reg[31]_0 [2]),
        .I2(RAM_reg_0_63_24_26_i_9__0_n_0),
        .I3(alig_data[11]),
        .I4(RAM_reg_0_63_9_11_i_6__0_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__0_n_0),
        .O(RAM_reg_0_63_27_29_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_5__0
       (.I0(RAM_reg_0_63_24_26_i_8__0_n_0),
        .I1(\data_ds_reg[31]_0 [3]),
        .I2(RAM_reg_0_63_24_26_i_9__0_n_0),
        .I3(alig_data[12]),
        .I4(RAM_reg_0_63_12_14_i_4__0_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__0_n_0),
        .O(RAM_reg_0_63_27_29_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_6__0
       (.I0(RAM_reg_0_63_24_26_i_8__0_n_0),
        .I1(\data_ds_reg[31]_0 [4]),
        .I2(RAM_reg_0_63_24_26_i_9__0_n_0),
        .I3(alig_data[13]),
        .I4(RAM_reg_0_63_12_14_i_5__0_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__0_n_0),
        .O(RAM_reg_0_63_27_29_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_1__0
       (.I0(RAM_reg_0_63_30_32_i_3__0_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [12]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5__0_n_0),
        .O(desc_data[30]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_2__0
       (.I0(RAM_reg_0_63_30_32_i_4__0_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [13]),
        .I4(alig_data[14]),
        .I5(RAM_reg_0_63_24_26_i_5__0_n_0),
        .O(desc_data[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_3__0
       (.I0(RAM_reg_0_63_24_26_i_8__0_n_0),
        .I1(\data_ds_reg[31]_0 [5]),
        .I2(RAM_reg_0_63_24_26_i_9__0_n_0),
        .I3(alig_data[14]),
        .I4(RAM_reg_0_63_12_14_i_6__0_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__0_n_0),
        .O(RAM_reg_0_63_30_32_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_4__0
       (.I0(RAM_reg_0_63_24_26_i_8__0_n_0),
        .I1(alig_data[23]),
        .I2(RAM_reg_0_63_24_26_i_9__0_n_0),
        .I3(alig_data[15]),
        .I4(RAM_reg_0_63_15_17_i_4__0_n_0),
        .I5(RAM_reg_0_63_24_26_i_10__0_n_0),
        .O(RAM_reg_0_63_30_32_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_1__0
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__0_n_0),
        .I3(alig_data[3]),
        .I4(p_1_in64_in),
        .I5(p_1_in62_in),
        .O(desc_data[3]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_3_5_i_2__0
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_data[4]),
        .I2(scram_enable),
        .I3(p_1_in64_in),
        .I4(p_1_in66_in),
        .I5(RAM_reg_0_63_0_2_i_5__0_n_0),
        .O(desc_data[4]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_3__0
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__0_n_0),
        .I3(alig_data[5]),
        .I4(p_1_in68_in),
        .I5(p_1_in66_in),
        .O(desc_data[5]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_6_8_i_1__0
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_data[6]),
        .I2(scram_enable),
        .I3(p_1_in68_in),
        .I4(p_1_in70_in),
        .I5(RAM_reg_0_63_0_2_i_5__0_n_0),
        .O(desc_data[6]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_6_8_i_2__0
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5__0_n_0),
        .I3(alig_data[7]),
        .I4(p_34_in),
        .I5(p_1_in70_in),
        .O(desc_data[7]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_6_8_i_3__0
       (.I0(RAM_reg_0_63_6_8_i_4__0_n_0),
        .I1(scram_enable),
        .I2(alig_data[6]),
        .I3(alig_data[8]),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__0_n_0),
        .O(desc_data[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_6_8_i_4__0
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .O(RAM_reg_0_63_6_8_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_6_8_i_5__0
       (.I0(alig_pred[1]),
        .I1(alig_alig[1]),
        .O(RAM_reg_0_63_6_8_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_1__0
       (.I0(RAM_reg_0_63_9_11_i_4__0_n_0),
        .I1(alig_data[9]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_9_11),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5__0_n_0),
        .O(desc_data[9]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_9_11_i_2__0
       (.I0(RAM_reg_0_63_9_11_i_5__0_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5__0_n_0),
        .I3(alig_data[10]),
        .I4(p_1_in46_in),
        .I5(RAM_reg_192_255_9_11),
        .O(desc_data[10]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_3__0
       (.I0(RAM_reg_0_63_9_11_i_6__0_n_0),
        .I1(alig_data[11]),
        .I2(scram_enable),
        .I3(p_1_in46_in),
        .I4(p_1_in48_in),
        .I5(RAM_reg_0_63_6_8_i_5__0_n_0),
        .O(desc_data[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_4__0
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .O(RAM_reg_0_63_9_11_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_5__0
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .O(RAM_reg_0_63_9_11_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_6__0
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .O(RAM_reg_0_63_9_11_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[2]_i_1__0 
       (.I0(alig_ds019_out),
        .I1(alig_ds017_out),
        .I2(\alig_ds_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds021_out),
        .O(\alig_ds[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[3]_i_1__0 
       (.I0(alig_ds017_out),
        .I1(alig_ds0__0),
        .I2(alig_ds021_out),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds019_out),
        .O(\alig_ds[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_2__0 
       (.I0(comma_is_a[1]),
        .I1(\is_k_ds_reg[3] [2]),
        .I2(is_f_ds14_in),
        .O(alig_ds017_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_3__0 
       (.I0(\is_a_reg[3]_0 [1]),
        .I1(\is_k_ds_reg[3] [3]),
        .I2(is_f_ds16_in),
        .O(alig_ds0__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \alig_ds[3]_i_4__0 
       (.I0(comma_is_a__0),
        .I1(\is_k_ds_reg[3] [0]),
        .I2(\alig_ds[3]_i_6__0_n_0 ),
        .I3(\data_ds_reg[31]_1 [5]),
        .I4(\data_ds_reg[31]_1 [7]),
        .I5(\alig_ds[3]_i_7__0_n_0 ),
        .O(alig_ds021_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_5__0 
       (.I0(comma_is_a[0]),
        .I1(\is_k_ds_reg[3] [1]),
        .I2(is_f_ds12_in),
        .O(alig_ds019_out));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \alig_ds[3]_i_6__0 
       (.I0(\data_ds_reg[31]_1 [0]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [6]),
        .O(\alig_ds[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \alig_ds[3]_i_7__0 
       (.I0(\data_ds_reg[31]_1 [3]),
        .I1(\data_ds_reg[31]_1 [2]),
        .O(\alig_ds[3]_i_7__0_n_0 ));
  FDRE \alig_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [0]),
        .Q(alig_alig[0]),
        .R(1'b0));
  FDRE \alig_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [1]),
        .Q(alig_alig[1]),
        .R(1'b0));
  FDRE \alig_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[2]_i_1__0_n_0 ),
        .Q(alig_alig[2]),
        .R(1'b0));
  FDRE \alig_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[3]_i_1__0_n_0 ),
        .Q(alig_alig[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \alig_err_cnt[2]_i_1__0 
       (.I0(val_ds_reg_0),
        .I1(rst),
        .I2(active_lanes),
        .I3(alig_alig_ok),
        .O(SS));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    alig_err_i_1__0
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_err_i_2__0_n_0),
        .O(alig_err_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    alig_err_i_2__0
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_err_i_2__0_n_0));
  FDRE alig_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_err_i_1__0_n_0),
        .Q(alig_alig_err),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    alig_ok_i_1__0
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_ok_i_2__0_n_0),
        .O(alig_ok_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    alig_ok_i_2__0
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_ok_i_2__0_n_0));
  FDRE alig_ok_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_ok_i_1__0_n_0),
        .Q(alig_alig_ok),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [8]),
        .I1(\data_ds_reg[31]_1 [16]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [0]),
        .O(p_0_in__0[16]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [9]),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [1]),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [18]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [2]),
        .O(p_0_in__0[18]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [11]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [3]),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [4]),
        .O(p_0_in__0[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [13]),
        .I1(\data_ds_reg[31]_1 [21]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [5]),
        .O(p_0_in__0[21]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [22]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [6]),
        .O(p_0_in__0[22]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [7]),
        .O(p_0_in__0[23]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [16]),
        .I1(\data_ds_reg[31]_1 [24]),
        .I2(\data_ds_reg[31]_1 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [8]),
        .O(p_0_in__0[24]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [17]),
        .I1(\data_ds_reg[31]_1 [25]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [9]),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [26]),
        .I2(\data_ds_reg[31]_1 [2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [10]),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [19]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [11]),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [20]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [12]),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [21]),
        .I1(\data_ds_reg[31]_1 [29]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [13]),
        .O(p_0_in__0[29]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__1 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [30]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [14]),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_1__0 
       (.I0(\data_ds_reg[31]_1 [23]),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [15]),
        .O(p_0_in__0[31]));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [0]),
        .Q(alig_data[0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [10]),
        .Q(alig_data[10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [11]),
        .Q(alig_data[11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [12]),
        .Q(alig_data[12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [13]),
        .Q(alig_data[13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [14]),
        .Q(alig_data[14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [15]),
        .Q(alig_data[15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[16]),
        .Q(alig_data[16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[17]),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[18]),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[19]),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [1]),
        .Q(alig_data[1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[20]),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[21]),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[22]),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[23]),
        .Q(alig_data[23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[24]),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[25]),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[26]),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[27]),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[28]),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[29]),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [2]),
        .Q(alig_data[2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[30]),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[31]),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [3]),
        .Q(alig_data[3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [4]),
        .Q(alig_data[4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [5]),
        .Q(alig_data[5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [6]),
        .Q(alig_data[6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [7]),
        .Q(alig_data[7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [8]),
        .Q(alig_data[8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [9]),
        .Q(alig_data[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[2]_i_1__0 
       (.I0(\deb_stat_reg[3]_0 [0]),
        .I1(started_ila_reg_0),
        .O(\deb_stat_reg[3] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[3]_i_2__0 
       (.I0(\deb_stat_reg[3]_0 [1]),
        .I1(alig_deb_data),
        .O(\deb_stat_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \efcnt[7]_i_1__0 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(rdy_us_reg_0),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \emcnt[9]_i_1__0 
       (.I0(buf_rst),
        .I1(rdy_us_reg_0),
        .O(buf_rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \eof_int[3]_i_1__0 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .I4(rdy_us_reg_0),
        .O(E));
  FDRE \eomf_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [0]),
        .Q(eomf_d[0]),
        .R(1'b0));
  FDRE \eomf_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [1]),
        .Q(eomf_d[1]),
        .R(1'b0));
  FDRE \eomf_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [2]),
        .Q(eomf_d[2]),
        .R(1'b0));
  FDRE \eomf_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [3]),
        .Q(eomf_d[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_12__0 
       (.I0(comma_is_r[0]),
        .I1(comma_is_q[1]),
        .O(\data_d1_reg[15] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \err_ds[3]_i_5__0 
       (.I0(p_0_in[0]),
        .I1(started_ila_reg_0),
        .I2(\is_k_reg[2]_1 ),
        .I3(\is_k_reg[2]_0 ),
        .I4(comma_is_r__0),
        .O(shift_mux__1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \err_ds[3]_i_6__0 
       (.I0(p_0_in[1]),
        .I1(started_ila_reg_0),
        .I2(shift),
        .O(shift_mux__1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_8__0 
       (.I0(comma_is_r[1]),
        .I1(comma_is_q[2]),
        .O(\data_d1_reg[23] ));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_9__0 
       (.I0(comma_is_r__0),
        .I1(comma_is_q[0]),
        .O(\data_d1_reg[7] ));
  FDRE \err_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [0]),
        .Q(\err_ds_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \err_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [1]),
        .Q(\err_ds_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \err_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [2]),
        .Q(\err_ds_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \err_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [3]),
        .Q(\err_ds_reg[3]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    err_rep_i_1__0
       (.I0(\errs_c/any_unex_err__2 ),
        .I1(any_notb_err__2),
        .I2(any_disp_err__2),
        .I3(val_ds_reg_0),
        .I4(rst),
        .I5(active_lanes),
        .O(val_ds_reg_1));
  LUT3 #(
    .INIT(8'h40)) 
    \fil_lvl[7]_i_1__0 
       (.I0(read),
        .I1(val_ds_reg_0),
        .I2(first_val),
        .O(rdy_ds_reg));
  FDSE first_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(first),
        .S(buf_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_3__0 
       (.I0(\is_q_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [9]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_q[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_4__0 
       (.I0(\is_q_reg[2]_2 ),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_q[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[3]_i_1__0 
       (.I0(Q),
        .I1(\inv_ds_reg[3] [3]),
        .O(comma_is_e));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[2]_i_1__0 
       (.I0(comma_is_a[0]),
        .I1(comma_is_a[1]),
        .I2(\is_a_reg[3]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a__0),
        .O(\is_a[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[3]_i_1__0 
       (.I0(comma_is_a[1]),
        .I1(\is_a_reg[3]_0 [1]),
        .I2(comma_is_a__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[0]),
        .O(\is_a[3]_i_1__0_n_0 ));
  FDRE \is_a_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [0]),
        .Q(is_a[0]),
        .R(1'b0));
  FDRE \is_a_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [1]),
        .Q(is_a[1]),
        .R(1'b0));
  FDRE \is_a_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[2]_i_1__0_n_0 ),
        .Q(is_a[2]),
        .R(1'b0));
  FDRE \is_a_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[3]_i_1__0_n_0 ),
        .Q(is_a[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[1]_i_1__0 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [12]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\is_f_ds[1]_i_2__0_n_0 ),
        .O(is_f_ds12_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[1]_i_2__0 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(\is_f_ds[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[2]_i_1__0 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\is_f_ds[2]_i_2__0_n_0 ),
        .O(is_f_ds14_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[2]_i_2__0 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [21]),
        .O(\is_f_ds[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[3]_i_1__0 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [25]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\is_f_ds[3]_i_2__0_n_0 ),
        .O(is_f_ds16_in));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[3]_i_2__0 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [29]),
        .O(\is_f_ds[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[2]_i_1__0 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[0]),
        .O(\is_k[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[3]_i_1__0 
       (.I0(comma_is_k[2]),
        .I1(comma_is_k[3]),
        .I2(comma_is_k[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[1]),
        .O(\is_k[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[0]_i_1__0 
       (.I0(\is_k_ds[0]_i_2__0_n_0 ),
        .I1(\is_k_ds[0]_i_3__0_n_0 ),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\inv_ds_reg[3] [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_k[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[0]_i_2__0 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [3]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(\data_ds_reg[31]_1 [4]),
        .O(\is_k_ds[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[0]_i_3__0 
       (.I0(\data_ds_reg[31]_1 [6]),
        .I1(\data_ds_reg[31]_1 [1]),
        .O(\is_k_ds[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[1]_i_1__0 
       (.I0(\data_d1_reg[10] ),
        .I1(\is_k_ds[1]_i_3__0_n_0 ),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\inv_ds_reg[3] [1]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_k[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[1]_i_2__0 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [13]),
        .I3(\data_ds_reg[31]_1 [12]),
        .O(\data_d1_reg[10] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[1]_i_3__0 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [9]),
        .O(\is_k_ds[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[2]_i_1__0 
       (.I0(\data_d1_reg[18] ),
        .I1(\is_k_ds[2]_i_3__0_n_0 ),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\inv_ds_reg[3] [2]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_k[2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[2]_i_2__0 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [21]),
        .I3(\data_ds_reg[31]_1 [20]),
        .O(\data_d1_reg[18] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[2]_i_3__0 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [17]),
        .O(\is_k_ds[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[3]_i_1__0 
       (.I0(\data_d1_reg[26] ),
        .I1(\is_k_ds[3]_i_3__0_n_0 ),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\inv_ds_reg[3] [3]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_k[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[3]_i_2__0 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [29]),
        .I3(\data_ds_reg[31]_1 [28]),
        .O(\data_d1_reg[26] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[3]_i_3__0 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [25]),
        .O(\is_k_ds[3]_i_3__0_n_0 ));
  FDRE \is_k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [0]),
        .Q(is_k[0]),
        .R(1'b0));
  FDRE \is_k_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [1]),
        .Q(is_k[1]),
        .R(1'b0));
  FDRE \is_k_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[2]_i_1__0_n_0 ),
        .Q(is_k[2]),
        .R(1'b0));
  FDRE \is_k_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[3]_i_1__0_n_0 ),
        .Q(is_k[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[2]_i_1__0 
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[2]),
        .I2(\is_q_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[0]),
        .O(\is_q[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[3]_i_1__0 
       (.I0(comma_is_q[2]),
        .I1(\is_q_reg[3]_0 ),
        .I2(comma_is_q[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[1]),
        .O(\is_q[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_q_ds[0]_i_1__0 
       (.I0(\is_q_ds[0]_i_2__0_n_0 ),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_q[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[0]_i_2__0 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [3]),
        .O(\is_q_ds[0]_i_2__0_n_0 ));
  FDRE \is_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [0]),
        .Q(is_q[0]),
        .R(1'b0));
  FDRE \is_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [1]),
        .Q(is_q[1]),
        .R(1'b0));
  FDRE \is_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[2]_i_1__0_n_0 ),
        .Q(is_q[2]),
        .R(1'b0));
  FDRE \is_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[3]_i_1__0_n_0 ),
        .Q(is_q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[2]_i_1__0 
       (.I0(comma_is_r[0]),
        .I1(comma_is_r[1]),
        .I2(\is_r_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r__0),
        .O(\is_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[3]_i_1__0 
       (.I0(comma_is_r[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[0]),
        .O(\is_r[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_2__0 
       (.I0(\is_r_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [17]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_r[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_3__0 
       (.I0(\is_r_reg[3]_0 ),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [30]),
        .I3(\data_ds_reg[31]_1 [25]),
        .I4(\data_ds_reg[31]_1 [29]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_r[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_4__0 
       (.I0(\is_r[3]_i_6__0_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [1]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_r__0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_5__0 
       (.I0(\data_d1_reg[12] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [9]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_r[0]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r[3]_i_6__0 
       (.I0(\data_ds_reg[31]_1 [4]),
        .I1(\data_ds_reg[31]_1 [0]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(\data_ds_reg[31]_1 [2]),
        .O(\is_r[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[1]_i_3__0 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [8]),
        .I2(\data_ds_reg[31]_1 [11]),
        .I3(\data_ds_reg[31]_1 [10]),
        .O(\data_d1_reg[12] ));
  FDRE \is_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [0]),
        .Q(is_r[0]),
        .R(1'b0));
  FDRE \is_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [1]),
        .Q(is_r[1]),
        .R(1'b0));
  FDRE \is_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[2]_i_1__0_n_0 ),
        .Q(is_r[2]),
        .R(1'b0));
  FDRE \is_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[3]_i_1__0_n_0 ),
        .Q(is_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[0]_i_1__0 
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .I4(\last_oof[7]_i_2__0_n_0 ),
        .I5(\last_oof[0]_i_2__0_n_0 ),
        .O(\last_oof_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[0]_i_2__0 
       (.I0(\data_ds_reg[31]_0 [6]),
        .I1(\last_oof[7]_i_4__0_n_0 ),
        .I2(\last_oof[7]_i_5__0_n_0 ),
        .I3(alig_data[16]),
        .I4(alig_data[8]),
        .I5(\last_oof[7]_i_6__0_n_0 ),
        .O(\last_oof[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[1]_i_1__0 
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .I4(\last_oof[7]_i_2__0_n_0 ),
        .I5(\last_oof[1]_i_2__0_n_0 ),
        .O(\last_oof_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[1]_i_2__0 
       (.I0(\data_ds_reg[31]_0 [7]),
        .I1(\last_oof[7]_i_4__0_n_0 ),
        .I2(\last_oof[7]_i_5__0_n_0 ),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[9]),
        .I5(\last_oof[7]_i_6__0_n_0 ),
        .O(\last_oof[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[2]_i_1__0 
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .I4(\last_oof[7]_i_2__0_n_0 ),
        .I5(\last_oof[2]_i_2__0_n_0 ),
        .O(\last_oof_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[2]_i_2__0 
       (.I0(\data_ds_reg[31]_0 [8]),
        .I1(\last_oof[7]_i_4__0_n_0 ),
        .I2(\last_oof[7]_i_5__0_n_0 ),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[10]),
        .I5(\last_oof[7]_i_6__0_n_0 ),
        .O(\last_oof[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[3]_i_1__0 
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .I4(\last_oof[7]_i_2__0_n_0 ),
        .I5(\last_oof[3]_i_2__0_n_0 ),
        .O(\last_oof_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[3]_i_2__0 
       (.I0(\data_ds_reg[31]_0 [9]),
        .I1(\last_oof[7]_i_4__0_n_0 ),
        .I2(\last_oof[7]_i_5__0_n_0 ),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[11]),
        .I5(\last_oof[7]_i_6__0_n_0 ),
        .O(\last_oof[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[4]_i_1__0 
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .I4(\last_oof[7]_i_2__0_n_0 ),
        .I5(\last_oof[4]_i_2__0_n_0 ),
        .O(\last_oof_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[4]_i_2__0 
       (.I0(\data_ds_reg[31]_0 [10]),
        .I1(\last_oof[7]_i_4__0_n_0 ),
        .I2(\last_oof[7]_i_5__0_n_0 ),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[12]),
        .I5(\last_oof[7]_i_6__0_n_0 ),
        .O(\last_oof[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[5]_i_1__0 
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .I4(\last_oof[7]_i_2__0_n_0 ),
        .I5(\last_oof[5]_i_2__0_n_0 ),
        .O(\last_oof_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[5]_i_2__0 
       (.I0(\data_ds_reg[31]_0 [11]),
        .I1(\last_oof[7]_i_4__0_n_0 ),
        .I2(\last_oof[7]_i_5__0_n_0 ),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[13]),
        .I5(\last_oof[7]_i_6__0_n_0 ),
        .O(\last_oof[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[6]_i_1__0 
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .I4(\last_oof[7]_i_2__0_n_0 ),
        .I5(\last_oof[6]_i_2__0_n_0 ),
        .O(\last_oof_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[6]_i_2__0 
       (.I0(\data_ds_reg[31]_0 [12]),
        .I1(\last_oof[7]_i_4__0_n_0 ),
        .I2(\last_oof[7]_i_5__0_n_0 ),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[14]),
        .I5(\last_oof[7]_i_6__0_n_0 ),
        .O(\last_oof[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[7]_i_1__0 
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .I4(\last_oof[7]_i_2__0_n_0 ),
        .I5(\last_oof[7]_i_3__0_n_0 ),
        .O(\last_oof_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \last_oof[7]_i_2__0 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[7]_i_3__0 
       (.I0(\data_ds_reg[31]_0 [13]),
        .I1(\last_oof[7]_i_4__0_n_0 ),
        .I2(\last_oof[7]_i_5__0_n_0 ),
        .I3(alig_data[23]),
        .I4(alig_data[15]),
        .I5(\last_oof[7]_i_6__0_n_0 ),
        .O(\last_oof[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \last_oof[7]_i_4__0 
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .O(\last_oof[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \last_oof[7]_i_5__0 
       (.I0(alig_pred[3]),
        .I1(alig_alig[3]),
        .I2(alig_pred[2]),
        .I3(alig_alig[2]),
        .O(\last_oof[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h4044404400004044)) 
    \last_oof[7]_i_6__0 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_3__0 
       (.I0(\data_d1_reg[10] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [14]),
        .I4(\data_ds_reg[31]_1 [8]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_a[0]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_4__0 
       (.I0(\data_d1_reg[18] ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [22]),
        .I4(\data_ds_reg[31]_1 [16]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_a[1]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_5__0 
       (.I0(\is_k_ds[0]_i_2__0_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(\data_ds_reg[31]_1 [6]),
        .I4(\data_ds_reg[31]_1 [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_a__0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \offs_out[1]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .I3(p_0_in[1]),
        .O(offs));
  FDRE \offs_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\offs_out_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \offs_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(offs),
        .Q(\offs_out_reg[1]_0 [1]),
        .R(1'b0));
  FDRE offs_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data0),
        .Q(\lane_offs_val[1]_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ovr_i_4__0
       (.I0(val_ds_reg_0),
        .I1(read),
        .O(fil_lvl1));
  FDRE \pred_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [0]),
        .Q(alig_pred[0]),
        .R(1'b0));
  FDRE \pred_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [1]),
        .Q(alig_pred[1]),
        .R(1'b0));
  FDRE \pred_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [2]),
        .Q(alig_pred[2]),
        .R(1'b0));
  FDRE \pred_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [3]),
        .Q(alig_pred[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    rdy_us_i_1__0
       (.I0(alig_deb_data),
        .I1(start_data__5),
        .I2(support_lane_sync),
        .I3(started_ila_reg_0),
        .I4(start_ila__1),
        .I5(first),
        .O(rdy_us_i_1__0_n_0));
  FDRE rdy_us_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_us_i_1__0_n_0),
        .Q(rdy_us_reg_0),
        .R(buf_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \scram_r[8]_i_1__0 
       (.I0(alig_data[16]),
        .I1(scram_enable),
        .O(\data_ds_reg[16]_0 ));
  FDRE \shift_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[0]_0 ),
        .Q(p_0_in[0]),
        .R(buf_rst));
  FDRE \shift_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[1]_0 ),
        .Q(p_0_in[1]),
        .R(buf_rst));
  LUT5 #(
    .INIT(32'h40F04040)) 
    started_data_i_4__0
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r[1]),
        .I4(comma_is_a[0]),
        .O(started_ila_reg_3));
  FDRE started_data_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data_reg_0),
        .Q(alig_deb_data),
        .R(buf_rst));
  FDRE started_ila_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_ila_reg_5),
        .Q(started_ila_reg_0),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[2]_i_1__0 
       (.I0(p_240_out),
        .I1(val_ds_reg_0),
        .I2(\errs_c/any_unex_err__2 ),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[2]_i_2__0 
       (.I0(alig_unex_err[1]),
        .I1(alig_unex_err[0]),
        .I2(alig_unex_err[3]),
        .I3(alig_unex_err[2]),
        .O(\errs_c/any_unex_err__2 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[0]_i_1__0 
       (.I0(is_r[0]),
        .I1(is_a[0]),
        .I2(eomf_d[0]),
        .I3(is_k[0]),
        .I4(is_q[0]),
        .O(unex_err0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[1]_i_1__0 
       (.I0(is_r[1]),
        .I1(is_a[1]),
        .I2(eomf_d[1]),
        .I3(is_k[1]),
        .I4(is_q[1]),
        .O(unex_err0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[2]_i_1__0 
       (.I0(is_r[2]),
        .I1(is_a[2]),
        .I2(eomf_d[2]),
        .I3(is_k[2]),
        .I4(is_q[2]),
        .O(unex_err0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[3]_i_1__0 
       (.I0(is_r[3]),
        .I1(is_a[3]),
        .I2(eomf_d[3]),
        .I3(is_k[3]),
        .I4(is_q[3]),
        .O(unex_err0[3]));
  FDRE \unex_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[0]),
        .Q(alig_unex_err[0]),
        .R(1'b0));
  FDRE \unex_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[1]),
        .Q(alig_unex_err[1]),
        .R(1'b0));
  FDRE \unex_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[2]),
        .Q(alig_unex_err[2]),
        .R(1'b0));
  FDRE \unex_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[3]),
        .Q(alig_unex_err[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    val_ds_i_10__0
       (.I0(\data_ds_reg[31]_1 [7]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .O(val_ds_i_10__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    val_ds_i_11__0
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [14]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(val_ds_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4D3F0000)) 
    val_ds_i_1__1
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in__1[0]),
        .I4(start_data__5),
        .I5(alig_deb_data),
        .O(val_ds0));
  LUT5 #(
    .INIT(32'h44F40000)) 
    val_ds_i_4__0
       (.I0(comma_is_r[1]),
        .I1(comma_is_a[0]),
        .I2(comma_is_a__0),
        .I3(comma_is_r[0]),
        .I4(started_ila_reg_0),
        .O(started_ila_reg_1));
  LUT5 #(
    .INIT(32'hBF0FBFBF)) 
    val_ds_i_5__0
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r__0),
        .I4(\is_a_reg[3]_0 [0]),
        .O(started_ila_reg_4));
  LUT6 #(
    .INIT(64'h00B0FFFFBBBBFFFF)) 
    val_ds_i_7__0
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(comma_is_a[0]),
        .I3(comma_is_r[1]),
        .I4(started_ila_reg_0),
        .I5(val_ds_i_9__0_n_0),
        .O(started_ila_reg_2));
  LUT6 #(
    .INIT(64'h0202020202020002)) 
    val_ds_i_9__0
       (.I0(\is_k_ds_reg[3] [0]),
        .I1(val_ds_i_10__0_n_0),
        .I2(\is_k_ds[0]_i_2__0_n_0 ),
        .I3(\is_k_ds_reg[3] [1]),
        .I4(val_ds_i_11__0_n_0),
        .I5(\data_d1_reg[12] ),
        .O(val_ds_i_9__0_n_0));
  FDRE val_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(val_ds0),
        .Q(val_ds_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wr_addr[7]_i_1__0 
       (.I0(buf_rst),
        .I1(val_ds_reg_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_32_86
   (val_ds_reg_0,
    \lane_offs_val[0]_0 ,
    alig_alig_err,
    started_ila_reg_0,
    alig_deb_data,
    p_0_in,
    SR,
    comma_is_e,
    E,
    rdy_us_reg_0,
    buf_rst_reg,
    buf_rst_reg_0,
    comma_is_k,
    shift_mux__1,
    comma_is_q,
    comma_is_r,
    comma_is_r__0,
    comma_is_a,
    comma_is_a__0,
    alig_ds021_out,
    alig_ds019_out,
    rdy_ds_reg,
    fil_lvl1,
    val_ds_reg_1,
    SS,
    started_ila_reg_1,
    started_ila_reg_2,
    \data_d1_reg[12] ,
    \data_d1_reg[7] ,
    started_ila_reg_3,
    is_f_ds12_in,
    \data_d1_reg[10] ,
    \data_d1_reg[15] ,
    is_f_ds16_in,
    \data_d1_reg[26] ,
    started_ila_reg_4,
    is_f_ds14_in,
    \data_d1_reg[18] ,
    \data_d1_reg[23] ,
    \deb_stat_reg[3] ,
    \stat_reg[2] ,
    \err_ds_reg[3]_0 ,
    \data_ds_reg[31]_0 ,
    \offs_out_reg[1]_0 ,
    \last_oof_reg[7] ,
    desc_data,
    p_0_in21_in,
    clk,
    started_data0,
    buf_rst,
    started_ila_reg_5,
    started_data_reg_0,
    \shift_r_reg[1]_0 ,
    \shift_r_reg[0]_0 ,
    Q,
    \inv_ds_reg[3] ,
    \eof_int_reg[3] ,
    octets_per_frame,
    D,
    p_0_in__1,
    start_data__5,
    \is_k_reg[2]_0 ,
    \is_q_reg[2]_0 ,
    \is_q_reg[3]_0 ,
    \is_r_reg[2]_0 ,
    \is_a_reg[3]_0 ,
    \data_ds_reg[15]_0 ,
    \data_ds_reg[31]_1 ,
    comma_data,
    \alig_ds_reg[2]_0 ,
    \is_k_reg[2]_1 ,
    shift,
    read,
    first_val,
    any_notb_err__2,
    any_disp_err__2,
    rst,
    active_lanes,
    \is_k_ds_reg[3] ,
    \is_q_reg[2]_1 ,
    \is_q_reg[2]_2 ,
    \is_r_reg[2]_1 ,
    \is_r_reg[3]_0 ,
    \deb_stat_reg[3]_0 ,
    p_279_out,
    rxstatus_read,
    support_lane_sync,
    start_ila__1,
    \err_ds_reg[3]_1 ,
    \alig_ds_reg[1]_0 ,
    \pred_ds_reg[3]_0 ,
    \is_k_reg[1]_0 ,
    \is_q_reg[1]_0 ,
    \is_r_reg[1]_0 ,
    \eomf_d_reg[3]_0 ,
    \is_a_reg[1]_0 ,
    \last_oof_reg[7]_0 ,
    scram_enable,
    RAM_reg_192_255_9_11,
    p_1_in46_in,
    p_1_in48_in,
    p_1_in50_in,
    p_1_in52_in,
    p_1_in54_in,
    p_1_in56_in,
    p_1_in68_in,
    p_1_in70_in,
    p_1_in64_in,
    p_1_in66_in,
    p_1_in60_in,
    p_1_in62_in,
    p_1_in58_in,
    p_34_in);
  output val_ds_reg_0;
  output \lane_offs_val[0]_0 ;
  output alig_alig_err;
  output started_ila_reg_0;
  output alig_deb_data;
  output [1:0]p_0_in;
  output [0:0]SR;
  output [0:0]comma_is_e;
  output [0:0]E;
  output rdy_us_reg_0;
  output [0:0]buf_rst_reg;
  output [0:0]buf_rst_reg_0;
  output [3:0]comma_is_k;
  output [1:0]shift_mux__1;
  output [2:0]comma_is_q;
  output [2:0]comma_is_r;
  output [0:0]comma_is_r__0;
  output [1:0]comma_is_a;
  output [0:0]comma_is_a__0;
  output [0:0]alig_ds021_out;
  output [0:0]alig_ds019_out;
  output [0:0]rdy_ds_reg;
  output fil_lvl1;
  output val_ds_reg_1;
  output [0:0]SS;
  output started_ila_reg_1;
  output started_ila_reg_2;
  output \data_d1_reg[12] ;
  output \data_d1_reg[7] ;
  output started_ila_reg_3;
  output is_f_ds12_in;
  output \data_d1_reg[10] ;
  output \data_d1_reg[15] ;
  output is_f_ds16_in;
  output \data_d1_reg[26] ;
  output started_ila_reg_4;
  output is_f_ds14_in;
  output \data_d1_reg[18] ;
  output \data_d1_reg[23] ;
  output [1:0]\deb_stat_reg[3] ;
  output \stat_reg[2] ;
  output [3:0]\err_ds_reg[3]_0 ;
  output [13:0]\data_ds_reg[31]_0 ;
  output [1:0]\offs_out_reg[1]_0 ;
  output [7:0]\last_oof_reg[7] ;
  output [31:0]desc_data;
  output p_0_in21_in;
  input clk;
  input started_data0;
  input buf_rst;
  input started_ila_reg_5;
  input started_data_reg_0;
  input \shift_r_reg[1]_0 ;
  input \shift_r_reg[0]_0 ;
  input [0:0]Q;
  input [3:0]\inv_ds_reg[3] ;
  input \eof_int_reg[3] ;
  input [1:0]octets_per_frame;
  input [0:0]D;
  input [1:0]p_0_in__1;
  input start_data__5;
  input [0:0]\is_k_reg[2]_0 ;
  input \is_q_reg[2]_0 ;
  input [0:0]\is_q_reg[3]_0 ;
  input [0:0]\is_r_reg[2]_0 ;
  input [1:0]\is_a_reg[3]_0 ;
  input [15:0]\data_ds_reg[15]_0 ;
  input [31:0]\data_ds_reg[31]_1 ;
  input [7:0]comma_data;
  input [0:0]\alig_ds_reg[2]_0 ;
  input \is_k_reg[2]_1 ;
  input [0:0]shift;
  input read;
  input first_val;
  input any_notb_err__2;
  input any_disp_err__2;
  input rst;
  input [0:0]active_lanes;
  input [3:0]\is_k_ds_reg[3] ;
  input \is_q_reg[2]_1 ;
  input \is_q_reg[2]_2 ;
  input \is_r_reg[2]_1 ;
  input \is_r_reg[3]_0 ;
  input [1:0]\deb_stat_reg[3]_0 ;
  input [0:0]p_279_out;
  input rxstatus_read;
  input support_lane_sync;
  input start_ila__1;
  input [3:0]\err_ds_reg[3]_1 ;
  input [1:0]\alig_ds_reg[1]_0 ;
  input [3:0]\pred_ds_reg[3]_0 ;
  input [1:0]\is_k_reg[1]_0 ;
  input [1:0]\is_q_reg[1]_0 ;
  input [1:0]\is_r_reg[1]_0 ;
  input [3:0]\eomf_d_reg[3]_0 ;
  input [1:0]\is_a_reg[1]_0 ;
  input [7:0]\last_oof_reg[7]_0 ;
  input scram_enable;
  input RAM_reg_192_255_9_11;
  input p_1_in46_in;
  input p_1_in48_in;
  input p_1_in50_in;
  input p_1_in52_in;
  input p_1_in54_in;
  input p_1_in56_in;
  input p_1_in68_in;
  input p_1_in70_in;
  input p_1_in64_in;
  input p_1_in66_in;
  input p_1_in60_in;
  input p_1_in62_in;
  input p_1_in58_in;
  input p_34_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RAM_reg_0_63_0_2_i_5_n_0;
  wire RAM_reg_0_63_12_14_i_4_n_0;
  wire RAM_reg_0_63_12_14_i_5_n_0;
  wire RAM_reg_0_63_12_14_i_6_n_0;
  wire RAM_reg_0_63_15_17_i_4_n_0;
  wire RAM_reg_0_63_15_17_i_5_n_0;
  wire RAM_reg_0_63_15_17_i_6_n_0;
  wire RAM_reg_0_63_15_17_i_7_n_0;
  wire RAM_reg_0_63_15_17_i_8_n_0;
  wire RAM_reg_0_63_15_17_i_9_n_0;
  wire RAM_reg_0_63_18_20_i_4_n_0;
  wire RAM_reg_0_63_18_20_i_5_n_0;
  wire RAM_reg_0_63_18_20_i_6_n_0;
  wire RAM_reg_0_63_21_23_i_4_n_0;
  wire RAM_reg_0_63_21_23_i_5_n_0;
  wire RAM_reg_0_63_21_23_i_6_n_0;
  wire RAM_reg_0_63_24_26_i_10_n_0;
  wire RAM_reg_0_63_24_26_i_11_n_0;
  wire RAM_reg_0_63_24_26_i_4_n_0;
  wire RAM_reg_0_63_24_26_i_5_n_0;
  wire RAM_reg_0_63_24_26_i_6_n_0;
  wire RAM_reg_0_63_24_26_i_7_n_0;
  wire RAM_reg_0_63_24_26_i_8_n_0;
  wire RAM_reg_0_63_24_26_i_9_n_0;
  wire RAM_reg_0_63_27_29_i_4_n_0;
  wire RAM_reg_0_63_27_29_i_5_n_0;
  wire RAM_reg_0_63_27_29_i_6_n_0;
  wire RAM_reg_0_63_30_32_i_3_n_0;
  wire RAM_reg_0_63_30_32_i_4_n_0;
  wire RAM_reg_0_63_6_8_i_4_n_0;
  wire RAM_reg_0_63_6_8_i_5_n_0;
  wire RAM_reg_0_63_9_11_i_4_n_0;
  wire RAM_reg_0_63_9_11_i_5_n_0;
  wire RAM_reg_0_63_9_11_i_6_n_0;
  wire RAM_reg_192_255_9_11;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire [3:0]alig_alig;
  wire alig_alig_err;
  wire alig_alig_ok;
  wire [23:0]alig_data;
  wire alig_deb_data;
  wire [3:3]alig_ds017_out;
  wire [0:0]alig_ds019_out;
  wire [0:0]alig_ds021_out;
  wire [3:3]alig_ds0__0;
  wire \alig_ds[2]_i_1_n_0 ;
  wire \alig_ds[3]_i_1_n_0 ;
  wire \alig_ds[3]_i_6_n_0 ;
  wire \alig_ds[3]_i_7_n_0 ;
  wire [1:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\alig_ds_reg[2]_0 ;
  wire alig_err_i_1_n_0;
  wire alig_err_i_2_n_0;
  wire alig_ok_i_1_n_0;
  wire alig_ok_i_2_n_0;
  wire [3:0]alig_pred;
  wire [3:0]alig_unex_err;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire [0:0]buf_rst_reg;
  wire [0:0]buf_rst_reg_0;
  wire clk;
  wire [7:0]comma_data;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[12] ;
  wire \data_d1_reg[15] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[23] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[7] ;
  wire [15:0]\data_ds_reg[15]_0 ;
  wire [13:0]\data_ds_reg[31]_0 ;
  wire [31:0]\data_ds_reg[31]_1 ;
  wire [1:0]\deb_stat_reg[3] ;
  wire [1:0]\deb_stat_reg[3]_0 ;
  wire [31:0]desc_data;
  wire \eof_int_reg[3] ;
  wire [3:0]eomf_d;
  wire [3:0]\eomf_d_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_0 ;
  wire [3:0]\err_ds_reg[3]_1 ;
  wire \errs_c/any_unex_err__2 ;
  wire fil_lvl1;
  wire first;
  wire first_val;
  wire [3:0]\inv_ds_reg[3] ;
  wire [3:0]is_a;
  wire \is_a[2]_i_1_n_0 ;
  wire \is_a[3]_i_1_n_0 ;
  wire [1:0]\is_a_reg[1]_0 ;
  wire [1:0]\is_a_reg[3]_0 ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire \is_f_ds[1]_i_2_n_0 ;
  wire \is_f_ds[2]_i_2_n_0 ;
  wire \is_f_ds[3]_i_2_n_0 ;
  wire [3:0]is_k;
  wire \is_k[2]_i_1_n_0 ;
  wire \is_k[3]_i_1_n_0 ;
  wire \is_k_ds[0]_i_2_n_0 ;
  wire \is_k_ds[0]_i_3_n_0 ;
  wire \is_k_ds[1]_i_3_n_0 ;
  wire \is_k_ds[2]_i_3_n_0 ;
  wire \is_k_ds[3]_i_3_n_0 ;
  wire [3:0]\is_k_ds_reg[3] ;
  wire [1:0]\is_k_reg[1]_0 ;
  wire [0:0]\is_k_reg[2]_0 ;
  wire \is_k_reg[2]_1 ;
  wire [3:0]is_q;
  wire \is_q[2]_i_1_n_0 ;
  wire \is_q[3]_i_1_n_0 ;
  wire \is_q_ds[0]_i_2_n_0 ;
  wire [1:0]\is_q_reg[1]_0 ;
  wire \is_q_reg[2]_0 ;
  wire \is_q_reg[2]_1 ;
  wire \is_q_reg[2]_2 ;
  wire [0:0]\is_q_reg[3]_0 ;
  wire [3:0]is_r;
  wire \is_r[2]_i_1_n_0 ;
  wire \is_r[3]_i_1_n_0 ;
  wire \is_r[3]_i_6_n_0 ;
  wire [1:0]\is_r_reg[1]_0 ;
  wire [0:0]\is_r_reg[2]_0 ;
  wire \is_r_reg[2]_1 ;
  wire \is_r_reg[3]_0 ;
  wire \lane_offs_val[0]_0 ;
  wire \last_oof[0]_i_2_n_0 ;
  wire \last_oof[1]_i_2_n_0 ;
  wire \last_oof[2]_i_2_n_0 ;
  wire \last_oof[3]_i_2_n_0 ;
  wire \last_oof[4]_i_2_n_0 ;
  wire \last_oof[5]_i_2_n_0 ;
  wire \last_oof[6]_i_2_n_0 ;
  wire \last_oof[7]_i_2_n_0 ;
  wire \last_oof[7]_i_3_n_0 ;
  wire \last_oof[7]_i_4_n_0 ;
  wire \last_oof[7]_i_5_n_0 ;
  wire \last_oof[7]_i_6_n_0 ;
  wire [7:0]\last_oof_reg[7] ;
  wire [7:0]\last_oof_reg[7]_0 ;
  wire [1:0]octets_per_frame;
  wire [1:1]offs;
  wire [1:0]\offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire p_0_in21_in;
  wire [31:16]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in60_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [0:0]p_279_out;
  wire p_34_in;
  wire [3:0]\pred_ds_reg[3]_0 ;
  wire [0:0]rdy_ds_reg;
  wire rdy_us_i_1_n_0;
  wire rdy_us_reg_0;
  wire read;
  wire rst;
  wire rxstatus_read;
  wire scram_enable;
  wire [0:0]shift;
  wire [1:0]shift_mux__1;
  wire \shift_r_reg[0]_0 ;
  wire \shift_r_reg[1]_0 ;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_reg_0;
  wire started_ila_reg_0;
  wire started_ila_reg_1;
  wire started_ila_reg_2;
  wire started_ila_reg_3;
  wire started_ila_reg_4;
  wire started_ila_reg_5;
  wire \stat_reg[2] ;
  wire support_lane_sync;
  wire [3:0]unex_err0;
  wire val_ds0;
  wire val_ds_i_10_n_0;
  wire val_ds_i_11_n_0;
  wire val_ds_i_9_n_0;
  wire val_ds_reg_0;
  wire val_ds_reg_1;

  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_1
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_data[0]),
        .I2(scram_enable),
        .I3(p_1_in56_in),
        .I4(p_1_in58_in),
        .I5(RAM_reg_0_63_0_2_i_5_n_0),
        .O(desc_data[0]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_0_2_i_2
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5_n_0),
        .I3(alig_data[1]),
        .I4(p_1_in60_in),
        .I5(p_1_in58_in),
        .O(desc_data[1]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_0_2_i_3
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_data[2]),
        .I2(scram_enable),
        .I3(p_1_in60_in),
        .I4(p_1_in62_in),
        .I5(RAM_reg_0_63_0_2_i_5_n_0),
        .O(desc_data[2]));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_0_2_i_5
       (.I0(alig_pred[0]),
        .I1(alig_alig[0]),
        .O(RAM_reg_0_63_0_2_i_5_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_12_14_i_1
       (.I0(RAM_reg_0_63_12_14_i_4_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5_n_0),
        .I3(alig_data[12]),
        .I4(p_1_in50_in),
        .I5(p_1_in48_in),
        .O(desc_data[12]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_12_14_i_2
       (.I0(RAM_reg_0_63_12_14_i_5_n_0),
        .I1(alig_data[13]),
        .I2(scram_enable),
        .I3(p_1_in50_in),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5_n_0),
        .O(desc_data[13]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_12_14_i_3
       (.I0(RAM_reg_0_63_12_14_i_6_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[14]),
        .I4(p_1_in52_in),
        .I5(RAM_reg_0_63_6_8_i_5_n_0),
        .O(desc_data[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_4
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .O(RAM_reg_0_63_12_14_i_4_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_5
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .O(RAM_reg_0_63_12_14_i_5_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_12_14_i_6
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .O(RAM_reg_0_63_12_14_i_6_n_0));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_15_17_i_1
       (.I0(RAM_reg_0_63_15_17_i_4_n_0),
        .I1(scram_enable),
        .I2(p_1_in54_in),
        .I3(alig_data[15]),
        .I4(p_1_in56_in),
        .I5(RAM_reg_0_63_6_8_i_5_n_0),
        .O(desc_data[15]));
  LUT5 #(
    .INIT(32'hEAAEAEEA)) 
    RAM_reg_0_63_15_17_i_2
       (.I0(RAM_reg_0_63_15_17_i_5_n_0),
        .I1(scram_enable),
        .I2(alig_data[16]),
        .I3(alig_data[15]),
        .I4(alig_data[14]),
        .O(desc_data[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_15_17_i_3
       (.I0(RAM_reg_0_63_15_17_i_6_n_0),
        .I1(RAM_reg_0_63_15_17_i_7_n_0),
        .I2(alig_data[9]),
        .I3(RAM_reg_0_63_9_11_i_4_n_0),
        .I4(RAM_reg_0_63_15_17_i_8_n_0),
        .O(desc_data[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_15_17_i_4
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .O(RAM_reg_0_63_15_17_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_15_17_i_5
       (.I0(RAM_reg_0_63_15_17_i_9_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_15_17_i_7_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4_n_0),
        .I5(RAM_reg_0_63_15_17_i_8_n_0),
        .O(RAM_reg_0_63_15_17_i_5_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_15_17_i_6
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[15]),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_15_17_i_6_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_15_17_i_7
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_7_n_0));
  LUT5 #(
    .INIT(32'h40400040)) 
    RAM_reg_0_63_15_17_i_8
       (.I0(scram_enable),
        .I1(alig_pred[2]),
        .I2(alig_alig[2]),
        .I3(alig_pred[1]),
        .I4(alig_alig[1]),
        .O(RAM_reg_0_63_15_17_i_8_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_15_17_i_9
       (.I0(alig_alig[2]),
        .I1(alig_pred[2]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_15_17_i_9_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_1
       (.I0(RAM_reg_0_63_18_20_i_4_n_0),
        .I1(RAM_reg_0_63_15_17_i_7_n_0),
        .I2(alig_data[10]),
        .I3(RAM_reg_0_63_9_11_i_5_n_0),
        .I4(RAM_reg_0_63_15_17_i_8_n_0),
        .O(desc_data[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_2
       (.I0(RAM_reg_0_63_18_20_i_5_n_0),
        .I1(RAM_reg_0_63_15_17_i_7_n_0),
        .I2(alig_data[11]),
        .I3(RAM_reg_0_63_9_11_i_6_n_0),
        .I4(RAM_reg_0_63_15_17_i_8_n_0),
        .O(desc_data[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_18_20_i_3
       (.I0(RAM_reg_0_63_18_20_i_6_n_0),
        .I1(RAM_reg_0_63_15_17_i_7_n_0),
        .I2(alig_data[12]),
        .I3(RAM_reg_0_63_12_14_i_4_n_0),
        .I4(RAM_reg_0_63_15_17_i_8_n_0),
        .O(desc_data[20]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_4
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[0]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_4_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_5
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[1]),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_5_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_18_20_i_6
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[2]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_18_20_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_1
       (.I0(RAM_reg_0_63_21_23_i_4_n_0),
        .I1(RAM_reg_0_63_15_17_i_7_n_0),
        .I2(alig_data[13]),
        .I3(RAM_reg_0_63_12_14_i_5_n_0),
        .I4(RAM_reg_0_63_15_17_i_8_n_0),
        .O(desc_data[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_2
       (.I0(RAM_reg_0_63_21_23_i_5_n_0),
        .I1(RAM_reg_0_63_15_17_i_7_n_0),
        .I2(alig_data[14]),
        .I3(RAM_reg_0_63_12_14_i_6_n_0),
        .I4(RAM_reg_0_63_15_17_i_8_n_0),
        .O(desc_data[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    RAM_reg_0_63_21_23_i_3
       (.I0(RAM_reg_0_63_21_23_i_6_n_0),
        .I1(RAM_reg_0_63_15_17_i_7_n_0),
        .I2(alig_data[15]),
        .I3(RAM_reg_0_63_15_17_i_4_n_0),
        .I4(RAM_reg_0_63_15_17_i_8_n_0),
        .O(desc_data[23]));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_4
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[3]),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_4_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_5
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[4]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_5_n_0));
  LUT6 #(
    .INIT(64'hF00F0FF077007700)) 
    RAM_reg_0_63_21_23_i_6
       (.I0(alig_pred[2]),
        .I1(alig_alig[2]),
        .I2(alig_data[5]),
        .I3(alig_data[23]),
        .I4(alig_data[6]),
        .I5(scram_enable),
        .O(RAM_reg_0_63_21_23_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_1
       (.I0(RAM_reg_0_63_24_26_i_4_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [6]),
        .I4(\data_ds_reg[31]_0 [5]),
        .I5(RAM_reg_0_63_24_26_i_5_n_0),
        .O(desc_data[24]));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    RAM_reg_0_63_24_26_i_10
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(RAM_reg_0_63_24_26_i_11_n_0),
        .I4(alig_alig[2]),
        .I5(alig_pred[2]),
        .O(RAM_reg_0_63_24_26_i_10_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    RAM_reg_0_63_24_26_i_11
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .O(RAM_reg_0_63_24_26_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_2
       (.I0(RAM_reg_0_63_24_26_i_6_n_0),
        .I1(scram_enable),
        .I2(alig_data[23]),
        .I3(\data_ds_reg[31]_0 [7]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5_n_0),
        .O(desc_data[25]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_24_26_i_3
       (.I0(RAM_reg_0_63_24_26_i_7_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [8]),
        .I4(alig_data[8]),
        .I5(RAM_reg_0_63_24_26_i_5_n_0),
        .O(desc_data[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_4
       (.I0(RAM_reg_0_63_24_26_i_8_n_0),
        .I1(alig_data[16]),
        .I2(RAM_reg_0_63_24_26_i_9_n_0),
        .I3(alig_data[8]),
        .I4(RAM_reg_0_63_6_8_i_4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10_n_0),
        .O(RAM_reg_0_63_24_26_i_4_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    RAM_reg_0_63_24_26_i_5
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .I2(scram_enable),
        .O(RAM_reg_0_63_24_26_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_6
       (.I0(RAM_reg_0_63_24_26_i_8_n_0),
        .I1(\data_ds_reg[31]_0 [0]),
        .I2(RAM_reg_0_63_24_26_i_9_n_0),
        .I3(alig_data[9]),
        .I4(RAM_reg_0_63_9_11_i_4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10_n_0),
        .O(RAM_reg_0_63_24_26_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_24_26_i_7
       (.I0(RAM_reg_0_63_24_26_i_8_n_0),
        .I1(\data_ds_reg[31]_0 [1]),
        .I2(RAM_reg_0_63_24_26_i_9_n_0),
        .I3(alig_data[10]),
        .I4(RAM_reg_0_63_9_11_i_5_n_0),
        .I5(RAM_reg_0_63_24_26_i_10_n_0),
        .O(RAM_reg_0_63_24_26_i_7_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    RAM_reg_0_63_24_26_i_8
       (.I0(scram_enable),
        .I1(alig_pred[3]),
        .I2(alig_alig[3]),
        .I3(alig_pred[2]),
        .I4(alig_alig[2]),
        .O(RAM_reg_0_63_24_26_i_8_n_0));
  LUT6 #(
    .INIT(64'h0045000000000000)) 
    RAM_reg_0_63_24_26_i_9
       (.I0(RAM_reg_0_63_24_26_i_11_n_0),
        .I1(alig_alig[2]),
        .I2(alig_pred[2]),
        .I3(scram_enable),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(RAM_reg_0_63_24_26_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_1
       (.I0(RAM_reg_0_63_27_29_i_4_n_0),
        .I1(scram_enable),
        .I2(alig_data[9]),
        .I3(\data_ds_reg[31]_0 [9]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5_n_0),
        .O(desc_data[27]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_2
       (.I0(RAM_reg_0_63_27_29_i_5_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [10]),
        .I4(alig_data[10]),
        .I5(RAM_reg_0_63_24_26_i_5_n_0),
        .O(desc_data[28]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_27_29_i_3
       (.I0(RAM_reg_0_63_27_29_i_6_n_0),
        .I1(scram_enable),
        .I2(alig_data[11]),
        .I3(\data_ds_reg[31]_0 [11]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5_n_0),
        .O(desc_data[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_4
       (.I0(RAM_reg_0_63_24_26_i_8_n_0),
        .I1(\data_ds_reg[31]_0 [2]),
        .I2(RAM_reg_0_63_24_26_i_9_n_0),
        .I3(alig_data[11]),
        .I4(RAM_reg_0_63_9_11_i_6_n_0),
        .I5(RAM_reg_0_63_24_26_i_10_n_0),
        .O(RAM_reg_0_63_27_29_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_5
       (.I0(RAM_reg_0_63_24_26_i_8_n_0),
        .I1(\data_ds_reg[31]_0 [3]),
        .I2(RAM_reg_0_63_24_26_i_9_n_0),
        .I3(alig_data[12]),
        .I4(RAM_reg_0_63_12_14_i_4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10_n_0),
        .O(RAM_reg_0_63_27_29_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_27_29_i_6
       (.I0(RAM_reg_0_63_24_26_i_8_n_0),
        .I1(\data_ds_reg[31]_0 [4]),
        .I2(RAM_reg_0_63_24_26_i_9_n_0),
        .I3(alig_data[13]),
        .I4(RAM_reg_0_63_12_14_i_5_n_0),
        .I5(RAM_reg_0_63_24_26_i_10_n_0),
        .O(RAM_reg_0_63_27_29_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_1
       (.I0(RAM_reg_0_63_30_32_i_3_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [12]),
        .I4(alig_data[12]),
        .I5(RAM_reg_0_63_24_26_i_5_n_0),
        .O(desc_data[30]));
  LUT6 #(
    .INIT(64'hFFAEFFEAEAAEAEEA)) 
    RAM_reg_0_63_30_32_i_2
       (.I0(RAM_reg_0_63_30_32_i_4_n_0),
        .I1(scram_enable),
        .I2(alig_data[13]),
        .I3(\data_ds_reg[31]_0 [13]),
        .I4(alig_data[14]),
        .I5(RAM_reg_0_63_24_26_i_5_n_0),
        .O(desc_data[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_3
       (.I0(RAM_reg_0_63_24_26_i_8_n_0),
        .I1(\data_ds_reg[31]_0 [5]),
        .I2(RAM_reg_0_63_24_26_i_9_n_0),
        .I3(alig_data[14]),
        .I4(RAM_reg_0_63_12_14_i_6_n_0),
        .I5(RAM_reg_0_63_24_26_i_10_n_0),
        .O(RAM_reg_0_63_30_32_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    RAM_reg_0_63_30_32_i_4
       (.I0(RAM_reg_0_63_24_26_i_8_n_0),
        .I1(alig_data[23]),
        .I2(RAM_reg_0_63_24_26_i_9_n_0),
        .I3(alig_data[15]),
        .I4(RAM_reg_0_63_15_17_i_4_n_0),
        .I5(RAM_reg_0_63_24_26_i_10_n_0),
        .O(RAM_reg_0_63_30_32_i_4_n_0));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_1
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5_n_0),
        .I3(alig_data[3]),
        .I4(p_1_in64_in),
        .I5(p_1_in62_in),
        .O(desc_data[3]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_3_5_i_2
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_data[4]),
        .I2(scram_enable),
        .I3(p_1_in64_in),
        .I4(p_1_in66_in),
        .I5(RAM_reg_0_63_0_2_i_5_n_0),
        .O(desc_data[4]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_3_5_i_3
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5_n_0),
        .I3(alig_data[5]),
        .I4(p_1_in68_in),
        .I5(p_1_in66_in),
        .O(desc_data[5]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_6_8_i_1
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_data[6]),
        .I2(scram_enable),
        .I3(p_1_in68_in),
        .I4(p_1_in70_in),
        .I5(RAM_reg_0_63_0_2_i_5_n_0),
        .O(desc_data[6]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_6_8_i_2
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_0_2_i_5_n_0),
        .I3(alig_data[7]),
        .I4(p_34_in),
        .I5(p_1_in70_in),
        .O(desc_data[7]));
  LUT6 #(
    .INIT(64'hF30C3FC0E22E2EE2)) 
    RAM_reg_0_63_6_8_i_3
       (.I0(RAM_reg_0_63_6_8_i_4_n_0),
        .I1(scram_enable),
        .I2(alig_data[6]),
        .I3(alig_data[8]),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5_n_0),
        .O(desc_data[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_6_8_i_4
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .O(RAM_reg_0_63_6_8_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_0_63_6_8_i_5
       (.I0(alig_pred[1]),
        .I1(alig_alig[1]),
        .O(RAM_reg_0_63_6_8_i_5_n_0));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_1
       (.I0(RAM_reg_0_63_9_11_i_4_n_0),
        .I1(alig_data[9]),
        .I2(scram_enable),
        .I3(RAM_reg_192_255_9_11),
        .I4(alig_data[7]),
        .I5(RAM_reg_0_63_6_8_i_5_n_0),
        .O(desc_data[9]));
  LUT6 #(
    .INIT(64'hFE0232CE32CEFE02)) 
    RAM_reg_0_63_9_11_i_2
       (.I0(RAM_reg_0_63_9_11_i_5_n_0),
        .I1(scram_enable),
        .I2(RAM_reg_0_63_6_8_i_5_n_0),
        .I3(alig_data[10]),
        .I4(p_1_in46_in),
        .I5(RAM_reg_192_255_9_11),
        .O(desc_data[10]));
  LUT6 #(
    .INIT(64'hCC3C3CCCCA3A3ACA)) 
    RAM_reg_0_63_9_11_i_3
       (.I0(RAM_reg_0_63_9_11_i_6_n_0),
        .I1(alig_data[11]),
        .I2(scram_enable),
        .I3(p_1_in46_in),
        .I4(p_1_in48_in),
        .I5(RAM_reg_0_63_6_8_i_5_n_0),
        .O(desc_data[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_4
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .O(RAM_reg_0_63_9_11_i_4_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_5
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .O(RAM_reg_0_63_9_11_i_5_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    RAM_reg_0_63_9_11_i_6
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .O(RAM_reg_0_63_9_11_i_6_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[2]_i_1 
       (.I0(alig_ds019_out),
        .I1(alig_ds017_out),
        .I2(\alig_ds_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds021_out),
        .O(\alig_ds[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[3]_i_1 
       (.I0(alig_ds017_out),
        .I1(alig_ds0__0),
        .I2(alig_ds021_out),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(alig_ds019_out),
        .O(\alig_ds[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_2 
       (.I0(comma_is_a[1]),
        .I1(\is_k_ds_reg[3] [2]),
        .I2(is_f_ds14_in),
        .O(alig_ds017_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_3 
       (.I0(\is_a_reg[3]_0 [1]),
        .I1(\is_k_ds_reg[3] [3]),
        .I2(is_f_ds16_in),
        .O(alig_ds0__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \alig_ds[3]_i_4 
       (.I0(comma_is_a__0),
        .I1(\is_k_ds_reg[3] [0]),
        .I2(\alig_ds[3]_i_6_n_0 ),
        .I3(\data_ds_reg[31]_1 [5]),
        .I4(\data_ds_reg[31]_1 [7]),
        .I5(\alig_ds[3]_i_7_n_0 ),
        .O(alig_ds021_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \alig_ds[3]_i_5 
       (.I0(comma_is_a[0]),
        .I1(\is_k_ds_reg[3] [1]),
        .I2(is_f_ds12_in),
        .O(alig_ds019_out));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \alig_ds[3]_i_6 
       (.I0(\data_ds_reg[31]_1 [0]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [6]),
        .O(\alig_ds[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \alig_ds[3]_i_7 
       (.I0(\data_ds_reg[31]_1 [3]),
        .I1(\data_ds_reg[31]_1 [2]),
        .O(\alig_ds[3]_i_7_n_0 ));
  FDRE \alig_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [0]),
        .Q(alig_alig[0]),
        .R(1'b0));
  FDRE \alig_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds_reg[1]_0 [1]),
        .Q(alig_alig[1]),
        .R(1'b0));
  FDRE \alig_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[2]_i_1_n_0 ),
        .Q(alig_alig[2]),
        .R(1'b0));
  FDRE \alig_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_ds[3]_i_1_n_0 ),
        .Q(alig_alig[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \alig_err_cnt[2]_i_1 
       (.I0(val_ds_reg_0),
        .I1(rst),
        .I2(active_lanes),
        .I3(alig_alig_ok),
        .O(SS));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    alig_err_i_1
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_err_i_2_n_0),
        .O(alig_err_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    alig_err_i_2
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_err_i_2_n_0));
  FDRE alig_err_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_err_i_1_n_0),
        .Q(alig_alig_err),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    alig_ok_i_1
       (.I0(is_a[1]),
        .I1(eomf_d[1]),
        .I2(is_a[0]),
        .I3(eomf_d[0]),
        .I4(alig_ok_i_2_n_0),
        .O(alig_ok_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    alig_ok_i_2
       (.I0(eomf_d[2]),
        .I1(is_a[2]),
        .I2(eomf_d[3]),
        .I3(is_a[3]),
        .O(alig_ok_i_2_n_0));
  FDRE alig_ok_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_ok_i_1_n_0),
        .Q(alig_alig_ok),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1 
       (.I0(\data_ds_reg[31]_1 [8]),
        .I1(\data_ds_reg[31]_1 [16]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [0]),
        .O(p_0_in__0[16]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1 
       (.I0(\data_ds_reg[31]_1 [9]),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [1]),
        .O(p_0_in__0[17]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [18]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [2]),
        .O(p_0_in__0[18]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1 
       (.I0(\data_ds_reg[31]_1 [11]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [3]),
        .O(p_0_in__0[19]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [4]),
        .O(p_0_in__0[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1 
       (.I0(\data_ds_reg[31]_1 [13]),
        .I1(\data_ds_reg[31]_1 [21]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [5]),
        .O(p_0_in__0[21]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [22]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [6]),
        .O(p_0_in__0[22]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1 
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [7]),
        .O(p_0_in__0[23]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1 
       (.I0(\data_ds_reg[31]_1 [16]),
        .I1(\data_ds_reg[31]_1 [24]),
        .I2(\data_ds_reg[31]_1 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [8]),
        .O(p_0_in__0[24]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1 
       (.I0(\data_ds_reg[31]_1 [17]),
        .I1(\data_ds_reg[31]_1 [25]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [9]),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [26]),
        .I2(\data_ds_reg[31]_1 [2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [10]),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1 
       (.I0(\data_ds_reg[31]_1 [19]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [11]),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1 
       (.I0(\data_ds_reg[31]_1 [20]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [12]),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1 
       (.I0(\data_ds_reg[31]_1 [21]),
        .I1(\data_ds_reg[31]_1 [29]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [13]),
        .O(p_0_in__0[29]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [30]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [14]),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_1 
       (.I0(\data_ds_reg[31]_1 [23]),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\data_ds_reg[31]_1 [15]),
        .O(p_0_in__0[31]));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [0]),
        .Q(alig_data[0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [10]),
        .Q(alig_data[10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [11]),
        .Q(alig_data[11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [12]),
        .Q(alig_data[12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [13]),
        .Q(alig_data[13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [14]),
        .Q(alig_data[14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [15]),
        .Q(alig_data[15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[16]),
        .Q(alig_data[16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[17]),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[18]),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[19]),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [1]),
        .Q(alig_data[1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[20]),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[21]),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[22]),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[23]),
        .Q(alig_data[23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[24]),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[25]),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[26]),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[27]),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[28]),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[29]),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [2]),
        .Q(alig_data[2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[30]),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[31]),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [3]),
        .Q(alig_data[3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [4]),
        .Q(alig_data[4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [5]),
        .Q(alig_data[5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [6]),
        .Q(alig_data[6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [7]),
        .Q(alig_data[7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [8]),
        .Q(alig_data[8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_ds_reg[15]_0 [9]),
        .Q(alig_data[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[2]_i_1 
       (.I0(\deb_stat_reg[3]_0 [0]),
        .I1(started_ila_reg_0),
        .O(\deb_stat_reg[3] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \deb_stat[3]_i_2 
       (.I0(\deb_stat_reg[3]_0 [1]),
        .I1(alig_deb_data),
        .O(\deb_stat_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \efcnt[7]_i_1 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(rdy_us_reg_0),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \emcnt[9]_i_1 
       (.I0(buf_rst),
        .I1(rdy_us_reg_0),
        .O(buf_rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \eof_int[3]_i_1 
       (.I0(buf_rst),
        .I1(\eof_int_reg[3] ),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .I4(rdy_us_reg_0),
        .O(E));
  FDRE \eomf_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [0]),
        .Q(eomf_d[0]),
        .R(1'b0));
  FDRE \eomf_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [1]),
        .Q(eomf_d[1]),
        .R(1'b0));
  FDRE \eomf_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [2]),
        .Q(eomf_d[2]),
        .R(1'b0));
  FDRE \eomf_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_0 [3]),
        .Q(eomf_d[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_12 
       (.I0(comma_is_r[0]),
        .I1(comma_is_q[1]),
        .O(\data_d1_reg[15] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \err_ds[3]_i_5 
       (.I0(p_0_in[0]),
        .I1(started_ila_reg_0),
        .I2(\is_k_reg[2]_1 ),
        .I3(\is_k_reg[2]_0 ),
        .I4(comma_is_r__0),
        .O(shift_mux__1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \err_ds[3]_i_6 
       (.I0(p_0_in[1]),
        .I1(started_ila_reg_0),
        .I2(shift),
        .O(shift_mux__1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_8 
       (.I0(comma_is_r[1]),
        .I1(comma_is_q[2]),
        .O(\data_d1_reg[23] ));
  LUT2 #(
    .INIT(4'hE)) 
    \err_ds[3]_i_9 
       (.I0(comma_is_r__0),
        .I1(comma_is_q[0]),
        .O(\data_d1_reg[7] ));
  FDRE \err_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [0]),
        .Q(\err_ds_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \err_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [1]),
        .Q(\err_ds_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \err_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [2]),
        .Q(\err_ds_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \err_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\err_ds_reg[3]_1 [3]),
        .Q(\err_ds_reg[3]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    err_rep_i_1
       (.I0(\errs_c/any_unex_err__2 ),
        .I1(any_notb_err__2),
        .I2(any_disp_err__2),
        .I3(val_ds_reg_0),
        .I4(rst),
        .I5(active_lanes),
        .O(val_ds_reg_1));
  LUT3 #(
    .INIT(8'h40)) 
    \fil_lvl[7]_i_1 
       (.I0(read),
        .I1(val_ds_reg_0),
        .I2(first_val),
        .O(rdy_ds_reg));
  FDSE first_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(first),
        .S(buf_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_3 
       (.I0(\is_q_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [9]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_q[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_4 
       (.I0(\is_q_reg[2]_2 ),
        .I1(\data_ds_reg[31]_1 [17]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_q[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[3]_i_1 
       (.I0(Q),
        .I1(\inv_ds_reg[3] [3]),
        .O(comma_is_e));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[2]_i_1 
       (.I0(comma_is_a[0]),
        .I1(comma_is_a[1]),
        .I2(\is_a_reg[3]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a__0),
        .O(\is_a[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[3]_i_1 
       (.I0(comma_is_a[1]),
        .I1(\is_a_reg[3]_0 [1]),
        .I2(comma_is_a__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[0]),
        .O(\is_a[3]_i_1_n_0 ));
  FDRE \is_a_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [0]),
        .Q(is_a[0]),
        .R(1'b0));
  FDRE \is_a_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a_reg[1]_0 [1]),
        .Q(is_a[1]),
        .R(1'b0));
  FDRE \is_a_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[2]_i_1_n_0 ),
        .Q(is_a[2]),
        .R(1'b0));
  FDRE \is_a_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_a[3]_i_1_n_0 ),
        .Q(is_a[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[1]_i_1 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [12]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\is_f_ds[1]_i_2_n_0 ),
        .O(is_f_ds12_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[1]_i_2 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(\is_f_ds[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[2]_i_1 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [20]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\is_f_ds[2]_i_2_n_0 ),
        .O(is_f_ds14_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[2]_i_2 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [21]),
        .O(\is_f_ds[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \is_f_ds[3]_i_1 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [28]),
        .I2(\data_ds_reg[31]_1 [25]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\is_f_ds[3]_i_2_n_0 ),
        .O(is_f_ds16_in));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_f_ds[3]_i_2 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [29]),
        .O(\is_f_ds[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[2]_i_1 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[0]),
        .O(\is_k[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[3]_i_1 
       (.I0(comma_is_k[2]),
        .I1(comma_is_k[3]),
        .I2(comma_is_k[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[1]),
        .O(\is_k[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[0]_i_1 
       (.I0(\is_k_ds[0]_i_2_n_0 ),
        .I1(\is_k_ds[0]_i_3_n_0 ),
        .I2(\data_ds_reg[31]_1 [7]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\inv_ds_reg[3] [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_k[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[0]_i_2 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [3]),
        .I2(\data_ds_reg[31]_1 [5]),
        .I3(\data_ds_reg[31]_1 [4]),
        .O(\is_k_ds[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[0]_i_3 
       (.I0(\data_ds_reg[31]_1 [6]),
        .I1(\data_ds_reg[31]_1 [1]),
        .O(\is_k_ds[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[1]_i_1 
       (.I0(\data_d1_reg[10] ),
        .I1(\is_k_ds[1]_i_3_n_0 ),
        .I2(\data_ds_reg[31]_1 [15]),
        .I3(\data_ds_reg[31]_1 [8]),
        .I4(\inv_ds_reg[3] [1]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_k[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[1]_i_2 
       (.I0(\data_ds_reg[31]_1 [10]),
        .I1(\data_ds_reg[31]_1 [11]),
        .I2(\data_ds_reg[31]_1 [13]),
        .I3(\data_ds_reg[31]_1 [12]),
        .O(\data_d1_reg[10] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[1]_i_3 
       (.I0(\data_ds_reg[31]_1 [14]),
        .I1(\data_ds_reg[31]_1 [9]),
        .O(\is_k_ds[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[2]_i_1 
       (.I0(\data_d1_reg[18] ),
        .I1(\is_k_ds[2]_i_3_n_0 ),
        .I2(\data_ds_reg[31]_1 [23]),
        .I3(\data_ds_reg[31]_1 [16]),
        .I4(\inv_ds_reg[3] [2]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_k[2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[2]_i_2 
       (.I0(\data_ds_reg[31]_1 [18]),
        .I1(\data_ds_reg[31]_1 [19]),
        .I2(\data_ds_reg[31]_1 [21]),
        .I3(\data_ds_reg[31]_1 [20]),
        .O(\data_d1_reg[18] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[2]_i_3 
       (.I0(\data_ds_reg[31]_1 [22]),
        .I1(\data_ds_reg[31]_1 [17]),
        .O(\is_k_ds[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \is_k_ds[3]_i_1 
       (.I0(\data_d1_reg[26] ),
        .I1(\is_k_ds[3]_i_3_n_0 ),
        .I2(\data_ds_reg[31]_1 [31]),
        .I3(\data_ds_reg[31]_1 [24]),
        .I4(\inv_ds_reg[3] [3]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_k[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_k_ds[3]_i_2 
       (.I0(\data_ds_reg[31]_1 [26]),
        .I1(\data_ds_reg[31]_1 [27]),
        .I2(\data_ds_reg[31]_1 [29]),
        .I3(\data_ds_reg[31]_1 [28]),
        .O(\data_d1_reg[26] ));
  LUT2 #(
    .INIT(4'hE)) 
    \is_k_ds[3]_i_3 
       (.I0(\data_ds_reg[31]_1 [30]),
        .I1(\data_ds_reg[31]_1 [25]),
        .O(\is_k_ds[3]_i_3_n_0 ));
  FDRE \is_k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [0]),
        .Q(is_k[0]),
        .R(1'b0));
  FDRE \is_k_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_reg[1]_0 [1]),
        .Q(is_k[1]),
        .R(1'b0));
  FDRE \is_k_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[2]_i_1_n_0 ),
        .Q(is_k[2]),
        .R(1'b0));
  FDRE \is_k_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k[3]_i_1_n_0 ),
        .Q(is_k[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[2]_i_1 
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[2]),
        .I2(\is_q_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[0]),
        .O(\is_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[3]_i_1 
       (.I0(comma_is_q[2]),
        .I1(\is_q_reg[3]_0 ),
        .I2(comma_is_q[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_q[1]),
        .O(\is_q[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_q_ds[0]_i_1 
       (.I0(\is_q_ds[0]_i_2_n_0 ),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_q[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[0]_i_2 
       (.I0(\data_ds_reg[31]_1 [2]),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [4]),
        .I3(\data_ds_reg[31]_1 [3]),
        .O(\is_q_ds[0]_i_2_n_0 ));
  FDRE \is_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [0]),
        .Q(is_q[0]),
        .R(1'b0));
  FDRE \is_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q_reg[1]_0 [1]),
        .Q(is_q[1]),
        .R(1'b0));
  FDRE \is_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[2]_i_1_n_0 ),
        .Q(is_q[2]),
        .R(1'b0));
  FDRE \is_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_q[3]_i_1_n_0 ),
        .Q(is_q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[2]_i_1 
       (.I0(comma_is_r[0]),
        .I1(comma_is_r[1]),
        .I2(\is_r_reg[2]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r__0),
        .O(\is_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[3]_i_1 
       (.I0(comma_is_r[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r__0),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[0]),
        .O(\is_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_2 
       (.I0(\is_r_reg[2]_1 ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [22]),
        .I3(\data_ds_reg[31]_1 [17]),
        .I4(\data_ds_reg[31]_1 [21]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_r[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_3 
       (.I0(\is_r_reg[3]_0 ),
        .I1(\data_ds_reg[31]_1 [31]),
        .I2(\data_ds_reg[31]_1 [30]),
        .I3(\data_ds_reg[31]_1 [25]),
        .I4(\data_ds_reg[31]_1 [29]),
        .I5(\is_k_ds_reg[3] [3]),
        .O(comma_is_r[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_4 
       (.I0(\is_r[3]_i_6_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [1]),
        .I4(\data_ds_reg[31]_1 [5]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_r__0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \is_r[3]_i_5 
       (.I0(\data_d1_reg[12] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [14]),
        .I3(\data_ds_reg[31]_1 [9]),
        .I4(\data_ds_reg[31]_1 [13]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_r[0]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r[3]_i_6 
       (.I0(\data_ds_reg[31]_1 [4]),
        .I1(\data_ds_reg[31]_1 [0]),
        .I2(\data_ds_reg[31]_1 [3]),
        .I3(\data_ds_reg[31]_1 [2]),
        .O(\is_r[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[1]_i_3 
       (.I0(\data_ds_reg[31]_1 [12]),
        .I1(\data_ds_reg[31]_1 [8]),
        .I2(\data_ds_reg[31]_1 [11]),
        .I3(\data_ds_reg[31]_1 [10]),
        .O(\data_d1_reg[12] ));
  FDRE \is_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [0]),
        .Q(is_r[0]),
        .R(1'b0));
  FDRE \is_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r_reg[1]_0 [1]),
        .Q(is_r[1]),
        .R(1'b0));
  FDRE \is_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[2]_i_1_n_0 ),
        .Q(is_r[2]),
        .R(1'b0));
  FDRE \is_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_r[3]_i_1_n_0 ),
        .Q(is_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[0]_i_1 
       (.I0(\last_oof_reg[7]_0 [0]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[0]),
        .I4(\last_oof[7]_i_2_n_0 ),
        .I5(\last_oof[0]_i_2_n_0 ),
        .O(\last_oof_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[0]_i_2 
       (.I0(\data_ds_reg[31]_0 [6]),
        .I1(\last_oof[7]_i_4_n_0 ),
        .I2(\last_oof[7]_i_5_n_0 ),
        .I3(alig_data[16]),
        .I4(alig_data[8]),
        .I5(\last_oof[7]_i_6_n_0 ),
        .O(\last_oof[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[1]_i_1 
       (.I0(\last_oof_reg[7]_0 [1]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[1]),
        .I4(\last_oof[7]_i_2_n_0 ),
        .I5(\last_oof[1]_i_2_n_0 ),
        .O(\last_oof_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[1]_i_2 
       (.I0(\data_ds_reg[31]_0 [7]),
        .I1(\last_oof[7]_i_4_n_0 ),
        .I2(\last_oof[7]_i_5_n_0 ),
        .I3(\data_ds_reg[31]_0 [0]),
        .I4(alig_data[9]),
        .I5(\last_oof[7]_i_6_n_0 ),
        .O(\last_oof[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[2]_i_1 
       (.I0(\last_oof_reg[7]_0 [2]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[2]),
        .I4(\last_oof[7]_i_2_n_0 ),
        .I5(\last_oof[2]_i_2_n_0 ),
        .O(\last_oof_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[2]_i_2 
       (.I0(\data_ds_reg[31]_0 [8]),
        .I1(\last_oof[7]_i_4_n_0 ),
        .I2(\last_oof[7]_i_5_n_0 ),
        .I3(\data_ds_reg[31]_0 [1]),
        .I4(alig_data[10]),
        .I5(\last_oof[7]_i_6_n_0 ),
        .O(\last_oof[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[3]_i_1 
       (.I0(\last_oof_reg[7]_0 [3]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[3]),
        .I4(\last_oof[7]_i_2_n_0 ),
        .I5(\last_oof[3]_i_2_n_0 ),
        .O(\last_oof_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[3]_i_2 
       (.I0(\data_ds_reg[31]_0 [9]),
        .I1(\last_oof[7]_i_4_n_0 ),
        .I2(\last_oof[7]_i_5_n_0 ),
        .I3(\data_ds_reg[31]_0 [2]),
        .I4(alig_data[11]),
        .I5(\last_oof[7]_i_6_n_0 ),
        .O(\last_oof[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[4]_i_1 
       (.I0(\last_oof_reg[7]_0 [4]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[4]),
        .I4(\last_oof[7]_i_2_n_0 ),
        .I5(\last_oof[4]_i_2_n_0 ),
        .O(\last_oof_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[4]_i_2 
       (.I0(\data_ds_reg[31]_0 [10]),
        .I1(\last_oof[7]_i_4_n_0 ),
        .I2(\last_oof[7]_i_5_n_0 ),
        .I3(\data_ds_reg[31]_0 [3]),
        .I4(alig_data[12]),
        .I5(\last_oof[7]_i_6_n_0 ),
        .O(\last_oof[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[5]_i_1 
       (.I0(\last_oof_reg[7]_0 [5]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[5]),
        .I4(\last_oof[7]_i_2_n_0 ),
        .I5(\last_oof[5]_i_2_n_0 ),
        .O(\last_oof_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[5]_i_2 
       (.I0(\data_ds_reg[31]_0 [11]),
        .I1(\last_oof[7]_i_4_n_0 ),
        .I2(\last_oof[7]_i_5_n_0 ),
        .I3(\data_ds_reg[31]_0 [4]),
        .I4(alig_data[13]),
        .I5(\last_oof[7]_i_6_n_0 ),
        .O(\last_oof[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[6]_i_1 
       (.I0(\last_oof_reg[7]_0 [6]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[6]),
        .I4(\last_oof[7]_i_2_n_0 ),
        .I5(\last_oof[6]_i_2_n_0 ),
        .O(\last_oof_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[6]_i_2 
       (.I0(\data_ds_reg[31]_0 [12]),
        .I1(\last_oof[7]_i_4_n_0 ),
        .I2(\last_oof[7]_i_5_n_0 ),
        .I3(\data_ds_reg[31]_0 [5]),
        .I4(alig_data[14]),
        .I5(\last_oof[7]_i_6_n_0 ),
        .O(\last_oof[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA8A0000)) 
    \last_oof[7]_i_1 
       (.I0(\last_oof_reg[7]_0 [7]),
        .I1(alig_alig[0]),
        .I2(alig_pred[0]),
        .I3(alig_data[7]),
        .I4(\last_oof[7]_i_2_n_0 ),
        .I5(\last_oof[7]_i_3_n_0 ),
        .O(\last_oof_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \last_oof[7]_i_2 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \last_oof[7]_i_3 
       (.I0(\data_ds_reg[31]_0 [13]),
        .I1(\last_oof[7]_i_4_n_0 ),
        .I2(\last_oof[7]_i_5_n_0 ),
        .I3(alig_data[23]),
        .I4(alig_data[15]),
        .I5(\last_oof[7]_i_6_n_0 ),
        .O(\last_oof[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \last_oof[7]_i_4 
       (.I0(alig_alig[3]),
        .I1(alig_pred[3]),
        .O(\last_oof[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \last_oof[7]_i_5 
       (.I0(alig_pred[3]),
        .I1(alig_alig[3]),
        .I2(alig_pred[2]),
        .I3(alig_alig[2]),
        .O(\last_oof[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4044404400004044)) 
    \last_oof[7]_i_6 
       (.I0(alig_alig[1]),
        .I1(alig_pred[1]),
        .I2(alig_alig[2]),
        .I3(alig_pred[2]),
        .I4(alig_pred[3]),
        .I5(alig_alig[3]),
        .O(\last_oof[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_3 
       (.I0(\data_d1_reg[10] ),
        .I1(\data_ds_reg[31]_1 [15]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [14]),
        .I4(\data_ds_reg[31]_1 [8]),
        .I5(\is_k_ds_reg[3] [1]),
        .O(comma_is_a[0]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_4 
       (.I0(\data_d1_reg[18] ),
        .I1(\data_ds_reg[31]_1 [23]),
        .I2(\data_ds_reg[31]_1 [17]),
        .I3(\data_ds_reg[31]_1 [22]),
        .I4(\data_ds_reg[31]_1 [16]),
        .I5(\is_k_ds_reg[3] [2]),
        .O(comma_is_a[1]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_5 
       (.I0(\is_k_ds[0]_i_2_n_0 ),
        .I1(\data_ds_reg[31]_1 [7]),
        .I2(\data_ds_reg[31]_1 [1]),
        .I3(\data_ds_reg[31]_1 [6]),
        .I4(\data_ds_reg[31]_1 [0]),
        .I5(\is_k_ds_reg[3] [0]),
        .O(comma_is_a__0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \offs_out[1]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .I3(p_0_in[1]),
        .O(offs));
  FDRE \offs_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\offs_out_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \offs_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(offs),
        .Q(\offs_out_reg[1]_0 [1]),
        .R(1'b0));
  FDRE offs_val_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data0),
        .Q(\lane_offs_val[0]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ovr_i_4
       (.I0(val_ds_reg_0),
        .I1(read),
        .O(fil_lvl1));
  FDRE \pred_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [0]),
        .Q(alig_pred[0]),
        .R(1'b0));
  FDRE \pred_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [1]),
        .Q(alig_pred[1]),
        .R(1'b0));
  FDRE \pred_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [2]),
        .Q(alig_pred[2]),
        .R(1'b0));
  FDRE \pred_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pred_ds_reg[3]_0 [3]),
        .Q(alig_pred[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    rdy_us_i_1
       (.I0(alig_deb_data),
        .I1(start_data__5),
        .I2(support_lane_sync),
        .I3(started_ila_reg_0),
        .I4(start_ila__1),
        .I5(first),
        .O(rdy_us_i_1_n_0));
  FDRE rdy_us_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_us_i_1_n_0),
        .Q(rdy_us_reg_0),
        .R(buf_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \scram_r[8]_i_1 
       (.I0(alig_data[16]),
        .I1(scram_enable),
        .O(p_0_in21_in));
  FDRE \shift_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[0]_0 ),
        .Q(p_0_in[0]),
        .R(buf_rst));
  FDRE \shift_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_r_reg[1]_0 ),
        .Q(p_0_in[1]),
        .R(buf_rst));
  LUT5 #(
    .INIT(32'h40F04040)) 
    started_data_i_4
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r[1]),
        .I4(comma_is_a[0]),
        .O(started_ila_reg_3));
  FDRE started_data_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_data_reg_0),
        .Q(alig_deb_data),
        .R(buf_rst));
  FDRE started_ila_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_ila_reg_5),
        .Q(started_ila_reg_0),
        .R(buf_rst));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[2]_i_1 
       (.I0(p_279_out),
        .I1(val_ds_reg_0),
        .I2(\errs_c/any_unex_err__2 ),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[2]_i_2 
       (.I0(alig_unex_err[1]),
        .I1(alig_unex_err[0]),
        .I2(alig_unex_err[3]),
        .I3(alig_unex_err[2]),
        .O(\errs_c/any_unex_err__2 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[0]_i_1 
       (.I0(is_r[0]),
        .I1(is_a[0]),
        .I2(eomf_d[0]),
        .I3(is_k[0]),
        .I4(is_q[0]),
        .O(unex_err0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[1]_i_1 
       (.I0(is_r[1]),
        .I1(is_a[1]),
        .I2(eomf_d[1]),
        .I3(is_k[1]),
        .I4(is_q[1]),
        .O(unex_err0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[2]_i_1 
       (.I0(is_r[2]),
        .I1(is_a[2]),
        .I2(eomf_d[2]),
        .I3(is_k[2]),
        .I4(is_q[2]),
        .O(unex_err0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \unex_err[3]_i_1 
       (.I0(is_r[3]),
        .I1(is_a[3]),
        .I2(eomf_d[3]),
        .I3(is_k[3]),
        .I4(is_q[3]),
        .O(unex_err0[3]));
  FDRE \unex_err_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[0]),
        .Q(alig_unex_err[0]),
        .R(1'b0));
  FDRE \unex_err_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[1]),
        .Q(alig_unex_err[1]),
        .R(1'b0));
  FDRE \unex_err_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[2]),
        .Q(alig_unex_err[2]),
        .R(1'b0));
  FDRE \unex_err_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(unex_err0[3]),
        .Q(alig_unex_err[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    val_ds_i_10
       (.I0(\data_ds_reg[31]_1 [7]),
        .I1(\data_ds_reg[31]_1 [1]),
        .I2(\data_ds_reg[31]_1 [6]),
        .I3(\data_ds_reg[31]_1 [0]),
        .O(val_ds_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    val_ds_i_11
       (.I0(\data_ds_reg[31]_1 [15]),
        .I1(\data_ds_reg[31]_1 [14]),
        .I2(\data_ds_reg[31]_1 [9]),
        .I3(\data_ds_reg[31]_1 [13]),
        .O(val_ds_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4D3F0000)) 
    val_ds_i_1__0
       (.I0(p_0_in[0]),
        .I1(p_0_in__1[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in__1[0]),
        .I4(start_data__5),
        .I5(alig_deb_data),
        .O(val_ds0));
  LUT5 #(
    .INIT(32'h44F40000)) 
    val_ds_i_4
       (.I0(comma_is_r[1]),
        .I1(comma_is_a[0]),
        .I2(comma_is_a__0),
        .I3(comma_is_r[0]),
        .I4(started_ila_reg_0),
        .O(started_ila_reg_1));
  LUT5 #(
    .INIT(32'hBF0FBFBF)) 
    val_ds_i_5
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(started_ila_reg_0),
        .I3(comma_is_r__0),
        .I4(\is_a_reg[3]_0 [0]),
        .O(started_ila_reg_4));
  LUT6 #(
    .INIT(64'h00B0FFFFBBBBFFFF)) 
    val_ds_i_7
       (.I0(comma_is_r[2]),
        .I1(comma_is_a[1]),
        .I2(comma_is_a[0]),
        .I3(comma_is_r[1]),
        .I4(started_ila_reg_0),
        .I5(val_ds_i_9_n_0),
        .O(started_ila_reg_2));
  LUT6 #(
    .INIT(64'h0202020202020002)) 
    val_ds_i_9
       (.I0(\is_k_ds_reg[3] [0]),
        .I1(val_ds_i_10_n_0),
        .I2(\is_k_ds[0]_i_2_n_0 ),
        .I3(\is_k_ds_reg[3] [1]),
        .I4(val_ds_i_11_n_0),
        .I5(\data_d1_reg[12] ),
        .O(val_ds_i_9_n_0));
  FDRE val_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(val_ds0),
        .Q(val_ds_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wr_addr[7]_i_1 
       (.I0(buf_rst),
        .I1(val_ds_reg_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_out_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_out_32
   (val_d,
    rxdatavalid,
    start_of_frame,
    Q,
    start_of_multiframe,
    \somf_d_reg[3]_0 ,
    end_of_frame,
    \eof_d_reg[3]_0 ,
    end_of_multiframe,
    \eomf_d_reg[3]_0 ,
    rxdataout,
    \data_d_reg[255]_0 ,
    frame_error,
    \err_d_reg[31]_0 ,
    read,
    clk,
    val_ds_reg_0,
    out_stall,
    \sof_d_reg[3]_0 ,
    \rx_tdata[239] ,
    \somf_d_reg[3]_1 ,
    \eof_d_reg[3]_1 ,
    \eomf_d_reg[3]_1 ,
    lane_data,
    lane_err,
    SR);
  output val_d;
  output rxdatavalid;
  output [1:0]start_of_frame;
  output [0:0]Q;
  output [1:0]start_of_multiframe;
  output [0:0]\somf_d_reg[3]_0 ;
  output [1:0]end_of_frame;
  output [0:0]\eof_d_reg[3]_0 ;
  output [1:0]end_of_multiframe;
  output [0:0]\eomf_d_reg[3]_0 ;
  output [127:0]rxdataout;
  output [63:0]\data_d_reg[255]_0 ;
  output [15:0]frame_error;
  output [7:0]\err_d_reg[31]_0 ;
  input read;
  input clk;
  input val_ds_reg_0;
  input out_stall;
  input [3:0]\sof_d_reg[3]_0 ;
  input [1:0]\rx_tdata[239] ;
  input [3:0]\somf_d_reg[3]_1 ;
  input [3:0]\eof_d_reg[3]_1 ;
  input [3:0]\eomf_d_reg[3]_1 ;
  input [255:0]lane_data;
  input [31:0]lane_err;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [63:0]\data_d_reg[255]_0 ;
  wire \data_d_reg_n_0_[10] ;
  wire \data_d_reg_n_0_[11] ;
  wire \data_d_reg_n_0_[12] ;
  wire \data_d_reg_n_0_[13] ;
  wire \data_d_reg_n_0_[14] ;
  wire \data_d_reg_n_0_[15] ;
  wire \data_d_reg_n_0_[16] ;
  wire \data_d_reg_n_0_[17] ;
  wire \data_d_reg_n_0_[18] ;
  wire \data_d_reg_n_0_[19] ;
  wire \data_d_reg_n_0_[20] ;
  wire \data_d_reg_n_0_[21] ;
  wire \data_d_reg_n_0_[22] ;
  wire \data_d_reg_n_0_[23] ;
  wire \data_d_reg_n_0_[8] ;
  wire \data_d_reg_n_0_[9] ;
  wire [1:0]end_of_frame;
  wire \end_of_frame[0]_INST_0_i_1_n_0 ;
  wire \end_of_frame[1]_INST_0_i_1_n_0 ;
  wire [1:0]end_of_multiframe;
  wire \end_of_multiframe[0]_INST_0_i_1_n_0 ;
  wire \end_of_multiframe[1]_INST_0_i_1_n_0 ;
  wire [2:1]eof_d;
  wire [0:0]\eof_d_reg[3]_0 ;
  wire [3:0]\eof_d_reg[3]_1 ;
  wire [2:1]eomf_d;
  wire [0:0]\eomf_d_reg[3]_0 ;
  wire [3:0]\eomf_d_reg[3]_1 ;
  wire [7:0]\err_d_reg[31]_0 ;
  wire \err_d_reg_n_0_[1] ;
  wire \err_d_reg_n_0_[2] ;
  wire [15:0]frame_error;
  wire [23:8]\g_lane_shift[1].d1 ;
  wire [2:1]\g_lane_shift[1].e1 ;
  wire [23:8]\g_lane_shift[2].d1 ;
  wire [2:1]\g_lane_shift[2].e1 ;
  wire [23:8]\g_lane_shift[3].d1 ;
  wire [2:1]\g_lane_shift[3].e1 ;
  wire [23:8]\g_lane_shift[4].d1 ;
  wire [2:1]\g_lane_shift[4].e1 ;
  wire [23:8]\g_lane_shift[5].d1 ;
  wire [2:1]\g_lane_shift[5].e1 ;
  wire [23:8]\g_lane_shift[6].d1 ;
  wire [2:1]\g_lane_shift[6].e1 ;
  wire [23:8]\g_lane_shift[7].d1 ;
  wire [2:1]\g_lane_shift[7].e1 ;
  wire [255:0]lane_data;
  wire [31:0]lane_err;
  wire out_stall;
  wire p_0_in;
  wire read;
  wire [1:0]\rx_tdata[239] ;
  wire [127:0]rxdataout;
  wire rxdatavalid;
  wire [2:1]sof_d;
  wire [3:0]\sof_d_reg[3]_0 ;
  wire [2:1]somf_d;
  wire [0:0]\somf_d_reg[3]_0 ;
  wire [3:0]\somf_d_reg[3]_1 ;
  wire [1:0]start_of_frame;
  wire \start_of_frame[0]_INST_0_i_1_n_0 ;
  wire \start_of_frame[1]_INST_0_i_1_n_0 ;
  wire [1:0]start_of_multiframe;
  wire \start_of_multiframe[0]_INST_0_i_1_n_0 ;
  wire \start_of_multiframe[1]_INST_0_i_1_n_0 ;
  wire val_d;
  wire val_ds_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \data_d[255]_i_1 
       (.I0(val_d),
        .O(p_0_in));
  FDRE \data_d_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[104]),
        .Q(\g_lane_shift[3].d1 [8]),
        .R(p_0_in));
  FDRE \data_d_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[105]),
        .Q(\g_lane_shift[3].d1 [9]),
        .R(p_0_in));
  FDRE \data_d_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[106]),
        .Q(\g_lane_shift[3].d1 [10]),
        .R(p_0_in));
  FDRE \data_d_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[107]),
        .Q(\g_lane_shift[3].d1 [11]),
        .R(p_0_in));
  FDRE \data_d_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[108]),
        .Q(\g_lane_shift[3].d1 [12]),
        .R(p_0_in));
  FDRE \data_d_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[109]),
        .Q(\g_lane_shift[3].d1 [13]),
        .R(p_0_in));
  FDRE \data_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[10]),
        .Q(\data_d_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \data_d_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[110]),
        .Q(\g_lane_shift[3].d1 [14]),
        .R(p_0_in));
  FDRE \data_d_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[111]),
        .Q(\g_lane_shift[3].d1 [15]),
        .R(p_0_in));
  FDRE \data_d_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[112]),
        .Q(\g_lane_shift[3].d1 [16]),
        .R(p_0_in));
  FDRE \data_d_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[113]),
        .Q(\g_lane_shift[3].d1 [17]),
        .R(p_0_in));
  FDRE \data_d_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[114]),
        .Q(\g_lane_shift[3].d1 [18]),
        .R(p_0_in));
  FDRE \data_d_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[115]),
        .Q(\g_lane_shift[3].d1 [19]),
        .R(p_0_in));
  FDRE \data_d_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[116]),
        .Q(\g_lane_shift[3].d1 [20]),
        .R(p_0_in));
  FDRE \data_d_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[117]),
        .Q(\g_lane_shift[3].d1 [21]),
        .R(p_0_in));
  FDRE \data_d_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[118]),
        .Q(\g_lane_shift[3].d1 [22]),
        .R(p_0_in));
  FDRE \data_d_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[119]),
        .Q(\g_lane_shift[3].d1 [23]),
        .R(p_0_in));
  FDRE \data_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[11]),
        .Q(\data_d_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \data_d_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[120]),
        .Q(\data_d_reg[255]_0 [24]),
        .R(p_0_in));
  FDRE \data_d_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[121]),
        .Q(\data_d_reg[255]_0 [25]),
        .R(p_0_in));
  FDRE \data_d_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[122]),
        .Q(\data_d_reg[255]_0 [26]),
        .R(p_0_in));
  FDRE \data_d_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[123]),
        .Q(\data_d_reg[255]_0 [27]),
        .R(p_0_in));
  FDRE \data_d_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[124]),
        .Q(\data_d_reg[255]_0 [28]),
        .R(p_0_in));
  FDRE \data_d_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[125]),
        .Q(\data_d_reg[255]_0 [29]),
        .R(p_0_in));
  FDRE \data_d_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[126]),
        .Q(\data_d_reg[255]_0 [30]),
        .R(p_0_in));
  FDRE \data_d_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[127]),
        .Q(\data_d_reg[255]_0 [31]),
        .R(p_0_in));
  FDRE \data_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[12]),
        .Q(\data_d_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \data_d_reg[136] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[136]),
        .Q(\g_lane_shift[4].d1 [8]),
        .R(p_0_in));
  FDRE \data_d_reg[137] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[137]),
        .Q(\g_lane_shift[4].d1 [9]),
        .R(p_0_in));
  FDRE \data_d_reg[138] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[138]),
        .Q(\g_lane_shift[4].d1 [10]),
        .R(p_0_in));
  FDRE \data_d_reg[139] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[139]),
        .Q(\g_lane_shift[4].d1 [11]),
        .R(p_0_in));
  FDRE \data_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[13]),
        .Q(\data_d_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \data_d_reg[140] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[140]),
        .Q(\g_lane_shift[4].d1 [12]),
        .R(p_0_in));
  FDRE \data_d_reg[141] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[141]),
        .Q(\g_lane_shift[4].d1 [13]),
        .R(p_0_in));
  FDRE \data_d_reg[142] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[142]),
        .Q(\g_lane_shift[4].d1 [14]),
        .R(p_0_in));
  FDRE \data_d_reg[143] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[143]),
        .Q(\g_lane_shift[4].d1 [15]),
        .R(p_0_in));
  FDRE \data_d_reg[144] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[144]),
        .Q(\g_lane_shift[4].d1 [16]),
        .R(p_0_in));
  FDRE \data_d_reg[145] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[145]),
        .Q(\g_lane_shift[4].d1 [17]),
        .R(p_0_in));
  FDRE \data_d_reg[146] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[146]),
        .Q(\g_lane_shift[4].d1 [18]),
        .R(p_0_in));
  FDRE \data_d_reg[147] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[147]),
        .Q(\g_lane_shift[4].d1 [19]),
        .R(p_0_in));
  FDRE \data_d_reg[148] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[148]),
        .Q(\g_lane_shift[4].d1 [20]),
        .R(p_0_in));
  FDRE \data_d_reg[149] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[149]),
        .Q(\g_lane_shift[4].d1 [21]),
        .R(p_0_in));
  FDRE \data_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[14]),
        .Q(\data_d_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \data_d_reg[150] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[150]),
        .Q(\g_lane_shift[4].d1 [22]),
        .R(p_0_in));
  FDRE \data_d_reg[151] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[151]),
        .Q(\g_lane_shift[4].d1 [23]),
        .R(p_0_in));
  FDRE \data_d_reg[152] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[152]),
        .Q(\data_d_reg[255]_0 [32]),
        .R(p_0_in));
  FDRE \data_d_reg[153] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[153]),
        .Q(\data_d_reg[255]_0 [33]),
        .R(p_0_in));
  FDRE \data_d_reg[154] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[154]),
        .Q(\data_d_reg[255]_0 [34]),
        .R(p_0_in));
  FDRE \data_d_reg[155] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[155]),
        .Q(\data_d_reg[255]_0 [35]),
        .R(p_0_in));
  FDRE \data_d_reg[156] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[156]),
        .Q(\data_d_reg[255]_0 [36]),
        .R(p_0_in));
  FDRE \data_d_reg[157] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[157]),
        .Q(\data_d_reg[255]_0 [37]),
        .R(p_0_in));
  FDRE \data_d_reg[158] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[158]),
        .Q(\data_d_reg[255]_0 [38]),
        .R(p_0_in));
  FDRE \data_d_reg[159] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[159]),
        .Q(\data_d_reg[255]_0 [39]),
        .R(p_0_in));
  FDRE \data_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[15]),
        .Q(\data_d_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \data_d_reg[168] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[168]),
        .Q(\g_lane_shift[5].d1 [8]),
        .R(p_0_in));
  FDRE \data_d_reg[169] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[169]),
        .Q(\g_lane_shift[5].d1 [9]),
        .R(p_0_in));
  FDRE \data_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[16]),
        .Q(\data_d_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \data_d_reg[170] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[170]),
        .Q(\g_lane_shift[5].d1 [10]),
        .R(p_0_in));
  FDRE \data_d_reg[171] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[171]),
        .Q(\g_lane_shift[5].d1 [11]),
        .R(p_0_in));
  FDRE \data_d_reg[172] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[172]),
        .Q(\g_lane_shift[5].d1 [12]),
        .R(p_0_in));
  FDRE \data_d_reg[173] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[173]),
        .Q(\g_lane_shift[5].d1 [13]),
        .R(p_0_in));
  FDRE \data_d_reg[174] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[174]),
        .Q(\g_lane_shift[5].d1 [14]),
        .R(p_0_in));
  FDRE \data_d_reg[175] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[175]),
        .Q(\g_lane_shift[5].d1 [15]),
        .R(p_0_in));
  FDRE \data_d_reg[176] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[176]),
        .Q(\g_lane_shift[5].d1 [16]),
        .R(p_0_in));
  FDRE \data_d_reg[177] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[177]),
        .Q(\g_lane_shift[5].d1 [17]),
        .R(p_0_in));
  FDRE \data_d_reg[178] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[178]),
        .Q(\g_lane_shift[5].d1 [18]),
        .R(p_0_in));
  FDRE \data_d_reg[179] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[179]),
        .Q(\g_lane_shift[5].d1 [19]),
        .R(p_0_in));
  FDRE \data_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[17]),
        .Q(\data_d_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \data_d_reg[180] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[180]),
        .Q(\g_lane_shift[5].d1 [20]),
        .R(p_0_in));
  FDRE \data_d_reg[181] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[181]),
        .Q(\g_lane_shift[5].d1 [21]),
        .R(p_0_in));
  FDRE \data_d_reg[182] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[182]),
        .Q(\g_lane_shift[5].d1 [22]),
        .R(p_0_in));
  FDRE \data_d_reg[183] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[183]),
        .Q(\g_lane_shift[5].d1 [23]),
        .R(p_0_in));
  FDRE \data_d_reg[184] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[184]),
        .Q(\data_d_reg[255]_0 [40]),
        .R(p_0_in));
  FDRE \data_d_reg[185] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[185]),
        .Q(\data_d_reg[255]_0 [41]),
        .R(p_0_in));
  FDRE \data_d_reg[186] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[186]),
        .Q(\data_d_reg[255]_0 [42]),
        .R(p_0_in));
  FDRE \data_d_reg[187] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[187]),
        .Q(\data_d_reg[255]_0 [43]),
        .R(p_0_in));
  FDRE \data_d_reg[188] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[188]),
        .Q(\data_d_reg[255]_0 [44]),
        .R(p_0_in));
  FDRE \data_d_reg[189] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[189]),
        .Q(\data_d_reg[255]_0 [45]),
        .R(p_0_in));
  FDRE \data_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[18]),
        .Q(\data_d_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \data_d_reg[190] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[190]),
        .Q(\data_d_reg[255]_0 [46]),
        .R(p_0_in));
  FDRE \data_d_reg[191] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[191]),
        .Q(\data_d_reg[255]_0 [47]),
        .R(p_0_in));
  FDRE \data_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[19]),
        .Q(\data_d_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \data_d_reg[200] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[200]),
        .Q(\g_lane_shift[6].d1 [8]),
        .R(p_0_in));
  FDRE \data_d_reg[201] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[201]),
        .Q(\g_lane_shift[6].d1 [9]),
        .R(p_0_in));
  FDRE \data_d_reg[202] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[202]),
        .Q(\g_lane_shift[6].d1 [10]),
        .R(p_0_in));
  FDRE \data_d_reg[203] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[203]),
        .Q(\g_lane_shift[6].d1 [11]),
        .R(p_0_in));
  FDRE \data_d_reg[204] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[204]),
        .Q(\g_lane_shift[6].d1 [12]),
        .R(p_0_in));
  FDRE \data_d_reg[205] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[205]),
        .Q(\g_lane_shift[6].d1 [13]),
        .R(p_0_in));
  FDRE \data_d_reg[206] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[206]),
        .Q(\g_lane_shift[6].d1 [14]),
        .R(p_0_in));
  FDRE \data_d_reg[207] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[207]),
        .Q(\g_lane_shift[6].d1 [15]),
        .R(p_0_in));
  FDRE \data_d_reg[208] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[208]),
        .Q(\g_lane_shift[6].d1 [16]),
        .R(p_0_in));
  FDRE \data_d_reg[209] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[209]),
        .Q(\g_lane_shift[6].d1 [17]),
        .R(p_0_in));
  FDRE \data_d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[20]),
        .Q(\data_d_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \data_d_reg[210] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[210]),
        .Q(\g_lane_shift[6].d1 [18]),
        .R(p_0_in));
  FDRE \data_d_reg[211] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[211]),
        .Q(\g_lane_shift[6].d1 [19]),
        .R(p_0_in));
  FDRE \data_d_reg[212] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[212]),
        .Q(\g_lane_shift[6].d1 [20]),
        .R(p_0_in));
  FDRE \data_d_reg[213] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[213]),
        .Q(\g_lane_shift[6].d1 [21]),
        .R(p_0_in));
  FDRE \data_d_reg[214] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[214]),
        .Q(\g_lane_shift[6].d1 [22]),
        .R(p_0_in));
  FDRE \data_d_reg[215] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[215]),
        .Q(\g_lane_shift[6].d1 [23]),
        .R(p_0_in));
  FDRE \data_d_reg[216] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[216]),
        .Q(\data_d_reg[255]_0 [48]),
        .R(p_0_in));
  FDRE \data_d_reg[217] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[217]),
        .Q(\data_d_reg[255]_0 [49]),
        .R(p_0_in));
  FDRE \data_d_reg[218] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[218]),
        .Q(\data_d_reg[255]_0 [50]),
        .R(p_0_in));
  FDRE \data_d_reg[219] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[219]),
        .Q(\data_d_reg[255]_0 [51]),
        .R(p_0_in));
  FDRE \data_d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[21]),
        .Q(\data_d_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \data_d_reg[220] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[220]),
        .Q(\data_d_reg[255]_0 [52]),
        .R(p_0_in));
  FDRE \data_d_reg[221] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[221]),
        .Q(\data_d_reg[255]_0 [53]),
        .R(p_0_in));
  FDRE \data_d_reg[222] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[222]),
        .Q(\data_d_reg[255]_0 [54]),
        .R(p_0_in));
  FDRE \data_d_reg[223] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[223]),
        .Q(\data_d_reg[255]_0 [55]),
        .R(p_0_in));
  FDRE \data_d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[22]),
        .Q(\data_d_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \data_d_reg[232] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[232]),
        .Q(\g_lane_shift[7].d1 [8]),
        .R(p_0_in));
  FDRE \data_d_reg[233] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[233]),
        .Q(\g_lane_shift[7].d1 [9]),
        .R(p_0_in));
  FDRE \data_d_reg[234] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[234]),
        .Q(\g_lane_shift[7].d1 [10]),
        .R(p_0_in));
  FDRE \data_d_reg[235] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[235]),
        .Q(\g_lane_shift[7].d1 [11]),
        .R(p_0_in));
  FDRE \data_d_reg[236] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[236]),
        .Q(\g_lane_shift[7].d1 [12]),
        .R(p_0_in));
  FDRE \data_d_reg[237] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[237]),
        .Q(\g_lane_shift[7].d1 [13]),
        .R(p_0_in));
  FDRE \data_d_reg[238] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[238]),
        .Q(\g_lane_shift[7].d1 [14]),
        .R(p_0_in));
  FDRE \data_d_reg[239] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[239]),
        .Q(\g_lane_shift[7].d1 [15]),
        .R(p_0_in));
  FDRE \data_d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[23]),
        .Q(\data_d_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \data_d_reg[240] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[240]),
        .Q(\g_lane_shift[7].d1 [16]),
        .R(p_0_in));
  FDRE \data_d_reg[241] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[241]),
        .Q(\g_lane_shift[7].d1 [17]),
        .R(p_0_in));
  FDRE \data_d_reg[242] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[242]),
        .Q(\g_lane_shift[7].d1 [18]),
        .R(p_0_in));
  FDRE \data_d_reg[243] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[243]),
        .Q(\g_lane_shift[7].d1 [19]),
        .R(p_0_in));
  FDRE \data_d_reg[244] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[244]),
        .Q(\g_lane_shift[7].d1 [20]),
        .R(p_0_in));
  FDRE \data_d_reg[245] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[245]),
        .Q(\g_lane_shift[7].d1 [21]),
        .R(p_0_in));
  FDRE \data_d_reg[246] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[246]),
        .Q(\g_lane_shift[7].d1 [22]),
        .R(p_0_in));
  FDRE \data_d_reg[247] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[247]),
        .Q(\g_lane_shift[7].d1 [23]),
        .R(p_0_in));
  FDRE \data_d_reg[248] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[248]),
        .Q(\data_d_reg[255]_0 [56]),
        .R(p_0_in));
  FDRE \data_d_reg[249] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[249]),
        .Q(\data_d_reg[255]_0 [57]),
        .R(p_0_in));
  FDRE \data_d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[24]),
        .Q(\data_d_reg[255]_0 [0]),
        .R(p_0_in));
  FDRE \data_d_reg[250] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[250]),
        .Q(\data_d_reg[255]_0 [58]),
        .R(p_0_in));
  FDRE \data_d_reg[251] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[251]),
        .Q(\data_d_reg[255]_0 [59]),
        .R(p_0_in));
  FDRE \data_d_reg[252] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[252]),
        .Q(\data_d_reg[255]_0 [60]),
        .R(p_0_in));
  FDRE \data_d_reg[253] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[253]),
        .Q(\data_d_reg[255]_0 [61]),
        .R(p_0_in));
  FDRE \data_d_reg[254] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[254]),
        .Q(\data_d_reg[255]_0 [62]),
        .R(p_0_in));
  FDRE \data_d_reg[255] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[255]),
        .Q(\data_d_reg[255]_0 [63]),
        .R(p_0_in));
  FDRE \data_d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[25]),
        .Q(\data_d_reg[255]_0 [1]),
        .R(p_0_in));
  FDRE \data_d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[26]),
        .Q(\data_d_reg[255]_0 [2]),
        .R(p_0_in));
  FDRE \data_d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[27]),
        .Q(\data_d_reg[255]_0 [3]),
        .R(p_0_in));
  FDRE \data_d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[28]),
        .Q(\data_d_reg[255]_0 [4]),
        .R(p_0_in));
  FDRE \data_d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[29]),
        .Q(\data_d_reg[255]_0 [5]),
        .R(p_0_in));
  FDRE \data_d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[30]),
        .Q(\data_d_reg[255]_0 [6]),
        .R(p_0_in));
  FDRE \data_d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[31]),
        .Q(\data_d_reg[255]_0 [7]),
        .R(p_0_in));
  FDRE \data_d_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[40]),
        .Q(\g_lane_shift[1].d1 [8]),
        .R(p_0_in));
  FDRE \data_d_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[41]),
        .Q(\g_lane_shift[1].d1 [9]),
        .R(p_0_in));
  FDRE \data_d_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[42]),
        .Q(\g_lane_shift[1].d1 [10]),
        .R(p_0_in));
  FDRE \data_d_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[43]),
        .Q(\g_lane_shift[1].d1 [11]),
        .R(p_0_in));
  FDRE \data_d_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[44]),
        .Q(\g_lane_shift[1].d1 [12]),
        .R(p_0_in));
  FDRE \data_d_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[45]),
        .Q(\g_lane_shift[1].d1 [13]),
        .R(p_0_in));
  FDRE \data_d_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[46]),
        .Q(\g_lane_shift[1].d1 [14]),
        .R(p_0_in));
  FDRE \data_d_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[47]),
        .Q(\g_lane_shift[1].d1 [15]),
        .R(p_0_in));
  FDRE \data_d_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[48]),
        .Q(\g_lane_shift[1].d1 [16]),
        .R(p_0_in));
  FDRE \data_d_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[49]),
        .Q(\g_lane_shift[1].d1 [17]),
        .R(p_0_in));
  FDRE \data_d_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[50]),
        .Q(\g_lane_shift[1].d1 [18]),
        .R(p_0_in));
  FDRE \data_d_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[51]),
        .Q(\g_lane_shift[1].d1 [19]),
        .R(p_0_in));
  FDRE \data_d_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[52]),
        .Q(\g_lane_shift[1].d1 [20]),
        .R(p_0_in));
  FDRE \data_d_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[53]),
        .Q(\g_lane_shift[1].d1 [21]),
        .R(p_0_in));
  FDRE \data_d_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[54]),
        .Q(\g_lane_shift[1].d1 [22]),
        .R(p_0_in));
  FDRE \data_d_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[55]),
        .Q(\g_lane_shift[1].d1 [23]),
        .R(p_0_in));
  FDRE \data_d_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[56]),
        .Q(\data_d_reg[255]_0 [8]),
        .R(p_0_in));
  FDRE \data_d_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[57]),
        .Q(\data_d_reg[255]_0 [9]),
        .R(p_0_in));
  FDRE \data_d_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[58]),
        .Q(\data_d_reg[255]_0 [10]),
        .R(p_0_in));
  FDRE \data_d_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[59]),
        .Q(\data_d_reg[255]_0 [11]),
        .R(p_0_in));
  FDRE \data_d_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[60]),
        .Q(\data_d_reg[255]_0 [12]),
        .R(p_0_in));
  FDRE \data_d_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[61]),
        .Q(\data_d_reg[255]_0 [13]),
        .R(p_0_in));
  FDRE \data_d_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[62]),
        .Q(\data_d_reg[255]_0 [14]),
        .R(p_0_in));
  FDRE \data_d_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[63]),
        .Q(\data_d_reg[255]_0 [15]),
        .R(p_0_in));
  FDRE \data_d_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[72]),
        .Q(\g_lane_shift[2].d1 [8]),
        .R(p_0_in));
  FDRE \data_d_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[73]),
        .Q(\g_lane_shift[2].d1 [9]),
        .R(p_0_in));
  FDRE \data_d_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[74]),
        .Q(\g_lane_shift[2].d1 [10]),
        .R(p_0_in));
  FDRE \data_d_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[75]),
        .Q(\g_lane_shift[2].d1 [11]),
        .R(p_0_in));
  FDRE \data_d_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[76]),
        .Q(\g_lane_shift[2].d1 [12]),
        .R(p_0_in));
  FDRE \data_d_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[77]),
        .Q(\g_lane_shift[2].d1 [13]),
        .R(p_0_in));
  FDRE \data_d_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[78]),
        .Q(\g_lane_shift[2].d1 [14]),
        .R(p_0_in));
  FDRE \data_d_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[79]),
        .Q(\g_lane_shift[2].d1 [15]),
        .R(p_0_in));
  FDRE \data_d_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[80]),
        .Q(\g_lane_shift[2].d1 [16]),
        .R(p_0_in));
  FDRE \data_d_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[81]),
        .Q(\g_lane_shift[2].d1 [17]),
        .R(p_0_in));
  FDRE \data_d_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[82]),
        .Q(\g_lane_shift[2].d1 [18]),
        .R(p_0_in));
  FDRE \data_d_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[83]),
        .Q(\g_lane_shift[2].d1 [19]),
        .R(p_0_in));
  FDRE \data_d_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[84]),
        .Q(\g_lane_shift[2].d1 [20]),
        .R(p_0_in));
  FDRE \data_d_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[85]),
        .Q(\g_lane_shift[2].d1 [21]),
        .R(p_0_in));
  FDRE \data_d_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[86]),
        .Q(\g_lane_shift[2].d1 [22]),
        .R(p_0_in));
  FDRE \data_d_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[87]),
        .Q(\g_lane_shift[2].d1 [23]),
        .R(p_0_in));
  FDRE \data_d_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[88]),
        .Q(\data_d_reg[255]_0 [16]),
        .R(p_0_in));
  FDRE \data_d_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[89]),
        .Q(\data_d_reg[255]_0 [17]),
        .R(p_0_in));
  FDRE \data_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[8]),
        .Q(\data_d_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \data_d_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[90]),
        .Q(\data_d_reg[255]_0 [18]),
        .R(p_0_in));
  FDRE \data_d_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[91]),
        .Q(\data_d_reg[255]_0 [19]),
        .R(p_0_in));
  FDRE \data_d_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[92]),
        .Q(\data_d_reg[255]_0 [20]),
        .R(p_0_in));
  FDRE \data_d_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[93]),
        .Q(\data_d_reg[255]_0 [21]),
        .R(p_0_in));
  FDRE \data_d_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[94]),
        .Q(\data_d_reg[255]_0 [22]),
        .R(p_0_in));
  FDRE \data_d_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[95]),
        .Q(\data_d_reg[255]_0 [23]),
        .R(p_0_in));
  FDRE \data_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_data[9]),
        .Q(\data_d_reg_n_0_[9] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \end_of_frame[0]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\end_of_frame[0]_INST_0_i_1_n_0 ),
        .I3(read),
        .O(end_of_frame[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \end_of_frame[0]_INST_0_i_1 
       (.I0(eof_d[1]),
        .I1(\eof_d_reg[3]_0 ),
        .I2(\rx_tdata[239] [0]),
        .I3(eof_d[2]),
        .I4(\rx_tdata[239] [1]),
        .I5(\eof_d_reg[3]_1 [0]),
        .O(\end_of_frame[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \end_of_frame[1]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\end_of_frame[1]_INST_0_i_1_n_0 ),
        .I3(read),
        .O(end_of_frame[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \end_of_frame[1]_INST_0_i_1 
       (.I0(eof_d[2]),
        .I1(\eof_d_reg[3]_1 [0]),
        .I2(\rx_tdata[239] [0]),
        .I3(\eof_d_reg[3]_0 ),
        .I4(\rx_tdata[239] [1]),
        .I5(\eof_d_reg[3]_1 [1]),
        .O(\end_of_frame[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \end_of_multiframe[0]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\end_of_multiframe[0]_INST_0_i_1_n_0 ),
        .I3(read),
        .O(end_of_multiframe[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \end_of_multiframe[0]_INST_0_i_1 
       (.I0(eomf_d[1]),
        .I1(\eomf_d_reg[3]_0 ),
        .I2(\rx_tdata[239] [0]),
        .I3(eomf_d[2]),
        .I4(\rx_tdata[239] [1]),
        .I5(\eomf_d_reg[3]_1 [0]),
        .O(\end_of_multiframe[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \end_of_multiframe[1]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\end_of_multiframe[1]_INST_0_i_1_n_0 ),
        .I3(read),
        .O(end_of_multiframe[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \end_of_multiframe[1]_INST_0_i_1 
       (.I0(eomf_d[2]),
        .I1(\eomf_d_reg[3]_1 [0]),
        .I2(\rx_tdata[239] [0]),
        .I3(\eomf_d_reg[3]_0 ),
        .I4(\rx_tdata[239] [1]),
        .I5(\eomf_d_reg[3]_1 [1]),
        .O(\end_of_multiframe[1]_INST_0_i_1_n_0 ));
  FDRE \eof_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\eof_d_reg[3]_1 [1]),
        .Q(eof_d[1]),
        .R(SR));
  FDRE \eof_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\eof_d_reg[3]_1 [2]),
        .Q(eof_d[2]),
        .R(SR));
  FDRE \eof_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\eof_d_reg[3]_1 [3]),
        .Q(\eof_d_reg[3]_0 ),
        .R(SR));
  FDRE \eomf_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_1 [1]),
        .Q(eomf_d[1]),
        .R(SR));
  FDRE \eomf_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_1 [2]),
        .Q(eomf_d[2]),
        .R(SR));
  FDRE \eomf_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\eomf_d_reg[3]_1 [3]),
        .Q(\eomf_d_reg[3]_0 ),
        .R(SR));
  FDRE \err_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[10]),
        .Q(\g_lane_shift[2].e1 [2]),
        .R(p_0_in));
  FDRE \err_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[11]),
        .Q(\err_d_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \err_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[13]),
        .Q(\g_lane_shift[3].e1 [1]),
        .R(p_0_in));
  FDRE \err_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[14]),
        .Q(\g_lane_shift[3].e1 [2]),
        .R(p_0_in));
  FDRE \err_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[15]),
        .Q(\err_d_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \err_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[17]),
        .Q(\g_lane_shift[4].e1 [1]),
        .R(p_0_in));
  FDRE \err_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[18]),
        .Q(\g_lane_shift[4].e1 [2]),
        .R(p_0_in));
  FDRE \err_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[19]),
        .Q(\err_d_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \err_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[1]),
        .Q(\err_d_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \err_d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[21]),
        .Q(\g_lane_shift[5].e1 [1]),
        .R(p_0_in));
  FDRE \err_d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[22]),
        .Q(\g_lane_shift[5].e1 [2]),
        .R(p_0_in));
  FDRE \err_d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[23]),
        .Q(\err_d_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \err_d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[25]),
        .Q(\g_lane_shift[6].e1 [1]),
        .R(p_0_in));
  FDRE \err_d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[26]),
        .Q(\g_lane_shift[6].e1 [2]),
        .R(p_0_in));
  FDRE \err_d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[27]),
        .Q(\err_d_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \err_d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[29]),
        .Q(\g_lane_shift[7].e1 [1]),
        .R(p_0_in));
  FDRE \err_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[2]),
        .Q(\err_d_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \err_d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[30]),
        .Q(\g_lane_shift[7].e1 [2]),
        .R(p_0_in));
  FDRE \err_d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[31]),
        .Q(\err_d_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \err_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[3]),
        .Q(\err_d_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \err_d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[5]),
        .Q(\g_lane_shift[1].e1 [1]),
        .R(p_0_in));
  FDRE \err_d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[6]),
        .Q(\g_lane_shift[1].e1 [2]),
        .R(p_0_in));
  FDRE \err_d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[7]),
        .Q(\err_d_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \err_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_err[9]),
        .Q(\g_lane_shift[2].e1 [1]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[0]_INST_0 
       (.I0(\err_d_reg_n_0_[1] ),
        .I1(\err_d_reg[31]_0 [0]),
        .I2(\rx_tdata[239] [0]),
        .I3(\err_d_reg_n_0_[2] ),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[0]),
        .O(frame_error[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[12]_INST_0 
       (.I0(\g_lane_shift[3].e1 [1]),
        .I1(\err_d_reg[31]_0 [3]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[3].e1 [2]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[12]),
        .O(frame_error[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[13]_INST_0 
       (.I0(\g_lane_shift[3].e1 [2]),
        .I1(lane_err[12]),
        .I2(\rx_tdata[239] [0]),
        .I3(\err_d_reg[31]_0 [3]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[13]),
        .O(frame_error[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[16]_INST_0 
       (.I0(\g_lane_shift[4].e1 [1]),
        .I1(\err_d_reg[31]_0 [4]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[4].e1 [2]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[16]),
        .O(frame_error[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[17]_INST_0 
       (.I0(\g_lane_shift[4].e1 [2]),
        .I1(lane_err[16]),
        .I2(\rx_tdata[239] [0]),
        .I3(\err_d_reg[31]_0 [4]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[17]),
        .O(frame_error[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[1]_INST_0 
       (.I0(\err_d_reg_n_0_[2] ),
        .I1(lane_err[0]),
        .I2(\rx_tdata[239] [0]),
        .I3(\err_d_reg[31]_0 [0]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[1]),
        .O(frame_error[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[20]_INST_0 
       (.I0(\g_lane_shift[5].e1 [1]),
        .I1(\err_d_reg[31]_0 [5]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[5].e1 [2]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[20]),
        .O(frame_error[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[21]_INST_0 
       (.I0(\g_lane_shift[5].e1 [2]),
        .I1(lane_err[20]),
        .I2(\rx_tdata[239] [0]),
        .I3(\err_d_reg[31]_0 [5]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[21]),
        .O(frame_error[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[24]_INST_0 
       (.I0(\g_lane_shift[6].e1 [1]),
        .I1(\err_d_reg[31]_0 [6]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[6].e1 [2]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[24]),
        .O(frame_error[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[25]_INST_0 
       (.I0(\g_lane_shift[6].e1 [2]),
        .I1(lane_err[24]),
        .I2(\rx_tdata[239] [0]),
        .I3(\err_d_reg[31]_0 [6]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[25]),
        .O(frame_error[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[28]_INST_0 
       (.I0(\g_lane_shift[7].e1 [1]),
        .I1(\err_d_reg[31]_0 [7]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[7].e1 [2]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[28]),
        .O(frame_error[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[29]_INST_0 
       (.I0(\g_lane_shift[7].e1 [2]),
        .I1(lane_err[28]),
        .I2(\rx_tdata[239] [0]),
        .I3(\err_d_reg[31]_0 [7]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[29]),
        .O(frame_error[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[4]_INST_0 
       (.I0(\g_lane_shift[1].e1 [1]),
        .I1(\err_d_reg[31]_0 [1]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[1].e1 [2]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[4]),
        .O(frame_error[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[5]_INST_0 
       (.I0(\g_lane_shift[1].e1 [2]),
        .I1(lane_err[4]),
        .I2(\rx_tdata[239] [0]),
        .I3(\err_d_reg[31]_0 [1]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[5]),
        .O(frame_error[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[8]_INST_0 
       (.I0(\g_lane_shift[2].e1 [1]),
        .I1(\err_d_reg[31]_0 [2]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[2].e1 [2]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[8]),
        .O(frame_error[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[9]_INST_0 
       (.I0(\g_lane_shift[2].e1 [2]),
        .I1(lane_err[8]),
        .I2(\rx_tdata[239] [0]),
        .I3(\err_d_reg[31]_0 [2]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_err[9]),
        .O(frame_error[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[0]_INST_0 
       (.I0(\data_d_reg_n_0_[8] ),
        .I1(\data_d_reg[255]_0 [0]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg_n_0_[16] ),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[0]),
        .O(rxdataout[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[100]_INST_0 
       (.I0(\g_lane_shift[3].d1 [12]),
        .I1(\data_d_reg[255]_0 [28]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[3].d1 [20]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[100]),
        .O(rxdataout[52]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[101]_INST_0 
       (.I0(\g_lane_shift[3].d1 [13]),
        .I1(\data_d_reg[255]_0 [29]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[3].d1 [21]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[101]),
        .O(rxdataout[53]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[102]_INST_0 
       (.I0(\g_lane_shift[3].d1 [14]),
        .I1(\data_d_reg[255]_0 [30]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[3].d1 [22]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[102]),
        .O(rxdataout[54]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[103]_INST_0 
       (.I0(\g_lane_shift[3].d1 [15]),
        .I1(\data_d_reg[255]_0 [31]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[3].d1 [23]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[103]),
        .O(rxdataout[55]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[104]_INST_0 
       (.I0(\g_lane_shift[3].d1 [16]),
        .I1(lane_data[96]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [24]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[104]),
        .O(rxdataout[56]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[105]_INST_0 
       (.I0(\g_lane_shift[3].d1 [17]),
        .I1(lane_data[97]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [25]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[105]),
        .O(rxdataout[57]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[106]_INST_0 
       (.I0(\g_lane_shift[3].d1 [18]),
        .I1(lane_data[98]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [26]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[106]),
        .O(rxdataout[58]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[107]_INST_0 
       (.I0(\g_lane_shift[3].d1 [19]),
        .I1(lane_data[99]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [27]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[107]),
        .O(rxdataout[59]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[108]_INST_0 
       (.I0(\g_lane_shift[3].d1 [20]),
        .I1(lane_data[100]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [28]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[108]),
        .O(rxdataout[60]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[109]_INST_0 
       (.I0(\g_lane_shift[3].d1 [21]),
        .I1(lane_data[101]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [29]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[109]),
        .O(rxdataout[61]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[10]_INST_0 
       (.I0(\data_d_reg_n_0_[18] ),
        .I1(lane_data[2]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [2]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[10]),
        .O(rxdataout[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[110]_INST_0 
       (.I0(\g_lane_shift[3].d1 [22]),
        .I1(lane_data[102]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [30]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[110]),
        .O(rxdataout[62]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[111]_INST_0 
       (.I0(\g_lane_shift[3].d1 [23]),
        .I1(lane_data[103]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [31]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[111]),
        .O(rxdataout[63]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[11]_INST_0 
       (.I0(\data_d_reg_n_0_[19] ),
        .I1(lane_data[3]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [3]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[11]),
        .O(rxdataout[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[128]_INST_0 
       (.I0(\g_lane_shift[4].d1 [8]),
        .I1(\data_d_reg[255]_0 [32]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[4].d1 [16]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[128]),
        .O(rxdataout[64]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[129]_INST_0 
       (.I0(\g_lane_shift[4].d1 [9]),
        .I1(\data_d_reg[255]_0 [33]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[4].d1 [17]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[129]),
        .O(rxdataout[65]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[12]_INST_0 
       (.I0(\data_d_reg_n_0_[20] ),
        .I1(lane_data[4]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [4]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[12]),
        .O(rxdataout[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[130]_INST_0 
       (.I0(\g_lane_shift[4].d1 [10]),
        .I1(\data_d_reg[255]_0 [34]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[4].d1 [18]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[130]),
        .O(rxdataout[66]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[131]_INST_0 
       (.I0(\g_lane_shift[4].d1 [11]),
        .I1(\data_d_reg[255]_0 [35]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[4].d1 [19]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[131]),
        .O(rxdataout[67]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[132]_INST_0 
       (.I0(\g_lane_shift[4].d1 [12]),
        .I1(\data_d_reg[255]_0 [36]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[4].d1 [20]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[132]),
        .O(rxdataout[68]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[133]_INST_0 
       (.I0(\g_lane_shift[4].d1 [13]),
        .I1(\data_d_reg[255]_0 [37]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[4].d1 [21]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[133]),
        .O(rxdataout[69]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[134]_INST_0 
       (.I0(\g_lane_shift[4].d1 [14]),
        .I1(\data_d_reg[255]_0 [38]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[4].d1 [22]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[134]),
        .O(rxdataout[70]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[135]_INST_0 
       (.I0(\g_lane_shift[4].d1 [15]),
        .I1(\data_d_reg[255]_0 [39]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[4].d1 [23]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[135]),
        .O(rxdataout[71]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[136]_INST_0 
       (.I0(\g_lane_shift[4].d1 [16]),
        .I1(lane_data[128]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [32]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[136]),
        .O(rxdataout[72]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[137]_INST_0 
       (.I0(\g_lane_shift[4].d1 [17]),
        .I1(lane_data[129]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [33]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[137]),
        .O(rxdataout[73]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[138]_INST_0 
       (.I0(\g_lane_shift[4].d1 [18]),
        .I1(lane_data[130]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [34]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[138]),
        .O(rxdataout[74]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[139]_INST_0 
       (.I0(\g_lane_shift[4].d1 [19]),
        .I1(lane_data[131]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [35]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[139]),
        .O(rxdataout[75]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[13]_INST_0 
       (.I0(\data_d_reg_n_0_[21] ),
        .I1(lane_data[5]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [5]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[13]),
        .O(rxdataout[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[140]_INST_0 
       (.I0(\g_lane_shift[4].d1 [20]),
        .I1(lane_data[132]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [36]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[140]),
        .O(rxdataout[76]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[141]_INST_0 
       (.I0(\g_lane_shift[4].d1 [21]),
        .I1(lane_data[133]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [37]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[141]),
        .O(rxdataout[77]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[142]_INST_0 
       (.I0(\g_lane_shift[4].d1 [22]),
        .I1(lane_data[134]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [38]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[142]),
        .O(rxdataout[78]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[143]_INST_0 
       (.I0(\g_lane_shift[4].d1 [23]),
        .I1(lane_data[135]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [39]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[143]),
        .O(rxdataout[79]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[14]_INST_0 
       (.I0(\data_d_reg_n_0_[22] ),
        .I1(lane_data[6]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [6]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[14]),
        .O(rxdataout[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[15]_INST_0 
       (.I0(\data_d_reg_n_0_[23] ),
        .I1(lane_data[7]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [7]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[15]),
        .O(rxdataout[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[160]_INST_0 
       (.I0(\g_lane_shift[5].d1 [8]),
        .I1(\data_d_reg[255]_0 [40]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[5].d1 [16]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[160]),
        .O(rxdataout[80]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[161]_INST_0 
       (.I0(\g_lane_shift[5].d1 [9]),
        .I1(\data_d_reg[255]_0 [41]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[5].d1 [17]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[161]),
        .O(rxdataout[81]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[162]_INST_0 
       (.I0(\g_lane_shift[5].d1 [10]),
        .I1(\data_d_reg[255]_0 [42]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[5].d1 [18]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[162]),
        .O(rxdataout[82]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[163]_INST_0 
       (.I0(\g_lane_shift[5].d1 [11]),
        .I1(\data_d_reg[255]_0 [43]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[5].d1 [19]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[163]),
        .O(rxdataout[83]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[164]_INST_0 
       (.I0(\g_lane_shift[5].d1 [12]),
        .I1(\data_d_reg[255]_0 [44]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[5].d1 [20]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[164]),
        .O(rxdataout[84]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[165]_INST_0 
       (.I0(\g_lane_shift[5].d1 [13]),
        .I1(\data_d_reg[255]_0 [45]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[5].d1 [21]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[165]),
        .O(rxdataout[85]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[166]_INST_0 
       (.I0(\g_lane_shift[5].d1 [14]),
        .I1(\data_d_reg[255]_0 [46]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[5].d1 [22]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[166]),
        .O(rxdataout[86]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[167]_INST_0 
       (.I0(\g_lane_shift[5].d1 [15]),
        .I1(\data_d_reg[255]_0 [47]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[5].d1 [23]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[167]),
        .O(rxdataout[87]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[168]_INST_0 
       (.I0(\g_lane_shift[5].d1 [16]),
        .I1(lane_data[160]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [40]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[168]),
        .O(rxdataout[88]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[169]_INST_0 
       (.I0(\g_lane_shift[5].d1 [17]),
        .I1(lane_data[161]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [41]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[169]),
        .O(rxdataout[89]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[170]_INST_0 
       (.I0(\g_lane_shift[5].d1 [18]),
        .I1(lane_data[162]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [42]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[170]),
        .O(rxdataout[90]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[171]_INST_0 
       (.I0(\g_lane_shift[5].d1 [19]),
        .I1(lane_data[163]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [43]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[171]),
        .O(rxdataout[91]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[172]_INST_0 
       (.I0(\g_lane_shift[5].d1 [20]),
        .I1(lane_data[164]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [44]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[172]),
        .O(rxdataout[92]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[173]_INST_0 
       (.I0(\g_lane_shift[5].d1 [21]),
        .I1(lane_data[165]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [45]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[173]),
        .O(rxdataout[93]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[174]_INST_0 
       (.I0(\g_lane_shift[5].d1 [22]),
        .I1(lane_data[166]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [46]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[174]),
        .O(rxdataout[94]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[175]_INST_0 
       (.I0(\g_lane_shift[5].d1 [23]),
        .I1(lane_data[167]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [47]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[175]),
        .O(rxdataout[95]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[192]_INST_0 
       (.I0(\g_lane_shift[6].d1 [8]),
        .I1(\data_d_reg[255]_0 [48]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[6].d1 [16]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[192]),
        .O(rxdataout[96]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[193]_INST_0 
       (.I0(\g_lane_shift[6].d1 [9]),
        .I1(\data_d_reg[255]_0 [49]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[6].d1 [17]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[193]),
        .O(rxdataout[97]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[194]_INST_0 
       (.I0(\g_lane_shift[6].d1 [10]),
        .I1(\data_d_reg[255]_0 [50]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[6].d1 [18]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[194]),
        .O(rxdataout[98]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[195]_INST_0 
       (.I0(\g_lane_shift[6].d1 [11]),
        .I1(\data_d_reg[255]_0 [51]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[6].d1 [19]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[195]),
        .O(rxdataout[99]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[196]_INST_0 
       (.I0(\g_lane_shift[6].d1 [12]),
        .I1(\data_d_reg[255]_0 [52]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[6].d1 [20]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[196]),
        .O(rxdataout[100]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[197]_INST_0 
       (.I0(\g_lane_shift[6].d1 [13]),
        .I1(\data_d_reg[255]_0 [53]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[6].d1 [21]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[197]),
        .O(rxdataout[101]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[198]_INST_0 
       (.I0(\g_lane_shift[6].d1 [14]),
        .I1(\data_d_reg[255]_0 [54]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[6].d1 [22]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[198]),
        .O(rxdataout[102]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[199]_INST_0 
       (.I0(\g_lane_shift[6].d1 [15]),
        .I1(\data_d_reg[255]_0 [55]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[6].d1 [23]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[199]),
        .O(rxdataout[103]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[1]_INST_0 
       (.I0(\data_d_reg_n_0_[9] ),
        .I1(\data_d_reg[255]_0 [1]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg_n_0_[17] ),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[1]),
        .O(rxdataout[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[200]_INST_0 
       (.I0(\g_lane_shift[6].d1 [16]),
        .I1(lane_data[192]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [48]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[200]),
        .O(rxdataout[104]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[201]_INST_0 
       (.I0(\g_lane_shift[6].d1 [17]),
        .I1(lane_data[193]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [49]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[201]),
        .O(rxdataout[105]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[202]_INST_0 
       (.I0(\g_lane_shift[6].d1 [18]),
        .I1(lane_data[194]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [50]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[202]),
        .O(rxdataout[106]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[203]_INST_0 
       (.I0(\g_lane_shift[6].d1 [19]),
        .I1(lane_data[195]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [51]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[203]),
        .O(rxdataout[107]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[204]_INST_0 
       (.I0(\g_lane_shift[6].d1 [20]),
        .I1(lane_data[196]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [52]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[204]),
        .O(rxdataout[108]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[205]_INST_0 
       (.I0(\g_lane_shift[6].d1 [21]),
        .I1(lane_data[197]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [53]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[205]),
        .O(rxdataout[109]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[206]_INST_0 
       (.I0(\g_lane_shift[6].d1 [22]),
        .I1(lane_data[198]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [54]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[206]),
        .O(rxdataout[110]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[207]_INST_0 
       (.I0(\g_lane_shift[6].d1 [23]),
        .I1(lane_data[199]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [55]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[207]),
        .O(rxdataout[111]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[224]_INST_0 
       (.I0(\g_lane_shift[7].d1 [8]),
        .I1(\data_d_reg[255]_0 [56]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[7].d1 [16]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[224]),
        .O(rxdataout[112]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[225]_INST_0 
       (.I0(\g_lane_shift[7].d1 [9]),
        .I1(\data_d_reg[255]_0 [57]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[7].d1 [17]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[225]),
        .O(rxdataout[113]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[226]_INST_0 
       (.I0(\g_lane_shift[7].d1 [10]),
        .I1(\data_d_reg[255]_0 [58]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[7].d1 [18]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[226]),
        .O(rxdataout[114]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[227]_INST_0 
       (.I0(\g_lane_shift[7].d1 [11]),
        .I1(\data_d_reg[255]_0 [59]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[7].d1 [19]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[227]),
        .O(rxdataout[115]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[228]_INST_0 
       (.I0(\g_lane_shift[7].d1 [12]),
        .I1(\data_d_reg[255]_0 [60]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[7].d1 [20]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[228]),
        .O(rxdataout[116]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[229]_INST_0 
       (.I0(\g_lane_shift[7].d1 [13]),
        .I1(\data_d_reg[255]_0 [61]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[7].d1 [21]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[229]),
        .O(rxdataout[117]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[230]_INST_0 
       (.I0(\g_lane_shift[7].d1 [14]),
        .I1(\data_d_reg[255]_0 [62]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[7].d1 [22]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[230]),
        .O(rxdataout[118]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[231]_INST_0 
       (.I0(\g_lane_shift[7].d1 [15]),
        .I1(\data_d_reg[255]_0 [63]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[7].d1 [23]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[231]),
        .O(rxdataout[119]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[232]_INST_0 
       (.I0(\g_lane_shift[7].d1 [16]),
        .I1(lane_data[224]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [56]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[232]),
        .O(rxdataout[120]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[233]_INST_0 
       (.I0(\g_lane_shift[7].d1 [17]),
        .I1(lane_data[225]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [57]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[233]),
        .O(rxdataout[121]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[234]_INST_0 
       (.I0(\g_lane_shift[7].d1 [18]),
        .I1(lane_data[226]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [58]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[234]),
        .O(rxdataout[122]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[235]_INST_0 
       (.I0(\g_lane_shift[7].d1 [19]),
        .I1(lane_data[227]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [59]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[235]),
        .O(rxdataout[123]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[236]_INST_0 
       (.I0(\g_lane_shift[7].d1 [20]),
        .I1(lane_data[228]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [60]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[236]),
        .O(rxdataout[124]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[237]_INST_0 
       (.I0(\g_lane_shift[7].d1 [21]),
        .I1(lane_data[229]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [61]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[237]),
        .O(rxdataout[125]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[238]_INST_0 
       (.I0(\g_lane_shift[7].d1 [22]),
        .I1(lane_data[230]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [62]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[238]),
        .O(rxdataout[126]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[239]_INST_0 
       (.I0(\g_lane_shift[7].d1 [23]),
        .I1(lane_data[231]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [63]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[239]),
        .O(rxdataout[127]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[2]_INST_0 
       (.I0(\data_d_reg_n_0_[10] ),
        .I1(\data_d_reg[255]_0 [2]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg_n_0_[18] ),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[2]),
        .O(rxdataout[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[32]_INST_0 
       (.I0(\g_lane_shift[1].d1 [8]),
        .I1(\data_d_reg[255]_0 [8]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[1].d1 [16]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[32]),
        .O(rxdataout[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[33]_INST_0 
       (.I0(\g_lane_shift[1].d1 [9]),
        .I1(\data_d_reg[255]_0 [9]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[1].d1 [17]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[33]),
        .O(rxdataout[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[34]_INST_0 
       (.I0(\g_lane_shift[1].d1 [10]),
        .I1(\data_d_reg[255]_0 [10]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[1].d1 [18]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[34]),
        .O(rxdataout[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[35]_INST_0 
       (.I0(\g_lane_shift[1].d1 [11]),
        .I1(\data_d_reg[255]_0 [11]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[1].d1 [19]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[35]),
        .O(rxdataout[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[36]_INST_0 
       (.I0(\g_lane_shift[1].d1 [12]),
        .I1(\data_d_reg[255]_0 [12]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[1].d1 [20]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[36]),
        .O(rxdataout[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[37]_INST_0 
       (.I0(\g_lane_shift[1].d1 [13]),
        .I1(\data_d_reg[255]_0 [13]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[1].d1 [21]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[37]),
        .O(rxdataout[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[38]_INST_0 
       (.I0(\g_lane_shift[1].d1 [14]),
        .I1(\data_d_reg[255]_0 [14]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[1].d1 [22]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[38]),
        .O(rxdataout[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[39]_INST_0 
       (.I0(\g_lane_shift[1].d1 [15]),
        .I1(\data_d_reg[255]_0 [15]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[1].d1 [23]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[39]),
        .O(rxdataout[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[3]_INST_0 
       (.I0(\data_d_reg_n_0_[11] ),
        .I1(\data_d_reg[255]_0 [3]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg_n_0_[19] ),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[3]),
        .O(rxdataout[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[40]_INST_0 
       (.I0(\g_lane_shift[1].d1 [16]),
        .I1(lane_data[32]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [8]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[40]),
        .O(rxdataout[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[41]_INST_0 
       (.I0(\g_lane_shift[1].d1 [17]),
        .I1(lane_data[33]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [9]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[41]),
        .O(rxdataout[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[42]_INST_0 
       (.I0(\g_lane_shift[1].d1 [18]),
        .I1(lane_data[34]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [10]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[42]),
        .O(rxdataout[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[43]_INST_0 
       (.I0(\g_lane_shift[1].d1 [19]),
        .I1(lane_data[35]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [11]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[43]),
        .O(rxdataout[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[44]_INST_0 
       (.I0(\g_lane_shift[1].d1 [20]),
        .I1(lane_data[36]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [12]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[44]),
        .O(rxdataout[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[45]_INST_0 
       (.I0(\g_lane_shift[1].d1 [21]),
        .I1(lane_data[37]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [13]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[45]),
        .O(rxdataout[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[46]_INST_0 
       (.I0(\g_lane_shift[1].d1 [22]),
        .I1(lane_data[38]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [14]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[46]),
        .O(rxdataout[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[47]_INST_0 
       (.I0(\g_lane_shift[1].d1 [23]),
        .I1(lane_data[39]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [15]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[47]),
        .O(rxdataout[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[4]_INST_0 
       (.I0(\data_d_reg_n_0_[12] ),
        .I1(\data_d_reg[255]_0 [4]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg_n_0_[20] ),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[4]),
        .O(rxdataout[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[5]_INST_0 
       (.I0(\data_d_reg_n_0_[13] ),
        .I1(\data_d_reg[255]_0 [5]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg_n_0_[21] ),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[5]),
        .O(rxdataout[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[64]_INST_0 
       (.I0(\g_lane_shift[2].d1 [8]),
        .I1(\data_d_reg[255]_0 [16]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[2].d1 [16]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[64]),
        .O(rxdataout[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[65]_INST_0 
       (.I0(\g_lane_shift[2].d1 [9]),
        .I1(\data_d_reg[255]_0 [17]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[2].d1 [17]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[65]),
        .O(rxdataout[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[66]_INST_0 
       (.I0(\g_lane_shift[2].d1 [10]),
        .I1(\data_d_reg[255]_0 [18]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[2].d1 [18]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[66]),
        .O(rxdataout[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[67]_INST_0 
       (.I0(\g_lane_shift[2].d1 [11]),
        .I1(\data_d_reg[255]_0 [19]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[2].d1 [19]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[67]),
        .O(rxdataout[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[68]_INST_0 
       (.I0(\g_lane_shift[2].d1 [12]),
        .I1(\data_d_reg[255]_0 [20]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[2].d1 [20]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[68]),
        .O(rxdataout[36]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[69]_INST_0 
       (.I0(\g_lane_shift[2].d1 [13]),
        .I1(\data_d_reg[255]_0 [21]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[2].d1 [21]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[69]),
        .O(rxdataout[37]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[6]_INST_0 
       (.I0(\data_d_reg_n_0_[14] ),
        .I1(\data_d_reg[255]_0 [6]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg_n_0_[22] ),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[6]),
        .O(rxdataout[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[70]_INST_0 
       (.I0(\g_lane_shift[2].d1 [14]),
        .I1(\data_d_reg[255]_0 [22]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[2].d1 [22]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[70]),
        .O(rxdataout[38]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[71]_INST_0 
       (.I0(\g_lane_shift[2].d1 [15]),
        .I1(\data_d_reg[255]_0 [23]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[2].d1 [23]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[71]),
        .O(rxdataout[39]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[72]_INST_0 
       (.I0(\g_lane_shift[2].d1 [16]),
        .I1(lane_data[64]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [16]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[72]),
        .O(rxdataout[40]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[73]_INST_0 
       (.I0(\g_lane_shift[2].d1 [17]),
        .I1(lane_data[65]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [17]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[73]),
        .O(rxdataout[41]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[74]_INST_0 
       (.I0(\g_lane_shift[2].d1 [18]),
        .I1(lane_data[66]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [18]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[74]),
        .O(rxdataout[42]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[75]_INST_0 
       (.I0(\g_lane_shift[2].d1 [19]),
        .I1(lane_data[67]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [19]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[75]),
        .O(rxdataout[43]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[76]_INST_0 
       (.I0(\g_lane_shift[2].d1 [20]),
        .I1(lane_data[68]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [20]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[76]),
        .O(rxdataout[44]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[77]_INST_0 
       (.I0(\g_lane_shift[2].d1 [21]),
        .I1(lane_data[69]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [21]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[77]),
        .O(rxdataout[45]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[78]_INST_0 
       (.I0(\g_lane_shift[2].d1 [22]),
        .I1(lane_data[70]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [22]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[78]),
        .O(rxdataout[46]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[79]_INST_0 
       (.I0(\g_lane_shift[2].d1 [23]),
        .I1(lane_data[71]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [23]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[79]),
        .O(rxdataout[47]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[7]_INST_0 
       (.I0(\data_d_reg_n_0_[15] ),
        .I1(\data_d_reg[255]_0 [7]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg_n_0_[23] ),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[7]),
        .O(rxdataout[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[8]_INST_0 
       (.I0(\data_d_reg_n_0_[16] ),
        .I1(lane_data[0]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [0]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[8]),
        .O(rxdataout[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[96]_INST_0 
       (.I0(\g_lane_shift[3].d1 [8]),
        .I1(\data_d_reg[255]_0 [24]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[3].d1 [16]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[96]),
        .O(rxdataout[48]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[97]_INST_0 
       (.I0(\g_lane_shift[3].d1 [9]),
        .I1(\data_d_reg[255]_0 [25]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[3].d1 [17]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[97]),
        .O(rxdataout[49]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[98]_INST_0 
       (.I0(\g_lane_shift[3].d1 [10]),
        .I1(\data_d_reg[255]_0 [26]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[3].d1 [18]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[98]),
        .O(rxdataout[50]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[99]_INST_0 
       (.I0(\g_lane_shift[3].d1 [11]),
        .I1(\data_d_reg[255]_0 [27]),
        .I2(\rx_tdata[239] [0]),
        .I3(\g_lane_shift[3].d1 [19]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[99]),
        .O(rxdataout[51]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[9]_INST_0 
       (.I0(\data_d_reg_n_0_[17] ),
        .I1(lane_data[1]),
        .I2(\rx_tdata[239] [0]),
        .I3(\data_d_reg[255]_0 [1]),
        .I4(\rx_tdata[239] [1]),
        .I5(lane_data[9]),
        .O(rxdataout[9]));
  FDRE \sof_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sof_d_reg[3]_0 [1]),
        .Q(sof_d[1]),
        .R(SR));
  FDRE \sof_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\sof_d_reg[3]_0 [2]),
        .Q(sof_d[2]),
        .R(SR));
  FDRE \sof_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\sof_d_reg[3]_0 [3]),
        .Q(Q),
        .R(SR));
  FDRE \somf_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\somf_d_reg[3]_1 [1]),
        .Q(somf_d[1]),
        .R(SR));
  FDRE \somf_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\somf_d_reg[3]_1 [2]),
        .Q(somf_d[2]),
        .R(SR));
  FDRE \somf_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\somf_d_reg[3]_1 [3]),
        .Q(\somf_d_reg[3]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \start_of_frame[0]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\start_of_frame[0]_INST_0_i_1_n_0 ),
        .I3(read),
        .O(start_of_frame[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \start_of_frame[0]_INST_0_i_1 
       (.I0(sof_d[1]),
        .I1(Q),
        .I2(\rx_tdata[239] [0]),
        .I3(sof_d[2]),
        .I4(\rx_tdata[239] [1]),
        .I5(\sof_d_reg[3]_0 [0]),
        .O(\start_of_frame[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \start_of_frame[1]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\start_of_frame[1]_INST_0_i_1_n_0 ),
        .I3(read),
        .O(start_of_frame[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \start_of_frame[1]_INST_0_i_1 
       (.I0(sof_d[2]),
        .I1(\sof_d_reg[3]_0 [0]),
        .I2(\rx_tdata[239] [0]),
        .I3(Q),
        .I4(\rx_tdata[239] [1]),
        .I5(\sof_d_reg[3]_0 [1]),
        .O(\start_of_frame[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \start_of_multiframe[0]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\start_of_multiframe[0]_INST_0_i_1_n_0 ),
        .I3(read),
        .O(start_of_multiframe[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \start_of_multiframe[0]_INST_0_i_1 
       (.I0(somf_d[1]),
        .I1(\somf_d_reg[3]_0 ),
        .I2(\rx_tdata[239] [0]),
        .I3(somf_d[2]),
        .I4(\rx_tdata[239] [1]),
        .I5(\somf_d_reg[3]_1 [0]),
        .O(\start_of_multiframe[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \start_of_multiframe[1]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\start_of_multiframe[1]_INST_0_i_1_n_0 ),
        .I3(read),
        .O(start_of_multiframe[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \start_of_multiframe[1]_INST_0_i_1 
       (.I0(somf_d[2]),
        .I1(\somf_d_reg[3]_1 [0]),
        .I2(\rx_tdata[239] [0]),
        .I3(\somf_d_reg[3]_0 ),
        .I4(\rx_tdata[239] [1]),
        .I5(\somf_d_reg[3]_1 [1]),
        .O(\start_of_multiframe[1]_INST_0_i_1_n_0 ));
  FDRE val_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(read),
        .Q(val_d),
        .R(1'b0));
  FDRE val_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(val_ds_reg_0),
        .Q(rxdatavalid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_pred_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_pred_32
   (\notb_d1_reg[0] ,
    \eomf_int_reg[3]_0 ,
    \notb_d1_reg[2] ,
    \eof_int_reg[3]_0 ,
    octets_per_frame,
    O,
    \emcnt_reg[3]_0 ,
    \emcnt_reg[9]_0 ,
    \emcnt_reg[8]_0 ,
    buf_rst,
    Q,
    \err_ds_reg[2] ,
    comma_is_k,
    comma_is_a__0,
    \err_ds_reg[0] ,
    \err_ds_reg[2]_0 ,
    shift_mux__1,
    \err_ds_reg[1] ,
    comma_is_a,
    \err_ds_reg[1]_0 ,
    \err_ds_reg[2]_1 ,
    comma_is_e,
    comma_is_r,
    \err_ds_reg[3] ,
    E,
    \emcnt_reg[2]_0 ,
    \emcnt_reg[7]_0 ,
    \eof_int_reg[3]_1 ,
    \eof_int_reg[3]_2 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[2]_0 ,
    \efcnt_reg[1]_0 ,
    \efcnt_reg[2]_1 ,
    \eof_int_reg[0]_0 ,
    \eof_int_reg[2]_0 ,
    \efcnt_reg[7]_0 ,
    clk,
    \eof_int_reg[3]_3 ,
    \emcnt_reg[9]_1 );
  output [0:0]\notb_d1_reg[0] ;
  output [3:0]\eomf_int_reg[3]_0 ;
  output [2:0]\notb_d1_reg[2] ;
  output [3:0]\eof_int_reg[3]_0 ;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3]_0 ;
  input [3:0]\emcnt_reg[9]_0 ;
  input \emcnt_reg[8]_0 ;
  input buf_rst;
  input [2:0]Q;
  input [2:0]\err_ds_reg[2] ;
  input [3:0]comma_is_k;
  input [0:0]comma_is_a__0;
  input \err_ds_reg[0] ;
  input [1:0]\err_ds_reg[2]_0 ;
  input [1:0]shift_mux__1;
  input [0:0]\err_ds_reg[1] ;
  input [2:0]comma_is_a;
  input \err_ds_reg[1]_0 ;
  input \err_ds_reg[2]_1 ;
  input [0:0]comma_is_e;
  input [0:0]comma_is_r;
  input [0:0]\err_ds_reg[3] ;
  input [0:0]E;
  input \emcnt_reg[2]_0 ;
  input \emcnt_reg[7]_0 ;
  input \eof_int_reg[3]_1 ;
  input \eof_int_reg[3]_2 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[2]_0 ;
  input \efcnt_reg[1]_0 ;
  input \efcnt_reg[2]_1 ;
  input \eof_int_reg[0]_0 ;
  input \eof_int_reg[2]_0 ;
  input [0:0]\efcnt_reg[7]_0 ;
  input clk;
  input [0:0]\eof_int_reg[3]_3 ;
  input [0:0]\emcnt_reg[9]_1 ;

  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:3]\align_c/err_ds012_out ;
  wire [3:1]\align_c/err_ds04_out ;
  wire [3:2]\align_c/err_ds08_out ;
  wire [3:1]\align_c/err_ds0__16 ;
  wire buf_rst;
  wire clk;
  wire [2:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [0:0]comma_is_r;
  wire [3:0]data0;
  wire [7:0]efcnt;
  wire [7:0]efcnt0;
  wire efcnt0_carry__0_i_1__6_n_0;
  wire efcnt0_carry__0_i_2__6_n_0;
  wire efcnt0_carry__0_i_3__6_n_0;
  wire efcnt0_carry__0_i_4__7_n_0;
  wire efcnt0_carry__0_i_5__7_n_0;
  wire efcnt0_carry__0_i_6__7_n_0;
  wire efcnt0_carry__0_i_7__7_n_0;
  wire efcnt0_carry__0_n_1;
  wire efcnt0_carry__0_n_2;
  wire efcnt0_carry__0_n_3;
  wire efcnt0_carry_i_1__7_n_0;
  wire efcnt0_carry_i_2__7_n_0;
  wire efcnt0_carry_i_3__6_n_0;
  wire efcnt0_carry_i_4__6_n_0;
  wire efcnt0_carry_n_0;
  wire efcnt0_carry_n_1;
  wire efcnt0_carry_n_2;
  wire efcnt0_carry_n_3;
  wire \efcnt[3]_i_2__6_n_0 ;
  wire \efcnt[3]_i_3_n_0 ;
  wire \efcnt[4]_i_2__6_n_0 ;
  wire \efcnt[4]_i_3_n_0 ;
  wire \efcnt[5]_i_2__6_n_0 ;
  wire \efcnt[5]_i_3_n_0 ;
  wire \efcnt[5]_i_4__6_n_0 ;
  wire \efcnt[6]_i_2__6_n_0 ;
  wire \efcnt[6]_i_3__0_n_0 ;
  wire \efcnt[7]_i_3__5_n_0 ;
  wire \efcnt[7]_i_4__0_n_0 ;
  wire \efcnt[7]_i_5__5_n_0 ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[1]_0 ;
  wire \efcnt_reg[2]_0 ;
  wire \efcnt_reg[2]_1 ;
  wire [0:0]\efcnt_reg[7]_0 ;
  wire [9:0]emcnt;
  wire [9:0]emcnt0;
  wire emcnt0_carry__0_i_1__6_n_0;
  wire emcnt0_carry__0_i_2__6_n_0;
  wire emcnt0_carry__0_i_3__6_n_0;
  wire emcnt0_carry__0_i_4__6_n_0;
  wire emcnt0_carry__0_i_5__7_n_0;
  wire emcnt0_carry__0_i_6__7_n_0;
  wire emcnt0_carry__0_i_7__7_n_0;
  wire emcnt0_carry__0_i_8__7_n_0;
  wire emcnt0_carry__0_n_0;
  wire emcnt0_carry__0_n_1;
  wire emcnt0_carry__0_n_2;
  wire emcnt0_carry__0_n_3;
  wire emcnt0_carry__1_i_1__6_n_0;
  wire emcnt0_carry__1_i_2__7_n_0;
  wire emcnt0_carry__1_i_3__7_n_0;
  wire emcnt0_carry__1_n_3;
  wire emcnt0_carry_i_1__7_n_0;
  wire emcnt0_carry_i_2__7_n_0;
  wire emcnt0_carry_i_3__6_n_0;
  wire emcnt0_carry_i_4__6_n_0;
  wire emcnt0_carry_n_0;
  wire emcnt0_carry_n_1;
  wire emcnt0_carry_n_2;
  wire emcnt0_carry_n_3;
  wire \emcnt[0]_i_1__6_n_0 ;
  wire \emcnt[1]_i_1__6_n_0 ;
  wire \emcnt[2]_i_1__6_n_0 ;
  wire \emcnt[3]_i_1__6_n_0 ;
  wire \emcnt[3]_i_2__6_n_0 ;
  wire \emcnt[4]_i_2__6_n_0 ;
  wire \emcnt[4]_i_3__0_n_0 ;
  wire \emcnt[5]_i_2__6_n_0 ;
  wire \emcnt[5]_i_3_n_0 ;
  wire \emcnt[6]_i_1__6_n_0 ;
  wire \emcnt[6]_i_2__7_n_0 ;
  wire \emcnt[7]_i_1__6_n_0 ;
  wire \emcnt[7]_i_2__7_n_0 ;
  wire \emcnt[7]_i_3__5_n_0 ;
  wire \emcnt[7]_i_4__6_n_0 ;
  wire \emcnt[8]_i_1__6_n_0 ;
  wire \emcnt[8]_i_2__5_n_0 ;
  wire \emcnt[9]_i_3__6_n_0 ;
  wire \emcnt[9]_i_4_n_0 ;
  wire \emcnt[9]_i_5__6_n_0 ;
  wire \emcnt_reg[2]_0 ;
  wire [1:0]\emcnt_reg[3]_0 ;
  wire \emcnt_reg[4]_i_1__6_n_0 ;
  wire \emcnt_reg[5]_i_1__6_n_0 ;
  wire \emcnt_reg[7]_0 ;
  wire \emcnt_reg[8]_0 ;
  wire [3:0]\emcnt_reg[9]_0 ;
  wire [0:0]\emcnt_reg[9]_1 ;
  wire \emcnt_reg[9]_i_2__6_n_0 ;
  wire eof_int1__0;
  wire \eof_int[0]_i_3_n_0 ;
  wire \eof_int[1]_i_3_n_0 ;
  wire \eof_int[2]_i_3_n_0 ;
  wire \eof_int[3]_i_2__6_n_0 ;
  wire \eof_int_reg[0]_0 ;
  wire \eof_int_reg[0]_i_1__6_n_0 ;
  wire \eof_int_reg[1]_i_1__6_n_0 ;
  wire \eof_int_reg[2]_0 ;
  wire \eof_int_reg[2]_i_1__6_n_0 ;
  wire [3:0]\eof_int_reg[3]_0 ;
  wire \eof_int_reg[3]_1 ;
  wire \eof_int_reg[3]_2 ;
  wire [0:0]\eof_int_reg[3]_3 ;
  wire \eomf_int[0]_i_1__6_n_0 ;
  wire \eomf_int[1]_i_1__7_n_0 ;
  wire \eomf_int[2]_i_1__6_n_0 ;
  wire \eomf_int[3]_i_1__6_n_0 ;
  wire \eomf_int[3]_i_2__7_n_0 ;
  wire [3:0]\eomf_int_reg[3]_0 ;
  wire \err_ds_reg[0] ;
  wire [0:0]\err_ds_reg[1] ;
  wire \err_ds_reg[1]_0 ;
  wire [2:0]\err_ds_reg[2] ;
  wire [1:0]\err_ds_reg[2]_0 ;
  wire \err_ds_reg[2]_1 ;
  wire [0:0]\err_ds_reg[3] ;
  wire [0:0]\notb_d1_reg[0] ;
  wire [2:0]\notb_d1_reg[2] ;
  wire [7:0]octets_per_frame;
  wire [7:0]p_1_in;
  wire [3:0]pred_eof;
  wire [1:0]shift_mux__1;
  wire [3:3]NLW_efcnt0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_emcnt0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_emcnt0_carry__1_O_UNCONNECTED;

  CARRY4 efcnt0_carry
       (.CI(1'b0),
        .CO({efcnt0_carry_n_0,efcnt0_carry_n_1,efcnt0_carry_n_2,efcnt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({efcnt[2],octets_per_frame[2:0]}),
        .O(efcnt0[3:0]),
        .S({efcnt0_carry_i_1__7_n_0,efcnt0_carry_i_2__7_n_0,efcnt0_carry_i_3__6_n_0,efcnt0_carry_i_4__6_n_0}));
  CARRY4 efcnt0_carry__0
       (.CI(efcnt0_carry_n_0),
        .CO({NLW_efcnt0_carry__0_CO_UNCONNECTED[3],efcnt0_carry__0_n_1,efcnt0_carry__0_n_2,efcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,efcnt0_carry__0_i_1__6_n_0,efcnt0_carry__0_i_2__6_n_0,efcnt0_carry__0_i_3__6_n_0}),
        .O(efcnt0[7:4]),
        .S({efcnt0_carry__0_i_4__7_n_0,efcnt0_carry__0_i_5__7_n_0,efcnt0_carry__0_i_6__7_n_0,efcnt0_carry__0_i_7__7_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_1__6
       (.I0(octets_per_frame[5]),
        .I1(efcnt[5]),
        .O(efcnt0_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_2__6
       (.I0(octets_per_frame[4]),
        .I1(efcnt[4]),
        .O(efcnt0_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_3__6
       (.I0(octets_per_frame[3]),
        .I1(efcnt[3]),
        .O(efcnt0_carry__0_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_4__7
       (.I0(efcnt[6]),
        .I1(octets_per_frame[6]),
        .I2(efcnt[7]),
        .I3(octets_per_frame[7]),
        .O(efcnt0_carry__0_i_4__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_5__7
       (.I0(efcnt[5]),
        .I1(octets_per_frame[5]),
        .I2(efcnt[6]),
        .I3(octets_per_frame[6]),
        .O(efcnt0_carry__0_i_5__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_6__7
       (.I0(efcnt[4]),
        .I1(octets_per_frame[4]),
        .I2(efcnt[5]),
        .I3(octets_per_frame[5]),
        .O(efcnt0_carry__0_i_6__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_7__7
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[4]),
        .I3(octets_per_frame[4]),
        .O(efcnt0_carry__0_i_7__7_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    efcnt0_carry_i_1__7
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[2]),
        .O(efcnt0_carry_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    efcnt0_carry_i_2__7
       (.I0(efcnt[2]),
        .I1(octets_per_frame[2]),
        .O(efcnt0_carry_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_3__6
       (.I0(octets_per_frame[1]),
        .I1(efcnt[1]),
        .O(efcnt0_carry_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_4__6
       (.I0(octets_per_frame[0]),
        .I1(efcnt[0]),
        .O(efcnt0_carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[0]_i_1__6 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[2]_0 ),
        .I3(efcnt0[0]),
        .I4(eof_int1__0),
        .I5(efcnt[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[1]_i_1__6 
       (.I0(\efcnt_reg[1]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[2]_0 ),
        .I3(efcnt0[1]),
        .I4(eof_int1__0),
        .I5(efcnt[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h8888B888B8B8B888)) 
    \efcnt[2]_i_1__6 
       (.I0(\efcnt_reg[2]_1 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[2]_0 ),
        .I3(efcnt0[2]),
        .I4(eof_int1__0),
        .I5(efcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[2]_i_2__5 
       (.I0(efcnt[3]),
        .I1(efcnt[2]),
        .I2(efcnt[6]),
        .I3(efcnt[7]),
        .I4(efcnt[4]),
        .I5(efcnt[5]),
        .O(eof_int1__0));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[3]_i_2__6 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(efcnt0[3]),
        .I2(eof_int1__0),
        .I3(efcnt[3]),
        .I4(efcnt[2]),
        .O(\efcnt[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999998)) 
    \efcnt[3]_i_3 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[6]),
        .I3(octets_per_frame[7]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[4]_i_2__6 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(efcnt0[4]),
        .I2(eof_int1__0),
        .I3(efcnt[4]),
        .I4(efcnt[2]),
        .I5(efcnt[3]),
        .O(\efcnt[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1E1E1E1E1E0)) 
    \efcnt[4]_i_3 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[4]),
        .I3(octets_per_frame[6]),
        .I4(octets_per_frame[7]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[5]_i_2__6 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(efcnt0[5]),
        .I2(eof_int1__0),
        .I3(efcnt[5]),
        .I4(\efcnt[5]_i_4__6_n_0 ),
        .I5(efcnt[4]),
        .O(\efcnt[5]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FE01FE01FE00)) 
    \efcnt[5]_i_3 
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[5]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \efcnt[5]_i_4__6 
       (.I0(efcnt[2]),
        .I1(efcnt[3]),
        .O(\efcnt[5]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[6]_i_2__6 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(efcnt0[6]),
        .I2(eof_int1__0),
        .I3(efcnt[6]),
        .I4(\efcnt[7]_i_5__5_n_0 ),
        .O(\efcnt[6]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \efcnt[6]_i_3__0 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[7]_i_3__5 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(efcnt0[7]),
        .I2(eof_int1__0),
        .I3(efcnt[7]),
        .I4(\efcnt[7]_i_5__5_n_0 ),
        .I5(efcnt[6]),
        .O(\efcnt[7]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \efcnt[7]_i_4__0 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[4]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[5]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \efcnt[7]_i_5__5 
       (.I0(efcnt[4]),
        .I1(efcnt[2]),
        .I2(efcnt[3]),
        .I3(efcnt[5]),
        .O(\efcnt[7]_i_5__5_n_0 ));
  FDRE \efcnt_reg[0] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[0]),
        .Q(efcnt[0]),
        .R(1'b0));
  FDRE \efcnt_reg[1] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[1]),
        .Q(efcnt[1]),
        .R(1'b0));
  FDRE \efcnt_reg[2] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[2]),
        .Q(efcnt[2]),
        .R(1'b0));
  FDRE \efcnt_reg[3] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[3]),
        .Q(efcnt[3]),
        .R(1'b0));
  MUXF7 \efcnt_reg[3]_i_1__6 
       (.I0(\efcnt[3]_i_2__6_n_0 ),
        .I1(\efcnt[3]_i_3_n_0 ),
        .O(p_1_in[3]),
        .S(buf_rst));
  FDRE \efcnt_reg[4] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[4]),
        .Q(efcnt[4]),
        .R(1'b0));
  MUXF7 \efcnt_reg[4]_i_1__6 
       (.I0(\efcnt[4]_i_2__6_n_0 ),
        .I1(\efcnt[4]_i_3_n_0 ),
        .O(p_1_in[4]),
        .S(buf_rst));
  FDRE \efcnt_reg[5] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[5]),
        .Q(efcnt[5]),
        .R(1'b0));
  MUXF7 \efcnt_reg[5]_i_1__6 
       (.I0(\efcnt[5]_i_2__6_n_0 ),
        .I1(\efcnt[5]_i_3_n_0 ),
        .O(p_1_in[5]),
        .S(buf_rst));
  FDRE \efcnt_reg[6] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[6]),
        .Q(efcnt[6]),
        .R(1'b0));
  MUXF7 \efcnt_reg[6]_i_1__6 
       (.I0(\efcnt[6]_i_2__6_n_0 ),
        .I1(\efcnt[6]_i_3__0_n_0 ),
        .O(p_1_in[6]),
        .S(buf_rst));
  FDRE \efcnt_reg[7] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[7]),
        .Q(efcnt[7]),
        .R(1'b0));
  MUXF7 \efcnt_reg[7]_i_2__6 
       (.I0(\efcnt[7]_i_3__5_n_0 ),
        .I1(\efcnt[7]_i_4__0_n_0 ),
        .O(p_1_in[7]),
        .S(buf_rst));
  CARRY4 emcnt0_carry
       (.CI(1'b0),
        .CO({emcnt0_carry_n_0,emcnt0_carry_n_1,emcnt0_carry_n_2,emcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt[2],O[0],\emcnt_reg[3]_0 }),
        .O(emcnt0[3:0]),
        .S({emcnt0_carry_i_1__7_n_0,emcnt0_carry_i_2__7_n_0,emcnt0_carry_i_3__6_n_0,emcnt0_carry_i_4__6_n_0}));
  CARRY4 emcnt0_carry__0
       (.CI(emcnt0_carry_n_0),
        .CO({emcnt0_carry__0_n_0,emcnt0_carry__0_n_1,emcnt0_carry__0_n_2,emcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt0_carry__0_i_1__6_n_0,emcnt0_carry__0_i_2__6_n_0,emcnt0_carry__0_i_3__6_n_0,emcnt0_carry__0_i_4__6_n_0}),
        .O(emcnt0[7:4]),
        .S({emcnt0_carry__0_i_5__7_n_0,emcnt0_carry__0_i_6__7_n_0,emcnt0_carry__0_i_7__7_n_0,emcnt0_carry__0_i_8__7_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_1__6
       (.I0(\emcnt_reg[9]_0 [0]),
        .I1(emcnt[6]),
        .O(emcnt0_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_2__6
       (.I0(O[3]),
        .I1(emcnt[5]),
        .O(emcnt0_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_3__6
       (.I0(O[2]),
        .I1(emcnt[4]),
        .O(emcnt0_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_4__6
       (.I0(O[1]),
        .I1(emcnt[3]),
        .O(emcnt0_carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_5__7
       (.I0(emcnt[6]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(emcnt[7]),
        .I3(\emcnt_reg[9]_0 [1]),
        .O(emcnt0_carry__0_i_5__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_6__7
       (.I0(emcnt[5]),
        .I1(O[3]),
        .I2(emcnt[6]),
        .I3(\emcnt_reg[9]_0 [0]),
        .O(emcnt0_carry__0_i_6__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_7__7
       (.I0(emcnt[4]),
        .I1(O[2]),
        .I2(emcnt[5]),
        .I3(O[3]),
        .O(emcnt0_carry__0_i_7__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_8__7
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[4]),
        .I3(O[2]),
        .O(emcnt0_carry__0_i_8__7_n_0));
  CARRY4 emcnt0_carry__1
       (.CI(emcnt0_carry__0_n_0),
        .CO({NLW_emcnt0_carry__1_CO_UNCONNECTED[3:1],emcnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,emcnt0_carry__1_i_1__6_n_0}),
        .O({NLW_emcnt0_carry__1_O_UNCONNECTED[3:2],emcnt0[9:8]}),
        .S({1'b0,1'b0,emcnt0_carry__1_i_2__7_n_0,emcnt0_carry__1_i_3__7_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__1_i_1__6
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(emcnt[7]),
        .O(emcnt0_carry__1_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_2__7
       (.I0(emcnt[8]),
        .I1(\emcnt_reg[9]_0 [2]),
        .I2(emcnt[9]),
        .I3(\emcnt_reg[9]_0 [3]),
        .O(emcnt0_carry__1_i_2__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_3__7
       (.I0(emcnt[7]),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(emcnt[8]),
        .I3(\emcnt_reg[9]_0 [2]),
        .O(emcnt0_carry__1_i_3__7_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    emcnt0_carry_i_1__7
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[2]),
        .O(emcnt0_carry_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    emcnt0_carry_i_2__7
       (.I0(emcnt[2]),
        .I1(O[0]),
        .O(emcnt0_carry_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_3__6
       (.I0(\emcnt_reg[3]_0 [1]),
        .I1(emcnt[1]),
        .O(emcnt0_carry_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_4__6
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(emcnt[0]),
        .O(emcnt0_carry_i_4__6_n_0));
  LUT5 #(
    .INIT(32'h74777444)) 
    \emcnt[0]_i_1__6 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(buf_rst),
        .I2(emcnt[0]),
        .I3(\emcnt[7]_i_3__5_n_0 ),
        .I4(emcnt0[0]),
        .O(\emcnt[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[1]_i_1__6 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(buf_rst),
        .I3(emcnt[1]),
        .I4(\emcnt[7]_i_3__5_n_0 ),
        .I5(emcnt0[1]),
        .O(\emcnt[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6F606F6060)) 
    \emcnt[2]_i_1__6 
       (.I0(\emcnt_reg[2]_0 ),
        .I1(O[0]),
        .I2(buf_rst),
        .I3(emcnt[2]),
        .I4(\emcnt[7]_i_3__5_n_0 ),
        .I5(emcnt0[2]),
        .O(\emcnt[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hE01FFFFFE01F0000)) 
    \emcnt[3]_i_1__6 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(buf_rst),
        .I5(\emcnt[3]_i_2__6_n_0 ),
        .O(\emcnt[3]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[3]_i_2__6 
       (.I0(emcnt[2]),
        .I1(emcnt[3]),
        .I2(\emcnt[7]_i_3__5_n_0 ),
        .I3(emcnt0[3]),
        .O(\emcnt[3]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[4]_i_2__6 
       (.I0(emcnt[3]),
        .I1(emcnt[2]),
        .I2(emcnt[4]),
        .I3(\emcnt[7]_i_3__5_n_0 ),
        .I4(emcnt0[4]),
        .O(\emcnt[4]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \emcnt[4]_i_3__0 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(\emcnt_reg[3]_0 [0]),
        .I4(O[2]),
        .O(\emcnt[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[5]_i_2__6 
       (.I0(emcnt[4]),
        .I1(emcnt[2]),
        .I2(emcnt[3]),
        .I3(emcnt[5]),
        .I4(\emcnt[7]_i_3__5_n_0 ),
        .I5(emcnt0[5]),
        .O(\emcnt[5]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \emcnt[5]_i_3 
       (.I0(O[2]),
        .I1(\emcnt_reg[3]_0 [0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\emcnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[6]_i_1__6 
       (.I0(\emcnt_reg[8]_0 ),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(buf_rst),
        .I3(\emcnt[6]_i_2__7_n_0 ),
        .I4(\emcnt[7]_i_3__5_n_0 ),
        .I5(emcnt0[6]),
        .O(\emcnt[6]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[6]_i_2__7 
       (.I0(emcnt[5]),
        .I1(emcnt[3]),
        .I2(emcnt[2]),
        .I3(emcnt[4]),
        .I4(emcnt[6]),
        .O(\emcnt[6]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[7]_i_1__6 
       (.I0(\emcnt_reg[7]_0 ),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(buf_rst),
        .I3(\emcnt[7]_i_2__7_n_0 ),
        .I4(\emcnt[7]_i_3__5_n_0 ),
        .I5(emcnt0[7]),
        .O(\emcnt[7]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \emcnt[7]_i_2__7 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[7]_i_2__7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \emcnt[7]_i_3__5 
       (.I0(emcnt[4]),
        .I1(emcnt[5]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(\emcnt[7]_i_4__6_n_0 ),
        .O(\emcnt[7]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \emcnt[7]_i_4__6 
       (.I0(emcnt[7]),
        .I1(emcnt[6]),
        .I2(emcnt[9]),
        .I3(emcnt[8]),
        .O(\emcnt[7]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[8]_i_1__6 
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(\emcnt_reg[8]_0 ),
        .I2(\emcnt_reg[9]_0 [0]),
        .I3(\emcnt_reg[9]_0 [2]),
        .I4(buf_rst),
        .I5(\emcnt[8]_i_2__5_n_0 ),
        .O(\emcnt[8]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[8]_i_2__5 
       (.I0(\emcnt[9]_i_5__6_n_0 ),
        .I1(emcnt[8]),
        .I2(\emcnt[7]_i_3__5_n_0 ),
        .I3(emcnt0[8]),
        .O(\emcnt[8]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[9]_i_3__6 
       (.I0(emcnt[8]),
        .I1(\emcnt[9]_i_5__6_n_0 ),
        .I2(emcnt[9]),
        .I3(\emcnt[7]_i_3__5_n_0 ),
        .I4(emcnt0[9]),
        .O(\emcnt[9]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[9]_i_4 
       (.I0(\emcnt_reg[9]_0 [2]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(\emcnt_reg[8]_0 ),
        .I3(\emcnt_reg[9]_0 [1]),
        .I4(\emcnt_reg[9]_0 [3]),
        .O(\emcnt[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \emcnt[9]_i_5__6 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[9]_i_5__6_n_0 ));
  FDRE \emcnt_reg[0] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[0]_i_1__6_n_0 ),
        .Q(emcnt[0]),
        .R(1'b0));
  FDRE \emcnt_reg[1] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[1]_i_1__6_n_0 ),
        .Q(emcnt[1]),
        .R(1'b0));
  FDRE \emcnt_reg[2] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[2]_i_1__6_n_0 ),
        .Q(emcnt[2]),
        .R(1'b0));
  FDRE \emcnt_reg[3] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[3]_i_1__6_n_0 ),
        .Q(emcnt[3]),
        .R(1'b0));
  FDRE \emcnt_reg[4] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[4]_i_1__6_n_0 ),
        .Q(emcnt[4]),
        .R(1'b0));
  MUXF7 \emcnt_reg[4]_i_1__6 
       (.I0(\emcnt[4]_i_2__6_n_0 ),
        .I1(\emcnt[4]_i_3__0_n_0 ),
        .O(\emcnt_reg[4]_i_1__6_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[5] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[5]_i_1__6_n_0 ),
        .Q(emcnt[5]),
        .R(1'b0));
  MUXF7 \emcnt_reg[5]_i_1__6 
       (.I0(\emcnt[5]_i_2__6_n_0 ),
        .I1(\emcnt[5]_i_3_n_0 ),
        .O(\emcnt_reg[5]_i_1__6_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[6] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[6]_i_1__6_n_0 ),
        .Q(emcnt[6]),
        .R(1'b0));
  FDRE \emcnt_reg[7] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[7]_i_1__6_n_0 ),
        .Q(emcnt[7]),
        .R(1'b0));
  FDRE \emcnt_reg[8] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[8]_i_1__6_n_0 ),
        .Q(emcnt[8]),
        .R(1'b0));
  FDRE \emcnt_reg[9] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[9]_i_2__6_n_0 ),
        .Q(emcnt[9]),
        .R(1'b0));
  MUXF7 \emcnt_reg[9]_i_2__6 
       (.I0(\emcnt[9]_i_3__6_n_0 ),
        .I1(\emcnt[9]_i_4_n_0 ),
        .O(\emcnt_reg[9]_i_2__6_n_0 ),
        .S(buf_rst));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \eof_int[0]_i_2__6 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[2]_0 ),
        .I4(pred_eof[1]),
        .O(data0[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \eof_int[0]_i_3 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[4]),
        .I2(\eof_int_reg[3]_2 ),
        .I3(octets_per_frame[1]),
        .I4(octets_per_frame[0]),
        .I5(\eof_int_reg[0]_0 ),
        .O(\eof_int[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[1]_i_2__6 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[2]_0 ),
        .I4(pred_eof[2]),
        .O(data0[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[1]_i_3 
       (.I0(\eof_int_reg[2]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[2]_i_2__6 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[2]_0 ),
        .I4(pred_eof[3]),
        .O(data0[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[2]_i_3 
       (.I0(\eof_int_reg[2]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F000F000F0DDF0)) 
    \eof_int[3]_i_2__6 
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(data0[3]),
        .I3(buf_rst),
        .I4(\eof_int_reg[3]_1 ),
        .I5(\eof_int_reg[3]_2 ),
        .O(\eof_int[3]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eof_int[3]_i_3__6 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[2]_0 ),
        .I4(pred_eof[1]),
        .O(data0[3]));
  FDRE \eof_int_reg[0] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[0]_i_1__6_n_0 ),
        .Q(pred_eof[0]),
        .R(1'b0));
  MUXF7 \eof_int_reg[0]_i_1__6 
       (.I0(data0[0]),
        .I1(\eof_int[0]_i_3_n_0 ),
        .O(\eof_int_reg[0]_i_1__6_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[1] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[1]_i_1__6_n_0 ),
        .Q(pred_eof[1]),
        .R(1'b0));
  MUXF7 \eof_int_reg[1]_i_1__6 
       (.I0(data0[1]),
        .I1(\eof_int[1]_i_3_n_0 ),
        .O(\eof_int_reg[1]_i_1__6_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[2] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[2]_i_1__6_n_0 ),
        .Q(pred_eof[2]),
        .R(1'b0));
  MUXF7 \eof_int_reg[2]_i_1__6 
       (.I0(data0[2]),
        .I1(\eof_int[2]_i_3_n_0 ),
        .O(\eof_int_reg[2]_i_1__6_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[3] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int[3]_i_2__6_n_0 ),
        .Q(pred_eof[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \eomf_int[0]_i_1__6 
       (.I0(\emcnt[7]_i_3__5_n_0 ),
        .I1(emcnt[1]),
        .I2(emcnt[0]),
        .O(\eomf_int[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[1]_i_1__7 
       (.I0(emcnt[0]),
        .I1(\emcnt[7]_i_3__5_n_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[2]_i_1__6 
       (.I0(emcnt[1]),
        .I1(\emcnt[7]_i_3__5_n_0 ),
        .I2(emcnt[0]),
        .O(\eomf_int[2]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \eomf_int[3]_i_1__6 
       (.I0(buf_rst),
        .I1(\emcnt[7]_i_3__5_n_0 ),
        .I2(E),
        .O(\eomf_int[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eomf_int[3]_i_2__7 
       (.I0(emcnt[0]),
        .I1(emcnt[1]),
        .I2(\emcnt[7]_i_3__5_n_0 ),
        .O(\eomf_int[3]_i_2__7_n_0 ));
  FDRE \eomf_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[0]_i_1__6_n_0 ),
        .Q(\eomf_int_reg[3]_0 [0]),
        .R(\eomf_int[3]_i_1__6_n_0 ));
  FDRE \eomf_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[1]_i_1__7_n_0 ),
        .Q(\eomf_int_reg[3]_0 [1]),
        .R(\eomf_int[3]_i_1__6_n_0 ));
  FDRE \eomf_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[2]_i_1__6_n_0 ),
        .Q(\eomf_int_reg[3]_0 [2]),
        .R(\eomf_int[3]_i_1__6_n_0 ));
  FDRE \eomf_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[3]_i_2__7_n_0 ),
        .Q(\eomf_int_reg[3]_0 [3]),
        .R(\eomf_int[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[0]_i_3__6 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [0]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\notb_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[1]_i_1__6 
       (.I0(\align_c/err_ds04_out [1]),
        .I1(\align_c/err_ds0__16 [1]),
        .I2(\err_ds_reg[2]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\err_ds_reg[1] ),
        .O(\notb_d1_reg[2] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_2__6 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds04_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_3__6 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds0__16 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[2]_i_1__6 
       (.I0(\align_c/err_ds04_out [2]),
        .I1(\align_c/err_ds0__16 [2]),
        .I2(\err_ds_reg[2]_0 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [2]),
        .O(\notb_d1_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_2__6 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds04_out [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_3__6 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds0__16 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_5__6 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds08_out [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[3]_i_1__6 
       (.I0(\align_c/err_ds04_out [3]),
        .I1(\align_c/err_ds0__16 [3]),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [3]),
        .O(\notb_d1_reg[2] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_2__6 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds04_out [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[3]_i_3__6 
       (.I0(comma_is_e),
        .I1(comma_is_k[3]),
        .I2(\eomf_int_reg[3]_0 [3]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r),
        .I5(\err_ds_reg[3] ),
        .O(\align_c/err_ds0__16 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_4__6 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_7__6 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds08_out [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[0]_i_1__6 
       (.I0(pred_eof[0]),
        .I1(\eomf_int_reg[3]_0 [0]),
        .O(\eof_int_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[1]_i_1__6 
       (.I0(pred_eof[1]),
        .I1(\eomf_int_reg[3]_0 [1]),
        .O(\eof_int_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[2]_i_1__6 
       (.I0(pred_eof[2]),
        .I1(\eomf_int_reg[3]_0 [2]),
        .O(\eof_int_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[3]_i_1__6 
       (.I0(pred_eof[3]),
        .I1(\eomf_int_reg[3]_0 [3]),
        .O(\eof_int_reg[3]_0 [3]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_pred_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_pred_32_15
   (opmf__28_carry,
    \notb_d1_reg[0] ,
    \eomf_int_reg[3]_0 ,
    \notb_d1_reg[2] ,
    opmf__28_carry__0,
    \rx_cfg_octets_per_frame_reg[6] ,
    \rx_cfg_octets_per_frame_reg[0] ,
    \rx_cfg_octets_per_frame_reg[1] ,
    \eof_int_reg[3]_0 ,
    \rx_cfg_octets_per_frame_reg[3] ,
    \rx_cfg_octets_per_frame_reg[6]_0 ,
    octets_per_frame,
    O,
    \emcnt_reg[3]_0 ,
    \emcnt_reg[9]_0 ,
    buf_rst,
    Q,
    \err_ds_reg[2] ,
    comma_is_k,
    comma_is_a__0,
    \err_ds_reg[0] ,
    \err_ds_reg[2]_0 ,
    shift_mux__1,
    \err_ds_reg[1] ,
    comma_is_a,
    \err_ds_reg[1]_0 ,
    \err_ds_reg[2]_1 ,
    comma_is_e,
    comma_is_r,
    \err_ds_reg[3] ,
    E,
    \emcnt_reg[2]_0 ,
    \eof_int_reg[3]_1 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[2]_0 ,
    \efcnt_reg[7]_0 ,
    clk,
    \eof_int_reg[3]_2 ,
    \emcnt_reg[9]_1 );
  output opmf__28_carry;
  output [0:0]\notb_d1_reg[0] ;
  output [3:0]\eomf_int_reg[3]_0 ;
  output [2:0]\notb_d1_reg[2] ;
  output opmf__28_carry__0;
  output \rx_cfg_octets_per_frame_reg[6] ;
  output \rx_cfg_octets_per_frame_reg[0] ;
  output \rx_cfg_octets_per_frame_reg[1] ;
  output [3:0]\eof_int_reg[3]_0 ;
  output \rx_cfg_octets_per_frame_reg[3] ;
  output \rx_cfg_octets_per_frame_reg[6]_0 ;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3]_0 ;
  input [3:0]\emcnt_reg[9]_0 ;
  input buf_rst;
  input [2:0]Q;
  input [2:0]\err_ds_reg[2] ;
  input [3:0]comma_is_k;
  input [0:0]comma_is_a__0;
  input \err_ds_reg[0] ;
  input [1:0]\err_ds_reg[2]_0 ;
  input [1:0]shift_mux__1;
  input [0:0]\err_ds_reg[1] ;
  input [2:0]comma_is_a;
  input \err_ds_reg[1]_0 ;
  input \err_ds_reg[2]_1 ;
  input [0:0]comma_is_e;
  input [0:0]comma_is_r;
  input [0:0]\err_ds_reg[3] ;
  input [0:0]E;
  input \emcnt_reg[2]_0 ;
  input \eof_int_reg[3]_1 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[2]_0 ;
  input [0:0]\efcnt_reg[7]_0 ;
  input clk;
  input [0:0]\eof_int_reg[3]_2 ;
  input [0:0]\emcnt_reg[9]_1 ;

  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:3]\align_c/err_ds012_out ;
  wire [3:1]\align_c/err_ds04_out ;
  wire [3:2]\align_c/err_ds08_out ;
  wire [3:1]\align_c/err_ds0__16 ;
  wire buf_rst;
  wire clk;
  wire [2:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [0:0]comma_is_r;
  wire [3:0]data0;
  wire [7:0]efcnt;
  wire [7:0]efcnt0;
  wire efcnt0_carry__0_i_1__5_n_0;
  wire efcnt0_carry__0_i_2__5_n_0;
  wire efcnt0_carry__0_i_3__5_n_0;
  wire efcnt0_carry__0_i_4__6_n_0;
  wire efcnt0_carry__0_i_5__6_n_0;
  wire efcnt0_carry__0_i_6__6_n_0;
  wire efcnt0_carry__0_i_7__6_n_0;
  wire efcnt0_carry__0_n_1;
  wire efcnt0_carry__0_n_2;
  wire efcnt0_carry__0_n_3;
  wire efcnt0_carry_i_1__6_n_0;
  wire efcnt0_carry_i_2__6_n_0;
  wire efcnt0_carry_i_3__5_n_0;
  wire efcnt0_carry_i_4__5_n_0;
  wire efcnt0_carry_n_0;
  wire efcnt0_carry_n_1;
  wire efcnt0_carry_n_2;
  wire efcnt0_carry_n_3;
  wire \efcnt[3]_i_2__5_n_0 ;
  wire \efcnt[3]_i_3__6_n_0 ;
  wire \efcnt[4]_i_2__5_n_0 ;
  wire \efcnt[4]_i_3__6_n_0 ;
  wire \efcnt[5]_i_2__5_n_0 ;
  wire \efcnt[5]_i_3__6_n_0 ;
  wire \efcnt[5]_i_4__5_n_0 ;
  wire \efcnt[6]_i_2__5_n_0 ;
  wire \efcnt[6]_i_3__7_n_0 ;
  wire \efcnt[7]_i_3__4_n_0 ;
  wire \efcnt[7]_i_4__6_n_0 ;
  wire \efcnt[7]_i_5__4_n_0 ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[2]_0 ;
  wire [0:0]\efcnt_reg[7]_0 ;
  wire [9:0]emcnt;
  wire [9:0]emcnt0;
  wire emcnt0_carry__0_i_1__5_n_0;
  wire emcnt0_carry__0_i_2__5_n_0;
  wire emcnt0_carry__0_i_3__5_n_0;
  wire emcnt0_carry__0_i_4__5_n_0;
  wire emcnt0_carry__0_i_5__6_n_0;
  wire emcnt0_carry__0_i_6__6_n_0;
  wire emcnt0_carry__0_i_7__6_n_0;
  wire emcnt0_carry__0_i_8__6_n_0;
  wire emcnt0_carry__0_n_0;
  wire emcnt0_carry__0_n_1;
  wire emcnt0_carry__0_n_2;
  wire emcnt0_carry__0_n_3;
  wire emcnt0_carry__1_i_1__5_n_0;
  wire emcnt0_carry__1_i_2__6_n_0;
  wire emcnt0_carry__1_i_3__6_n_0;
  wire emcnt0_carry__1_n_3;
  wire emcnt0_carry_i_1__6_n_0;
  wire emcnt0_carry_i_2__6_n_0;
  wire emcnt0_carry_i_3__5_n_0;
  wire emcnt0_carry_i_4__5_n_0;
  wire emcnt0_carry_n_0;
  wire emcnt0_carry_n_1;
  wire emcnt0_carry_n_2;
  wire emcnt0_carry_n_3;
  wire \emcnt[0]_i_1__5_n_0 ;
  wire \emcnt[1]_i_1__5_n_0 ;
  wire \emcnt[2]_i_1__5_n_0 ;
  wire \emcnt[3]_i_1__5_n_0 ;
  wire \emcnt[3]_i_2__5_n_0 ;
  wire \emcnt[4]_i_2__5_n_0 ;
  wire \emcnt[4]_i_3__7_n_0 ;
  wire \emcnt[5]_i_2__5_n_0 ;
  wire \emcnt[5]_i_3__7_n_0 ;
  wire \emcnt[6]_i_1__5_n_0 ;
  wire \emcnt[6]_i_2__6_n_0 ;
  wire \emcnt[7]_i_1__5_n_0 ;
  wire \emcnt[7]_i_2__6_n_0 ;
  wire \emcnt[7]_i_3__4_n_0 ;
  wire \emcnt[7]_i_4__5_n_0 ;
  wire \emcnt[8]_i_1__5_n_0 ;
  wire \emcnt[8]_i_2__4_n_0 ;
  wire \emcnt[9]_i_3__5_n_0 ;
  wire \emcnt[9]_i_4__6_n_0 ;
  wire \emcnt[9]_i_5__5_n_0 ;
  wire \emcnt_reg[2]_0 ;
  wire [1:0]\emcnt_reg[3]_0 ;
  wire \emcnt_reg[4]_i_1__5_n_0 ;
  wire \emcnt_reg[5]_i_1__5_n_0 ;
  wire [3:0]\emcnt_reg[9]_0 ;
  wire [0:0]\emcnt_reg[9]_1 ;
  wire \emcnt_reg[9]_i_2__5_n_0 ;
  wire eof_int1__0;
  wire \eof_int[0]_i_3__6_n_0 ;
  wire \eof_int[1]_i_3__6_n_0 ;
  wire \eof_int[2]_i_3__6_n_0 ;
  wire \eof_int[3]_i_2__5_n_0 ;
  wire \eof_int_reg[0]_i_1__5_n_0 ;
  wire \eof_int_reg[1]_i_1__5_n_0 ;
  wire \eof_int_reg[2]_i_1__5_n_0 ;
  wire [3:0]\eof_int_reg[3]_0 ;
  wire \eof_int_reg[3]_1 ;
  wire [0:0]\eof_int_reg[3]_2 ;
  wire \eomf_int[0]_i_1__5_n_0 ;
  wire \eomf_int[1]_i_1__6_n_0 ;
  wire \eomf_int[2]_i_1__5_n_0 ;
  wire \eomf_int[3]_i_1__5_n_0 ;
  wire \eomf_int[3]_i_2__6_n_0 ;
  wire [3:0]\eomf_int_reg[3]_0 ;
  wire \err_ds_reg[0] ;
  wire [0:0]\err_ds_reg[1] ;
  wire \err_ds_reg[1]_0 ;
  wire [2:0]\err_ds_reg[2] ;
  wire [1:0]\err_ds_reg[2]_0 ;
  wire \err_ds_reg[2]_1 ;
  wire [0:0]\err_ds_reg[3] ;
  wire \g_rx_lanes[7].rx_lane_32_c/align_pred_c/efcnt2__2 ;
  wire [0:0]\notb_d1_reg[0] ;
  wire [2:0]\notb_d1_reg[2] ;
  wire [7:0]octets_per_frame;
  wire opmf__28_carry;
  wire opmf__28_carry__0;
  wire [7:0]p_1_in;
  wire [3:0]pred_eof;
  wire \rx_cfg_octets_per_frame_reg[0] ;
  wire \rx_cfg_octets_per_frame_reg[1] ;
  wire \rx_cfg_octets_per_frame_reg[3] ;
  wire \rx_cfg_octets_per_frame_reg[6] ;
  wire \rx_cfg_octets_per_frame_reg[6]_0 ;
  wire [1:0]shift_mux__1;
  wire [3:3]NLW_efcnt0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_emcnt0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_emcnt0_carry__1_O_UNCONNECTED;

  CARRY4 efcnt0_carry
       (.CI(1'b0),
        .CO({efcnt0_carry_n_0,efcnt0_carry_n_1,efcnt0_carry_n_2,efcnt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({efcnt[2],octets_per_frame[2:0]}),
        .O(efcnt0[3:0]),
        .S({efcnt0_carry_i_1__6_n_0,efcnt0_carry_i_2__6_n_0,efcnt0_carry_i_3__5_n_0,efcnt0_carry_i_4__5_n_0}));
  CARRY4 efcnt0_carry__0
       (.CI(efcnt0_carry_n_0),
        .CO({NLW_efcnt0_carry__0_CO_UNCONNECTED[3],efcnt0_carry__0_n_1,efcnt0_carry__0_n_2,efcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,efcnt0_carry__0_i_1__5_n_0,efcnt0_carry__0_i_2__5_n_0,efcnt0_carry__0_i_3__5_n_0}),
        .O(efcnt0[7:4]),
        .S({efcnt0_carry__0_i_4__6_n_0,efcnt0_carry__0_i_5__6_n_0,efcnt0_carry__0_i_6__6_n_0,efcnt0_carry__0_i_7__6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_1__5
       (.I0(octets_per_frame[5]),
        .I1(efcnt[5]),
        .O(efcnt0_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_2__5
       (.I0(octets_per_frame[4]),
        .I1(efcnt[4]),
        .O(efcnt0_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_3__5
       (.I0(octets_per_frame[3]),
        .I1(efcnt[3]),
        .O(efcnt0_carry__0_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_4__6
       (.I0(efcnt[6]),
        .I1(octets_per_frame[6]),
        .I2(efcnt[7]),
        .I3(octets_per_frame[7]),
        .O(efcnt0_carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_5__6
       (.I0(efcnt[5]),
        .I1(octets_per_frame[5]),
        .I2(efcnt[6]),
        .I3(octets_per_frame[6]),
        .O(efcnt0_carry__0_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_6__6
       (.I0(efcnt[4]),
        .I1(octets_per_frame[4]),
        .I2(efcnt[5]),
        .I3(octets_per_frame[5]),
        .O(efcnt0_carry__0_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_7__6
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[4]),
        .I3(octets_per_frame[4]),
        .O(efcnt0_carry__0_i_7__6_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    efcnt0_carry_i_1__6
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[2]),
        .O(efcnt0_carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    efcnt0_carry_i_2__6
       (.I0(efcnt[2]),
        .I1(octets_per_frame[2]),
        .O(efcnt0_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_3__5
       (.I0(octets_per_frame[1]),
        .I1(efcnt[1]),
        .O(efcnt0_carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_4__5
       (.I0(octets_per_frame[0]),
        .I1(efcnt[0]),
        .O(efcnt0_carry_i_4__5_n_0));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[0]_i_1__5 
       (.I0(\rx_cfg_octets_per_frame_reg[0] ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_0 ),
        .I3(efcnt0[0]),
        .I4(eof_int1__0),
        .I5(efcnt[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \efcnt[0]_i_2 
       (.I0(\g_rx_lanes[7].rx_lane_32_c/align_pred_c/efcnt2__2 ),
        .I1(octets_per_frame[0]),
        .O(\rx_cfg_octets_per_frame_reg[0] ));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[1]_i_1__5 
       (.I0(\rx_cfg_octets_per_frame_reg[1] ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_0 ),
        .I3(efcnt0[1]),
        .I4(eof_int1__0),
        .I5(efcnt[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \efcnt[1]_i_2 
       (.I0(\g_rx_lanes[7].rx_lane_32_c/align_pred_c/efcnt2__2 ),
        .I1(octets_per_frame[1]),
        .O(\rx_cfg_octets_per_frame_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[1]_i_3 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[6]),
        .I3(octets_per_frame[7]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(\g_rx_lanes[7].rx_lane_32_c/align_pred_c/efcnt2__2 ));
  LUT6 #(
    .INIT(64'h8888B888B8B8B888)) 
    \efcnt[2]_i_1__5 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_0 ),
        .I3(efcnt0[2]),
        .I4(eof_int1__0),
        .I5(efcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[2]_i_2__4 
       (.I0(efcnt[3]),
        .I1(efcnt[2]),
        .I2(efcnt[6]),
        .I3(efcnt[7]),
        .I4(efcnt[4]),
        .I5(efcnt[5]),
        .O(eof_int1__0));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[3]_i_2__5 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(efcnt0[3]),
        .I2(eof_int1__0),
        .I3(efcnt[3]),
        .I4(efcnt[2]),
        .O(\efcnt[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999998)) 
    \efcnt[3]_i_3__6 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[6]),
        .I3(octets_per_frame[7]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[3]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[4]_i_2__5 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(efcnt0[4]),
        .I2(eof_int1__0),
        .I3(efcnt[4]),
        .I4(efcnt[2]),
        .I5(efcnt[3]),
        .O(\efcnt[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1E1E1E1E1E0)) 
    \efcnt[4]_i_3__6 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[4]),
        .I3(octets_per_frame[6]),
        .I4(octets_per_frame[7]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[4]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[5]_i_2__5 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(efcnt0[5]),
        .I2(eof_int1__0),
        .I3(efcnt[5]),
        .I4(\efcnt[5]_i_4__5_n_0 ),
        .I5(efcnt[4]),
        .O(\efcnt[5]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FE01FE01FE00)) 
    \efcnt[5]_i_3__6 
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[5]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[5]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \efcnt[5]_i_4__5 
       (.I0(efcnt[2]),
        .I1(efcnt[3]),
        .O(\efcnt[5]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[6]_i_2__5 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(efcnt0[6]),
        .I2(eof_int1__0),
        .I3(efcnt[6]),
        .I4(\efcnt[7]_i_5__4_n_0 ),
        .O(\efcnt[6]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \efcnt[6]_i_3__7 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[6]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[7]_i_3__4 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(efcnt0[7]),
        .I2(eof_int1__0),
        .I3(efcnt[7]),
        .I4(\efcnt[7]_i_5__4_n_0 ),
        .I5(efcnt[6]),
        .O(\efcnt[7]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \efcnt[7]_i_4__6 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[4]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[5]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[7]_i_4__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \efcnt[7]_i_5__4 
       (.I0(efcnt[4]),
        .I1(efcnt[2]),
        .I2(efcnt[3]),
        .I3(efcnt[5]),
        .O(\efcnt[7]_i_5__4_n_0 ));
  FDRE \efcnt_reg[0] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[0]),
        .Q(efcnt[0]),
        .R(1'b0));
  FDRE \efcnt_reg[1] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[1]),
        .Q(efcnt[1]),
        .R(1'b0));
  FDRE \efcnt_reg[2] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[2]),
        .Q(efcnt[2]),
        .R(1'b0));
  FDRE \efcnt_reg[3] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[3]),
        .Q(efcnt[3]),
        .R(1'b0));
  MUXF7 \efcnt_reg[3]_i_1__5 
       (.I0(\efcnt[3]_i_2__5_n_0 ),
        .I1(\efcnt[3]_i_3__6_n_0 ),
        .O(p_1_in[3]),
        .S(buf_rst));
  FDRE \efcnt_reg[4] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[4]),
        .Q(efcnt[4]),
        .R(1'b0));
  MUXF7 \efcnt_reg[4]_i_1__5 
       (.I0(\efcnt[4]_i_2__5_n_0 ),
        .I1(\efcnt[4]_i_3__6_n_0 ),
        .O(p_1_in[4]),
        .S(buf_rst));
  FDRE \efcnt_reg[5] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[5]),
        .Q(efcnt[5]),
        .R(1'b0));
  MUXF7 \efcnt_reg[5]_i_1__5 
       (.I0(\efcnt[5]_i_2__5_n_0 ),
        .I1(\efcnt[5]_i_3__6_n_0 ),
        .O(p_1_in[5]),
        .S(buf_rst));
  FDRE \efcnt_reg[6] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[6]),
        .Q(efcnt[6]),
        .R(1'b0));
  MUXF7 \efcnt_reg[6]_i_1__5 
       (.I0(\efcnt[6]_i_2__5_n_0 ),
        .I1(\efcnt[6]_i_3__7_n_0 ),
        .O(p_1_in[6]),
        .S(buf_rst));
  FDRE \efcnt_reg[7] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[7]),
        .Q(efcnt[7]),
        .R(1'b0));
  MUXF7 \efcnt_reg[7]_i_2__5 
       (.I0(\efcnt[7]_i_3__4_n_0 ),
        .I1(\efcnt[7]_i_4__6_n_0 ),
        .O(p_1_in[7]),
        .S(buf_rst));
  CARRY4 emcnt0_carry
       (.CI(1'b0),
        .CO({emcnt0_carry_n_0,emcnt0_carry_n_1,emcnt0_carry_n_2,emcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt[2],O[0],\emcnt_reg[3]_0 }),
        .O(emcnt0[3:0]),
        .S({emcnt0_carry_i_1__6_n_0,emcnt0_carry_i_2__6_n_0,emcnt0_carry_i_3__5_n_0,emcnt0_carry_i_4__5_n_0}));
  CARRY4 emcnt0_carry__0
       (.CI(emcnt0_carry_n_0),
        .CO({emcnt0_carry__0_n_0,emcnt0_carry__0_n_1,emcnt0_carry__0_n_2,emcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt0_carry__0_i_1__5_n_0,emcnt0_carry__0_i_2__5_n_0,emcnt0_carry__0_i_3__5_n_0,emcnt0_carry__0_i_4__5_n_0}),
        .O(emcnt0[7:4]),
        .S({emcnt0_carry__0_i_5__6_n_0,emcnt0_carry__0_i_6__6_n_0,emcnt0_carry__0_i_7__6_n_0,emcnt0_carry__0_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_1__5
       (.I0(\emcnt_reg[9]_0 [0]),
        .I1(emcnt[6]),
        .O(emcnt0_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_2__5
       (.I0(O[3]),
        .I1(emcnt[5]),
        .O(emcnt0_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_3__5
       (.I0(O[2]),
        .I1(emcnt[4]),
        .O(emcnt0_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_4__5
       (.I0(O[1]),
        .I1(emcnt[3]),
        .O(emcnt0_carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_5__6
       (.I0(emcnt[6]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(emcnt[7]),
        .I3(\emcnt_reg[9]_0 [1]),
        .O(emcnt0_carry__0_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_6__6
       (.I0(emcnt[5]),
        .I1(O[3]),
        .I2(emcnt[6]),
        .I3(\emcnt_reg[9]_0 [0]),
        .O(emcnt0_carry__0_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_7__6
       (.I0(emcnt[4]),
        .I1(O[2]),
        .I2(emcnt[5]),
        .I3(O[3]),
        .O(emcnt0_carry__0_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_8__6
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[4]),
        .I3(O[2]),
        .O(emcnt0_carry__0_i_8__6_n_0));
  CARRY4 emcnt0_carry__1
       (.CI(emcnt0_carry__0_n_0),
        .CO({NLW_emcnt0_carry__1_CO_UNCONNECTED[3:1],emcnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,emcnt0_carry__1_i_1__5_n_0}),
        .O({NLW_emcnt0_carry__1_O_UNCONNECTED[3:2],emcnt0[9:8]}),
        .S({1'b0,1'b0,emcnt0_carry__1_i_2__6_n_0,emcnt0_carry__1_i_3__6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__1_i_1__5
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(emcnt[7]),
        .O(emcnt0_carry__1_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_2__6
       (.I0(emcnt[8]),
        .I1(\emcnt_reg[9]_0 [2]),
        .I2(emcnt[9]),
        .I3(\emcnt_reg[9]_0 [3]),
        .O(emcnt0_carry__1_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_3__6
       (.I0(emcnt[7]),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(emcnt[8]),
        .I3(\emcnt_reg[9]_0 [2]),
        .O(emcnt0_carry__1_i_3__6_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    emcnt0_carry_i_1__6
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[2]),
        .O(emcnt0_carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    emcnt0_carry_i_2__6
       (.I0(emcnt[2]),
        .I1(O[0]),
        .O(emcnt0_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_3__5
       (.I0(\emcnt_reg[3]_0 [1]),
        .I1(emcnt[1]),
        .O(emcnt0_carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_4__5
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(emcnt[0]),
        .O(emcnt0_carry_i_4__5_n_0));
  LUT5 #(
    .INIT(32'h74777444)) 
    \emcnt[0]_i_1__5 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(buf_rst),
        .I2(emcnt[0]),
        .I3(\emcnt[7]_i_3__4_n_0 ),
        .I4(emcnt0[0]),
        .O(\emcnt[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[1]_i_1__5 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(buf_rst),
        .I3(emcnt[1]),
        .I4(\emcnt[7]_i_3__4_n_0 ),
        .I5(emcnt0[1]),
        .O(\emcnt[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6F606F6060)) 
    \emcnt[2]_i_1__5 
       (.I0(\emcnt_reg[2]_0 ),
        .I1(O[0]),
        .I2(buf_rst),
        .I3(emcnt[2]),
        .I4(\emcnt[7]_i_3__4_n_0 ),
        .I5(emcnt0[2]),
        .O(\emcnt[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hE01FFFFFE01F0000)) 
    \emcnt[3]_i_1__5 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(buf_rst),
        .I5(\emcnt[3]_i_2__5_n_0 ),
        .O(\emcnt[3]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[3]_i_2__5 
       (.I0(emcnt[2]),
        .I1(emcnt[3]),
        .I2(\emcnt[7]_i_3__4_n_0 ),
        .I3(emcnt0[3]),
        .O(\emcnt[3]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[4]_i_2__5 
       (.I0(emcnt[3]),
        .I1(emcnt[2]),
        .I2(emcnt[4]),
        .I3(\emcnt[7]_i_3__4_n_0 ),
        .I4(emcnt0[4]),
        .O(\emcnt[4]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \emcnt[4]_i_3__7 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(\emcnt_reg[3]_0 [0]),
        .I4(O[2]),
        .O(\emcnt[4]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[5]_i_2__5 
       (.I0(emcnt[4]),
        .I1(emcnt[2]),
        .I2(emcnt[3]),
        .I3(emcnt[5]),
        .I4(\emcnt[7]_i_3__4_n_0 ),
        .I5(emcnt0[5]),
        .O(\emcnt[5]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \emcnt[5]_i_3__7 
       (.I0(O[2]),
        .I1(\emcnt_reg[3]_0 [0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\emcnt[5]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[6]_i_1__5 
       (.I0(opmf__28_carry),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(buf_rst),
        .I3(\emcnt[6]_i_2__6_n_0 ),
        .I4(\emcnt[7]_i_3__4_n_0 ),
        .I5(emcnt0[6]),
        .O(\emcnt[6]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[6]_i_2__6 
       (.I0(emcnt[5]),
        .I1(emcnt[3]),
        .I2(emcnt[2]),
        .I3(emcnt[4]),
        .I4(emcnt[6]),
        .O(\emcnt[6]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[7]_i_1__5 
       (.I0(opmf__28_carry__0),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(buf_rst),
        .I3(\emcnt[7]_i_2__6_n_0 ),
        .I4(\emcnt[7]_i_3__4_n_0 ),
        .I5(emcnt0[7]),
        .O(\emcnt[7]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \emcnt[7]_i_2__0 
       (.I0(opmf__28_carry),
        .I1(\emcnt_reg[9]_0 [0]),
        .O(opmf__28_carry__0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \emcnt[7]_i_2__6 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[7]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \emcnt[7]_i_3__4 
       (.I0(emcnt[4]),
        .I1(emcnt[5]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(\emcnt[7]_i_4__5_n_0 ),
        .O(\emcnt[7]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \emcnt[7]_i_4__5 
       (.I0(emcnt[7]),
        .I1(emcnt[6]),
        .I2(emcnt[9]),
        .I3(emcnt[8]),
        .O(\emcnt[7]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[8]_i_1__5 
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(opmf__28_carry),
        .I2(\emcnt_reg[9]_0 [0]),
        .I3(\emcnt_reg[9]_0 [2]),
        .I4(buf_rst),
        .I5(\emcnt[8]_i_2__4_n_0 ),
        .O(\emcnt[8]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[8]_i_2__4 
       (.I0(\emcnt[9]_i_5__5_n_0 ),
        .I1(emcnt[8]),
        .I2(\emcnt[7]_i_3__4_n_0 ),
        .I3(emcnt0[8]),
        .O(\emcnt[8]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \emcnt[8]_i_2__7 
       (.I0(O[2]),
        .I1(\emcnt_reg[3]_0 [0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(opmf__28_carry));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[9]_i_3__5 
       (.I0(emcnt[8]),
        .I1(\emcnt[9]_i_5__5_n_0 ),
        .I2(emcnt[9]),
        .I3(\emcnt[7]_i_3__4_n_0 ),
        .I4(emcnt0[9]),
        .O(\emcnt[9]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[9]_i_4__6 
       (.I0(\emcnt_reg[9]_0 [2]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(opmf__28_carry),
        .I3(\emcnt_reg[9]_0 [1]),
        .I4(\emcnt_reg[9]_0 [3]),
        .O(\emcnt[9]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \emcnt[9]_i_5__5 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[9]_i_5__5_n_0 ));
  FDRE \emcnt_reg[0] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[0]_i_1__5_n_0 ),
        .Q(emcnt[0]),
        .R(1'b0));
  FDRE \emcnt_reg[1] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[1]_i_1__5_n_0 ),
        .Q(emcnt[1]),
        .R(1'b0));
  FDRE \emcnt_reg[2] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[2]_i_1__5_n_0 ),
        .Q(emcnt[2]),
        .R(1'b0));
  FDRE \emcnt_reg[3] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[3]_i_1__5_n_0 ),
        .Q(emcnt[3]),
        .R(1'b0));
  FDRE \emcnt_reg[4] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[4]_i_1__5_n_0 ),
        .Q(emcnt[4]),
        .R(1'b0));
  MUXF7 \emcnt_reg[4]_i_1__5 
       (.I0(\emcnt[4]_i_2__5_n_0 ),
        .I1(\emcnt[4]_i_3__7_n_0 ),
        .O(\emcnt_reg[4]_i_1__5_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[5] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[5]_i_1__5_n_0 ),
        .Q(emcnt[5]),
        .R(1'b0));
  MUXF7 \emcnt_reg[5]_i_1__5 
       (.I0(\emcnt[5]_i_2__5_n_0 ),
        .I1(\emcnt[5]_i_3__7_n_0 ),
        .O(\emcnt_reg[5]_i_1__5_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[6] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[6]_i_1__5_n_0 ),
        .Q(emcnt[6]),
        .R(1'b0));
  FDRE \emcnt_reg[7] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[7]_i_1__5_n_0 ),
        .Q(emcnt[7]),
        .R(1'b0));
  FDRE \emcnt_reg[8] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[8]_i_1__5_n_0 ),
        .Q(emcnt[8]),
        .R(1'b0));
  FDRE \emcnt_reg[9] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[9]_i_2__5_n_0 ),
        .Q(emcnt[9]),
        .R(1'b0));
  MUXF7 \emcnt_reg[9]_i_2__5 
       (.I0(\emcnt[9]_i_3__5_n_0 ),
        .I1(\emcnt[9]_i_4__6_n_0 ),
        .O(\emcnt_reg[9]_i_2__5_n_0 ),
        .S(buf_rst));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \eof_int[0]_i_2__5 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_0 ),
        .I4(pred_eof[1]),
        .O(data0[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \eof_int[0]_i_3__6 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[4]),
        .I2(\rx_cfg_octets_per_frame_reg[6] ),
        .I3(octets_per_frame[1]),
        .I4(octets_per_frame[0]),
        .I5(\rx_cfg_octets_per_frame_reg[3] ),
        .O(\eof_int[0]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \eof_int[0]_i_4 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .O(\rx_cfg_octets_per_frame_reg[3] ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[1]_i_2__5 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_0 ),
        .I4(pred_eof[2]),
        .O(data0[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[1]_i_3__6 
       (.I0(\rx_cfg_octets_per_frame_reg[6]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[1]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[2]_i_2__5 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_0 ),
        .I4(pred_eof[3]),
        .O(data0[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[2]_i_3__6 
       (.I0(\rx_cfg_octets_per_frame_reg[6]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[2]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \eof_int[2]_i_4 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[5]),
        .I2(octets_per_frame[7]),
        .O(\rx_cfg_octets_per_frame_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00F000F000F0DDF0)) 
    \eof_int[3]_i_2__5 
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(data0[3]),
        .I3(buf_rst),
        .I4(\eof_int_reg[3]_1 ),
        .I5(\rx_cfg_octets_per_frame_reg[6] ),
        .O(\eof_int[3]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eof_int[3]_i_3__5 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_0 ),
        .I4(pred_eof[1]),
        .O(data0[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \eof_int[3]_i_5 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[7]),
        .O(\rx_cfg_octets_per_frame_reg[6] ));
  FDRE \eof_int_reg[0] 
       (.C(clk),
        .CE(\eof_int_reg[3]_2 ),
        .D(\eof_int_reg[0]_i_1__5_n_0 ),
        .Q(pred_eof[0]),
        .R(1'b0));
  MUXF7 \eof_int_reg[0]_i_1__5 
       (.I0(data0[0]),
        .I1(\eof_int[0]_i_3__6_n_0 ),
        .O(\eof_int_reg[0]_i_1__5_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[1] 
       (.C(clk),
        .CE(\eof_int_reg[3]_2 ),
        .D(\eof_int_reg[1]_i_1__5_n_0 ),
        .Q(pred_eof[1]),
        .R(1'b0));
  MUXF7 \eof_int_reg[1]_i_1__5 
       (.I0(data0[1]),
        .I1(\eof_int[1]_i_3__6_n_0 ),
        .O(\eof_int_reg[1]_i_1__5_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[2] 
       (.C(clk),
        .CE(\eof_int_reg[3]_2 ),
        .D(\eof_int_reg[2]_i_1__5_n_0 ),
        .Q(pred_eof[2]),
        .R(1'b0));
  MUXF7 \eof_int_reg[2]_i_1__5 
       (.I0(data0[2]),
        .I1(\eof_int[2]_i_3__6_n_0 ),
        .O(\eof_int_reg[2]_i_1__5_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[3] 
       (.C(clk),
        .CE(\eof_int_reg[3]_2 ),
        .D(\eof_int[3]_i_2__5_n_0 ),
        .Q(pred_eof[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \eomf_int[0]_i_1__5 
       (.I0(\emcnt[7]_i_3__4_n_0 ),
        .I1(emcnt[1]),
        .I2(emcnt[0]),
        .O(\eomf_int[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[1]_i_1__6 
       (.I0(emcnt[0]),
        .I1(\emcnt[7]_i_3__4_n_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[2]_i_1__5 
       (.I0(emcnt[1]),
        .I1(\emcnt[7]_i_3__4_n_0 ),
        .I2(emcnt[0]),
        .O(\eomf_int[2]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \eomf_int[3]_i_1__5 
       (.I0(buf_rst),
        .I1(\emcnt[7]_i_3__4_n_0 ),
        .I2(E),
        .O(\eomf_int[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eomf_int[3]_i_2__6 
       (.I0(emcnt[0]),
        .I1(emcnt[1]),
        .I2(\emcnt[7]_i_3__4_n_0 ),
        .O(\eomf_int[3]_i_2__6_n_0 ));
  FDRE \eomf_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[0]_i_1__5_n_0 ),
        .Q(\eomf_int_reg[3]_0 [0]),
        .R(\eomf_int[3]_i_1__5_n_0 ));
  FDRE \eomf_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[1]_i_1__6_n_0 ),
        .Q(\eomf_int_reg[3]_0 [1]),
        .R(\eomf_int[3]_i_1__5_n_0 ));
  FDRE \eomf_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[2]_i_1__5_n_0 ),
        .Q(\eomf_int_reg[3]_0 [2]),
        .R(\eomf_int[3]_i_1__5_n_0 ));
  FDRE \eomf_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[3]_i_2__6_n_0 ),
        .Q(\eomf_int_reg[3]_0 [3]),
        .R(\eomf_int[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[0]_i_3__5 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [0]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\notb_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[1]_i_1__5 
       (.I0(\align_c/err_ds04_out [1]),
        .I1(\align_c/err_ds0__16 [1]),
        .I2(\err_ds_reg[2]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\err_ds_reg[1] ),
        .O(\notb_d1_reg[2] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_2__5 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds04_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_3__5 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds0__16 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[2]_i_1__5 
       (.I0(\align_c/err_ds04_out [2]),
        .I1(\align_c/err_ds0__16 [2]),
        .I2(\err_ds_reg[2]_0 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [2]),
        .O(\notb_d1_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_2__5 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds04_out [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_3__5 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds0__16 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_5__5 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds08_out [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[3]_i_1__5 
       (.I0(\align_c/err_ds04_out [3]),
        .I1(\align_c/err_ds0__16 [3]),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [3]),
        .O(\notb_d1_reg[2] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_2__5 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds04_out [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[3]_i_3__5 
       (.I0(comma_is_e),
        .I1(comma_is_k[3]),
        .I2(\eomf_int_reg[3]_0 [3]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r),
        .I5(\err_ds_reg[3] ),
        .O(\align_c/err_ds0__16 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_4__5 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_7__5 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds08_out [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[0]_i_1__5 
       (.I0(pred_eof[0]),
        .I1(\eomf_int_reg[3]_0 [0]),
        .O(\eof_int_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[1]_i_1__5 
       (.I0(pred_eof[1]),
        .I1(\eomf_int_reg[3]_0 [1]),
        .O(\eof_int_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[2]_i_1__5 
       (.I0(pred_eof[2]),
        .I1(\eomf_int_reg[3]_0 [2]),
        .O(\eof_int_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[3]_i_1__5 
       (.I0(pred_eof[3]),
        .I1(\eomf_int_reg[3]_0 [3]),
        .O(\eof_int_reg[3]_0 [3]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_pred_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_pred_32_27
   (\notb_d1_reg[0] ,
    \eomf_int_reg[3]_0 ,
    \notb_d1_reg[2] ,
    \eof_int_reg[3]_0 ,
    octets_per_frame,
    O,
    \emcnt_reg[3]_0 ,
    \emcnt_reg[9]_0 ,
    \emcnt_reg[6]_0 ,
    buf_rst,
    Q,
    \err_ds_reg[2] ,
    comma_is_k,
    comma_is_a__0,
    \err_ds_reg[0] ,
    \err_ds_reg[2]_0 ,
    shift_mux__1,
    \err_ds_reg[1] ,
    comma_is_a,
    \err_ds_reg[1]_0 ,
    \err_ds_reg[2]_1 ,
    comma_is_e,
    comma_is_r,
    \err_ds_reg[3] ,
    E,
    \emcnt_reg[2]_0 ,
    \emcnt_reg[7]_0 ,
    \eof_int_reg[3]_1 ,
    \eof_int_reg[3]_2 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[0]_1 ,
    \efcnt_reg[1]_0 ,
    \efcnt_reg[2]_0 ,
    \eof_int_reg[0]_0 ,
    \eof_int_reg[1]_0 ,
    \efcnt_reg[7]_0 ,
    clk,
    \eof_int_reg[3]_3 ,
    \emcnt_reg[9]_1 );
  output [0:0]\notb_d1_reg[0] ;
  output [3:0]\eomf_int_reg[3]_0 ;
  output [2:0]\notb_d1_reg[2] ;
  output [3:0]\eof_int_reg[3]_0 ;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3]_0 ;
  input [3:0]\emcnt_reg[9]_0 ;
  input \emcnt_reg[6]_0 ;
  input buf_rst;
  input [2:0]Q;
  input [2:0]\err_ds_reg[2] ;
  input [3:0]comma_is_k;
  input [0:0]comma_is_a__0;
  input \err_ds_reg[0] ;
  input [1:0]\err_ds_reg[2]_0 ;
  input [1:0]shift_mux__1;
  input [0:0]\err_ds_reg[1] ;
  input [2:0]comma_is_a;
  input \err_ds_reg[1]_0 ;
  input \err_ds_reg[2]_1 ;
  input [0:0]comma_is_e;
  input [0:0]comma_is_r;
  input [0:0]\err_ds_reg[3] ;
  input [0:0]E;
  input \emcnt_reg[2]_0 ;
  input \emcnt_reg[7]_0 ;
  input \eof_int_reg[3]_1 ;
  input \eof_int_reg[3]_2 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[0]_1 ;
  input \efcnt_reg[1]_0 ;
  input \efcnt_reg[2]_0 ;
  input \eof_int_reg[0]_0 ;
  input \eof_int_reg[1]_0 ;
  input [0:0]\efcnt_reg[7]_0 ;
  input clk;
  input [0:0]\eof_int_reg[3]_3 ;
  input [0:0]\emcnt_reg[9]_1 ;

  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:3]\align_c/err_ds012_out ;
  wire [3:1]\align_c/err_ds04_out ;
  wire [3:2]\align_c/err_ds08_out ;
  wire [3:1]\align_c/err_ds0__16 ;
  wire buf_rst;
  wire clk;
  wire [2:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [0:0]comma_is_r;
  wire [3:0]data0;
  wire [7:0]efcnt;
  wire [7:0]efcnt0;
  wire efcnt0_carry__0_i_1__4_n_0;
  wire efcnt0_carry__0_i_2__4_n_0;
  wire efcnt0_carry__0_i_3__4_n_0;
  wire efcnt0_carry__0_i_4__5_n_0;
  wire efcnt0_carry__0_i_5__5_n_0;
  wire efcnt0_carry__0_i_6__5_n_0;
  wire efcnt0_carry__0_i_7__5_n_0;
  wire efcnt0_carry__0_n_1;
  wire efcnt0_carry__0_n_2;
  wire efcnt0_carry__0_n_3;
  wire efcnt0_carry_i_1__5_n_0;
  wire efcnt0_carry_i_2__5_n_0;
  wire efcnt0_carry_i_3__4_n_0;
  wire efcnt0_carry_i_4__4_n_0;
  wire efcnt0_carry_n_0;
  wire efcnt0_carry_n_1;
  wire efcnt0_carry_n_2;
  wire efcnt0_carry_n_3;
  wire \efcnt[3]_i_2__4_n_0 ;
  wire \efcnt[3]_i_3__5_n_0 ;
  wire \efcnt[4]_i_2__4_n_0 ;
  wire \efcnt[4]_i_3__5_n_0 ;
  wire \efcnt[5]_i_2__4_n_0 ;
  wire \efcnt[5]_i_3__5_n_0 ;
  wire \efcnt[5]_i_4__4_n_0 ;
  wire \efcnt[6]_i_2__4_n_0 ;
  wire \efcnt[6]_i_3__6_n_0 ;
  wire \efcnt[7]_i_3__3_n_0 ;
  wire \efcnt[7]_i_4__5_n_0 ;
  wire \efcnt[7]_i_5__3_n_0 ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[0]_1 ;
  wire \efcnt_reg[1]_0 ;
  wire \efcnt_reg[2]_0 ;
  wire [0:0]\efcnt_reg[7]_0 ;
  wire [9:0]emcnt;
  wire [9:0]emcnt0;
  wire emcnt0_carry__0_i_1__4_n_0;
  wire emcnt0_carry__0_i_2__4_n_0;
  wire emcnt0_carry__0_i_3__4_n_0;
  wire emcnt0_carry__0_i_4__4_n_0;
  wire emcnt0_carry__0_i_5__5_n_0;
  wire emcnt0_carry__0_i_6__5_n_0;
  wire emcnt0_carry__0_i_7__5_n_0;
  wire emcnt0_carry__0_i_8__5_n_0;
  wire emcnt0_carry__0_n_0;
  wire emcnt0_carry__0_n_1;
  wire emcnt0_carry__0_n_2;
  wire emcnt0_carry__0_n_3;
  wire emcnt0_carry__1_i_1__4_n_0;
  wire emcnt0_carry__1_i_2__5_n_0;
  wire emcnt0_carry__1_i_3__5_n_0;
  wire emcnt0_carry__1_n_3;
  wire emcnt0_carry_i_1__5_n_0;
  wire emcnt0_carry_i_2__5_n_0;
  wire emcnt0_carry_i_3__4_n_0;
  wire emcnt0_carry_i_4__4_n_0;
  wire emcnt0_carry_n_0;
  wire emcnt0_carry_n_1;
  wire emcnt0_carry_n_2;
  wire emcnt0_carry_n_3;
  wire \emcnt[0]_i_1__4_n_0 ;
  wire \emcnt[1]_i_1__4_n_0 ;
  wire \emcnt[2]_i_1__4_n_0 ;
  wire \emcnt[3]_i_1__4_n_0 ;
  wire \emcnt[3]_i_2__4_n_0 ;
  wire \emcnt[4]_i_2__4_n_0 ;
  wire \emcnt[4]_i_3__6_n_0 ;
  wire \emcnt[5]_i_2__4_n_0 ;
  wire \emcnt[5]_i_3__6_n_0 ;
  wire \emcnt[6]_i_1__4_n_0 ;
  wire \emcnt[6]_i_2__5_n_0 ;
  wire \emcnt[7]_i_1__4_n_0 ;
  wire \emcnt[7]_i_2__5_n_0 ;
  wire \emcnt[7]_i_3__3_n_0 ;
  wire \emcnt[7]_i_4__4_n_0 ;
  wire \emcnt[8]_i_1__4_n_0 ;
  wire \emcnt[8]_i_2__3_n_0 ;
  wire \emcnt[9]_i_3__4_n_0 ;
  wire \emcnt[9]_i_4__5_n_0 ;
  wire \emcnt[9]_i_5__4_n_0 ;
  wire \emcnt_reg[2]_0 ;
  wire [1:0]\emcnt_reg[3]_0 ;
  wire \emcnt_reg[4]_i_1__4_n_0 ;
  wire \emcnt_reg[5]_i_1__4_n_0 ;
  wire \emcnt_reg[6]_0 ;
  wire \emcnt_reg[7]_0 ;
  wire [3:0]\emcnt_reg[9]_0 ;
  wire [0:0]\emcnt_reg[9]_1 ;
  wire \emcnt_reg[9]_i_2__4_n_0 ;
  wire eof_int1__0;
  wire \eof_int[0]_i_3__5_n_0 ;
  wire \eof_int[1]_i_3__5_n_0 ;
  wire \eof_int[2]_i_3__5_n_0 ;
  wire \eof_int[3]_i_2__4_n_0 ;
  wire \eof_int_reg[0]_0 ;
  wire \eof_int_reg[0]_i_1__4_n_0 ;
  wire \eof_int_reg[1]_0 ;
  wire \eof_int_reg[1]_i_1__4_n_0 ;
  wire \eof_int_reg[2]_i_1__4_n_0 ;
  wire [3:0]\eof_int_reg[3]_0 ;
  wire \eof_int_reg[3]_1 ;
  wire \eof_int_reg[3]_2 ;
  wire [0:0]\eof_int_reg[3]_3 ;
  wire \eomf_int[0]_i_1__4_n_0 ;
  wire \eomf_int[1]_i_1__5_n_0 ;
  wire \eomf_int[2]_i_1__4_n_0 ;
  wire \eomf_int[3]_i_1__4_n_0 ;
  wire \eomf_int[3]_i_2__5_n_0 ;
  wire [3:0]\eomf_int_reg[3]_0 ;
  wire \err_ds_reg[0] ;
  wire [0:0]\err_ds_reg[1] ;
  wire \err_ds_reg[1]_0 ;
  wire [2:0]\err_ds_reg[2] ;
  wire [1:0]\err_ds_reg[2]_0 ;
  wire \err_ds_reg[2]_1 ;
  wire [0:0]\err_ds_reg[3] ;
  wire [0:0]\notb_d1_reg[0] ;
  wire [2:0]\notb_d1_reg[2] ;
  wire [7:0]octets_per_frame;
  wire [7:0]p_1_in;
  wire [3:0]pred_eof;
  wire [1:0]shift_mux__1;
  wire [3:3]NLW_efcnt0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_emcnt0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_emcnt0_carry__1_O_UNCONNECTED;

  CARRY4 efcnt0_carry
       (.CI(1'b0),
        .CO({efcnt0_carry_n_0,efcnt0_carry_n_1,efcnt0_carry_n_2,efcnt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({efcnt[2],octets_per_frame[2:0]}),
        .O(efcnt0[3:0]),
        .S({efcnt0_carry_i_1__5_n_0,efcnt0_carry_i_2__5_n_0,efcnt0_carry_i_3__4_n_0,efcnt0_carry_i_4__4_n_0}));
  CARRY4 efcnt0_carry__0
       (.CI(efcnt0_carry_n_0),
        .CO({NLW_efcnt0_carry__0_CO_UNCONNECTED[3],efcnt0_carry__0_n_1,efcnt0_carry__0_n_2,efcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,efcnt0_carry__0_i_1__4_n_0,efcnt0_carry__0_i_2__4_n_0,efcnt0_carry__0_i_3__4_n_0}),
        .O(efcnt0[7:4]),
        .S({efcnt0_carry__0_i_4__5_n_0,efcnt0_carry__0_i_5__5_n_0,efcnt0_carry__0_i_6__5_n_0,efcnt0_carry__0_i_7__5_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_1__4
       (.I0(octets_per_frame[5]),
        .I1(efcnt[5]),
        .O(efcnt0_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_2__4
       (.I0(octets_per_frame[4]),
        .I1(efcnt[4]),
        .O(efcnt0_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_3__4
       (.I0(octets_per_frame[3]),
        .I1(efcnt[3]),
        .O(efcnt0_carry__0_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_4__5
       (.I0(efcnt[6]),
        .I1(octets_per_frame[6]),
        .I2(efcnt[7]),
        .I3(octets_per_frame[7]),
        .O(efcnt0_carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_5__5
       (.I0(efcnt[5]),
        .I1(octets_per_frame[5]),
        .I2(efcnt[6]),
        .I3(octets_per_frame[6]),
        .O(efcnt0_carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_6__5
       (.I0(efcnt[4]),
        .I1(octets_per_frame[4]),
        .I2(efcnt[5]),
        .I3(octets_per_frame[5]),
        .O(efcnt0_carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_7__5
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[4]),
        .I3(octets_per_frame[4]),
        .O(efcnt0_carry__0_i_7__5_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    efcnt0_carry_i_1__5
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[2]),
        .O(efcnt0_carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    efcnt0_carry_i_2__5
       (.I0(efcnt[2]),
        .I1(octets_per_frame[2]),
        .O(efcnt0_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_3__4
       (.I0(octets_per_frame[1]),
        .I1(efcnt[1]),
        .O(efcnt0_carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_4__4
       (.I0(octets_per_frame[0]),
        .I1(efcnt[0]),
        .O(efcnt0_carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[0]_i_1__4 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[0]),
        .I4(eof_int1__0),
        .I5(efcnt[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[1]_i_1__4 
       (.I0(\efcnt_reg[1]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[1]),
        .I4(eof_int1__0),
        .I5(efcnt[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h8888B888B8B8B888)) 
    \efcnt[2]_i_1__4 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[2]),
        .I4(eof_int1__0),
        .I5(efcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[2]_i_2__3 
       (.I0(efcnt[3]),
        .I1(efcnt[2]),
        .I2(efcnt[6]),
        .I3(efcnt[7]),
        .I4(efcnt[4]),
        .I5(efcnt[5]),
        .O(eof_int1__0));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[3]_i_2__4 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[3]),
        .I2(eof_int1__0),
        .I3(efcnt[3]),
        .I4(efcnt[2]),
        .O(\efcnt[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999998)) 
    \efcnt[3]_i_3__5 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[6]),
        .I3(octets_per_frame[7]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[3]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[4]_i_2__4 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[4]),
        .I2(eof_int1__0),
        .I3(efcnt[4]),
        .I4(efcnt[2]),
        .I5(efcnt[3]),
        .O(\efcnt[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1E1E1E1E1E0)) 
    \efcnt[4]_i_3__5 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[4]),
        .I3(octets_per_frame[6]),
        .I4(octets_per_frame[7]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[4]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[5]_i_2__4 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[5]),
        .I2(eof_int1__0),
        .I3(efcnt[5]),
        .I4(\efcnt[5]_i_4__4_n_0 ),
        .I5(efcnt[4]),
        .O(\efcnt[5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FE01FE01FE00)) 
    \efcnt[5]_i_3__5 
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[5]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[5]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \efcnt[5]_i_4__4 
       (.I0(efcnt[2]),
        .I1(efcnt[3]),
        .O(\efcnt[5]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[6]_i_2__4 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[6]),
        .I2(eof_int1__0),
        .I3(efcnt[6]),
        .I4(\efcnt[7]_i_5__3_n_0 ),
        .O(\efcnt[6]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \efcnt[6]_i_3__6 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[6]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[7]_i_3__3 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[7]),
        .I2(eof_int1__0),
        .I3(efcnt[7]),
        .I4(\efcnt[7]_i_5__3_n_0 ),
        .I5(efcnt[6]),
        .O(\efcnt[7]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \efcnt[7]_i_4__5 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[4]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[5]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[7]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \efcnt[7]_i_5__3 
       (.I0(efcnt[4]),
        .I1(efcnt[2]),
        .I2(efcnt[3]),
        .I3(efcnt[5]),
        .O(\efcnt[7]_i_5__3_n_0 ));
  FDRE \efcnt_reg[0] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[0]),
        .Q(efcnt[0]),
        .R(1'b0));
  FDRE \efcnt_reg[1] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[1]),
        .Q(efcnt[1]),
        .R(1'b0));
  FDRE \efcnt_reg[2] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[2]),
        .Q(efcnt[2]),
        .R(1'b0));
  FDRE \efcnt_reg[3] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[3]),
        .Q(efcnt[3]),
        .R(1'b0));
  MUXF7 \efcnt_reg[3]_i_1__4 
       (.I0(\efcnt[3]_i_2__4_n_0 ),
        .I1(\efcnt[3]_i_3__5_n_0 ),
        .O(p_1_in[3]),
        .S(buf_rst));
  FDRE \efcnt_reg[4] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[4]),
        .Q(efcnt[4]),
        .R(1'b0));
  MUXF7 \efcnt_reg[4]_i_1__4 
       (.I0(\efcnt[4]_i_2__4_n_0 ),
        .I1(\efcnt[4]_i_3__5_n_0 ),
        .O(p_1_in[4]),
        .S(buf_rst));
  FDRE \efcnt_reg[5] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[5]),
        .Q(efcnt[5]),
        .R(1'b0));
  MUXF7 \efcnt_reg[5]_i_1__4 
       (.I0(\efcnt[5]_i_2__4_n_0 ),
        .I1(\efcnt[5]_i_3__5_n_0 ),
        .O(p_1_in[5]),
        .S(buf_rst));
  FDRE \efcnt_reg[6] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[6]),
        .Q(efcnt[6]),
        .R(1'b0));
  MUXF7 \efcnt_reg[6]_i_1__4 
       (.I0(\efcnt[6]_i_2__4_n_0 ),
        .I1(\efcnt[6]_i_3__6_n_0 ),
        .O(p_1_in[6]),
        .S(buf_rst));
  FDRE \efcnt_reg[7] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[7]),
        .Q(efcnt[7]),
        .R(1'b0));
  MUXF7 \efcnt_reg[7]_i_2__4 
       (.I0(\efcnt[7]_i_3__3_n_0 ),
        .I1(\efcnt[7]_i_4__5_n_0 ),
        .O(p_1_in[7]),
        .S(buf_rst));
  CARRY4 emcnt0_carry
       (.CI(1'b0),
        .CO({emcnt0_carry_n_0,emcnt0_carry_n_1,emcnt0_carry_n_2,emcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt[2],O[0],\emcnt_reg[3]_0 }),
        .O(emcnt0[3:0]),
        .S({emcnt0_carry_i_1__5_n_0,emcnt0_carry_i_2__5_n_0,emcnt0_carry_i_3__4_n_0,emcnt0_carry_i_4__4_n_0}));
  CARRY4 emcnt0_carry__0
       (.CI(emcnt0_carry_n_0),
        .CO({emcnt0_carry__0_n_0,emcnt0_carry__0_n_1,emcnt0_carry__0_n_2,emcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt0_carry__0_i_1__4_n_0,emcnt0_carry__0_i_2__4_n_0,emcnt0_carry__0_i_3__4_n_0,emcnt0_carry__0_i_4__4_n_0}),
        .O(emcnt0[7:4]),
        .S({emcnt0_carry__0_i_5__5_n_0,emcnt0_carry__0_i_6__5_n_0,emcnt0_carry__0_i_7__5_n_0,emcnt0_carry__0_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_1__4
       (.I0(\emcnt_reg[9]_0 [0]),
        .I1(emcnt[6]),
        .O(emcnt0_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_2__4
       (.I0(O[3]),
        .I1(emcnt[5]),
        .O(emcnt0_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_3__4
       (.I0(O[2]),
        .I1(emcnt[4]),
        .O(emcnt0_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_4__4
       (.I0(O[1]),
        .I1(emcnt[3]),
        .O(emcnt0_carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_5__5
       (.I0(emcnt[6]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(emcnt[7]),
        .I3(\emcnt_reg[9]_0 [1]),
        .O(emcnt0_carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_6__5
       (.I0(emcnt[5]),
        .I1(O[3]),
        .I2(emcnt[6]),
        .I3(\emcnt_reg[9]_0 [0]),
        .O(emcnt0_carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_7__5
       (.I0(emcnt[4]),
        .I1(O[2]),
        .I2(emcnt[5]),
        .I3(O[3]),
        .O(emcnt0_carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_8__5
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[4]),
        .I3(O[2]),
        .O(emcnt0_carry__0_i_8__5_n_0));
  CARRY4 emcnt0_carry__1
       (.CI(emcnt0_carry__0_n_0),
        .CO({NLW_emcnt0_carry__1_CO_UNCONNECTED[3:1],emcnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,emcnt0_carry__1_i_1__4_n_0}),
        .O({NLW_emcnt0_carry__1_O_UNCONNECTED[3:2],emcnt0[9:8]}),
        .S({1'b0,1'b0,emcnt0_carry__1_i_2__5_n_0,emcnt0_carry__1_i_3__5_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__1_i_1__4
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(emcnt[7]),
        .O(emcnt0_carry__1_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_2__5
       (.I0(emcnt[8]),
        .I1(\emcnt_reg[9]_0 [2]),
        .I2(emcnt[9]),
        .I3(\emcnt_reg[9]_0 [3]),
        .O(emcnt0_carry__1_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_3__5
       (.I0(emcnt[7]),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(emcnt[8]),
        .I3(\emcnt_reg[9]_0 [2]),
        .O(emcnt0_carry__1_i_3__5_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    emcnt0_carry_i_1__5
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[2]),
        .O(emcnt0_carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    emcnt0_carry_i_2__5
       (.I0(emcnt[2]),
        .I1(O[0]),
        .O(emcnt0_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_3__4
       (.I0(\emcnt_reg[3]_0 [1]),
        .I1(emcnt[1]),
        .O(emcnt0_carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_4__4
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(emcnt[0]),
        .O(emcnt0_carry_i_4__4_n_0));
  LUT5 #(
    .INIT(32'h74777444)) 
    \emcnt[0]_i_1__4 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(buf_rst),
        .I2(emcnt[0]),
        .I3(\emcnt[7]_i_3__3_n_0 ),
        .I4(emcnt0[0]),
        .O(\emcnt[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[1]_i_1__4 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(buf_rst),
        .I3(emcnt[1]),
        .I4(\emcnt[7]_i_3__3_n_0 ),
        .I5(emcnt0[1]),
        .O(\emcnt[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6F606F6060)) 
    \emcnt[2]_i_1__4 
       (.I0(\emcnt_reg[2]_0 ),
        .I1(O[0]),
        .I2(buf_rst),
        .I3(emcnt[2]),
        .I4(\emcnt[7]_i_3__3_n_0 ),
        .I5(emcnt0[2]),
        .O(\emcnt[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hE01FFFFFE01F0000)) 
    \emcnt[3]_i_1__4 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(buf_rst),
        .I5(\emcnt[3]_i_2__4_n_0 ),
        .O(\emcnt[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[3]_i_2__4 
       (.I0(emcnt[2]),
        .I1(emcnt[3]),
        .I2(\emcnt[7]_i_3__3_n_0 ),
        .I3(emcnt0[3]),
        .O(\emcnt[3]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[4]_i_2__4 
       (.I0(emcnt[3]),
        .I1(emcnt[2]),
        .I2(emcnt[4]),
        .I3(\emcnt[7]_i_3__3_n_0 ),
        .I4(emcnt0[4]),
        .O(\emcnt[4]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \emcnt[4]_i_3__6 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(\emcnt_reg[3]_0 [0]),
        .I4(O[2]),
        .O(\emcnt[4]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[5]_i_2__4 
       (.I0(emcnt[4]),
        .I1(emcnt[2]),
        .I2(emcnt[3]),
        .I3(emcnt[5]),
        .I4(\emcnt[7]_i_3__3_n_0 ),
        .I5(emcnt0[5]),
        .O(\emcnt[5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \emcnt[5]_i_3__6 
       (.I0(O[2]),
        .I1(\emcnt_reg[3]_0 [0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\emcnt[5]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[6]_i_1__4 
       (.I0(\emcnt_reg[6]_0 ),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(buf_rst),
        .I3(\emcnt[6]_i_2__5_n_0 ),
        .I4(\emcnt[7]_i_3__3_n_0 ),
        .I5(emcnt0[6]),
        .O(\emcnt[6]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[6]_i_2__5 
       (.I0(emcnt[5]),
        .I1(emcnt[3]),
        .I2(emcnt[2]),
        .I3(emcnt[4]),
        .I4(emcnt[6]),
        .O(\emcnt[6]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[7]_i_1__4 
       (.I0(\emcnt_reg[7]_0 ),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(buf_rst),
        .I3(\emcnt[7]_i_2__5_n_0 ),
        .I4(\emcnt[7]_i_3__3_n_0 ),
        .I5(emcnt0[7]),
        .O(\emcnt[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \emcnt[7]_i_2__5 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[7]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \emcnt[7]_i_3__3 
       (.I0(emcnt[4]),
        .I1(emcnt[5]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(\emcnt[7]_i_4__4_n_0 ),
        .O(\emcnt[7]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \emcnt[7]_i_4__4 
       (.I0(emcnt[7]),
        .I1(emcnt[6]),
        .I2(emcnt[9]),
        .I3(emcnt[8]),
        .O(\emcnt[7]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[8]_i_1__4 
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(\emcnt_reg[6]_0 ),
        .I2(\emcnt_reg[9]_0 [0]),
        .I3(\emcnt_reg[9]_0 [2]),
        .I4(buf_rst),
        .I5(\emcnt[8]_i_2__3_n_0 ),
        .O(\emcnt[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[8]_i_2__3 
       (.I0(\emcnt[9]_i_5__4_n_0 ),
        .I1(emcnt[8]),
        .I2(\emcnt[7]_i_3__3_n_0 ),
        .I3(emcnt0[8]),
        .O(\emcnt[8]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[9]_i_3__4 
       (.I0(emcnt[8]),
        .I1(\emcnt[9]_i_5__4_n_0 ),
        .I2(emcnt[9]),
        .I3(\emcnt[7]_i_3__3_n_0 ),
        .I4(emcnt0[9]),
        .O(\emcnt[9]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[9]_i_4__5 
       (.I0(\emcnt_reg[9]_0 [2]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(\emcnt_reg[6]_0 ),
        .I3(\emcnt_reg[9]_0 [1]),
        .I4(\emcnt_reg[9]_0 [3]),
        .O(\emcnt[9]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \emcnt[9]_i_5__4 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[9]_i_5__4_n_0 ));
  FDRE \emcnt_reg[0] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[0]_i_1__4_n_0 ),
        .Q(emcnt[0]),
        .R(1'b0));
  FDRE \emcnt_reg[1] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[1]_i_1__4_n_0 ),
        .Q(emcnt[1]),
        .R(1'b0));
  FDRE \emcnt_reg[2] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[2]_i_1__4_n_0 ),
        .Q(emcnt[2]),
        .R(1'b0));
  FDRE \emcnt_reg[3] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[3]_i_1__4_n_0 ),
        .Q(emcnt[3]),
        .R(1'b0));
  FDRE \emcnt_reg[4] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[4]_i_1__4_n_0 ),
        .Q(emcnt[4]),
        .R(1'b0));
  MUXF7 \emcnt_reg[4]_i_1__4 
       (.I0(\emcnt[4]_i_2__4_n_0 ),
        .I1(\emcnt[4]_i_3__6_n_0 ),
        .O(\emcnt_reg[4]_i_1__4_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[5] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[5]_i_1__4_n_0 ),
        .Q(emcnt[5]),
        .R(1'b0));
  MUXF7 \emcnt_reg[5]_i_1__4 
       (.I0(\emcnt[5]_i_2__4_n_0 ),
        .I1(\emcnt[5]_i_3__6_n_0 ),
        .O(\emcnt_reg[5]_i_1__4_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[6] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[6]_i_1__4_n_0 ),
        .Q(emcnt[6]),
        .R(1'b0));
  FDRE \emcnt_reg[7] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[7]_i_1__4_n_0 ),
        .Q(emcnt[7]),
        .R(1'b0));
  FDRE \emcnt_reg[8] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[8]_i_1__4_n_0 ),
        .Q(emcnt[8]),
        .R(1'b0));
  FDRE \emcnt_reg[9] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[9]_i_2__4_n_0 ),
        .Q(emcnt[9]),
        .R(1'b0));
  MUXF7 \emcnt_reg[9]_i_2__4 
       (.I0(\emcnt[9]_i_3__4_n_0 ),
        .I1(\emcnt[9]_i_4__5_n_0 ),
        .O(\emcnt_reg[9]_i_2__4_n_0 ),
        .S(buf_rst));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \eof_int[0]_i_2__4 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[1]),
        .O(data0[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \eof_int[0]_i_3__5 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[4]),
        .I2(\eof_int_reg[3]_2 ),
        .I3(octets_per_frame[1]),
        .I4(octets_per_frame[0]),
        .I5(\eof_int_reg[0]_0 ),
        .O(\eof_int[0]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[1]_i_2__4 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[2]),
        .O(data0[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[1]_i_3__5 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[1]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[2]_i_2__4 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[3]),
        .O(data0[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[2]_i_3__5 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h00F000F000F0DDF0)) 
    \eof_int[3]_i_2__4 
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(data0[3]),
        .I3(buf_rst),
        .I4(\eof_int_reg[3]_1 ),
        .I5(\eof_int_reg[3]_2 ),
        .O(\eof_int[3]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eof_int[3]_i_3__4 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[1]),
        .O(data0[3]));
  FDRE \eof_int_reg[0] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[0]_i_1__4_n_0 ),
        .Q(pred_eof[0]),
        .R(1'b0));
  MUXF7 \eof_int_reg[0]_i_1__4 
       (.I0(data0[0]),
        .I1(\eof_int[0]_i_3__5_n_0 ),
        .O(\eof_int_reg[0]_i_1__4_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[1] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[1]_i_1__4_n_0 ),
        .Q(pred_eof[1]),
        .R(1'b0));
  MUXF7 \eof_int_reg[1]_i_1__4 
       (.I0(data0[1]),
        .I1(\eof_int[1]_i_3__5_n_0 ),
        .O(\eof_int_reg[1]_i_1__4_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[2] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[2]_i_1__4_n_0 ),
        .Q(pred_eof[2]),
        .R(1'b0));
  MUXF7 \eof_int_reg[2]_i_1__4 
       (.I0(data0[2]),
        .I1(\eof_int[2]_i_3__5_n_0 ),
        .O(\eof_int_reg[2]_i_1__4_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[3] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int[3]_i_2__4_n_0 ),
        .Q(pred_eof[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \eomf_int[0]_i_1__4 
       (.I0(\emcnt[7]_i_3__3_n_0 ),
        .I1(emcnt[1]),
        .I2(emcnt[0]),
        .O(\eomf_int[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[1]_i_1__5 
       (.I0(emcnt[0]),
        .I1(\emcnt[7]_i_3__3_n_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[2]_i_1__4 
       (.I0(emcnt[1]),
        .I1(\emcnt[7]_i_3__3_n_0 ),
        .I2(emcnt[0]),
        .O(\eomf_int[2]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \eomf_int[3]_i_1__4 
       (.I0(buf_rst),
        .I1(\emcnt[7]_i_3__3_n_0 ),
        .I2(E),
        .O(\eomf_int[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eomf_int[3]_i_2__5 
       (.I0(emcnt[0]),
        .I1(emcnt[1]),
        .I2(\emcnt[7]_i_3__3_n_0 ),
        .O(\eomf_int[3]_i_2__5_n_0 ));
  FDRE \eomf_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[0]_i_1__4_n_0 ),
        .Q(\eomf_int_reg[3]_0 [0]),
        .R(\eomf_int[3]_i_1__4_n_0 ));
  FDRE \eomf_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[1]_i_1__5_n_0 ),
        .Q(\eomf_int_reg[3]_0 [1]),
        .R(\eomf_int[3]_i_1__4_n_0 ));
  FDRE \eomf_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[2]_i_1__4_n_0 ),
        .Q(\eomf_int_reg[3]_0 [2]),
        .R(\eomf_int[3]_i_1__4_n_0 ));
  FDRE \eomf_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[3]_i_2__5_n_0 ),
        .Q(\eomf_int_reg[3]_0 [3]),
        .R(\eomf_int[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[0]_i_3__4 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [0]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\notb_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[1]_i_1__4 
       (.I0(\align_c/err_ds04_out [1]),
        .I1(\align_c/err_ds0__16 [1]),
        .I2(\err_ds_reg[2]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\err_ds_reg[1] ),
        .O(\notb_d1_reg[2] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_2__4 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds04_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_3__4 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds0__16 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[2]_i_1__4 
       (.I0(\align_c/err_ds04_out [2]),
        .I1(\align_c/err_ds0__16 [2]),
        .I2(\err_ds_reg[2]_0 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [2]),
        .O(\notb_d1_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_2__4 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds04_out [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_3__4 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds0__16 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_5__4 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds08_out [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[3]_i_1__4 
       (.I0(\align_c/err_ds04_out [3]),
        .I1(\align_c/err_ds0__16 [3]),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [3]),
        .O(\notb_d1_reg[2] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_2__4 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds04_out [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[3]_i_3__4 
       (.I0(comma_is_e),
        .I1(comma_is_k[3]),
        .I2(\eomf_int_reg[3]_0 [3]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r),
        .I5(\err_ds_reg[3] ),
        .O(\align_c/err_ds0__16 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_4__4 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_7__4 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds08_out [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[0]_i_1__4 
       (.I0(pred_eof[0]),
        .I1(\eomf_int_reg[3]_0 [0]),
        .O(\eof_int_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[1]_i_1__4 
       (.I0(pred_eof[1]),
        .I1(\eomf_int_reg[3]_0 [1]),
        .O(\eof_int_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[2]_i_1__4 
       (.I0(pred_eof[2]),
        .I1(\eomf_int_reg[3]_0 [2]),
        .O(\eof_int_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[3]_i_1__4 
       (.I0(pred_eof[3]),
        .I1(\eomf_int_reg[3]_0 [3]),
        .O(\eof_int_reg[3]_0 [3]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_pred_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_pred_32_39
   (\notb_d1_reg[0] ,
    \eomf_int_reg[3]_0 ,
    \notb_d1_reg[2] ,
    \eof_int_reg[3]_0 ,
    octets_per_frame,
    O,
    \emcnt_reg[3]_0 ,
    \emcnt_reg[9]_0 ,
    \emcnt_reg[6]_0 ,
    buf_rst,
    Q,
    \err_ds_reg[2] ,
    comma_is_k,
    comma_is_a__0,
    \err_ds_reg[0] ,
    \err_ds_reg[2]_0 ,
    shift_mux__1,
    \err_ds_reg[1] ,
    comma_is_a,
    \err_ds_reg[1]_0 ,
    \err_ds_reg[2]_1 ,
    comma_is_e,
    comma_is_r,
    \err_ds_reg[3] ,
    E,
    \emcnt_reg[2]_0 ,
    \emcnt_reg[7]_0 ,
    \eof_int_reg[3]_1 ,
    \eof_int_reg[3]_2 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[0]_1 ,
    \efcnt_reg[1]_0 ,
    \efcnt_reg[2]_0 ,
    \eof_int_reg[0]_0 ,
    \eof_int_reg[1]_0 ,
    \efcnt_reg[7]_0 ,
    clk,
    \eof_int_reg[3]_3 ,
    \emcnt_reg[9]_1 );
  output [0:0]\notb_d1_reg[0] ;
  output [3:0]\eomf_int_reg[3]_0 ;
  output [2:0]\notb_d1_reg[2] ;
  output [3:0]\eof_int_reg[3]_0 ;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3]_0 ;
  input [3:0]\emcnt_reg[9]_0 ;
  input \emcnt_reg[6]_0 ;
  input buf_rst;
  input [2:0]Q;
  input [2:0]\err_ds_reg[2] ;
  input [3:0]comma_is_k;
  input [0:0]comma_is_a__0;
  input \err_ds_reg[0] ;
  input [1:0]\err_ds_reg[2]_0 ;
  input [1:0]shift_mux__1;
  input [0:0]\err_ds_reg[1] ;
  input [2:0]comma_is_a;
  input \err_ds_reg[1]_0 ;
  input \err_ds_reg[2]_1 ;
  input [0:0]comma_is_e;
  input [0:0]comma_is_r;
  input [0:0]\err_ds_reg[3] ;
  input [0:0]E;
  input \emcnt_reg[2]_0 ;
  input \emcnt_reg[7]_0 ;
  input \eof_int_reg[3]_1 ;
  input \eof_int_reg[3]_2 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[0]_1 ;
  input \efcnt_reg[1]_0 ;
  input \efcnt_reg[2]_0 ;
  input \eof_int_reg[0]_0 ;
  input \eof_int_reg[1]_0 ;
  input [0:0]\efcnt_reg[7]_0 ;
  input clk;
  input [0:0]\eof_int_reg[3]_3 ;
  input [0:0]\emcnt_reg[9]_1 ;

  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:3]\align_c/err_ds012_out ;
  wire [3:1]\align_c/err_ds04_out ;
  wire [3:2]\align_c/err_ds08_out ;
  wire [3:1]\align_c/err_ds0__16 ;
  wire buf_rst;
  wire clk;
  wire [2:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [0:0]comma_is_r;
  wire [3:0]data0;
  wire [7:0]efcnt;
  wire [7:0]efcnt0;
  wire efcnt0_carry__0_i_1__3_n_0;
  wire efcnt0_carry__0_i_2__3_n_0;
  wire efcnt0_carry__0_i_3__3_n_0;
  wire efcnt0_carry__0_i_4__4_n_0;
  wire efcnt0_carry__0_i_5__4_n_0;
  wire efcnt0_carry__0_i_6__4_n_0;
  wire efcnt0_carry__0_i_7__4_n_0;
  wire efcnt0_carry__0_n_1;
  wire efcnt0_carry__0_n_2;
  wire efcnt0_carry__0_n_3;
  wire efcnt0_carry_i_1__4_n_0;
  wire efcnt0_carry_i_2__4_n_0;
  wire efcnt0_carry_i_3__3_n_0;
  wire efcnt0_carry_i_4__3_n_0;
  wire efcnt0_carry_n_0;
  wire efcnt0_carry_n_1;
  wire efcnt0_carry_n_2;
  wire efcnt0_carry_n_3;
  wire \efcnt[3]_i_2__3_n_0 ;
  wire \efcnt[3]_i_3__4_n_0 ;
  wire \efcnt[4]_i_2__3_n_0 ;
  wire \efcnt[4]_i_3__4_n_0 ;
  wire \efcnt[5]_i_2__3_n_0 ;
  wire \efcnt[5]_i_3__4_n_0 ;
  wire \efcnt[5]_i_4__3_n_0 ;
  wire \efcnt[6]_i_2__3_n_0 ;
  wire \efcnt[6]_i_3__5_n_0 ;
  wire \efcnt[7]_i_3__2_n_0 ;
  wire \efcnt[7]_i_4__4_n_0 ;
  wire \efcnt[7]_i_5__2_n_0 ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[0]_1 ;
  wire \efcnt_reg[1]_0 ;
  wire \efcnt_reg[2]_0 ;
  wire [0:0]\efcnt_reg[7]_0 ;
  wire [9:0]emcnt;
  wire [9:0]emcnt0;
  wire emcnt0_carry__0_i_1__3_n_0;
  wire emcnt0_carry__0_i_2__3_n_0;
  wire emcnt0_carry__0_i_3__3_n_0;
  wire emcnt0_carry__0_i_4__3_n_0;
  wire emcnt0_carry__0_i_5__4_n_0;
  wire emcnt0_carry__0_i_6__4_n_0;
  wire emcnt0_carry__0_i_7__4_n_0;
  wire emcnt0_carry__0_i_8__4_n_0;
  wire emcnt0_carry__0_n_0;
  wire emcnt0_carry__0_n_1;
  wire emcnt0_carry__0_n_2;
  wire emcnt0_carry__0_n_3;
  wire emcnt0_carry__1_i_1__3_n_0;
  wire emcnt0_carry__1_i_2__4_n_0;
  wire emcnt0_carry__1_i_3__4_n_0;
  wire emcnt0_carry__1_n_3;
  wire emcnt0_carry_i_1__4_n_0;
  wire emcnt0_carry_i_2__4_n_0;
  wire emcnt0_carry_i_3__3_n_0;
  wire emcnt0_carry_i_4__3_n_0;
  wire emcnt0_carry_n_0;
  wire emcnt0_carry_n_1;
  wire emcnt0_carry_n_2;
  wire emcnt0_carry_n_3;
  wire \emcnt[0]_i_1__3_n_0 ;
  wire \emcnt[1]_i_1__3_n_0 ;
  wire \emcnt[2]_i_1__3_n_0 ;
  wire \emcnt[3]_i_1__3_n_0 ;
  wire \emcnt[3]_i_2__3_n_0 ;
  wire \emcnt[4]_i_2__3_n_0 ;
  wire \emcnt[4]_i_3__5_n_0 ;
  wire \emcnt[5]_i_2__3_n_0 ;
  wire \emcnt[5]_i_3__5_n_0 ;
  wire \emcnt[6]_i_1__3_n_0 ;
  wire \emcnt[6]_i_2__4_n_0 ;
  wire \emcnt[7]_i_1__3_n_0 ;
  wire \emcnt[7]_i_2__4_n_0 ;
  wire \emcnt[7]_i_3__2_n_0 ;
  wire \emcnt[7]_i_4__3_n_0 ;
  wire \emcnt[8]_i_1__3_n_0 ;
  wire \emcnt[8]_i_2__2_n_0 ;
  wire \emcnt[9]_i_3__3_n_0 ;
  wire \emcnt[9]_i_4__4_n_0 ;
  wire \emcnt[9]_i_5__3_n_0 ;
  wire \emcnt_reg[2]_0 ;
  wire [1:0]\emcnt_reg[3]_0 ;
  wire \emcnt_reg[4]_i_1__3_n_0 ;
  wire \emcnt_reg[5]_i_1__3_n_0 ;
  wire \emcnt_reg[6]_0 ;
  wire \emcnt_reg[7]_0 ;
  wire [3:0]\emcnt_reg[9]_0 ;
  wire [0:0]\emcnt_reg[9]_1 ;
  wire \emcnt_reg[9]_i_2__3_n_0 ;
  wire eof_int1__0;
  wire \eof_int[0]_i_3__4_n_0 ;
  wire \eof_int[1]_i_3__4_n_0 ;
  wire \eof_int[2]_i_3__4_n_0 ;
  wire \eof_int[3]_i_2__3_n_0 ;
  wire \eof_int_reg[0]_0 ;
  wire \eof_int_reg[0]_i_1__3_n_0 ;
  wire \eof_int_reg[1]_0 ;
  wire \eof_int_reg[1]_i_1__3_n_0 ;
  wire \eof_int_reg[2]_i_1__3_n_0 ;
  wire [3:0]\eof_int_reg[3]_0 ;
  wire \eof_int_reg[3]_1 ;
  wire \eof_int_reg[3]_2 ;
  wire [0:0]\eof_int_reg[3]_3 ;
  wire \eomf_int[0]_i_1__3_n_0 ;
  wire \eomf_int[1]_i_1__4_n_0 ;
  wire \eomf_int[2]_i_1__3_n_0 ;
  wire \eomf_int[3]_i_1__3_n_0 ;
  wire \eomf_int[3]_i_2__4_n_0 ;
  wire [3:0]\eomf_int_reg[3]_0 ;
  wire \err_ds_reg[0] ;
  wire [0:0]\err_ds_reg[1] ;
  wire \err_ds_reg[1]_0 ;
  wire [2:0]\err_ds_reg[2] ;
  wire [1:0]\err_ds_reg[2]_0 ;
  wire \err_ds_reg[2]_1 ;
  wire [0:0]\err_ds_reg[3] ;
  wire [0:0]\notb_d1_reg[0] ;
  wire [2:0]\notb_d1_reg[2] ;
  wire [7:0]octets_per_frame;
  wire [7:0]p_1_in;
  wire [3:0]pred_eof;
  wire [1:0]shift_mux__1;
  wire [3:3]NLW_efcnt0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_emcnt0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_emcnt0_carry__1_O_UNCONNECTED;

  CARRY4 efcnt0_carry
       (.CI(1'b0),
        .CO({efcnt0_carry_n_0,efcnt0_carry_n_1,efcnt0_carry_n_2,efcnt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({efcnt[2],octets_per_frame[2:0]}),
        .O(efcnt0[3:0]),
        .S({efcnt0_carry_i_1__4_n_0,efcnt0_carry_i_2__4_n_0,efcnt0_carry_i_3__3_n_0,efcnt0_carry_i_4__3_n_0}));
  CARRY4 efcnt0_carry__0
       (.CI(efcnt0_carry_n_0),
        .CO({NLW_efcnt0_carry__0_CO_UNCONNECTED[3],efcnt0_carry__0_n_1,efcnt0_carry__0_n_2,efcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,efcnt0_carry__0_i_1__3_n_0,efcnt0_carry__0_i_2__3_n_0,efcnt0_carry__0_i_3__3_n_0}),
        .O(efcnt0[7:4]),
        .S({efcnt0_carry__0_i_4__4_n_0,efcnt0_carry__0_i_5__4_n_0,efcnt0_carry__0_i_6__4_n_0,efcnt0_carry__0_i_7__4_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_1__3
       (.I0(octets_per_frame[5]),
        .I1(efcnt[5]),
        .O(efcnt0_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_2__3
       (.I0(octets_per_frame[4]),
        .I1(efcnt[4]),
        .O(efcnt0_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_3__3
       (.I0(octets_per_frame[3]),
        .I1(efcnt[3]),
        .O(efcnt0_carry__0_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_4__4
       (.I0(efcnt[6]),
        .I1(octets_per_frame[6]),
        .I2(efcnt[7]),
        .I3(octets_per_frame[7]),
        .O(efcnt0_carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_5__4
       (.I0(efcnt[5]),
        .I1(octets_per_frame[5]),
        .I2(efcnt[6]),
        .I3(octets_per_frame[6]),
        .O(efcnt0_carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_6__4
       (.I0(efcnt[4]),
        .I1(octets_per_frame[4]),
        .I2(efcnt[5]),
        .I3(octets_per_frame[5]),
        .O(efcnt0_carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_7__4
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[4]),
        .I3(octets_per_frame[4]),
        .O(efcnt0_carry__0_i_7__4_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    efcnt0_carry_i_1__4
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[2]),
        .O(efcnt0_carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    efcnt0_carry_i_2__4
       (.I0(efcnt[2]),
        .I1(octets_per_frame[2]),
        .O(efcnt0_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_3__3
       (.I0(octets_per_frame[1]),
        .I1(efcnt[1]),
        .O(efcnt0_carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_4__3
       (.I0(octets_per_frame[0]),
        .I1(efcnt[0]),
        .O(efcnt0_carry_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[0]_i_1__3 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[0]),
        .I4(eof_int1__0),
        .I5(efcnt[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[1]_i_1__3 
       (.I0(\efcnt_reg[1]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[1]),
        .I4(eof_int1__0),
        .I5(efcnt[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h8888B888B8B8B888)) 
    \efcnt[2]_i_1__3 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[2]),
        .I4(eof_int1__0),
        .I5(efcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[2]_i_2__2 
       (.I0(efcnt[3]),
        .I1(efcnt[2]),
        .I2(efcnt[6]),
        .I3(efcnt[7]),
        .I4(efcnt[4]),
        .I5(efcnt[5]),
        .O(eof_int1__0));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[3]_i_2__3 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[3]),
        .I2(eof_int1__0),
        .I3(efcnt[3]),
        .I4(efcnt[2]),
        .O(\efcnt[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999998)) 
    \efcnt[3]_i_3__4 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[6]),
        .I3(octets_per_frame[7]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[3]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[4]_i_2__3 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[4]),
        .I2(eof_int1__0),
        .I3(efcnt[4]),
        .I4(efcnt[2]),
        .I5(efcnt[3]),
        .O(\efcnt[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1E1E1E1E1E0)) 
    \efcnt[4]_i_3__4 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[4]),
        .I3(octets_per_frame[6]),
        .I4(octets_per_frame[7]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[4]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[5]_i_2__3 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[5]),
        .I2(eof_int1__0),
        .I3(efcnt[5]),
        .I4(\efcnt[5]_i_4__3_n_0 ),
        .I5(efcnt[4]),
        .O(\efcnt[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FE01FE01FE00)) 
    \efcnt[5]_i_3__4 
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[5]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[5]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \efcnt[5]_i_4__3 
       (.I0(efcnt[2]),
        .I1(efcnt[3]),
        .O(\efcnt[5]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[6]_i_2__3 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[6]),
        .I2(eof_int1__0),
        .I3(efcnt[6]),
        .I4(\efcnt[7]_i_5__2_n_0 ),
        .O(\efcnt[6]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \efcnt[6]_i_3__5 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[6]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[7]_i_3__2 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[7]),
        .I2(eof_int1__0),
        .I3(efcnt[7]),
        .I4(\efcnt[7]_i_5__2_n_0 ),
        .I5(efcnt[6]),
        .O(\efcnt[7]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \efcnt[7]_i_4__4 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[4]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[5]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[7]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \efcnt[7]_i_5__2 
       (.I0(efcnt[4]),
        .I1(efcnt[2]),
        .I2(efcnt[3]),
        .I3(efcnt[5]),
        .O(\efcnt[7]_i_5__2_n_0 ));
  FDRE \efcnt_reg[0] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[0]),
        .Q(efcnt[0]),
        .R(1'b0));
  FDRE \efcnt_reg[1] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[1]),
        .Q(efcnt[1]),
        .R(1'b0));
  FDRE \efcnt_reg[2] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[2]),
        .Q(efcnt[2]),
        .R(1'b0));
  FDRE \efcnt_reg[3] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[3]),
        .Q(efcnt[3]),
        .R(1'b0));
  MUXF7 \efcnt_reg[3]_i_1__3 
       (.I0(\efcnt[3]_i_2__3_n_0 ),
        .I1(\efcnt[3]_i_3__4_n_0 ),
        .O(p_1_in[3]),
        .S(buf_rst));
  FDRE \efcnt_reg[4] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[4]),
        .Q(efcnt[4]),
        .R(1'b0));
  MUXF7 \efcnt_reg[4]_i_1__3 
       (.I0(\efcnt[4]_i_2__3_n_0 ),
        .I1(\efcnt[4]_i_3__4_n_0 ),
        .O(p_1_in[4]),
        .S(buf_rst));
  FDRE \efcnt_reg[5] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[5]),
        .Q(efcnt[5]),
        .R(1'b0));
  MUXF7 \efcnt_reg[5]_i_1__3 
       (.I0(\efcnt[5]_i_2__3_n_0 ),
        .I1(\efcnt[5]_i_3__4_n_0 ),
        .O(p_1_in[5]),
        .S(buf_rst));
  FDRE \efcnt_reg[6] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[6]),
        .Q(efcnt[6]),
        .R(1'b0));
  MUXF7 \efcnt_reg[6]_i_1__3 
       (.I0(\efcnt[6]_i_2__3_n_0 ),
        .I1(\efcnt[6]_i_3__5_n_0 ),
        .O(p_1_in[6]),
        .S(buf_rst));
  FDRE \efcnt_reg[7] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[7]),
        .Q(efcnt[7]),
        .R(1'b0));
  MUXF7 \efcnt_reg[7]_i_2__3 
       (.I0(\efcnt[7]_i_3__2_n_0 ),
        .I1(\efcnt[7]_i_4__4_n_0 ),
        .O(p_1_in[7]),
        .S(buf_rst));
  CARRY4 emcnt0_carry
       (.CI(1'b0),
        .CO({emcnt0_carry_n_0,emcnt0_carry_n_1,emcnt0_carry_n_2,emcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt[2],O[0],\emcnt_reg[3]_0 }),
        .O(emcnt0[3:0]),
        .S({emcnt0_carry_i_1__4_n_0,emcnt0_carry_i_2__4_n_0,emcnt0_carry_i_3__3_n_0,emcnt0_carry_i_4__3_n_0}));
  CARRY4 emcnt0_carry__0
       (.CI(emcnt0_carry_n_0),
        .CO({emcnt0_carry__0_n_0,emcnt0_carry__0_n_1,emcnt0_carry__0_n_2,emcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt0_carry__0_i_1__3_n_0,emcnt0_carry__0_i_2__3_n_0,emcnt0_carry__0_i_3__3_n_0,emcnt0_carry__0_i_4__3_n_0}),
        .O(emcnt0[7:4]),
        .S({emcnt0_carry__0_i_5__4_n_0,emcnt0_carry__0_i_6__4_n_0,emcnt0_carry__0_i_7__4_n_0,emcnt0_carry__0_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_1__3
       (.I0(\emcnt_reg[9]_0 [0]),
        .I1(emcnt[6]),
        .O(emcnt0_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_2__3
       (.I0(O[3]),
        .I1(emcnt[5]),
        .O(emcnt0_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_3__3
       (.I0(O[2]),
        .I1(emcnt[4]),
        .O(emcnt0_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_4__3
       (.I0(O[1]),
        .I1(emcnt[3]),
        .O(emcnt0_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_5__4
       (.I0(emcnt[6]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(emcnt[7]),
        .I3(\emcnt_reg[9]_0 [1]),
        .O(emcnt0_carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_6__4
       (.I0(emcnt[5]),
        .I1(O[3]),
        .I2(emcnt[6]),
        .I3(\emcnt_reg[9]_0 [0]),
        .O(emcnt0_carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_7__4
       (.I0(emcnt[4]),
        .I1(O[2]),
        .I2(emcnt[5]),
        .I3(O[3]),
        .O(emcnt0_carry__0_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_8__4
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[4]),
        .I3(O[2]),
        .O(emcnt0_carry__0_i_8__4_n_0));
  CARRY4 emcnt0_carry__1
       (.CI(emcnt0_carry__0_n_0),
        .CO({NLW_emcnt0_carry__1_CO_UNCONNECTED[3:1],emcnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,emcnt0_carry__1_i_1__3_n_0}),
        .O({NLW_emcnt0_carry__1_O_UNCONNECTED[3:2],emcnt0[9:8]}),
        .S({1'b0,1'b0,emcnt0_carry__1_i_2__4_n_0,emcnt0_carry__1_i_3__4_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__1_i_1__3
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(emcnt[7]),
        .O(emcnt0_carry__1_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_2__4
       (.I0(emcnt[8]),
        .I1(\emcnt_reg[9]_0 [2]),
        .I2(emcnt[9]),
        .I3(\emcnt_reg[9]_0 [3]),
        .O(emcnt0_carry__1_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_3__4
       (.I0(emcnt[7]),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(emcnt[8]),
        .I3(\emcnt_reg[9]_0 [2]),
        .O(emcnt0_carry__1_i_3__4_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    emcnt0_carry_i_1__4
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[2]),
        .O(emcnt0_carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    emcnt0_carry_i_2__4
       (.I0(emcnt[2]),
        .I1(O[0]),
        .O(emcnt0_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_3__3
       (.I0(\emcnt_reg[3]_0 [1]),
        .I1(emcnt[1]),
        .O(emcnt0_carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_4__3
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(emcnt[0]),
        .O(emcnt0_carry_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h74777444)) 
    \emcnt[0]_i_1__3 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(buf_rst),
        .I2(emcnt[0]),
        .I3(\emcnt[7]_i_3__2_n_0 ),
        .I4(emcnt0[0]),
        .O(\emcnt[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[1]_i_1__3 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(buf_rst),
        .I3(emcnt[1]),
        .I4(\emcnt[7]_i_3__2_n_0 ),
        .I5(emcnt0[1]),
        .O(\emcnt[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6F606F6060)) 
    \emcnt[2]_i_1__3 
       (.I0(\emcnt_reg[2]_0 ),
        .I1(O[0]),
        .I2(buf_rst),
        .I3(emcnt[2]),
        .I4(\emcnt[7]_i_3__2_n_0 ),
        .I5(emcnt0[2]),
        .O(\emcnt[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hE01FFFFFE01F0000)) 
    \emcnt[3]_i_1__3 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(buf_rst),
        .I5(\emcnt[3]_i_2__3_n_0 ),
        .O(\emcnt[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[3]_i_2__3 
       (.I0(emcnt[2]),
        .I1(emcnt[3]),
        .I2(\emcnt[7]_i_3__2_n_0 ),
        .I3(emcnt0[3]),
        .O(\emcnt[3]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[4]_i_2__3 
       (.I0(emcnt[3]),
        .I1(emcnt[2]),
        .I2(emcnt[4]),
        .I3(\emcnt[7]_i_3__2_n_0 ),
        .I4(emcnt0[4]),
        .O(\emcnt[4]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \emcnt[4]_i_3__5 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(\emcnt_reg[3]_0 [0]),
        .I4(O[2]),
        .O(\emcnt[4]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[5]_i_2__3 
       (.I0(emcnt[4]),
        .I1(emcnt[2]),
        .I2(emcnt[3]),
        .I3(emcnt[5]),
        .I4(\emcnt[7]_i_3__2_n_0 ),
        .I5(emcnt0[5]),
        .O(\emcnt[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \emcnt[5]_i_3__5 
       (.I0(O[2]),
        .I1(\emcnt_reg[3]_0 [0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\emcnt[5]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[6]_i_1__3 
       (.I0(\emcnt_reg[6]_0 ),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(buf_rst),
        .I3(\emcnt[6]_i_2__4_n_0 ),
        .I4(\emcnt[7]_i_3__2_n_0 ),
        .I5(emcnt0[6]),
        .O(\emcnt[6]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[6]_i_2__4 
       (.I0(emcnt[5]),
        .I1(emcnt[3]),
        .I2(emcnt[2]),
        .I3(emcnt[4]),
        .I4(emcnt[6]),
        .O(\emcnt[6]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[7]_i_1__3 
       (.I0(\emcnt_reg[7]_0 ),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(buf_rst),
        .I3(\emcnt[7]_i_2__4_n_0 ),
        .I4(\emcnt[7]_i_3__2_n_0 ),
        .I5(emcnt0[7]),
        .O(\emcnt[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \emcnt[7]_i_2__4 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[7]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \emcnt[7]_i_3__2 
       (.I0(emcnt[4]),
        .I1(emcnt[5]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(\emcnt[7]_i_4__3_n_0 ),
        .O(\emcnt[7]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \emcnt[7]_i_4__3 
       (.I0(emcnt[7]),
        .I1(emcnt[6]),
        .I2(emcnt[9]),
        .I3(emcnt[8]),
        .O(\emcnt[7]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[8]_i_1__3 
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(\emcnt_reg[6]_0 ),
        .I2(\emcnt_reg[9]_0 [0]),
        .I3(\emcnt_reg[9]_0 [2]),
        .I4(buf_rst),
        .I5(\emcnt[8]_i_2__2_n_0 ),
        .O(\emcnt[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[8]_i_2__2 
       (.I0(\emcnt[9]_i_5__3_n_0 ),
        .I1(emcnt[8]),
        .I2(\emcnt[7]_i_3__2_n_0 ),
        .I3(emcnt0[8]),
        .O(\emcnt[8]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[9]_i_3__3 
       (.I0(emcnt[8]),
        .I1(\emcnt[9]_i_5__3_n_0 ),
        .I2(emcnt[9]),
        .I3(\emcnt[7]_i_3__2_n_0 ),
        .I4(emcnt0[9]),
        .O(\emcnt[9]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[9]_i_4__4 
       (.I0(\emcnt_reg[9]_0 [2]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(\emcnt_reg[6]_0 ),
        .I3(\emcnt_reg[9]_0 [1]),
        .I4(\emcnt_reg[9]_0 [3]),
        .O(\emcnt[9]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \emcnt[9]_i_5__3 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[9]_i_5__3_n_0 ));
  FDRE \emcnt_reg[0] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[0]_i_1__3_n_0 ),
        .Q(emcnt[0]),
        .R(1'b0));
  FDRE \emcnt_reg[1] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[1]_i_1__3_n_0 ),
        .Q(emcnt[1]),
        .R(1'b0));
  FDRE \emcnt_reg[2] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[2]_i_1__3_n_0 ),
        .Q(emcnt[2]),
        .R(1'b0));
  FDRE \emcnt_reg[3] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[3]_i_1__3_n_0 ),
        .Q(emcnt[3]),
        .R(1'b0));
  FDRE \emcnt_reg[4] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[4]_i_1__3_n_0 ),
        .Q(emcnt[4]),
        .R(1'b0));
  MUXF7 \emcnt_reg[4]_i_1__3 
       (.I0(\emcnt[4]_i_2__3_n_0 ),
        .I1(\emcnt[4]_i_3__5_n_0 ),
        .O(\emcnt_reg[4]_i_1__3_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[5] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[5]_i_1__3_n_0 ),
        .Q(emcnt[5]),
        .R(1'b0));
  MUXF7 \emcnt_reg[5]_i_1__3 
       (.I0(\emcnt[5]_i_2__3_n_0 ),
        .I1(\emcnt[5]_i_3__5_n_0 ),
        .O(\emcnt_reg[5]_i_1__3_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[6] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[6]_i_1__3_n_0 ),
        .Q(emcnt[6]),
        .R(1'b0));
  FDRE \emcnt_reg[7] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[7]_i_1__3_n_0 ),
        .Q(emcnt[7]),
        .R(1'b0));
  FDRE \emcnt_reg[8] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[8]_i_1__3_n_0 ),
        .Q(emcnt[8]),
        .R(1'b0));
  FDRE \emcnt_reg[9] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[9]_i_2__3_n_0 ),
        .Q(emcnt[9]),
        .R(1'b0));
  MUXF7 \emcnt_reg[9]_i_2__3 
       (.I0(\emcnt[9]_i_3__3_n_0 ),
        .I1(\emcnt[9]_i_4__4_n_0 ),
        .O(\emcnt_reg[9]_i_2__3_n_0 ),
        .S(buf_rst));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \eof_int[0]_i_2__3 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[1]),
        .O(data0[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \eof_int[0]_i_3__4 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[4]),
        .I2(\eof_int_reg[3]_2 ),
        .I3(octets_per_frame[1]),
        .I4(octets_per_frame[0]),
        .I5(\eof_int_reg[0]_0 ),
        .O(\eof_int[0]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[1]_i_2__3 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[2]),
        .O(data0[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[1]_i_3__4 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[1]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[2]_i_2__3 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[3]),
        .O(data0[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[2]_i_3__4 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[2]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h00F000F000F0DDF0)) 
    \eof_int[3]_i_2__3 
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(data0[3]),
        .I3(buf_rst),
        .I4(\eof_int_reg[3]_1 ),
        .I5(\eof_int_reg[3]_2 ),
        .O(\eof_int[3]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eof_int[3]_i_3__3 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[1]),
        .O(data0[3]));
  FDRE \eof_int_reg[0] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[0]_i_1__3_n_0 ),
        .Q(pred_eof[0]),
        .R(1'b0));
  MUXF7 \eof_int_reg[0]_i_1__3 
       (.I0(data0[0]),
        .I1(\eof_int[0]_i_3__4_n_0 ),
        .O(\eof_int_reg[0]_i_1__3_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[1] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[1]_i_1__3_n_0 ),
        .Q(pred_eof[1]),
        .R(1'b0));
  MUXF7 \eof_int_reg[1]_i_1__3 
       (.I0(data0[1]),
        .I1(\eof_int[1]_i_3__4_n_0 ),
        .O(\eof_int_reg[1]_i_1__3_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[2] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[2]_i_1__3_n_0 ),
        .Q(pred_eof[2]),
        .R(1'b0));
  MUXF7 \eof_int_reg[2]_i_1__3 
       (.I0(data0[2]),
        .I1(\eof_int[2]_i_3__4_n_0 ),
        .O(\eof_int_reg[2]_i_1__3_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[3] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int[3]_i_2__3_n_0 ),
        .Q(pred_eof[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \eomf_int[0]_i_1__3 
       (.I0(\emcnt[7]_i_3__2_n_0 ),
        .I1(emcnt[1]),
        .I2(emcnt[0]),
        .O(\eomf_int[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[1]_i_1__4 
       (.I0(emcnt[0]),
        .I1(\emcnt[7]_i_3__2_n_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[2]_i_1__3 
       (.I0(emcnt[1]),
        .I1(\emcnt[7]_i_3__2_n_0 ),
        .I2(emcnt[0]),
        .O(\eomf_int[2]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \eomf_int[3]_i_1__3 
       (.I0(buf_rst),
        .I1(\emcnt[7]_i_3__2_n_0 ),
        .I2(E),
        .O(\eomf_int[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eomf_int[3]_i_2__4 
       (.I0(emcnt[0]),
        .I1(emcnt[1]),
        .I2(\emcnt[7]_i_3__2_n_0 ),
        .O(\eomf_int[3]_i_2__4_n_0 ));
  FDRE \eomf_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[0]_i_1__3_n_0 ),
        .Q(\eomf_int_reg[3]_0 [0]),
        .R(\eomf_int[3]_i_1__3_n_0 ));
  FDRE \eomf_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[1]_i_1__4_n_0 ),
        .Q(\eomf_int_reg[3]_0 [1]),
        .R(\eomf_int[3]_i_1__3_n_0 ));
  FDRE \eomf_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[2]_i_1__3_n_0 ),
        .Q(\eomf_int_reg[3]_0 [2]),
        .R(\eomf_int[3]_i_1__3_n_0 ));
  FDRE \eomf_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[3]_i_2__4_n_0 ),
        .Q(\eomf_int_reg[3]_0 [3]),
        .R(\eomf_int[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[0]_i_3__3 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [0]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\notb_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[1]_i_1__3 
       (.I0(\align_c/err_ds04_out [1]),
        .I1(\align_c/err_ds0__16 [1]),
        .I2(\err_ds_reg[2]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\err_ds_reg[1] ),
        .O(\notb_d1_reg[2] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_2__3 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds04_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_3__3 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds0__16 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[2]_i_1__3 
       (.I0(\align_c/err_ds04_out [2]),
        .I1(\align_c/err_ds0__16 [2]),
        .I2(\err_ds_reg[2]_0 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [2]),
        .O(\notb_d1_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_2__3 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds04_out [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_3__3 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds0__16 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_5__3 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds08_out [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[3]_i_1__3 
       (.I0(\align_c/err_ds04_out [3]),
        .I1(\align_c/err_ds0__16 [3]),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [3]),
        .O(\notb_d1_reg[2] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_2__3 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds04_out [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[3]_i_3__3 
       (.I0(comma_is_e),
        .I1(comma_is_k[3]),
        .I2(\eomf_int_reg[3]_0 [3]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r),
        .I5(\err_ds_reg[3] ),
        .O(\align_c/err_ds0__16 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_4__3 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_7__3 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds08_out [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[0]_i_1__3 
       (.I0(pred_eof[0]),
        .I1(\eomf_int_reg[3]_0 [0]),
        .O(\eof_int_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[1]_i_1__3 
       (.I0(pred_eof[1]),
        .I1(\eomf_int_reg[3]_0 [1]),
        .O(\eof_int_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[2]_i_1__3 
       (.I0(pred_eof[2]),
        .I1(\eomf_int_reg[3]_0 [2]),
        .O(\eof_int_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[3]_i_1__3 
       (.I0(pred_eof[3]),
        .I1(\eomf_int_reg[3]_0 [3]),
        .O(\eof_int_reg[3]_0 [3]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_pred_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_pred_32_51
   (\notb_d1_reg[0] ,
    \eomf_int_reg[3]_0 ,
    \notb_d1_reg[2] ,
    \eof_int_reg[3]_0 ,
    octets_per_frame,
    O,
    \emcnt_reg[3]_0 ,
    \emcnt_reg[9]_0 ,
    \emcnt_reg[6]_0 ,
    buf_rst,
    Q,
    \err_ds_reg[2] ,
    comma_is_k,
    comma_is_a__0,
    \err_ds_reg[0] ,
    \err_ds_reg[2]_0 ,
    shift_mux__1,
    \err_ds_reg[1] ,
    comma_is_a,
    \err_ds_reg[1]_0 ,
    \err_ds_reg[2]_1 ,
    comma_is_e,
    comma_is_r,
    \err_ds_reg[3] ,
    E,
    \emcnt_reg[2]_0 ,
    \emcnt_reg[7]_0 ,
    \eof_int_reg[3]_1 ,
    \eof_int_reg[3]_2 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[0]_1 ,
    \efcnt_reg[1]_0 ,
    \efcnt_reg[2]_0 ,
    \eof_int_reg[0]_0 ,
    \eof_int_reg[1]_0 ,
    \efcnt_reg[7]_0 ,
    clk,
    \eof_int_reg[3]_3 ,
    \emcnt_reg[9]_1 );
  output [0:0]\notb_d1_reg[0] ;
  output [3:0]\eomf_int_reg[3]_0 ;
  output [2:0]\notb_d1_reg[2] ;
  output [3:0]\eof_int_reg[3]_0 ;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3]_0 ;
  input [3:0]\emcnt_reg[9]_0 ;
  input \emcnt_reg[6]_0 ;
  input buf_rst;
  input [2:0]Q;
  input [2:0]\err_ds_reg[2] ;
  input [3:0]comma_is_k;
  input [0:0]comma_is_a__0;
  input \err_ds_reg[0] ;
  input [1:0]\err_ds_reg[2]_0 ;
  input [1:0]shift_mux__1;
  input [0:0]\err_ds_reg[1] ;
  input [2:0]comma_is_a;
  input \err_ds_reg[1]_0 ;
  input \err_ds_reg[2]_1 ;
  input [0:0]comma_is_e;
  input [0:0]comma_is_r;
  input [0:0]\err_ds_reg[3] ;
  input [0:0]E;
  input \emcnt_reg[2]_0 ;
  input \emcnt_reg[7]_0 ;
  input \eof_int_reg[3]_1 ;
  input \eof_int_reg[3]_2 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[0]_1 ;
  input \efcnt_reg[1]_0 ;
  input \efcnt_reg[2]_0 ;
  input \eof_int_reg[0]_0 ;
  input \eof_int_reg[1]_0 ;
  input [0:0]\efcnt_reg[7]_0 ;
  input clk;
  input [0:0]\eof_int_reg[3]_3 ;
  input [0:0]\emcnt_reg[9]_1 ;

  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:3]\align_c/err_ds012_out ;
  wire [3:1]\align_c/err_ds04_out ;
  wire [3:2]\align_c/err_ds08_out ;
  wire [3:1]\align_c/err_ds0__16 ;
  wire buf_rst;
  wire clk;
  wire [2:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [0:0]comma_is_r;
  wire [3:0]data0;
  wire [7:0]efcnt;
  wire [7:0]efcnt0;
  wire efcnt0_carry__0_i_1__2_n_0;
  wire efcnt0_carry__0_i_2__2_n_0;
  wire efcnt0_carry__0_i_3__2_n_0;
  wire efcnt0_carry__0_i_4__3_n_0;
  wire efcnt0_carry__0_i_5__3_n_0;
  wire efcnt0_carry__0_i_6__3_n_0;
  wire efcnt0_carry__0_i_7__3_n_0;
  wire efcnt0_carry__0_n_1;
  wire efcnt0_carry__0_n_2;
  wire efcnt0_carry__0_n_3;
  wire efcnt0_carry_i_1__3_n_0;
  wire efcnt0_carry_i_2__3_n_0;
  wire efcnt0_carry_i_3__2_n_0;
  wire efcnt0_carry_i_4__2_n_0;
  wire efcnt0_carry_n_0;
  wire efcnt0_carry_n_1;
  wire efcnt0_carry_n_2;
  wire efcnt0_carry_n_3;
  wire \efcnt[3]_i_2__2_n_0 ;
  wire \efcnt[3]_i_3__3_n_0 ;
  wire \efcnt[4]_i_2__2_n_0 ;
  wire \efcnt[4]_i_3__3_n_0 ;
  wire \efcnt[5]_i_2__2_n_0 ;
  wire \efcnt[5]_i_3__3_n_0 ;
  wire \efcnt[5]_i_4__2_n_0 ;
  wire \efcnt[6]_i_2__2_n_0 ;
  wire \efcnt[6]_i_3__4_n_0 ;
  wire \efcnt[7]_i_3__1_n_0 ;
  wire \efcnt[7]_i_4__3_n_0 ;
  wire \efcnt[7]_i_5__1_n_0 ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[0]_1 ;
  wire \efcnt_reg[1]_0 ;
  wire \efcnt_reg[2]_0 ;
  wire [0:0]\efcnt_reg[7]_0 ;
  wire [9:0]emcnt;
  wire [9:0]emcnt0;
  wire emcnt0_carry__0_i_1__2_n_0;
  wire emcnt0_carry__0_i_2__2_n_0;
  wire emcnt0_carry__0_i_3__2_n_0;
  wire emcnt0_carry__0_i_4__2_n_0;
  wire emcnt0_carry__0_i_5__3_n_0;
  wire emcnt0_carry__0_i_6__3_n_0;
  wire emcnt0_carry__0_i_7__3_n_0;
  wire emcnt0_carry__0_i_8__3_n_0;
  wire emcnt0_carry__0_n_0;
  wire emcnt0_carry__0_n_1;
  wire emcnt0_carry__0_n_2;
  wire emcnt0_carry__0_n_3;
  wire emcnt0_carry__1_i_1__2_n_0;
  wire emcnt0_carry__1_i_2__3_n_0;
  wire emcnt0_carry__1_i_3__3_n_0;
  wire emcnt0_carry__1_n_3;
  wire emcnt0_carry_i_1__3_n_0;
  wire emcnt0_carry_i_2__3_n_0;
  wire emcnt0_carry_i_3__2_n_0;
  wire emcnt0_carry_i_4__2_n_0;
  wire emcnt0_carry_n_0;
  wire emcnt0_carry_n_1;
  wire emcnt0_carry_n_2;
  wire emcnt0_carry_n_3;
  wire \emcnt[0]_i_1__2_n_0 ;
  wire \emcnt[1]_i_1__2_n_0 ;
  wire \emcnt[2]_i_1__2_n_0 ;
  wire \emcnt[3]_i_1__2_n_0 ;
  wire \emcnt[3]_i_2__2_n_0 ;
  wire \emcnt[4]_i_2__2_n_0 ;
  wire \emcnt[4]_i_3__4_n_0 ;
  wire \emcnt[5]_i_2__2_n_0 ;
  wire \emcnt[5]_i_3__4_n_0 ;
  wire \emcnt[6]_i_1__2_n_0 ;
  wire \emcnt[6]_i_2__3_n_0 ;
  wire \emcnt[7]_i_1__2_n_0 ;
  wire \emcnt[7]_i_2__3_n_0 ;
  wire \emcnt[7]_i_3__1_n_0 ;
  wire \emcnt[7]_i_4__2_n_0 ;
  wire \emcnt[8]_i_1__2_n_0 ;
  wire \emcnt[8]_i_2__1_n_0 ;
  wire \emcnt[9]_i_3__2_n_0 ;
  wire \emcnt[9]_i_4__3_n_0 ;
  wire \emcnt[9]_i_5__2_n_0 ;
  wire \emcnt_reg[2]_0 ;
  wire [1:0]\emcnt_reg[3]_0 ;
  wire \emcnt_reg[4]_i_1__2_n_0 ;
  wire \emcnt_reg[5]_i_1__2_n_0 ;
  wire \emcnt_reg[6]_0 ;
  wire \emcnt_reg[7]_0 ;
  wire [3:0]\emcnt_reg[9]_0 ;
  wire [0:0]\emcnt_reg[9]_1 ;
  wire \emcnt_reg[9]_i_2__2_n_0 ;
  wire eof_int1__0;
  wire \eof_int[0]_i_3__3_n_0 ;
  wire \eof_int[1]_i_3__3_n_0 ;
  wire \eof_int[2]_i_3__3_n_0 ;
  wire \eof_int[3]_i_2__2_n_0 ;
  wire \eof_int_reg[0]_0 ;
  wire \eof_int_reg[0]_i_1__2_n_0 ;
  wire \eof_int_reg[1]_0 ;
  wire \eof_int_reg[1]_i_1__2_n_0 ;
  wire \eof_int_reg[2]_i_1__2_n_0 ;
  wire [3:0]\eof_int_reg[3]_0 ;
  wire \eof_int_reg[3]_1 ;
  wire \eof_int_reg[3]_2 ;
  wire [0:0]\eof_int_reg[3]_3 ;
  wire \eomf_int[0]_i_1__2_n_0 ;
  wire \eomf_int[1]_i_1__3_n_0 ;
  wire \eomf_int[2]_i_1__2_n_0 ;
  wire \eomf_int[3]_i_1__2_n_0 ;
  wire \eomf_int[3]_i_2__3_n_0 ;
  wire [3:0]\eomf_int_reg[3]_0 ;
  wire \err_ds_reg[0] ;
  wire [0:0]\err_ds_reg[1] ;
  wire \err_ds_reg[1]_0 ;
  wire [2:0]\err_ds_reg[2] ;
  wire [1:0]\err_ds_reg[2]_0 ;
  wire \err_ds_reg[2]_1 ;
  wire [0:0]\err_ds_reg[3] ;
  wire [0:0]\notb_d1_reg[0] ;
  wire [2:0]\notb_d1_reg[2] ;
  wire [7:0]octets_per_frame;
  wire [7:0]p_1_in;
  wire [3:0]pred_eof;
  wire [1:0]shift_mux__1;
  wire [3:3]NLW_efcnt0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_emcnt0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_emcnt0_carry__1_O_UNCONNECTED;

  CARRY4 efcnt0_carry
       (.CI(1'b0),
        .CO({efcnt0_carry_n_0,efcnt0_carry_n_1,efcnt0_carry_n_2,efcnt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({efcnt[2],octets_per_frame[2:0]}),
        .O(efcnt0[3:0]),
        .S({efcnt0_carry_i_1__3_n_0,efcnt0_carry_i_2__3_n_0,efcnt0_carry_i_3__2_n_0,efcnt0_carry_i_4__2_n_0}));
  CARRY4 efcnt0_carry__0
       (.CI(efcnt0_carry_n_0),
        .CO({NLW_efcnt0_carry__0_CO_UNCONNECTED[3],efcnt0_carry__0_n_1,efcnt0_carry__0_n_2,efcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,efcnt0_carry__0_i_1__2_n_0,efcnt0_carry__0_i_2__2_n_0,efcnt0_carry__0_i_3__2_n_0}),
        .O(efcnt0[7:4]),
        .S({efcnt0_carry__0_i_4__3_n_0,efcnt0_carry__0_i_5__3_n_0,efcnt0_carry__0_i_6__3_n_0,efcnt0_carry__0_i_7__3_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_1__2
       (.I0(octets_per_frame[5]),
        .I1(efcnt[5]),
        .O(efcnt0_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_2__2
       (.I0(octets_per_frame[4]),
        .I1(efcnt[4]),
        .O(efcnt0_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_3__2
       (.I0(octets_per_frame[3]),
        .I1(efcnt[3]),
        .O(efcnt0_carry__0_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_4__3
       (.I0(efcnt[6]),
        .I1(octets_per_frame[6]),
        .I2(efcnt[7]),
        .I3(octets_per_frame[7]),
        .O(efcnt0_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_5__3
       (.I0(efcnt[5]),
        .I1(octets_per_frame[5]),
        .I2(efcnt[6]),
        .I3(octets_per_frame[6]),
        .O(efcnt0_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_6__3
       (.I0(efcnt[4]),
        .I1(octets_per_frame[4]),
        .I2(efcnt[5]),
        .I3(octets_per_frame[5]),
        .O(efcnt0_carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_7__3
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[4]),
        .I3(octets_per_frame[4]),
        .O(efcnt0_carry__0_i_7__3_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    efcnt0_carry_i_1__3
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[2]),
        .O(efcnt0_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    efcnt0_carry_i_2__3
       (.I0(efcnt[2]),
        .I1(octets_per_frame[2]),
        .O(efcnt0_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_3__2
       (.I0(octets_per_frame[1]),
        .I1(efcnt[1]),
        .O(efcnt0_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_4__2
       (.I0(octets_per_frame[0]),
        .I1(efcnt[0]),
        .O(efcnt0_carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[0]_i_1__2 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[0]),
        .I4(eof_int1__0),
        .I5(efcnt[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[1]_i_1__2 
       (.I0(\efcnt_reg[1]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[1]),
        .I4(eof_int1__0),
        .I5(efcnt[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h8888B888B8B8B888)) 
    \efcnt[2]_i_1__2 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[2]),
        .I4(eof_int1__0),
        .I5(efcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[2]_i_2__1 
       (.I0(efcnt[3]),
        .I1(efcnt[2]),
        .I2(efcnt[6]),
        .I3(efcnt[7]),
        .I4(efcnt[4]),
        .I5(efcnt[5]),
        .O(eof_int1__0));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[3]_i_2__2 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[3]),
        .I2(eof_int1__0),
        .I3(efcnt[3]),
        .I4(efcnt[2]),
        .O(\efcnt[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999998)) 
    \efcnt[3]_i_3__3 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[6]),
        .I3(octets_per_frame[7]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[3]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[4]_i_2__2 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[4]),
        .I2(eof_int1__0),
        .I3(efcnt[4]),
        .I4(efcnt[2]),
        .I5(efcnt[3]),
        .O(\efcnt[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1E1E1E1E1E0)) 
    \efcnt[4]_i_3__3 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[4]),
        .I3(octets_per_frame[6]),
        .I4(octets_per_frame[7]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[4]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[5]_i_2__2 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[5]),
        .I2(eof_int1__0),
        .I3(efcnt[5]),
        .I4(\efcnt[5]_i_4__2_n_0 ),
        .I5(efcnt[4]),
        .O(\efcnt[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FE01FE01FE00)) 
    \efcnt[5]_i_3__3 
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[5]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[5]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \efcnt[5]_i_4__2 
       (.I0(efcnt[2]),
        .I1(efcnt[3]),
        .O(\efcnt[5]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[6]_i_2__2 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[6]),
        .I2(eof_int1__0),
        .I3(efcnt[6]),
        .I4(\efcnt[7]_i_5__1_n_0 ),
        .O(\efcnt[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \efcnt[6]_i_3__4 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[6]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[7]_i_3__1 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[7]),
        .I2(eof_int1__0),
        .I3(efcnt[7]),
        .I4(\efcnt[7]_i_5__1_n_0 ),
        .I5(efcnt[6]),
        .O(\efcnt[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \efcnt[7]_i_4__3 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[4]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[5]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[7]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \efcnt[7]_i_5__1 
       (.I0(efcnt[4]),
        .I1(efcnt[2]),
        .I2(efcnt[3]),
        .I3(efcnt[5]),
        .O(\efcnt[7]_i_5__1_n_0 ));
  FDRE \efcnt_reg[0] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[0]),
        .Q(efcnt[0]),
        .R(1'b0));
  FDRE \efcnt_reg[1] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[1]),
        .Q(efcnt[1]),
        .R(1'b0));
  FDRE \efcnt_reg[2] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[2]),
        .Q(efcnt[2]),
        .R(1'b0));
  FDRE \efcnt_reg[3] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[3]),
        .Q(efcnt[3]),
        .R(1'b0));
  MUXF7 \efcnt_reg[3]_i_1__2 
       (.I0(\efcnt[3]_i_2__2_n_0 ),
        .I1(\efcnt[3]_i_3__3_n_0 ),
        .O(p_1_in[3]),
        .S(buf_rst));
  FDRE \efcnt_reg[4] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[4]),
        .Q(efcnt[4]),
        .R(1'b0));
  MUXF7 \efcnt_reg[4]_i_1__2 
       (.I0(\efcnt[4]_i_2__2_n_0 ),
        .I1(\efcnt[4]_i_3__3_n_0 ),
        .O(p_1_in[4]),
        .S(buf_rst));
  FDRE \efcnt_reg[5] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[5]),
        .Q(efcnt[5]),
        .R(1'b0));
  MUXF7 \efcnt_reg[5]_i_1__2 
       (.I0(\efcnt[5]_i_2__2_n_0 ),
        .I1(\efcnt[5]_i_3__3_n_0 ),
        .O(p_1_in[5]),
        .S(buf_rst));
  FDRE \efcnt_reg[6] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[6]),
        .Q(efcnt[6]),
        .R(1'b0));
  MUXF7 \efcnt_reg[6]_i_1__2 
       (.I0(\efcnt[6]_i_2__2_n_0 ),
        .I1(\efcnt[6]_i_3__4_n_0 ),
        .O(p_1_in[6]),
        .S(buf_rst));
  FDRE \efcnt_reg[7] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[7]),
        .Q(efcnt[7]),
        .R(1'b0));
  MUXF7 \efcnt_reg[7]_i_2__2 
       (.I0(\efcnt[7]_i_3__1_n_0 ),
        .I1(\efcnt[7]_i_4__3_n_0 ),
        .O(p_1_in[7]),
        .S(buf_rst));
  CARRY4 emcnt0_carry
       (.CI(1'b0),
        .CO({emcnt0_carry_n_0,emcnt0_carry_n_1,emcnt0_carry_n_2,emcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt[2],O[0],\emcnt_reg[3]_0 }),
        .O(emcnt0[3:0]),
        .S({emcnt0_carry_i_1__3_n_0,emcnt0_carry_i_2__3_n_0,emcnt0_carry_i_3__2_n_0,emcnt0_carry_i_4__2_n_0}));
  CARRY4 emcnt0_carry__0
       (.CI(emcnt0_carry_n_0),
        .CO({emcnt0_carry__0_n_0,emcnt0_carry__0_n_1,emcnt0_carry__0_n_2,emcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt0_carry__0_i_1__2_n_0,emcnt0_carry__0_i_2__2_n_0,emcnt0_carry__0_i_3__2_n_0,emcnt0_carry__0_i_4__2_n_0}),
        .O(emcnt0[7:4]),
        .S({emcnt0_carry__0_i_5__3_n_0,emcnt0_carry__0_i_6__3_n_0,emcnt0_carry__0_i_7__3_n_0,emcnt0_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_1__2
       (.I0(\emcnt_reg[9]_0 [0]),
        .I1(emcnt[6]),
        .O(emcnt0_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_2__2
       (.I0(O[3]),
        .I1(emcnt[5]),
        .O(emcnt0_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_3__2
       (.I0(O[2]),
        .I1(emcnt[4]),
        .O(emcnt0_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_4__2
       (.I0(O[1]),
        .I1(emcnt[3]),
        .O(emcnt0_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_5__3
       (.I0(emcnt[6]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(emcnt[7]),
        .I3(\emcnt_reg[9]_0 [1]),
        .O(emcnt0_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_6__3
       (.I0(emcnt[5]),
        .I1(O[3]),
        .I2(emcnt[6]),
        .I3(\emcnt_reg[9]_0 [0]),
        .O(emcnt0_carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_7__3
       (.I0(emcnt[4]),
        .I1(O[2]),
        .I2(emcnt[5]),
        .I3(O[3]),
        .O(emcnt0_carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_8__3
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[4]),
        .I3(O[2]),
        .O(emcnt0_carry__0_i_8__3_n_0));
  CARRY4 emcnt0_carry__1
       (.CI(emcnt0_carry__0_n_0),
        .CO({NLW_emcnt0_carry__1_CO_UNCONNECTED[3:1],emcnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,emcnt0_carry__1_i_1__2_n_0}),
        .O({NLW_emcnt0_carry__1_O_UNCONNECTED[3:2],emcnt0[9:8]}),
        .S({1'b0,1'b0,emcnt0_carry__1_i_2__3_n_0,emcnt0_carry__1_i_3__3_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__1_i_1__2
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(emcnt[7]),
        .O(emcnt0_carry__1_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_2__3
       (.I0(emcnt[8]),
        .I1(\emcnt_reg[9]_0 [2]),
        .I2(emcnt[9]),
        .I3(\emcnt_reg[9]_0 [3]),
        .O(emcnt0_carry__1_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_3__3
       (.I0(emcnt[7]),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(emcnt[8]),
        .I3(\emcnt_reg[9]_0 [2]),
        .O(emcnt0_carry__1_i_3__3_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    emcnt0_carry_i_1__3
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[2]),
        .O(emcnt0_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    emcnt0_carry_i_2__3
       (.I0(emcnt[2]),
        .I1(O[0]),
        .O(emcnt0_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_3__2
       (.I0(\emcnt_reg[3]_0 [1]),
        .I1(emcnt[1]),
        .O(emcnt0_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_4__2
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(emcnt[0]),
        .O(emcnt0_carry_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h74777444)) 
    \emcnt[0]_i_1__2 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(buf_rst),
        .I2(emcnt[0]),
        .I3(\emcnt[7]_i_3__1_n_0 ),
        .I4(emcnt0[0]),
        .O(\emcnt[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[1]_i_1__2 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(buf_rst),
        .I3(emcnt[1]),
        .I4(\emcnt[7]_i_3__1_n_0 ),
        .I5(emcnt0[1]),
        .O(\emcnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6F606F6060)) 
    \emcnt[2]_i_1__2 
       (.I0(\emcnt_reg[2]_0 ),
        .I1(O[0]),
        .I2(buf_rst),
        .I3(emcnt[2]),
        .I4(\emcnt[7]_i_3__1_n_0 ),
        .I5(emcnt0[2]),
        .O(\emcnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hE01FFFFFE01F0000)) 
    \emcnt[3]_i_1__2 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(buf_rst),
        .I5(\emcnt[3]_i_2__2_n_0 ),
        .O(\emcnt[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[3]_i_2__2 
       (.I0(emcnt[2]),
        .I1(emcnt[3]),
        .I2(\emcnt[7]_i_3__1_n_0 ),
        .I3(emcnt0[3]),
        .O(\emcnt[3]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[4]_i_2__2 
       (.I0(emcnt[3]),
        .I1(emcnt[2]),
        .I2(emcnt[4]),
        .I3(\emcnt[7]_i_3__1_n_0 ),
        .I4(emcnt0[4]),
        .O(\emcnt[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \emcnt[4]_i_3__4 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(\emcnt_reg[3]_0 [0]),
        .I4(O[2]),
        .O(\emcnt[4]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[5]_i_2__2 
       (.I0(emcnt[4]),
        .I1(emcnt[2]),
        .I2(emcnt[3]),
        .I3(emcnt[5]),
        .I4(\emcnt[7]_i_3__1_n_0 ),
        .I5(emcnt0[5]),
        .O(\emcnt[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \emcnt[5]_i_3__4 
       (.I0(O[2]),
        .I1(\emcnt_reg[3]_0 [0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\emcnt[5]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[6]_i_1__2 
       (.I0(\emcnt_reg[6]_0 ),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(buf_rst),
        .I3(\emcnt[6]_i_2__3_n_0 ),
        .I4(\emcnt[7]_i_3__1_n_0 ),
        .I5(emcnt0[6]),
        .O(\emcnt[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[6]_i_2__3 
       (.I0(emcnt[5]),
        .I1(emcnt[3]),
        .I2(emcnt[2]),
        .I3(emcnt[4]),
        .I4(emcnt[6]),
        .O(\emcnt[6]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[7]_i_1__2 
       (.I0(\emcnt_reg[7]_0 ),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(buf_rst),
        .I3(\emcnt[7]_i_2__3_n_0 ),
        .I4(\emcnt[7]_i_3__1_n_0 ),
        .I5(emcnt0[7]),
        .O(\emcnt[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \emcnt[7]_i_2__3 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[7]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \emcnt[7]_i_3__1 
       (.I0(emcnt[4]),
        .I1(emcnt[5]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(\emcnt[7]_i_4__2_n_0 ),
        .O(\emcnt[7]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \emcnt[7]_i_4__2 
       (.I0(emcnt[7]),
        .I1(emcnt[6]),
        .I2(emcnt[9]),
        .I3(emcnt[8]),
        .O(\emcnt[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[8]_i_1__2 
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(\emcnt_reg[6]_0 ),
        .I2(\emcnt_reg[9]_0 [0]),
        .I3(\emcnt_reg[9]_0 [2]),
        .I4(buf_rst),
        .I5(\emcnt[8]_i_2__1_n_0 ),
        .O(\emcnt[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[8]_i_2__1 
       (.I0(\emcnt[9]_i_5__2_n_0 ),
        .I1(emcnt[8]),
        .I2(\emcnt[7]_i_3__1_n_0 ),
        .I3(emcnt0[8]),
        .O(\emcnt[8]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[9]_i_3__2 
       (.I0(emcnt[8]),
        .I1(\emcnt[9]_i_5__2_n_0 ),
        .I2(emcnt[9]),
        .I3(\emcnt[7]_i_3__1_n_0 ),
        .I4(emcnt0[9]),
        .O(\emcnt[9]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[9]_i_4__3 
       (.I0(\emcnt_reg[9]_0 [2]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(\emcnt_reg[6]_0 ),
        .I3(\emcnt_reg[9]_0 [1]),
        .I4(\emcnt_reg[9]_0 [3]),
        .O(\emcnt[9]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \emcnt[9]_i_5__2 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[9]_i_5__2_n_0 ));
  FDRE \emcnt_reg[0] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[0]_i_1__2_n_0 ),
        .Q(emcnt[0]),
        .R(1'b0));
  FDRE \emcnt_reg[1] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[1]_i_1__2_n_0 ),
        .Q(emcnt[1]),
        .R(1'b0));
  FDRE \emcnt_reg[2] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[2]_i_1__2_n_0 ),
        .Q(emcnt[2]),
        .R(1'b0));
  FDRE \emcnt_reg[3] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[3]_i_1__2_n_0 ),
        .Q(emcnt[3]),
        .R(1'b0));
  FDRE \emcnt_reg[4] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[4]_i_1__2_n_0 ),
        .Q(emcnt[4]),
        .R(1'b0));
  MUXF7 \emcnt_reg[4]_i_1__2 
       (.I0(\emcnt[4]_i_2__2_n_0 ),
        .I1(\emcnt[4]_i_3__4_n_0 ),
        .O(\emcnt_reg[4]_i_1__2_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[5] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[5]_i_1__2_n_0 ),
        .Q(emcnt[5]),
        .R(1'b0));
  MUXF7 \emcnt_reg[5]_i_1__2 
       (.I0(\emcnt[5]_i_2__2_n_0 ),
        .I1(\emcnt[5]_i_3__4_n_0 ),
        .O(\emcnt_reg[5]_i_1__2_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[6] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[6]_i_1__2_n_0 ),
        .Q(emcnt[6]),
        .R(1'b0));
  FDRE \emcnt_reg[7] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[7]_i_1__2_n_0 ),
        .Q(emcnt[7]),
        .R(1'b0));
  FDRE \emcnt_reg[8] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[8]_i_1__2_n_0 ),
        .Q(emcnt[8]),
        .R(1'b0));
  FDRE \emcnt_reg[9] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[9]_i_2__2_n_0 ),
        .Q(emcnt[9]),
        .R(1'b0));
  MUXF7 \emcnt_reg[9]_i_2__2 
       (.I0(\emcnt[9]_i_3__2_n_0 ),
        .I1(\emcnt[9]_i_4__3_n_0 ),
        .O(\emcnt_reg[9]_i_2__2_n_0 ),
        .S(buf_rst));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \eof_int[0]_i_2__2 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[1]),
        .O(data0[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \eof_int[0]_i_3__3 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[4]),
        .I2(\eof_int_reg[3]_2 ),
        .I3(octets_per_frame[1]),
        .I4(octets_per_frame[0]),
        .I5(\eof_int_reg[0]_0 ),
        .O(\eof_int[0]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[1]_i_2__2 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[2]),
        .O(data0[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[1]_i_3__3 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[1]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[2]_i_2__2 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[3]),
        .O(data0[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[2]_i_3__3 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h00F000F000F0DDF0)) 
    \eof_int[3]_i_2__2 
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(data0[3]),
        .I3(buf_rst),
        .I4(\eof_int_reg[3]_1 ),
        .I5(\eof_int_reg[3]_2 ),
        .O(\eof_int[3]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eof_int[3]_i_3__2 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[1]),
        .O(data0[3]));
  FDRE \eof_int_reg[0] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[0]_i_1__2_n_0 ),
        .Q(pred_eof[0]),
        .R(1'b0));
  MUXF7 \eof_int_reg[0]_i_1__2 
       (.I0(data0[0]),
        .I1(\eof_int[0]_i_3__3_n_0 ),
        .O(\eof_int_reg[0]_i_1__2_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[1] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[1]_i_1__2_n_0 ),
        .Q(pred_eof[1]),
        .R(1'b0));
  MUXF7 \eof_int_reg[1]_i_1__2 
       (.I0(data0[1]),
        .I1(\eof_int[1]_i_3__3_n_0 ),
        .O(\eof_int_reg[1]_i_1__2_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[2] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[2]_i_1__2_n_0 ),
        .Q(pred_eof[2]),
        .R(1'b0));
  MUXF7 \eof_int_reg[2]_i_1__2 
       (.I0(data0[2]),
        .I1(\eof_int[2]_i_3__3_n_0 ),
        .O(\eof_int_reg[2]_i_1__2_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[3] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int[3]_i_2__2_n_0 ),
        .Q(pred_eof[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \eomf_int[0]_i_1__2 
       (.I0(\emcnt[7]_i_3__1_n_0 ),
        .I1(emcnt[1]),
        .I2(emcnt[0]),
        .O(\eomf_int[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[1]_i_1__3 
       (.I0(emcnt[0]),
        .I1(\emcnt[7]_i_3__1_n_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[2]_i_1__2 
       (.I0(emcnt[1]),
        .I1(\emcnt[7]_i_3__1_n_0 ),
        .I2(emcnt[0]),
        .O(\eomf_int[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \eomf_int[3]_i_1__2 
       (.I0(buf_rst),
        .I1(\emcnt[7]_i_3__1_n_0 ),
        .I2(E),
        .O(\eomf_int[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eomf_int[3]_i_2__3 
       (.I0(emcnt[0]),
        .I1(emcnt[1]),
        .I2(\emcnt[7]_i_3__1_n_0 ),
        .O(\eomf_int[3]_i_2__3_n_0 ));
  FDRE \eomf_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[0]_i_1__2_n_0 ),
        .Q(\eomf_int_reg[3]_0 [0]),
        .R(\eomf_int[3]_i_1__2_n_0 ));
  FDRE \eomf_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[1]_i_1__3_n_0 ),
        .Q(\eomf_int_reg[3]_0 [1]),
        .R(\eomf_int[3]_i_1__2_n_0 ));
  FDRE \eomf_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[2]_i_1__2_n_0 ),
        .Q(\eomf_int_reg[3]_0 [2]),
        .R(\eomf_int[3]_i_1__2_n_0 ));
  FDRE \eomf_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[3]_i_2__3_n_0 ),
        .Q(\eomf_int_reg[3]_0 [3]),
        .R(\eomf_int[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[0]_i_3__2 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [0]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\notb_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[1]_i_1__2 
       (.I0(\align_c/err_ds04_out [1]),
        .I1(\align_c/err_ds0__16 [1]),
        .I2(\err_ds_reg[2]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\err_ds_reg[1] ),
        .O(\notb_d1_reg[2] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_2__2 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds04_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_3__2 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds0__16 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[2]_i_1__2 
       (.I0(\align_c/err_ds04_out [2]),
        .I1(\align_c/err_ds0__16 [2]),
        .I2(\err_ds_reg[2]_0 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [2]),
        .O(\notb_d1_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_2__2 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds04_out [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_3__2 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds0__16 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_5__2 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds08_out [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[3]_i_1__2 
       (.I0(\align_c/err_ds04_out [3]),
        .I1(\align_c/err_ds0__16 [3]),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [3]),
        .O(\notb_d1_reg[2] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_2__2 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds04_out [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[3]_i_3__2 
       (.I0(comma_is_e),
        .I1(comma_is_k[3]),
        .I2(\eomf_int_reg[3]_0 [3]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r),
        .I5(\err_ds_reg[3] ),
        .O(\align_c/err_ds0__16 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_4__2 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_7__2 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds08_out [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[0]_i_1__2 
       (.I0(pred_eof[0]),
        .I1(\eomf_int_reg[3]_0 [0]),
        .O(\eof_int_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[1]_i_1__2 
       (.I0(pred_eof[1]),
        .I1(\eomf_int_reg[3]_0 [1]),
        .O(\eof_int_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[2]_i_1__2 
       (.I0(pred_eof[2]),
        .I1(\eomf_int_reg[3]_0 [2]),
        .O(\eof_int_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[3]_i_1__2 
       (.I0(pred_eof[3]),
        .I1(\eomf_int_reg[3]_0 [3]),
        .O(\eof_int_reg[3]_0 [3]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_pred_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_pred_32_63
   (\notb_d1_reg[0] ,
    \eomf_int_reg[3]_0 ,
    \notb_d1_reg[2] ,
    \eof_int_reg[3]_0 ,
    octets_per_frame,
    O,
    \emcnt_reg[3]_0 ,
    \emcnt_reg[9]_0 ,
    \emcnt_reg[6]_0 ,
    buf_rst,
    Q,
    \err_ds_reg[2] ,
    comma_is_k,
    comma_is_a__0,
    \err_ds_reg[0] ,
    \err_ds_reg[2]_0 ,
    shift_mux__1,
    \err_ds_reg[1] ,
    comma_is_a,
    \err_ds_reg[1]_0 ,
    \err_ds_reg[2]_1 ,
    comma_is_e,
    comma_is_r,
    \err_ds_reg[3] ,
    E,
    \emcnt_reg[2]_0 ,
    \emcnt_reg[7]_0 ,
    \eof_int_reg[3]_1 ,
    \eof_int_reg[3]_2 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[0]_1 ,
    \efcnt_reg[1]_0 ,
    \efcnt_reg[2]_0 ,
    \eof_int_reg[0]_0 ,
    \eof_int_reg[1]_0 ,
    \efcnt_reg[7]_0 ,
    clk,
    \eof_int_reg[3]_3 ,
    \emcnt_reg[9]_1 );
  output [0:0]\notb_d1_reg[0] ;
  output [3:0]\eomf_int_reg[3]_0 ;
  output [2:0]\notb_d1_reg[2] ;
  output [3:0]\eof_int_reg[3]_0 ;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3]_0 ;
  input [3:0]\emcnt_reg[9]_0 ;
  input \emcnt_reg[6]_0 ;
  input buf_rst;
  input [2:0]Q;
  input [2:0]\err_ds_reg[2] ;
  input [3:0]comma_is_k;
  input [0:0]comma_is_a__0;
  input \err_ds_reg[0] ;
  input [1:0]\err_ds_reg[2]_0 ;
  input [1:0]shift_mux__1;
  input [0:0]\err_ds_reg[1] ;
  input [2:0]comma_is_a;
  input \err_ds_reg[1]_0 ;
  input \err_ds_reg[2]_1 ;
  input [0:0]comma_is_e;
  input [0:0]comma_is_r;
  input [0:0]\err_ds_reg[3] ;
  input [0:0]E;
  input \emcnt_reg[2]_0 ;
  input \emcnt_reg[7]_0 ;
  input \eof_int_reg[3]_1 ;
  input \eof_int_reg[3]_2 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[0]_1 ;
  input \efcnt_reg[1]_0 ;
  input \efcnt_reg[2]_0 ;
  input \eof_int_reg[0]_0 ;
  input \eof_int_reg[1]_0 ;
  input [0:0]\efcnt_reg[7]_0 ;
  input clk;
  input [0:0]\eof_int_reg[3]_3 ;
  input [0:0]\emcnt_reg[9]_1 ;

  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:3]\align_c/err_ds012_out ;
  wire [3:1]\align_c/err_ds04_out ;
  wire [3:2]\align_c/err_ds08_out ;
  wire [3:1]\align_c/err_ds0__16 ;
  wire buf_rst;
  wire clk;
  wire [2:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [0:0]comma_is_r;
  wire [3:0]data0;
  wire [7:0]efcnt;
  wire [7:0]efcnt0;
  wire efcnt0_carry__0_i_1__1_n_0;
  wire efcnt0_carry__0_i_2__1_n_0;
  wire efcnt0_carry__0_i_3__1_n_0;
  wire efcnt0_carry__0_i_4__2_n_0;
  wire efcnt0_carry__0_i_5__2_n_0;
  wire efcnt0_carry__0_i_6__2_n_0;
  wire efcnt0_carry__0_i_7__2_n_0;
  wire efcnt0_carry__0_n_1;
  wire efcnt0_carry__0_n_2;
  wire efcnt0_carry__0_n_3;
  wire efcnt0_carry_i_1__2_n_0;
  wire efcnt0_carry_i_2__2_n_0;
  wire efcnt0_carry_i_3__1_n_0;
  wire efcnt0_carry_i_4__1_n_0;
  wire efcnt0_carry_n_0;
  wire efcnt0_carry_n_1;
  wire efcnt0_carry_n_2;
  wire efcnt0_carry_n_3;
  wire \efcnt[3]_i_2__1_n_0 ;
  wire \efcnt[3]_i_3__2_n_0 ;
  wire \efcnt[4]_i_2__1_n_0 ;
  wire \efcnt[4]_i_3__2_n_0 ;
  wire \efcnt[5]_i_2__1_n_0 ;
  wire \efcnt[5]_i_3__2_n_0 ;
  wire \efcnt[5]_i_4__1_n_0 ;
  wire \efcnt[6]_i_2__1_n_0 ;
  wire \efcnt[6]_i_3__3_n_0 ;
  wire \efcnt[7]_i_3__0_n_0 ;
  wire \efcnt[7]_i_4__2_n_0 ;
  wire \efcnt[7]_i_5__0_n_0 ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[0]_1 ;
  wire \efcnt_reg[1]_0 ;
  wire \efcnt_reg[2]_0 ;
  wire [0:0]\efcnt_reg[7]_0 ;
  wire [9:0]emcnt;
  wire [9:0]emcnt0;
  wire emcnt0_carry__0_i_1__1_n_0;
  wire emcnt0_carry__0_i_2__1_n_0;
  wire emcnt0_carry__0_i_3__1_n_0;
  wire emcnt0_carry__0_i_4__1_n_0;
  wire emcnt0_carry__0_i_5__2_n_0;
  wire emcnt0_carry__0_i_6__2_n_0;
  wire emcnt0_carry__0_i_7__2_n_0;
  wire emcnt0_carry__0_i_8__2_n_0;
  wire emcnt0_carry__0_n_0;
  wire emcnt0_carry__0_n_1;
  wire emcnt0_carry__0_n_2;
  wire emcnt0_carry__0_n_3;
  wire emcnt0_carry__1_i_1__1_n_0;
  wire emcnt0_carry__1_i_2__2_n_0;
  wire emcnt0_carry__1_i_3__2_n_0;
  wire emcnt0_carry__1_n_3;
  wire emcnt0_carry_i_1__2_n_0;
  wire emcnt0_carry_i_2__2_n_0;
  wire emcnt0_carry_i_3__1_n_0;
  wire emcnt0_carry_i_4__1_n_0;
  wire emcnt0_carry_n_0;
  wire emcnt0_carry_n_1;
  wire emcnt0_carry_n_2;
  wire emcnt0_carry_n_3;
  wire \emcnt[0]_i_1__1_n_0 ;
  wire \emcnt[1]_i_1__1_n_0 ;
  wire \emcnt[2]_i_1__1_n_0 ;
  wire \emcnt[3]_i_1__1_n_0 ;
  wire \emcnt[3]_i_2__1_n_0 ;
  wire \emcnt[4]_i_2__1_n_0 ;
  wire \emcnt[4]_i_3__3_n_0 ;
  wire \emcnt[5]_i_2__1_n_0 ;
  wire \emcnt[5]_i_3__3_n_0 ;
  wire \emcnt[6]_i_1__1_n_0 ;
  wire \emcnt[6]_i_2__2_n_0 ;
  wire \emcnt[7]_i_1__1_n_0 ;
  wire \emcnt[7]_i_2__2_n_0 ;
  wire \emcnt[7]_i_3__0_n_0 ;
  wire \emcnt[7]_i_4__1_n_0 ;
  wire \emcnt[8]_i_1__1_n_0 ;
  wire \emcnt[8]_i_2__0_n_0 ;
  wire \emcnt[9]_i_3__1_n_0 ;
  wire \emcnt[9]_i_4__2_n_0 ;
  wire \emcnt[9]_i_5__1_n_0 ;
  wire \emcnt_reg[2]_0 ;
  wire [1:0]\emcnt_reg[3]_0 ;
  wire \emcnt_reg[4]_i_1__1_n_0 ;
  wire \emcnt_reg[5]_i_1__1_n_0 ;
  wire \emcnt_reg[6]_0 ;
  wire \emcnt_reg[7]_0 ;
  wire [3:0]\emcnt_reg[9]_0 ;
  wire [0:0]\emcnt_reg[9]_1 ;
  wire \emcnt_reg[9]_i_2__1_n_0 ;
  wire eof_int1__0;
  wire \eof_int[0]_i_3__2_n_0 ;
  wire \eof_int[1]_i_3__2_n_0 ;
  wire \eof_int[2]_i_3__2_n_0 ;
  wire \eof_int[3]_i_2__1_n_0 ;
  wire \eof_int_reg[0]_0 ;
  wire \eof_int_reg[0]_i_1__1_n_0 ;
  wire \eof_int_reg[1]_0 ;
  wire \eof_int_reg[1]_i_1__1_n_0 ;
  wire \eof_int_reg[2]_i_1__1_n_0 ;
  wire [3:0]\eof_int_reg[3]_0 ;
  wire \eof_int_reg[3]_1 ;
  wire \eof_int_reg[3]_2 ;
  wire [0:0]\eof_int_reg[3]_3 ;
  wire \eomf_int[0]_i_1__1_n_0 ;
  wire \eomf_int[1]_i_1__2_n_0 ;
  wire \eomf_int[2]_i_1__1_n_0 ;
  wire \eomf_int[3]_i_1__1_n_0 ;
  wire \eomf_int[3]_i_2__2_n_0 ;
  wire [3:0]\eomf_int_reg[3]_0 ;
  wire \err_ds_reg[0] ;
  wire [0:0]\err_ds_reg[1] ;
  wire \err_ds_reg[1]_0 ;
  wire [2:0]\err_ds_reg[2] ;
  wire [1:0]\err_ds_reg[2]_0 ;
  wire \err_ds_reg[2]_1 ;
  wire [0:0]\err_ds_reg[3] ;
  wire [0:0]\notb_d1_reg[0] ;
  wire [2:0]\notb_d1_reg[2] ;
  wire [7:0]octets_per_frame;
  wire [7:0]p_1_in;
  wire [3:0]pred_eof;
  wire [1:0]shift_mux__1;
  wire [3:3]NLW_efcnt0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_emcnt0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_emcnt0_carry__1_O_UNCONNECTED;

  CARRY4 efcnt0_carry
       (.CI(1'b0),
        .CO({efcnt0_carry_n_0,efcnt0_carry_n_1,efcnt0_carry_n_2,efcnt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({efcnt[2],octets_per_frame[2:0]}),
        .O(efcnt0[3:0]),
        .S({efcnt0_carry_i_1__2_n_0,efcnt0_carry_i_2__2_n_0,efcnt0_carry_i_3__1_n_0,efcnt0_carry_i_4__1_n_0}));
  CARRY4 efcnt0_carry__0
       (.CI(efcnt0_carry_n_0),
        .CO({NLW_efcnt0_carry__0_CO_UNCONNECTED[3],efcnt0_carry__0_n_1,efcnt0_carry__0_n_2,efcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,efcnt0_carry__0_i_1__1_n_0,efcnt0_carry__0_i_2__1_n_0,efcnt0_carry__0_i_3__1_n_0}),
        .O(efcnt0[7:4]),
        .S({efcnt0_carry__0_i_4__2_n_0,efcnt0_carry__0_i_5__2_n_0,efcnt0_carry__0_i_6__2_n_0,efcnt0_carry__0_i_7__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_1__1
       (.I0(octets_per_frame[5]),
        .I1(efcnt[5]),
        .O(efcnt0_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_2__1
       (.I0(octets_per_frame[4]),
        .I1(efcnt[4]),
        .O(efcnt0_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_3__1
       (.I0(octets_per_frame[3]),
        .I1(efcnt[3]),
        .O(efcnt0_carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_4__2
       (.I0(efcnt[6]),
        .I1(octets_per_frame[6]),
        .I2(efcnt[7]),
        .I3(octets_per_frame[7]),
        .O(efcnt0_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_5__2
       (.I0(efcnt[5]),
        .I1(octets_per_frame[5]),
        .I2(efcnt[6]),
        .I3(octets_per_frame[6]),
        .O(efcnt0_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_6__2
       (.I0(efcnt[4]),
        .I1(octets_per_frame[4]),
        .I2(efcnt[5]),
        .I3(octets_per_frame[5]),
        .O(efcnt0_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_7__2
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[4]),
        .I3(octets_per_frame[4]),
        .O(efcnt0_carry__0_i_7__2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    efcnt0_carry_i_1__2
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[2]),
        .O(efcnt0_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    efcnt0_carry_i_2__2
       (.I0(efcnt[2]),
        .I1(octets_per_frame[2]),
        .O(efcnt0_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_3__1
       (.I0(octets_per_frame[1]),
        .I1(efcnt[1]),
        .O(efcnt0_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_4__1
       (.I0(octets_per_frame[0]),
        .I1(efcnt[0]),
        .O(efcnt0_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[0]_i_1__1 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[0]),
        .I4(eof_int1__0),
        .I5(efcnt[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[1]_i_1__1 
       (.I0(\efcnt_reg[1]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[1]),
        .I4(eof_int1__0),
        .I5(efcnt[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h8888B888B8B8B888)) 
    \efcnt[2]_i_1__1 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[2]),
        .I4(eof_int1__0),
        .I5(efcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[2]_i_2__0 
       (.I0(efcnt[3]),
        .I1(efcnt[2]),
        .I2(efcnt[6]),
        .I3(efcnt[7]),
        .I4(efcnt[4]),
        .I5(efcnt[5]),
        .O(eof_int1__0));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[3]_i_2__1 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[3]),
        .I2(eof_int1__0),
        .I3(efcnt[3]),
        .I4(efcnt[2]),
        .O(\efcnt[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999998)) 
    \efcnt[3]_i_3__2 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[6]),
        .I3(octets_per_frame[7]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[4]_i_2__1 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[4]),
        .I2(eof_int1__0),
        .I3(efcnt[4]),
        .I4(efcnt[2]),
        .I5(efcnt[3]),
        .O(\efcnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1E1E1E1E1E0)) 
    \efcnt[4]_i_3__2 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[4]),
        .I3(octets_per_frame[6]),
        .I4(octets_per_frame[7]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[5]_i_2__1 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[5]),
        .I2(eof_int1__0),
        .I3(efcnt[5]),
        .I4(\efcnt[5]_i_4__1_n_0 ),
        .I5(efcnt[4]),
        .O(\efcnt[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FE01FE01FE00)) 
    \efcnt[5]_i_3__2 
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[5]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[5]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \efcnt[5]_i_4__1 
       (.I0(efcnt[2]),
        .I1(efcnt[3]),
        .O(\efcnt[5]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[6]_i_2__1 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[6]),
        .I2(eof_int1__0),
        .I3(efcnt[6]),
        .I4(\efcnt[7]_i_5__0_n_0 ),
        .O(\efcnt[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \efcnt[6]_i_3__3 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[6]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[7]_i_3__0 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[7]),
        .I2(eof_int1__0),
        .I3(efcnt[7]),
        .I4(\efcnt[7]_i_5__0_n_0 ),
        .I5(efcnt[6]),
        .O(\efcnt[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \efcnt[7]_i_4__2 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[4]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[5]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[7]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \efcnt[7]_i_5__0 
       (.I0(efcnt[4]),
        .I1(efcnt[2]),
        .I2(efcnt[3]),
        .I3(efcnt[5]),
        .O(\efcnt[7]_i_5__0_n_0 ));
  FDRE \efcnt_reg[0] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[0]),
        .Q(efcnt[0]),
        .R(1'b0));
  FDRE \efcnt_reg[1] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[1]),
        .Q(efcnt[1]),
        .R(1'b0));
  FDRE \efcnt_reg[2] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[2]),
        .Q(efcnt[2]),
        .R(1'b0));
  FDRE \efcnt_reg[3] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[3]),
        .Q(efcnt[3]),
        .R(1'b0));
  MUXF7 \efcnt_reg[3]_i_1__1 
       (.I0(\efcnt[3]_i_2__1_n_0 ),
        .I1(\efcnt[3]_i_3__2_n_0 ),
        .O(p_1_in[3]),
        .S(buf_rst));
  FDRE \efcnt_reg[4] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[4]),
        .Q(efcnt[4]),
        .R(1'b0));
  MUXF7 \efcnt_reg[4]_i_1__1 
       (.I0(\efcnt[4]_i_2__1_n_0 ),
        .I1(\efcnt[4]_i_3__2_n_0 ),
        .O(p_1_in[4]),
        .S(buf_rst));
  FDRE \efcnt_reg[5] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[5]),
        .Q(efcnt[5]),
        .R(1'b0));
  MUXF7 \efcnt_reg[5]_i_1__1 
       (.I0(\efcnt[5]_i_2__1_n_0 ),
        .I1(\efcnt[5]_i_3__2_n_0 ),
        .O(p_1_in[5]),
        .S(buf_rst));
  FDRE \efcnt_reg[6] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[6]),
        .Q(efcnt[6]),
        .R(1'b0));
  MUXF7 \efcnt_reg[6]_i_1__1 
       (.I0(\efcnt[6]_i_2__1_n_0 ),
        .I1(\efcnt[6]_i_3__3_n_0 ),
        .O(p_1_in[6]),
        .S(buf_rst));
  FDRE \efcnt_reg[7] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[7]),
        .Q(efcnt[7]),
        .R(1'b0));
  MUXF7 \efcnt_reg[7]_i_2__1 
       (.I0(\efcnt[7]_i_3__0_n_0 ),
        .I1(\efcnt[7]_i_4__2_n_0 ),
        .O(p_1_in[7]),
        .S(buf_rst));
  CARRY4 emcnt0_carry
       (.CI(1'b0),
        .CO({emcnt0_carry_n_0,emcnt0_carry_n_1,emcnt0_carry_n_2,emcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt[2],O[0],\emcnt_reg[3]_0 }),
        .O(emcnt0[3:0]),
        .S({emcnt0_carry_i_1__2_n_0,emcnt0_carry_i_2__2_n_0,emcnt0_carry_i_3__1_n_0,emcnt0_carry_i_4__1_n_0}));
  CARRY4 emcnt0_carry__0
       (.CI(emcnt0_carry_n_0),
        .CO({emcnt0_carry__0_n_0,emcnt0_carry__0_n_1,emcnt0_carry__0_n_2,emcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt0_carry__0_i_1__1_n_0,emcnt0_carry__0_i_2__1_n_0,emcnt0_carry__0_i_3__1_n_0,emcnt0_carry__0_i_4__1_n_0}),
        .O(emcnt0[7:4]),
        .S({emcnt0_carry__0_i_5__2_n_0,emcnt0_carry__0_i_6__2_n_0,emcnt0_carry__0_i_7__2_n_0,emcnt0_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_1__1
       (.I0(\emcnt_reg[9]_0 [0]),
        .I1(emcnt[6]),
        .O(emcnt0_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_2__1
       (.I0(O[3]),
        .I1(emcnt[5]),
        .O(emcnt0_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_3__1
       (.I0(O[2]),
        .I1(emcnt[4]),
        .O(emcnt0_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_4__1
       (.I0(O[1]),
        .I1(emcnt[3]),
        .O(emcnt0_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_5__2
       (.I0(emcnt[6]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(emcnt[7]),
        .I3(\emcnt_reg[9]_0 [1]),
        .O(emcnt0_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_6__2
       (.I0(emcnt[5]),
        .I1(O[3]),
        .I2(emcnt[6]),
        .I3(\emcnt_reg[9]_0 [0]),
        .O(emcnt0_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_7__2
       (.I0(emcnt[4]),
        .I1(O[2]),
        .I2(emcnt[5]),
        .I3(O[3]),
        .O(emcnt0_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_8__2
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[4]),
        .I3(O[2]),
        .O(emcnt0_carry__0_i_8__2_n_0));
  CARRY4 emcnt0_carry__1
       (.CI(emcnt0_carry__0_n_0),
        .CO({NLW_emcnt0_carry__1_CO_UNCONNECTED[3:1],emcnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,emcnt0_carry__1_i_1__1_n_0}),
        .O({NLW_emcnt0_carry__1_O_UNCONNECTED[3:2],emcnt0[9:8]}),
        .S({1'b0,1'b0,emcnt0_carry__1_i_2__2_n_0,emcnt0_carry__1_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__1_i_1__1
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(emcnt[7]),
        .O(emcnt0_carry__1_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_2__2
       (.I0(emcnt[8]),
        .I1(\emcnt_reg[9]_0 [2]),
        .I2(emcnt[9]),
        .I3(\emcnt_reg[9]_0 [3]),
        .O(emcnt0_carry__1_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_3__2
       (.I0(emcnt[7]),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(emcnt[8]),
        .I3(\emcnt_reg[9]_0 [2]),
        .O(emcnt0_carry__1_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    emcnt0_carry_i_1__2
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[2]),
        .O(emcnt0_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    emcnt0_carry_i_2__2
       (.I0(emcnt[2]),
        .I1(O[0]),
        .O(emcnt0_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_3__1
       (.I0(\emcnt_reg[3]_0 [1]),
        .I1(emcnt[1]),
        .O(emcnt0_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_4__1
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(emcnt[0]),
        .O(emcnt0_carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h74777444)) 
    \emcnt[0]_i_1__1 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(buf_rst),
        .I2(emcnt[0]),
        .I3(\emcnt[7]_i_3__0_n_0 ),
        .I4(emcnt0[0]),
        .O(\emcnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[1]_i_1__1 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(buf_rst),
        .I3(emcnt[1]),
        .I4(\emcnt[7]_i_3__0_n_0 ),
        .I5(emcnt0[1]),
        .O(\emcnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6F606F6060)) 
    \emcnt[2]_i_1__1 
       (.I0(\emcnt_reg[2]_0 ),
        .I1(O[0]),
        .I2(buf_rst),
        .I3(emcnt[2]),
        .I4(\emcnt[7]_i_3__0_n_0 ),
        .I5(emcnt0[2]),
        .O(\emcnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hE01FFFFFE01F0000)) 
    \emcnt[3]_i_1__1 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(buf_rst),
        .I5(\emcnt[3]_i_2__1_n_0 ),
        .O(\emcnt[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[3]_i_2__1 
       (.I0(emcnt[2]),
        .I1(emcnt[3]),
        .I2(\emcnt[7]_i_3__0_n_0 ),
        .I3(emcnt0[3]),
        .O(\emcnt[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[4]_i_2__1 
       (.I0(emcnt[3]),
        .I1(emcnt[2]),
        .I2(emcnt[4]),
        .I3(\emcnt[7]_i_3__0_n_0 ),
        .I4(emcnt0[4]),
        .O(\emcnt[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \emcnt[4]_i_3__3 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(\emcnt_reg[3]_0 [0]),
        .I4(O[2]),
        .O(\emcnt[4]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[5]_i_2__1 
       (.I0(emcnt[4]),
        .I1(emcnt[2]),
        .I2(emcnt[3]),
        .I3(emcnt[5]),
        .I4(\emcnt[7]_i_3__0_n_0 ),
        .I5(emcnt0[5]),
        .O(\emcnt[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \emcnt[5]_i_3__3 
       (.I0(O[2]),
        .I1(\emcnt_reg[3]_0 [0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\emcnt[5]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[6]_i_1__1 
       (.I0(\emcnt_reg[6]_0 ),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(buf_rst),
        .I3(\emcnt[6]_i_2__2_n_0 ),
        .I4(\emcnt[7]_i_3__0_n_0 ),
        .I5(emcnt0[6]),
        .O(\emcnt[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[6]_i_2__2 
       (.I0(emcnt[5]),
        .I1(emcnt[3]),
        .I2(emcnt[2]),
        .I3(emcnt[4]),
        .I4(emcnt[6]),
        .O(\emcnt[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[7]_i_1__1 
       (.I0(\emcnt_reg[7]_0 ),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(buf_rst),
        .I3(\emcnt[7]_i_2__2_n_0 ),
        .I4(\emcnt[7]_i_3__0_n_0 ),
        .I5(emcnt0[7]),
        .O(\emcnt[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \emcnt[7]_i_2__2 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[7]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \emcnt[7]_i_3__0 
       (.I0(emcnt[4]),
        .I1(emcnt[5]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(\emcnt[7]_i_4__1_n_0 ),
        .O(\emcnt[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \emcnt[7]_i_4__1 
       (.I0(emcnt[7]),
        .I1(emcnt[6]),
        .I2(emcnt[9]),
        .I3(emcnt[8]),
        .O(\emcnt[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[8]_i_1__1 
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(\emcnt_reg[6]_0 ),
        .I2(\emcnt_reg[9]_0 [0]),
        .I3(\emcnt_reg[9]_0 [2]),
        .I4(buf_rst),
        .I5(\emcnt[8]_i_2__0_n_0 ),
        .O(\emcnt[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[8]_i_2__0 
       (.I0(\emcnt[9]_i_5__1_n_0 ),
        .I1(emcnt[8]),
        .I2(\emcnt[7]_i_3__0_n_0 ),
        .I3(emcnt0[8]),
        .O(\emcnt[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[9]_i_3__1 
       (.I0(emcnt[8]),
        .I1(\emcnt[9]_i_5__1_n_0 ),
        .I2(emcnt[9]),
        .I3(\emcnt[7]_i_3__0_n_0 ),
        .I4(emcnt0[9]),
        .O(\emcnt[9]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[9]_i_4__2 
       (.I0(\emcnt_reg[9]_0 [2]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(\emcnt_reg[6]_0 ),
        .I3(\emcnt_reg[9]_0 [1]),
        .I4(\emcnt_reg[9]_0 [3]),
        .O(\emcnt[9]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \emcnt[9]_i_5__1 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[9]_i_5__1_n_0 ));
  FDRE \emcnt_reg[0] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[0]_i_1__1_n_0 ),
        .Q(emcnt[0]),
        .R(1'b0));
  FDRE \emcnt_reg[1] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[1]_i_1__1_n_0 ),
        .Q(emcnt[1]),
        .R(1'b0));
  FDRE \emcnt_reg[2] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[2]_i_1__1_n_0 ),
        .Q(emcnt[2]),
        .R(1'b0));
  FDRE \emcnt_reg[3] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[3]_i_1__1_n_0 ),
        .Q(emcnt[3]),
        .R(1'b0));
  FDRE \emcnt_reg[4] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[4]_i_1__1_n_0 ),
        .Q(emcnt[4]),
        .R(1'b0));
  MUXF7 \emcnt_reg[4]_i_1__1 
       (.I0(\emcnt[4]_i_2__1_n_0 ),
        .I1(\emcnt[4]_i_3__3_n_0 ),
        .O(\emcnt_reg[4]_i_1__1_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[5] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[5]_i_1__1_n_0 ),
        .Q(emcnt[5]),
        .R(1'b0));
  MUXF7 \emcnt_reg[5]_i_1__1 
       (.I0(\emcnt[5]_i_2__1_n_0 ),
        .I1(\emcnt[5]_i_3__3_n_0 ),
        .O(\emcnt_reg[5]_i_1__1_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[6] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[6]_i_1__1_n_0 ),
        .Q(emcnt[6]),
        .R(1'b0));
  FDRE \emcnt_reg[7] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[7]_i_1__1_n_0 ),
        .Q(emcnt[7]),
        .R(1'b0));
  FDRE \emcnt_reg[8] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[8]_i_1__1_n_0 ),
        .Q(emcnt[8]),
        .R(1'b0));
  FDRE \emcnt_reg[9] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[9]_i_2__1_n_0 ),
        .Q(emcnt[9]),
        .R(1'b0));
  MUXF7 \emcnt_reg[9]_i_2__1 
       (.I0(\emcnt[9]_i_3__1_n_0 ),
        .I1(\emcnt[9]_i_4__2_n_0 ),
        .O(\emcnt_reg[9]_i_2__1_n_0 ),
        .S(buf_rst));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \eof_int[0]_i_2__1 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[1]),
        .O(data0[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \eof_int[0]_i_3__2 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[4]),
        .I2(\eof_int_reg[3]_2 ),
        .I3(octets_per_frame[1]),
        .I4(octets_per_frame[0]),
        .I5(\eof_int_reg[0]_0 ),
        .O(\eof_int[0]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[1]_i_2__1 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[2]),
        .O(data0[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[1]_i_3__2 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[1]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[2]_i_2__1 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[3]),
        .O(data0[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[2]_i_3__2 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h00F000F000F0DDF0)) 
    \eof_int[3]_i_2__1 
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(data0[3]),
        .I3(buf_rst),
        .I4(\eof_int_reg[3]_1 ),
        .I5(\eof_int_reg[3]_2 ),
        .O(\eof_int[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eof_int[3]_i_3__1 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[1]),
        .O(data0[3]));
  FDRE \eof_int_reg[0] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[0]_i_1__1_n_0 ),
        .Q(pred_eof[0]),
        .R(1'b0));
  MUXF7 \eof_int_reg[0]_i_1__1 
       (.I0(data0[0]),
        .I1(\eof_int[0]_i_3__2_n_0 ),
        .O(\eof_int_reg[0]_i_1__1_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[1] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[1]_i_1__1_n_0 ),
        .Q(pred_eof[1]),
        .R(1'b0));
  MUXF7 \eof_int_reg[1]_i_1__1 
       (.I0(data0[1]),
        .I1(\eof_int[1]_i_3__2_n_0 ),
        .O(\eof_int_reg[1]_i_1__1_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[2] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[2]_i_1__1_n_0 ),
        .Q(pred_eof[2]),
        .R(1'b0));
  MUXF7 \eof_int_reg[2]_i_1__1 
       (.I0(data0[2]),
        .I1(\eof_int[2]_i_3__2_n_0 ),
        .O(\eof_int_reg[2]_i_1__1_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[3] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int[3]_i_2__1_n_0 ),
        .Q(pred_eof[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \eomf_int[0]_i_1__1 
       (.I0(\emcnt[7]_i_3__0_n_0 ),
        .I1(emcnt[1]),
        .I2(emcnt[0]),
        .O(\eomf_int[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[1]_i_1__2 
       (.I0(emcnt[0]),
        .I1(\emcnt[7]_i_3__0_n_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[2]_i_1__1 
       (.I0(emcnt[1]),
        .I1(\emcnt[7]_i_3__0_n_0 ),
        .I2(emcnt[0]),
        .O(\eomf_int[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \eomf_int[3]_i_1__1 
       (.I0(buf_rst),
        .I1(\emcnt[7]_i_3__0_n_0 ),
        .I2(E),
        .O(\eomf_int[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eomf_int[3]_i_2__2 
       (.I0(emcnt[0]),
        .I1(emcnt[1]),
        .I2(\emcnt[7]_i_3__0_n_0 ),
        .O(\eomf_int[3]_i_2__2_n_0 ));
  FDRE \eomf_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[0]_i_1__1_n_0 ),
        .Q(\eomf_int_reg[3]_0 [0]),
        .R(\eomf_int[3]_i_1__1_n_0 ));
  FDRE \eomf_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[1]_i_1__2_n_0 ),
        .Q(\eomf_int_reg[3]_0 [1]),
        .R(\eomf_int[3]_i_1__1_n_0 ));
  FDRE \eomf_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[2]_i_1__1_n_0 ),
        .Q(\eomf_int_reg[3]_0 [2]),
        .R(\eomf_int[3]_i_1__1_n_0 ));
  FDRE \eomf_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[3]_i_2__2_n_0 ),
        .Q(\eomf_int_reg[3]_0 [3]),
        .R(\eomf_int[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[0]_i_3__1 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [0]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\notb_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[1]_i_1__1 
       (.I0(\align_c/err_ds04_out [1]),
        .I1(\align_c/err_ds0__16 [1]),
        .I2(\err_ds_reg[2]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\err_ds_reg[1] ),
        .O(\notb_d1_reg[2] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_2__1 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds04_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_3__1 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds0__16 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[2]_i_1__1 
       (.I0(\align_c/err_ds04_out [2]),
        .I1(\align_c/err_ds0__16 [2]),
        .I2(\err_ds_reg[2]_0 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [2]),
        .O(\notb_d1_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_2__1 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds04_out [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_3__1 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds0__16 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_5__1 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds08_out [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[3]_i_1__1 
       (.I0(\align_c/err_ds04_out [3]),
        .I1(\align_c/err_ds0__16 [3]),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [3]),
        .O(\notb_d1_reg[2] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_2__1 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds04_out [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[3]_i_3__1 
       (.I0(comma_is_e),
        .I1(comma_is_k[3]),
        .I2(\eomf_int_reg[3]_0 [3]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r),
        .I5(\err_ds_reg[3] ),
        .O(\align_c/err_ds0__16 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_4__1 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_7__1 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds08_out [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[0]_i_1__1 
       (.I0(pred_eof[0]),
        .I1(\eomf_int_reg[3]_0 [0]),
        .O(\eof_int_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[1]_i_1__1 
       (.I0(pred_eof[1]),
        .I1(\eomf_int_reg[3]_0 [1]),
        .O(\eof_int_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[2]_i_1__1 
       (.I0(pred_eof[2]),
        .I1(\eomf_int_reg[3]_0 [2]),
        .O(\eof_int_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[3]_i_1__1 
       (.I0(pred_eof[3]),
        .I1(\eomf_int_reg[3]_0 [3]),
        .O(\eof_int_reg[3]_0 [3]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_pred_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_pred_32_75
   (\notb_d1_reg[0] ,
    \eomf_int_reg[3]_0 ,
    \notb_d1_reg[2] ,
    \eof_int_reg[3]_0 ,
    octets_per_frame,
    O,
    \emcnt_reg[3]_0 ,
    \emcnt_reg[9]_0 ,
    \emcnt_reg[6]_0 ,
    buf_rst,
    Q,
    \err_ds_reg[2] ,
    comma_is_k,
    comma_is_a__0,
    \err_ds_reg[0] ,
    \err_ds_reg[2]_0 ,
    shift_mux__1,
    \err_ds_reg[1] ,
    comma_is_a,
    \err_ds_reg[1]_0 ,
    \err_ds_reg[2]_1 ,
    comma_is_e,
    comma_is_r,
    \err_ds_reg[3] ,
    E,
    \emcnt_reg[2]_0 ,
    \emcnt_reg[7]_0 ,
    \eof_int_reg[3]_1 ,
    \eof_int_reg[3]_2 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[0]_1 ,
    \efcnt_reg[1]_0 ,
    \efcnt_reg[2]_0 ,
    \eof_int_reg[0]_0 ,
    \eof_int_reg[1]_0 ,
    \efcnt_reg[7]_0 ,
    clk,
    \eof_int_reg[3]_3 ,
    \emcnt_reg[9]_1 );
  output [0:0]\notb_d1_reg[0] ;
  output [3:0]\eomf_int_reg[3]_0 ;
  output [2:0]\notb_d1_reg[2] ;
  output [3:0]\eof_int_reg[3]_0 ;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3]_0 ;
  input [3:0]\emcnt_reg[9]_0 ;
  input \emcnt_reg[6]_0 ;
  input buf_rst;
  input [2:0]Q;
  input [2:0]\err_ds_reg[2] ;
  input [3:0]comma_is_k;
  input [0:0]comma_is_a__0;
  input \err_ds_reg[0] ;
  input [1:0]\err_ds_reg[2]_0 ;
  input [1:0]shift_mux__1;
  input [0:0]\err_ds_reg[1] ;
  input [2:0]comma_is_a;
  input \err_ds_reg[1]_0 ;
  input \err_ds_reg[2]_1 ;
  input [0:0]comma_is_e;
  input [0:0]comma_is_r;
  input [0:0]\err_ds_reg[3] ;
  input [0:0]E;
  input \emcnt_reg[2]_0 ;
  input \emcnt_reg[7]_0 ;
  input \eof_int_reg[3]_1 ;
  input \eof_int_reg[3]_2 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[0]_1 ;
  input \efcnt_reg[1]_0 ;
  input \efcnt_reg[2]_0 ;
  input \eof_int_reg[0]_0 ;
  input \eof_int_reg[1]_0 ;
  input [0:0]\efcnt_reg[7]_0 ;
  input clk;
  input [0:0]\eof_int_reg[3]_3 ;
  input [0:0]\emcnt_reg[9]_1 ;

  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:3]\align_c/err_ds012_out ;
  wire [3:1]\align_c/err_ds04_out ;
  wire [3:2]\align_c/err_ds08_out ;
  wire [3:1]\align_c/err_ds0__16 ;
  wire buf_rst;
  wire clk;
  wire [2:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [0:0]comma_is_r;
  wire [3:0]data0;
  wire [7:0]efcnt;
  wire [7:0]efcnt0;
  wire efcnt0_carry__0_i_1__0_n_0;
  wire efcnt0_carry__0_i_2__0_n_0;
  wire efcnt0_carry__0_i_3__0_n_0;
  wire efcnt0_carry__0_i_4__1_n_0;
  wire efcnt0_carry__0_i_5__1_n_0;
  wire efcnt0_carry__0_i_6__1_n_0;
  wire efcnt0_carry__0_i_7__1_n_0;
  wire efcnt0_carry__0_n_1;
  wire efcnt0_carry__0_n_2;
  wire efcnt0_carry__0_n_3;
  wire efcnt0_carry_i_1__1_n_0;
  wire efcnt0_carry_i_2__1_n_0;
  wire efcnt0_carry_i_3__0_n_0;
  wire efcnt0_carry_i_4__0_n_0;
  wire efcnt0_carry_n_0;
  wire efcnt0_carry_n_1;
  wire efcnt0_carry_n_2;
  wire efcnt0_carry_n_3;
  wire \efcnt[3]_i_2__0_n_0 ;
  wire \efcnt[3]_i_3__1_n_0 ;
  wire \efcnt[4]_i_2__0_n_0 ;
  wire \efcnt[4]_i_3__1_n_0 ;
  wire \efcnt[5]_i_2__0_n_0 ;
  wire \efcnt[5]_i_3__1_n_0 ;
  wire \efcnt[5]_i_4__0_n_0 ;
  wire \efcnt[6]_i_2__0_n_0 ;
  wire \efcnt[6]_i_3__2_n_0 ;
  wire \efcnt[7]_i_3_n_0 ;
  wire \efcnt[7]_i_4__1_n_0 ;
  wire \efcnt[7]_i_5_n_0 ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[0]_1 ;
  wire \efcnt_reg[1]_0 ;
  wire \efcnt_reg[2]_0 ;
  wire [0:0]\efcnt_reg[7]_0 ;
  wire [9:0]emcnt;
  wire [9:0]emcnt0;
  wire emcnt0_carry__0_i_1__0_n_0;
  wire emcnt0_carry__0_i_2__0_n_0;
  wire emcnt0_carry__0_i_3__0_n_0;
  wire emcnt0_carry__0_i_4__0_n_0;
  wire emcnt0_carry__0_i_5__1_n_0;
  wire emcnt0_carry__0_i_6__1_n_0;
  wire emcnt0_carry__0_i_7__1_n_0;
  wire emcnt0_carry__0_i_8__1_n_0;
  wire emcnt0_carry__0_n_0;
  wire emcnt0_carry__0_n_1;
  wire emcnt0_carry__0_n_2;
  wire emcnt0_carry__0_n_3;
  wire emcnt0_carry__1_i_1__0_n_0;
  wire emcnt0_carry__1_i_2__1_n_0;
  wire emcnt0_carry__1_i_3__1_n_0;
  wire emcnt0_carry__1_n_3;
  wire emcnt0_carry_i_1__1_n_0;
  wire emcnt0_carry_i_2__1_n_0;
  wire emcnt0_carry_i_3__0_n_0;
  wire emcnt0_carry_i_4__0_n_0;
  wire emcnt0_carry_n_0;
  wire emcnt0_carry_n_1;
  wire emcnt0_carry_n_2;
  wire emcnt0_carry_n_3;
  wire \emcnt[0]_i_1__0_n_0 ;
  wire \emcnt[1]_i_1__0_n_0 ;
  wire \emcnt[2]_i_1__0_n_0 ;
  wire \emcnt[3]_i_1__0_n_0 ;
  wire \emcnt[3]_i_2__0_n_0 ;
  wire \emcnt[4]_i_2__0_n_0 ;
  wire \emcnt[4]_i_3__2_n_0 ;
  wire \emcnt[5]_i_2__0_n_0 ;
  wire \emcnt[5]_i_3__2_n_0 ;
  wire \emcnt[6]_i_1__0_n_0 ;
  wire \emcnt[6]_i_2__1_n_0 ;
  wire \emcnt[7]_i_1__0_n_0 ;
  wire \emcnt[7]_i_2__1_n_0 ;
  wire \emcnt[7]_i_3_n_0 ;
  wire \emcnt[7]_i_4__0_n_0 ;
  wire \emcnt[8]_i_1__0_n_0 ;
  wire \emcnt[8]_i_2_n_0 ;
  wire \emcnt[9]_i_3__0_n_0 ;
  wire \emcnt[9]_i_4__1_n_0 ;
  wire \emcnt[9]_i_5__0_n_0 ;
  wire \emcnt_reg[2]_0 ;
  wire [1:0]\emcnt_reg[3]_0 ;
  wire \emcnt_reg[4]_i_1__0_n_0 ;
  wire \emcnt_reg[5]_i_1__0_n_0 ;
  wire \emcnt_reg[6]_0 ;
  wire \emcnt_reg[7]_0 ;
  wire [3:0]\emcnt_reg[9]_0 ;
  wire [0:0]\emcnt_reg[9]_1 ;
  wire \emcnt_reg[9]_i_2__0_n_0 ;
  wire eof_int1__0;
  wire \eof_int[0]_i_3__1_n_0 ;
  wire \eof_int[1]_i_3__1_n_0 ;
  wire \eof_int[2]_i_3__1_n_0 ;
  wire \eof_int[3]_i_2__0_n_0 ;
  wire \eof_int_reg[0]_0 ;
  wire \eof_int_reg[0]_i_1__0_n_0 ;
  wire \eof_int_reg[1]_0 ;
  wire \eof_int_reg[1]_i_1__0_n_0 ;
  wire \eof_int_reg[2]_i_1__0_n_0 ;
  wire [3:0]\eof_int_reg[3]_0 ;
  wire \eof_int_reg[3]_1 ;
  wire \eof_int_reg[3]_2 ;
  wire [0:0]\eof_int_reg[3]_3 ;
  wire \eomf_int[0]_i_1__0_n_0 ;
  wire \eomf_int[1]_i_1__1_n_0 ;
  wire \eomf_int[2]_i_1__0_n_0 ;
  wire \eomf_int[3]_i_1__0_n_0 ;
  wire \eomf_int[3]_i_2__1_n_0 ;
  wire [3:0]\eomf_int_reg[3]_0 ;
  wire \err_ds_reg[0] ;
  wire [0:0]\err_ds_reg[1] ;
  wire \err_ds_reg[1]_0 ;
  wire [2:0]\err_ds_reg[2] ;
  wire [1:0]\err_ds_reg[2]_0 ;
  wire \err_ds_reg[2]_1 ;
  wire [0:0]\err_ds_reg[3] ;
  wire [0:0]\notb_d1_reg[0] ;
  wire [2:0]\notb_d1_reg[2] ;
  wire [7:0]octets_per_frame;
  wire [7:0]p_1_in;
  wire [3:0]pred_eof;
  wire [1:0]shift_mux__1;
  wire [3:3]NLW_efcnt0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_emcnt0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_emcnt0_carry__1_O_UNCONNECTED;

  CARRY4 efcnt0_carry
       (.CI(1'b0),
        .CO({efcnt0_carry_n_0,efcnt0_carry_n_1,efcnt0_carry_n_2,efcnt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({efcnt[2],octets_per_frame[2:0]}),
        .O(efcnt0[3:0]),
        .S({efcnt0_carry_i_1__1_n_0,efcnt0_carry_i_2__1_n_0,efcnt0_carry_i_3__0_n_0,efcnt0_carry_i_4__0_n_0}));
  CARRY4 efcnt0_carry__0
       (.CI(efcnt0_carry_n_0),
        .CO({NLW_efcnt0_carry__0_CO_UNCONNECTED[3],efcnt0_carry__0_n_1,efcnt0_carry__0_n_2,efcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,efcnt0_carry__0_i_1__0_n_0,efcnt0_carry__0_i_2__0_n_0,efcnt0_carry__0_i_3__0_n_0}),
        .O(efcnt0[7:4]),
        .S({efcnt0_carry__0_i_4__1_n_0,efcnt0_carry__0_i_5__1_n_0,efcnt0_carry__0_i_6__1_n_0,efcnt0_carry__0_i_7__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_1__0
       (.I0(octets_per_frame[5]),
        .I1(efcnt[5]),
        .O(efcnt0_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_2__0
       (.I0(octets_per_frame[4]),
        .I1(efcnt[4]),
        .O(efcnt0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_3__0
       (.I0(octets_per_frame[3]),
        .I1(efcnt[3]),
        .O(efcnt0_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_4__1
       (.I0(efcnt[6]),
        .I1(octets_per_frame[6]),
        .I2(efcnt[7]),
        .I3(octets_per_frame[7]),
        .O(efcnt0_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_5__1
       (.I0(efcnt[5]),
        .I1(octets_per_frame[5]),
        .I2(efcnt[6]),
        .I3(octets_per_frame[6]),
        .O(efcnt0_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_6__1
       (.I0(efcnt[4]),
        .I1(octets_per_frame[4]),
        .I2(efcnt[5]),
        .I3(octets_per_frame[5]),
        .O(efcnt0_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_7__1
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[4]),
        .I3(octets_per_frame[4]),
        .O(efcnt0_carry__0_i_7__1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    efcnt0_carry_i_1__1
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[2]),
        .O(efcnt0_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    efcnt0_carry_i_2__1
       (.I0(efcnt[2]),
        .I1(octets_per_frame[2]),
        .O(efcnt0_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_3__0
       (.I0(octets_per_frame[1]),
        .I1(efcnt[1]),
        .O(efcnt0_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_4__0
       (.I0(octets_per_frame[0]),
        .I1(efcnt[0]),
        .O(efcnt0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[0]_i_1__0 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[0]),
        .I4(eof_int1__0),
        .I5(efcnt[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[1]_i_1__0 
       (.I0(\efcnt_reg[1]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[1]),
        .I4(eof_int1__0),
        .I5(efcnt[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h8888B888B8B8B888)) 
    \efcnt[2]_i_1__0 
       (.I0(\efcnt_reg[2]_0 ),
        .I1(buf_rst),
        .I2(\efcnt_reg[0]_1 ),
        .I3(efcnt0[2]),
        .I4(eof_int1__0),
        .I5(efcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[2]_i_2 
       (.I0(efcnt[3]),
        .I1(efcnt[2]),
        .I2(efcnt[6]),
        .I3(efcnt[7]),
        .I4(efcnt[4]),
        .I5(efcnt[5]),
        .O(eof_int1__0));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[3]_i_2__0 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[3]),
        .I2(eof_int1__0),
        .I3(efcnt[3]),
        .I4(efcnt[2]),
        .O(\efcnt[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999998)) 
    \efcnt[3]_i_3__1 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[6]),
        .I3(octets_per_frame[7]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[4]_i_2__0 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[4]),
        .I2(eof_int1__0),
        .I3(efcnt[4]),
        .I4(efcnt[2]),
        .I5(efcnt[3]),
        .O(\efcnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1E1E1E1E1E0)) 
    \efcnt[4]_i_3__1 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[4]),
        .I3(octets_per_frame[6]),
        .I4(octets_per_frame[7]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[5]_i_2__0 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[5]),
        .I2(eof_int1__0),
        .I3(efcnt[5]),
        .I4(\efcnt[5]_i_4__0_n_0 ),
        .I5(efcnt[4]),
        .O(\efcnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FE01FE01FE00)) 
    \efcnt[5]_i_3__1 
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[5]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[5]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \efcnt[5]_i_4__0 
       (.I0(efcnt[2]),
        .I1(efcnt[3]),
        .O(\efcnt[5]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[6]_i_2__0 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[6]),
        .I2(eof_int1__0),
        .I3(efcnt[6]),
        .I4(\efcnt[7]_i_5_n_0 ),
        .O(\efcnt[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \efcnt[6]_i_3__2 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[6]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[7]_i_3 
       (.I0(\efcnt_reg[0]_1 ),
        .I1(efcnt0[7]),
        .I2(eof_int1__0),
        .I3(efcnt[7]),
        .I4(\efcnt[7]_i_5_n_0 ),
        .I5(efcnt[6]),
        .O(\efcnt[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \efcnt[7]_i_4__1 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[4]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[5]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[7]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \efcnt[7]_i_5 
       (.I0(efcnt[4]),
        .I1(efcnt[2]),
        .I2(efcnt[3]),
        .I3(efcnt[5]),
        .O(\efcnt[7]_i_5_n_0 ));
  FDRE \efcnt_reg[0] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[0]),
        .Q(efcnt[0]),
        .R(1'b0));
  FDRE \efcnt_reg[1] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[1]),
        .Q(efcnt[1]),
        .R(1'b0));
  FDRE \efcnt_reg[2] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[2]),
        .Q(efcnt[2]),
        .R(1'b0));
  FDRE \efcnt_reg[3] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[3]),
        .Q(efcnt[3]),
        .R(1'b0));
  MUXF7 \efcnt_reg[3]_i_1__0 
       (.I0(\efcnt[3]_i_2__0_n_0 ),
        .I1(\efcnt[3]_i_3__1_n_0 ),
        .O(p_1_in[3]),
        .S(buf_rst));
  FDRE \efcnt_reg[4] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[4]),
        .Q(efcnt[4]),
        .R(1'b0));
  MUXF7 \efcnt_reg[4]_i_1__0 
       (.I0(\efcnt[4]_i_2__0_n_0 ),
        .I1(\efcnt[4]_i_3__1_n_0 ),
        .O(p_1_in[4]),
        .S(buf_rst));
  FDRE \efcnt_reg[5] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[5]),
        .Q(efcnt[5]),
        .R(1'b0));
  MUXF7 \efcnt_reg[5]_i_1__0 
       (.I0(\efcnt[5]_i_2__0_n_0 ),
        .I1(\efcnt[5]_i_3__1_n_0 ),
        .O(p_1_in[5]),
        .S(buf_rst));
  FDRE \efcnt_reg[6] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[6]),
        .Q(efcnt[6]),
        .R(1'b0));
  MUXF7 \efcnt_reg[6]_i_1__0 
       (.I0(\efcnt[6]_i_2__0_n_0 ),
        .I1(\efcnt[6]_i_3__2_n_0 ),
        .O(p_1_in[6]),
        .S(buf_rst));
  FDRE \efcnt_reg[7] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[7]),
        .Q(efcnt[7]),
        .R(1'b0));
  MUXF7 \efcnt_reg[7]_i_2__0 
       (.I0(\efcnt[7]_i_3_n_0 ),
        .I1(\efcnt[7]_i_4__1_n_0 ),
        .O(p_1_in[7]),
        .S(buf_rst));
  CARRY4 emcnt0_carry
       (.CI(1'b0),
        .CO({emcnt0_carry_n_0,emcnt0_carry_n_1,emcnt0_carry_n_2,emcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt[2],O[0],\emcnt_reg[3]_0 }),
        .O(emcnt0[3:0]),
        .S({emcnt0_carry_i_1__1_n_0,emcnt0_carry_i_2__1_n_0,emcnt0_carry_i_3__0_n_0,emcnt0_carry_i_4__0_n_0}));
  CARRY4 emcnt0_carry__0
       (.CI(emcnt0_carry_n_0),
        .CO({emcnt0_carry__0_n_0,emcnt0_carry__0_n_1,emcnt0_carry__0_n_2,emcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt0_carry__0_i_1__0_n_0,emcnt0_carry__0_i_2__0_n_0,emcnt0_carry__0_i_3__0_n_0,emcnt0_carry__0_i_4__0_n_0}),
        .O(emcnt0[7:4]),
        .S({emcnt0_carry__0_i_5__1_n_0,emcnt0_carry__0_i_6__1_n_0,emcnt0_carry__0_i_7__1_n_0,emcnt0_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_1__0
       (.I0(\emcnt_reg[9]_0 [0]),
        .I1(emcnt[6]),
        .O(emcnt0_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_2__0
       (.I0(O[3]),
        .I1(emcnt[5]),
        .O(emcnt0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_3__0
       (.I0(O[2]),
        .I1(emcnt[4]),
        .O(emcnt0_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_4__0
       (.I0(O[1]),
        .I1(emcnt[3]),
        .O(emcnt0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_5__1
       (.I0(emcnt[6]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(emcnt[7]),
        .I3(\emcnt_reg[9]_0 [1]),
        .O(emcnt0_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_6__1
       (.I0(emcnt[5]),
        .I1(O[3]),
        .I2(emcnt[6]),
        .I3(\emcnt_reg[9]_0 [0]),
        .O(emcnt0_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_7__1
       (.I0(emcnt[4]),
        .I1(O[2]),
        .I2(emcnt[5]),
        .I3(O[3]),
        .O(emcnt0_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_8__1
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[4]),
        .I3(O[2]),
        .O(emcnt0_carry__0_i_8__1_n_0));
  CARRY4 emcnt0_carry__1
       (.CI(emcnt0_carry__0_n_0),
        .CO({NLW_emcnt0_carry__1_CO_UNCONNECTED[3:1],emcnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,emcnt0_carry__1_i_1__0_n_0}),
        .O({NLW_emcnt0_carry__1_O_UNCONNECTED[3:2],emcnt0[9:8]}),
        .S({1'b0,1'b0,emcnt0_carry__1_i_2__1_n_0,emcnt0_carry__1_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__1_i_1__0
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(emcnt[7]),
        .O(emcnt0_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_2__1
       (.I0(emcnt[8]),
        .I1(\emcnt_reg[9]_0 [2]),
        .I2(emcnt[9]),
        .I3(\emcnt_reg[9]_0 [3]),
        .O(emcnt0_carry__1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_3__1
       (.I0(emcnt[7]),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(emcnt[8]),
        .I3(\emcnt_reg[9]_0 [2]),
        .O(emcnt0_carry__1_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    emcnt0_carry_i_1__1
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[2]),
        .O(emcnt0_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    emcnt0_carry_i_2__1
       (.I0(emcnt[2]),
        .I1(O[0]),
        .O(emcnt0_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_3__0
       (.I0(\emcnt_reg[3]_0 [1]),
        .I1(emcnt[1]),
        .O(emcnt0_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_4__0
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(emcnt[0]),
        .O(emcnt0_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h74777444)) 
    \emcnt[0]_i_1__0 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(buf_rst),
        .I2(emcnt[0]),
        .I3(\emcnt[7]_i_3_n_0 ),
        .I4(emcnt0[0]),
        .O(\emcnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[1]_i_1__0 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(buf_rst),
        .I3(emcnt[1]),
        .I4(\emcnt[7]_i_3_n_0 ),
        .I5(emcnt0[1]),
        .O(\emcnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6F606F6060)) 
    \emcnt[2]_i_1__0 
       (.I0(\emcnt_reg[2]_0 ),
        .I1(O[0]),
        .I2(buf_rst),
        .I3(emcnt[2]),
        .I4(\emcnt[7]_i_3_n_0 ),
        .I5(emcnt0[2]),
        .O(\emcnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE01FFFFFE01F0000)) 
    \emcnt[3]_i_1__0 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(buf_rst),
        .I5(\emcnt[3]_i_2__0_n_0 ),
        .O(\emcnt[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[3]_i_2__0 
       (.I0(emcnt[2]),
        .I1(emcnt[3]),
        .I2(\emcnt[7]_i_3_n_0 ),
        .I3(emcnt0[3]),
        .O(\emcnt[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[4]_i_2__0 
       (.I0(emcnt[3]),
        .I1(emcnt[2]),
        .I2(emcnt[4]),
        .I3(\emcnt[7]_i_3_n_0 ),
        .I4(emcnt0[4]),
        .O(\emcnt[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \emcnt[4]_i_3__2 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(\emcnt_reg[3]_0 [0]),
        .I4(O[2]),
        .O(\emcnt[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[5]_i_2__0 
       (.I0(emcnt[4]),
        .I1(emcnt[2]),
        .I2(emcnt[3]),
        .I3(emcnt[5]),
        .I4(\emcnt[7]_i_3_n_0 ),
        .I5(emcnt0[5]),
        .O(\emcnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \emcnt[5]_i_3__2 
       (.I0(O[2]),
        .I1(\emcnt_reg[3]_0 [0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\emcnt[5]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[6]_i_1__0 
       (.I0(\emcnt_reg[6]_0 ),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(buf_rst),
        .I3(\emcnt[6]_i_2__1_n_0 ),
        .I4(\emcnt[7]_i_3_n_0 ),
        .I5(emcnt0[6]),
        .O(\emcnt[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[6]_i_2__1 
       (.I0(emcnt[5]),
        .I1(emcnt[3]),
        .I2(emcnt[2]),
        .I3(emcnt[4]),
        .I4(emcnt[6]),
        .O(\emcnt[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[7]_i_1__0 
       (.I0(\emcnt_reg[7]_0 ),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(buf_rst),
        .I3(\emcnt[7]_i_2__1_n_0 ),
        .I4(\emcnt[7]_i_3_n_0 ),
        .I5(emcnt0[7]),
        .O(\emcnt[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \emcnt[7]_i_2__1 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \emcnt[7]_i_3 
       (.I0(emcnt[4]),
        .I1(emcnt[5]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(\emcnt[7]_i_4__0_n_0 ),
        .O(\emcnt[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \emcnt[7]_i_4__0 
       (.I0(emcnt[7]),
        .I1(emcnt[6]),
        .I2(emcnt[9]),
        .I3(emcnt[8]),
        .O(\emcnt[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[8]_i_1__0 
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(\emcnt_reg[6]_0 ),
        .I2(\emcnt_reg[9]_0 [0]),
        .I3(\emcnt_reg[9]_0 [2]),
        .I4(buf_rst),
        .I5(\emcnt[8]_i_2_n_0 ),
        .O(\emcnt[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[8]_i_2 
       (.I0(\emcnt[9]_i_5__0_n_0 ),
        .I1(emcnt[8]),
        .I2(\emcnt[7]_i_3_n_0 ),
        .I3(emcnt0[8]),
        .O(\emcnt[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[9]_i_3__0 
       (.I0(emcnt[8]),
        .I1(\emcnt[9]_i_5__0_n_0 ),
        .I2(emcnt[9]),
        .I3(\emcnt[7]_i_3_n_0 ),
        .I4(emcnt0[9]),
        .O(\emcnt[9]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[9]_i_4__1 
       (.I0(\emcnt_reg[9]_0 [2]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(\emcnt_reg[6]_0 ),
        .I3(\emcnt_reg[9]_0 [1]),
        .I4(\emcnt_reg[9]_0 [3]),
        .O(\emcnt[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \emcnt[9]_i_5__0 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[9]_i_5__0_n_0 ));
  FDRE \emcnt_reg[0] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[0]_i_1__0_n_0 ),
        .Q(emcnt[0]),
        .R(1'b0));
  FDRE \emcnt_reg[1] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[1]_i_1__0_n_0 ),
        .Q(emcnt[1]),
        .R(1'b0));
  FDRE \emcnt_reg[2] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[2]_i_1__0_n_0 ),
        .Q(emcnt[2]),
        .R(1'b0));
  FDRE \emcnt_reg[3] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[3]_i_1__0_n_0 ),
        .Q(emcnt[3]),
        .R(1'b0));
  FDRE \emcnt_reg[4] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[4]_i_1__0_n_0 ),
        .Q(emcnt[4]),
        .R(1'b0));
  MUXF7 \emcnt_reg[4]_i_1__0 
       (.I0(\emcnt[4]_i_2__0_n_0 ),
        .I1(\emcnt[4]_i_3__2_n_0 ),
        .O(\emcnt_reg[4]_i_1__0_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[5] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[5]_i_1__0_n_0 ),
        .Q(emcnt[5]),
        .R(1'b0));
  MUXF7 \emcnt_reg[5]_i_1__0 
       (.I0(\emcnt[5]_i_2__0_n_0 ),
        .I1(\emcnt[5]_i_3__2_n_0 ),
        .O(\emcnt_reg[5]_i_1__0_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[6] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[6]_i_1__0_n_0 ),
        .Q(emcnt[6]),
        .R(1'b0));
  FDRE \emcnt_reg[7] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[7]_i_1__0_n_0 ),
        .Q(emcnt[7]),
        .R(1'b0));
  FDRE \emcnt_reg[8] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[8]_i_1__0_n_0 ),
        .Q(emcnt[8]),
        .R(1'b0));
  FDRE \emcnt_reg[9] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[9]_i_2__0_n_0 ),
        .Q(emcnt[9]),
        .R(1'b0));
  MUXF7 \emcnt_reg[9]_i_2__0 
       (.I0(\emcnt[9]_i_3__0_n_0 ),
        .I1(\emcnt[9]_i_4__1_n_0 ),
        .O(\emcnt_reg[9]_i_2__0_n_0 ),
        .S(buf_rst));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \eof_int[0]_i_2__0 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[1]),
        .O(data0[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \eof_int[0]_i_3__1 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[4]),
        .I2(\eof_int_reg[3]_2 ),
        .I3(octets_per_frame[1]),
        .I4(octets_per_frame[0]),
        .I5(\eof_int_reg[0]_0 ),
        .O(\eof_int[0]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[1]_i_2__0 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[2]),
        .O(data0[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[1]_i_3__1 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[2]_i_2__0 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[3]),
        .O(data0[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[2]_i_3__1 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000F000F0DDF0)) 
    \eof_int[3]_i_2__0 
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(data0[3]),
        .I3(buf_rst),
        .I4(\eof_int_reg[3]_1 ),
        .I5(\eof_int_reg[3]_2 ),
        .O(\eof_int[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eof_int[3]_i_3__0 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\efcnt_reg[0]_1 ),
        .I4(pred_eof[1]),
        .O(data0[3]));
  FDRE \eof_int_reg[0] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[0]_i_1__0_n_0 ),
        .Q(pred_eof[0]),
        .R(1'b0));
  MUXF7 \eof_int_reg[0]_i_1__0 
       (.I0(data0[0]),
        .I1(\eof_int[0]_i_3__1_n_0 ),
        .O(\eof_int_reg[0]_i_1__0_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[1] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[1]_i_1__0_n_0 ),
        .Q(pred_eof[1]),
        .R(1'b0));
  MUXF7 \eof_int_reg[1]_i_1__0 
       (.I0(data0[1]),
        .I1(\eof_int[1]_i_3__1_n_0 ),
        .O(\eof_int_reg[1]_i_1__0_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[2] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int_reg[2]_i_1__0_n_0 ),
        .Q(pred_eof[2]),
        .R(1'b0));
  MUXF7 \eof_int_reg[2]_i_1__0 
       (.I0(data0[2]),
        .I1(\eof_int[2]_i_3__1_n_0 ),
        .O(\eof_int_reg[2]_i_1__0_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[3] 
       (.C(clk),
        .CE(\eof_int_reg[3]_3 ),
        .D(\eof_int[3]_i_2__0_n_0 ),
        .Q(pred_eof[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \eomf_int[0]_i_1__0 
       (.I0(\emcnt[7]_i_3_n_0 ),
        .I1(emcnt[1]),
        .I2(emcnt[0]),
        .O(\eomf_int[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[1]_i_1__1 
       (.I0(emcnt[0]),
        .I1(\emcnt[7]_i_3_n_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[2]_i_1__0 
       (.I0(emcnt[1]),
        .I1(\emcnt[7]_i_3_n_0 ),
        .I2(emcnt[0]),
        .O(\eomf_int[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \eomf_int[3]_i_1__0 
       (.I0(buf_rst),
        .I1(\emcnt[7]_i_3_n_0 ),
        .I2(E),
        .O(\eomf_int[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eomf_int[3]_i_2__1 
       (.I0(emcnt[0]),
        .I1(emcnt[1]),
        .I2(\emcnt[7]_i_3_n_0 ),
        .O(\eomf_int[3]_i_2__1_n_0 ));
  FDRE \eomf_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[0]_i_1__0_n_0 ),
        .Q(\eomf_int_reg[3]_0 [0]),
        .R(\eomf_int[3]_i_1__0_n_0 ));
  FDRE \eomf_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[1]_i_1__1_n_0 ),
        .Q(\eomf_int_reg[3]_0 [1]),
        .R(\eomf_int[3]_i_1__0_n_0 ));
  FDRE \eomf_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[2]_i_1__0_n_0 ),
        .Q(\eomf_int_reg[3]_0 [2]),
        .R(\eomf_int[3]_i_1__0_n_0 ));
  FDRE \eomf_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[3]_i_2__1_n_0 ),
        .Q(\eomf_int_reg[3]_0 [3]),
        .R(\eomf_int[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[0]_i_3__0 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [0]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\notb_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[1]_i_1__0 
       (.I0(\align_c/err_ds04_out [1]),
        .I1(\align_c/err_ds0__16 [1]),
        .I2(\err_ds_reg[2]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\err_ds_reg[1] ),
        .O(\notb_d1_reg[2] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_2__0 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds04_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_3__0 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds0__16 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[2]_i_1__0 
       (.I0(\align_c/err_ds04_out [2]),
        .I1(\align_c/err_ds0__16 [2]),
        .I2(\err_ds_reg[2]_0 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [2]),
        .O(\notb_d1_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_2__0 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds04_out [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_3__0 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds0__16 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_5__0 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds08_out [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[3]_i_1__0 
       (.I0(\align_c/err_ds04_out [3]),
        .I1(\align_c/err_ds0__16 [3]),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [3]),
        .O(\notb_d1_reg[2] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_2__0 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds04_out [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[3]_i_3__0 
       (.I0(comma_is_e),
        .I1(comma_is_k[3]),
        .I2(\eomf_int_reg[3]_0 [3]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r),
        .I5(\err_ds_reg[3] ),
        .O(\align_c/err_ds0__16 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_4__0 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_7__0 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds08_out [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[0]_i_1__0 
       (.I0(pred_eof[0]),
        .I1(\eomf_int_reg[3]_0 [0]),
        .O(\eof_int_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[1]_i_1__0 
       (.I0(pred_eof[1]),
        .I1(\eomf_int_reg[3]_0 [1]),
        .O(\eof_int_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[2]_i_1__0 
       (.I0(pred_eof[2]),
        .I1(\eomf_int_reg[3]_0 [2]),
        .O(\eof_int_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[3]_i_1__0 
       (.I0(pred_eof[3]),
        .I1(\eomf_int_reg[3]_0 [3]),
        .O(\eof_int_reg[3]_0 [3]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_align_pred_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_align_pred_32_87
   (\notb_d1_reg[0] ,
    \eomf_int_reg[3]_0 ,
    \notb_d1_reg[2] ,
    opmf__0_carry,
    \rx_cfg_octets_per_frame_reg[4] ,
    \rx_cfg_octets_per_frame_reg[6] ,
    \rx_cfg_octets_per_frame_reg[2] ,
    \eof_int_reg[3]_0 ,
    octets_per_frame,
    O,
    \emcnt_reg[3]_0 ,
    \emcnt_reg[9]_0 ,
    \emcnt_reg[6]_0 ,
    Q,
    \err_ds_reg[2] ,
    comma_is_k,
    comma_is_a__0,
    \err_ds_reg[0] ,
    \err_ds_reg[2]_0 ,
    shift_mux__1,
    \err_ds_reg[1] ,
    comma_is_a,
    \err_ds_reg[1]_0 ,
    \err_ds_reg[2]_1 ,
    comma_is_e,
    comma_is_r,
    \err_ds_reg[3] ,
    buf_rst,
    E,
    \emcnt_reg[7]_0 ,
    \eof_int_reg[3]_1 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[1]_0 ,
    \eof_int_reg[0]_0 ,
    \eof_int_reg[1]_0 ,
    \efcnt_reg[7]_0 ,
    clk,
    \eof_int_reg[3]_2 ,
    \emcnt_reg[9]_1 );
  output [0:0]\notb_d1_reg[0] ;
  output [3:0]\eomf_int_reg[3]_0 ;
  output [2:0]\notb_d1_reg[2] ;
  output opmf__0_carry;
  output \rx_cfg_octets_per_frame_reg[4] ;
  output \rx_cfg_octets_per_frame_reg[6] ;
  output \rx_cfg_octets_per_frame_reg[2] ;
  output [3:0]\eof_int_reg[3]_0 ;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3]_0 ;
  input [3:0]\emcnt_reg[9]_0 ;
  input \emcnt_reg[6]_0 ;
  input [2:0]Q;
  input [2:0]\err_ds_reg[2] ;
  input [3:0]comma_is_k;
  input [0:0]comma_is_a__0;
  input \err_ds_reg[0] ;
  input [1:0]\err_ds_reg[2]_0 ;
  input [1:0]shift_mux__1;
  input [0:0]\err_ds_reg[1] ;
  input [2:0]comma_is_a;
  input \err_ds_reg[1]_0 ;
  input \err_ds_reg[2]_1 ;
  input [0:0]comma_is_e;
  input [0:0]comma_is_r;
  input [0:0]\err_ds_reg[3] ;
  input buf_rst;
  input [0:0]E;
  input \emcnt_reg[7]_0 ;
  input \eof_int_reg[3]_1 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[1]_0 ;
  input \eof_int_reg[0]_0 ;
  input \eof_int_reg[1]_0 ;
  input [0:0]\efcnt_reg[7]_0 ;
  input clk;
  input [0:0]\eof_int_reg[3]_2 ;
  input [0:0]\emcnt_reg[9]_1 ;

  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:3]\align_c/err_ds012_out ;
  wire [3:1]\align_c/err_ds04_out ;
  wire [3:2]\align_c/err_ds08_out ;
  wire [3:1]\align_c/err_ds0__16 ;
  wire buf_rst;
  wire clk;
  wire [2:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [0:0]comma_is_e;
  wire [3:0]comma_is_k;
  wire [0:0]comma_is_r;
  wire [3:0]data0;
  wire [7:0]efcnt;
  wire [7:0]efcnt0;
  wire efcnt0_carry__0_i_1_n_0;
  wire efcnt0_carry__0_i_2_n_0;
  wire efcnt0_carry__0_i_3_n_0;
  wire efcnt0_carry__0_i_4__0_n_0;
  wire efcnt0_carry__0_i_5__0_n_0;
  wire efcnt0_carry__0_i_6__0_n_0;
  wire efcnt0_carry__0_i_7__0_n_0;
  wire efcnt0_carry__0_n_1;
  wire efcnt0_carry__0_n_2;
  wire efcnt0_carry__0_n_3;
  wire efcnt0_carry_i_1__0_n_0;
  wire efcnt0_carry_i_2__0_n_0;
  wire efcnt0_carry_i_3_n_0;
  wire efcnt0_carry_i_4_n_0;
  wire efcnt0_carry_n_0;
  wire efcnt0_carry_n_1;
  wire efcnt0_carry_n_2;
  wire efcnt0_carry_n_3;
  wire \efcnt[3]_i_2_n_0 ;
  wire \efcnt[3]_i_3__0_n_0 ;
  wire \efcnt[4]_i_2_n_0 ;
  wire \efcnt[4]_i_3__0_n_0 ;
  wire \efcnt[5]_i_2_n_0 ;
  wire \efcnt[5]_i_3__0_n_0 ;
  wire \efcnt[5]_i_4_n_0 ;
  wire \efcnt[6]_i_2_n_0 ;
  wire \efcnt[6]_i_3__1_n_0 ;
  wire \efcnt[7]_i_4_n_0 ;
  wire \efcnt[7]_i_5__6_n_0 ;
  wire \efcnt[7]_i_6_n_0 ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[1]_0 ;
  wire [0:0]\efcnt_reg[7]_0 ;
  wire [9:0]emcnt;
  wire [9:0]emcnt0;
  wire emcnt0_carry__0_i_1_n_0;
  wire emcnt0_carry__0_i_2_n_0;
  wire emcnt0_carry__0_i_3_n_0;
  wire emcnt0_carry__0_i_4_n_0;
  wire emcnt0_carry__0_i_5__0_n_0;
  wire emcnt0_carry__0_i_6__0_n_0;
  wire emcnt0_carry__0_i_7__0_n_0;
  wire emcnt0_carry__0_i_8__0_n_0;
  wire emcnt0_carry__0_n_0;
  wire emcnt0_carry__0_n_1;
  wire emcnt0_carry__0_n_2;
  wire emcnt0_carry__0_n_3;
  wire emcnt0_carry__1_i_1_n_0;
  wire emcnt0_carry__1_i_2__0_n_0;
  wire emcnt0_carry__1_i_3__0_n_0;
  wire emcnt0_carry__1_n_3;
  wire emcnt0_carry_i_1__0_n_0;
  wire emcnt0_carry_i_2__0_n_0;
  wire emcnt0_carry_i_3_n_0;
  wire emcnt0_carry_i_4_n_0;
  wire emcnt0_carry_n_0;
  wire emcnt0_carry_n_1;
  wire emcnt0_carry_n_2;
  wire emcnt0_carry_n_3;
  wire \emcnt[0]_i_1_n_0 ;
  wire \emcnt[1]_i_1_n_0 ;
  wire \emcnt[2]_i_1_n_0 ;
  wire \emcnt[3]_i_1_n_0 ;
  wire \emcnt[3]_i_2_n_0 ;
  wire \emcnt[4]_i_2_n_0 ;
  wire \emcnt[4]_i_3__1_n_0 ;
  wire \emcnt[5]_i_2_n_0 ;
  wire \emcnt[5]_i_3__1_n_0 ;
  wire \emcnt[6]_i_1_n_0 ;
  wire \emcnt[6]_i_2__0_n_0 ;
  wire \emcnt[7]_i_1_n_0 ;
  wire \emcnt[7]_i_3__7_n_0 ;
  wire \emcnt[7]_i_4_n_0 ;
  wire \emcnt[7]_i_5_n_0 ;
  wire \emcnt[8]_i_1_n_0 ;
  wire \emcnt[8]_i_3_n_0 ;
  wire \emcnt[9]_i_3_n_0 ;
  wire \emcnt[9]_i_4__0_n_0 ;
  wire \emcnt[9]_i_5_n_0 ;
  wire [1:0]\emcnt_reg[3]_0 ;
  wire \emcnt_reg[4]_i_1_n_0 ;
  wire \emcnt_reg[5]_i_1_n_0 ;
  wire \emcnt_reg[6]_0 ;
  wire \emcnt_reg[7]_0 ;
  wire [3:0]\emcnt_reg[9]_0 ;
  wire [0:0]\emcnt_reg[9]_1 ;
  wire \emcnt_reg[9]_i_2_n_0 ;
  wire eof_int1__0;
  wire \eof_int[0]_i_3__0_n_0 ;
  wire \eof_int[1]_i_3__0_n_0 ;
  wire \eof_int[2]_i_3__0_n_0 ;
  wire \eof_int[3]_i_2_n_0 ;
  wire \eof_int_reg[0]_0 ;
  wire \eof_int_reg[0]_i_1_n_0 ;
  wire \eof_int_reg[1]_0 ;
  wire \eof_int_reg[1]_i_1_n_0 ;
  wire \eof_int_reg[2]_i_1_n_0 ;
  wire [3:0]\eof_int_reg[3]_0 ;
  wire \eof_int_reg[3]_1 ;
  wire [0:0]\eof_int_reg[3]_2 ;
  wire \eomf_int[0]_i_1_n_0 ;
  wire \eomf_int[1]_i_1__0_n_0 ;
  wire \eomf_int[2]_i_1_n_0 ;
  wire \eomf_int[3]_i_1_n_0 ;
  wire \eomf_int[3]_i_2__0_n_0 ;
  wire [3:0]\eomf_int_reg[3]_0 ;
  wire \err_ds_reg[0] ;
  wire [0:0]\err_ds_reg[1] ;
  wire \err_ds_reg[1]_0 ;
  wire [2:0]\err_ds_reg[2] ;
  wire [1:0]\err_ds_reg[2]_0 ;
  wire \err_ds_reg[2]_1 ;
  wire [0:0]\err_ds_reg[3] ;
  wire [0:0]\notb_d1_reg[0] ;
  wire [2:0]\notb_d1_reg[2] ;
  wire [7:0]octets_per_frame;
  wire opmf__0_carry;
  wire [7:0]p_1_in;
  wire [3:0]pred_eof;
  wire \rx_cfg_octets_per_frame_reg[2] ;
  wire \rx_cfg_octets_per_frame_reg[4] ;
  wire \rx_cfg_octets_per_frame_reg[6] ;
  wire [1:0]shift_mux__1;
  wire [3:3]NLW_efcnt0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_emcnt0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_emcnt0_carry__1_O_UNCONNECTED;

  CARRY4 efcnt0_carry
       (.CI(1'b0),
        .CO({efcnt0_carry_n_0,efcnt0_carry_n_1,efcnt0_carry_n_2,efcnt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({efcnt[2],octets_per_frame[2:0]}),
        .O(efcnt0[3:0]),
        .S({efcnt0_carry_i_1__0_n_0,efcnt0_carry_i_2__0_n_0,efcnt0_carry_i_3_n_0,efcnt0_carry_i_4_n_0}));
  CARRY4 efcnt0_carry__0
       (.CI(efcnt0_carry_n_0),
        .CO({NLW_efcnt0_carry__0_CO_UNCONNECTED[3],efcnt0_carry__0_n_1,efcnt0_carry__0_n_2,efcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,efcnt0_carry__0_i_1_n_0,efcnt0_carry__0_i_2_n_0,efcnt0_carry__0_i_3_n_0}),
        .O(efcnt0[7:4]),
        .S({efcnt0_carry__0_i_4__0_n_0,efcnt0_carry__0_i_5__0_n_0,efcnt0_carry__0_i_6__0_n_0,efcnt0_carry__0_i_7__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_1
       (.I0(octets_per_frame[5]),
        .I1(efcnt[5]),
        .O(efcnt0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_2
       (.I0(octets_per_frame[4]),
        .I1(efcnt[4]),
        .O(efcnt0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_3
       (.I0(octets_per_frame[3]),
        .I1(efcnt[3]),
        .O(efcnt0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_4__0
       (.I0(efcnt[6]),
        .I1(octets_per_frame[6]),
        .I2(efcnt[7]),
        .I3(octets_per_frame[7]),
        .O(efcnt0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_5__0
       (.I0(efcnt[5]),
        .I1(octets_per_frame[5]),
        .I2(efcnt[6]),
        .I3(octets_per_frame[6]),
        .O(efcnt0_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_6__0
       (.I0(efcnt[4]),
        .I1(octets_per_frame[4]),
        .I2(efcnt[5]),
        .I3(octets_per_frame[5]),
        .O(efcnt0_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_7__0
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[4]),
        .I3(octets_per_frame[4]),
        .O(efcnt0_carry__0_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    efcnt0_carry_i_1__0
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[2]),
        .O(efcnt0_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    efcnt0_carry_i_2__0
       (.I0(efcnt[2]),
        .I1(octets_per_frame[2]),
        .O(efcnt0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_3
       (.I0(octets_per_frame[1]),
        .I1(efcnt[1]),
        .O(efcnt0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_4
       (.I0(octets_per_frame[0]),
        .I1(efcnt[0]),
        .O(efcnt0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[0]_i_1 
       (.I0(\efcnt_reg[0]_0 ),
        .I1(buf_rst),
        .I2(\rx_cfg_octets_per_frame_reg[6] ),
        .I3(efcnt0[0]),
        .I4(eof_int1__0),
        .I5(efcnt[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \efcnt[1]_i_1 
       (.I0(\efcnt_reg[1]_0 ),
        .I1(buf_rst),
        .I2(\rx_cfg_octets_per_frame_reg[6] ),
        .I3(efcnt0[1]),
        .I4(eof_int1__0),
        .I5(efcnt[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h8888B888B8B8B888)) 
    \efcnt[2]_i_1 
       (.I0(\rx_cfg_octets_per_frame_reg[2] ),
        .I1(buf_rst),
        .I2(\rx_cfg_octets_per_frame_reg[6] ),
        .I3(efcnt0[2]),
        .I4(eof_int1__0),
        .I5(efcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \efcnt[2]_i_2__7 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[6]),
        .I3(octets_per_frame[7]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(\rx_cfg_octets_per_frame_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[2]_i_3 
       (.I0(efcnt[3]),
        .I1(efcnt[2]),
        .I2(efcnt[6]),
        .I3(efcnt[7]),
        .I4(efcnt[4]),
        .I5(efcnt[5]),
        .O(eof_int1__0));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[3]_i_2 
       (.I0(\rx_cfg_octets_per_frame_reg[6] ),
        .I1(efcnt0[3]),
        .I2(eof_int1__0),
        .I3(efcnt[3]),
        .I4(efcnt[2]),
        .O(\efcnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999998)) 
    \efcnt[3]_i_3__0 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[6]),
        .I3(octets_per_frame[7]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[4]_i_2 
       (.I0(\rx_cfg_octets_per_frame_reg[6] ),
        .I1(efcnt0[4]),
        .I2(eof_int1__0),
        .I3(efcnt[4]),
        .I4(efcnt[2]),
        .I5(efcnt[3]),
        .O(\efcnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1E1E1E1E1E0)) 
    \efcnt[4]_i_3__0 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[4]),
        .I3(octets_per_frame[6]),
        .I4(octets_per_frame[7]),
        .I5(octets_per_frame[5]),
        .O(\efcnt[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[5]_i_2 
       (.I0(\rx_cfg_octets_per_frame_reg[6] ),
        .I1(efcnt0[5]),
        .I2(eof_int1__0),
        .I3(efcnt[5]),
        .I4(\efcnt[5]_i_4_n_0 ),
        .I5(efcnt[4]),
        .O(\efcnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FE01FE01FE00)) 
    \efcnt[5]_i_3__0 
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[5]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \efcnt[5]_i_4 
       (.I0(efcnt[2]),
        .I1(efcnt[3]),
        .O(\efcnt[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA80808A8)) 
    \efcnt[6]_i_2 
       (.I0(\rx_cfg_octets_per_frame_reg[6] ),
        .I1(efcnt0[6]),
        .I2(eof_int1__0),
        .I3(efcnt[6]),
        .I4(\efcnt[7]_i_6_n_0 ),
        .O(\efcnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \efcnt[6]_i_3__1 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[6]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[6]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[7]_i_3__7 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[7]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[2]),
        .I4(octets_per_frame[5]),
        .I5(octets_per_frame[4]),
        .O(\rx_cfg_octets_per_frame_reg[6] ));
  LUT6 #(
    .INIT(64'hA808A808A80808A8)) 
    \efcnt[7]_i_4 
       (.I0(\rx_cfg_octets_per_frame_reg[6] ),
        .I1(efcnt0[7]),
        .I2(eof_int1__0),
        .I3(efcnt[7]),
        .I4(\efcnt[7]_i_6_n_0 ),
        .I5(efcnt[6]),
        .O(\efcnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \efcnt[7]_i_5__6 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[4]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[5]),
        .I5(octets_per_frame[7]),
        .O(\efcnt[7]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \efcnt[7]_i_6 
       (.I0(efcnt[4]),
        .I1(efcnt[2]),
        .I2(efcnt[3]),
        .I3(efcnt[5]),
        .O(\efcnt[7]_i_6_n_0 ));
  FDRE \efcnt_reg[0] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[0]),
        .Q(efcnt[0]),
        .R(1'b0));
  FDRE \efcnt_reg[1] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[1]),
        .Q(efcnt[1]),
        .R(1'b0));
  FDRE \efcnt_reg[2] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[2]),
        .Q(efcnt[2]),
        .R(1'b0));
  FDRE \efcnt_reg[3] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[3]),
        .Q(efcnt[3]),
        .R(1'b0));
  MUXF7 \efcnt_reg[3]_i_1 
       (.I0(\efcnt[3]_i_2_n_0 ),
        .I1(\efcnt[3]_i_3__0_n_0 ),
        .O(p_1_in[3]),
        .S(buf_rst));
  FDRE \efcnt_reg[4] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[4]),
        .Q(efcnt[4]),
        .R(1'b0));
  MUXF7 \efcnt_reg[4]_i_1 
       (.I0(\efcnt[4]_i_2_n_0 ),
        .I1(\efcnt[4]_i_3__0_n_0 ),
        .O(p_1_in[4]),
        .S(buf_rst));
  FDRE \efcnt_reg[5] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[5]),
        .Q(efcnt[5]),
        .R(1'b0));
  MUXF7 \efcnt_reg[5]_i_1 
       (.I0(\efcnt[5]_i_2_n_0 ),
        .I1(\efcnt[5]_i_3__0_n_0 ),
        .O(p_1_in[5]),
        .S(buf_rst));
  FDRE \efcnt_reg[6] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[6]),
        .Q(efcnt[6]),
        .R(1'b0));
  MUXF7 \efcnt_reg[6]_i_1 
       (.I0(\efcnt[6]_i_2_n_0 ),
        .I1(\efcnt[6]_i_3__1_n_0 ),
        .O(p_1_in[6]),
        .S(buf_rst));
  FDRE \efcnt_reg[7] 
       (.C(clk),
        .CE(\efcnt_reg[7]_0 ),
        .D(p_1_in[7]),
        .Q(efcnt[7]),
        .R(1'b0));
  MUXF7 \efcnt_reg[7]_i_2 
       (.I0(\efcnt[7]_i_4_n_0 ),
        .I1(\efcnt[7]_i_5__6_n_0 ),
        .O(p_1_in[7]),
        .S(buf_rst));
  CARRY4 emcnt0_carry
       (.CI(1'b0),
        .CO({emcnt0_carry_n_0,emcnt0_carry_n_1,emcnt0_carry_n_2,emcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt[2],O[0],\emcnt_reg[3]_0 }),
        .O(emcnt0[3:0]),
        .S({emcnt0_carry_i_1__0_n_0,emcnt0_carry_i_2__0_n_0,emcnt0_carry_i_3_n_0,emcnt0_carry_i_4_n_0}));
  CARRY4 emcnt0_carry__0
       (.CI(emcnt0_carry_n_0),
        .CO({emcnt0_carry__0_n_0,emcnt0_carry__0_n_1,emcnt0_carry__0_n_2,emcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt0_carry__0_i_1_n_0,emcnt0_carry__0_i_2_n_0,emcnt0_carry__0_i_3_n_0,emcnt0_carry__0_i_4_n_0}),
        .O(emcnt0[7:4]),
        .S({emcnt0_carry__0_i_5__0_n_0,emcnt0_carry__0_i_6__0_n_0,emcnt0_carry__0_i_7__0_n_0,emcnt0_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_1
       (.I0(\emcnt_reg[9]_0 [0]),
        .I1(emcnt[6]),
        .O(emcnt0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_2
       (.I0(O[3]),
        .I1(emcnt[5]),
        .O(emcnt0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_3
       (.I0(O[2]),
        .I1(emcnt[4]),
        .O(emcnt0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_4
       (.I0(O[1]),
        .I1(emcnt[3]),
        .O(emcnt0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_5__0
       (.I0(emcnt[6]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(emcnt[7]),
        .I3(\emcnt_reg[9]_0 [1]),
        .O(emcnt0_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_6__0
       (.I0(emcnt[5]),
        .I1(O[3]),
        .I2(emcnt[6]),
        .I3(\emcnt_reg[9]_0 [0]),
        .O(emcnt0_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_7__0
       (.I0(emcnt[4]),
        .I1(O[2]),
        .I2(emcnt[5]),
        .I3(O[3]),
        .O(emcnt0_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_8__0
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[4]),
        .I3(O[2]),
        .O(emcnt0_carry__0_i_8__0_n_0));
  CARRY4 emcnt0_carry__1
       (.CI(emcnt0_carry__0_n_0),
        .CO({NLW_emcnt0_carry__1_CO_UNCONNECTED[3:1],emcnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,emcnt0_carry__1_i_1_n_0}),
        .O({NLW_emcnt0_carry__1_O_UNCONNECTED[3:2],emcnt0[9:8]}),
        .S({1'b0,1'b0,emcnt0_carry__1_i_2__0_n_0,emcnt0_carry__1_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__1_i_1
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(emcnt[7]),
        .O(emcnt0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_2__0
       (.I0(emcnt[8]),
        .I1(\emcnt_reg[9]_0 [2]),
        .I2(emcnt[9]),
        .I3(\emcnt_reg[9]_0 [3]),
        .O(emcnt0_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_3__0
       (.I0(emcnt[7]),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(emcnt[8]),
        .I3(\emcnt_reg[9]_0 [2]),
        .O(emcnt0_carry__1_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    emcnt0_carry_i_1__0
       (.I0(emcnt[3]),
        .I1(O[1]),
        .I2(emcnt[2]),
        .O(emcnt0_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    emcnt0_carry_i_2__0
       (.I0(emcnt[2]),
        .I1(O[0]),
        .O(emcnt0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_3
       (.I0(\emcnt_reg[3]_0 [1]),
        .I1(emcnt[1]),
        .O(emcnt0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_4
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(emcnt[0]),
        .O(emcnt0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h74777444)) 
    \emcnt[0]_i_1 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(buf_rst),
        .I2(emcnt[0]),
        .I3(\emcnt[7]_i_4_n_0 ),
        .I4(emcnt0[0]),
        .O(\emcnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[1]_i_1 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(buf_rst),
        .I3(emcnt[1]),
        .I4(\emcnt[7]_i_4_n_0 ),
        .I5(emcnt0[1]),
        .O(\emcnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6F606F6060)) 
    \emcnt[2]_i_1 
       (.I0(opmf__0_carry),
        .I1(O[0]),
        .I2(buf_rst),
        .I3(emcnt[2]),
        .I4(\emcnt[7]_i_4_n_0 ),
        .I5(emcnt0[2]),
        .O(\emcnt[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \emcnt[2]_i_2__0 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .O(opmf__0_carry));
  LUT6 #(
    .INIT(64'hE01FFFFFE01F0000)) 
    \emcnt[3]_i_1 
       (.I0(\emcnt_reg[3]_0 [0]),
        .I1(\emcnt_reg[3]_0 [1]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(buf_rst),
        .I5(\emcnt[3]_i_2_n_0 ),
        .O(\emcnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[3]_i_2 
       (.I0(emcnt[2]),
        .I1(emcnt[3]),
        .I2(\emcnt[7]_i_4_n_0 ),
        .I3(emcnt0[3]),
        .O(\emcnt[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[4]_i_2 
       (.I0(emcnt[3]),
        .I1(emcnt[2]),
        .I2(emcnt[4]),
        .I3(\emcnt[7]_i_4_n_0 ),
        .I4(emcnt0[4]),
        .O(\emcnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \emcnt[4]_i_3__1 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(\emcnt_reg[3]_0 [0]),
        .I4(O[2]),
        .O(\emcnt[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[5]_i_2 
       (.I0(emcnt[4]),
        .I1(emcnt[2]),
        .I2(emcnt[3]),
        .I3(emcnt[5]),
        .I4(\emcnt[7]_i_4_n_0 ),
        .I5(emcnt0[5]),
        .O(\emcnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \emcnt[5]_i_3__1 
       (.I0(O[2]),
        .I1(\emcnt_reg[3]_0 [0]),
        .I2(\emcnt_reg[3]_0 [1]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\emcnt[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[6]_i_1 
       (.I0(\emcnt_reg[6]_0 ),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(buf_rst),
        .I3(\emcnt[6]_i_2__0_n_0 ),
        .I4(\emcnt[7]_i_4_n_0 ),
        .I5(emcnt0[6]),
        .O(\emcnt[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[6]_i_2__0 
       (.I0(emcnt[5]),
        .I1(emcnt[3]),
        .I2(emcnt[2]),
        .I3(emcnt[4]),
        .I4(emcnt[6]),
        .O(\emcnt[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[7]_i_1 
       (.I0(\emcnt_reg[7]_0 ),
        .I1(\emcnt_reg[9]_0 [1]),
        .I2(buf_rst),
        .I3(\emcnt[7]_i_3__7_n_0 ),
        .I4(\emcnt[7]_i_4_n_0 ),
        .I5(emcnt0[7]),
        .O(\emcnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \emcnt[7]_i_3__7 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[7]_i_3__7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \emcnt[7]_i_4 
       (.I0(emcnt[4]),
        .I1(emcnt[5]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(\emcnt[7]_i_5_n_0 ),
        .O(\emcnt[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \emcnt[7]_i_5 
       (.I0(emcnt[7]),
        .I1(emcnt[6]),
        .I2(emcnt[9]),
        .I3(emcnt[8]),
        .O(\emcnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \emcnt[8]_i_1 
       (.I0(\emcnt_reg[9]_0 [1]),
        .I1(\emcnt_reg[6]_0 ),
        .I2(\emcnt_reg[9]_0 [0]),
        .I3(\emcnt_reg[9]_0 [2]),
        .I4(buf_rst),
        .I5(\emcnt[8]_i_3_n_0 ),
        .O(\emcnt[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \emcnt[8]_i_3 
       (.I0(\emcnt[9]_i_5_n_0 ),
        .I1(emcnt[8]),
        .I2(\emcnt[7]_i_4_n_0 ),
        .I3(emcnt0[8]),
        .O(\emcnt[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \emcnt[9]_i_3 
       (.I0(emcnt[8]),
        .I1(\emcnt[9]_i_5_n_0 ),
        .I2(emcnt[9]),
        .I3(\emcnt[7]_i_4_n_0 ),
        .I4(emcnt0[9]),
        .O(\emcnt[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \emcnt[9]_i_4__0 
       (.I0(\emcnt_reg[9]_0 [2]),
        .I1(\emcnt_reg[9]_0 [0]),
        .I2(\emcnt_reg[6]_0 ),
        .I3(\emcnt_reg[9]_0 [1]),
        .I4(\emcnt_reg[9]_0 [3]),
        .O(\emcnt[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \emcnt[9]_i_5 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[5]),
        .I5(emcnt[7]),
        .O(\emcnt[9]_i_5_n_0 ));
  FDRE \emcnt_reg[0] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[0]_i_1_n_0 ),
        .Q(emcnt[0]),
        .R(1'b0));
  FDRE \emcnt_reg[1] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[1]_i_1_n_0 ),
        .Q(emcnt[1]),
        .R(1'b0));
  FDRE \emcnt_reg[2] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[2]_i_1_n_0 ),
        .Q(emcnt[2]),
        .R(1'b0));
  FDRE \emcnt_reg[3] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[3]_i_1_n_0 ),
        .Q(emcnt[3]),
        .R(1'b0));
  FDRE \emcnt_reg[4] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[4]_i_1_n_0 ),
        .Q(emcnt[4]),
        .R(1'b0));
  MUXF7 \emcnt_reg[4]_i_1 
       (.I0(\emcnt[4]_i_2_n_0 ),
        .I1(\emcnt[4]_i_3__1_n_0 ),
        .O(\emcnt_reg[4]_i_1_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[5] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[5]_i_1_n_0 ),
        .Q(emcnt[5]),
        .R(1'b0));
  MUXF7 \emcnt_reg[5]_i_1 
       (.I0(\emcnt[5]_i_2_n_0 ),
        .I1(\emcnt[5]_i_3__1_n_0 ),
        .O(\emcnt_reg[5]_i_1_n_0 ),
        .S(buf_rst));
  FDRE \emcnt_reg[6] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[6]_i_1_n_0 ),
        .Q(emcnt[6]),
        .R(1'b0));
  FDRE \emcnt_reg[7] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[7]_i_1_n_0 ),
        .Q(emcnt[7]),
        .R(1'b0));
  FDRE \emcnt_reg[8] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt[8]_i_1_n_0 ),
        .Q(emcnt[8]),
        .R(1'b0));
  FDRE \emcnt_reg[9] 
       (.C(clk),
        .CE(\emcnt_reg[9]_1 ),
        .D(\emcnt_reg[9]_i_2_n_0 ),
        .Q(emcnt[9]),
        .R(1'b0));
  MUXF7 \emcnt_reg[9]_i_2 
       (.I0(\emcnt[9]_i_3_n_0 ),
        .I1(\emcnt[9]_i_4__0_n_0 ),
        .O(\emcnt_reg[9]_i_2_n_0 ),
        .S(buf_rst));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \eof_int[0]_i_2 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\rx_cfg_octets_per_frame_reg[6] ),
        .I4(pred_eof[1]),
        .O(data0[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \eof_int[0]_i_3__0 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[4]),
        .I2(\eof_int_reg[3]_1 ),
        .I3(octets_per_frame[1]),
        .I4(octets_per_frame[0]),
        .I5(\eof_int_reg[0]_0 ),
        .O(\eof_int[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[1]_i_2 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\rx_cfg_octets_per_frame_reg[6] ),
        .I4(pred_eof[2]),
        .O(data0[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[1]_i_3__0 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \eof_int[2]_i_2 
       (.I0(efcnt[0]),
        .I1(efcnt[1]),
        .I2(eof_int1__0),
        .I3(\rx_cfg_octets_per_frame_reg[6] ),
        .I4(pred_eof[3]),
        .O(data0[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \eof_int[2]_i_3__0 
       (.I0(\eof_int_reg[1]_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[4]),
        .I4(octets_per_frame[3]),
        .O(\eof_int[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000F000F0DDF0)) 
    \eof_int[3]_i_2 
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(data0[3]),
        .I3(buf_rst),
        .I4(\rx_cfg_octets_per_frame_reg[4] ),
        .I5(\eof_int_reg[3]_1 ),
        .O(\eof_int[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eof_int[3]_i_3 
       (.I0(efcnt[1]),
        .I1(efcnt[0]),
        .I2(eof_int1__0),
        .I3(\rx_cfg_octets_per_frame_reg[6] ),
        .I4(pred_eof[1]),
        .O(data0[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \eof_int[3]_i_4 
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[5]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .O(\rx_cfg_octets_per_frame_reg[4] ));
  FDRE \eof_int_reg[0] 
       (.C(clk),
        .CE(\eof_int_reg[3]_2 ),
        .D(\eof_int_reg[0]_i_1_n_0 ),
        .Q(pred_eof[0]),
        .R(1'b0));
  MUXF7 \eof_int_reg[0]_i_1 
       (.I0(data0[0]),
        .I1(\eof_int[0]_i_3__0_n_0 ),
        .O(\eof_int_reg[0]_i_1_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[1] 
       (.C(clk),
        .CE(\eof_int_reg[3]_2 ),
        .D(\eof_int_reg[1]_i_1_n_0 ),
        .Q(pred_eof[1]),
        .R(1'b0));
  MUXF7 \eof_int_reg[1]_i_1 
       (.I0(data0[1]),
        .I1(\eof_int[1]_i_3__0_n_0 ),
        .O(\eof_int_reg[1]_i_1_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[2] 
       (.C(clk),
        .CE(\eof_int_reg[3]_2 ),
        .D(\eof_int_reg[2]_i_1_n_0 ),
        .Q(pred_eof[2]),
        .R(1'b0));
  MUXF7 \eof_int_reg[2]_i_1 
       (.I0(data0[2]),
        .I1(\eof_int[2]_i_3__0_n_0 ),
        .O(\eof_int_reg[2]_i_1_n_0 ),
        .S(buf_rst));
  FDRE \eof_int_reg[3] 
       (.C(clk),
        .CE(\eof_int_reg[3]_2 ),
        .D(\eof_int[3]_i_2_n_0 ),
        .Q(pred_eof[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \eomf_int[0]_i_1 
       (.I0(\emcnt[7]_i_4_n_0 ),
        .I1(emcnt[1]),
        .I2(emcnt[0]),
        .O(\eomf_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[1]_i_1__0 
       (.I0(emcnt[0]),
        .I1(\emcnt[7]_i_4_n_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[2]_i_1 
       (.I0(emcnt[1]),
        .I1(\emcnt[7]_i_4_n_0 ),
        .I2(emcnt[0]),
        .O(\eomf_int[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \eomf_int[3]_i_1 
       (.I0(buf_rst),
        .I1(\emcnt[7]_i_4_n_0 ),
        .I2(E),
        .O(\eomf_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eomf_int[3]_i_2__0 
       (.I0(emcnt[0]),
        .I1(emcnt[1]),
        .I2(\emcnt[7]_i_4_n_0 ),
        .O(\eomf_int[3]_i_2__0_n_0 ));
  FDRE \eomf_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[0]_i_1_n_0 ),
        .Q(\eomf_int_reg[3]_0 [0]),
        .R(\eomf_int[3]_i_1_n_0 ));
  FDRE \eomf_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[1]_i_1__0_n_0 ),
        .Q(\eomf_int_reg[3]_0 [1]),
        .R(\eomf_int[3]_i_1_n_0 ));
  FDRE \eomf_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[2]_i_1_n_0 ),
        .Q(\eomf_int_reg[3]_0 [2]),
        .R(\eomf_int[3]_i_1_n_0 ));
  FDRE \eomf_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\eomf_int[3]_i_2__0_n_0 ),
        .Q(\eomf_int_reg[3]_0 [3]),
        .R(\eomf_int[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[0]_i_3 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [0]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\notb_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[1]_i_1 
       (.I0(\align_c/err_ds04_out [1]),
        .I1(\align_c/err_ds0__16 [1]),
        .I2(\err_ds_reg[2]_0 [0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\err_ds_reg[1] ),
        .O(\notb_d1_reg[2] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_2 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds04_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[1]_i_3 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [1]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds0__16 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[2]_i_1 
       (.I0(\align_c/err_ds04_out [2]),
        .I1(\align_c/err_ds0__16 [2]),
        .I2(\err_ds_reg[2]_0 [1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [2]),
        .O(\notb_d1_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_2 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds04_out [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_3 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds0__16 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[2]_i_5 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [2]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds08_out [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[3]_i_1 
       (.I0(\align_c/err_ds04_out [3]),
        .I1(\align_c/err_ds0__16 [3]),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out [3]),
        .O(\notb_d1_reg[2] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_2 
       (.I0(Q[2]),
        .I1(\err_ds_reg[2] [2]),
        .I2(comma_is_k[2]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[1]),
        .I5(\err_ds_reg[2]_1 ),
        .O(\align_c/err_ds04_out [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[3]_i_3 
       (.I0(comma_is_e),
        .I1(comma_is_k[3]),
        .I2(\eomf_int_reg[3]_0 [3]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r),
        .I5(\err_ds_reg[3] ),
        .O(\align_c/err_ds0__16 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_4 
       (.I0(Q[0]),
        .I1(\err_ds_reg[2] [0]),
        .I2(comma_is_k[0]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a__0),
        .I5(\err_ds_reg[0] ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \err_ds[3]_i_7 
       (.I0(Q[1]),
        .I1(\err_ds_reg[2] [1]),
        .I2(comma_is_k[1]),
        .I3(\eomf_int_reg[3]_0 [3]),
        .I4(comma_is_a[0]),
        .I5(\err_ds_reg[1]_0 ),
        .O(\align_c/err_ds08_out [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[0]_i_1 
       (.I0(pred_eof[0]),
        .I1(\eomf_int_reg[3]_0 [0]),
        .O(\eof_int_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[1]_i_1 
       (.I0(pred_eof[1]),
        .I1(\eomf_int_reg[3]_0 [1]),
        .O(\eof_int_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[2]_i_1 
       (.I0(pred_eof[2]),
        .I1(\eomf_int_reg[3]_0 [2]),
        .O(\eof_int_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \pred_ds[3]_i_1 
       (.I0(pred_eof[3]),
        .I1(\eomf_int_reg[3]_0 [3]),
        .O(\eof_int_reg[3]_0 [3]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_cfg_info_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_cfg_info_32
   (init0,
    init3,
    init1,
    cnt,
    init2,
    \cfg_adjcnt_reg[0]_0 ,
    Q,
    clk,
    E,
    active_lanes,
    rst,
    support_lane_sync,
    started,
    done,
    \cfg_cs_reg[0]_0 ,
    \cfg_res2_reg[0]_0 );
  output [30:0]init0;
  output [11:0]init3;
  output [30:0]init1;
  output [1:0]cnt;
  output [28:0]init2;
  input \cfg_adjcnt_reg[0]_0 ;
  input [31:0]Q;
  input clk;
  input [0:0]E;
  input [0:0]active_lanes;
  input rst;
  input support_lane_sync;
  input started;
  input done;
  input [0:0]\cfg_cs_reg[0]_0 ;
  input [0:0]\cfg_res2_reg[0]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]active_lanes;
  wire \cfg_adjcnt_reg[0]_0 ;
  wire [0:0]\cfg_cs_reg[0]_0 ;
  wire [0:0]\cfg_res2_reg[0]_0 ;
  wire cfg_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__6_n_0 ;
  wire \cnt[1]_i_1__6_n_0 ;
  wire done;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire rst;
  wire started;
  wire support_lane_sync;

  FDRE \cfg_adjcnt_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[12]),
        .Q(init3[0]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[13]),
        .Q(init3[1]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[14]),
        .Q(init3[2]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[15]),
        .Q(init3[3]),
        .R(cfg_rst));
  FDRE cfg_adjdir_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[22]),
        .Q(init3[5]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[8]),
        .Q(init0[8]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[9]),
        .Q(init0[9]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[10]),
        .Q(init0[10]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[11]),
        .Q(init0[11]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[16]),
        .Q(init2[24]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[17]),
        .Q(init2[25]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[18]),
        .Q(init2[26]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[19]),
        .Q(init2[27]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[20]),
        .Q(init2[28]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[30]),
        .Q(init1[18]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[31]),
        .Q(init1[19]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[0]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[1]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[2]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[3]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[4]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[5] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[5]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[6] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[6]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[7] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[7]),
        .R(cfg_rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \cfg_f[7]_i_1__6 
       (.I0(active_lanes),
        .I1(rst),
        .I2(support_lane_sync),
        .O(cfg_rst));
  FDRE \cfg_f_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[23]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[24]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[25]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[26]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[27]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[28]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[29]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[30]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[8]),
        .Q(init2[16]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[9]),
        .Q(init2[17]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[10]),
        .Q(init2[18]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[11]),
        .Q(init2[19]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[12]),
        .Q(init2[20]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[13]),
        .Q(init2[21]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[14]),
        .Q(init2[22]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[15]),
        .Q(init2[23]),
        .R(cfg_rst));
  FDRE cfg_hd_reg
       (.C(clk),
        .CE(E),
        .D(Q[23]),
        .Q(init1[30]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[13]),
        .Q(init3[6]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[14]),
        .Q(init3[7]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[15]),
        .Q(init3[8]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[8]),
        .Q(init1[0]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[9]),
        .Q(init1[1]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[10]),
        .Q(init1[2]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[11]),
        .Q(init1[3]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[12]),
        .Q(init1[4]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[24]),
        .Q(init0[17]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[25]),
        .Q(init0[18]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[26]),
        .Q(init0[19]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[27]),
        .Q(init0[20]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[28]),
        .Q(init0[21]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[16]),
        .Q(init0[12]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[17]),
        .Q(init0[13]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[18]),
        .Q(init0[14]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[19]),
        .Q(init0[15]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[20]),
        .Q(init0[16]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[16]),
        .Q(init1[5]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[17]),
        .Q(init1[6]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[18]),
        .Q(init1[7]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[19]),
        .Q(init1[8]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[20]),
        .Q(init1[9]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[21]),
        .Q(init1[10]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[22]),
        .Q(init1[11]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[23]),
        .Q(init1[12]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[24]),
        .Q(init1[13]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[25]),
        .Q(init1[14]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[26]),
        .Q(init1[15]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[27]),
        .Q(init1[16]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[28]),
        .Q(init1[17]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(init1[20]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(init1[21]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(init1[22]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(init1[23]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(init1[24]),
        .R(cfg_rst));
  FDRE cfg_phadj_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[21]),
        .Q(init3[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[24]),
        .Q(init2[0]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[25]),
        .Q(init2[1]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[26]),
        .Q(init2[2]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[27]),
        .Q(init2[3]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[28]),
        .Q(init2[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[29]),
        .Q(init2[5]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[30]),
        .Q(init2[6]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[31]),
        .Q(init2[7]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[0]),
        .Q(init2[8]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[1]),
        .Q(init2[9]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[2]),
        .Q(init2[10]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[3]),
        .Q(init2[11]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[4]),
        .Q(init2[12]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[5]),
        .Q(init2[13]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[6]),
        .Q(init2[14]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[7]),
        .Q(init2[15]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(init1[25]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(init1[26]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[10]),
        .Q(init1[27]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[11]),
        .Q(init1[28]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[12]),
        .Q(init1[29]),
        .R(cfg_rst));
  FDRE cfg_scr_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[31]),
        .Q(init0[22]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(init3[9]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(init3[10]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(init3[11]),
        .R(cfg_rst));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cnt[0]_i_1__6 
       (.I0(cnt[0]),
        .I1(started),
        .I2(done),
        .O(\cnt[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \cnt[1]_i_1__6 
       (.I0(cnt[1]),
        .I1(cnt[0]),
        .I2(started),
        .I3(done),
        .O(\cnt[1]_i_1__6_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__6_n_0 ),
        .Q(cnt[0]),
        .R(1'b0));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__6_n_0 ),
        .Q(cnt[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_cfg_info_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_17
   (init0,
    init3,
    init1,
    cnt,
    init2,
    \cfg_adjcnt_reg[0]_0 ,
    Q,
    clk,
    E,
    active_lanes,
    rst,
    support_lane_sync,
    started,
    done,
    \cfg_cs_reg[0]_0 ,
    \cfg_res2_reg[0]_0 );
  output [30:0]init0;
  output [11:0]init3;
  output [30:0]init1;
  output [1:0]cnt;
  output [28:0]init2;
  input \cfg_adjcnt_reg[0]_0 ;
  input [31:0]Q;
  input clk;
  input [0:0]E;
  input [0:0]active_lanes;
  input rst;
  input support_lane_sync;
  input started;
  input done;
  input [0:0]\cfg_cs_reg[0]_0 ;
  input [0:0]\cfg_res2_reg[0]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]active_lanes;
  wire \cfg_adjcnt_reg[0]_0 ;
  wire [0:0]\cfg_cs_reg[0]_0 ;
  wire [0:0]\cfg_res2_reg[0]_0 ;
  wire cfg_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__5_n_0 ;
  wire \cnt[1]_i_1__5_n_0 ;
  wire done;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire rst;
  wire started;
  wire support_lane_sync;

  FDRE \cfg_adjcnt_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[12]),
        .Q(init3[0]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[13]),
        .Q(init3[1]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[14]),
        .Q(init3[2]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[15]),
        .Q(init3[3]),
        .R(cfg_rst));
  FDRE cfg_adjdir_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[22]),
        .Q(init3[5]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[8]),
        .Q(init0[8]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[9]),
        .Q(init0[9]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[10]),
        .Q(init0[10]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[11]),
        .Q(init0[11]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[16]),
        .Q(init2[24]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[17]),
        .Q(init2[25]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[18]),
        .Q(init2[26]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[19]),
        .Q(init2[27]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[20]),
        .Q(init2[28]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[30]),
        .Q(init1[18]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[31]),
        .Q(init1[19]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[0]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[1]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[2]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[3]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[4]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[5] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[5]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[6] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[6]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[7] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[7]),
        .R(cfg_rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \cfg_f[7]_i_1__5 
       (.I0(active_lanes),
        .I1(rst),
        .I2(support_lane_sync),
        .O(cfg_rst));
  FDRE \cfg_f_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[23]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[24]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[25]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[26]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[27]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[28]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[29]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[30]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[8]),
        .Q(init2[16]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[9]),
        .Q(init2[17]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[10]),
        .Q(init2[18]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[11]),
        .Q(init2[19]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[12]),
        .Q(init2[20]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[13]),
        .Q(init2[21]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[14]),
        .Q(init2[22]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[15]),
        .Q(init2[23]),
        .R(cfg_rst));
  FDRE cfg_hd_reg
       (.C(clk),
        .CE(E),
        .D(Q[23]),
        .Q(init1[30]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[13]),
        .Q(init3[6]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[14]),
        .Q(init3[7]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[15]),
        .Q(init3[8]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[8]),
        .Q(init1[0]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[9]),
        .Q(init1[1]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[10]),
        .Q(init1[2]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[11]),
        .Q(init1[3]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[12]),
        .Q(init1[4]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[24]),
        .Q(init0[17]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[25]),
        .Q(init0[18]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[26]),
        .Q(init0[19]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[27]),
        .Q(init0[20]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[28]),
        .Q(init0[21]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[16]),
        .Q(init0[12]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[17]),
        .Q(init0[13]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[18]),
        .Q(init0[14]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[19]),
        .Q(init0[15]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[20]),
        .Q(init0[16]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[16]),
        .Q(init1[5]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[17]),
        .Q(init1[6]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[18]),
        .Q(init1[7]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[19]),
        .Q(init1[8]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[20]),
        .Q(init1[9]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[21]),
        .Q(init1[10]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[22]),
        .Q(init1[11]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[23]),
        .Q(init1[12]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[24]),
        .Q(init1[13]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[25]),
        .Q(init1[14]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[26]),
        .Q(init1[15]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[27]),
        .Q(init1[16]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[28]),
        .Q(init1[17]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(init1[20]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(init1[21]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(init1[22]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(init1[23]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(init1[24]),
        .R(cfg_rst));
  FDRE cfg_phadj_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[21]),
        .Q(init3[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[24]),
        .Q(init2[0]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[25]),
        .Q(init2[1]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[26]),
        .Q(init2[2]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[27]),
        .Q(init2[3]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[28]),
        .Q(init2[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[29]),
        .Q(init2[5]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[30]),
        .Q(init2[6]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[31]),
        .Q(init2[7]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[0]),
        .Q(init2[8]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[1]),
        .Q(init2[9]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[2]),
        .Q(init2[10]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[3]),
        .Q(init2[11]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[4]),
        .Q(init2[12]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[5]),
        .Q(init2[13]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[6]),
        .Q(init2[14]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[7]),
        .Q(init2[15]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(init1[25]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(init1[26]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[10]),
        .Q(init1[27]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[11]),
        .Q(init1[28]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[12]),
        .Q(init1[29]),
        .R(cfg_rst));
  FDRE cfg_scr_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[31]),
        .Q(init0[22]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(init3[9]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(init3[10]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(init3[11]),
        .R(cfg_rst));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cnt[0]_i_1__5 
       (.I0(cnt[0]),
        .I1(started),
        .I2(done),
        .O(\cnt[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \cnt[1]_i_1__5 
       (.I0(cnt[1]),
        .I1(cnt[0]),
        .I2(started),
        .I3(done),
        .O(\cnt[1]_i_1__5_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__5_n_0 ),
        .Q(cnt[0]),
        .R(1'b0));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__5_n_0 ),
        .Q(cnt[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_cfg_info_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_29
   (init0,
    init3,
    init1,
    cnt,
    init2,
    \cfg_adjcnt_reg[0]_0 ,
    Q,
    clk,
    E,
    active_lanes,
    rst,
    support_lane_sync,
    started,
    done,
    \cfg_cs_reg[0]_0 ,
    \cfg_res2_reg[0]_0 );
  output [30:0]init0;
  output [11:0]init3;
  output [30:0]init1;
  output [1:0]cnt;
  output [28:0]init2;
  input \cfg_adjcnt_reg[0]_0 ;
  input [31:0]Q;
  input clk;
  input [0:0]E;
  input [0:0]active_lanes;
  input rst;
  input support_lane_sync;
  input started;
  input done;
  input [0:0]\cfg_cs_reg[0]_0 ;
  input [0:0]\cfg_res2_reg[0]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]active_lanes;
  wire \cfg_adjcnt_reg[0]_0 ;
  wire [0:0]\cfg_cs_reg[0]_0 ;
  wire [0:0]\cfg_res2_reg[0]_0 ;
  wire cfg_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__4_n_0 ;
  wire \cnt[1]_i_1__4_n_0 ;
  wire done;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire rst;
  wire started;
  wire support_lane_sync;

  FDRE \cfg_adjcnt_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[12]),
        .Q(init3[0]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[13]),
        .Q(init3[1]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[14]),
        .Q(init3[2]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[15]),
        .Q(init3[3]),
        .R(cfg_rst));
  FDRE cfg_adjdir_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[22]),
        .Q(init3[5]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[8]),
        .Q(init0[8]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[9]),
        .Q(init0[9]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[10]),
        .Q(init0[10]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[11]),
        .Q(init0[11]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[16]),
        .Q(init2[24]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[17]),
        .Q(init2[25]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[18]),
        .Q(init2[26]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[19]),
        .Q(init2[27]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[20]),
        .Q(init2[28]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[30]),
        .Q(init1[18]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[31]),
        .Q(init1[19]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[0]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[1]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[2]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[3]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[4]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[5] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[5]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[6] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[6]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[7] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[7]),
        .R(cfg_rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \cfg_f[7]_i_1__4 
       (.I0(active_lanes),
        .I1(rst),
        .I2(support_lane_sync),
        .O(cfg_rst));
  FDRE \cfg_f_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[23]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[24]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[25]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[26]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[27]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[28]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[29]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[30]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[8]),
        .Q(init2[16]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[9]),
        .Q(init2[17]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[10]),
        .Q(init2[18]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[11]),
        .Q(init2[19]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[12]),
        .Q(init2[20]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[13]),
        .Q(init2[21]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[14]),
        .Q(init2[22]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[15]),
        .Q(init2[23]),
        .R(cfg_rst));
  FDRE cfg_hd_reg
       (.C(clk),
        .CE(E),
        .D(Q[23]),
        .Q(init1[30]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[13]),
        .Q(init3[6]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[14]),
        .Q(init3[7]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[15]),
        .Q(init3[8]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[8]),
        .Q(init1[0]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[9]),
        .Q(init1[1]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[10]),
        .Q(init1[2]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[11]),
        .Q(init1[3]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[12]),
        .Q(init1[4]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[24]),
        .Q(init0[17]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[25]),
        .Q(init0[18]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[26]),
        .Q(init0[19]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[27]),
        .Q(init0[20]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[28]),
        .Q(init0[21]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[16]),
        .Q(init0[12]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[17]),
        .Q(init0[13]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[18]),
        .Q(init0[14]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[19]),
        .Q(init0[15]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[20]),
        .Q(init0[16]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[16]),
        .Q(init1[5]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[17]),
        .Q(init1[6]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[18]),
        .Q(init1[7]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[19]),
        .Q(init1[8]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[20]),
        .Q(init1[9]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[21]),
        .Q(init1[10]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[22]),
        .Q(init1[11]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[23]),
        .Q(init1[12]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[24]),
        .Q(init1[13]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[25]),
        .Q(init1[14]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[26]),
        .Q(init1[15]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[27]),
        .Q(init1[16]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[28]),
        .Q(init1[17]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(init1[20]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(init1[21]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(init1[22]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(init1[23]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(init1[24]),
        .R(cfg_rst));
  FDRE cfg_phadj_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[21]),
        .Q(init3[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[24]),
        .Q(init2[0]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[25]),
        .Q(init2[1]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[26]),
        .Q(init2[2]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[27]),
        .Q(init2[3]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[28]),
        .Q(init2[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[29]),
        .Q(init2[5]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[30]),
        .Q(init2[6]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[31]),
        .Q(init2[7]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[0]),
        .Q(init2[8]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[1]),
        .Q(init2[9]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[2]),
        .Q(init2[10]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[3]),
        .Q(init2[11]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[4]),
        .Q(init2[12]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[5]),
        .Q(init2[13]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[6]),
        .Q(init2[14]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[7]),
        .Q(init2[15]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(init1[25]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(init1[26]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[10]),
        .Q(init1[27]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[11]),
        .Q(init1[28]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[12]),
        .Q(init1[29]),
        .R(cfg_rst));
  FDRE cfg_scr_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[31]),
        .Q(init0[22]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(init3[9]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(init3[10]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(init3[11]),
        .R(cfg_rst));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cnt[0]_i_1__4 
       (.I0(cnt[0]),
        .I1(started),
        .I2(done),
        .O(\cnt[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \cnt[1]_i_1__4 
       (.I0(cnt[1]),
        .I1(cnt[0]),
        .I2(started),
        .I3(done),
        .O(\cnt[1]_i_1__4_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__4_n_0 ),
        .Q(cnt[0]),
        .R(1'b0));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__4_n_0 ),
        .Q(cnt[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_cfg_info_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_41
   (init0,
    init3,
    init1,
    cnt,
    init2,
    \cfg_adjcnt_reg[0]_0 ,
    Q,
    clk,
    E,
    active_lanes,
    rst,
    support_lane_sync,
    started,
    done,
    \cfg_cs_reg[0]_0 ,
    \cfg_res2_reg[0]_0 );
  output [30:0]init0;
  output [11:0]init3;
  output [30:0]init1;
  output [1:0]cnt;
  output [28:0]init2;
  input \cfg_adjcnt_reg[0]_0 ;
  input [31:0]Q;
  input clk;
  input [0:0]E;
  input [0:0]active_lanes;
  input rst;
  input support_lane_sync;
  input started;
  input done;
  input [0:0]\cfg_cs_reg[0]_0 ;
  input [0:0]\cfg_res2_reg[0]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]active_lanes;
  wire \cfg_adjcnt_reg[0]_0 ;
  wire [0:0]\cfg_cs_reg[0]_0 ;
  wire [0:0]\cfg_res2_reg[0]_0 ;
  wire cfg_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__3_n_0 ;
  wire \cnt[1]_i_1__3_n_0 ;
  wire done;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire rst;
  wire started;
  wire support_lane_sync;

  FDRE \cfg_adjcnt_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[12]),
        .Q(init3[0]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[13]),
        .Q(init3[1]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[14]),
        .Q(init3[2]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[15]),
        .Q(init3[3]),
        .R(cfg_rst));
  FDRE cfg_adjdir_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[22]),
        .Q(init3[5]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[8]),
        .Q(init0[8]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[9]),
        .Q(init0[9]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[10]),
        .Q(init0[10]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[11]),
        .Q(init0[11]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[16]),
        .Q(init2[24]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[17]),
        .Q(init2[25]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[18]),
        .Q(init2[26]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[19]),
        .Q(init2[27]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[20]),
        .Q(init2[28]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[30]),
        .Q(init1[18]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[31]),
        .Q(init1[19]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[0]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[1]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[2]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[3]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[4]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[5] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[5]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[6] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[6]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[7] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[7]),
        .R(cfg_rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \cfg_f[7]_i_1__3 
       (.I0(active_lanes),
        .I1(rst),
        .I2(support_lane_sync),
        .O(cfg_rst));
  FDRE \cfg_f_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[23]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[24]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[25]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[26]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[27]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[28]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[29]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[30]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[8]),
        .Q(init2[16]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[9]),
        .Q(init2[17]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[10]),
        .Q(init2[18]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[11]),
        .Q(init2[19]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[12]),
        .Q(init2[20]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[13]),
        .Q(init2[21]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[14]),
        .Q(init2[22]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[15]),
        .Q(init2[23]),
        .R(cfg_rst));
  FDRE cfg_hd_reg
       (.C(clk),
        .CE(E),
        .D(Q[23]),
        .Q(init1[30]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[13]),
        .Q(init3[6]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[14]),
        .Q(init3[7]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[15]),
        .Q(init3[8]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[8]),
        .Q(init1[0]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[9]),
        .Q(init1[1]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[10]),
        .Q(init1[2]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[11]),
        .Q(init1[3]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[12]),
        .Q(init1[4]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[24]),
        .Q(init0[17]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[25]),
        .Q(init0[18]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[26]),
        .Q(init0[19]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[27]),
        .Q(init0[20]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[28]),
        .Q(init0[21]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[16]),
        .Q(init0[12]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[17]),
        .Q(init0[13]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[18]),
        .Q(init0[14]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[19]),
        .Q(init0[15]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[20]),
        .Q(init0[16]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[16]),
        .Q(init1[5]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[17]),
        .Q(init1[6]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[18]),
        .Q(init1[7]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[19]),
        .Q(init1[8]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[20]),
        .Q(init1[9]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[21]),
        .Q(init1[10]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[22]),
        .Q(init1[11]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[23]),
        .Q(init1[12]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[24]),
        .Q(init1[13]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[25]),
        .Q(init1[14]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[26]),
        .Q(init1[15]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[27]),
        .Q(init1[16]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[28]),
        .Q(init1[17]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(init1[20]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(init1[21]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(init1[22]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(init1[23]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(init1[24]),
        .R(cfg_rst));
  FDRE cfg_phadj_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[21]),
        .Q(init3[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[24]),
        .Q(init2[0]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[25]),
        .Q(init2[1]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[26]),
        .Q(init2[2]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[27]),
        .Q(init2[3]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[28]),
        .Q(init2[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[29]),
        .Q(init2[5]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[30]),
        .Q(init2[6]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[31]),
        .Q(init2[7]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[0]),
        .Q(init2[8]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[1]),
        .Q(init2[9]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[2]),
        .Q(init2[10]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[3]),
        .Q(init2[11]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[4]),
        .Q(init2[12]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[5]),
        .Q(init2[13]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[6]),
        .Q(init2[14]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[7]),
        .Q(init2[15]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(init1[25]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(init1[26]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[10]),
        .Q(init1[27]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[11]),
        .Q(init1[28]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[12]),
        .Q(init1[29]),
        .R(cfg_rst));
  FDRE cfg_scr_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[31]),
        .Q(init0[22]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(init3[9]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(init3[10]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(init3[11]),
        .R(cfg_rst));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cnt[0]_i_1__3 
       (.I0(cnt[0]),
        .I1(started),
        .I2(done),
        .O(\cnt[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \cnt[1]_i_1__3 
       (.I0(cnt[1]),
        .I1(cnt[0]),
        .I2(started),
        .I3(done),
        .O(\cnt[1]_i_1__3_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__3_n_0 ),
        .Q(cnt[0]),
        .R(1'b0));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__3_n_0 ),
        .Q(cnt[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_cfg_info_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_53
   (init0,
    init3,
    init1,
    cnt,
    init2,
    \cfg_adjcnt_reg[0]_0 ,
    Q,
    clk,
    E,
    active_lanes,
    rst,
    support_lane_sync,
    started,
    done,
    \cfg_cs_reg[0]_0 ,
    \cfg_res2_reg[0]_0 );
  output [30:0]init0;
  output [11:0]init3;
  output [30:0]init1;
  output [1:0]cnt;
  output [28:0]init2;
  input \cfg_adjcnt_reg[0]_0 ;
  input [31:0]Q;
  input clk;
  input [0:0]E;
  input [0:0]active_lanes;
  input rst;
  input support_lane_sync;
  input started;
  input done;
  input [0:0]\cfg_cs_reg[0]_0 ;
  input [0:0]\cfg_res2_reg[0]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]active_lanes;
  wire \cfg_adjcnt_reg[0]_0 ;
  wire [0:0]\cfg_cs_reg[0]_0 ;
  wire [0:0]\cfg_res2_reg[0]_0 ;
  wire cfg_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__2_n_0 ;
  wire \cnt[1]_i_1__2_n_0 ;
  wire done;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire rst;
  wire started;
  wire support_lane_sync;

  FDRE \cfg_adjcnt_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[12]),
        .Q(init3[0]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[13]),
        .Q(init3[1]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[14]),
        .Q(init3[2]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[15]),
        .Q(init3[3]),
        .R(cfg_rst));
  FDRE cfg_adjdir_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[22]),
        .Q(init3[5]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[8]),
        .Q(init0[8]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[9]),
        .Q(init0[9]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[10]),
        .Q(init0[10]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[11]),
        .Q(init0[11]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[16]),
        .Q(init2[24]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[17]),
        .Q(init2[25]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[18]),
        .Q(init2[26]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[19]),
        .Q(init2[27]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[20]),
        .Q(init2[28]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[30]),
        .Q(init1[18]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[31]),
        .Q(init1[19]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[0]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[1]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[2]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[3]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[4]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[5] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[5]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[6] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[6]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[7] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[7]),
        .R(cfg_rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \cfg_f[7]_i_1__2 
       (.I0(active_lanes),
        .I1(rst),
        .I2(support_lane_sync),
        .O(cfg_rst));
  FDRE \cfg_f_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[23]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[24]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[25]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[26]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[27]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[28]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[29]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[30]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[8]),
        .Q(init2[16]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[9]),
        .Q(init2[17]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[10]),
        .Q(init2[18]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[11]),
        .Q(init2[19]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[12]),
        .Q(init2[20]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[13]),
        .Q(init2[21]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[14]),
        .Q(init2[22]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[15]),
        .Q(init2[23]),
        .R(cfg_rst));
  FDRE cfg_hd_reg
       (.C(clk),
        .CE(E),
        .D(Q[23]),
        .Q(init1[30]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[13]),
        .Q(init3[6]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[14]),
        .Q(init3[7]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[15]),
        .Q(init3[8]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[8]),
        .Q(init1[0]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[9]),
        .Q(init1[1]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[10]),
        .Q(init1[2]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[11]),
        .Q(init1[3]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[12]),
        .Q(init1[4]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[24]),
        .Q(init0[17]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[25]),
        .Q(init0[18]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[26]),
        .Q(init0[19]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[27]),
        .Q(init0[20]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[28]),
        .Q(init0[21]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[16]),
        .Q(init0[12]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[17]),
        .Q(init0[13]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[18]),
        .Q(init0[14]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[19]),
        .Q(init0[15]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[20]),
        .Q(init0[16]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[16]),
        .Q(init1[5]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[17]),
        .Q(init1[6]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[18]),
        .Q(init1[7]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[19]),
        .Q(init1[8]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[20]),
        .Q(init1[9]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[21]),
        .Q(init1[10]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[22]),
        .Q(init1[11]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[23]),
        .Q(init1[12]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[24]),
        .Q(init1[13]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[25]),
        .Q(init1[14]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[26]),
        .Q(init1[15]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[27]),
        .Q(init1[16]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[28]),
        .Q(init1[17]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(init1[20]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(init1[21]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(init1[22]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(init1[23]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(init1[24]),
        .R(cfg_rst));
  FDRE cfg_phadj_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[21]),
        .Q(init3[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[24]),
        .Q(init2[0]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[25]),
        .Q(init2[1]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[26]),
        .Q(init2[2]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[27]),
        .Q(init2[3]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[28]),
        .Q(init2[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[29]),
        .Q(init2[5]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[30]),
        .Q(init2[6]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[31]),
        .Q(init2[7]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[0]),
        .Q(init2[8]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[1]),
        .Q(init2[9]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[2]),
        .Q(init2[10]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[3]),
        .Q(init2[11]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[4]),
        .Q(init2[12]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[5]),
        .Q(init2[13]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[6]),
        .Q(init2[14]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[7]),
        .Q(init2[15]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(init1[25]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(init1[26]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[10]),
        .Q(init1[27]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[11]),
        .Q(init1[28]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[12]),
        .Q(init1[29]),
        .R(cfg_rst));
  FDRE cfg_scr_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[31]),
        .Q(init0[22]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(init3[9]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(init3[10]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(init3[11]),
        .R(cfg_rst));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cnt[0]_i_1__2 
       (.I0(cnt[0]),
        .I1(started),
        .I2(done),
        .O(\cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \cnt[1]_i_1__2 
       (.I0(cnt[1]),
        .I1(cnt[0]),
        .I2(started),
        .I3(done),
        .O(\cnt[1]_i_1__2_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__2_n_0 ),
        .Q(cnt[0]),
        .R(1'b0));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__2_n_0 ),
        .Q(cnt[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_cfg_info_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_65
   (init0,
    init3,
    init1,
    cnt,
    init2,
    \cfg_adjcnt_reg[0]_0 ,
    Q,
    clk,
    E,
    active_lanes,
    rst,
    support_lane_sync,
    started,
    done,
    \cfg_cs_reg[0]_0 ,
    \cfg_res2_reg[0]_0 );
  output [30:0]init0;
  output [11:0]init3;
  output [30:0]init1;
  output [1:0]cnt;
  output [28:0]init2;
  input \cfg_adjcnt_reg[0]_0 ;
  input [31:0]Q;
  input clk;
  input [0:0]E;
  input [0:0]active_lanes;
  input rst;
  input support_lane_sync;
  input started;
  input done;
  input [0:0]\cfg_cs_reg[0]_0 ;
  input [0:0]\cfg_res2_reg[0]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]active_lanes;
  wire \cfg_adjcnt_reg[0]_0 ;
  wire [0:0]\cfg_cs_reg[0]_0 ;
  wire [0:0]\cfg_res2_reg[0]_0 ;
  wire cfg_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__1_n_0 ;
  wire \cnt[1]_i_1__1_n_0 ;
  wire done;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire rst;
  wire started;
  wire support_lane_sync;

  FDRE \cfg_adjcnt_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[12]),
        .Q(init3[0]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[13]),
        .Q(init3[1]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[14]),
        .Q(init3[2]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[15]),
        .Q(init3[3]),
        .R(cfg_rst));
  FDRE cfg_adjdir_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[22]),
        .Q(init3[5]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[8]),
        .Q(init0[8]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[9]),
        .Q(init0[9]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[10]),
        .Q(init0[10]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[11]),
        .Q(init0[11]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[16]),
        .Q(init2[24]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[17]),
        .Q(init2[25]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[18]),
        .Q(init2[26]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[19]),
        .Q(init2[27]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[20]),
        .Q(init2[28]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[30]),
        .Q(init1[18]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[31]),
        .Q(init1[19]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[0]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[1]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[2]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[3]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[4]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[5] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[5]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[6] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[6]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[7] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[7]),
        .R(cfg_rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \cfg_f[7]_i_1__1 
       (.I0(active_lanes),
        .I1(rst),
        .I2(support_lane_sync),
        .O(cfg_rst));
  FDRE \cfg_f_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[23]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[24]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[25]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[26]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[27]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[28]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[29]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[30]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[8]),
        .Q(init2[16]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[9]),
        .Q(init2[17]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[10]),
        .Q(init2[18]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[11]),
        .Q(init2[19]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[12]),
        .Q(init2[20]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[13]),
        .Q(init2[21]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[14]),
        .Q(init2[22]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[15]),
        .Q(init2[23]),
        .R(cfg_rst));
  FDRE cfg_hd_reg
       (.C(clk),
        .CE(E),
        .D(Q[23]),
        .Q(init1[30]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[13]),
        .Q(init3[6]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[14]),
        .Q(init3[7]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[15]),
        .Q(init3[8]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[8]),
        .Q(init1[0]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[9]),
        .Q(init1[1]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[10]),
        .Q(init1[2]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[11]),
        .Q(init1[3]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[12]),
        .Q(init1[4]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[24]),
        .Q(init0[17]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[25]),
        .Q(init0[18]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[26]),
        .Q(init0[19]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[27]),
        .Q(init0[20]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[28]),
        .Q(init0[21]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[16]),
        .Q(init0[12]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[17]),
        .Q(init0[13]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[18]),
        .Q(init0[14]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[19]),
        .Q(init0[15]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[20]),
        .Q(init0[16]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[16]),
        .Q(init1[5]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[17]),
        .Q(init1[6]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[18]),
        .Q(init1[7]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[19]),
        .Q(init1[8]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[20]),
        .Q(init1[9]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[21]),
        .Q(init1[10]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[22]),
        .Q(init1[11]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[23]),
        .Q(init1[12]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[24]),
        .Q(init1[13]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[25]),
        .Q(init1[14]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[26]),
        .Q(init1[15]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[27]),
        .Q(init1[16]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[28]),
        .Q(init1[17]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(init1[20]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(init1[21]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(init1[22]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(init1[23]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(init1[24]),
        .R(cfg_rst));
  FDRE cfg_phadj_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[21]),
        .Q(init3[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[24]),
        .Q(init2[0]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[25]),
        .Q(init2[1]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[26]),
        .Q(init2[2]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[27]),
        .Q(init2[3]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[28]),
        .Q(init2[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[29]),
        .Q(init2[5]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[30]),
        .Q(init2[6]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[31]),
        .Q(init2[7]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[0]),
        .Q(init2[8]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[1]),
        .Q(init2[9]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[2]),
        .Q(init2[10]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[3]),
        .Q(init2[11]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[4]),
        .Q(init2[12]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[5]),
        .Q(init2[13]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[6]),
        .Q(init2[14]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[7]),
        .Q(init2[15]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(init1[25]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(init1[26]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[10]),
        .Q(init1[27]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[11]),
        .Q(init1[28]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[12]),
        .Q(init1[29]),
        .R(cfg_rst));
  FDRE cfg_scr_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[31]),
        .Q(init0[22]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(init3[9]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(init3[10]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(init3[11]),
        .R(cfg_rst));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cnt[0]_i_1__1 
       (.I0(cnt[0]),
        .I1(started),
        .I2(done),
        .O(\cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \cnt[1]_i_1__1 
       (.I0(cnt[1]),
        .I1(cnt[0]),
        .I2(started),
        .I3(done),
        .O(\cnt[1]_i_1__1_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__1_n_0 ),
        .Q(cnt[0]),
        .R(1'b0));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__1_n_0 ),
        .Q(cnt[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_cfg_info_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_77
   (init0,
    init3,
    init1,
    cnt,
    init2,
    \cfg_adjcnt_reg[0]_0 ,
    Q,
    clk,
    E,
    active_lanes,
    rst,
    support_lane_sync,
    started,
    done,
    \cfg_cs_reg[0]_0 ,
    \cfg_res2_reg[0]_0 );
  output [30:0]init0;
  output [11:0]init3;
  output [30:0]init1;
  output [1:0]cnt;
  output [28:0]init2;
  input \cfg_adjcnt_reg[0]_0 ;
  input [31:0]Q;
  input clk;
  input [0:0]E;
  input [0:0]active_lanes;
  input rst;
  input support_lane_sync;
  input started;
  input done;
  input [0:0]\cfg_cs_reg[0]_0 ;
  input [0:0]\cfg_res2_reg[0]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]active_lanes;
  wire \cfg_adjcnt_reg[0]_0 ;
  wire [0:0]\cfg_cs_reg[0]_0 ;
  wire [0:0]\cfg_res2_reg[0]_0 ;
  wire cfg_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__0_n_0 ;
  wire \cnt[1]_i_1__0_n_0 ;
  wire done;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire rst;
  wire started;
  wire support_lane_sync;

  FDRE \cfg_adjcnt_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[12]),
        .Q(init3[0]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[13]),
        .Q(init3[1]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[14]),
        .Q(init3[2]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[15]),
        .Q(init3[3]),
        .R(cfg_rst));
  FDRE cfg_adjdir_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[22]),
        .Q(init3[5]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[8]),
        .Q(init0[8]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[9]),
        .Q(init0[9]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[10]),
        .Q(init0[10]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[11]),
        .Q(init0[11]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[16]),
        .Q(init2[24]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[17]),
        .Q(init2[25]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[18]),
        .Q(init2[26]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[19]),
        .Q(init2[27]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[20]),
        .Q(init2[28]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[30]),
        .Q(init1[18]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[31]),
        .Q(init1[19]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[0]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[1]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[2]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[3]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[4]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[5] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[5]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[6] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[6]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[7] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[7]),
        .R(cfg_rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \cfg_f[7]_i_1__0 
       (.I0(active_lanes),
        .I1(rst),
        .I2(support_lane_sync),
        .O(cfg_rst));
  FDRE \cfg_f_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[23]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[24]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[25]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[26]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[27]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[28]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[29]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[30]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[8]),
        .Q(init2[16]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[9]),
        .Q(init2[17]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[10]),
        .Q(init2[18]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[11]),
        .Q(init2[19]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[12]),
        .Q(init2[20]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[13]),
        .Q(init2[21]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[14]),
        .Q(init2[22]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[15]),
        .Q(init2[23]),
        .R(cfg_rst));
  FDRE cfg_hd_reg
       (.C(clk),
        .CE(E),
        .D(Q[23]),
        .Q(init1[30]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[13]),
        .Q(init3[6]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[14]),
        .Q(init3[7]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[15]),
        .Q(init3[8]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[8]),
        .Q(init1[0]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[9]),
        .Q(init1[1]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[10]),
        .Q(init1[2]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[11]),
        .Q(init1[3]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[12]),
        .Q(init1[4]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[24]),
        .Q(init0[17]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[25]),
        .Q(init0[18]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[26]),
        .Q(init0[19]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[27]),
        .Q(init0[20]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[28]),
        .Q(init0[21]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[16]),
        .Q(init0[12]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[17]),
        .Q(init0[13]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[18]),
        .Q(init0[14]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[19]),
        .Q(init0[15]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[20]),
        .Q(init0[16]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[16]),
        .Q(init1[5]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[17]),
        .Q(init1[6]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[18]),
        .Q(init1[7]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[19]),
        .Q(init1[8]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[20]),
        .Q(init1[9]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[21]),
        .Q(init1[10]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[22]),
        .Q(init1[11]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[23]),
        .Q(init1[12]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[24]),
        .Q(init1[13]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[25]),
        .Q(init1[14]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[26]),
        .Q(init1[15]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[27]),
        .Q(init1[16]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[28]),
        .Q(init1[17]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(init1[20]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(init1[21]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(init1[22]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(init1[23]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(init1[24]),
        .R(cfg_rst));
  FDRE cfg_phadj_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[21]),
        .Q(init3[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[24]),
        .Q(init2[0]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[25]),
        .Q(init2[1]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[26]),
        .Q(init2[2]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[27]),
        .Q(init2[3]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[28]),
        .Q(init2[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[29]),
        .Q(init2[5]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[30]),
        .Q(init2[6]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[31]),
        .Q(init2[7]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[0]),
        .Q(init2[8]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[1]),
        .Q(init2[9]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[2]),
        .Q(init2[10]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[3]),
        .Q(init2[11]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[4]),
        .Q(init2[12]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[5]),
        .Q(init2[13]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[6]),
        .Q(init2[14]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[7]),
        .Q(init2[15]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(init1[25]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(init1[26]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[10]),
        .Q(init1[27]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[11]),
        .Q(init1[28]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[12]),
        .Q(init1[29]),
        .R(cfg_rst));
  FDRE cfg_scr_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[31]),
        .Q(init0[22]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(init3[9]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(init3[10]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(init3[11]),
        .R(cfg_rst));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cnt[0]_i_1__0 
       (.I0(cnt[0]),
        .I1(started),
        .I2(done),
        .O(\cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \cnt[1]_i_1__0 
       (.I0(cnt[1]),
        .I1(cnt[0]),
        .I2(started),
        .I3(done),
        .O(\cnt[1]_i_1__0_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__0_n_0 ),
        .Q(cnt[0]),
        .R(1'b0));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__0_n_0 ),
        .Q(cnt[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_cfg_info_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_89
   (init0,
    init3,
    init1,
    cnt,
    init2,
    \cfg_adjcnt_reg[0]_0 ,
    Q,
    clk,
    E,
    active_lanes,
    rst,
    support_lane_sync,
    started,
    done,
    \cfg_cs_reg[0]_0 ,
    \cfg_res2_reg[0]_0 );
  output [30:0]init0;
  output [11:0]init3;
  output [30:0]init1;
  output [1:0]cnt;
  output [28:0]init2;
  input \cfg_adjcnt_reg[0]_0 ;
  input [31:0]Q;
  input clk;
  input [0:0]E;
  input [0:0]active_lanes;
  input rst;
  input support_lane_sync;
  input started;
  input done;
  input [0:0]\cfg_cs_reg[0]_0 ;
  input [0:0]\cfg_res2_reg[0]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]active_lanes;
  wire \cfg_adjcnt_reg[0]_0 ;
  wire [0:0]\cfg_cs_reg[0]_0 ;
  wire [0:0]\cfg_res2_reg[0]_0 ;
  wire cfg_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire done;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire rst;
  wire started;
  wire support_lane_sync;

  FDRE \cfg_adjcnt_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[12]),
        .Q(init3[0]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[13]),
        .Q(init3[1]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[14]),
        .Q(init3[2]),
        .R(cfg_rst));
  FDRE \cfg_adjcnt_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[15]),
        .Q(init3[3]),
        .R(cfg_rst));
  FDRE cfg_adjdir_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[22]),
        .Q(init3[5]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[8]),
        .Q(init0[8]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[9]),
        .Q(init0[9]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[10]),
        .Q(init0[10]),
        .R(cfg_rst));
  FDRE \cfg_bid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[11]),
        .Q(init0[11]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[16]),
        .Q(init2[24]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[17]),
        .Q(init2[25]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[18]),
        .Q(init2[26]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[19]),
        .Q(init2[27]),
        .R(cfg_rst));
  FDRE \cfg_cf_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[20]),
        .Q(init2[28]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[30]),
        .Q(init1[18]),
        .R(cfg_rst));
  FDRE \cfg_cs_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[31]),
        .Q(init1[19]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[0]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[1]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[2]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[3]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[4]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[5] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[5]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[6] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[6]),
        .R(cfg_rst));
  FDRE \cfg_did_reg[7] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[7]),
        .R(cfg_rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \cfg_f[7]_i_1 
       (.I0(active_lanes),
        .I1(rst),
        .I2(support_lane_sync),
        .O(cfg_rst));
  FDRE \cfg_f_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[0]),
        .Q(init0[23]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[1]),
        .Q(init0[24]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[2]),
        .Q(init0[25]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[3]),
        .Q(init0[26]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[4]),
        .Q(init0[27]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[5]),
        .Q(init0[28]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[6]),
        .Q(init0[29]),
        .R(cfg_rst));
  FDRE \cfg_f_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[7]),
        .Q(init0[30]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[8]),
        .Q(init2[16]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[9]),
        .Q(init2[17]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[10]),
        .Q(init2[18]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[11]),
        .Q(init2[19]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[12]),
        .Q(init2[20]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[13]),
        .Q(init2[21]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[14]),
        .Q(init2[22]),
        .R(cfg_rst));
  FDRE \cfg_fchk_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[15]),
        .Q(init2[23]),
        .R(cfg_rst));
  FDRE cfg_hd_reg
       (.C(clk),
        .CE(E),
        .D(Q[23]),
        .Q(init1[30]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[13]),
        .Q(init3[6]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[14]),
        .Q(init3[7]),
        .R(cfg_rst));
  FDRE \cfg_jesdv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[15]),
        .Q(init3[8]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[8]),
        .Q(init1[0]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[9]),
        .Q(init1[1]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[10]),
        .Q(init1[2]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[11]),
        .Q(init1[3]),
        .R(cfg_rst));
  FDRE \cfg_k_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[12]),
        .Q(init1[4]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[24]),
        .Q(init0[17]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[25]),
        .Q(init0[18]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[26]),
        .Q(init0[19]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[27]),
        .Q(init0[20]),
        .R(cfg_rst));
  FDRE \cfg_l_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[28]),
        .Q(init0[21]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[0] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[16]),
        .Q(init0[12]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[1] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[17]),
        .Q(init0[13]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[2] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[18]),
        .Q(init0[14]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[3] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[19]),
        .Q(init0[15]),
        .R(cfg_rst));
  FDRE \cfg_lid_reg[4] 
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[20]),
        .Q(init0[16]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[16]),
        .Q(init1[5]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[17]),
        .Q(init1[6]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[18]),
        .Q(init1[7]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[19]),
        .Q(init1[8]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[20]),
        .Q(init1[9]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[5] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[21]),
        .Q(init1[10]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[6] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[22]),
        .Q(init1[11]),
        .R(cfg_rst));
  FDRE \cfg_m_reg[7] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[23]),
        .Q(init1[12]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[0] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[24]),
        .Q(init1[13]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[1] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[25]),
        .Q(init1[14]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[2] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[26]),
        .Q(init1[15]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[3] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[27]),
        .Q(init1[16]),
        .R(cfg_rst));
  FDRE \cfg_n_reg[4] 
       (.C(clk),
        .CE(\cfg_cs_reg[0]_0 ),
        .D(Q[28]),
        .Q(init1[17]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(init1[20]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(init1[21]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(init1[22]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(init1[23]),
        .R(cfg_rst));
  FDRE \cfg_np_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(init1[24]),
        .R(cfg_rst));
  FDRE cfg_phadj_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[21]),
        .Q(init3[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[24]),
        .Q(init2[0]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[25]),
        .Q(init2[1]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[26]),
        .Q(init2[2]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[27]),
        .Q(init2[3]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[28]),
        .Q(init2[4]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[29]),
        .Q(init2[5]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[30]),
        .Q(init2[6]),
        .R(cfg_rst));
  FDRE \cfg_res1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[31]),
        .Q(init2[7]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[0] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[0]),
        .Q(init2[8]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[1] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[1]),
        .Q(init2[9]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[2] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[2]),
        .Q(init2[10]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[3] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[3]),
        .Q(init2[11]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[4] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[4]),
        .Q(init2[12]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[5] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[5]),
        .Q(init2[13]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[6] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[6]),
        .Q(init2[14]),
        .R(cfg_rst));
  FDRE \cfg_res2_reg[7] 
       (.C(clk),
        .CE(\cfg_res2_reg[0]_0 ),
        .D(Q[7]),
        .Q(init2[15]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(init1[25]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(init1[26]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[10]),
        .Q(init1[27]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[11]),
        .Q(init1[28]),
        .R(cfg_rst));
  FDRE \cfg_s_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[12]),
        .Q(init1[29]),
        .R(cfg_rst));
  FDRE cfg_scr_reg
       (.C(clk),
        .CE(\cfg_adjcnt_reg[0]_0 ),
        .D(Q[31]),
        .Q(init0[22]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(init3[9]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(init3[10]),
        .R(cfg_rst));
  FDRE \cfg_subcv_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(init3[11]),
        .R(cfg_rst));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cnt[0]_i_1 
       (.I0(cnt[0]),
        .I1(started),
        .I2(done),
        .O(\cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \cnt[1]_i_1 
       (.I0(cnt[1]),
        .I1(cnt[0]),
        .I2(started),
        .I3(done),
        .O(\cnt[1]_i_1_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(cnt[0]),
        .R(1'b0));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(cnt[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_comma_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_comma_32
   (D,
    comma_data,
    \inv_ds_reg[3]_0 ,
    \inv_ds_reg[3]_1 ,
    \inv_ds_reg[3]_2 ,
    \shift_r_reg[0] ,
    p_0_in__1,
    started_data0,
    start_data__5,
    \is_k_ds_reg[3]_0 ,
    \is_k_ds_reg[2]_0 ,
    \is_q_ds_reg[2]_0 ,
    \is_q_ds_reg[3]_0 ,
    \is_q_ds_reg[1]_0 ,
    \is_q_ds_reg[2]_1 ,
    \is_r_ds_reg[2]_0 ,
    \is_r_ds_reg[3]_0 ,
    \is_a_ds_reg[2]_0 ,
    \is_a_ds_reg[3]_0 ,
    \data_d1_reg[7] ,
    \char_d1_reg[0] ,
    \is_a_ds_reg[3]_1 ,
    \is_r_ds_reg[3]_1 ,
    \is_k_ds_reg[2]_1 ,
    started_ila0,
    start_ila__1,
    \FSM_sequential_state_reg[3] ,
    \is_q_ds_reg[0]_0 ,
    \data_d1_reg[10] ,
    \data_d1_reg[26] ,
    \data_d1_reg[18] ,
    \data_d1_reg[20] ,
    \data_d1_reg[28] ,
    \data_us_r_reg[23]_0 ,
    sta_ds_reg_0,
    sta_ds_reg_1,
    started_data_reg,
    \is_k_ds_reg[2]_2 ,
    \shift_r_reg[0]_0 ,
    buf_rst_reg,
    \is_q_ds_reg[0]_1 ,
    SR,
    clk,
    \inv_ds_reg[3]_3 ,
    Q,
    \FSM_sequential_state_reg[0] ,
    \err_ds_reg[0] ,
    shift_mux__1,
    \inv_ds_reg[2]_0 ,
    \inv_ds_reg[2]_1 ,
    p_0_in,
    \offs_out_reg[0] ,
    support_lane_sync,
    alig_deb_data,
    started_data_reg_0,
    \offs_out_reg[1] ,
    \offs_out_reg[1]_0 ,
    \is_k_ds_reg[3]_1 ,
    comma_is_q,
    comma_is_r__0,
    \is_r_reg[1] ,
    comma_is_a__0,
    \is_a_reg[1] ,
    \alig_ds_reg[1] ,
    \alig_ds_reg[1]_0 ,
    buf_rst,
    \shift_reg[1] ,
    alig_deb_ila,
    \is_a_ds_reg[1]_0 ,
    \is_a_ds_reg[3]_2 ,
    \is_a_ds_reg[2]_1 ,
    \err_ds_reg[2] ,
    \is_r_ds_reg[1]_0 ,
    data_d,
    \shift_reg[0] ,
    \shift_reg[1]_0 ,
    active_lanes,
    lane_sta,
    lane_k4,
    \is_f_ds_reg[3]_0 ,
    is_f_ds16_in,
    is_f_ds14_in,
    is_f_ds12_in,
    sta_ds_reg_2);
  output [0:0]D;
  output [23:0]comma_data;
  output [0:0]\inv_ds_reg[3]_0 ;
  output [1:0]\inv_ds_reg[3]_1 ;
  output [0:0]\inv_ds_reg[3]_2 ;
  output [0:0]\shift_r_reg[0] ;
  output [1:0]p_0_in__1;
  output started_data0;
  output start_data__5;
  output [0:0]\is_k_ds_reg[3]_0 ;
  output [1:0]\is_k_ds_reg[2]_0 ;
  output [1:0]\is_q_ds_reg[2]_0 ;
  output \is_q_ds_reg[3]_0 ;
  output \is_q_ds_reg[1]_0 ;
  output \is_q_ds_reg[2]_1 ;
  output [1:0]\is_r_ds_reg[2]_0 ;
  output [0:0]\is_r_ds_reg[3]_0 ;
  output [1:0]\is_a_ds_reg[2]_0 ;
  output [0:0]\is_a_ds_reg[3]_0 ;
  output [15:0]\data_d1_reg[7] ;
  output [1:0]\char_d1_reg[0] ;
  output [0:0]\is_a_ds_reg[3]_1 ;
  output [0:0]\is_r_ds_reg[3]_1 ;
  output \is_k_ds_reg[2]_1 ;
  output started_ila0;
  output start_ila__1;
  output [3:0]\FSM_sequential_state_reg[3] ;
  output [0:0]\is_q_ds_reg[0]_0 ;
  output \data_d1_reg[10] ;
  output \data_d1_reg[26] ;
  output \data_d1_reg[18] ;
  output \data_d1_reg[20] ;
  output \data_d1_reg[28] ;
  output [7:0]\data_us_r_reg[23]_0 ;
  output sta_ds_reg_0;
  output sta_ds_reg_1;
  output started_data_reg;
  output \is_k_ds_reg[2]_2 ;
  output \shift_r_reg[0]_0 ;
  output buf_rst_reg;
  output \is_q_ds_reg[0]_1 ;
  input [0:0]SR;
  input clk;
  input [0:0]\inv_ds_reg[3]_3 ;
  input [31:0]Q;
  input [3:0]\FSM_sequential_state_reg[0] ;
  input [0:0]\err_ds_reg[0] ;
  input [1:0]shift_mux__1;
  input [2:0]\inv_ds_reg[2]_0 ;
  input [2:0]\inv_ds_reg[2]_1 ;
  input [1:0]p_0_in;
  input \offs_out_reg[0] ;
  input support_lane_sync;
  input alig_deb_data;
  input started_data_reg_0;
  input \offs_out_reg[1] ;
  input \offs_out_reg[1]_0 ;
  input [3:0]\is_k_ds_reg[3]_1 ;
  input [1:0]comma_is_q;
  input [0:0]comma_is_r__0;
  input [0:0]\is_r_reg[1] ;
  input [0:0]comma_is_a__0;
  input [0:0]\is_a_reg[1] ;
  input [0:0]\alig_ds_reg[1] ;
  input [0:0]\alig_ds_reg[1]_0 ;
  input buf_rst;
  input \shift_reg[1] ;
  input alig_deb_ila;
  input \is_a_ds_reg[1]_0 ;
  input \is_a_ds_reg[3]_2 ;
  input \is_a_ds_reg[2]_1 ;
  input [2:0]\err_ds_reg[2] ;
  input \is_r_ds_reg[1]_0 ;
  input [7:0]data_d;
  input \shift_reg[0] ;
  input \shift_reg[1]_0 ;
  input [1:0]active_lanes;
  input [0:0]lane_sta;
  input [0:0]lane_k4;
  input [2:0]\is_f_ds_reg[3]_0 ;
  input is_f_ds16_in;
  input is_f_ds14_in;
  input is_f_ds12_in;
  input sta_ds_reg_2;

  wire [0:0]D;
  wire \FSM_sequential_state[0]_i_2__6_n_0 ;
  wire \FSM_sequential_state[0]_i_3__6_n_0 ;
  wire \FSM_sequential_state[0]_i_4__6_n_0 ;
  wire \FSM_sequential_state[0]_i_6__6_n_0 ;
  wire \FSM_sequential_state[0]_i_7__6_n_0 ;
  wire \FSM_sequential_state[1]_i_4__6_n_0 ;
  wire \FSM_sequential_state[1]_i_5__6_n_0 ;
  wire \FSM_sequential_state[1]_i_6__6_n_0 ;
  wire \FSM_sequential_state[1]_i_7__6_n_0 ;
  wire \FSM_sequential_state[2]_i_4__6_n_0 ;
  wire \FSM_sequential_state[2]_i_5__6_n_0 ;
  wire \FSM_sequential_state[2]_i_6__6_n_0 ;
  wire \FSM_sequential_state[2]_i_7__6_n_0 ;
  wire \FSM_sequential_state[3]_i_4__6_n_0 ;
  wire \FSM_sequential_state[3]_i_5__6_n_0 ;
  wire \FSM_sequential_state[3]_i_6__6_n_0 ;
  wire \FSM_sequential_state[3]_i_7__6_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_i_5__6_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2__6_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_3__6_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_2__6_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_3__6_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[3] ;
  wire \FSM_sequential_state_reg[3]_i_2__6_n_0 ;
  wire \FSM_sequential_state_reg[3]_i_3__6_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [1:0]active_lanes;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]\alig_ds_reg[1] ;
  wire [0:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\align_c/alig_ds019_out ;
  wire [0:0]\align_c/alig_ds021_out ;
  wire [0:0]\align_c/err_ds012_out ;
  wire [0:0]\align_c/err_ds04_out ;
  wire [0:0]\align_c/err_ds08_out ;
  wire [0:0]\align_c/shift ;
  wire \align_c/start_data117_out__1 ;
  wire \align_c/start_data14_out__2 ;
  wire \align_c/start_data16_out__2 ;
  wire \align_c/start_ila124_out__0 ;
  wire buf_rst;
  wire buf_rst_reg;
  wire [1:0]\char_d1_reg[0] ;
  wire clk;
  wire [23:0]comma_data;
  wire [3:0]comma_inv;
  wire [2:1]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [6:4]comma_is_e;
  wire [3:1]comma_is_f;
  wire [2:0]comma_is_k;
  wire [1:0]comma_is_q;
  wire [2:1]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire [7:0]data_d;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[20] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[28] ;
  wire [15:0]\data_d1_reg[7] ;
  wire [7:0]\data_us_r_reg[23]_0 ;
  wire [0:0]\err_ds_reg[0] ;
  wire [2:0]\err_ds_reg[2] ;
  wire [2:0]\inv_ds_reg[2]_0 ;
  wire [2:0]\inv_ds_reg[2]_1 ;
  wire [0:0]\inv_ds_reg[3]_0 ;
  wire [1:0]\inv_ds_reg[3]_1 ;
  wire [0:0]\inv_ds_reg[3]_2 ;
  wire [0:0]\inv_ds_reg[3]_3 ;
  wire is_a_ds110_in;
  wire is_a_ds111_in;
  wire is_a_ds112_in;
  wire \is_a_ds_reg[1]_0 ;
  wire [1:0]\is_a_ds_reg[2]_0 ;
  wire \is_a_ds_reg[2]_1 ;
  wire [0:0]\is_a_ds_reg[3]_0 ;
  wire [0:0]\is_a_ds_reg[3]_1 ;
  wire \is_a_ds_reg[3]_2 ;
  wire [0:0]\is_a_reg[1] ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [2:0]\is_f_ds_reg[3]_0 ;
  wire [1:0]\is_k_ds_reg[2]_0 ;
  wire \is_k_ds_reg[2]_1 ;
  wire \is_k_ds_reg[2]_2 ;
  wire [0:0]\is_k_ds_reg[3]_0 ;
  wire [3:0]\is_k_ds_reg[3]_1 ;
  wire is_q_ds17_in;
  wire is_q_ds18_in;
  wire is_q_ds19_in;
  wire [0:0]\is_q_ds_reg[0]_0 ;
  wire \is_q_ds_reg[0]_1 ;
  wire \is_q_ds_reg[1]_0 ;
  wire [1:0]\is_q_ds_reg[2]_0 ;
  wire \is_q_ds_reg[2]_1 ;
  wire \is_q_ds_reg[3]_0 ;
  wire is_r_ds113_in;
  wire is_r_ds114_in;
  wire is_r_ds115_in;
  wire \is_r_ds[1]_i_1__6_n_0 ;
  wire \is_r_ds[2]_i_1__6_n_0 ;
  wire \is_r_ds[3]_i_1__6_n_0 ;
  wire \is_r_ds_reg[1]_0 ;
  wire [1:0]\is_r_ds_reg[2]_0 ;
  wire [0:0]\is_r_ds_reg[3]_0 ;
  wire [0:0]\is_r_ds_reg[3]_1 ;
  wire [0:0]\is_r_reg[1] ;
  wire k4_ds_i_2__6_n_0;
  wire k4_ds_i_3__6_n_0;
  wire [0:0]lane_k4;
  wire [0:0]lane_sta;
  wire \offs_out_reg[0] ;
  wire \offs_out_reg[1] ;
  wire \offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [1:0]p_0_in__1;
  wire \shift[0]_i_2__6_n_0 ;
  wire \shift[0]_i_3__6_n_0 ;
  wire \shift[1]_i_2__6_n_0 ;
  wire [1:0]shift_mux__1;
  wire \shift_r[1]_i_2__6_n_0 ;
  wire [0:0]\shift_r_reg[0] ;
  wire \shift_r_reg[0]_0 ;
  wire \shift_reg[0] ;
  wire \shift_reg[1] ;
  wire \shift_reg[1]_0 ;
  wire sta_ds09_out;
  wire sta_ds0__6;
  wire sta_ds1;
  wire sta_ds_i_1__6_n_0;
  wire sta_ds_i_4__6_n_0;
  wire sta_ds_reg_0;
  wire sta_ds_reg_1;
  wire sta_ds_reg_2;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_i_3__6_n_0;
  wire started_data_i_6__6_n_0;
  wire started_data_reg;
  wire started_data_reg_0;
  wire started_ila0;
  wire support_lane_sync;
  wire val_ds_i_8__6_n_0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(\FSM_sequential_state[0]_i_2__6_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3__6_n_0 ),
        .I2(\FSM_sequential_state_reg[0] [3]),
        .I3(\FSM_sequential_state[0]_i_4__6_n_0 ),
        .I4(\FSM_sequential_state_reg[0] [2]),
        .I5(\FSM_sequential_state_reg[0]_i_5__6_n_0 ),
        .O(\FSM_sequential_state_reg[3] [0]));
  LUT5 #(
    .INIT(32'h00003037)) 
    \FSM_sequential_state[0]_i_2__6 
       (.I0(comma_inv[1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h002000F009BF90FF)) 
    \FSM_sequential_state[0]_i_3__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0104052FF)) 
    \FSM_sequential_state[0]_i_4__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(comma_inv[3]),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h2E002E00AFFFAF00)) 
    \FSM_sequential_state[0]_i_6__6 
       (.I0(comma_inv[3]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(D),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h0404174F)) 
    \FSM_sequential_state[0]_i_7__6 
       (.I0(\FSM_sequential_state_reg[0] [0]),
        .I1(comma_inv[3]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h0006044206402CC0)) 
    \FSM_sequential_state[1]_i_4__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[3]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[1]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h0008000400044220)) 
    \FSM_sequential_state[1]_i_5__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h000E020002019640)) 
    \FSM_sequential_state[1]_i_6__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h00001446)) 
    \FSM_sequential_state[1]_i_7__6 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[1]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h0460420E466A2280)) 
    \FSM_sequential_state[2]_i_4__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[0]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[2]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h00040442044B4640)) 
    \FSM_sequential_state[2]_i_5__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[2]),
        .I4(comma_inv[3]),
        .I5(comma_inv[1]),
        .O(\FSM_sequential_state[2]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h000909992B1194F0)) 
    \FSM_sequential_state[2]_i_6__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[2]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h00002120)) 
    \FSM_sequential_state[2]_i_7__6 
       (.I0(comma_inv[1]),
        .I1(comma_inv[0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[2]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h04426008004A0460)) 
    \FSM_sequential_state[3]_i_4__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h0004044000060480)) 
    \FSM_sequential_state[3]_i_5__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h0020001E009B9D00)) 
    \FSM_sequential_state[3]_i_6__6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[3]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h00004016)) 
    \FSM_sequential_state[3]_i_7__6 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[3]_i_7__6_n_0 ));
  MUXF7 \FSM_sequential_state_reg[0]_i_5__6 
       (.I0(\FSM_sequential_state[0]_i_6__6_n_0 ),
        .I1(\FSM_sequential_state[0]_i_7__6_n_0 ),
        .O(\FSM_sequential_state_reg[0]_i_5__6_n_0 ),
        .S(\FSM_sequential_state_reg[0] [1]));
  MUXF8 \FSM_sequential_state_reg[1]_i_1__6 
       (.I0(\FSM_sequential_state_reg[1]_i_2__6_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_i_3__6_n_0 ),
        .O(\FSM_sequential_state_reg[3] [1]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[1]_i_2__6 
       (.I0(\FSM_sequential_state[1]_i_4__6_n_0 ),
        .I1(\FSM_sequential_state[1]_i_5__6_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_2__6_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[1]_i_3__6 
       (.I0(\FSM_sequential_state[1]_i_6__6_n_0 ),
        .I1(\FSM_sequential_state[1]_i_7__6_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_3__6_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[2]_i_1__6 
       (.I0(\FSM_sequential_state_reg[2]_i_2__6_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3__6_n_0 ),
        .O(\FSM_sequential_state_reg[3] [2]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[2]_i_2__6 
       (.I0(\FSM_sequential_state[2]_i_4__6_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__6_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_2__6_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[2]_i_3__6 
       (.I0(\FSM_sequential_state[2]_i_6__6_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__6_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_3__6_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[3]_i_1__6 
       (.I0(\FSM_sequential_state_reg[3]_i_2__6_n_0 ),
        .I1(\FSM_sequential_state_reg[3]_i_3__6_n_0 ),
        .O(\FSM_sequential_state_reg[3] [3]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[3]_i_2__6 
       (.I0(\FSM_sequential_state[3]_i_4__6_n_0 ),
        .I1(\FSM_sequential_state[3]_i_5__6_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_2__6_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[3]_i_3__6 
       (.I0(\FSM_sequential_state[3]_i_6__6_n_0 ),
        .I1(\FSM_sequential_state[3]_i_7__6_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_3__6_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[0]_i_1__6 
       (.I0(\is_a_ds_reg[3]_1 ),
        .I1(\alig_ds_reg[1] ),
        .I2(\align_c/alig_ds021_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/alig_ds019_out ),
        .O(\char_d1_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[0]_i_2__6 
       (.I0(comma_is_a[1]),
        .I1(comma_is_f[1]),
        .O(\align_c/alig_ds021_out ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[1]_i_1__6 
       (.I0(\alig_ds_reg[1] ),
        .I1(\alig_ds_reg[1]_0 ),
        .I2(\align_c/alig_ds019_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_1 ),
        .O(\char_d1_reg[0] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[1]_i_2__6 
       (.I0(comma_is_a[2]),
        .I1(comma_is_f[2]),
        .O(\align_c/alig_ds019_out ));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[2]_i_2__6 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_f[3]),
        .O(\is_a_ds_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__13 
       (.I0(comma_data[16]),
        .I1(Q[0]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[8]),
        .O(\data_d1_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__13 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(comma_data[10]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[18]),
        .O(\data_d1_reg[7] [10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__13 
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(comma_data[11]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[19]),
        .O(\data_d1_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__13 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(comma_data[12]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[20]),
        .O(\data_d1_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__13 
       (.I0(Q[5]),
        .I1(Q[13]),
        .I2(comma_data[13]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[21]),
        .O(\data_d1_reg[7] [13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__13 
       (.I0(Q[6]),
        .I1(Q[14]),
        .I2(comma_data[14]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[22]),
        .O(\data_d1_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__13 
       (.I0(Q[7]),
        .I1(Q[15]),
        .I2(comma_data[15]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[23]),
        .O(\data_d1_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__13 
       (.I0(comma_data[17]),
        .I1(Q[1]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[9]),
        .O(\data_d1_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__14 
       (.I0(comma_data[8]),
        .I1(comma_data[16]),
        .I2(data_d[0]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[0]),
        .O(\data_us_r_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__14 
       (.I0(comma_data[9]),
        .I1(comma_data[17]),
        .I2(data_d[1]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[1]),
        .O(\data_us_r_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__14 
       (.I0(comma_data[10]),
        .I1(comma_data[18]),
        .I2(data_d[2]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[2]),
        .O(\data_us_r_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__14 
       (.I0(comma_data[11]),
        .I1(comma_data[19]),
        .I2(data_d[3]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[3]),
        .O(\data_us_r_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__14 
       (.I0(comma_data[12]),
        .I1(comma_data[20]),
        .I2(data_d[4]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[4]),
        .O(\data_us_r_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__14 
       (.I0(comma_data[13]),
        .I1(comma_data[21]),
        .I2(data_d[5]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[5]),
        .O(\data_us_r_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__13 
       (.I0(comma_data[18]),
        .I1(Q[2]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[10]),
        .O(\data_d1_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__14 
       (.I0(comma_data[14]),
        .I1(comma_data[22]),
        .I2(data_d[6]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[6]),
        .O(\data_us_r_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_2__6 
       (.I0(comma_data[15]),
        .I1(comma_data[23]),
        .I2(data_d[7]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[7]),
        .O(\data_us_r_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__13 
       (.I0(comma_data[19]),
        .I1(Q[3]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[11]),
        .O(\data_d1_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__13 
       (.I0(comma_data[20]),
        .I1(Q[4]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[12]),
        .O(\data_d1_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__13 
       (.I0(comma_data[21]),
        .I1(Q[5]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[13]),
        .O(\data_d1_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__13 
       (.I0(comma_data[22]),
        .I1(Q[6]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[14]),
        .O(\data_d1_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__13 
       (.I0(comma_data[23]),
        .I1(Q[7]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[15]),
        .O(\data_d1_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__13 
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(comma_data[8]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[16]),
        .O(\data_d1_reg[7] [8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__13 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(comma_data[9]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[17]),
        .O(\data_d1_reg[7] [9]));
  FDRE \data_us_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(comma_data[2]),
        .R(1'b0));
  FDRE \data_us_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(comma_data[3]),
        .R(1'b0));
  FDRE \data_us_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(comma_data[4]),
        .R(1'b0));
  FDRE \data_us_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(comma_data[5]),
        .R(1'b0));
  FDRE \data_us_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(comma_data[6]),
        .R(1'b0));
  FDRE \data_us_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(comma_data[7]),
        .R(1'b0));
  FDRE \data_us_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(comma_data[8]),
        .R(1'b0));
  FDRE \data_us_r_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(comma_data[9]),
        .R(1'b0));
  FDRE \data_us_r_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(comma_data[10]),
        .R(1'b0));
  FDRE \data_us_r_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(comma_data[11]),
        .R(1'b0));
  FDRE \data_us_r_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(comma_data[12]),
        .R(1'b0));
  FDRE \data_us_r_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(comma_data[13]),
        .R(1'b0));
  FDRE \data_us_r_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(comma_data[14]),
        .R(1'b0));
  FDRE \data_us_r_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(comma_data[15]),
        .R(1'b0));
  FDRE \data_us_r_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(comma_data[16]),
        .R(1'b0));
  FDRE \data_us_r_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(comma_data[17]),
        .R(1'b0));
  FDRE \data_us_r_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(comma_data[18]),
        .R(1'b0));
  FDRE \data_us_r_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(comma_data[19]),
        .R(1'b0));
  FDRE \data_us_r_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(comma_data[20]),
        .R(1'b0));
  FDRE \data_us_r_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(comma_data[21]),
        .R(1'b0));
  FDRE \data_us_r_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(comma_data[22]),
        .R(1'b0));
  FDRE \data_us_r_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(comma_data[23]),
        .R(1'b0));
  FDRE \data_us_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(comma_data[0]),
        .R(1'b0));
  FDRE \data_us_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(comma_data[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[0]_i_1__6 
       (.I0(\align_c/err_ds04_out ),
        .I1(\err_ds_reg[0] ),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out ),
        .O(\inv_ds_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_2__6 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [0]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\align_c/err_ds04_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_4__6 
       (.I0(comma_inv[1]),
        .I1(comma_is_k[1]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[1]),
        .I4(comma_is_r[1]),
        .I5(\is_q_ds_reg[1]_0 ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_5__6 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\align_c/err_ds08_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_4__6 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [1]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\inv_ds_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_5__6 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [1]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[2]_i_4__6 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [2]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \err_ds[3]_i_10__6 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(comma_is_r[2]),
        .I3(comma_is_k[1]),
        .I4(comma_is_k[0]),
        .I5(comma_is_r[1]),
        .O(\is_k_ds_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h00707070)) 
    \err_ds[3]_i_11__6 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_k[2]),
        .I2(\shift_r[1]_i_2__6_n_0 ),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_r__0),
        .O(\is_r_ds_reg[3]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[0]_i_1__6 
       (.I0(\inv_ds_reg[2]_0 [0]),
        .I1(\inv_ds_reg[2]_1 [0]),
        .O(comma_is_e[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[1]_i_1__6 
       (.I0(\inv_ds_reg[2]_0 [1]),
        .I1(\inv_ds_reg[2]_1 [1]),
        .O(comma_is_e[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[2]_i_1__6 
       (.I0(\inv_ds_reg[2]_0 [2]),
        .I1(\inv_ds_reg[2]_1 [2]),
        .O(comma_is_e[6]));
  FDRE \inv_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[4]),
        .Q(comma_inv[0]),
        .R(1'b0));
  FDRE \inv_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[5]),
        .Q(comma_inv[1]),
        .R(1'b0));
  FDRE \inv_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[6]),
        .Q(comma_inv[2]),
        .R(1'b0));
  FDRE \inv_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\inv_ds_reg[3]_3 ),
        .Q(comma_inv[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[0]_i_1__6 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_a__0),
        .I2(comma_is_a[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[2]),
        .O(\is_a_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[1]_i_1__6 
       (.I0(comma_is_a__0),
        .I1(\is_a_reg[1] ),
        .I2(comma_is_a[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_0 ),
        .O(\is_a_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[1]_i_1__6 
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\is_a_ds_reg[1]_0 ),
        .O(is_a_ds110_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[2]_i_1__6 
       (.I0(Q[16]),
        .I1(Q[22]),
        .I2(Q[17]),
        .I3(Q[23]),
        .I4(\is_a_ds_reg[2]_1 ),
        .O(is_a_ds111_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[3]_i_1__6 
       (.I0(Q[24]),
        .I1(Q[30]),
        .I2(Q[25]),
        .I3(Q[31]),
        .I4(\is_a_ds_reg[3]_2 ),
        .O(is_a_ds112_in));
  FDRE \is_a_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds110_in),
        .Q(comma_is_a[1]),
        .R(\is_r_ds[1]_i_1__6_n_0 ));
  FDRE \is_a_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds111_in),
        .Q(comma_is_a[2]),
        .R(\is_r_ds[2]_i_1__6_n_0 ));
  FDRE \is_a_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds112_in),
        .Q(\is_a_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__6_n_0 ));
  FDRE \is_f_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds12_in),
        .Q(comma_is_f[1]),
        .R(\is_r_ds[1]_i_1__6_n_0 ));
  FDRE \is_f_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds14_in),
        .Q(comma_is_f[2]),
        .R(\is_r_ds[2]_i_1__6_n_0 ));
  FDRE \is_f_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds16_in),
        .Q(comma_is_f[3]),
        .R(\is_r_ds[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[0]_i_1__6 
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[2]),
        .O(\is_k_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[1]_i_1__6 
       (.I0(\is_k_ds_reg[3]_1 [0]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(comma_is_k[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(\is_k_ds_reg[2]_0 [1]));
  FDRE \is_k_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [0]),
        .Q(comma_is_k[0]),
        .R(1'b0));
  FDRE \is_k_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [1]),
        .Q(comma_is_k[1]),
        .R(1'b0));
  FDRE \is_k_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [2]),
        .Q(comma_is_k[2]),
        .R(1'b0));
  FDRE \is_k_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [3]),
        .Q(\is_k_ds_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[0]_i_1__6 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(comma_is_q[0]),
        .I2(\is_q_ds_reg[1]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\is_q_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[1]_i_1__6 
       (.I0(comma_is_q[0]),
        .I1(comma_is_q[1]),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\is_q_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[1]_i_1__6 
       (.I0(Q[13]),
        .I1(Q[8]),
        .I2(Q[14]),
        .I3(Q[9]),
        .I4(\data_d1_reg[10] ),
        .O(is_q_ds17_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[1]_i_2__6 
       (.I0(Q[10]),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\data_d1_reg[10] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[2]_i_1__6 
       (.I0(Q[21]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[17]),
        .I4(\data_d1_reg[18] ),
        .O(is_q_ds18_in));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[2]_i_2__6 
       (.I0(Q[18]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[19]),
        .O(\data_d1_reg[18] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[3]_i_1__6 
       (.I0(Q[29]),
        .I1(Q[24]),
        .I2(Q[30]),
        .I3(Q[25]),
        .I4(\data_d1_reg[26] ),
        .O(is_q_ds19_in));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[3]_i_2__6 
       (.I0(Q[26]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[27]),
        .O(\data_d1_reg[26] ));
  FDRE \is_q_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_q[0]),
        .Q(\is_q_ds_reg[0]_0 ),
        .R(1'b0));
  FDRE \is_q_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds17_in),
        .Q(\is_q_ds_reg[1]_0 ),
        .R(\is_r_ds[1]_i_1__6_n_0 ));
  FDRE \is_q_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds18_in),
        .Q(\is_q_ds_reg[2]_1 ),
        .R(\is_r_ds[2]_i_1__6_n_0 ));
  FDRE \is_q_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds19_in),
        .Q(\is_q_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[0]_i_1__6 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[2]),
        .O(\is_r_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[1]_i_1__6 
       (.I0(comma_is_r__0),
        .I1(\is_r_reg[1] ),
        .I2(comma_is_r[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_r_ds_reg[3]_0 ),
        .O(\is_r_ds_reg[2]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[1]_i_1__6 
       (.I0(\is_f_ds_reg[3]_0 [0]),
        .O(\is_r_ds[1]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[1]_i_2__6 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\is_r_ds_reg[1]_0 ),
        .O(is_r_ds113_in));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[2]_i_1__6 
       (.I0(\is_f_ds_reg[3]_0 [1]),
        .O(\is_r_ds[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[2]_i_2__6 
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(\data_d1_reg[20] ),
        .O(is_r_ds114_in));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[2]_i_3__6 
       (.I0(Q[20]),
        .I1(Q[16]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(\data_d1_reg[20] ));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[3]_i_1__6 
       (.I0(\is_f_ds_reg[3]_0 [2]),
        .O(\is_r_ds[3]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[3]_i_2__6 
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(\data_d1_reg[28] ),
        .O(is_r_ds115_in));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[3]_i_3__6 
       (.I0(Q[28]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\data_d1_reg[28] ));
  FDRE \is_r_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds113_in),
        .Q(comma_is_r[1]),
        .R(\is_r_ds[1]_i_1__6_n_0 ));
  FDRE \is_r_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds114_in),
        .Q(comma_is_r[2]),
        .R(\is_r_ds[2]_i_1__6_n_0 ));
  FDRE \is_r_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds115_in),
        .Q(\is_r_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAC8)) 
    k4_ds_i_2__6
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(comma_is_k[0]),
        .I4(k4_ds_i_3__6_n_0),
        .O(k4_ds_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h055555553FFFFFFF)) 
    k4_ds_i_3__6
       (.I0(comma_is_k[2]),
        .I1(\is_k_ds_reg[3]_1 [3]),
        .I2(\is_k_ds_reg[3]_1 [2]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(\is_k_ds_reg[3]_1 [1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(k4_ds_i_3__6_n_0));
  FDRE k4_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(k4_ds_i_2__6_n_0),
        .Q(D),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \offs_out[0]_i_1__6 
       (.I0(p_0_in__1[0]),
        .I1(p_0_in[0]),
        .O(\shift_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    offs_val_i_1__6
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    rdy_us_i_2__6
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(\shift_r[1]_i_2__6_n_0 ),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(start_ila__1));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    resync_trig_r_i_7
       (.I0(sta_ds_reg_1),
        .I1(active_lanes[1]),
        .I2(D),
        .I3(lane_sta),
        .I4(active_lanes[0]),
        .I5(lane_k4),
        .O(sta_ds_reg_0));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    \shift[0]_i_1__6 
       (.I0(\is_q_ds_reg[0]_0 ),
        .I1(\is_q_ds_reg[1]_0 ),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(\shift[0]_i_2__6_n_0 ),
        .I4(\shift[0]_i_3__6_n_0 ),
        .I5(\shift_reg[0] ),
        .O(\is_q_ds_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[0]_i_2__6 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(buf_rst),
        .O(\shift[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \shift[0]_i_3__6 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\is_q_ds_reg[1]_0 ),
        .I4(\is_q_ds_reg[0]_0 ),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\shift[0]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h4444454500000100)) 
    \shift[1]_i_1__6 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\shift[1]_i_2__6_n_0 ),
        .I4(\is_q_ds_reg[2]_1 ),
        .I5(\shift_reg[1]_0 ),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[1]_i_2__6 
       (.I0(\is_q_ds_reg[1]_0 ),
        .I1(\is_q_ds_reg[0]_0 ),
        .O(\shift[1]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_r[0]_i_1__6 
       (.I0(\align_c/shift ),
        .I1(started_ila0),
        .I2(p_0_in[0]),
        .O(\shift_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2A2A2A)) 
    \shift_r[0]_i_2__6 
       (.I0(sta_ds1),
        .I1(comma_is_k[1]),
        .I2(comma_is_r[2]),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .I5(\align_c/start_ila124_out__0 ),
        .O(\align_c/shift ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFFFFFFF)) 
    \shift_r[0]_i_3__6 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__6_n_0 ),
        .I3(comma_is_r__0),
        .I4(\is_k_ds_reg[3]_0 ),
        .I5(support_lane_sync),
        .O(started_ila0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[0]_i_4__6 
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .O(sta_ds1));
  LUT6 #(
    .INIT(64'h0077007000700070)) 
    \shift_r[1]_i_1__6 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__6_n_0 ),
        .I3(\align_c/start_ila124_out__0 ),
        .I4(support_lane_sync),
        .I5(p_0_in[1]),
        .O(\is_k_ds_reg[2]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shift_r[1]_i_2__6 
       (.I0(comma_is_k[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r[1]),
        .I3(comma_is_k[0]),
        .O(\shift_r[1]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[1]_i_3__6 
       (.I0(comma_is_r__0),
        .I1(\is_k_ds_reg[3]_0 ),
        .O(\align_c/start_ila124_out__0 ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    sta_ds_i_1__6
       (.I0(sta_ds0__6),
        .I1(support_lane_sync),
        .I2(sta_ds09_out),
        .I3(sta_ds_reg_2),
        .I4(sta_ds_reg_1),
        .O(sta_ds_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    sta_ds_i_2__6
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_r__0),
        .I4(sta_ds_i_4__6_n_0),
        .O(sta_ds0__6));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h3FFFBBFA)) 
    sta_ds_i_3__6
       (.I0(comma_is_k[0]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[2]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[1]),
        .O(sta_ds09_out));
  LUT4 #(
    .INIT(16'hF888)) 
    sta_ds_i_4__6
       (.I0(comma_is_r[2]),
        .I1(comma_is_k[1]),
        .I2(\is_r_ds_reg[3]_0 ),
        .I3(comma_is_k[2]),
        .O(sta_ds_i_4__6_n_0));
  FDRE sta_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(sta_ds_i_1__6_n_0),
        .Q(sta_ds_reg_1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hE)) 
    started_data_i_1__6
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    started_data_i_2__6
       (.I0(started_data_i_3__6_n_0),
        .I1(started_data_reg_0),
        .I2(support_lane_sync),
        .I3(\align_c/start_data16_out__2 ),
        .I4(started_data_i_6__6_n_0),
        .I5(\align_c/start_data14_out__2 ),
        .O(start_data__5));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h44F40000)) 
    started_data_i_3__6
       (.I0(comma_is_r__0),
        .I1(\is_a_ds_reg[3]_0 ),
        .I2(comma_is_a__0),
        .I3(\is_r_reg[1] ),
        .I4(alig_deb_ila),
        .O(started_data_i_3__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_5__6
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_k[0]),
        .I4(\is_k_ds_reg[3]_1 [0]),
        .O(\align_c/start_data16_out__2 ));
  LUT6 #(
    .INIT(64'h4C00400000000000)) 
    started_data_i_6__6
       (.I0(\is_k_ds_reg[3]_1 [2]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(comma_is_k[1]),
        .I5(comma_is_k[2]),
        .O(started_data_i_6__6_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_7__6
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_1 [2]),
        .I4(\is_k_ds_reg[3]_1 [3]),
        .O(\align_c/start_data14_out__2 ));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    val_ds_i_2__6
       (.I0(\offs_out_reg[1] ),
        .I1(\offs_out_reg[1]_0 ),
        .I2(support_lane_sync),
        .I3(\align_c/start_data14_out__2 ),
        .I4(started_data_i_6__6_n_0),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[1]));
  LUT6 #(
    .INIT(64'h101010101F1F1F10)) 
    val_ds_i_3__6
       (.I0(\align_c/start_data117_out__1 ),
        .I1(\offs_out_reg[0] ),
        .I2(support_lane_sync),
        .I3(val_ds_i_8__6_n_0),
        .I4(\align_c/start_data14_out__2 ),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h20)) 
    val_ds_i_6__6
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(alig_deb_ila),
        .O(\align_c/start_data117_out__1 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    val_ds_i_8__6
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(val_ds_i_8__6_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_comma_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_comma_32_19
   (D,
    comma_data,
    \inv_ds_reg[3]_0 ,
    \inv_ds_reg[3]_1 ,
    \inv_ds_reg[3]_2 ,
    \shift_r_reg[0] ,
    p_0_in__1,
    started_data0,
    start_data__5,
    \is_k_ds_reg[3]_0 ,
    \is_k_ds_reg[2]_0 ,
    \is_q_ds_reg[2]_0 ,
    \is_q_ds_reg[3]_0 ,
    \is_q_ds_reg[1]_0 ,
    \is_q_ds_reg[2]_1 ,
    \is_r_ds_reg[2]_0 ,
    \is_r_ds_reg[3]_0 ,
    \is_a_ds_reg[2]_0 ,
    \is_a_ds_reg[3]_0 ,
    \data_d1_reg[7] ,
    \char_d1_reg[0] ,
    \is_a_ds_reg[3]_1 ,
    \is_r_ds_reg[3]_1 ,
    \is_k_ds_reg[2]_1 ,
    started_ila0,
    start_ila__1,
    \FSM_sequential_state_reg[3] ,
    \is_q_ds_reg[0]_0 ,
    \data_d1_reg[10] ,
    \data_d1_reg[26] ,
    \data_d1_reg[18] ,
    \data_d1_reg[20] ,
    \data_d1_reg[28] ,
    \data_us_r_reg[23]_0 ,
    k4_ds_reg_0,
    started_data_reg,
    \is_k_ds_reg[2]_2 ,
    \shift_r_reg[0]_0 ,
    buf_rst_reg,
    \is_q_ds_reg[0]_1 ,
    sta_ds_reg_0,
    SR,
    clk,
    \inv_ds_reg[3]_3 ,
    Q,
    \FSM_sequential_state_reg[0] ,
    \err_ds_reg[0] ,
    shift_mux__1,
    \inv_ds_reg[2]_0 ,
    \inv_ds_reg[2]_1 ,
    p_0_in,
    \offs_out_reg[0] ,
    support_lane_sync,
    alig_deb_data,
    started_data_reg_0,
    \offs_out_reg[1] ,
    \offs_out_reg[1]_0 ,
    \is_k_ds_reg[3]_1 ,
    comma_is_q,
    comma_is_r__0,
    \is_r_reg[1] ,
    comma_is_a__0,
    \is_a_reg[1] ,
    \alig_ds_reg[1] ,
    \alig_ds_reg[1]_0 ,
    buf_rst,
    \shift_reg[1] ,
    alig_deb_ila,
    \is_a_ds_reg[1]_0 ,
    \is_a_ds_reg[3]_2 ,
    \is_a_ds_reg[2]_1 ,
    \err_ds_reg[2] ,
    \is_r_ds_reg[1]_0 ,
    data_d,
    \shift_reg[0] ,
    \shift_reg[1]_0 ,
    lane_k4,
    active_lanes,
    resync_trig_r_reg,
    \is_f_ds_reg[3]_0 ,
    is_f_ds16_in,
    is_f_ds14_in,
    is_f_ds12_in,
    sta_ds_reg_1);
  output [0:0]D;
  output [23:0]comma_data;
  output [0:0]\inv_ds_reg[3]_0 ;
  output [1:0]\inv_ds_reg[3]_1 ;
  output [0:0]\inv_ds_reg[3]_2 ;
  output [0:0]\shift_r_reg[0] ;
  output [1:0]p_0_in__1;
  output started_data0;
  output start_data__5;
  output [0:0]\is_k_ds_reg[3]_0 ;
  output [1:0]\is_k_ds_reg[2]_0 ;
  output [1:0]\is_q_ds_reg[2]_0 ;
  output \is_q_ds_reg[3]_0 ;
  output \is_q_ds_reg[1]_0 ;
  output \is_q_ds_reg[2]_1 ;
  output [1:0]\is_r_ds_reg[2]_0 ;
  output [0:0]\is_r_ds_reg[3]_0 ;
  output [1:0]\is_a_ds_reg[2]_0 ;
  output [0:0]\is_a_ds_reg[3]_0 ;
  output [15:0]\data_d1_reg[7] ;
  output [1:0]\char_d1_reg[0] ;
  output [0:0]\is_a_ds_reg[3]_1 ;
  output [0:0]\is_r_ds_reg[3]_1 ;
  output \is_k_ds_reg[2]_1 ;
  output started_ila0;
  output start_ila__1;
  output [3:0]\FSM_sequential_state_reg[3] ;
  output [0:0]\is_q_ds_reg[0]_0 ;
  output \data_d1_reg[10] ;
  output \data_d1_reg[26] ;
  output \data_d1_reg[18] ;
  output \data_d1_reg[20] ;
  output \data_d1_reg[28] ;
  output [7:0]\data_us_r_reg[23]_0 ;
  output k4_ds_reg_0;
  output started_data_reg;
  output \is_k_ds_reg[2]_2 ;
  output \shift_r_reg[0]_0 ;
  output buf_rst_reg;
  output \is_q_ds_reg[0]_1 ;
  output [0:0]sta_ds_reg_0;
  input [0:0]SR;
  input clk;
  input [0:0]\inv_ds_reg[3]_3 ;
  input [31:0]Q;
  input [3:0]\FSM_sequential_state_reg[0] ;
  input [0:0]\err_ds_reg[0] ;
  input [1:0]shift_mux__1;
  input [2:0]\inv_ds_reg[2]_0 ;
  input [2:0]\inv_ds_reg[2]_1 ;
  input [1:0]p_0_in;
  input \offs_out_reg[0] ;
  input support_lane_sync;
  input alig_deb_data;
  input started_data_reg_0;
  input \offs_out_reg[1] ;
  input \offs_out_reg[1]_0 ;
  input [3:0]\is_k_ds_reg[3]_1 ;
  input [1:0]comma_is_q;
  input [0:0]comma_is_r__0;
  input [0:0]\is_r_reg[1] ;
  input [0:0]comma_is_a__0;
  input [0:0]\is_a_reg[1] ;
  input [0:0]\alig_ds_reg[1] ;
  input [0:0]\alig_ds_reg[1]_0 ;
  input buf_rst;
  input \shift_reg[1] ;
  input alig_deb_ila;
  input \is_a_ds_reg[1]_0 ;
  input \is_a_ds_reg[3]_2 ;
  input \is_a_ds_reg[2]_1 ;
  input [2:0]\err_ds_reg[2] ;
  input \is_r_ds_reg[1]_0 ;
  input [7:0]data_d;
  input \shift_reg[0] ;
  input \shift_reg[1]_0 ;
  input [2:0]lane_k4;
  input [3:0]active_lanes;
  input resync_trig_r_reg;
  input [2:0]\is_f_ds_reg[3]_0 ;
  input is_f_ds16_in;
  input is_f_ds14_in;
  input is_f_ds12_in;
  input sta_ds_reg_1;

  wire [0:0]D;
  wire \FSM_sequential_state[0]_i_2__5_n_0 ;
  wire \FSM_sequential_state[0]_i_3__5_n_0 ;
  wire \FSM_sequential_state[0]_i_4__5_n_0 ;
  wire \FSM_sequential_state[0]_i_6__5_n_0 ;
  wire \FSM_sequential_state[0]_i_7__5_n_0 ;
  wire \FSM_sequential_state[1]_i_4__5_n_0 ;
  wire \FSM_sequential_state[1]_i_5__5_n_0 ;
  wire \FSM_sequential_state[1]_i_6__5_n_0 ;
  wire \FSM_sequential_state[1]_i_7__5_n_0 ;
  wire \FSM_sequential_state[2]_i_4__5_n_0 ;
  wire \FSM_sequential_state[2]_i_5__5_n_0 ;
  wire \FSM_sequential_state[2]_i_6__5_n_0 ;
  wire \FSM_sequential_state[2]_i_7__5_n_0 ;
  wire \FSM_sequential_state[3]_i_4__5_n_0 ;
  wire \FSM_sequential_state[3]_i_5__5_n_0 ;
  wire \FSM_sequential_state[3]_i_6__5_n_0 ;
  wire \FSM_sequential_state[3]_i_7__5_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_i_5__5_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2__5_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_3__5_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_2__5_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_3__5_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[3] ;
  wire \FSM_sequential_state_reg[3]_i_2__5_n_0 ;
  wire \FSM_sequential_state_reg[3]_i_3__5_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [3:0]active_lanes;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]\alig_ds_reg[1] ;
  wire [0:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\align_c/alig_ds019_out ;
  wire [0:0]\align_c/alig_ds021_out ;
  wire [0:0]\align_c/err_ds012_out ;
  wire [0:0]\align_c/err_ds04_out ;
  wire [0:0]\align_c/err_ds08_out ;
  wire [0:0]\align_c/shift ;
  wire \align_c/start_data117_out__1 ;
  wire \align_c/start_data14_out__2 ;
  wire \align_c/start_data16_out__2 ;
  wire \align_c/start_ila124_out__0 ;
  wire buf_rst;
  wire buf_rst_reg;
  wire [1:0]\char_d1_reg[0] ;
  wire clk;
  wire [23:0]comma_data;
  wire [3:0]comma_inv;
  wire [2:1]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [6:4]comma_is_e;
  wire [3:1]comma_is_f;
  wire [2:0]comma_is_k;
  wire [1:0]comma_is_q;
  wire [2:1]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire [7:0]data_d;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[20] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[28] ;
  wire [15:0]\data_d1_reg[7] ;
  wire [7:0]\data_us_r_reg[23]_0 ;
  wire [0:0]\err_ds_reg[0] ;
  wire [2:0]\err_ds_reg[2] ;
  wire [2:0]\inv_ds_reg[2]_0 ;
  wire [2:0]\inv_ds_reg[2]_1 ;
  wire [0:0]\inv_ds_reg[3]_0 ;
  wire [1:0]\inv_ds_reg[3]_1 ;
  wire [0:0]\inv_ds_reg[3]_2 ;
  wire [0:0]\inv_ds_reg[3]_3 ;
  wire is_a_ds110_in;
  wire is_a_ds111_in;
  wire is_a_ds112_in;
  wire \is_a_ds_reg[1]_0 ;
  wire [1:0]\is_a_ds_reg[2]_0 ;
  wire \is_a_ds_reg[2]_1 ;
  wire [0:0]\is_a_ds_reg[3]_0 ;
  wire [0:0]\is_a_ds_reg[3]_1 ;
  wire \is_a_ds_reg[3]_2 ;
  wire [0:0]\is_a_reg[1] ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [2:0]\is_f_ds_reg[3]_0 ;
  wire [1:0]\is_k_ds_reg[2]_0 ;
  wire \is_k_ds_reg[2]_1 ;
  wire \is_k_ds_reg[2]_2 ;
  wire [0:0]\is_k_ds_reg[3]_0 ;
  wire [3:0]\is_k_ds_reg[3]_1 ;
  wire is_q_ds17_in;
  wire is_q_ds18_in;
  wire is_q_ds19_in;
  wire [0:0]\is_q_ds_reg[0]_0 ;
  wire \is_q_ds_reg[0]_1 ;
  wire \is_q_ds_reg[1]_0 ;
  wire [1:0]\is_q_ds_reg[2]_0 ;
  wire \is_q_ds_reg[2]_1 ;
  wire \is_q_ds_reg[3]_0 ;
  wire is_r_ds113_in;
  wire is_r_ds114_in;
  wire is_r_ds115_in;
  wire \is_r_ds[1]_i_1__5_n_0 ;
  wire \is_r_ds[2]_i_1__5_n_0 ;
  wire \is_r_ds[3]_i_1__5_n_0 ;
  wire \is_r_ds_reg[1]_0 ;
  wire [1:0]\is_r_ds_reg[2]_0 ;
  wire [0:0]\is_r_ds_reg[3]_0 ;
  wire [0:0]\is_r_ds_reg[3]_1 ;
  wire [0:0]\is_r_reg[1] ;
  wire k4_ds_i_2__5_n_0;
  wire k4_ds_i_3__5_n_0;
  wire k4_ds_reg_0;
  wire [2:0]lane_k4;
  wire \offs_out_reg[0] ;
  wire \offs_out_reg[1] ;
  wire \offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [1:0]p_0_in__1;
  wire resync_trig_r_i_8_n_0;
  wire resync_trig_r_reg;
  wire \shift[0]_i_2__5_n_0 ;
  wire \shift[0]_i_3__5_n_0 ;
  wire \shift[1]_i_2__5_n_0 ;
  wire [1:0]shift_mux__1;
  wire \shift_r[1]_i_2__5_n_0 ;
  wire [0:0]\shift_r_reg[0] ;
  wire \shift_r_reg[0]_0 ;
  wire \shift_reg[0] ;
  wire \shift_reg[1] ;
  wire \shift_reg[1]_0 ;
  wire sta_ds09_out;
  wire sta_ds0__6;
  wire sta_ds1;
  wire sta_ds_i_1__5_n_0;
  wire sta_ds_i_4__5_n_0;
  wire [0:0]sta_ds_reg_0;
  wire sta_ds_reg_1;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_i_3__5_n_0;
  wire started_data_i_6__5_n_0;
  wire started_data_reg;
  wire started_data_reg_0;
  wire started_ila0;
  wire support_lane_sync;
  wire val_ds_i_8__5_n_0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(\FSM_sequential_state[0]_i_2__5_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3__5_n_0 ),
        .I2(\FSM_sequential_state_reg[0] [3]),
        .I3(\FSM_sequential_state[0]_i_4__5_n_0 ),
        .I4(\FSM_sequential_state_reg[0] [2]),
        .I5(\FSM_sequential_state_reg[0]_i_5__5_n_0 ),
        .O(\FSM_sequential_state_reg[3] [0]));
  LUT5 #(
    .INIT(32'h00003037)) 
    \FSM_sequential_state[0]_i_2__5 
       (.I0(comma_inv[1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h002000F009BF90FF)) 
    \FSM_sequential_state[0]_i_3__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0104052FF)) 
    \FSM_sequential_state[0]_i_4__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(comma_inv[3]),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h2E002E00AFFFAF00)) 
    \FSM_sequential_state[0]_i_6__5 
       (.I0(comma_inv[3]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(D),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h0404174F)) 
    \FSM_sequential_state[0]_i_7__5 
       (.I0(\FSM_sequential_state_reg[0] [0]),
        .I1(comma_inv[3]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h0006044206402CC0)) 
    \FSM_sequential_state[1]_i_4__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[3]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[1]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h0008000400044220)) 
    \FSM_sequential_state[1]_i_5__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h000E020002019640)) 
    \FSM_sequential_state[1]_i_6__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h00001446)) 
    \FSM_sequential_state[1]_i_7__5 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[1]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h0460420E466A2280)) 
    \FSM_sequential_state[2]_i_4__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[0]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[2]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h00040442044B4640)) 
    \FSM_sequential_state[2]_i_5__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[2]),
        .I4(comma_inv[3]),
        .I5(comma_inv[1]),
        .O(\FSM_sequential_state[2]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h000909992B1194F0)) 
    \FSM_sequential_state[2]_i_6__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[2]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h00002120)) 
    \FSM_sequential_state[2]_i_7__5 
       (.I0(comma_inv[1]),
        .I1(comma_inv[0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[2]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h04426008004A0460)) 
    \FSM_sequential_state[3]_i_4__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h0004044000060480)) 
    \FSM_sequential_state[3]_i_5__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h0020001E009B9D00)) 
    \FSM_sequential_state[3]_i_6__5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[3]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h00004016)) 
    \FSM_sequential_state[3]_i_7__5 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[3]_i_7__5_n_0 ));
  MUXF7 \FSM_sequential_state_reg[0]_i_5__5 
       (.I0(\FSM_sequential_state[0]_i_6__5_n_0 ),
        .I1(\FSM_sequential_state[0]_i_7__5_n_0 ),
        .O(\FSM_sequential_state_reg[0]_i_5__5_n_0 ),
        .S(\FSM_sequential_state_reg[0] [1]));
  MUXF8 \FSM_sequential_state_reg[1]_i_1__5 
       (.I0(\FSM_sequential_state_reg[1]_i_2__5_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_i_3__5_n_0 ),
        .O(\FSM_sequential_state_reg[3] [1]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[1]_i_2__5 
       (.I0(\FSM_sequential_state[1]_i_4__5_n_0 ),
        .I1(\FSM_sequential_state[1]_i_5__5_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_2__5_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[1]_i_3__5 
       (.I0(\FSM_sequential_state[1]_i_6__5_n_0 ),
        .I1(\FSM_sequential_state[1]_i_7__5_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_3__5_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[2]_i_1__5 
       (.I0(\FSM_sequential_state_reg[2]_i_2__5_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3__5_n_0 ),
        .O(\FSM_sequential_state_reg[3] [2]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[2]_i_2__5 
       (.I0(\FSM_sequential_state[2]_i_4__5_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__5_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_2__5_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[2]_i_3__5 
       (.I0(\FSM_sequential_state[2]_i_6__5_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__5_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_3__5_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[3]_i_1__5 
       (.I0(\FSM_sequential_state_reg[3]_i_2__5_n_0 ),
        .I1(\FSM_sequential_state_reg[3]_i_3__5_n_0 ),
        .O(\FSM_sequential_state_reg[3] [3]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[3]_i_2__5 
       (.I0(\FSM_sequential_state[3]_i_4__5_n_0 ),
        .I1(\FSM_sequential_state[3]_i_5__5_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_2__5_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[3]_i_3__5 
       (.I0(\FSM_sequential_state[3]_i_6__5_n_0 ),
        .I1(\FSM_sequential_state[3]_i_7__5_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_3__5_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[0]_i_1__5 
       (.I0(\is_a_ds_reg[3]_1 ),
        .I1(\alig_ds_reg[1] ),
        .I2(\align_c/alig_ds021_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/alig_ds019_out ),
        .O(\char_d1_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[0]_i_2__5 
       (.I0(comma_is_a[1]),
        .I1(comma_is_f[1]),
        .O(\align_c/alig_ds021_out ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[1]_i_1__5 
       (.I0(\alig_ds_reg[1] ),
        .I1(\alig_ds_reg[1]_0 ),
        .I2(\align_c/alig_ds019_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_1 ),
        .O(\char_d1_reg[0] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[1]_i_2__5 
       (.I0(comma_is_a[2]),
        .I1(comma_is_f[2]),
        .O(\align_c/alig_ds019_out ));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[2]_i_2__5 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_f[3]),
        .O(\is_a_ds_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__11 
       (.I0(comma_data[16]),
        .I1(Q[0]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[8]),
        .O(\data_d1_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__11 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(comma_data[10]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[18]),
        .O(\data_d1_reg[7] [10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__11 
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(comma_data[11]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[19]),
        .O(\data_d1_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__11 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(comma_data[12]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[20]),
        .O(\data_d1_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__11 
       (.I0(Q[5]),
        .I1(Q[13]),
        .I2(comma_data[13]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[21]),
        .O(\data_d1_reg[7] [13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__11 
       (.I0(Q[6]),
        .I1(Q[14]),
        .I2(comma_data[14]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[22]),
        .O(\data_d1_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__11 
       (.I0(Q[7]),
        .I1(Q[15]),
        .I2(comma_data[15]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[23]),
        .O(\data_d1_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__11 
       (.I0(comma_data[17]),
        .I1(Q[1]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[9]),
        .O(\data_d1_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__12 
       (.I0(comma_data[8]),
        .I1(comma_data[16]),
        .I2(data_d[0]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[0]),
        .O(\data_us_r_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__12 
       (.I0(comma_data[9]),
        .I1(comma_data[17]),
        .I2(data_d[1]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[1]),
        .O(\data_us_r_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__12 
       (.I0(comma_data[10]),
        .I1(comma_data[18]),
        .I2(data_d[2]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[2]),
        .O(\data_us_r_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__12 
       (.I0(comma_data[11]),
        .I1(comma_data[19]),
        .I2(data_d[3]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[3]),
        .O(\data_us_r_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__12 
       (.I0(comma_data[12]),
        .I1(comma_data[20]),
        .I2(data_d[4]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[4]),
        .O(\data_us_r_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__12 
       (.I0(comma_data[13]),
        .I1(comma_data[21]),
        .I2(data_d[5]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[5]),
        .O(\data_us_r_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__11 
       (.I0(comma_data[18]),
        .I1(Q[2]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[10]),
        .O(\data_d1_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__12 
       (.I0(comma_data[14]),
        .I1(comma_data[22]),
        .I2(data_d[6]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[6]),
        .O(\data_us_r_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_2__5 
       (.I0(comma_data[15]),
        .I1(comma_data[23]),
        .I2(data_d[7]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[7]),
        .O(\data_us_r_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__11 
       (.I0(comma_data[19]),
        .I1(Q[3]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[11]),
        .O(\data_d1_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__11 
       (.I0(comma_data[20]),
        .I1(Q[4]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[12]),
        .O(\data_d1_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__11 
       (.I0(comma_data[21]),
        .I1(Q[5]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[13]),
        .O(\data_d1_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__11 
       (.I0(comma_data[22]),
        .I1(Q[6]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[14]),
        .O(\data_d1_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__11 
       (.I0(comma_data[23]),
        .I1(Q[7]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[15]),
        .O(\data_d1_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__11 
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(comma_data[8]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[16]),
        .O(\data_d1_reg[7] [8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__11 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(comma_data[9]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[17]),
        .O(\data_d1_reg[7] [9]));
  FDRE \data_us_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(comma_data[2]),
        .R(1'b0));
  FDRE \data_us_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(comma_data[3]),
        .R(1'b0));
  FDRE \data_us_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(comma_data[4]),
        .R(1'b0));
  FDRE \data_us_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(comma_data[5]),
        .R(1'b0));
  FDRE \data_us_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(comma_data[6]),
        .R(1'b0));
  FDRE \data_us_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(comma_data[7]),
        .R(1'b0));
  FDRE \data_us_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(comma_data[8]),
        .R(1'b0));
  FDRE \data_us_r_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(comma_data[9]),
        .R(1'b0));
  FDRE \data_us_r_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(comma_data[10]),
        .R(1'b0));
  FDRE \data_us_r_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(comma_data[11]),
        .R(1'b0));
  FDRE \data_us_r_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(comma_data[12]),
        .R(1'b0));
  FDRE \data_us_r_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(comma_data[13]),
        .R(1'b0));
  FDRE \data_us_r_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(comma_data[14]),
        .R(1'b0));
  FDRE \data_us_r_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(comma_data[15]),
        .R(1'b0));
  FDRE \data_us_r_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(comma_data[16]),
        .R(1'b0));
  FDRE \data_us_r_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(comma_data[17]),
        .R(1'b0));
  FDRE \data_us_r_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(comma_data[18]),
        .R(1'b0));
  FDRE \data_us_r_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(comma_data[19]),
        .R(1'b0));
  FDRE \data_us_r_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(comma_data[20]),
        .R(1'b0));
  FDRE \data_us_r_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(comma_data[21]),
        .R(1'b0));
  FDRE \data_us_r_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(comma_data[22]),
        .R(1'b0));
  FDRE \data_us_r_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(comma_data[23]),
        .R(1'b0));
  FDRE \data_us_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(comma_data[0]),
        .R(1'b0));
  FDRE \data_us_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(comma_data[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[0]_i_1__5 
       (.I0(\align_c/err_ds04_out ),
        .I1(\err_ds_reg[0] ),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out ),
        .O(\inv_ds_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_2__5 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [0]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\align_c/err_ds04_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_4__5 
       (.I0(comma_inv[1]),
        .I1(comma_is_k[1]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[1]),
        .I4(comma_is_r[1]),
        .I5(\is_q_ds_reg[1]_0 ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_5__5 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\align_c/err_ds08_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_4__5 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [1]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\inv_ds_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_5__5 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [1]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[2]_i_4__5 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [2]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \err_ds[3]_i_10__5 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(comma_is_r[2]),
        .I3(comma_is_k[1]),
        .I4(comma_is_k[0]),
        .I5(comma_is_r[1]),
        .O(\is_k_ds_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00707070)) 
    \err_ds[3]_i_11__5 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_k[2]),
        .I2(\shift_r[1]_i_2__5_n_0 ),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_r__0),
        .O(\is_r_ds_reg[3]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[0]_i_1__5 
       (.I0(\inv_ds_reg[2]_0 [0]),
        .I1(\inv_ds_reg[2]_1 [0]),
        .O(comma_is_e[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[1]_i_1__5 
       (.I0(\inv_ds_reg[2]_0 [1]),
        .I1(\inv_ds_reg[2]_1 [1]),
        .O(comma_is_e[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[2]_i_1__5 
       (.I0(\inv_ds_reg[2]_0 [2]),
        .I1(\inv_ds_reg[2]_1 [2]),
        .O(comma_is_e[6]));
  FDRE \inv_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[4]),
        .Q(comma_inv[0]),
        .R(1'b0));
  FDRE \inv_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[5]),
        .Q(comma_inv[1]),
        .R(1'b0));
  FDRE \inv_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[6]),
        .Q(comma_inv[2]),
        .R(1'b0));
  FDRE \inv_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\inv_ds_reg[3]_3 ),
        .Q(comma_inv[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[0]_i_1__5 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_a__0),
        .I2(comma_is_a[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[2]),
        .O(\is_a_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[1]_i_1__5 
       (.I0(comma_is_a__0),
        .I1(\is_a_reg[1] ),
        .I2(comma_is_a[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_0 ),
        .O(\is_a_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[1]_i_1__5 
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\is_a_ds_reg[1]_0 ),
        .O(is_a_ds110_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[2]_i_1__5 
       (.I0(Q[16]),
        .I1(Q[22]),
        .I2(Q[17]),
        .I3(Q[23]),
        .I4(\is_a_ds_reg[2]_1 ),
        .O(is_a_ds111_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[3]_i_1__5 
       (.I0(Q[24]),
        .I1(Q[30]),
        .I2(Q[25]),
        .I3(Q[31]),
        .I4(\is_a_ds_reg[3]_2 ),
        .O(is_a_ds112_in));
  FDRE \is_a_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds110_in),
        .Q(comma_is_a[1]),
        .R(\is_r_ds[1]_i_1__5_n_0 ));
  FDRE \is_a_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds111_in),
        .Q(comma_is_a[2]),
        .R(\is_r_ds[2]_i_1__5_n_0 ));
  FDRE \is_a_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds112_in),
        .Q(\is_a_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__5_n_0 ));
  FDRE \is_f_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds12_in),
        .Q(comma_is_f[1]),
        .R(\is_r_ds[1]_i_1__5_n_0 ));
  FDRE \is_f_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds14_in),
        .Q(comma_is_f[2]),
        .R(\is_r_ds[2]_i_1__5_n_0 ));
  FDRE \is_f_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds16_in),
        .Q(comma_is_f[3]),
        .R(\is_r_ds[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[0]_i_1__5 
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[2]),
        .O(\is_k_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[1]_i_1__5 
       (.I0(\is_k_ds_reg[3]_1 [0]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(comma_is_k[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(\is_k_ds_reg[2]_0 [1]));
  FDRE \is_k_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [0]),
        .Q(comma_is_k[0]),
        .R(1'b0));
  FDRE \is_k_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [1]),
        .Q(comma_is_k[1]),
        .R(1'b0));
  FDRE \is_k_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [2]),
        .Q(comma_is_k[2]),
        .R(1'b0));
  FDRE \is_k_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [3]),
        .Q(\is_k_ds_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[0]_i_1__5 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(comma_is_q[0]),
        .I2(\is_q_ds_reg[1]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\is_q_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[1]_i_1__5 
       (.I0(comma_is_q[0]),
        .I1(comma_is_q[1]),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\is_q_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[1]_i_1__5 
       (.I0(Q[13]),
        .I1(Q[8]),
        .I2(Q[14]),
        .I3(Q[9]),
        .I4(\data_d1_reg[10] ),
        .O(is_q_ds17_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[1]_i_2__5 
       (.I0(Q[10]),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\data_d1_reg[10] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[2]_i_1__5 
       (.I0(Q[21]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[17]),
        .I4(\data_d1_reg[18] ),
        .O(is_q_ds18_in));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[2]_i_2__5 
       (.I0(Q[18]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[19]),
        .O(\data_d1_reg[18] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[3]_i_1__5 
       (.I0(Q[29]),
        .I1(Q[24]),
        .I2(Q[30]),
        .I3(Q[25]),
        .I4(\data_d1_reg[26] ),
        .O(is_q_ds19_in));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[3]_i_2__5 
       (.I0(Q[26]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[27]),
        .O(\data_d1_reg[26] ));
  FDRE \is_q_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_q[0]),
        .Q(\is_q_ds_reg[0]_0 ),
        .R(1'b0));
  FDRE \is_q_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds17_in),
        .Q(\is_q_ds_reg[1]_0 ),
        .R(\is_r_ds[1]_i_1__5_n_0 ));
  FDRE \is_q_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds18_in),
        .Q(\is_q_ds_reg[2]_1 ),
        .R(\is_r_ds[2]_i_1__5_n_0 ));
  FDRE \is_q_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds19_in),
        .Q(\is_q_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[0]_i_1__5 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[2]),
        .O(\is_r_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[1]_i_1__5 
       (.I0(comma_is_r__0),
        .I1(\is_r_reg[1] ),
        .I2(comma_is_r[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_r_ds_reg[3]_0 ),
        .O(\is_r_ds_reg[2]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[1]_i_1__5 
       (.I0(\is_f_ds_reg[3]_0 [0]),
        .O(\is_r_ds[1]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[1]_i_2__5 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\is_r_ds_reg[1]_0 ),
        .O(is_r_ds113_in));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[2]_i_1__5 
       (.I0(\is_f_ds_reg[3]_0 [1]),
        .O(\is_r_ds[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[2]_i_2__5 
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(\data_d1_reg[20] ),
        .O(is_r_ds114_in));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[2]_i_3__5 
       (.I0(Q[20]),
        .I1(Q[16]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(\data_d1_reg[20] ));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[3]_i_1__5 
       (.I0(\is_f_ds_reg[3]_0 [2]),
        .O(\is_r_ds[3]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[3]_i_2__5 
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(\data_d1_reg[28] ),
        .O(is_r_ds115_in));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[3]_i_3__5 
       (.I0(Q[28]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\data_d1_reg[28] ));
  FDRE \is_r_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds113_in),
        .Q(comma_is_r[1]),
        .R(\is_r_ds[1]_i_1__5_n_0 ));
  FDRE \is_r_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds114_in),
        .Q(comma_is_r[2]),
        .R(\is_r_ds[2]_i_1__5_n_0 ));
  FDRE \is_r_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds115_in),
        .Q(\is_r_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAC8)) 
    k4_ds_i_2__5
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(comma_is_k[0]),
        .I4(k4_ds_i_3__5_n_0),
        .O(k4_ds_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h055555553FFFFFFF)) 
    k4_ds_i_3__5
       (.I0(comma_is_k[2]),
        .I1(\is_k_ds_reg[3]_1 [3]),
        .I2(\is_k_ds_reg[3]_1 [2]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(\is_k_ds_reg[3]_1 [1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(k4_ds_i_3__5_n_0));
  FDRE k4_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(k4_ds_i_2__5_n_0),
        .Q(D),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \offs_out[0]_i_1__5 
       (.I0(p_0_in__1[0]),
        .I1(p_0_in[0]),
        .O(\shift_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    offs_val_i_1__5
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    rdy_us_i_2__5
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(\shift_r[1]_i_2__5_n_0 ),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(start_ila__1));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    resync_trig_r_i_4
       (.I0(resync_trig_r_i_8_n_0),
        .I1(lane_k4[1]),
        .I2(active_lanes[1]),
        .I3(lane_k4[2]),
        .I4(active_lanes[2]),
        .I5(resync_trig_r_reg),
        .O(k4_ds_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    resync_trig_r_i_8
       (.I0(D),
        .I1(active_lanes[3]),
        .I2(lane_k4[0]),
        .I3(active_lanes[0]),
        .O(resync_trig_r_i_8_n_0));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    \shift[0]_i_1__5 
       (.I0(\is_q_ds_reg[0]_0 ),
        .I1(\is_q_ds_reg[1]_0 ),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(\shift[0]_i_2__5_n_0 ),
        .I4(\shift[0]_i_3__5_n_0 ),
        .I5(\shift_reg[0] ),
        .O(\is_q_ds_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[0]_i_2__5 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(buf_rst),
        .O(\shift[0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \shift[0]_i_3__5 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\is_q_ds_reg[1]_0 ),
        .I4(\is_q_ds_reg[0]_0 ),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\shift[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h4444454500000100)) 
    \shift[1]_i_1__5 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\shift[1]_i_2__5_n_0 ),
        .I4(\is_q_ds_reg[2]_1 ),
        .I5(\shift_reg[1]_0 ),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[1]_i_2__5 
       (.I0(\is_q_ds_reg[1]_0 ),
        .I1(\is_q_ds_reg[0]_0 ),
        .O(\shift[1]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_r[0]_i_1__5 
       (.I0(\align_c/shift ),
        .I1(started_ila0),
        .I2(p_0_in[0]),
        .O(\shift_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2A2A2A)) 
    \shift_r[0]_i_2__5 
       (.I0(sta_ds1),
        .I1(comma_is_k[1]),
        .I2(comma_is_r[2]),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .I5(\align_c/start_ila124_out__0 ),
        .O(\align_c/shift ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFFFFFFF)) 
    \shift_r[0]_i_3__5 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__5_n_0 ),
        .I3(comma_is_r__0),
        .I4(\is_k_ds_reg[3]_0 ),
        .I5(support_lane_sync),
        .O(started_ila0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[0]_i_4__5 
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .O(sta_ds1));
  LUT6 #(
    .INIT(64'h0077007000700070)) 
    \shift_r[1]_i_1__5 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__5_n_0 ),
        .I3(\align_c/start_ila124_out__0 ),
        .I4(support_lane_sync),
        .I5(p_0_in[1]),
        .O(\is_k_ds_reg[2]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shift_r[1]_i_2__5 
       (.I0(comma_is_k[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r[1]),
        .I3(comma_is_k[0]),
        .O(\shift_r[1]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[1]_i_3__5 
       (.I0(comma_is_r__0),
        .I1(\is_k_ds_reg[3]_0 ),
        .O(\align_c/start_ila124_out__0 ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    sta_ds_i_1__5
       (.I0(sta_ds0__6),
        .I1(support_lane_sync),
        .I2(sta_ds09_out),
        .I3(sta_ds_reg_1),
        .I4(sta_ds_reg_0),
        .O(sta_ds_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    sta_ds_i_2__5
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_r__0),
        .I4(sta_ds_i_4__5_n_0),
        .O(sta_ds0__6));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h3FFFBBFA)) 
    sta_ds_i_3__5
       (.I0(comma_is_k[0]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[2]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[1]),
        .O(sta_ds09_out));
  LUT4 #(
    .INIT(16'hF888)) 
    sta_ds_i_4__5
       (.I0(comma_is_r[2]),
        .I1(comma_is_k[1]),
        .I2(\is_r_ds_reg[3]_0 ),
        .I3(comma_is_k[2]),
        .O(sta_ds_i_4__5_n_0));
  FDRE sta_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(sta_ds_i_1__5_n_0),
        .Q(sta_ds_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'hE)) 
    started_data_i_1__5
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    started_data_i_2__5
       (.I0(started_data_i_3__5_n_0),
        .I1(started_data_reg_0),
        .I2(support_lane_sync),
        .I3(\align_c/start_data16_out__2 ),
        .I4(started_data_i_6__5_n_0),
        .I5(\align_c/start_data14_out__2 ),
        .O(start_data__5));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h44F40000)) 
    started_data_i_3__5
       (.I0(comma_is_r__0),
        .I1(\is_a_ds_reg[3]_0 ),
        .I2(comma_is_a__0),
        .I3(\is_r_reg[1] ),
        .I4(alig_deb_ila),
        .O(started_data_i_3__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_5__5
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_k[0]),
        .I4(\is_k_ds_reg[3]_1 [0]),
        .O(\align_c/start_data16_out__2 ));
  LUT6 #(
    .INIT(64'h4C00400000000000)) 
    started_data_i_6__5
       (.I0(\is_k_ds_reg[3]_1 [2]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(comma_is_k[1]),
        .I5(comma_is_k[2]),
        .O(started_data_i_6__5_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_7__5
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_1 [2]),
        .I4(\is_k_ds_reg[3]_1 [3]),
        .O(\align_c/start_data14_out__2 ));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    val_ds_i_2__5
       (.I0(\offs_out_reg[1] ),
        .I1(\offs_out_reg[1]_0 ),
        .I2(support_lane_sync),
        .I3(\align_c/start_data14_out__2 ),
        .I4(started_data_i_6__5_n_0),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[1]));
  LUT6 #(
    .INIT(64'h101010101F1F1F10)) 
    val_ds_i_3__5
       (.I0(\align_c/start_data117_out__1 ),
        .I1(\offs_out_reg[0] ),
        .I2(support_lane_sync),
        .I3(val_ds_i_8__5_n_0),
        .I4(\align_c/start_data14_out__2 ),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h20)) 
    val_ds_i_6__5
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(alig_deb_ila),
        .O(\align_c/start_data117_out__1 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    val_ds_i_8__5
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(val_ds_i_8__5_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_comma_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_comma_32_31
   (D,
    comma_data,
    \inv_ds_reg[3]_0 ,
    \inv_ds_reg[3]_1 ,
    \inv_ds_reg[3]_2 ,
    \shift_r_reg[0] ,
    p_0_in__1,
    started_data0,
    start_data__5,
    \is_k_ds_reg[3]_0 ,
    \is_k_ds_reg[2]_0 ,
    \is_q_ds_reg[2]_0 ,
    \is_q_ds_reg[3]_0 ,
    \is_q_ds_reg[1]_0 ,
    \is_q_ds_reg[2]_1 ,
    \is_r_ds_reg[2]_0 ,
    \is_r_ds_reg[3]_0 ,
    \is_a_ds_reg[2]_0 ,
    \is_a_ds_reg[3]_0 ,
    \data_d1_reg[7] ,
    \char_d1_reg[0] ,
    \is_a_ds_reg[3]_1 ,
    \is_r_ds_reg[3]_1 ,
    \is_k_ds_reg[2]_1 ,
    started_ila0,
    start_ila__1,
    \FSM_sequential_state_reg[3] ,
    \is_q_ds_reg[0]_0 ,
    \data_d1_reg[10] ,
    \data_d1_reg[26] ,
    \data_d1_reg[18] ,
    \data_d1_reg[20] ,
    \data_d1_reg[28] ,
    \data_us_r_reg[23]_0 ,
    sta_ds_reg_0,
    sta_ds_reg_1,
    started_data_reg,
    \is_k_ds_reg[2]_2 ,
    \shift_r_reg[0]_0 ,
    buf_rst_reg,
    \is_q_ds_reg[0]_1 ,
    SR,
    clk,
    \inv_ds_reg[3]_3 ,
    Q,
    \FSM_sequential_state_reg[0] ,
    \err_ds_reg[0] ,
    shift_mux__1,
    \inv_ds_reg[2]_0 ,
    \inv_ds_reg[2]_1 ,
    p_0_in,
    \offs_out_reg[0] ,
    support_lane_sync,
    alig_deb_data,
    started_data_reg_0,
    \offs_out_reg[1] ,
    \offs_out_reg[1]_0 ,
    \is_k_ds_reg[3]_1 ,
    comma_is_q,
    comma_is_r__0,
    \is_r_reg[1] ,
    comma_is_a__0,
    \is_a_reg[1] ,
    \alig_ds_reg[1] ,
    \alig_ds_reg[1]_0 ,
    buf_rst,
    \shift_reg[1] ,
    alig_deb_ila,
    \is_a_ds_reg[1]_0 ,
    \is_a_ds_reg[3]_2 ,
    \is_a_ds_reg[2]_1 ,
    \err_ds_reg[2] ,
    \is_r_ds_reg[1]_0 ,
    data_d,
    \shift_reg[0] ,
    \shift_reg[1]_0 ,
    active_lanes,
    resync_trig_r_i_2,
    resync_trig_r_i_2_0,
    \is_f_ds_reg[3]_0 ,
    is_f_ds16_in,
    is_f_ds14_in,
    is_f_ds12_in,
    sta_ds_reg_2);
  output [0:0]D;
  output [23:0]comma_data;
  output [0:0]\inv_ds_reg[3]_0 ;
  output [1:0]\inv_ds_reg[3]_1 ;
  output [0:0]\inv_ds_reg[3]_2 ;
  output [0:0]\shift_r_reg[0] ;
  output [1:0]p_0_in__1;
  output started_data0;
  output start_data__5;
  output [0:0]\is_k_ds_reg[3]_0 ;
  output [1:0]\is_k_ds_reg[2]_0 ;
  output [1:0]\is_q_ds_reg[2]_0 ;
  output \is_q_ds_reg[3]_0 ;
  output \is_q_ds_reg[1]_0 ;
  output \is_q_ds_reg[2]_1 ;
  output [1:0]\is_r_ds_reg[2]_0 ;
  output [0:0]\is_r_ds_reg[3]_0 ;
  output [1:0]\is_a_ds_reg[2]_0 ;
  output [0:0]\is_a_ds_reg[3]_0 ;
  output [15:0]\data_d1_reg[7] ;
  output [1:0]\char_d1_reg[0] ;
  output [0:0]\is_a_ds_reg[3]_1 ;
  output [0:0]\is_r_ds_reg[3]_1 ;
  output \is_k_ds_reg[2]_1 ;
  output started_ila0;
  output start_ila__1;
  output [3:0]\FSM_sequential_state_reg[3] ;
  output [0:0]\is_q_ds_reg[0]_0 ;
  output \data_d1_reg[10] ;
  output \data_d1_reg[26] ;
  output \data_d1_reg[18] ;
  output \data_d1_reg[20] ;
  output \data_d1_reg[28] ;
  output [7:0]\data_us_r_reg[23]_0 ;
  output sta_ds_reg_0;
  output sta_ds_reg_1;
  output started_data_reg;
  output \is_k_ds_reg[2]_2 ;
  output \shift_r_reg[0]_0 ;
  output buf_rst_reg;
  output \is_q_ds_reg[0]_1 ;
  input [0:0]SR;
  input clk;
  input [0:0]\inv_ds_reg[3]_3 ;
  input [31:0]Q;
  input [3:0]\FSM_sequential_state_reg[0] ;
  input [0:0]\err_ds_reg[0] ;
  input [1:0]shift_mux__1;
  input [2:0]\inv_ds_reg[2]_0 ;
  input [2:0]\inv_ds_reg[2]_1 ;
  input [1:0]p_0_in;
  input \offs_out_reg[0] ;
  input support_lane_sync;
  input alig_deb_data;
  input started_data_reg_0;
  input \offs_out_reg[1] ;
  input \offs_out_reg[1]_0 ;
  input [3:0]\is_k_ds_reg[3]_1 ;
  input [1:0]comma_is_q;
  input [0:0]comma_is_r__0;
  input [0:0]\is_r_reg[1] ;
  input [0:0]comma_is_a__0;
  input [0:0]\is_a_reg[1] ;
  input [0:0]\alig_ds_reg[1] ;
  input [0:0]\alig_ds_reg[1]_0 ;
  input buf_rst;
  input \shift_reg[1] ;
  input alig_deb_ila;
  input \is_a_ds_reg[1]_0 ;
  input \is_a_ds_reg[3]_2 ;
  input \is_a_ds_reg[2]_1 ;
  input [2:0]\err_ds_reg[2] ;
  input \is_r_ds_reg[1]_0 ;
  input [7:0]data_d;
  input \shift_reg[0] ;
  input \shift_reg[1]_0 ;
  input [1:0]active_lanes;
  input [0:0]resync_trig_r_i_2;
  input [0:0]resync_trig_r_i_2_0;
  input [2:0]\is_f_ds_reg[3]_0 ;
  input is_f_ds16_in;
  input is_f_ds14_in;
  input is_f_ds12_in;
  input sta_ds_reg_2;

  wire [0:0]D;
  wire \FSM_sequential_state[0]_i_2__4_n_0 ;
  wire \FSM_sequential_state[0]_i_3__4_n_0 ;
  wire \FSM_sequential_state[0]_i_4__4_n_0 ;
  wire \FSM_sequential_state[0]_i_6__4_n_0 ;
  wire \FSM_sequential_state[0]_i_7__4_n_0 ;
  wire \FSM_sequential_state[1]_i_4__4_n_0 ;
  wire \FSM_sequential_state[1]_i_5__4_n_0 ;
  wire \FSM_sequential_state[1]_i_6__4_n_0 ;
  wire \FSM_sequential_state[1]_i_7__4_n_0 ;
  wire \FSM_sequential_state[2]_i_4__4_n_0 ;
  wire \FSM_sequential_state[2]_i_5__4_n_0 ;
  wire \FSM_sequential_state[2]_i_6__4_n_0 ;
  wire \FSM_sequential_state[2]_i_7__4_n_0 ;
  wire \FSM_sequential_state[3]_i_4__4_n_0 ;
  wire \FSM_sequential_state[3]_i_5__4_n_0 ;
  wire \FSM_sequential_state[3]_i_6__4_n_0 ;
  wire \FSM_sequential_state[3]_i_7__4_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_i_5__4_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2__4_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_3__4_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_2__4_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_3__4_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[3] ;
  wire \FSM_sequential_state_reg[3]_i_2__4_n_0 ;
  wire \FSM_sequential_state_reg[3]_i_3__4_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [1:0]active_lanes;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]\alig_ds_reg[1] ;
  wire [0:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\align_c/alig_ds019_out ;
  wire [0:0]\align_c/alig_ds021_out ;
  wire [0:0]\align_c/err_ds012_out ;
  wire [0:0]\align_c/err_ds04_out ;
  wire [0:0]\align_c/err_ds08_out ;
  wire [0:0]\align_c/shift ;
  wire \align_c/start_data117_out__1 ;
  wire \align_c/start_data14_out__2 ;
  wire \align_c/start_data16_out__2 ;
  wire \align_c/start_ila124_out__0 ;
  wire buf_rst;
  wire buf_rst_reg;
  wire [1:0]\char_d1_reg[0] ;
  wire clk;
  wire [23:0]comma_data;
  wire [3:0]comma_inv;
  wire [2:1]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [6:4]comma_is_e;
  wire [3:1]comma_is_f;
  wire [2:0]comma_is_k;
  wire [1:0]comma_is_q;
  wire [2:1]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire [7:0]data_d;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[20] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[28] ;
  wire [15:0]\data_d1_reg[7] ;
  wire [7:0]\data_us_r_reg[23]_0 ;
  wire [0:0]\err_ds_reg[0] ;
  wire [2:0]\err_ds_reg[2] ;
  wire [2:0]\inv_ds_reg[2]_0 ;
  wire [2:0]\inv_ds_reg[2]_1 ;
  wire [0:0]\inv_ds_reg[3]_0 ;
  wire [1:0]\inv_ds_reg[3]_1 ;
  wire [0:0]\inv_ds_reg[3]_2 ;
  wire [0:0]\inv_ds_reg[3]_3 ;
  wire is_a_ds110_in;
  wire is_a_ds111_in;
  wire is_a_ds112_in;
  wire \is_a_ds_reg[1]_0 ;
  wire [1:0]\is_a_ds_reg[2]_0 ;
  wire \is_a_ds_reg[2]_1 ;
  wire [0:0]\is_a_ds_reg[3]_0 ;
  wire [0:0]\is_a_ds_reg[3]_1 ;
  wire \is_a_ds_reg[3]_2 ;
  wire [0:0]\is_a_reg[1] ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [2:0]\is_f_ds_reg[3]_0 ;
  wire [1:0]\is_k_ds_reg[2]_0 ;
  wire \is_k_ds_reg[2]_1 ;
  wire \is_k_ds_reg[2]_2 ;
  wire [0:0]\is_k_ds_reg[3]_0 ;
  wire [3:0]\is_k_ds_reg[3]_1 ;
  wire is_q_ds17_in;
  wire is_q_ds18_in;
  wire is_q_ds19_in;
  wire [0:0]\is_q_ds_reg[0]_0 ;
  wire \is_q_ds_reg[0]_1 ;
  wire \is_q_ds_reg[1]_0 ;
  wire [1:0]\is_q_ds_reg[2]_0 ;
  wire \is_q_ds_reg[2]_1 ;
  wire \is_q_ds_reg[3]_0 ;
  wire is_r_ds113_in;
  wire is_r_ds114_in;
  wire is_r_ds115_in;
  wire \is_r_ds[1]_i_1__4_n_0 ;
  wire \is_r_ds[2]_i_1__4_n_0 ;
  wire \is_r_ds[3]_i_1__4_n_0 ;
  wire \is_r_ds_reg[1]_0 ;
  wire [1:0]\is_r_ds_reg[2]_0 ;
  wire [0:0]\is_r_ds_reg[3]_0 ;
  wire [0:0]\is_r_ds_reg[3]_1 ;
  wire [0:0]\is_r_reg[1] ;
  wire k4_ds_i_2__4_n_0;
  wire k4_ds_i_3__4_n_0;
  wire \offs_out_reg[0] ;
  wire \offs_out_reg[1] ;
  wire \offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [1:0]p_0_in__1;
  wire [0:0]resync_trig_r_i_2;
  wire [0:0]resync_trig_r_i_2_0;
  wire \shift[0]_i_2__4_n_0 ;
  wire \shift[0]_i_3__4_n_0 ;
  wire \shift[1]_i_2__4_n_0 ;
  wire [1:0]shift_mux__1;
  wire \shift_r[1]_i_2__4_n_0 ;
  wire [0:0]\shift_r_reg[0] ;
  wire \shift_r_reg[0]_0 ;
  wire \shift_reg[0] ;
  wire \shift_reg[1] ;
  wire \shift_reg[1]_0 ;
  wire sta_ds09_out;
  wire sta_ds0__6;
  wire sta_ds1;
  wire sta_ds_i_1__4_n_0;
  wire sta_ds_i_4__4_n_0;
  wire sta_ds_reg_0;
  wire sta_ds_reg_1;
  wire sta_ds_reg_2;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_i_3__4_n_0;
  wire started_data_i_6__4_n_0;
  wire started_data_reg;
  wire started_data_reg_0;
  wire started_ila0;
  wire support_lane_sync;
  wire val_ds_i_8__4_n_0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(\FSM_sequential_state[0]_i_2__4_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3__4_n_0 ),
        .I2(\FSM_sequential_state_reg[0] [3]),
        .I3(\FSM_sequential_state[0]_i_4__4_n_0 ),
        .I4(\FSM_sequential_state_reg[0] [2]),
        .I5(\FSM_sequential_state_reg[0]_i_5__4_n_0 ),
        .O(\FSM_sequential_state_reg[3] [0]));
  LUT5 #(
    .INIT(32'h00003037)) 
    \FSM_sequential_state[0]_i_2__4 
       (.I0(comma_inv[1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h002000F009BF90FF)) 
    \FSM_sequential_state[0]_i_3__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0104052FF)) 
    \FSM_sequential_state[0]_i_4__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(comma_inv[3]),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h2E002E00AFFFAF00)) 
    \FSM_sequential_state[0]_i_6__4 
       (.I0(comma_inv[3]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(D),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h0404174F)) 
    \FSM_sequential_state[0]_i_7__4 
       (.I0(\FSM_sequential_state_reg[0] [0]),
        .I1(comma_inv[3]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h0006044206402CC0)) 
    \FSM_sequential_state[1]_i_4__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[3]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[1]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h0008000400044220)) 
    \FSM_sequential_state[1]_i_5__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h000E020002019640)) 
    \FSM_sequential_state[1]_i_6__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h00001446)) 
    \FSM_sequential_state[1]_i_7__4 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[1]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h0460420E466A2280)) 
    \FSM_sequential_state[2]_i_4__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[0]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[2]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h00040442044B4640)) 
    \FSM_sequential_state[2]_i_5__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[2]),
        .I4(comma_inv[3]),
        .I5(comma_inv[1]),
        .O(\FSM_sequential_state[2]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h000909992B1194F0)) 
    \FSM_sequential_state[2]_i_6__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[2]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h00002120)) 
    \FSM_sequential_state[2]_i_7__4 
       (.I0(comma_inv[1]),
        .I1(comma_inv[0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[2]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h04426008004A0460)) 
    \FSM_sequential_state[3]_i_4__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h0004044000060480)) 
    \FSM_sequential_state[3]_i_5__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h0020001E009B9D00)) 
    \FSM_sequential_state[3]_i_6__4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[3]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h00004016)) 
    \FSM_sequential_state[3]_i_7__4 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[3]_i_7__4_n_0 ));
  MUXF7 \FSM_sequential_state_reg[0]_i_5__4 
       (.I0(\FSM_sequential_state[0]_i_6__4_n_0 ),
        .I1(\FSM_sequential_state[0]_i_7__4_n_0 ),
        .O(\FSM_sequential_state_reg[0]_i_5__4_n_0 ),
        .S(\FSM_sequential_state_reg[0] [1]));
  MUXF8 \FSM_sequential_state_reg[1]_i_1__4 
       (.I0(\FSM_sequential_state_reg[1]_i_2__4_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_i_3__4_n_0 ),
        .O(\FSM_sequential_state_reg[3] [1]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[1]_i_2__4 
       (.I0(\FSM_sequential_state[1]_i_4__4_n_0 ),
        .I1(\FSM_sequential_state[1]_i_5__4_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_2__4_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[1]_i_3__4 
       (.I0(\FSM_sequential_state[1]_i_6__4_n_0 ),
        .I1(\FSM_sequential_state[1]_i_7__4_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_3__4_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[2]_i_1__4 
       (.I0(\FSM_sequential_state_reg[2]_i_2__4_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3__4_n_0 ),
        .O(\FSM_sequential_state_reg[3] [2]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[2]_i_2__4 
       (.I0(\FSM_sequential_state[2]_i_4__4_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__4_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_2__4_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[2]_i_3__4 
       (.I0(\FSM_sequential_state[2]_i_6__4_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__4_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_3__4_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[3]_i_1__4 
       (.I0(\FSM_sequential_state_reg[3]_i_2__4_n_0 ),
        .I1(\FSM_sequential_state_reg[3]_i_3__4_n_0 ),
        .O(\FSM_sequential_state_reg[3] [3]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[3]_i_2__4 
       (.I0(\FSM_sequential_state[3]_i_4__4_n_0 ),
        .I1(\FSM_sequential_state[3]_i_5__4_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_2__4_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[3]_i_3__4 
       (.I0(\FSM_sequential_state[3]_i_6__4_n_0 ),
        .I1(\FSM_sequential_state[3]_i_7__4_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_3__4_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[0]_i_1__4 
       (.I0(\is_a_ds_reg[3]_1 ),
        .I1(\alig_ds_reg[1] ),
        .I2(\align_c/alig_ds021_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/alig_ds019_out ),
        .O(\char_d1_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[0]_i_2__4 
       (.I0(comma_is_a[1]),
        .I1(comma_is_f[1]),
        .O(\align_c/alig_ds021_out ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[1]_i_1__4 
       (.I0(\alig_ds_reg[1] ),
        .I1(\alig_ds_reg[1]_0 ),
        .I2(\align_c/alig_ds019_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_1 ),
        .O(\char_d1_reg[0] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[1]_i_2__4 
       (.I0(comma_is_a[2]),
        .I1(comma_is_f[2]),
        .O(\align_c/alig_ds019_out ));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[2]_i_2__4 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_f[3]),
        .O(\is_a_ds_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__9 
       (.I0(comma_data[16]),
        .I1(Q[0]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[8]),
        .O(\data_d1_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__9 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(comma_data[10]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[18]),
        .O(\data_d1_reg[7] [10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__9 
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(comma_data[11]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[19]),
        .O(\data_d1_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__9 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(comma_data[12]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[20]),
        .O(\data_d1_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__9 
       (.I0(Q[5]),
        .I1(Q[13]),
        .I2(comma_data[13]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[21]),
        .O(\data_d1_reg[7] [13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__9 
       (.I0(Q[6]),
        .I1(Q[14]),
        .I2(comma_data[14]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[22]),
        .O(\data_d1_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__9 
       (.I0(Q[7]),
        .I1(Q[15]),
        .I2(comma_data[15]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[23]),
        .O(\data_d1_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__9 
       (.I0(comma_data[17]),
        .I1(Q[1]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[9]),
        .O(\data_d1_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__10 
       (.I0(comma_data[8]),
        .I1(comma_data[16]),
        .I2(data_d[0]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[0]),
        .O(\data_us_r_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__10 
       (.I0(comma_data[9]),
        .I1(comma_data[17]),
        .I2(data_d[1]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[1]),
        .O(\data_us_r_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__10 
       (.I0(comma_data[10]),
        .I1(comma_data[18]),
        .I2(data_d[2]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[2]),
        .O(\data_us_r_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__10 
       (.I0(comma_data[11]),
        .I1(comma_data[19]),
        .I2(data_d[3]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[3]),
        .O(\data_us_r_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__10 
       (.I0(comma_data[12]),
        .I1(comma_data[20]),
        .I2(data_d[4]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[4]),
        .O(\data_us_r_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__10 
       (.I0(comma_data[13]),
        .I1(comma_data[21]),
        .I2(data_d[5]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[5]),
        .O(\data_us_r_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__9 
       (.I0(comma_data[18]),
        .I1(Q[2]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[10]),
        .O(\data_d1_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__10 
       (.I0(comma_data[14]),
        .I1(comma_data[22]),
        .I2(data_d[6]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[6]),
        .O(\data_us_r_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_2__4 
       (.I0(comma_data[15]),
        .I1(comma_data[23]),
        .I2(data_d[7]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[7]),
        .O(\data_us_r_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__9 
       (.I0(comma_data[19]),
        .I1(Q[3]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[11]),
        .O(\data_d1_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__9 
       (.I0(comma_data[20]),
        .I1(Q[4]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[12]),
        .O(\data_d1_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__9 
       (.I0(comma_data[21]),
        .I1(Q[5]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[13]),
        .O(\data_d1_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__9 
       (.I0(comma_data[22]),
        .I1(Q[6]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[14]),
        .O(\data_d1_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__9 
       (.I0(comma_data[23]),
        .I1(Q[7]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[15]),
        .O(\data_d1_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__9 
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(comma_data[8]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[16]),
        .O(\data_d1_reg[7] [8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__9 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(comma_data[9]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[17]),
        .O(\data_d1_reg[7] [9]));
  FDRE \data_us_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(comma_data[2]),
        .R(1'b0));
  FDRE \data_us_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(comma_data[3]),
        .R(1'b0));
  FDRE \data_us_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(comma_data[4]),
        .R(1'b0));
  FDRE \data_us_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(comma_data[5]),
        .R(1'b0));
  FDRE \data_us_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(comma_data[6]),
        .R(1'b0));
  FDRE \data_us_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(comma_data[7]),
        .R(1'b0));
  FDRE \data_us_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(comma_data[8]),
        .R(1'b0));
  FDRE \data_us_r_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(comma_data[9]),
        .R(1'b0));
  FDRE \data_us_r_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(comma_data[10]),
        .R(1'b0));
  FDRE \data_us_r_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(comma_data[11]),
        .R(1'b0));
  FDRE \data_us_r_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(comma_data[12]),
        .R(1'b0));
  FDRE \data_us_r_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(comma_data[13]),
        .R(1'b0));
  FDRE \data_us_r_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(comma_data[14]),
        .R(1'b0));
  FDRE \data_us_r_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(comma_data[15]),
        .R(1'b0));
  FDRE \data_us_r_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(comma_data[16]),
        .R(1'b0));
  FDRE \data_us_r_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(comma_data[17]),
        .R(1'b0));
  FDRE \data_us_r_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(comma_data[18]),
        .R(1'b0));
  FDRE \data_us_r_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(comma_data[19]),
        .R(1'b0));
  FDRE \data_us_r_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(comma_data[20]),
        .R(1'b0));
  FDRE \data_us_r_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(comma_data[21]),
        .R(1'b0));
  FDRE \data_us_r_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(comma_data[22]),
        .R(1'b0));
  FDRE \data_us_r_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(comma_data[23]),
        .R(1'b0));
  FDRE \data_us_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(comma_data[0]),
        .R(1'b0));
  FDRE \data_us_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(comma_data[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[0]_i_1__4 
       (.I0(\align_c/err_ds04_out ),
        .I1(\err_ds_reg[0] ),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out ),
        .O(\inv_ds_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_2__4 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [0]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\align_c/err_ds04_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_4__4 
       (.I0(comma_inv[1]),
        .I1(comma_is_k[1]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[1]),
        .I4(comma_is_r[1]),
        .I5(\is_q_ds_reg[1]_0 ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_5__4 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\align_c/err_ds08_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_4__4 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [1]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\inv_ds_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_5__4 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [1]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[2]_i_4__4 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [2]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \err_ds[3]_i_10__4 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(comma_is_r[2]),
        .I3(comma_is_k[1]),
        .I4(comma_is_k[0]),
        .I5(comma_is_r[1]),
        .O(\is_k_ds_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00707070)) 
    \err_ds[3]_i_11__4 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_k[2]),
        .I2(\shift_r[1]_i_2__4_n_0 ),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_r__0),
        .O(\is_r_ds_reg[3]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[0]_i_1__4 
       (.I0(\inv_ds_reg[2]_0 [0]),
        .I1(\inv_ds_reg[2]_1 [0]),
        .O(comma_is_e[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[1]_i_1__4 
       (.I0(\inv_ds_reg[2]_0 [1]),
        .I1(\inv_ds_reg[2]_1 [1]),
        .O(comma_is_e[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[2]_i_1__4 
       (.I0(\inv_ds_reg[2]_0 [2]),
        .I1(\inv_ds_reg[2]_1 [2]),
        .O(comma_is_e[6]));
  FDRE \inv_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[4]),
        .Q(comma_inv[0]),
        .R(1'b0));
  FDRE \inv_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[5]),
        .Q(comma_inv[1]),
        .R(1'b0));
  FDRE \inv_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[6]),
        .Q(comma_inv[2]),
        .R(1'b0));
  FDRE \inv_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\inv_ds_reg[3]_3 ),
        .Q(comma_inv[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[0]_i_1__4 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_a__0),
        .I2(comma_is_a[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[2]),
        .O(\is_a_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[1]_i_1__4 
       (.I0(comma_is_a__0),
        .I1(\is_a_reg[1] ),
        .I2(comma_is_a[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_0 ),
        .O(\is_a_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[1]_i_1__4 
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\is_a_ds_reg[1]_0 ),
        .O(is_a_ds110_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[2]_i_1__4 
       (.I0(Q[16]),
        .I1(Q[22]),
        .I2(Q[17]),
        .I3(Q[23]),
        .I4(\is_a_ds_reg[2]_1 ),
        .O(is_a_ds111_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[3]_i_1__4 
       (.I0(Q[24]),
        .I1(Q[30]),
        .I2(Q[25]),
        .I3(Q[31]),
        .I4(\is_a_ds_reg[3]_2 ),
        .O(is_a_ds112_in));
  FDRE \is_a_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds110_in),
        .Q(comma_is_a[1]),
        .R(\is_r_ds[1]_i_1__4_n_0 ));
  FDRE \is_a_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds111_in),
        .Q(comma_is_a[2]),
        .R(\is_r_ds[2]_i_1__4_n_0 ));
  FDRE \is_a_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds112_in),
        .Q(\is_a_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__4_n_0 ));
  FDRE \is_f_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds12_in),
        .Q(comma_is_f[1]),
        .R(\is_r_ds[1]_i_1__4_n_0 ));
  FDRE \is_f_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds14_in),
        .Q(comma_is_f[2]),
        .R(\is_r_ds[2]_i_1__4_n_0 ));
  FDRE \is_f_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds16_in),
        .Q(comma_is_f[3]),
        .R(\is_r_ds[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[0]_i_1__4 
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[2]),
        .O(\is_k_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[1]_i_1__4 
       (.I0(\is_k_ds_reg[3]_1 [0]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(comma_is_k[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(\is_k_ds_reg[2]_0 [1]));
  FDRE \is_k_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [0]),
        .Q(comma_is_k[0]),
        .R(1'b0));
  FDRE \is_k_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [1]),
        .Q(comma_is_k[1]),
        .R(1'b0));
  FDRE \is_k_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [2]),
        .Q(comma_is_k[2]),
        .R(1'b0));
  FDRE \is_k_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [3]),
        .Q(\is_k_ds_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[0]_i_1__4 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(comma_is_q[0]),
        .I2(\is_q_ds_reg[1]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\is_q_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[1]_i_1__4 
       (.I0(comma_is_q[0]),
        .I1(comma_is_q[1]),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\is_q_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[1]_i_1__4 
       (.I0(Q[13]),
        .I1(Q[8]),
        .I2(Q[14]),
        .I3(Q[9]),
        .I4(\data_d1_reg[10] ),
        .O(is_q_ds17_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[1]_i_2__4 
       (.I0(Q[10]),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\data_d1_reg[10] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[2]_i_1__4 
       (.I0(Q[21]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[17]),
        .I4(\data_d1_reg[18] ),
        .O(is_q_ds18_in));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[2]_i_2__4 
       (.I0(Q[18]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[19]),
        .O(\data_d1_reg[18] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[3]_i_1__4 
       (.I0(Q[29]),
        .I1(Q[24]),
        .I2(Q[30]),
        .I3(Q[25]),
        .I4(\data_d1_reg[26] ),
        .O(is_q_ds19_in));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[3]_i_2__4 
       (.I0(Q[26]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[27]),
        .O(\data_d1_reg[26] ));
  FDRE \is_q_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_q[0]),
        .Q(\is_q_ds_reg[0]_0 ),
        .R(1'b0));
  FDRE \is_q_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds17_in),
        .Q(\is_q_ds_reg[1]_0 ),
        .R(\is_r_ds[1]_i_1__4_n_0 ));
  FDRE \is_q_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds18_in),
        .Q(\is_q_ds_reg[2]_1 ),
        .R(\is_r_ds[2]_i_1__4_n_0 ));
  FDRE \is_q_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds19_in),
        .Q(\is_q_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[0]_i_1__4 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[2]),
        .O(\is_r_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[1]_i_1__4 
       (.I0(comma_is_r__0),
        .I1(\is_r_reg[1] ),
        .I2(comma_is_r[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_r_ds_reg[3]_0 ),
        .O(\is_r_ds_reg[2]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[1]_i_1__4 
       (.I0(\is_f_ds_reg[3]_0 [0]),
        .O(\is_r_ds[1]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[1]_i_2__4 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\is_r_ds_reg[1]_0 ),
        .O(is_r_ds113_in));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[2]_i_1__4 
       (.I0(\is_f_ds_reg[3]_0 [1]),
        .O(\is_r_ds[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[2]_i_2__4 
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(\data_d1_reg[20] ),
        .O(is_r_ds114_in));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[2]_i_3__4 
       (.I0(Q[20]),
        .I1(Q[16]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(\data_d1_reg[20] ));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[3]_i_1__4 
       (.I0(\is_f_ds_reg[3]_0 [2]),
        .O(\is_r_ds[3]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[3]_i_2__4 
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(\data_d1_reg[28] ),
        .O(is_r_ds115_in));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[3]_i_3__4 
       (.I0(Q[28]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\data_d1_reg[28] ));
  FDRE \is_r_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds113_in),
        .Q(comma_is_r[1]),
        .R(\is_r_ds[1]_i_1__4_n_0 ));
  FDRE \is_r_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds114_in),
        .Q(comma_is_r[2]),
        .R(\is_r_ds[2]_i_1__4_n_0 ));
  FDRE \is_r_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds115_in),
        .Q(\is_r_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAC8)) 
    k4_ds_i_2__4
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(comma_is_k[0]),
        .I4(k4_ds_i_3__4_n_0),
        .O(k4_ds_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h055555553FFFFFFF)) 
    k4_ds_i_3__4
       (.I0(comma_is_k[2]),
        .I1(\is_k_ds_reg[3]_1 [3]),
        .I2(\is_k_ds_reg[3]_1 [2]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(\is_k_ds_reg[3]_1 [1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(k4_ds_i_3__4_n_0));
  FDRE k4_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(k4_ds_i_2__4_n_0),
        .Q(D),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \offs_out[0]_i_1__4 
       (.I0(p_0_in__1[0]),
        .I1(p_0_in[0]),
        .O(\shift_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    offs_val_i_1__4
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    rdy_us_i_2__4
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(\shift_r[1]_i_2__4_n_0 ),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(start_ila__1));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    resync_trig_r_i_6
       (.I0(sta_ds_reg_1),
        .I1(active_lanes[1]),
        .I2(D),
        .I3(resync_trig_r_i_2),
        .I4(active_lanes[0]),
        .I5(resync_trig_r_i_2_0),
        .O(sta_ds_reg_0));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    \shift[0]_i_1__4 
       (.I0(\is_q_ds_reg[0]_0 ),
        .I1(\is_q_ds_reg[1]_0 ),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(\shift[0]_i_2__4_n_0 ),
        .I4(\shift[0]_i_3__4_n_0 ),
        .I5(\shift_reg[0] ),
        .O(\is_q_ds_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[0]_i_2__4 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(buf_rst),
        .O(\shift[0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \shift[0]_i_3__4 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\is_q_ds_reg[1]_0 ),
        .I4(\is_q_ds_reg[0]_0 ),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\shift[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h4444454500000100)) 
    \shift[1]_i_1__4 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\shift[1]_i_2__4_n_0 ),
        .I4(\is_q_ds_reg[2]_1 ),
        .I5(\shift_reg[1]_0 ),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[1]_i_2__4 
       (.I0(\is_q_ds_reg[1]_0 ),
        .I1(\is_q_ds_reg[0]_0 ),
        .O(\shift[1]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_r[0]_i_1__4 
       (.I0(\align_c/shift ),
        .I1(started_ila0),
        .I2(p_0_in[0]),
        .O(\shift_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2A2A2A)) 
    \shift_r[0]_i_2__4 
       (.I0(sta_ds1),
        .I1(comma_is_k[1]),
        .I2(comma_is_r[2]),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .I5(\align_c/start_ila124_out__0 ),
        .O(\align_c/shift ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFFFFFFF)) 
    \shift_r[0]_i_3__4 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__4_n_0 ),
        .I3(comma_is_r__0),
        .I4(\is_k_ds_reg[3]_0 ),
        .I5(support_lane_sync),
        .O(started_ila0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[0]_i_4__4 
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .O(sta_ds1));
  LUT6 #(
    .INIT(64'h0077007000700070)) 
    \shift_r[1]_i_1__4 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__4_n_0 ),
        .I3(\align_c/start_ila124_out__0 ),
        .I4(support_lane_sync),
        .I5(p_0_in[1]),
        .O(\is_k_ds_reg[2]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shift_r[1]_i_2__4 
       (.I0(comma_is_k[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r[1]),
        .I3(comma_is_k[0]),
        .O(\shift_r[1]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[1]_i_3__4 
       (.I0(comma_is_r__0),
        .I1(\is_k_ds_reg[3]_0 ),
        .O(\align_c/start_ila124_out__0 ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    sta_ds_i_1__4
       (.I0(sta_ds0__6),
        .I1(support_lane_sync),
        .I2(sta_ds09_out),
        .I3(sta_ds_reg_2),
        .I4(sta_ds_reg_1),
        .O(sta_ds_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    sta_ds_i_2__4
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_r__0),
        .I4(sta_ds_i_4__4_n_0),
        .O(sta_ds0__6));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h3FFFBBFA)) 
    sta_ds_i_3__4
       (.I0(comma_is_k[0]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[2]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[1]),
        .O(sta_ds09_out));
  LUT4 #(
    .INIT(16'hF888)) 
    sta_ds_i_4__4
       (.I0(comma_is_r[2]),
        .I1(comma_is_k[1]),
        .I2(\is_r_ds_reg[3]_0 ),
        .I3(comma_is_k[2]),
        .O(sta_ds_i_4__4_n_0));
  FDRE sta_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(sta_ds_i_1__4_n_0),
        .Q(sta_ds_reg_1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'hE)) 
    started_data_i_1__4
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    started_data_i_2__4
       (.I0(started_data_i_3__4_n_0),
        .I1(started_data_reg_0),
        .I2(support_lane_sync),
        .I3(\align_c/start_data16_out__2 ),
        .I4(started_data_i_6__4_n_0),
        .I5(\align_c/start_data14_out__2 ),
        .O(start_data__5));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h44F40000)) 
    started_data_i_3__4
       (.I0(comma_is_r__0),
        .I1(\is_a_ds_reg[3]_0 ),
        .I2(comma_is_a__0),
        .I3(\is_r_reg[1] ),
        .I4(alig_deb_ila),
        .O(started_data_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_5__4
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_k[0]),
        .I4(\is_k_ds_reg[3]_1 [0]),
        .O(\align_c/start_data16_out__2 ));
  LUT6 #(
    .INIT(64'h4C00400000000000)) 
    started_data_i_6__4
       (.I0(\is_k_ds_reg[3]_1 [2]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(comma_is_k[1]),
        .I5(comma_is_k[2]),
        .O(started_data_i_6__4_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_7__4
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_1 [2]),
        .I4(\is_k_ds_reg[3]_1 [3]),
        .O(\align_c/start_data14_out__2 ));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    val_ds_i_2__4
       (.I0(\offs_out_reg[1] ),
        .I1(\offs_out_reg[1]_0 ),
        .I2(support_lane_sync),
        .I3(\align_c/start_data14_out__2 ),
        .I4(started_data_i_6__4_n_0),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[1]));
  LUT6 #(
    .INIT(64'h101010101F1F1F10)) 
    val_ds_i_3__4
       (.I0(\align_c/start_data117_out__1 ),
        .I1(\offs_out_reg[0] ),
        .I2(support_lane_sync),
        .I3(val_ds_i_8__4_n_0),
        .I4(\align_c/start_data14_out__2 ),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h20)) 
    val_ds_i_6__4
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(alig_deb_ila),
        .O(\align_c/start_data117_out__1 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    val_ds_i_8__4
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(val_ds_i_8__4_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_comma_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_comma_32_43
   (D,
    comma_data,
    \inv_ds_reg[3]_0 ,
    \inv_ds_reg[3]_1 ,
    \inv_ds_reg[3]_2 ,
    \shift_r_reg[0] ,
    p_0_in__1,
    started_data0,
    start_data__5,
    \is_k_ds_reg[3]_0 ,
    \is_k_ds_reg[2]_0 ,
    \is_q_ds_reg[2]_0 ,
    \is_q_ds_reg[3]_0 ,
    \is_q_ds_reg[1]_0 ,
    \is_q_ds_reg[2]_1 ,
    \is_r_ds_reg[2]_0 ,
    \is_r_ds_reg[3]_0 ,
    \is_a_ds_reg[2]_0 ,
    \is_a_ds_reg[3]_0 ,
    \data_d1_reg[7] ,
    \char_d1_reg[0] ,
    \is_a_ds_reg[3]_1 ,
    \is_r_ds_reg[3]_1 ,
    \is_k_ds_reg[2]_1 ,
    started_ila0,
    start_ila__1,
    \FSM_sequential_state_reg[3] ,
    \is_q_ds_reg[0]_0 ,
    \data_d1_reg[10] ,
    \data_d1_reg[26] ,
    \data_d1_reg[18] ,
    \data_d1_reg[20] ,
    \data_d1_reg[28] ,
    \data_us_r_reg[23]_0 ,
    \rx_cfg_lanes_in_use_reg[4] ,
    lane_sta,
    sta_ds_reg_0,
    started_data_reg,
    \is_k_ds_reg[2]_2 ,
    \shift_r_reg[0]_0 ,
    buf_rst_reg,
    \is_q_ds_reg[0]_1 ,
    SR,
    clk,
    \inv_ds_reg[3]_3 ,
    Q,
    \FSM_sequential_state_reg[0] ,
    \err_ds_reg[0] ,
    shift_mux__1,
    \inv_ds_reg[2]_0 ,
    \inv_ds_reg[2]_1 ,
    p_0_in,
    \offs_out_reg[0] ,
    support_lane_sync,
    alig_deb_data,
    started_data_reg_0,
    \offs_out_reg[1] ,
    \offs_out_reg[1]_0 ,
    \is_k_ds_reg[3]_1 ,
    comma_is_q,
    comma_is_r__0,
    \is_r_reg[1] ,
    comma_is_a__0,
    \is_a_reg[1] ,
    \alig_ds_reg[1] ,
    \alig_ds_reg[1]_0 ,
    buf_rst,
    \shift_reg[1] ,
    alig_deb_ila,
    \is_a_ds_reg[1]_0 ,
    \is_a_ds_reg[3]_2 ,
    \is_a_ds_reg[2]_1 ,
    \err_ds_reg[2] ,
    \is_r_ds_reg[1]_0 ,
    data_d,
    \shift_reg[0] ,
    \shift_reg[1]_0 ,
    active_lanes,
    all_sta_i_3,
    resync_trig_r_i_2,
    \is_f_ds_reg[3]_0 ,
    is_f_ds16_in,
    is_f_ds14_in,
    is_f_ds12_in,
    sta_ds_reg_1);
  output [0:0]D;
  output [23:0]comma_data;
  output [0:0]\inv_ds_reg[3]_0 ;
  output [1:0]\inv_ds_reg[3]_1 ;
  output [0:0]\inv_ds_reg[3]_2 ;
  output [0:0]\shift_r_reg[0] ;
  output [1:0]p_0_in__1;
  output started_data0;
  output start_data__5;
  output [0:0]\is_k_ds_reg[3]_0 ;
  output [1:0]\is_k_ds_reg[2]_0 ;
  output [1:0]\is_q_ds_reg[2]_0 ;
  output \is_q_ds_reg[3]_0 ;
  output \is_q_ds_reg[1]_0 ;
  output \is_q_ds_reg[2]_1 ;
  output [1:0]\is_r_ds_reg[2]_0 ;
  output [0:0]\is_r_ds_reg[3]_0 ;
  output [1:0]\is_a_ds_reg[2]_0 ;
  output [0:0]\is_a_ds_reg[3]_0 ;
  output [15:0]\data_d1_reg[7] ;
  output [1:0]\char_d1_reg[0] ;
  output [0:0]\is_a_ds_reg[3]_1 ;
  output [0:0]\is_r_ds_reg[3]_1 ;
  output \is_k_ds_reg[2]_1 ;
  output started_ila0;
  output start_ila__1;
  output [3:0]\FSM_sequential_state_reg[3] ;
  output [0:0]\is_q_ds_reg[0]_0 ;
  output \data_d1_reg[10] ;
  output \data_d1_reg[26] ;
  output \data_d1_reg[18] ;
  output \data_d1_reg[20] ;
  output \data_d1_reg[28] ;
  output [7:0]\data_us_r_reg[23]_0 ;
  output \rx_cfg_lanes_in_use_reg[4] ;
  output [0:0]lane_sta;
  output sta_ds_reg_0;
  output started_data_reg;
  output \is_k_ds_reg[2]_2 ;
  output \shift_r_reg[0]_0 ;
  output buf_rst_reg;
  output \is_q_ds_reg[0]_1 ;
  input [0:0]SR;
  input clk;
  input [0:0]\inv_ds_reg[3]_3 ;
  input [31:0]Q;
  input [3:0]\FSM_sequential_state_reg[0] ;
  input [0:0]\err_ds_reg[0] ;
  input [1:0]shift_mux__1;
  input [2:0]\inv_ds_reg[2]_0 ;
  input [2:0]\inv_ds_reg[2]_1 ;
  input [1:0]p_0_in;
  input \offs_out_reg[0] ;
  input support_lane_sync;
  input alig_deb_data;
  input started_data_reg_0;
  input \offs_out_reg[1] ;
  input \offs_out_reg[1]_0 ;
  input [3:0]\is_k_ds_reg[3]_1 ;
  input [1:0]comma_is_q;
  input [0:0]comma_is_r__0;
  input [0:0]\is_r_reg[1] ;
  input [0:0]comma_is_a__0;
  input [0:0]\is_a_reg[1] ;
  input [0:0]\alig_ds_reg[1] ;
  input [0:0]\alig_ds_reg[1]_0 ;
  input buf_rst;
  input \shift_reg[1] ;
  input alig_deb_ila;
  input \is_a_ds_reg[1]_0 ;
  input \is_a_ds_reg[3]_2 ;
  input \is_a_ds_reg[2]_1 ;
  input [2:0]\err_ds_reg[2] ;
  input \is_r_ds_reg[1]_0 ;
  input [7:0]data_d;
  input \shift_reg[0] ;
  input \shift_reg[1]_0 ;
  input [2:0]active_lanes;
  input [1:0]all_sta_i_3;
  input [0:0]resync_trig_r_i_2;
  input [2:0]\is_f_ds_reg[3]_0 ;
  input is_f_ds16_in;
  input is_f_ds14_in;
  input is_f_ds12_in;
  input sta_ds_reg_1;

  wire [0:0]D;
  wire \FSM_sequential_state[0]_i_2__3_n_0 ;
  wire \FSM_sequential_state[0]_i_3__3_n_0 ;
  wire \FSM_sequential_state[0]_i_4__3_n_0 ;
  wire \FSM_sequential_state[0]_i_6__3_n_0 ;
  wire \FSM_sequential_state[0]_i_7__3_n_0 ;
  wire \FSM_sequential_state[1]_i_4__3_n_0 ;
  wire \FSM_sequential_state[1]_i_5__3_n_0 ;
  wire \FSM_sequential_state[1]_i_6__3_n_0 ;
  wire \FSM_sequential_state[1]_i_7__3_n_0 ;
  wire \FSM_sequential_state[2]_i_4__3_n_0 ;
  wire \FSM_sequential_state[2]_i_5__3_n_0 ;
  wire \FSM_sequential_state[2]_i_6__3_n_0 ;
  wire \FSM_sequential_state[2]_i_7__3_n_0 ;
  wire \FSM_sequential_state[3]_i_4__3_n_0 ;
  wire \FSM_sequential_state[3]_i_5__3_n_0 ;
  wire \FSM_sequential_state[3]_i_6__3_n_0 ;
  wire \FSM_sequential_state[3]_i_7__3_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_i_5__3_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2__3_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_3__3_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_2__3_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_3__3_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[3] ;
  wire \FSM_sequential_state_reg[3]_i_2__3_n_0 ;
  wire \FSM_sequential_state_reg[3]_i_3__3_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [2:0]active_lanes;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]\alig_ds_reg[1] ;
  wire [0:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\align_c/alig_ds019_out ;
  wire [0:0]\align_c/alig_ds021_out ;
  wire [0:0]\align_c/err_ds012_out ;
  wire [0:0]\align_c/err_ds04_out ;
  wire [0:0]\align_c/err_ds08_out ;
  wire [0:0]\align_c/shift ;
  wire \align_c/start_data117_out__1 ;
  wire \align_c/start_data14_out__2 ;
  wire \align_c/start_data16_out__2 ;
  wire \align_c/start_ila124_out__0 ;
  wire [1:0]all_sta_i_3;
  wire buf_rst;
  wire buf_rst_reg;
  wire [1:0]\char_d1_reg[0] ;
  wire clk;
  wire [23:0]comma_data;
  wire [3:0]comma_inv;
  wire [2:1]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [6:4]comma_is_e;
  wire [3:1]comma_is_f;
  wire [2:0]comma_is_k;
  wire [1:0]comma_is_q;
  wire [2:1]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire [7:0]data_d;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[20] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[28] ;
  wire [15:0]\data_d1_reg[7] ;
  wire [7:0]\data_us_r_reg[23]_0 ;
  wire [0:0]\err_ds_reg[0] ;
  wire [2:0]\err_ds_reg[2] ;
  wire [2:0]\inv_ds_reg[2]_0 ;
  wire [2:0]\inv_ds_reg[2]_1 ;
  wire [0:0]\inv_ds_reg[3]_0 ;
  wire [1:0]\inv_ds_reg[3]_1 ;
  wire [0:0]\inv_ds_reg[3]_2 ;
  wire [0:0]\inv_ds_reg[3]_3 ;
  wire is_a_ds110_in;
  wire is_a_ds111_in;
  wire is_a_ds112_in;
  wire \is_a_ds_reg[1]_0 ;
  wire [1:0]\is_a_ds_reg[2]_0 ;
  wire \is_a_ds_reg[2]_1 ;
  wire [0:0]\is_a_ds_reg[3]_0 ;
  wire [0:0]\is_a_ds_reg[3]_1 ;
  wire \is_a_ds_reg[3]_2 ;
  wire [0:0]\is_a_reg[1] ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [2:0]\is_f_ds_reg[3]_0 ;
  wire [1:0]\is_k_ds_reg[2]_0 ;
  wire \is_k_ds_reg[2]_1 ;
  wire \is_k_ds_reg[2]_2 ;
  wire [0:0]\is_k_ds_reg[3]_0 ;
  wire [3:0]\is_k_ds_reg[3]_1 ;
  wire is_q_ds17_in;
  wire is_q_ds18_in;
  wire is_q_ds19_in;
  wire [0:0]\is_q_ds_reg[0]_0 ;
  wire \is_q_ds_reg[0]_1 ;
  wire \is_q_ds_reg[1]_0 ;
  wire [1:0]\is_q_ds_reg[2]_0 ;
  wire \is_q_ds_reg[2]_1 ;
  wire \is_q_ds_reg[3]_0 ;
  wire is_r_ds113_in;
  wire is_r_ds114_in;
  wire is_r_ds115_in;
  wire \is_r_ds[1]_i_1__3_n_0 ;
  wire \is_r_ds[2]_i_1__3_n_0 ;
  wire \is_r_ds[3]_i_1__3_n_0 ;
  wire \is_r_ds_reg[1]_0 ;
  wire [1:0]\is_r_ds_reg[2]_0 ;
  wire [0:0]\is_r_ds_reg[3]_0 ;
  wire [0:0]\is_r_ds_reg[3]_1 ;
  wire [0:0]\is_r_reg[1] ;
  wire k4_ds_i_2__3_n_0;
  wire k4_ds_i_3__3_n_0;
  wire [0:0]lane_sta;
  wire \offs_out_reg[0] ;
  wire \offs_out_reg[1] ;
  wire \offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [1:0]p_0_in__1;
  wire [0:0]resync_trig_r_i_2;
  wire \rx_cfg_lanes_in_use_reg[4] ;
  wire \shift[0]_i_2__3_n_0 ;
  wire \shift[0]_i_3__3_n_0 ;
  wire \shift[1]_i_2__3_n_0 ;
  wire [1:0]shift_mux__1;
  wire \shift_r[1]_i_2__3_n_0 ;
  wire [0:0]\shift_r_reg[0] ;
  wire \shift_r_reg[0]_0 ;
  wire \shift_reg[0] ;
  wire \shift_reg[1] ;
  wire \shift_reg[1]_0 ;
  wire sta_ds09_out;
  wire sta_ds0__6;
  wire sta_ds1;
  wire sta_ds_i_1__3_n_0;
  wire sta_ds_i_4__3_n_0;
  wire sta_ds_reg_0;
  wire sta_ds_reg_1;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_i_3__3_n_0;
  wire started_data_i_6__3_n_0;
  wire started_data_reg;
  wire started_data_reg_0;
  wire started_ila0;
  wire support_lane_sync;
  wire val_ds_i_8__3_n_0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(\FSM_sequential_state[0]_i_2__3_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3__3_n_0 ),
        .I2(\FSM_sequential_state_reg[0] [3]),
        .I3(\FSM_sequential_state[0]_i_4__3_n_0 ),
        .I4(\FSM_sequential_state_reg[0] [2]),
        .I5(\FSM_sequential_state_reg[0]_i_5__3_n_0 ),
        .O(\FSM_sequential_state_reg[3] [0]));
  LUT5 #(
    .INIT(32'h00003037)) 
    \FSM_sequential_state[0]_i_2__3 
       (.I0(comma_inv[1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h002000F009BF90FF)) 
    \FSM_sequential_state[0]_i_3__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0104052FF)) 
    \FSM_sequential_state[0]_i_4__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(comma_inv[3]),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h2E002E00AFFFAF00)) 
    \FSM_sequential_state[0]_i_6__3 
       (.I0(comma_inv[3]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(D),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h0404174F)) 
    \FSM_sequential_state[0]_i_7__3 
       (.I0(\FSM_sequential_state_reg[0] [0]),
        .I1(comma_inv[3]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h0006044206402CC0)) 
    \FSM_sequential_state[1]_i_4__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[3]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000400044220)) 
    \FSM_sequential_state[1]_i_5__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h000E020002019640)) 
    \FSM_sequential_state[1]_i_6__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h00001446)) 
    \FSM_sequential_state[1]_i_7__3 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[1]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h0460420E466A2280)) 
    \FSM_sequential_state[2]_i_4__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[0]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h00040442044B4640)) 
    \FSM_sequential_state[2]_i_5__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[2]),
        .I4(comma_inv[3]),
        .I5(comma_inv[1]),
        .O(\FSM_sequential_state[2]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h000909992B1194F0)) 
    \FSM_sequential_state[2]_i_6__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[2]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h00002120)) 
    \FSM_sequential_state[2]_i_7__3 
       (.I0(comma_inv[1]),
        .I1(comma_inv[0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[2]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h04426008004A0460)) 
    \FSM_sequential_state[3]_i_4__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h0004044000060480)) 
    \FSM_sequential_state[3]_i_5__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h0020001E009B9D00)) 
    \FSM_sequential_state[3]_i_6__3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[3]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h00004016)) 
    \FSM_sequential_state[3]_i_7__3 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[3]_i_7__3_n_0 ));
  MUXF7 \FSM_sequential_state_reg[0]_i_5__3 
       (.I0(\FSM_sequential_state[0]_i_6__3_n_0 ),
        .I1(\FSM_sequential_state[0]_i_7__3_n_0 ),
        .O(\FSM_sequential_state_reg[0]_i_5__3_n_0 ),
        .S(\FSM_sequential_state_reg[0] [1]));
  MUXF8 \FSM_sequential_state_reg[1]_i_1__3 
       (.I0(\FSM_sequential_state_reg[1]_i_2__3_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_i_3__3_n_0 ),
        .O(\FSM_sequential_state_reg[3] [1]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[1]_i_2__3 
       (.I0(\FSM_sequential_state[1]_i_4__3_n_0 ),
        .I1(\FSM_sequential_state[1]_i_5__3_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_2__3_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[1]_i_3__3 
       (.I0(\FSM_sequential_state[1]_i_6__3_n_0 ),
        .I1(\FSM_sequential_state[1]_i_7__3_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_3__3_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[2]_i_1__3 
       (.I0(\FSM_sequential_state_reg[2]_i_2__3_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3__3_n_0 ),
        .O(\FSM_sequential_state_reg[3] [2]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[2]_i_2__3 
       (.I0(\FSM_sequential_state[2]_i_4__3_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__3_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_2__3_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[2]_i_3__3 
       (.I0(\FSM_sequential_state[2]_i_6__3_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__3_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_3__3_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[3]_i_1__3 
       (.I0(\FSM_sequential_state_reg[3]_i_2__3_n_0 ),
        .I1(\FSM_sequential_state_reg[3]_i_3__3_n_0 ),
        .O(\FSM_sequential_state_reg[3] [3]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[3]_i_2__3 
       (.I0(\FSM_sequential_state[3]_i_4__3_n_0 ),
        .I1(\FSM_sequential_state[3]_i_5__3_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_2__3_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[3]_i_3__3 
       (.I0(\FSM_sequential_state[3]_i_6__3_n_0 ),
        .I1(\FSM_sequential_state[3]_i_7__3_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_3__3_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[0]_i_1__3 
       (.I0(\is_a_ds_reg[3]_1 ),
        .I1(\alig_ds_reg[1] ),
        .I2(\align_c/alig_ds021_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/alig_ds019_out ),
        .O(\char_d1_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[0]_i_2__3 
       (.I0(comma_is_a[1]),
        .I1(comma_is_f[1]),
        .O(\align_c/alig_ds021_out ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[1]_i_1__3 
       (.I0(\alig_ds_reg[1] ),
        .I1(\alig_ds_reg[1]_0 ),
        .I2(\align_c/alig_ds019_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_1 ),
        .O(\char_d1_reg[0] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[1]_i_2__3 
       (.I0(comma_is_a[2]),
        .I1(comma_is_f[2]),
        .O(\align_c/alig_ds019_out ));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[2]_i_2__3 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_f[3]),
        .O(\is_a_ds_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h22F2)) 
    all_sta_i_4
       (.I0(active_lanes[1]),
        .I1(lane_sta),
        .I2(active_lanes[2]),
        .I3(all_sta_i_3[1]),
        .O(\rx_cfg_lanes_in_use_reg[4] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__7 
       (.I0(comma_data[16]),
        .I1(Q[0]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[8]),
        .O(\data_d1_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__7 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(comma_data[10]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[18]),
        .O(\data_d1_reg[7] [10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__7 
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(comma_data[11]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[19]),
        .O(\data_d1_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__7 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(comma_data[12]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[20]),
        .O(\data_d1_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__7 
       (.I0(Q[5]),
        .I1(Q[13]),
        .I2(comma_data[13]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[21]),
        .O(\data_d1_reg[7] [13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__7 
       (.I0(Q[6]),
        .I1(Q[14]),
        .I2(comma_data[14]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[22]),
        .O(\data_d1_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__7 
       (.I0(Q[7]),
        .I1(Q[15]),
        .I2(comma_data[15]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[23]),
        .O(\data_d1_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__7 
       (.I0(comma_data[17]),
        .I1(Q[1]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[9]),
        .O(\data_d1_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__8 
       (.I0(comma_data[8]),
        .I1(comma_data[16]),
        .I2(data_d[0]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[0]),
        .O(\data_us_r_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__8 
       (.I0(comma_data[9]),
        .I1(comma_data[17]),
        .I2(data_d[1]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[1]),
        .O(\data_us_r_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__8 
       (.I0(comma_data[10]),
        .I1(comma_data[18]),
        .I2(data_d[2]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[2]),
        .O(\data_us_r_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__8 
       (.I0(comma_data[11]),
        .I1(comma_data[19]),
        .I2(data_d[3]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[3]),
        .O(\data_us_r_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__8 
       (.I0(comma_data[12]),
        .I1(comma_data[20]),
        .I2(data_d[4]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[4]),
        .O(\data_us_r_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__8 
       (.I0(comma_data[13]),
        .I1(comma_data[21]),
        .I2(data_d[5]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[5]),
        .O(\data_us_r_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__7 
       (.I0(comma_data[18]),
        .I1(Q[2]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[10]),
        .O(\data_d1_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__8 
       (.I0(comma_data[14]),
        .I1(comma_data[22]),
        .I2(data_d[6]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[6]),
        .O(\data_us_r_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_2__3 
       (.I0(comma_data[15]),
        .I1(comma_data[23]),
        .I2(data_d[7]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[7]),
        .O(\data_us_r_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__7 
       (.I0(comma_data[19]),
        .I1(Q[3]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[11]),
        .O(\data_d1_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__7 
       (.I0(comma_data[20]),
        .I1(Q[4]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[12]),
        .O(\data_d1_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__7 
       (.I0(comma_data[21]),
        .I1(Q[5]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[13]),
        .O(\data_d1_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__7 
       (.I0(comma_data[22]),
        .I1(Q[6]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[14]),
        .O(\data_d1_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__7 
       (.I0(comma_data[23]),
        .I1(Q[7]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[15]),
        .O(\data_d1_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(comma_data[8]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[16]),
        .O(\data_d1_reg[7] [8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__7 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(comma_data[9]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[17]),
        .O(\data_d1_reg[7] [9]));
  FDRE \data_us_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(comma_data[2]),
        .R(1'b0));
  FDRE \data_us_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(comma_data[3]),
        .R(1'b0));
  FDRE \data_us_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(comma_data[4]),
        .R(1'b0));
  FDRE \data_us_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(comma_data[5]),
        .R(1'b0));
  FDRE \data_us_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(comma_data[6]),
        .R(1'b0));
  FDRE \data_us_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(comma_data[7]),
        .R(1'b0));
  FDRE \data_us_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(comma_data[8]),
        .R(1'b0));
  FDRE \data_us_r_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(comma_data[9]),
        .R(1'b0));
  FDRE \data_us_r_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(comma_data[10]),
        .R(1'b0));
  FDRE \data_us_r_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(comma_data[11]),
        .R(1'b0));
  FDRE \data_us_r_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(comma_data[12]),
        .R(1'b0));
  FDRE \data_us_r_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(comma_data[13]),
        .R(1'b0));
  FDRE \data_us_r_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(comma_data[14]),
        .R(1'b0));
  FDRE \data_us_r_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(comma_data[15]),
        .R(1'b0));
  FDRE \data_us_r_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(comma_data[16]),
        .R(1'b0));
  FDRE \data_us_r_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(comma_data[17]),
        .R(1'b0));
  FDRE \data_us_r_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(comma_data[18]),
        .R(1'b0));
  FDRE \data_us_r_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(comma_data[19]),
        .R(1'b0));
  FDRE \data_us_r_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(comma_data[20]),
        .R(1'b0));
  FDRE \data_us_r_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(comma_data[21]),
        .R(1'b0));
  FDRE \data_us_r_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(comma_data[22]),
        .R(1'b0));
  FDRE \data_us_r_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(comma_data[23]),
        .R(1'b0));
  FDRE \data_us_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(comma_data[0]),
        .R(1'b0));
  FDRE \data_us_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(comma_data[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[0]_i_1__3 
       (.I0(\align_c/err_ds04_out ),
        .I1(\err_ds_reg[0] ),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out ),
        .O(\inv_ds_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_2__3 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [0]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\align_c/err_ds04_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_4__3 
       (.I0(comma_inv[1]),
        .I1(comma_is_k[1]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[1]),
        .I4(comma_is_r[1]),
        .I5(\is_q_ds_reg[1]_0 ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_5__3 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\align_c/err_ds08_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_4__3 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [1]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\inv_ds_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_5__3 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [1]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[2]_i_4__3 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [2]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \err_ds[3]_i_10__3 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(comma_is_r[2]),
        .I3(comma_is_k[1]),
        .I4(comma_is_k[0]),
        .I5(comma_is_r[1]),
        .O(\is_k_ds_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00707070)) 
    \err_ds[3]_i_11__3 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_k[2]),
        .I2(\shift_r[1]_i_2__3_n_0 ),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_r__0),
        .O(\is_r_ds_reg[3]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[0]_i_1__3 
       (.I0(\inv_ds_reg[2]_0 [0]),
        .I1(\inv_ds_reg[2]_1 [0]),
        .O(comma_is_e[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[1]_i_1__3 
       (.I0(\inv_ds_reg[2]_0 [1]),
        .I1(\inv_ds_reg[2]_1 [1]),
        .O(comma_is_e[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[2]_i_1__3 
       (.I0(\inv_ds_reg[2]_0 [2]),
        .I1(\inv_ds_reg[2]_1 [2]),
        .O(comma_is_e[6]));
  FDRE \inv_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[4]),
        .Q(comma_inv[0]),
        .R(1'b0));
  FDRE \inv_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[5]),
        .Q(comma_inv[1]),
        .R(1'b0));
  FDRE \inv_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[6]),
        .Q(comma_inv[2]),
        .R(1'b0));
  FDRE \inv_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\inv_ds_reg[3]_3 ),
        .Q(comma_inv[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[0]_i_1__3 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_a__0),
        .I2(comma_is_a[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[2]),
        .O(\is_a_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[1]_i_1__3 
       (.I0(comma_is_a__0),
        .I1(\is_a_reg[1] ),
        .I2(comma_is_a[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_0 ),
        .O(\is_a_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[1]_i_1__3 
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\is_a_ds_reg[1]_0 ),
        .O(is_a_ds110_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[2]_i_1__3 
       (.I0(Q[16]),
        .I1(Q[22]),
        .I2(Q[17]),
        .I3(Q[23]),
        .I4(\is_a_ds_reg[2]_1 ),
        .O(is_a_ds111_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[3]_i_1__3 
       (.I0(Q[24]),
        .I1(Q[30]),
        .I2(Q[25]),
        .I3(Q[31]),
        .I4(\is_a_ds_reg[3]_2 ),
        .O(is_a_ds112_in));
  FDRE \is_a_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds110_in),
        .Q(comma_is_a[1]),
        .R(\is_r_ds[1]_i_1__3_n_0 ));
  FDRE \is_a_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds111_in),
        .Q(comma_is_a[2]),
        .R(\is_r_ds[2]_i_1__3_n_0 ));
  FDRE \is_a_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds112_in),
        .Q(\is_a_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__3_n_0 ));
  FDRE \is_f_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds12_in),
        .Q(comma_is_f[1]),
        .R(\is_r_ds[1]_i_1__3_n_0 ));
  FDRE \is_f_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds14_in),
        .Q(comma_is_f[2]),
        .R(\is_r_ds[2]_i_1__3_n_0 ));
  FDRE \is_f_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds16_in),
        .Q(comma_is_f[3]),
        .R(\is_r_ds[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[0]_i_1__3 
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[2]),
        .O(\is_k_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[1]_i_1__3 
       (.I0(\is_k_ds_reg[3]_1 [0]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(comma_is_k[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(\is_k_ds_reg[2]_0 [1]));
  FDRE \is_k_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [0]),
        .Q(comma_is_k[0]),
        .R(1'b0));
  FDRE \is_k_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [1]),
        .Q(comma_is_k[1]),
        .R(1'b0));
  FDRE \is_k_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [2]),
        .Q(comma_is_k[2]),
        .R(1'b0));
  FDRE \is_k_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [3]),
        .Q(\is_k_ds_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[0]_i_1__3 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(comma_is_q[0]),
        .I2(\is_q_ds_reg[1]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\is_q_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[1]_i_1__3 
       (.I0(comma_is_q[0]),
        .I1(comma_is_q[1]),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\is_q_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[1]_i_1__3 
       (.I0(Q[13]),
        .I1(Q[8]),
        .I2(Q[14]),
        .I3(Q[9]),
        .I4(\data_d1_reg[10] ),
        .O(is_q_ds17_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[1]_i_2__3 
       (.I0(Q[10]),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\data_d1_reg[10] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[2]_i_1__3 
       (.I0(Q[21]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[17]),
        .I4(\data_d1_reg[18] ),
        .O(is_q_ds18_in));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[2]_i_2__3 
       (.I0(Q[18]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[19]),
        .O(\data_d1_reg[18] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[3]_i_1__3 
       (.I0(Q[29]),
        .I1(Q[24]),
        .I2(Q[30]),
        .I3(Q[25]),
        .I4(\data_d1_reg[26] ),
        .O(is_q_ds19_in));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[3]_i_2__3 
       (.I0(Q[26]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[27]),
        .O(\data_d1_reg[26] ));
  FDRE \is_q_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_q[0]),
        .Q(\is_q_ds_reg[0]_0 ),
        .R(1'b0));
  FDRE \is_q_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds17_in),
        .Q(\is_q_ds_reg[1]_0 ),
        .R(\is_r_ds[1]_i_1__3_n_0 ));
  FDRE \is_q_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds18_in),
        .Q(\is_q_ds_reg[2]_1 ),
        .R(\is_r_ds[2]_i_1__3_n_0 ));
  FDRE \is_q_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds19_in),
        .Q(\is_q_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[0]_i_1__3 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[2]),
        .O(\is_r_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[1]_i_1__3 
       (.I0(comma_is_r__0),
        .I1(\is_r_reg[1] ),
        .I2(comma_is_r[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_r_ds_reg[3]_0 ),
        .O(\is_r_ds_reg[2]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[1]_i_1__3 
       (.I0(\is_f_ds_reg[3]_0 [0]),
        .O(\is_r_ds[1]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[1]_i_2__3 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\is_r_ds_reg[1]_0 ),
        .O(is_r_ds113_in));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[2]_i_1__3 
       (.I0(\is_f_ds_reg[3]_0 [1]),
        .O(\is_r_ds[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[2]_i_2__3 
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(\data_d1_reg[20] ),
        .O(is_r_ds114_in));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[2]_i_3__3 
       (.I0(Q[20]),
        .I1(Q[16]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(\data_d1_reg[20] ));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[3]_i_1__3 
       (.I0(\is_f_ds_reg[3]_0 [2]),
        .O(\is_r_ds[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[3]_i_2__3 
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(\data_d1_reg[28] ),
        .O(is_r_ds115_in));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[3]_i_3__3 
       (.I0(Q[28]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\data_d1_reg[28] ));
  FDRE \is_r_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds113_in),
        .Q(comma_is_r[1]),
        .R(\is_r_ds[1]_i_1__3_n_0 ));
  FDRE \is_r_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds114_in),
        .Q(comma_is_r[2]),
        .R(\is_r_ds[2]_i_1__3_n_0 ));
  FDRE \is_r_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds115_in),
        .Q(\is_r_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAC8)) 
    k4_ds_i_2__3
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(comma_is_k[0]),
        .I4(k4_ds_i_3__3_n_0),
        .O(k4_ds_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h055555553FFFFFFF)) 
    k4_ds_i_3__3
       (.I0(comma_is_k[2]),
        .I1(\is_k_ds_reg[3]_1 [3]),
        .I2(\is_k_ds_reg[3]_1 [2]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(\is_k_ds_reg[3]_1 [1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(k4_ds_i_3__3_n_0));
  FDRE k4_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(k4_ds_i_2__3_n_0),
        .Q(D),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \offs_out[0]_i_1__3 
       (.I0(p_0_in__1[0]),
        .I1(p_0_in[0]),
        .O(\shift_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    offs_val_i_1__3
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    rdy_us_i_2__3
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(\shift_r[1]_i_2__3_n_0 ),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(start_ila__1));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    resync_trig_r_i_5
       (.I0(lane_sta),
        .I1(active_lanes[1]),
        .I2(D),
        .I3(all_sta_i_3[0]),
        .I4(active_lanes[0]),
        .I5(resync_trig_r_i_2),
        .O(sta_ds_reg_0));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    \shift[0]_i_1__3 
       (.I0(\is_q_ds_reg[0]_0 ),
        .I1(\is_q_ds_reg[1]_0 ),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(\shift[0]_i_2__3_n_0 ),
        .I4(\shift[0]_i_3__3_n_0 ),
        .I5(\shift_reg[0] ),
        .O(\is_q_ds_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[0]_i_2__3 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(buf_rst),
        .O(\shift[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \shift[0]_i_3__3 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\is_q_ds_reg[1]_0 ),
        .I4(\is_q_ds_reg[0]_0 ),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\shift[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h4444454500000100)) 
    \shift[1]_i_1__3 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\shift[1]_i_2__3_n_0 ),
        .I4(\is_q_ds_reg[2]_1 ),
        .I5(\shift_reg[1]_0 ),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[1]_i_2__3 
       (.I0(\is_q_ds_reg[1]_0 ),
        .I1(\is_q_ds_reg[0]_0 ),
        .O(\shift[1]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_r[0]_i_1__3 
       (.I0(\align_c/shift ),
        .I1(started_ila0),
        .I2(p_0_in[0]),
        .O(\shift_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2A2A2A)) 
    \shift_r[0]_i_2__3 
       (.I0(sta_ds1),
        .I1(comma_is_k[1]),
        .I2(comma_is_r[2]),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .I5(\align_c/start_ila124_out__0 ),
        .O(\align_c/shift ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFFFFFFF)) 
    \shift_r[0]_i_3__3 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__3_n_0 ),
        .I3(comma_is_r__0),
        .I4(\is_k_ds_reg[3]_0 ),
        .I5(support_lane_sync),
        .O(started_ila0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[0]_i_4__3 
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .O(sta_ds1));
  LUT6 #(
    .INIT(64'h0077007000700070)) 
    \shift_r[1]_i_1__3 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__3_n_0 ),
        .I3(\align_c/start_ila124_out__0 ),
        .I4(support_lane_sync),
        .I5(p_0_in[1]),
        .O(\is_k_ds_reg[2]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shift_r[1]_i_2__3 
       (.I0(comma_is_k[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r[1]),
        .I3(comma_is_k[0]),
        .O(\shift_r[1]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[1]_i_3__3 
       (.I0(comma_is_r__0),
        .I1(\is_k_ds_reg[3]_0 ),
        .O(\align_c/start_ila124_out__0 ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    sta_ds_i_1__3
       (.I0(sta_ds0__6),
        .I1(support_lane_sync),
        .I2(sta_ds09_out),
        .I3(sta_ds_reg_1),
        .I4(lane_sta),
        .O(sta_ds_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    sta_ds_i_2__3
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_r__0),
        .I4(sta_ds_i_4__3_n_0),
        .O(sta_ds0__6));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h3FFFBBFA)) 
    sta_ds_i_3__3
       (.I0(comma_is_k[0]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[2]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[1]),
        .O(sta_ds09_out));
  LUT4 #(
    .INIT(16'hF888)) 
    sta_ds_i_4__3
       (.I0(comma_is_r[2]),
        .I1(comma_is_k[1]),
        .I2(\is_r_ds_reg[3]_0 ),
        .I3(comma_is_k[2]),
        .O(sta_ds_i_4__3_n_0));
  FDRE sta_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(sta_ds_i_1__3_n_0),
        .Q(lane_sta),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    started_data_i_1__3
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    started_data_i_2__3
       (.I0(started_data_i_3__3_n_0),
        .I1(started_data_reg_0),
        .I2(support_lane_sync),
        .I3(\align_c/start_data16_out__2 ),
        .I4(started_data_i_6__3_n_0),
        .I5(\align_c/start_data14_out__2 ),
        .O(start_data__5));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h44F40000)) 
    started_data_i_3__3
       (.I0(comma_is_r__0),
        .I1(\is_a_ds_reg[3]_0 ),
        .I2(comma_is_a__0),
        .I3(\is_r_reg[1] ),
        .I4(alig_deb_ila),
        .O(started_data_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_5__3
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_k[0]),
        .I4(\is_k_ds_reg[3]_1 [0]),
        .O(\align_c/start_data16_out__2 ));
  LUT6 #(
    .INIT(64'h4C00400000000000)) 
    started_data_i_6__3
       (.I0(\is_k_ds_reg[3]_1 [2]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(comma_is_k[1]),
        .I5(comma_is_k[2]),
        .O(started_data_i_6__3_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_7__3
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_1 [2]),
        .I4(\is_k_ds_reg[3]_1 [3]),
        .O(\align_c/start_data14_out__2 ));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    val_ds_i_2__3
       (.I0(\offs_out_reg[1] ),
        .I1(\offs_out_reg[1]_0 ),
        .I2(support_lane_sync),
        .I3(\align_c/start_data14_out__2 ),
        .I4(started_data_i_6__3_n_0),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[1]));
  LUT6 #(
    .INIT(64'h101010101F1F1F10)) 
    val_ds_i_3__3
       (.I0(\align_c/start_data117_out__1 ),
        .I1(\offs_out_reg[0] ),
        .I2(support_lane_sync),
        .I3(val_ds_i_8__3_n_0),
        .I4(\align_c/start_data14_out__2 ),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h20)) 
    val_ds_i_6__3
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(alig_deb_ila),
        .O(\align_c/start_data117_out__1 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    val_ds_i_8__3
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(val_ds_i_8__3_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_comma_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_comma_32_55
   (D,
    comma_data,
    \inv_ds_reg[3]_0 ,
    \inv_ds_reg[3]_1 ,
    \inv_ds_reg[3]_2 ,
    \shift_r_reg[0] ,
    p_0_in__1,
    started_data0,
    start_data__5,
    \is_k_ds_reg[3]_0 ,
    \is_k_ds_reg[2]_0 ,
    \is_q_ds_reg[2]_0 ,
    \is_q_ds_reg[3]_0 ,
    \is_q_ds_reg[1]_0 ,
    \is_q_ds_reg[2]_1 ,
    \is_r_ds_reg[2]_0 ,
    \is_r_ds_reg[3]_0 ,
    \is_a_ds_reg[2]_0 ,
    \is_a_ds_reg[3]_0 ,
    \data_d1_reg[7] ,
    \char_d1_reg[0] ,
    \is_a_ds_reg[3]_1 ,
    \is_r_ds_reg[3]_1 ,
    \is_k_ds_reg[2]_1 ,
    started_ila0,
    start_ila__1,
    \FSM_sequential_state_reg[3] ,
    \is_q_ds_reg[0]_0 ,
    \data_d1_reg[10] ,
    \data_d1_reg[26] ,
    \data_d1_reg[18] ,
    \data_d1_reg[20] ,
    \data_d1_reg[28] ,
    \data_us_r_reg[23]_0 ,
    cgs_req0,
    resync_trig,
    sta_ds_reg_0,
    resync_reg,
    started_data_reg,
    \is_k_ds_reg[2]_2 ,
    \shift_r_reg[0]_0 ,
    buf_rst_reg,
    \is_q_ds_reg[0]_1 ,
    SR,
    clk,
    \inv_ds_reg[3]_3 ,
    Q,
    \FSM_sequential_state_reg[0] ,
    \err_ds_reg[0] ,
    shift_mux__1,
    \inv_ds_reg[2]_0 ,
    \inv_ds_reg[2]_1 ,
    p_0_in,
    \offs_out_reg[0] ,
    support_lane_sync,
    alig_deb_data,
    started_data_reg_0,
    \offs_out_reg[1] ,
    \offs_out_reg[1]_0 ,
    \is_k_ds_reg[3]_1 ,
    comma_is_q,
    comma_is_r__0,
    \is_r_reg[1] ,
    comma_is_a__0,
    \is_a_reg[1] ,
    \alig_ds_reg[1] ,
    \alig_ds_reg[1]_0 ,
    buf_rst,
    \shift_reg[1] ,
    alig_deb_ila,
    \is_a_ds_reg[1]_0 ,
    \is_a_ds_reg[3]_2 ,
    \is_a_ds_reg[2]_1 ,
    \err_ds_reg[2] ,
    \is_r_ds_reg[1]_0 ,
    data_d,
    \shift_reg[0] ,
    \shift_reg[1]_0 ,
    resync_trig_r,
    resync_trig_r_reg,
    resync_trig_r_reg_0,
    all_sta,
    resync_trig_r_reg_1,
    resync_trig_r_reg_2,
    active_lanes,
    resync_trig_r_reg_3,
    resync_trig_r_reg_4,
    syncn0,
    resync,
    \is_f_ds_reg[3]_0 ,
    is_f_ds16_in,
    is_f_ds14_in,
    is_f_ds12_in,
    sta_ds_reg_1);
  output [0:0]D;
  output [23:0]comma_data;
  output [0:0]\inv_ds_reg[3]_0 ;
  output [1:0]\inv_ds_reg[3]_1 ;
  output [0:0]\inv_ds_reg[3]_2 ;
  output [0:0]\shift_r_reg[0] ;
  output [1:0]p_0_in__1;
  output started_data0;
  output start_data__5;
  output [0:0]\is_k_ds_reg[3]_0 ;
  output [1:0]\is_k_ds_reg[2]_0 ;
  output [1:0]\is_q_ds_reg[2]_0 ;
  output \is_q_ds_reg[3]_0 ;
  output \is_q_ds_reg[1]_0 ;
  output \is_q_ds_reg[2]_1 ;
  output [1:0]\is_r_ds_reg[2]_0 ;
  output [0:0]\is_r_ds_reg[3]_0 ;
  output [1:0]\is_a_ds_reg[2]_0 ;
  output [0:0]\is_a_ds_reg[3]_0 ;
  output [15:0]\data_d1_reg[7] ;
  output [1:0]\char_d1_reg[0] ;
  output [0:0]\is_a_ds_reg[3]_1 ;
  output [0:0]\is_r_ds_reg[3]_1 ;
  output \is_k_ds_reg[2]_1 ;
  output started_ila0;
  output start_ila__1;
  output [3:0]\FSM_sequential_state_reg[3] ;
  output [0:0]\is_q_ds_reg[0]_0 ;
  output \data_d1_reg[10] ;
  output \data_d1_reg[26] ;
  output \data_d1_reg[18] ;
  output \data_d1_reg[20] ;
  output \data_d1_reg[28] ;
  output [7:0]\data_us_r_reg[23]_0 ;
  output cgs_req0;
  output resync_trig;
  output sta_ds_reg_0;
  output resync_reg;
  output started_data_reg;
  output \is_k_ds_reg[2]_2 ;
  output \shift_r_reg[0]_0 ;
  output buf_rst_reg;
  output \is_q_ds_reg[0]_1 ;
  input [0:0]SR;
  input clk;
  input [0:0]\inv_ds_reg[3]_3 ;
  input [31:0]Q;
  input [3:0]\FSM_sequential_state_reg[0] ;
  input [0:0]\err_ds_reg[0] ;
  input [1:0]shift_mux__1;
  input [2:0]\inv_ds_reg[2]_0 ;
  input [2:0]\inv_ds_reg[2]_1 ;
  input [1:0]p_0_in;
  input \offs_out_reg[0] ;
  input support_lane_sync;
  input alig_deb_data;
  input started_data_reg_0;
  input \offs_out_reg[1] ;
  input \offs_out_reg[1]_0 ;
  input [3:0]\is_k_ds_reg[3]_1 ;
  input [1:0]comma_is_q;
  input [0:0]comma_is_r__0;
  input [0:0]\is_r_reg[1] ;
  input [0:0]comma_is_a__0;
  input [0:0]\is_a_reg[1] ;
  input [0:0]\alig_ds_reg[1] ;
  input [0:0]\alig_ds_reg[1]_0 ;
  input buf_rst;
  input \shift_reg[1] ;
  input alig_deb_ila;
  input \is_a_ds_reg[1]_0 ;
  input \is_a_ds_reg[3]_2 ;
  input \is_a_ds_reg[2]_1 ;
  input [2:0]\err_ds_reg[2] ;
  input \is_r_ds_reg[1]_0 ;
  input [7:0]data_d;
  input \shift_reg[0] ;
  input \shift_reg[1]_0 ;
  input resync_trig_r;
  input resync_trig_r_reg;
  input resync_trig_r_reg_0;
  input all_sta;
  input resync_trig_r_reg_1;
  input resync_trig_r_reg_2;
  input [0:0]active_lanes;
  input resync_trig_r_reg_3;
  input resync_trig_r_reg_4;
  input syncn0;
  input resync;
  input [2:0]\is_f_ds_reg[3]_0 ;
  input is_f_ds16_in;
  input is_f_ds14_in;
  input is_f_ds12_in;
  input sta_ds_reg_1;

  wire [0:0]D;
  wire \FSM_sequential_state[0]_i_2__2_n_0 ;
  wire \FSM_sequential_state[0]_i_3__2_n_0 ;
  wire \FSM_sequential_state[0]_i_4__2_n_0 ;
  wire \FSM_sequential_state[0]_i_6__2_n_0 ;
  wire \FSM_sequential_state[0]_i_7__2_n_0 ;
  wire \FSM_sequential_state[1]_i_4__2_n_0 ;
  wire \FSM_sequential_state[1]_i_5__2_n_0 ;
  wire \FSM_sequential_state[1]_i_6__2_n_0 ;
  wire \FSM_sequential_state[1]_i_7__2_n_0 ;
  wire \FSM_sequential_state[2]_i_4__2_n_0 ;
  wire \FSM_sequential_state[2]_i_5__2_n_0 ;
  wire \FSM_sequential_state[2]_i_6__2_n_0 ;
  wire \FSM_sequential_state[2]_i_7__2_n_0 ;
  wire \FSM_sequential_state[3]_i_4__2_n_0 ;
  wire \FSM_sequential_state[3]_i_5__2_n_0 ;
  wire \FSM_sequential_state[3]_i_6__2_n_0 ;
  wire \FSM_sequential_state[3]_i_7__2_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_i_5__2_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2__2_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_3__2_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_2__2_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_3__2_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[3] ;
  wire \FSM_sequential_state_reg[3]_i_2__2_n_0 ;
  wire \FSM_sequential_state_reg[3]_i_3__2_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [0:0]active_lanes;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]\alig_ds_reg[1] ;
  wire [0:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\align_c/alig_ds019_out ;
  wire [0:0]\align_c/alig_ds021_out ;
  wire [0:0]\align_c/err_ds012_out ;
  wire [0:0]\align_c/err_ds04_out ;
  wire [0:0]\align_c/err_ds08_out ;
  wire [0:0]\align_c/shift ;
  wire \align_c/start_data117_out__1 ;
  wire \align_c/start_data14_out__2 ;
  wire \align_c/start_data16_out__2 ;
  wire \align_c/start_ila124_out__0 ;
  wire all_sta;
  wire buf_rst;
  wire buf_rst_reg;
  wire cgs_req0;
  wire [1:0]\char_d1_reg[0] ;
  wire clk;
  wire [23:0]comma_data;
  wire [3:0]comma_inv;
  wire [2:1]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [6:4]comma_is_e;
  wire [3:1]comma_is_f;
  wire [2:0]comma_is_k;
  wire [1:0]comma_is_q;
  wire [2:1]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire [7:0]data_d;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[20] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[28] ;
  wire [15:0]\data_d1_reg[7] ;
  wire [7:0]\data_us_r_reg[23]_0 ;
  wire [0:0]\err_ds_reg[0] ;
  wire [2:0]\err_ds_reg[2] ;
  wire [2:0]\inv_ds_reg[2]_0 ;
  wire [2:0]\inv_ds_reg[2]_1 ;
  wire [0:0]\inv_ds_reg[3]_0 ;
  wire [1:0]\inv_ds_reg[3]_1 ;
  wire [0:0]\inv_ds_reg[3]_2 ;
  wire [0:0]\inv_ds_reg[3]_3 ;
  wire is_a_ds110_in;
  wire is_a_ds111_in;
  wire is_a_ds112_in;
  wire \is_a_ds_reg[1]_0 ;
  wire [1:0]\is_a_ds_reg[2]_0 ;
  wire \is_a_ds_reg[2]_1 ;
  wire [0:0]\is_a_ds_reg[3]_0 ;
  wire [0:0]\is_a_ds_reg[3]_1 ;
  wire \is_a_ds_reg[3]_2 ;
  wire [0:0]\is_a_reg[1] ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [2:0]\is_f_ds_reg[3]_0 ;
  wire [1:0]\is_k_ds_reg[2]_0 ;
  wire \is_k_ds_reg[2]_1 ;
  wire \is_k_ds_reg[2]_2 ;
  wire [0:0]\is_k_ds_reg[3]_0 ;
  wire [3:0]\is_k_ds_reg[3]_1 ;
  wire is_q_ds17_in;
  wire is_q_ds18_in;
  wire is_q_ds19_in;
  wire [0:0]\is_q_ds_reg[0]_0 ;
  wire \is_q_ds_reg[0]_1 ;
  wire \is_q_ds_reg[1]_0 ;
  wire [1:0]\is_q_ds_reg[2]_0 ;
  wire \is_q_ds_reg[2]_1 ;
  wire \is_q_ds_reg[3]_0 ;
  wire is_r_ds113_in;
  wire is_r_ds114_in;
  wire is_r_ds115_in;
  wire \is_r_ds[1]_i_1__2_n_0 ;
  wire \is_r_ds[2]_i_1__2_n_0 ;
  wire \is_r_ds[3]_i_1__2_n_0 ;
  wire \is_r_ds_reg[1]_0 ;
  wire [1:0]\is_r_ds_reg[2]_0 ;
  wire [0:0]\is_r_ds_reg[3]_0 ;
  wire [0:0]\is_r_ds_reg[3]_1 ;
  wire [0:0]\is_r_reg[1] ;
  wire k4_ds_i_2__2_n_0;
  wire k4_ds_i_3__2_n_0;
  wire \offs_out_reg[0] ;
  wire \offs_out_reg[1] ;
  wire \offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [1:0]p_0_in__1;
  wire resync;
  wire resync_reg;
  wire resync_trig;
  wire resync_trig_r;
  wire resync_trig_r_i_2_n_0;
  wire resync_trig_r_reg;
  wire resync_trig_r_reg_0;
  wire resync_trig_r_reg_1;
  wire resync_trig_r_reg_2;
  wire resync_trig_r_reg_3;
  wire resync_trig_r_reg_4;
  wire \shift[0]_i_2__2_n_0 ;
  wire \shift[0]_i_3__2_n_0 ;
  wire \shift[1]_i_2__2_n_0 ;
  wire [1:0]shift_mux__1;
  wire \shift_r[1]_i_2__2_n_0 ;
  wire [0:0]\shift_r_reg[0] ;
  wire \shift_r_reg[0]_0 ;
  wire \shift_reg[0] ;
  wire \shift_reg[1] ;
  wire \shift_reg[1]_0 ;
  wire sta_ds09_out;
  wire sta_ds0__6;
  wire sta_ds1;
  wire sta_ds_i_1__2_n_0;
  wire sta_ds_i_4__2_n_0;
  wire sta_ds_reg_0;
  wire sta_ds_reg_1;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_i_3__2_n_0;
  wire started_data_i_6__2_n_0;
  wire started_data_reg;
  wire started_data_reg_0;
  wire started_ila0;
  wire support_lane_sync;
  wire syncn0;
  wire val_ds_i_8__2_n_0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(\FSM_sequential_state[0]_i_2__2_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3__2_n_0 ),
        .I2(\FSM_sequential_state_reg[0] [3]),
        .I3(\FSM_sequential_state[0]_i_4__2_n_0 ),
        .I4(\FSM_sequential_state_reg[0] [2]),
        .I5(\FSM_sequential_state_reg[0]_i_5__2_n_0 ),
        .O(\FSM_sequential_state_reg[3] [0]));
  LUT5 #(
    .INIT(32'h00003037)) 
    \FSM_sequential_state[0]_i_2__2 
       (.I0(comma_inv[1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h002000F009BF90FF)) 
    \FSM_sequential_state[0]_i_3__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0104052FF)) 
    \FSM_sequential_state[0]_i_4__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(comma_inv[3]),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h2E002E00AFFFAF00)) 
    \FSM_sequential_state[0]_i_6__2 
       (.I0(comma_inv[3]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(D),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h0404174F)) 
    \FSM_sequential_state[0]_i_7__2 
       (.I0(\FSM_sequential_state_reg[0] [0]),
        .I1(comma_inv[3]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h0006044206402CC0)) 
    \FSM_sequential_state[1]_i_4__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[3]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000400044220)) 
    \FSM_sequential_state[1]_i_5__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h000E020002019640)) 
    \FSM_sequential_state[1]_i_6__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h00001446)) 
    \FSM_sequential_state[1]_i_7__2 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[1]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h0460420E466A2280)) 
    \FSM_sequential_state[2]_i_4__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[0]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h00040442044B4640)) 
    \FSM_sequential_state[2]_i_5__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[2]),
        .I4(comma_inv[3]),
        .I5(comma_inv[1]),
        .O(\FSM_sequential_state[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h000909992B1194F0)) 
    \FSM_sequential_state[2]_i_6__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[2]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h00002120)) 
    \FSM_sequential_state[2]_i_7__2 
       (.I0(comma_inv[1]),
        .I1(comma_inv[0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[2]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h04426008004A0460)) 
    \FSM_sequential_state[3]_i_4__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0004044000060480)) 
    \FSM_sequential_state[3]_i_5__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0020001E009B9D00)) 
    \FSM_sequential_state[3]_i_6__2 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[3]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h00004016)) 
    \FSM_sequential_state[3]_i_7__2 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[3]_i_7__2_n_0 ));
  MUXF7 \FSM_sequential_state_reg[0]_i_5__2 
       (.I0(\FSM_sequential_state[0]_i_6__2_n_0 ),
        .I1(\FSM_sequential_state[0]_i_7__2_n_0 ),
        .O(\FSM_sequential_state_reg[0]_i_5__2_n_0 ),
        .S(\FSM_sequential_state_reg[0] [1]));
  MUXF8 \FSM_sequential_state_reg[1]_i_1__2 
       (.I0(\FSM_sequential_state_reg[1]_i_2__2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_i_3__2_n_0 ),
        .O(\FSM_sequential_state_reg[3] [1]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[1]_i_2__2 
       (.I0(\FSM_sequential_state[1]_i_4__2_n_0 ),
        .I1(\FSM_sequential_state[1]_i_5__2_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_2__2_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[1]_i_3__2 
       (.I0(\FSM_sequential_state[1]_i_6__2_n_0 ),
        .I1(\FSM_sequential_state[1]_i_7__2_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_3__2_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[2]_i_1__2 
       (.I0(\FSM_sequential_state_reg[2]_i_2__2_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3__2_n_0 ),
        .O(\FSM_sequential_state_reg[3] [2]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[2]_i_2__2 
       (.I0(\FSM_sequential_state[2]_i_4__2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__2_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_2__2_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[2]_i_3__2 
       (.I0(\FSM_sequential_state[2]_i_6__2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__2_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_3__2_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[3]_i_1__2 
       (.I0(\FSM_sequential_state_reg[3]_i_2__2_n_0 ),
        .I1(\FSM_sequential_state_reg[3]_i_3__2_n_0 ),
        .O(\FSM_sequential_state_reg[3] [3]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[3]_i_2__2 
       (.I0(\FSM_sequential_state[3]_i_4__2_n_0 ),
        .I1(\FSM_sequential_state[3]_i_5__2_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_2__2_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[3]_i_3__2 
       (.I0(\FSM_sequential_state[3]_i_6__2_n_0 ),
        .I1(\FSM_sequential_state[3]_i_7__2_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_3__2_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[0]_i_1__2 
       (.I0(\is_a_ds_reg[3]_1 ),
        .I1(\alig_ds_reg[1] ),
        .I2(\align_c/alig_ds021_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/alig_ds019_out ),
        .O(\char_d1_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[0]_i_2__2 
       (.I0(comma_is_a[1]),
        .I1(comma_is_f[1]),
        .O(\align_c/alig_ds021_out ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[1]_i_1__2 
       (.I0(\alig_ds_reg[1] ),
        .I1(\alig_ds_reg[1]_0 ),
        .I2(\align_c/alig_ds019_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_1 ),
        .O(\char_d1_reg[0] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[1]_i_2__2 
       (.I0(comma_is_a[2]),
        .I1(comma_is_f[2]),
        .O(\align_c/alig_ds019_out ));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[2]_i_2__2 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_f[3]),
        .O(\is_a_ds_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cgs_req_i_1
       (.I0(resync_trig),
        .I1(resync_trig_r),
        .O(cgs_req0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__5 
       (.I0(comma_data[16]),
        .I1(Q[0]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[8]),
        .O(\data_d1_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__5 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(comma_data[10]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[18]),
        .O(\data_d1_reg[7] [10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__5 
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(comma_data[11]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[19]),
        .O(\data_d1_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__5 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(comma_data[12]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[20]),
        .O(\data_d1_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__5 
       (.I0(Q[5]),
        .I1(Q[13]),
        .I2(comma_data[13]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[21]),
        .O(\data_d1_reg[7] [13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__5 
       (.I0(Q[6]),
        .I1(Q[14]),
        .I2(comma_data[14]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[22]),
        .O(\data_d1_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__5 
       (.I0(Q[7]),
        .I1(Q[15]),
        .I2(comma_data[15]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[23]),
        .O(\data_d1_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__5 
       (.I0(comma_data[17]),
        .I1(Q[1]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[9]),
        .O(\data_d1_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__6 
       (.I0(comma_data[8]),
        .I1(comma_data[16]),
        .I2(data_d[0]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[0]),
        .O(\data_us_r_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__6 
       (.I0(comma_data[9]),
        .I1(comma_data[17]),
        .I2(data_d[1]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[1]),
        .O(\data_us_r_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__6 
       (.I0(comma_data[10]),
        .I1(comma_data[18]),
        .I2(data_d[2]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[2]),
        .O(\data_us_r_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__6 
       (.I0(comma_data[11]),
        .I1(comma_data[19]),
        .I2(data_d[3]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[3]),
        .O(\data_us_r_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__6 
       (.I0(comma_data[12]),
        .I1(comma_data[20]),
        .I2(data_d[4]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[4]),
        .O(\data_us_r_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__6 
       (.I0(comma_data[13]),
        .I1(comma_data[21]),
        .I2(data_d[5]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[5]),
        .O(\data_us_r_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__5 
       (.I0(comma_data[18]),
        .I1(Q[2]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[10]),
        .O(\data_d1_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__6 
       (.I0(comma_data[14]),
        .I1(comma_data[22]),
        .I2(data_d[6]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[6]),
        .O(\data_us_r_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_2__2 
       (.I0(comma_data[15]),
        .I1(comma_data[23]),
        .I2(data_d[7]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[7]),
        .O(\data_us_r_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__5 
       (.I0(comma_data[19]),
        .I1(Q[3]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[11]),
        .O(\data_d1_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__5 
       (.I0(comma_data[20]),
        .I1(Q[4]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[12]),
        .O(\data_d1_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__5 
       (.I0(comma_data[21]),
        .I1(Q[5]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[13]),
        .O(\data_d1_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__5 
       (.I0(comma_data[22]),
        .I1(Q[6]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[14]),
        .O(\data_d1_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__5 
       (.I0(comma_data[23]),
        .I1(Q[7]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[15]),
        .O(\data_d1_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(comma_data[8]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[16]),
        .O(\data_d1_reg[7] [8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(comma_data[9]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[17]),
        .O(\data_d1_reg[7] [9]));
  FDRE \data_us_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(comma_data[2]),
        .R(1'b0));
  FDRE \data_us_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(comma_data[3]),
        .R(1'b0));
  FDRE \data_us_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(comma_data[4]),
        .R(1'b0));
  FDRE \data_us_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(comma_data[5]),
        .R(1'b0));
  FDRE \data_us_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(comma_data[6]),
        .R(1'b0));
  FDRE \data_us_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(comma_data[7]),
        .R(1'b0));
  FDRE \data_us_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(comma_data[8]),
        .R(1'b0));
  FDRE \data_us_r_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(comma_data[9]),
        .R(1'b0));
  FDRE \data_us_r_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(comma_data[10]),
        .R(1'b0));
  FDRE \data_us_r_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(comma_data[11]),
        .R(1'b0));
  FDRE \data_us_r_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(comma_data[12]),
        .R(1'b0));
  FDRE \data_us_r_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(comma_data[13]),
        .R(1'b0));
  FDRE \data_us_r_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(comma_data[14]),
        .R(1'b0));
  FDRE \data_us_r_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(comma_data[15]),
        .R(1'b0));
  FDRE \data_us_r_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(comma_data[16]),
        .R(1'b0));
  FDRE \data_us_r_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(comma_data[17]),
        .R(1'b0));
  FDRE \data_us_r_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(comma_data[18]),
        .R(1'b0));
  FDRE \data_us_r_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(comma_data[19]),
        .R(1'b0));
  FDRE \data_us_r_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(comma_data[20]),
        .R(1'b0));
  FDRE \data_us_r_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(comma_data[21]),
        .R(1'b0));
  FDRE \data_us_r_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(comma_data[22]),
        .R(1'b0));
  FDRE \data_us_r_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(comma_data[23]),
        .R(1'b0));
  FDRE \data_us_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(comma_data[0]),
        .R(1'b0));
  FDRE \data_us_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(comma_data[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[0]_i_1__2 
       (.I0(\align_c/err_ds04_out ),
        .I1(\err_ds_reg[0] ),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out ),
        .O(\inv_ds_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_2__2 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [0]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\align_c/err_ds04_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_4__2 
       (.I0(comma_inv[1]),
        .I1(comma_is_k[1]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[1]),
        .I4(comma_is_r[1]),
        .I5(\is_q_ds_reg[1]_0 ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_5__2 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\align_c/err_ds08_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_4__2 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [1]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\inv_ds_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_5__2 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [1]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[2]_i_4__2 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [2]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \err_ds[3]_i_10__2 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(comma_is_r[2]),
        .I3(comma_is_k[1]),
        .I4(comma_is_k[0]),
        .I5(comma_is_r[1]),
        .O(\is_k_ds_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00707070)) 
    \err_ds[3]_i_11__2 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_k[2]),
        .I2(\shift_r[1]_i_2__2_n_0 ),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_r__0),
        .O(\is_r_ds_reg[3]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[0]_i_1__2 
       (.I0(\inv_ds_reg[2]_0 [0]),
        .I1(\inv_ds_reg[2]_1 [0]),
        .O(comma_is_e[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[1]_i_1__2 
       (.I0(\inv_ds_reg[2]_0 [1]),
        .I1(\inv_ds_reg[2]_1 [1]),
        .O(comma_is_e[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[2]_i_1__2 
       (.I0(\inv_ds_reg[2]_0 [2]),
        .I1(\inv_ds_reg[2]_1 [2]),
        .O(comma_is_e[6]));
  FDRE \inv_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[4]),
        .Q(comma_inv[0]),
        .R(1'b0));
  FDRE \inv_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[5]),
        .Q(comma_inv[1]),
        .R(1'b0));
  FDRE \inv_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[6]),
        .Q(comma_inv[2]),
        .R(1'b0));
  FDRE \inv_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\inv_ds_reg[3]_3 ),
        .Q(comma_inv[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[0]_i_1__2 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_a__0),
        .I2(comma_is_a[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[2]),
        .O(\is_a_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[1]_i_1__2 
       (.I0(comma_is_a__0),
        .I1(\is_a_reg[1] ),
        .I2(comma_is_a[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_0 ),
        .O(\is_a_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[1]_i_1__2 
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\is_a_ds_reg[1]_0 ),
        .O(is_a_ds110_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[2]_i_1__2 
       (.I0(Q[16]),
        .I1(Q[22]),
        .I2(Q[17]),
        .I3(Q[23]),
        .I4(\is_a_ds_reg[2]_1 ),
        .O(is_a_ds111_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[3]_i_1__2 
       (.I0(Q[24]),
        .I1(Q[30]),
        .I2(Q[25]),
        .I3(Q[31]),
        .I4(\is_a_ds_reg[3]_2 ),
        .O(is_a_ds112_in));
  FDRE \is_a_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds110_in),
        .Q(comma_is_a[1]),
        .R(\is_r_ds[1]_i_1__2_n_0 ));
  FDRE \is_a_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds111_in),
        .Q(comma_is_a[2]),
        .R(\is_r_ds[2]_i_1__2_n_0 ));
  FDRE \is_a_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds112_in),
        .Q(\is_a_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__2_n_0 ));
  FDRE \is_f_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds12_in),
        .Q(comma_is_f[1]),
        .R(\is_r_ds[1]_i_1__2_n_0 ));
  FDRE \is_f_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds14_in),
        .Q(comma_is_f[2]),
        .R(\is_r_ds[2]_i_1__2_n_0 ));
  FDRE \is_f_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds16_in),
        .Q(comma_is_f[3]),
        .R(\is_r_ds[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[0]_i_1__2 
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[2]),
        .O(\is_k_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[1]_i_1__2 
       (.I0(\is_k_ds_reg[3]_1 [0]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(comma_is_k[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(\is_k_ds_reg[2]_0 [1]));
  FDRE \is_k_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [0]),
        .Q(comma_is_k[0]),
        .R(1'b0));
  FDRE \is_k_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [1]),
        .Q(comma_is_k[1]),
        .R(1'b0));
  FDRE \is_k_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [2]),
        .Q(comma_is_k[2]),
        .R(1'b0));
  FDRE \is_k_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [3]),
        .Q(\is_k_ds_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[0]_i_1__2 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(comma_is_q[0]),
        .I2(\is_q_ds_reg[1]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\is_q_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[1]_i_1__2 
       (.I0(comma_is_q[0]),
        .I1(comma_is_q[1]),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\is_q_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[1]_i_1__2 
       (.I0(Q[13]),
        .I1(Q[8]),
        .I2(Q[14]),
        .I3(Q[9]),
        .I4(\data_d1_reg[10] ),
        .O(is_q_ds17_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[1]_i_2__2 
       (.I0(Q[10]),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\data_d1_reg[10] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[2]_i_1__2 
       (.I0(Q[21]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[17]),
        .I4(\data_d1_reg[18] ),
        .O(is_q_ds18_in));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[2]_i_2__2 
       (.I0(Q[18]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[19]),
        .O(\data_d1_reg[18] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[3]_i_1__2 
       (.I0(Q[29]),
        .I1(Q[24]),
        .I2(Q[30]),
        .I3(Q[25]),
        .I4(\data_d1_reg[26] ),
        .O(is_q_ds19_in));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[3]_i_2__2 
       (.I0(Q[26]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[27]),
        .O(\data_d1_reg[26] ));
  FDRE \is_q_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_q[0]),
        .Q(\is_q_ds_reg[0]_0 ),
        .R(1'b0));
  FDRE \is_q_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds17_in),
        .Q(\is_q_ds_reg[1]_0 ),
        .R(\is_r_ds[1]_i_1__2_n_0 ));
  FDRE \is_q_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds18_in),
        .Q(\is_q_ds_reg[2]_1 ),
        .R(\is_r_ds[2]_i_1__2_n_0 ));
  FDRE \is_q_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds19_in),
        .Q(\is_q_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[0]_i_1__2 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[2]),
        .O(\is_r_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[1]_i_1__2 
       (.I0(comma_is_r__0),
        .I1(\is_r_reg[1] ),
        .I2(comma_is_r[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_r_ds_reg[3]_0 ),
        .O(\is_r_ds_reg[2]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[1]_i_1__2 
       (.I0(\is_f_ds_reg[3]_0 [0]),
        .O(\is_r_ds[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[1]_i_2__2 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\is_r_ds_reg[1]_0 ),
        .O(is_r_ds113_in));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[2]_i_1__2 
       (.I0(\is_f_ds_reg[3]_0 [1]),
        .O(\is_r_ds[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[2]_i_2__2 
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(\data_d1_reg[20] ),
        .O(is_r_ds114_in));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[2]_i_3__2 
       (.I0(Q[20]),
        .I1(Q[16]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(\data_d1_reg[20] ));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[3]_i_1__2 
       (.I0(\is_f_ds_reg[3]_0 [2]),
        .O(\is_r_ds[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[3]_i_2__2 
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(\data_d1_reg[28] ),
        .O(is_r_ds115_in));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[3]_i_3__2 
       (.I0(Q[28]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\data_d1_reg[28] ));
  FDRE \is_r_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds113_in),
        .Q(comma_is_r[1]),
        .R(\is_r_ds[1]_i_1__2_n_0 ));
  FDRE \is_r_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds114_in),
        .Q(comma_is_r[2]),
        .R(\is_r_ds[2]_i_1__2_n_0 ));
  FDRE \is_r_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds115_in),
        .Q(\is_r_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAC8)) 
    k4_ds_i_2__2
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(comma_is_k[0]),
        .I4(k4_ds_i_3__2_n_0),
        .O(k4_ds_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h055555553FFFFFFF)) 
    k4_ds_i_3__2
       (.I0(comma_is_k[2]),
        .I1(\is_k_ds_reg[3]_1 [3]),
        .I2(\is_k_ds_reg[3]_1 [2]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(\is_k_ds_reg[3]_1 [1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(k4_ds_i_3__2_n_0));
  FDRE k4_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(k4_ds_i_2__2_n_0),
        .Q(D),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \offs_out[0]_i_1__2 
       (.I0(p_0_in__1[0]),
        .I1(p_0_in[0]),
        .O(\shift_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    offs_val_i_1__2
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    rdy_us_i_2__2
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(\shift_r[1]_i_2__2_n_0 ),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(start_ila__1));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    resync_i_1
       (.I0(resync_trig),
        .I1(syncn0),
        .I2(resync),
        .O(resync_reg));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    resync_trig_r_i_1
       (.I0(resync_trig_r_i_2_n_0),
        .I1(resync_trig_r_reg),
        .I2(resync_trig_r_reg_0),
        .I3(all_sta),
        .I4(resync_trig_r_reg_1),
        .O(resync_trig));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAABA)) 
    resync_trig_r_i_2
       (.I0(resync_trig_r_reg_2),
        .I1(D),
        .I2(active_lanes),
        .I3(sta_ds_reg_0),
        .I4(resync_trig_r_reg_3),
        .I5(resync_trig_r_reg_4),
        .O(resync_trig_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    \shift[0]_i_1__2 
       (.I0(\is_q_ds_reg[0]_0 ),
        .I1(\is_q_ds_reg[1]_0 ),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(\shift[0]_i_2__2_n_0 ),
        .I4(\shift[0]_i_3__2_n_0 ),
        .I5(\shift_reg[0] ),
        .O(\is_q_ds_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[0]_i_2__2 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(buf_rst),
        .O(\shift[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \shift[0]_i_3__2 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\is_q_ds_reg[1]_0 ),
        .I4(\is_q_ds_reg[0]_0 ),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\shift[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h4444454500000100)) 
    \shift[1]_i_1__2 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\shift[1]_i_2__2_n_0 ),
        .I4(\is_q_ds_reg[2]_1 ),
        .I5(\shift_reg[1]_0 ),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[1]_i_2__2 
       (.I0(\is_q_ds_reg[1]_0 ),
        .I1(\is_q_ds_reg[0]_0 ),
        .O(\shift[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_r[0]_i_1__2 
       (.I0(\align_c/shift ),
        .I1(started_ila0),
        .I2(p_0_in[0]),
        .O(\shift_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2A2A2A)) 
    \shift_r[0]_i_2__2 
       (.I0(sta_ds1),
        .I1(comma_is_k[1]),
        .I2(comma_is_r[2]),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .I5(\align_c/start_ila124_out__0 ),
        .O(\align_c/shift ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFFFFFFF)) 
    \shift_r[0]_i_3__2 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__2_n_0 ),
        .I3(comma_is_r__0),
        .I4(\is_k_ds_reg[3]_0 ),
        .I5(support_lane_sync),
        .O(started_ila0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[0]_i_4__2 
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .O(sta_ds1));
  LUT6 #(
    .INIT(64'h0077007000700070)) 
    \shift_r[1]_i_1__2 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__2_n_0 ),
        .I3(\align_c/start_ila124_out__0 ),
        .I4(support_lane_sync),
        .I5(p_0_in[1]),
        .O(\is_k_ds_reg[2]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shift_r[1]_i_2__2 
       (.I0(comma_is_k[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r[1]),
        .I3(comma_is_k[0]),
        .O(\shift_r[1]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[1]_i_3__2 
       (.I0(comma_is_r__0),
        .I1(\is_k_ds_reg[3]_0 ),
        .O(\align_c/start_ila124_out__0 ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    sta_ds_i_1__2
       (.I0(sta_ds0__6),
        .I1(support_lane_sync),
        .I2(sta_ds09_out),
        .I3(sta_ds_reg_1),
        .I4(sta_ds_reg_0),
        .O(sta_ds_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    sta_ds_i_2__2
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_r__0),
        .I4(sta_ds_i_4__2_n_0),
        .O(sta_ds0__6));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h3FFFBBFA)) 
    sta_ds_i_3__2
       (.I0(comma_is_k[0]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[2]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[1]),
        .O(sta_ds09_out));
  LUT4 #(
    .INIT(16'hF888)) 
    sta_ds_i_4__2
       (.I0(comma_is_r[2]),
        .I1(comma_is_k[1]),
        .I2(\is_r_ds_reg[3]_0 ),
        .I3(comma_is_k[2]),
        .O(sta_ds_i_4__2_n_0));
  FDRE sta_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(sta_ds_i_1__2_n_0),
        .Q(sta_ds_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hE)) 
    started_data_i_1__2
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    started_data_i_2__2
       (.I0(started_data_i_3__2_n_0),
        .I1(started_data_reg_0),
        .I2(support_lane_sync),
        .I3(\align_c/start_data16_out__2 ),
        .I4(started_data_i_6__2_n_0),
        .I5(\align_c/start_data14_out__2 ),
        .O(start_data__5));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h44F40000)) 
    started_data_i_3__2
       (.I0(comma_is_r__0),
        .I1(\is_a_ds_reg[3]_0 ),
        .I2(comma_is_a__0),
        .I3(\is_r_reg[1] ),
        .I4(alig_deb_ila),
        .O(started_data_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_5__2
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_k[0]),
        .I4(\is_k_ds_reg[3]_1 [0]),
        .O(\align_c/start_data16_out__2 ));
  LUT6 #(
    .INIT(64'h4C00400000000000)) 
    started_data_i_6__2
       (.I0(\is_k_ds_reg[3]_1 [2]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(comma_is_k[1]),
        .I5(comma_is_k[2]),
        .O(started_data_i_6__2_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_7__2
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_1 [2]),
        .I4(\is_k_ds_reg[3]_1 [3]),
        .O(\align_c/start_data14_out__2 ));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    val_ds_i_2__2
       (.I0(\offs_out_reg[1] ),
        .I1(\offs_out_reg[1]_0 ),
        .I2(support_lane_sync),
        .I3(\align_c/start_data14_out__2 ),
        .I4(started_data_i_6__2_n_0),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[1]));
  LUT6 #(
    .INIT(64'h101010101F1F1F10)) 
    val_ds_i_3__2
       (.I0(\align_c/start_data117_out__1 ),
        .I1(\offs_out_reg[0] ),
        .I2(support_lane_sync),
        .I3(val_ds_i_8__2_n_0),
        .I4(\align_c/start_data14_out__2 ),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h20)) 
    val_ds_i_6__2
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(alig_deb_ila),
        .O(\align_c/start_data117_out__1 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    val_ds_i_8__2
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(val_ds_i_8__2_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_comma_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_comma_32_67
   (lane_k4,
    comma_data,
    \inv_ds_reg[3]_0 ,
    \inv_ds_reg[3]_1 ,
    \inv_ds_reg[3]_2 ,
    D,
    p_0_in__1,
    started_data0,
    start_data__5,
    \is_k_ds_reg[3]_0 ,
    \is_k_ds_reg[2]_0 ,
    \is_q_ds_reg[2]_0 ,
    \is_q_ds_reg[3]_0 ,
    \is_q_ds_reg[1]_0 ,
    \is_q_ds_reg[2]_1 ,
    \is_r_ds_reg[2]_0 ,
    \is_r_ds_reg[3]_0 ,
    \is_a_ds_reg[2]_0 ,
    \is_a_ds_reg[3]_0 ,
    \data_d1_reg[7] ,
    \char_d1_reg[0] ,
    \is_a_ds_reg[3]_1 ,
    \is_r_ds_reg[3]_1 ,
    \is_k_ds_reg[2]_1 ,
    started_ila0,
    start_ila__1,
    \FSM_sequential_state_reg[3] ,
    \is_q_ds_reg[0]_0 ,
    \data_d1_reg[10] ,
    \data_d1_reg[26] ,
    \data_d1_reg[18] ,
    \data_d1_reg[20] ,
    \data_d1_reg[28] ,
    \data_us_r_reg[23]_0 ,
    started_data_reg,
    \is_k_ds_reg[2]_2 ,
    \shift_r_reg[0] ,
    buf_rst_reg,
    \is_q_ds_reg[0]_1 ,
    sta_ds_reg_0,
    SR,
    clk,
    \inv_ds_reg[3]_3 ,
    Q,
    \FSM_sequential_state_reg[0] ,
    \err_ds_reg[0] ,
    shift_mux__1,
    \inv_ds_reg[2]_0 ,
    \inv_ds_reg[2]_1 ,
    p_0_in,
    \offs_out_reg[0] ,
    support_lane_sync,
    alig_deb_data,
    started_data_reg_0,
    \offs_out_reg[1] ,
    \offs_out_reg[1]_0 ,
    \is_k_ds_reg[3]_1 ,
    comma_is_q,
    comma_is_r__0,
    \is_r_reg[1] ,
    comma_is_a__0,
    \is_a_reg[1] ,
    \alig_ds_reg[1] ,
    \alig_ds_reg[1]_0 ,
    buf_rst,
    \shift_reg[1] ,
    alig_deb_ila,
    \is_a_ds_reg[1]_0 ,
    \is_a_ds_reg[3]_2 ,
    \is_a_ds_reg[2]_1 ,
    \err_ds_reg[2] ,
    \is_r_ds_reg[1]_0 ,
    data_d,
    \shift_reg[0] ,
    \shift_reg[1]_0 ,
    \is_f_ds_reg[3]_0 ,
    is_f_ds16_in,
    is_f_ds14_in,
    is_f_ds12_in,
    sta_ds_reg_1);
  output [0:0]lane_k4;
  output [23:0]comma_data;
  output [0:0]\inv_ds_reg[3]_0 ;
  output [1:0]\inv_ds_reg[3]_1 ;
  output [0:0]\inv_ds_reg[3]_2 ;
  output [0:0]D;
  output [1:0]p_0_in__1;
  output started_data0;
  output start_data__5;
  output [0:0]\is_k_ds_reg[3]_0 ;
  output [1:0]\is_k_ds_reg[2]_0 ;
  output [1:0]\is_q_ds_reg[2]_0 ;
  output \is_q_ds_reg[3]_0 ;
  output \is_q_ds_reg[1]_0 ;
  output \is_q_ds_reg[2]_1 ;
  output [1:0]\is_r_ds_reg[2]_0 ;
  output [0:0]\is_r_ds_reg[3]_0 ;
  output [1:0]\is_a_ds_reg[2]_0 ;
  output [0:0]\is_a_ds_reg[3]_0 ;
  output [15:0]\data_d1_reg[7] ;
  output [1:0]\char_d1_reg[0] ;
  output [0:0]\is_a_ds_reg[3]_1 ;
  output [0:0]\is_r_ds_reg[3]_1 ;
  output \is_k_ds_reg[2]_1 ;
  output started_ila0;
  output start_ila__1;
  output [3:0]\FSM_sequential_state_reg[3] ;
  output [0:0]\is_q_ds_reg[0]_0 ;
  output \data_d1_reg[10] ;
  output \data_d1_reg[26] ;
  output \data_d1_reg[18] ;
  output \data_d1_reg[20] ;
  output \data_d1_reg[28] ;
  output [7:0]\data_us_r_reg[23]_0 ;
  output started_data_reg;
  output \is_k_ds_reg[2]_2 ;
  output \shift_r_reg[0] ;
  output buf_rst_reg;
  output \is_q_ds_reg[0]_1 ;
  output [0:0]sta_ds_reg_0;
  input [0:0]SR;
  input clk;
  input [0:0]\inv_ds_reg[3]_3 ;
  input [31:0]Q;
  input [3:0]\FSM_sequential_state_reg[0] ;
  input [0:0]\err_ds_reg[0] ;
  input [1:0]shift_mux__1;
  input [2:0]\inv_ds_reg[2]_0 ;
  input [2:0]\inv_ds_reg[2]_1 ;
  input [1:0]p_0_in;
  input \offs_out_reg[0] ;
  input support_lane_sync;
  input alig_deb_data;
  input started_data_reg_0;
  input \offs_out_reg[1] ;
  input \offs_out_reg[1]_0 ;
  input [3:0]\is_k_ds_reg[3]_1 ;
  input [1:0]comma_is_q;
  input [0:0]comma_is_r__0;
  input [0:0]\is_r_reg[1] ;
  input [0:0]comma_is_a__0;
  input [0:0]\is_a_reg[1] ;
  input [0:0]\alig_ds_reg[1] ;
  input [0:0]\alig_ds_reg[1]_0 ;
  input buf_rst;
  input \shift_reg[1] ;
  input alig_deb_ila;
  input \is_a_ds_reg[1]_0 ;
  input \is_a_ds_reg[3]_2 ;
  input \is_a_ds_reg[2]_1 ;
  input [2:0]\err_ds_reg[2] ;
  input \is_r_ds_reg[1]_0 ;
  input [7:0]data_d;
  input \shift_reg[0] ;
  input \shift_reg[1]_0 ;
  input [2:0]\is_f_ds_reg[3]_0 ;
  input is_f_ds16_in;
  input is_f_ds14_in;
  input is_f_ds12_in;
  input sta_ds_reg_1;

  wire [0:0]D;
  wire \FSM_sequential_state[0]_i_2__1_n_0 ;
  wire \FSM_sequential_state[0]_i_3__1_n_0 ;
  wire \FSM_sequential_state[0]_i_4__1_n_0 ;
  wire \FSM_sequential_state[0]_i_6__1_n_0 ;
  wire \FSM_sequential_state[0]_i_7__1_n_0 ;
  wire \FSM_sequential_state[1]_i_4__1_n_0 ;
  wire \FSM_sequential_state[1]_i_5__1_n_0 ;
  wire \FSM_sequential_state[1]_i_6__1_n_0 ;
  wire \FSM_sequential_state[1]_i_7__1_n_0 ;
  wire \FSM_sequential_state[2]_i_4__1_n_0 ;
  wire \FSM_sequential_state[2]_i_5__1_n_0 ;
  wire \FSM_sequential_state[2]_i_6__1_n_0 ;
  wire \FSM_sequential_state[2]_i_7__1_n_0 ;
  wire \FSM_sequential_state[3]_i_4__1_n_0 ;
  wire \FSM_sequential_state[3]_i_5__1_n_0 ;
  wire \FSM_sequential_state[3]_i_6__1_n_0 ;
  wire \FSM_sequential_state[3]_i_7__1_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_i_5__1_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2__1_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_3__1_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_2__1_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_3__1_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[3] ;
  wire \FSM_sequential_state_reg[3]_i_2__1_n_0 ;
  wire \FSM_sequential_state_reg[3]_i_3__1_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]\alig_ds_reg[1] ;
  wire [0:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\align_c/alig_ds019_out ;
  wire [0:0]\align_c/alig_ds021_out ;
  wire [0:0]\align_c/err_ds012_out ;
  wire [0:0]\align_c/err_ds04_out ;
  wire [0:0]\align_c/err_ds08_out ;
  wire [0:0]\align_c/shift ;
  wire \align_c/start_data117_out__1 ;
  wire \align_c/start_data14_out__2 ;
  wire \align_c/start_data16_out__2 ;
  wire \align_c/start_ila124_out__0 ;
  wire buf_rst;
  wire buf_rst_reg;
  wire [1:0]\char_d1_reg[0] ;
  wire clk;
  wire [23:0]comma_data;
  wire [3:0]comma_inv;
  wire [2:1]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [6:4]comma_is_e;
  wire [3:1]comma_is_f;
  wire [2:0]comma_is_k;
  wire [1:0]comma_is_q;
  wire [2:1]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire [7:0]data_d;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[20] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[28] ;
  wire [15:0]\data_d1_reg[7] ;
  wire [7:0]\data_us_r_reg[23]_0 ;
  wire [0:0]\err_ds_reg[0] ;
  wire [2:0]\err_ds_reg[2] ;
  wire [2:0]\inv_ds_reg[2]_0 ;
  wire [2:0]\inv_ds_reg[2]_1 ;
  wire [0:0]\inv_ds_reg[3]_0 ;
  wire [1:0]\inv_ds_reg[3]_1 ;
  wire [0:0]\inv_ds_reg[3]_2 ;
  wire [0:0]\inv_ds_reg[3]_3 ;
  wire is_a_ds110_in;
  wire is_a_ds111_in;
  wire is_a_ds112_in;
  wire \is_a_ds_reg[1]_0 ;
  wire [1:0]\is_a_ds_reg[2]_0 ;
  wire \is_a_ds_reg[2]_1 ;
  wire [0:0]\is_a_ds_reg[3]_0 ;
  wire [0:0]\is_a_ds_reg[3]_1 ;
  wire \is_a_ds_reg[3]_2 ;
  wire [0:0]\is_a_reg[1] ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [2:0]\is_f_ds_reg[3]_0 ;
  wire [1:0]\is_k_ds_reg[2]_0 ;
  wire \is_k_ds_reg[2]_1 ;
  wire \is_k_ds_reg[2]_2 ;
  wire [0:0]\is_k_ds_reg[3]_0 ;
  wire [3:0]\is_k_ds_reg[3]_1 ;
  wire is_q_ds17_in;
  wire is_q_ds18_in;
  wire is_q_ds19_in;
  wire [0:0]\is_q_ds_reg[0]_0 ;
  wire \is_q_ds_reg[0]_1 ;
  wire \is_q_ds_reg[1]_0 ;
  wire [1:0]\is_q_ds_reg[2]_0 ;
  wire \is_q_ds_reg[2]_1 ;
  wire \is_q_ds_reg[3]_0 ;
  wire is_r_ds113_in;
  wire is_r_ds114_in;
  wire is_r_ds115_in;
  wire \is_r_ds[1]_i_1__1_n_0 ;
  wire \is_r_ds[2]_i_1__1_n_0 ;
  wire \is_r_ds[3]_i_1__1_n_0 ;
  wire \is_r_ds_reg[1]_0 ;
  wire [1:0]\is_r_ds_reg[2]_0 ;
  wire [0:0]\is_r_ds_reg[3]_0 ;
  wire [0:0]\is_r_ds_reg[3]_1 ;
  wire [0:0]\is_r_reg[1] ;
  wire k4_ds_i_2__1_n_0;
  wire k4_ds_i_3__1_n_0;
  wire [0:0]lane_k4;
  wire \offs_out_reg[0] ;
  wire \offs_out_reg[1] ;
  wire \offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [1:0]p_0_in__1;
  wire \shift[0]_i_2__1_n_0 ;
  wire \shift[0]_i_3__1_n_0 ;
  wire \shift[1]_i_2__1_n_0 ;
  wire [1:0]shift_mux__1;
  wire \shift_r[1]_i_2__1_n_0 ;
  wire \shift_r_reg[0] ;
  wire \shift_reg[0] ;
  wire \shift_reg[1] ;
  wire \shift_reg[1]_0 ;
  wire sta_ds09_out;
  wire sta_ds0__6;
  wire sta_ds1;
  wire sta_ds_i_1__1_n_0;
  wire sta_ds_i_4__1_n_0;
  wire [0:0]sta_ds_reg_0;
  wire sta_ds_reg_1;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_i_3__1_n_0;
  wire started_data_i_6__1_n_0;
  wire started_data_reg;
  wire started_data_reg_0;
  wire started_ila0;
  wire support_lane_sync;
  wire val_ds_i_8__1_n_0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\FSM_sequential_state[0]_i_2__1_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3__1_n_0 ),
        .I2(\FSM_sequential_state_reg[0] [3]),
        .I3(\FSM_sequential_state[0]_i_4__1_n_0 ),
        .I4(\FSM_sequential_state_reg[0] [2]),
        .I5(\FSM_sequential_state_reg[0]_i_5__1_n_0 ),
        .O(\FSM_sequential_state_reg[3] [0]));
  LUT5 #(
    .INIT(32'h00003037)) 
    \FSM_sequential_state[0]_i_2__1 
       (.I0(comma_inv[1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h002000F009BF90FF)) 
    \FSM_sequential_state[0]_i_3__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0104052FF)) 
    \FSM_sequential_state[0]_i_4__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(comma_inv[3]),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h2E002E00AFFFAF00)) 
    \FSM_sequential_state[0]_i_6__1 
       (.I0(comma_inv[3]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(lane_k4),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h0404174F)) 
    \FSM_sequential_state[0]_i_7__1 
       (.I0(\FSM_sequential_state_reg[0] [0]),
        .I1(comma_inv[3]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0006044206402CC0)) 
    \FSM_sequential_state[1]_i_4__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[3]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000400044220)) 
    \FSM_sequential_state[1]_i_5__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h000E020002019640)) 
    \FSM_sequential_state[1]_i_6__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h00001446)) 
    \FSM_sequential_state[1]_i_7__1 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[1]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0460420E466A2280)) 
    \FSM_sequential_state[2]_i_4__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[0]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h00040442044B4640)) 
    \FSM_sequential_state[2]_i_5__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[2]),
        .I4(comma_inv[3]),
        .I5(comma_inv[1]),
        .O(\FSM_sequential_state[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h000909992B1194F0)) 
    \FSM_sequential_state[2]_i_6__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[2]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h00002120)) 
    \FSM_sequential_state[2]_i_7__1 
       (.I0(comma_inv[1]),
        .I1(comma_inv[0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[2]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h04426008004A0460)) 
    \FSM_sequential_state[3]_i_4__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0004044000060480)) 
    \FSM_sequential_state[3]_i_5__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0020001E009B9D00)) 
    \FSM_sequential_state[3]_i_6__1 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[3]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004016)) 
    \FSM_sequential_state[3]_i_7__1 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[3]_i_7__1_n_0 ));
  MUXF7 \FSM_sequential_state_reg[0]_i_5__1 
       (.I0(\FSM_sequential_state[0]_i_6__1_n_0 ),
        .I1(\FSM_sequential_state[0]_i_7__1_n_0 ),
        .O(\FSM_sequential_state_reg[0]_i_5__1_n_0 ),
        .S(\FSM_sequential_state_reg[0] [1]));
  MUXF8 \FSM_sequential_state_reg[1]_i_1__1 
       (.I0(\FSM_sequential_state_reg[1]_i_2__1_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_i_3__1_n_0 ),
        .O(\FSM_sequential_state_reg[3] [1]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[1]_i_2__1 
       (.I0(\FSM_sequential_state[1]_i_4__1_n_0 ),
        .I1(\FSM_sequential_state[1]_i_5__1_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_2__1_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[1]_i_3__1 
       (.I0(\FSM_sequential_state[1]_i_6__1_n_0 ),
        .I1(\FSM_sequential_state[1]_i_7__1_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_3__1_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[2]_i_1__1 
       (.I0(\FSM_sequential_state_reg[2]_i_2__1_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3__1_n_0 ),
        .O(\FSM_sequential_state_reg[3] [2]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[2]_i_2__1 
       (.I0(\FSM_sequential_state[2]_i_4__1_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__1_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_2__1_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[2]_i_3__1 
       (.I0(\FSM_sequential_state[2]_i_6__1_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__1_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_3__1_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[3]_i_1__1 
       (.I0(\FSM_sequential_state_reg[3]_i_2__1_n_0 ),
        .I1(\FSM_sequential_state_reg[3]_i_3__1_n_0 ),
        .O(\FSM_sequential_state_reg[3] [3]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[3]_i_2__1 
       (.I0(\FSM_sequential_state[3]_i_4__1_n_0 ),
        .I1(\FSM_sequential_state[3]_i_5__1_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_2__1_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[3]_i_3__1 
       (.I0(\FSM_sequential_state[3]_i_6__1_n_0 ),
        .I1(\FSM_sequential_state[3]_i_7__1_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_3__1_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[0]_i_1__1 
       (.I0(\is_a_ds_reg[3]_1 ),
        .I1(\alig_ds_reg[1] ),
        .I2(\align_c/alig_ds021_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/alig_ds019_out ),
        .O(\char_d1_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[0]_i_2__1 
       (.I0(comma_is_a[1]),
        .I1(comma_is_f[1]),
        .O(\align_c/alig_ds021_out ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[1]_i_1__1 
       (.I0(\alig_ds_reg[1] ),
        .I1(\alig_ds_reg[1]_0 ),
        .I2(\align_c/alig_ds019_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_1 ),
        .O(\char_d1_reg[0] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[1]_i_2__1 
       (.I0(comma_is_a[2]),
        .I1(comma_is_f[2]),
        .O(\align_c/alig_ds019_out ));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[2]_i_2__1 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_f[3]),
        .O(\is_a_ds_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__3 
       (.I0(comma_data[16]),
        .I1(Q[0]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[8]),
        .O(\data_d1_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(comma_data[10]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[18]),
        .O(\data_d1_reg[7] [10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(comma_data[11]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[19]),
        .O(\data_d1_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(comma_data[12]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[20]),
        .O(\data_d1_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[13]),
        .I2(comma_data[13]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[21]),
        .O(\data_d1_reg[7] [13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__3 
       (.I0(Q[6]),
        .I1(Q[14]),
        .I2(comma_data[14]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[22]),
        .O(\data_d1_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__3 
       (.I0(Q[7]),
        .I1(Q[15]),
        .I2(comma_data[15]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[23]),
        .O(\data_d1_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__3 
       (.I0(comma_data[17]),
        .I1(Q[1]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[9]),
        .O(\data_d1_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__4 
       (.I0(comma_data[8]),
        .I1(comma_data[16]),
        .I2(data_d[0]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[0]),
        .O(\data_us_r_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__4 
       (.I0(comma_data[9]),
        .I1(comma_data[17]),
        .I2(data_d[1]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[1]),
        .O(\data_us_r_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__4 
       (.I0(comma_data[10]),
        .I1(comma_data[18]),
        .I2(data_d[2]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[2]),
        .O(\data_us_r_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__4 
       (.I0(comma_data[11]),
        .I1(comma_data[19]),
        .I2(data_d[3]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[3]),
        .O(\data_us_r_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__4 
       (.I0(comma_data[12]),
        .I1(comma_data[20]),
        .I2(data_d[4]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[4]),
        .O(\data_us_r_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__4 
       (.I0(comma_data[13]),
        .I1(comma_data[21]),
        .I2(data_d[5]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[5]),
        .O(\data_us_r_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__3 
       (.I0(comma_data[18]),
        .I1(Q[2]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[10]),
        .O(\data_d1_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__4 
       (.I0(comma_data[14]),
        .I1(comma_data[22]),
        .I2(data_d[6]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[6]),
        .O(\data_us_r_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_2__1 
       (.I0(comma_data[15]),
        .I1(comma_data[23]),
        .I2(data_d[7]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[7]),
        .O(\data_us_r_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__3 
       (.I0(comma_data[19]),
        .I1(Q[3]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[11]),
        .O(\data_d1_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__3 
       (.I0(comma_data[20]),
        .I1(Q[4]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[12]),
        .O(\data_d1_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__3 
       (.I0(comma_data[21]),
        .I1(Q[5]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[13]),
        .O(\data_d1_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__3 
       (.I0(comma_data[22]),
        .I1(Q[6]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[14]),
        .O(\data_d1_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__3 
       (.I0(comma_data[23]),
        .I1(Q[7]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[15]),
        .O(\data_d1_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(comma_data[8]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[16]),
        .O(\data_d1_reg[7] [8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(comma_data[9]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[17]),
        .O(\data_d1_reg[7] [9]));
  FDRE \data_us_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(comma_data[2]),
        .R(1'b0));
  FDRE \data_us_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(comma_data[3]),
        .R(1'b0));
  FDRE \data_us_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(comma_data[4]),
        .R(1'b0));
  FDRE \data_us_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(comma_data[5]),
        .R(1'b0));
  FDRE \data_us_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(comma_data[6]),
        .R(1'b0));
  FDRE \data_us_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(comma_data[7]),
        .R(1'b0));
  FDRE \data_us_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(comma_data[8]),
        .R(1'b0));
  FDRE \data_us_r_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(comma_data[9]),
        .R(1'b0));
  FDRE \data_us_r_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(comma_data[10]),
        .R(1'b0));
  FDRE \data_us_r_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(comma_data[11]),
        .R(1'b0));
  FDRE \data_us_r_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(comma_data[12]),
        .R(1'b0));
  FDRE \data_us_r_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(comma_data[13]),
        .R(1'b0));
  FDRE \data_us_r_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(comma_data[14]),
        .R(1'b0));
  FDRE \data_us_r_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(comma_data[15]),
        .R(1'b0));
  FDRE \data_us_r_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(comma_data[16]),
        .R(1'b0));
  FDRE \data_us_r_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(comma_data[17]),
        .R(1'b0));
  FDRE \data_us_r_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(comma_data[18]),
        .R(1'b0));
  FDRE \data_us_r_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(comma_data[19]),
        .R(1'b0));
  FDRE \data_us_r_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(comma_data[20]),
        .R(1'b0));
  FDRE \data_us_r_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(comma_data[21]),
        .R(1'b0));
  FDRE \data_us_r_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(comma_data[22]),
        .R(1'b0));
  FDRE \data_us_r_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(comma_data[23]),
        .R(1'b0));
  FDRE \data_us_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(comma_data[0]),
        .R(1'b0));
  FDRE \data_us_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(comma_data[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[0]_i_1__1 
       (.I0(\align_c/err_ds04_out ),
        .I1(\err_ds_reg[0] ),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out ),
        .O(\inv_ds_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_2__1 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [0]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\align_c/err_ds04_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_4__1 
       (.I0(comma_inv[1]),
        .I1(comma_is_k[1]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[1]),
        .I4(comma_is_r[1]),
        .I5(\is_q_ds_reg[1]_0 ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_5__1 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\align_c/err_ds08_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_4__1 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [1]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\inv_ds_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_5__1 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [1]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[2]_i_4__1 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [2]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \err_ds[3]_i_10__1 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(comma_is_r[2]),
        .I3(comma_is_k[1]),
        .I4(comma_is_k[0]),
        .I5(comma_is_r[1]),
        .O(\is_k_ds_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00707070)) 
    \err_ds[3]_i_11__1 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_k[2]),
        .I2(\shift_r[1]_i_2__1_n_0 ),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_r__0),
        .O(\is_r_ds_reg[3]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[0]_i_1__1 
       (.I0(\inv_ds_reg[2]_0 [0]),
        .I1(\inv_ds_reg[2]_1 [0]),
        .O(comma_is_e[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[1]_i_1__1 
       (.I0(\inv_ds_reg[2]_0 [1]),
        .I1(\inv_ds_reg[2]_1 [1]),
        .O(comma_is_e[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[2]_i_1__1 
       (.I0(\inv_ds_reg[2]_0 [2]),
        .I1(\inv_ds_reg[2]_1 [2]),
        .O(comma_is_e[6]));
  FDRE \inv_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[4]),
        .Q(comma_inv[0]),
        .R(1'b0));
  FDRE \inv_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[5]),
        .Q(comma_inv[1]),
        .R(1'b0));
  FDRE \inv_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[6]),
        .Q(comma_inv[2]),
        .R(1'b0));
  FDRE \inv_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\inv_ds_reg[3]_3 ),
        .Q(comma_inv[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[0]_i_1__1 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_a__0),
        .I2(comma_is_a[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[2]),
        .O(\is_a_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[1]_i_1__1 
       (.I0(comma_is_a__0),
        .I1(\is_a_reg[1] ),
        .I2(comma_is_a[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_0 ),
        .O(\is_a_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[1]_i_1__1 
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\is_a_ds_reg[1]_0 ),
        .O(is_a_ds110_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[2]_i_1__1 
       (.I0(Q[16]),
        .I1(Q[22]),
        .I2(Q[17]),
        .I3(Q[23]),
        .I4(\is_a_ds_reg[2]_1 ),
        .O(is_a_ds111_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[3]_i_1__1 
       (.I0(Q[24]),
        .I1(Q[30]),
        .I2(Q[25]),
        .I3(Q[31]),
        .I4(\is_a_ds_reg[3]_2 ),
        .O(is_a_ds112_in));
  FDRE \is_a_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds110_in),
        .Q(comma_is_a[1]),
        .R(\is_r_ds[1]_i_1__1_n_0 ));
  FDRE \is_a_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds111_in),
        .Q(comma_is_a[2]),
        .R(\is_r_ds[2]_i_1__1_n_0 ));
  FDRE \is_a_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds112_in),
        .Q(\is_a_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__1_n_0 ));
  FDRE \is_f_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds12_in),
        .Q(comma_is_f[1]),
        .R(\is_r_ds[1]_i_1__1_n_0 ));
  FDRE \is_f_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds14_in),
        .Q(comma_is_f[2]),
        .R(\is_r_ds[2]_i_1__1_n_0 ));
  FDRE \is_f_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds16_in),
        .Q(comma_is_f[3]),
        .R(\is_r_ds[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[0]_i_1__1 
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[2]),
        .O(\is_k_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[1]_i_1__1 
       (.I0(\is_k_ds_reg[3]_1 [0]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(comma_is_k[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(\is_k_ds_reg[2]_0 [1]));
  FDRE \is_k_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [0]),
        .Q(comma_is_k[0]),
        .R(1'b0));
  FDRE \is_k_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [1]),
        .Q(comma_is_k[1]),
        .R(1'b0));
  FDRE \is_k_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [2]),
        .Q(comma_is_k[2]),
        .R(1'b0));
  FDRE \is_k_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [3]),
        .Q(\is_k_ds_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[0]_i_1__1 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(comma_is_q[0]),
        .I2(\is_q_ds_reg[1]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\is_q_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[1]_i_1__1 
       (.I0(comma_is_q[0]),
        .I1(comma_is_q[1]),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\is_q_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[1]_i_1__1 
       (.I0(Q[13]),
        .I1(Q[8]),
        .I2(Q[14]),
        .I3(Q[9]),
        .I4(\data_d1_reg[10] ),
        .O(is_q_ds17_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[1]_i_2__1 
       (.I0(Q[10]),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\data_d1_reg[10] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[2]_i_1__1 
       (.I0(Q[21]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[17]),
        .I4(\data_d1_reg[18] ),
        .O(is_q_ds18_in));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[2]_i_2__1 
       (.I0(Q[18]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[19]),
        .O(\data_d1_reg[18] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[3]_i_1__1 
       (.I0(Q[29]),
        .I1(Q[24]),
        .I2(Q[30]),
        .I3(Q[25]),
        .I4(\data_d1_reg[26] ),
        .O(is_q_ds19_in));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[3]_i_2__1 
       (.I0(Q[26]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[27]),
        .O(\data_d1_reg[26] ));
  FDRE \is_q_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_q[0]),
        .Q(\is_q_ds_reg[0]_0 ),
        .R(1'b0));
  FDRE \is_q_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds17_in),
        .Q(\is_q_ds_reg[1]_0 ),
        .R(\is_r_ds[1]_i_1__1_n_0 ));
  FDRE \is_q_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds18_in),
        .Q(\is_q_ds_reg[2]_1 ),
        .R(\is_r_ds[2]_i_1__1_n_0 ));
  FDRE \is_q_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds19_in),
        .Q(\is_q_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[0]_i_1__1 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[2]),
        .O(\is_r_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[1]_i_1__1 
       (.I0(comma_is_r__0),
        .I1(\is_r_reg[1] ),
        .I2(comma_is_r[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_r_ds_reg[3]_0 ),
        .O(\is_r_ds_reg[2]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[1]_i_1__1 
       (.I0(\is_f_ds_reg[3]_0 [0]),
        .O(\is_r_ds[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[1]_i_2__1 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\is_r_ds_reg[1]_0 ),
        .O(is_r_ds113_in));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[2]_i_1__1 
       (.I0(\is_f_ds_reg[3]_0 [1]),
        .O(\is_r_ds[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[2]_i_2__1 
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(\data_d1_reg[20] ),
        .O(is_r_ds114_in));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[2]_i_3__1 
       (.I0(Q[20]),
        .I1(Q[16]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(\data_d1_reg[20] ));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[3]_i_1__1 
       (.I0(\is_f_ds_reg[3]_0 [2]),
        .O(\is_r_ds[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[3]_i_2__1 
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(\data_d1_reg[28] ),
        .O(is_r_ds115_in));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[3]_i_3__1 
       (.I0(Q[28]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\data_d1_reg[28] ));
  FDRE \is_r_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds113_in),
        .Q(comma_is_r[1]),
        .R(\is_r_ds[1]_i_1__1_n_0 ));
  FDRE \is_r_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds114_in),
        .Q(comma_is_r[2]),
        .R(\is_r_ds[2]_i_1__1_n_0 ));
  FDRE \is_r_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds115_in),
        .Q(\is_r_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAC8)) 
    k4_ds_i_2__1
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(comma_is_k[0]),
        .I4(k4_ds_i_3__1_n_0),
        .O(k4_ds_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h055555553FFFFFFF)) 
    k4_ds_i_3__1
       (.I0(comma_is_k[2]),
        .I1(\is_k_ds_reg[3]_1 [3]),
        .I2(\is_k_ds_reg[3]_1 [2]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(\is_k_ds_reg[3]_1 [1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(k4_ds_i_3__1_n_0));
  FDRE k4_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(k4_ds_i_2__1_n_0),
        .Q(lane_k4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \offs_out[0]_i_1__1 
       (.I0(p_0_in__1[0]),
        .I1(p_0_in[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    offs_val_i_1__1
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    rdy_us_i_2__1
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(\shift_r[1]_i_2__1_n_0 ),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(start_ila__1));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    \shift[0]_i_1__1 
       (.I0(\is_q_ds_reg[0]_0 ),
        .I1(\is_q_ds_reg[1]_0 ),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(\shift[0]_i_2__1_n_0 ),
        .I4(\shift[0]_i_3__1_n_0 ),
        .I5(\shift_reg[0] ),
        .O(\is_q_ds_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[0]_i_2__1 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(buf_rst),
        .O(\shift[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \shift[0]_i_3__1 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\is_q_ds_reg[1]_0 ),
        .I4(\is_q_ds_reg[0]_0 ),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\shift[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h4444454500000100)) 
    \shift[1]_i_1__1 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\shift[1]_i_2__1_n_0 ),
        .I4(\is_q_ds_reg[2]_1 ),
        .I5(\shift_reg[1]_0 ),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[1]_i_2__1 
       (.I0(\is_q_ds_reg[1]_0 ),
        .I1(\is_q_ds_reg[0]_0 ),
        .O(\shift[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_r[0]_i_1__1 
       (.I0(\align_c/shift ),
        .I1(started_ila0),
        .I2(p_0_in[0]),
        .O(\shift_r_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FF2A2A2A)) 
    \shift_r[0]_i_2__1 
       (.I0(sta_ds1),
        .I1(comma_is_k[1]),
        .I2(comma_is_r[2]),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .I5(\align_c/start_ila124_out__0 ),
        .O(\align_c/shift ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFFFFFFF)) 
    \shift_r[0]_i_3__1 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__1_n_0 ),
        .I3(comma_is_r__0),
        .I4(\is_k_ds_reg[3]_0 ),
        .I5(support_lane_sync),
        .O(started_ila0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[0]_i_4__1 
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .O(sta_ds1));
  LUT6 #(
    .INIT(64'h0077007000700070)) 
    \shift_r[1]_i_1__1 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__1_n_0 ),
        .I3(\align_c/start_ila124_out__0 ),
        .I4(support_lane_sync),
        .I5(p_0_in[1]),
        .O(\is_k_ds_reg[2]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shift_r[1]_i_2__1 
       (.I0(comma_is_k[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r[1]),
        .I3(comma_is_k[0]),
        .O(\shift_r[1]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[1]_i_3__1 
       (.I0(comma_is_r__0),
        .I1(\is_k_ds_reg[3]_0 ),
        .O(\align_c/start_ila124_out__0 ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    sta_ds_i_1__1
       (.I0(sta_ds0__6),
        .I1(support_lane_sync),
        .I2(sta_ds09_out),
        .I3(sta_ds_reg_1),
        .I4(sta_ds_reg_0),
        .O(sta_ds_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    sta_ds_i_2__1
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_r__0),
        .I4(sta_ds_i_4__1_n_0),
        .O(sta_ds0__6));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h3FFFBBFA)) 
    sta_ds_i_3__1
       (.I0(comma_is_k[0]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[2]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[1]),
        .O(sta_ds09_out));
  LUT4 #(
    .INIT(16'hF888)) 
    sta_ds_i_4__1
       (.I0(comma_is_r[2]),
        .I1(comma_is_k[1]),
        .I2(\is_r_ds_reg[3]_0 ),
        .I3(comma_is_k[2]),
        .O(sta_ds_i_4__1_n_0));
  FDRE sta_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(sta_ds_i_1__1_n_0),
        .Q(sta_ds_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    started_data_i_1__1
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    started_data_i_2__1
       (.I0(started_data_i_3__1_n_0),
        .I1(started_data_reg_0),
        .I2(support_lane_sync),
        .I3(\align_c/start_data16_out__2 ),
        .I4(started_data_i_6__1_n_0),
        .I5(\align_c/start_data14_out__2 ),
        .O(start_data__5));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h44F40000)) 
    started_data_i_3__1
       (.I0(comma_is_r__0),
        .I1(\is_a_ds_reg[3]_0 ),
        .I2(comma_is_a__0),
        .I3(\is_r_reg[1] ),
        .I4(alig_deb_ila),
        .O(started_data_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_5__1
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_k[0]),
        .I4(\is_k_ds_reg[3]_1 [0]),
        .O(\align_c/start_data16_out__2 ));
  LUT6 #(
    .INIT(64'h4C00400000000000)) 
    started_data_i_6__1
       (.I0(\is_k_ds_reg[3]_1 [2]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(comma_is_k[1]),
        .I5(comma_is_k[2]),
        .O(started_data_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_7__1
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_1 [2]),
        .I4(\is_k_ds_reg[3]_1 [3]),
        .O(\align_c/start_data14_out__2 ));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    val_ds_i_2__1
       (.I0(\offs_out_reg[1] ),
        .I1(\offs_out_reg[1]_0 ),
        .I2(support_lane_sync),
        .I3(\align_c/start_data14_out__2 ),
        .I4(started_data_i_6__1_n_0),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[1]));
  LUT6 #(
    .INIT(64'h101010101F1F1F10)) 
    val_ds_i_3__1
       (.I0(\align_c/start_data117_out__1 ),
        .I1(\offs_out_reg[0] ),
        .I2(support_lane_sync),
        .I3(val_ds_i_8__1_n_0),
        .I4(\align_c/start_data14_out__2 ),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h20)) 
    val_ds_i_6__1
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(alig_deb_ila),
        .O(\align_c/start_data117_out__1 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    val_ds_i_8__1
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(val_ds_i_8__1_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_comma_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_comma_32_79
   (D,
    comma_data,
    \inv_ds_reg[3]_0 ,
    \inv_ds_reg[3]_1 ,
    \inv_ds_reg[3]_2 ,
    \shift_r_reg[0] ,
    p_0_in__1,
    started_data0,
    start_data__5,
    \is_k_ds_reg[3]_0 ,
    \is_k_ds_reg[2]_0 ,
    \is_q_ds_reg[2]_0 ,
    \is_q_ds_reg[3]_0 ,
    \is_q_ds_reg[1]_0 ,
    \is_q_ds_reg[2]_1 ,
    \is_r_ds_reg[2]_0 ,
    \is_r_ds_reg[3]_0 ,
    \is_a_ds_reg[2]_0 ,
    \is_a_ds_reg[3]_0 ,
    \data_d1_reg[7] ,
    \char_d1_reg[0] ,
    \is_a_ds_reg[3]_1 ,
    \is_r_ds_reg[3]_1 ,
    \is_k_ds_reg[2]_1 ,
    started_ila0,
    start_ila__1,
    \FSM_sequential_state_reg[3] ,
    \is_q_ds_reg[0]_0 ,
    \data_d1_reg[10] ,
    \data_d1_reg[26] ,
    \data_d1_reg[18] ,
    \data_d1_reg[20] ,
    \data_d1_reg[28] ,
    \data_us_r_reg[23]_0 ,
    \rx_cfg_lanes_in_use_reg[5] ,
    k4_ds_reg_0,
    sta_ds_reg_0,
    started_data_reg,
    \is_k_ds_reg[2]_2 ,
    \shift_r_reg[0]_0 ,
    buf_rst_reg,
    \is_q_ds_reg[0]_1 ,
    SR,
    clk,
    \inv_ds_reg[3]_3 ,
    Q,
    \FSM_sequential_state_reg[0] ,
    \err_ds_reg[0] ,
    shift_mux__1,
    \inv_ds_reg[2]_0 ,
    \inv_ds_reg[2]_1 ,
    p_0_in,
    \offs_out_reg[0] ,
    support_lane_sync,
    alig_deb_data,
    started_data_reg_0,
    \offs_out_reg[1] ,
    \offs_out_reg[1]_0 ,
    \is_k_ds_reg[3]_1 ,
    comma_is_q,
    comma_is_r__0,
    \is_r_reg[1] ,
    comma_is_a__0,
    \is_a_reg[1] ,
    \alig_ds_reg[1] ,
    \alig_ds_reg[1]_0 ,
    buf_rst,
    \shift_reg[1] ,
    alig_deb_ila,
    \is_a_ds_reg[1]_0 ,
    \is_a_ds_reg[3]_2 ,
    \is_a_ds_reg[2]_1 ,
    \err_ds_reg[2] ,
    \is_r_ds_reg[1]_0 ,
    data_d,
    \shift_reg[0] ,
    \shift_reg[1]_0 ,
    active_lanes,
    all_sta_reg,
    all_sta_reg_0,
    resync_trig_r_i_9,
    \is_f_ds_reg[3]_0 ,
    is_f_ds16_in,
    is_f_ds14_in,
    is_f_ds12_in,
    sta_ds_reg_1);
  output [0:0]D;
  output [23:0]comma_data;
  output [0:0]\inv_ds_reg[3]_0 ;
  output [1:0]\inv_ds_reg[3]_1 ;
  output [0:0]\inv_ds_reg[3]_2 ;
  output [0:0]\shift_r_reg[0] ;
  output [1:0]p_0_in__1;
  output started_data0;
  output start_data__5;
  output [0:0]\is_k_ds_reg[3]_0 ;
  output [1:0]\is_k_ds_reg[2]_0 ;
  output [1:0]\is_q_ds_reg[2]_0 ;
  output \is_q_ds_reg[3]_0 ;
  output \is_q_ds_reg[1]_0 ;
  output \is_q_ds_reg[2]_1 ;
  output [1:0]\is_r_ds_reg[2]_0 ;
  output [0:0]\is_r_ds_reg[3]_0 ;
  output [1:0]\is_a_ds_reg[2]_0 ;
  output [0:0]\is_a_ds_reg[3]_0 ;
  output [15:0]\data_d1_reg[7] ;
  output [1:0]\char_d1_reg[0] ;
  output [0:0]\is_a_ds_reg[3]_1 ;
  output [0:0]\is_r_ds_reg[3]_1 ;
  output \is_k_ds_reg[2]_1 ;
  output started_ila0;
  output start_ila__1;
  output [3:0]\FSM_sequential_state_reg[3] ;
  output [0:0]\is_q_ds_reg[0]_0 ;
  output \data_d1_reg[10] ;
  output \data_d1_reg[26] ;
  output \data_d1_reg[18] ;
  output \data_d1_reg[20] ;
  output \data_d1_reg[28] ;
  output [7:0]\data_us_r_reg[23]_0 ;
  output \rx_cfg_lanes_in_use_reg[5] ;
  output k4_ds_reg_0;
  output sta_ds_reg_0;
  output started_data_reg;
  output \is_k_ds_reg[2]_2 ;
  output \shift_r_reg[0]_0 ;
  output buf_rst_reg;
  output \is_q_ds_reg[0]_1 ;
  input [0:0]SR;
  input clk;
  input [0:0]\inv_ds_reg[3]_3 ;
  input [31:0]Q;
  input [3:0]\FSM_sequential_state_reg[0] ;
  input [0:0]\err_ds_reg[0] ;
  input [1:0]shift_mux__1;
  input [2:0]\inv_ds_reg[2]_0 ;
  input [2:0]\inv_ds_reg[2]_1 ;
  input [1:0]p_0_in;
  input \offs_out_reg[0] ;
  input support_lane_sync;
  input alig_deb_data;
  input started_data_reg_0;
  input \offs_out_reg[1] ;
  input \offs_out_reg[1]_0 ;
  input [3:0]\is_k_ds_reg[3]_1 ;
  input [1:0]comma_is_q;
  input [0:0]comma_is_r__0;
  input [0:0]\is_r_reg[1] ;
  input [0:0]comma_is_a__0;
  input [0:0]\is_a_reg[1] ;
  input [0:0]\alig_ds_reg[1] ;
  input [0:0]\alig_ds_reg[1]_0 ;
  input buf_rst;
  input \shift_reg[1] ;
  input alig_deb_ila;
  input \is_a_ds_reg[1]_0 ;
  input \is_a_ds_reg[3]_2 ;
  input \is_a_ds_reg[2]_1 ;
  input [2:0]\err_ds_reg[2] ;
  input \is_r_ds_reg[1]_0 ;
  input [7:0]data_d;
  input \shift_reg[0] ;
  input \shift_reg[1]_0 ;
  input [4:0]active_lanes;
  input [2:0]all_sta_reg;
  input all_sta_reg_0;
  input [0:0]resync_trig_r_i_9;
  input [2:0]\is_f_ds_reg[3]_0 ;
  input is_f_ds16_in;
  input is_f_ds14_in;
  input is_f_ds12_in;
  input sta_ds_reg_1;

  wire [0:0]D;
  wire \FSM_sequential_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_state[0]_i_3__0_n_0 ;
  wire \FSM_sequential_state[0]_i_4__0_n_0 ;
  wire \FSM_sequential_state[0]_i_6__0_n_0 ;
  wire \FSM_sequential_state[0]_i_7__0_n_0 ;
  wire \FSM_sequential_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_state[1]_i_5__0_n_0 ;
  wire \FSM_sequential_state[1]_i_6__0_n_0 ;
  wire \FSM_sequential_state[1]_i_7__0_n_0 ;
  wire \FSM_sequential_state[2]_i_4__0_n_0 ;
  wire \FSM_sequential_state[2]_i_5__0_n_0 ;
  wire \FSM_sequential_state[2]_i_6__0_n_0 ;
  wire \FSM_sequential_state[2]_i_7__0_n_0 ;
  wire \FSM_sequential_state[3]_i_4__0_n_0 ;
  wire \FSM_sequential_state[3]_i_5__0_n_0 ;
  wire \FSM_sequential_state[3]_i_6__0_n_0 ;
  wire \FSM_sequential_state[3]_i_7__0_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_i_5__0_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2__0_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_3__0_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_2__0_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_3__0_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[3] ;
  wire \FSM_sequential_state_reg[3]_i_2__0_n_0 ;
  wire \FSM_sequential_state_reg[3]_i_3__0_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [4:0]active_lanes;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]\alig_ds_reg[1] ;
  wire [0:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\align_c/alig_ds019_out ;
  wire [0:0]\align_c/alig_ds021_out ;
  wire [0:0]\align_c/err_ds012_out ;
  wire [0:0]\align_c/err_ds04_out ;
  wire [0:0]\align_c/err_ds08_out ;
  wire [0:0]\align_c/shift ;
  wire \align_c/start_data117_out__1 ;
  wire \align_c/start_data14_out__2 ;
  wire \align_c/start_data16_out__2 ;
  wire \align_c/start_ila124_out__0 ;
  wire all_sta_i_2_n_0;
  wire [2:0]all_sta_reg;
  wire all_sta_reg_0;
  wire buf_rst;
  wire buf_rst_reg;
  wire [1:0]\char_d1_reg[0] ;
  wire clk;
  wire [23:0]comma_data;
  wire [3:0]comma_inv;
  wire [2:1]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [6:4]comma_is_e;
  wire [3:1]comma_is_f;
  wire [2:0]comma_is_k;
  wire [1:0]comma_is_q;
  wire [2:1]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire [7:0]data_d;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[20] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[28] ;
  wire [15:0]\data_d1_reg[7] ;
  wire [7:0]\data_us_r_reg[23]_0 ;
  wire [0:0]\err_ds_reg[0] ;
  wire [2:0]\err_ds_reg[2] ;
  wire [2:0]\inv_ds_reg[2]_0 ;
  wire [2:0]\inv_ds_reg[2]_1 ;
  wire [0:0]\inv_ds_reg[3]_0 ;
  wire [1:0]\inv_ds_reg[3]_1 ;
  wire [0:0]\inv_ds_reg[3]_2 ;
  wire [0:0]\inv_ds_reg[3]_3 ;
  wire is_a_ds110_in;
  wire is_a_ds111_in;
  wire is_a_ds112_in;
  wire \is_a_ds_reg[1]_0 ;
  wire [1:0]\is_a_ds_reg[2]_0 ;
  wire \is_a_ds_reg[2]_1 ;
  wire [0:0]\is_a_ds_reg[3]_0 ;
  wire [0:0]\is_a_ds_reg[3]_1 ;
  wire \is_a_ds_reg[3]_2 ;
  wire [0:0]\is_a_reg[1] ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [2:0]\is_f_ds_reg[3]_0 ;
  wire [1:0]\is_k_ds_reg[2]_0 ;
  wire \is_k_ds_reg[2]_1 ;
  wire \is_k_ds_reg[2]_2 ;
  wire [0:0]\is_k_ds_reg[3]_0 ;
  wire [3:0]\is_k_ds_reg[3]_1 ;
  wire is_q_ds17_in;
  wire is_q_ds18_in;
  wire is_q_ds19_in;
  wire [0:0]\is_q_ds_reg[0]_0 ;
  wire \is_q_ds_reg[0]_1 ;
  wire \is_q_ds_reg[1]_0 ;
  wire [1:0]\is_q_ds_reg[2]_0 ;
  wire \is_q_ds_reg[2]_1 ;
  wire \is_q_ds_reg[3]_0 ;
  wire is_r_ds113_in;
  wire is_r_ds114_in;
  wire is_r_ds115_in;
  wire \is_r_ds[1]_i_1__0_n_0 ;
  wire \is_r_ds[2]_i_1__0_n_0 ;
  wire \is_r_ds[3]_i_1__0_n_0 ;
  wire \is_r_ds_reg[1]_0 ;
  wire [1:0]\is_r_ds_reg[2]_0 ;
  wire [0:0]\is_r_ds_reg[3]_0 ;
  wire [0:0]\is_r_ds_reg[3]_1 ;
  wire [0:0]\is_r_reg[1] ;
  wire k4_ds_i_2__0_n_0;
  wire k4_ds_i_3__0_n_0;
  wire k4_ds_reg_0;
  wire \offs_out_reg[0] ;
  wire \offs_out_reg[1] ;
  wire \offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [1:0]p_0_in__1;
  wire [0:0]resync_trig_r_i_9;
  wire \rx_cfg_lanes_in_use_reg[5] ;
  wire \shift[0]_i_2__0_n_0 ;
  wire \shift[0]_i_3__0_n_0 ;
  wire \shift[1]_i_2__0_n_0 ;
  wire [1:0]shift_mux__1;
  wire \shift_r[1]_i_2__0_n_0 ;
  wire [0:0]\shift_r_reg[0] ;
  wire \shift_r_reg[0]_0 ;
  wire \shift_reg[0] ;
  wire \shift_reg[1] ;
  wire \shift_reg[1]_0 ;
  wire sta_ds09_out;
  wire sta_ds0__6;
  wire sta_ds1;
  wire sta_ds_i_1__0_n_0;
  wire sta_ds_i_4__0_n_0;
  wire sta_ds_reg_0;
  wire sta_ds_reg_1;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_i_3__0_n_0;
  wire started_data_i_6__0_n_0;
  wire started_data_reg;
  wire started_data_reg_0;
  wire started_ila0;
  wire support_lane_sync;
  wire val_ds_i_8__0_n_0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\FSM_sequential_state[0]_i_2__0_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .I2(\FSM_sequential_state_reg[0] [3]),
        .I3(\FSM_sequential_state[0]_i_4__0_n_0 ),
        .I4(\FSM_sequential_state_reg[0] [2]),
        .I5(\FSM_sequential_state_reg[0]_i_5__0_n_0 ),
        .O(\FSM_sequential_state_reg[3] [0]));
  LUT5 #(
    .INIT(32'h00003037)) 
    \FSM_sequential_state[0]_i_2__0 
       (.I0(comma_inv[1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h002000F009BF90FF)) 
    \FSM_sequential_state[0]_i_3__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0104052FF)) 
    \FSM_sequential_state[0]_i_4__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(comma_inv[3]),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h2E002E00AFFFAF00)) 
    \FSM_sequential_state[0]_i_6__0 
       (.I0(comma_inv[3]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(D),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h0404174F)) 
    \FSM_sequential_state[0]_i_7__0 
       (.I0(\FSM_sequential_state_reg[0] [0]),
        .I1(comma_inv[3]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0006044206402CC0)) 
    \FSM_sequential_state[1]_i_4__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[3]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0008000400044220)) 
    \FSM_sequential_state[1]_i_5__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h000E020002019640)) 
    \FSM_sequential_state[1]_i_6__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001446)) 
    \FSM_sequential_state[1]_i_7__0 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0460420E466A2280)) 
    \FSM_sequential_state[2]_i_4__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[0]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00040442044B4640)) 
    \FSM_sequential_state[2]_i_5__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[2]),
        .I4(comma_inv[3]),
        .I5(comma_inv[1]),
        .O(\FSM_sequential_state[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h000909992B1194F0)) 
    \FSM_sequential_state[2]_i_6__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[2]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h00002120)) 
    \FSM_sequential_state[2]_i_7__0 
       (.I0(comma_inv[1]),
        .I1(comma_inv[0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h04426008004A0460)) 
    \FSM_sequential_state[3]_i_4__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0004044000060480)) 
    \FSM_sequential_state[3]_i_5__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0020001E009B9D00)) 
    \FSM_sequential_state[3]_i_6__0 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[3]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004016)) 
    \FSM_sequential_state[3]_i_7__0 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[3]_i_7__0_n_0 ));
  MUXF7 \FSM_sequential_state_reg[0]_i_5__0 
       (.I0(\FSM_sequential_state[0]_i_6__0_n_0 ),
        .I1(\FSM_sequential_state[0]_i_7__0_n_0 ),
        .O(\FSM_sequential_state_reg[0]_i_5__0_n_0 ),
        .S(\FSM_sequential_state_reg[0] [1]));
  MUXF8 \FSM_sequential_state_reg[1]_i_1__0 
       (.I0(\FSM_sequential_state_reg[1]_i_2__0_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_i_3__0_n_0 ),
        .O(\FSM_sequential_state_reg[3] [1]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[1]_i_2__0 
       (.I0(\FSM_sequential_state[1]_i_4__0_n_0 ),
        .I1(\FSM_sequential_state[1]_i_5__0_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_2__0_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[1]_i_3__0 
       (.I0(\FSM_sequential_state[1]_i_6__0_n_0 ),
        .I1(\FSM_sequential_state[1]_i_7__0_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_3__0_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[2]_i_1__0 
       (.I0(\FSM_sequential_state_reg[2]_i_2__0_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3__0_n_0 ),
        .O(\FSM_sequential_state_reg[3] [2]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[2]_i_2__0 
       (.I0(\FSM_sequential_state[2]_i_4__0_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__0_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_2__0_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[2]_i_3__0 
       (.I0(\FSM_sequential_state[2]_i_6__0_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__0_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_3__0_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[3]_i_1__0 
       (.I0(\FSM_sequential_state_reg[3]_i_2__0_n_0 ),
        .I1(\FSM_sequential_state_reg[3]_i_3__0_n_0 ),
        .O(\FSM_sequential_state_reg[3] [3]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[3]_i_2__0 
       (.I0(\FSM_sequential_state[3]_i_4__0_n_0 ),
        .I1(\FSM_sequential_state[3]_i_5__0_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_2__0_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[3]_i_3__0 
       (.I0(\FSM_sequential_state[3]_i_6__0_n_0 ),
        .I1(\FSM_sequential_state[3]_i_7__0_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_3__0_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[0]_i_1__0 
       (.I0(\is_a_ds_reg[3]_1 ),
        .I1(\alig_ds_reg[1] ),
        .I2(\align_c/alig_ds021_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/alig_ds019_out ),
        .O(\char_d1_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[0]_i_2__0 
       (.I0(comma_is_a[1]),
        .I1(comma_is_f[1]),
        .O(\align_c/alig_ds021_out ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[1]_i_1__0 
       (.I0(\alig_ds_reg[1] ),
        .I1(\alig_ds_reg[1]_0 ),
        .I2(\align_c/alig_ds019_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_1 ),
        .O(\char_d1_reg[0] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[1]_i_2__0 
       (.I0(comma_is_a[2]),
        .I1(comma_is_f[2]),
        .O(\align_c/alig_ds019_out ));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[2]_i_2__0 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_f[3]),
        .O(\is_a_ds_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000000051510051)) 
    all_sta_i_1
       (.I0(all_sta_i_2_n_0),
        .I1(active_lanes[2]),
        .I2(all_sta_reg[1]),
        .I3(active_lanes[3]),
        .I4(all_sta_reg[2]),
        .I5(all_sta_reg_0),
        .O(\rx_cfg_lanes_in_use_reg[5] ));
  LUT4 #(
    .INIT(16'h22F2)) 
    all_sta_i_2
       (.I0(active_lanes[0]),
        .I1(sta_ds_reg_0),
        .I2(active_lanes[1]),
        .I3(all_sta_reg[0]),
        .O(all_sta_i_2_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__1 
       (.I0(comma_data[16]),
        .I1(Q[0]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[8]),
        .O(\data_d1_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(comma_data[10]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[18]),
        .O(\data_d1_reg[7] [10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(comma_data[11]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[19]),
        .O(\data_d1_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(comma_data[12]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[20]),
        .O(\data_d1_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[13]),
        .I2(comma_data[13]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[21]),
        .O(\data_d1_reg[7] [13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__1 
       (.I0(Q[6]),
        .I1(Q[14]),
        .I2(comma_data[14]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[22]),
        .O(\data_d1_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[15]),
        .I2(comma_data[15]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[23]),
        .O(\data_d1_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__1 
       (.I0(comma_data[17]),
        .I1(Q[1]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[9]),
        .O(\data_d1_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__2 
       (.I0(comma_data[8]),
        .I1(comma_data[16]),
        .I2(data_d[0]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[0]),
        .O(\data_us_r_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__2 
       (.I0(comma_data[9]),
        .I1(comma_data[17]),
        .I2(data_d[1]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[1]),
        .O(\data_us_r_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__2 
       (.I0(comma_data[10]),
        .I1(comma_data[18]),
        .I2(data_d[2]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[2]),
        .O(\data_us_r_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__2 
       (.I0(comma_data[11]),
        .I1(comma_data[19]),
        .I2(data_d[3]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[3]),
        .O(\data_us_r_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__2 
       (.I0(comma_data[12]),
        .I1(comma_data[20]),
        .I2(data_d[4]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[4]),
        .O(\data_us_r_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__2 
       (.I0(comma_data[13]),
        .I1(comma_data[21]),
        .I2(data_d[5]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[5]),
        .O(\data_us_r_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__1 
       (.I0(comma_data[18]),
        .I1(Q[2]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[10]),
        .O(\data_d1_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__2 
       (.I0(comma_data[14]),
        .I1(comma_data[22]),
        .I2(data_d[6]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[6]),
        .O(\data_us_r_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_2__0 
       (.I0(comma_data[15]),
        .I1(comma_data[23]),
        .I2(data_d[7]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[7]),
        .O(\data_us_r_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__1 
       (.I0(comma_data[19]),
        .I1(Q[3]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[11]),
        .O(\data_d1_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__1 
       (.I0(comma_data[20]),
        .I1(Q[4]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[12]),
        .O(\data_d1_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__1 
       (.I0(comma_data[21]),
        .I1(Q[5]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[13]),
        .O(\data_d1_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__1 
       (.I0(comma_data[22]),
        .I1(Q[6]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[14]),
        .O(\data_d1_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__1 
       (.I0(comma_data[23]),
        .I1(Q[7]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[15]),
        .O(\data_d1_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(comma_data[8]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[16]),
        .O(\data_d1_reg[7] [8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(comma_data[9]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[17]),
        .O(\data_d1_reg[7] [9]));
  FDRE \data_us_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(comma_data[2]),
        .R(1'b0));
  FDRE \data_us_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(comma_data[3]),
        .R(1'b0));
  FDRE \data_us_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(comma_data[4]),
        .R(1'b0));
  FDRE \data_us_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(comma_data[5]),
        .R(1'b0));
  FDRE \data_us_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(comma_data[6]),
        .R(1'b0));
  FDRE \data_us_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(comma_data[7]),
        .R(1'b0));
  FDRE \data_us_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(comma_data[8]),
        .R(1'b0));
  FDRE \data_us_r_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(comma_data[9]),
        .R(1'b0));
  FDRE \data_us_r_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(comma_data[10]),
        .R(1'b0));
  FDRE \data_us_r_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(comma_data[11]),
        .R(1'b0));
  FDRE \data_us_r_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(comma_data[12]),
        .R(1'b0));
  FDRE \data_us_r_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(comma_data[13]),
        .R(1'b0));
  FDRE \data_us_r_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(comma_data[14]),
        .R(1'b0));
  FDRE \data_us_r_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(comma_data[15]),
        .R(1'b0));
  FDRE \data_us_r_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(comma_data[16]),
        .R(1'b0));
  FDRE \data_us_r_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(comma_data[17]),
        .R(1'b0));
  FDRE \data_us_r_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(comma_data[18]),
        .R(1'b0));
  FDRE \data_us_r_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(comma_data[19]),
        .R(1'b0));
  FDRE \data_us_r_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(comma_data[20]),
        .R(1'b0));
  FDRE \data_us_r_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(comma_data[21]),
        .R(1'b0));
  FDRE \data_us_r_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(comma_data[22]),
        .R(1'b0));
  FDRE \data_us_r_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(comma_data[23]),
        .R(1'b0));
  FDRE \data_us_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(comma_data[0]),
        .R(1'b0));
  FDRE \data_us_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(comma_data[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[0]_i_1__0 
       (.I0(\align_c/err_ds04_out ),
        .I1(\err_ds_reg[0] ),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out ),
        .O(\inv_ds_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_2__0 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [0]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\align_c/err_ds04_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_4__0 
       (.I0(comma_inv[1]),
        .I1(comma_is_k[1]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[1]),
        .I4(comma_is_r[1]),
        .I5(\is_q_ds_reg[1]_0 ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_5__0 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\align_c/err_ds08_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_4__0 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [1]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\inv_ds_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_5__0 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [1]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[2]_i_4__0 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [2]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \err_ds[3]_i_10__0 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(comma_is_r[2]),
        .I3(comma_is_k[1]),
        .I4(comma_is_k[0]),
        .I5(comma_is_r[1]),
        .O(\is_k_ds_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00707070)) 
    \err_ds[3]_i_11__0 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_k[2]),
        .I2(\shift_r[1]_i_2__0_n_0 ),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_r__0),
        .O(\is_r_ds_reg[3]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[0]_i_1__0 
       (.I0(\inv_ds_reg[2]_0 [0]),
        .I1(\inv_ds_reg[2]_1 [0]),
        .O(comma_is_e[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[1]_i_1__0 
       (.I0(\inv_ds_reg[2]_0 [1]),
        .I1(\inv_ds_reg[2]_1 [1]),
        .O(comma_is_e[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[2]_i_1__0 
       (.I0(\inv_ds_reg[2]_0 [2]),
        .I1(\inv_ds_reg[2]_1 [2]),
        .O(comma_is_e[6]));
  FDRE \inv_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[4]),
        .Q(comma_inv[0]),
        .R(1'b0));
  FDRE \inv_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[5]),
        .Q(comma_inv[1]),
        .R(1'b0));
  FDRE \inv_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[6]),
        .Q(comma_inv[2]),
        .R(1'b0));
  FDRE \inv_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\inv_ds_reg[3]_3 ),
        .Q(comma_inv[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[0]_i_1__0 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_a__0),
        .I2(comma_is_a[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[2]),
        .O(\is_a_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[1]_i_1__0 
       (.I0(comma_is_a__0),
        .I1(\is_a_reg[1] ),
        .I2(comma_is_a[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_0 ),
        .O(\is_a_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[1]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\is_a_ds_reg[1]_0 ),
        .O(is_a_ds110_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[2]_i_1__0 
       (.I0(Q[16]),
        .I1(Q[22]),
        .I2(Q[17]),
        .I3(Q[23]),
        .I4(\is_a_ds_reg[2]_1 ),
        .O(is_a_ds111_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[3]_i_1__0 
       (.I0(Q[24]),
        .I1(Q[30]),
        .I2(Q[25]),
        .I3(Q[31]),
        .I4(\is_a_ds_reg[3]_2 ),
        .O(is_a_ds112_in));
  FDRE \is_a_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds110_in),
        .Q(comma_is_a[1]),
        .R(\is_r_ds[1]_i_1__0_n_0 ));
  FDRE \is_a_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds111_in),
        .Q(comma_is_a[2]),
        .R(\is_r_ds[2]_i_1__0_n_0 ));
  FDRE \is_a_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds112_in),
        .Q(\is_a_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__0_n_0 ));
  FDRE \is_f_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds12_in),
        .Q(comma_is_f[1]),
        .R(\is_r_ds[1]_i_1__0_n_0 ));
  FDRE \is_f_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds14_in),
        .Q(comma_is_f[2]),
        .R(\is_r_ds[2]_i_1__0_n_0 ));
  FDRE \is_f_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds16_in),
        .Q(comma_is_f[3]),
        .R(\is_r_ds[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[0]_i_1__0 
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[2]),
        .O(\is_k_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[1]_i_1__0 
       (.I0(\is_k_ds_reg[3]_1 [0]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(comma_is_k[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(\is_k_ds_reg[2]_0 [1]));
  FDRE \is_k_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [0]),
        .Q(comma_is_k[0]),
        .R(1'b0));
  FDRE \is_k_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [1]),
        .Q(comma_is_k[1]),
        .R(1'b0));
  FDRE \is_k_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [2]),
        .Q(comma_is_k[2]),
        .R(1'b0));
  FDRE \is_k_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [3]),
        .Q(\is_k_ds_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[0]_i_1__0 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(comma_is_q[0]),
        .I2(\is_q_ds_reg[1]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\is_q_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[1]_i_1__0 
       (.I0(comma_is_q[0]),
        .I1(comma_is_q[1]),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\is_q_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[1]_i_1__0 
       (.I0(Q[13]),
        .I1(Q[8]),
        .I2(Q[14]),
        .I3(Q[9]),
        .I4(\data_d1_reg[10] ),
        .O(is_q_ds17_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[1]_i_2__0 
       (.I0(Q[10]),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\data_d1_reg[10] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[2]_i_1__0 
       (.I0(Q[21]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[17]),
        .I4(\data_d1_reg[18] ),
        .O(is_q_ds18_in));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[2]_i_2__0 
       (.I0(Q[18]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[19]),
        .O(\data_d1_reg[18] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[3]_i_1__0 
       (.I0(Q[29]),
        .I1(Q[24]),
        .I2(Q[30]),
        .I3(Q[25]),
        .I4(\data_d1_reg[26] ),
        .O(is_q_ds19_in));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[3]_i_2__0 
       (.I0(Q[26]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[27]),
        .O(\data_d1_reg[26] ));
  FDRE \is_q_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_q[0]),
        .Q(\is_q_ds_reg[0]_0 ),
        .R(1'b0));
  FDRE \is_q_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds17_in),
        .Q(\is_q_ds_reg[1]_0 ),
        .R(\is_r_ds[1]_i_1__0_n_0 ));
  FDRE \is_q_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds18_in),
        .Q(\is_q_ds_reg[2]_1 ),
        .R(\is_r_ds[2]_i_1__0_n_0 ));
  FDRE \is_q_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds19_in),
        .Q(\is_q_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[0]_i_1__0 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[2]),
        .O(\is_r_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[1]_i_1__0 
       (.I0(comma_is_r__0),
        .I1(\is_r_reg[1] ),
        .I2(comma_is_r[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_r_ds_reg[3]_0 ),
        .O(\is_r_ds_reg[2]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[1]_i_1__0 
       (.I0(\is_f_ds_reg[3]_0 [0]),
        .O(\is_r_ds[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[1]_i_2__0 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\is_r_ds_reg[1]_0 ),
        .O(is_r_ds113_in));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[2]_i_1__0 
       (.I0(\is_f_ds_reg[3]_0 [1]),
        .O(\is_r_ds[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[2]_i_2__0 
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(\data_d1_reg[20] ),
        .O(is_r_ds114_in));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[2]_i_3__0 
       (.I0(Q[20]),
        .I1(Q[16]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(\data_d1_reg[20] ));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[3]_i_1__0 
       (.I0(\is_f_ds_reg[3]_0 [2]),
        .O(\is_r_ds[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[3]_i_2__0 
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(\data_d1_reg[28] ),
        .O(is_r_ds115_in));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[3]_i_3__0 
       (.I0(Q[28]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\data_d1_reg[28] ));
  FDRE \is_r_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds113_in),
        .Q(comma_is_r[1]),
        .R(\is_r_ds[1]_i_1__0_n_0 ));
  FDRE \is_r_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds114_in),
        .Q(comma_is_r[2]),
        .R(\is_r_ds[2]_i_1__0_n_0 ));
  FDRE \is_r_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds115_in),
        .Q(\is_r_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAC8)) 
    k4_ds_i_2__0
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(comma_is_k[0]),
        .I4(k4_ds_i_3__0_n_0),
        .O(k4_ds_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h055555553FFFFFFF)) 
    k4_ds_i_3__0
       (.I0(comma_is_k[2]),
        .I1(\is_k_ds_reg[3]_1 [3]),
        .I2(\is_k_ds_reg[3]_1 [2]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(\is_k_ds_reg[3]_1 [1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(k4_ds_i_3__0_n_0));
  FDRE k4_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(k4_ds_i_2__0_n_0),
        .Q(D),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \offs_out[0]_i_1__0 
       (.I0(p_0_in__1[0]),
        .I1(p_0_in[0]),
        .O(\shift_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    offs_val_i_1__0
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    rdy_us_i_2__0
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(\shift_r[1]_i_2__0_n_0 ),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(start_ila__1));
  LUT4 #(
    .INIT(16'hF888)) 
    resync_trig_r_i_10
       (.I0(D),
        .I1(active_lanes[0]),
        .I2(resync_trig_r_i_9),
        .I3(active_lanes[4]),
        .O(k4_ds_reg_0));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    \shift[0]_i_1__0 
       (.I0(\is_q_ds_reg[0]_0 ),
        .I1(\is_q_ds_reg[1]_0 ),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(\shift[0]_i_2__0_n_0 ),
        .I4(\shift[0]_i_3__0_n_0 ),
        .I5(\shift_reg[0] ),
        .O(\is_q_ds_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[0]_i_2__0 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(buf_rst),
        .O(\shift[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \shift[0]_i_3__0 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\is_q_ds_reg[1]_0 ),
        .I4(\is_q_ds_reg[0]_0 ),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\shift[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444454500000100)) 
    \shift[1]_i_1__0 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\shift[1]_i_2__0_n_0 ),
        .I4(\is_q_ds_reg[2]_1 ),
        .I5(\shift_reg[1]_0 ),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[1]_i_2__0 
       (.I0(\is_q_ds_reg[1]_0 ),
        .I1(\is_q_ds_reg[0]_0 ),
        .O(\shift[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_r[0]_i_1__0 
       (.I0(\align_c/shift ),
        .I1(started_ila0),
        .I2(p_0_in[0]),
        .O(\shift_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2A2A2A)) 
    \shift_r[0]_i_2__0 
       (.I0(sta_ds1),
        .I1(comma_is_k[1]),
        .I2(comma_is_r[2]),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .I5(\align_c/start_ila124_out__0 ),
        .O(\align_c/shift ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFFFFFFF)) 
    \shift_r[0]_i_3__0 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__0_n_0 ),
        .I3(comma_is_r__0),
        .I4(\is_k_ds_reg[3]_0 ),
        .I5(support_lane_sync),
        .O(started_ila0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[0]_i_4__0 
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .O(sta_ds1));
  LUT6 #(
    .INIT(64'h0077007000700070)) 
    \shift_r[1]_i_1__0 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2__0_n_0 ),
        .I3(\align_c/start_ila124_out__0 ),
        .I4(support_lane_sync),
        .I5(p_0_in[1]),
        .O(\is_k_ds_reg[2]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shift_r[1]_i_2__0 
       (.I0(comma_is_k[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r[1]),
        .I3(comma_is_k[0]),
        .O(\shift_r[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[1]_i_3__0 
       (.I0(comma_is_r__0),
        .I1(\is_k_ds_reg[3]_0 ),
        .O(\align_c/start_ila124_out__0 ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    sta_ds_i_1__0
       (.I0(sta_ds0__6),
        .I1(support_lane_sync),
        .I2(sta_ds09_out),
        .I3(sta_ds_reg_1),
        .I4(sta_ds_reg_0),
        .O(sta_ds_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    sta_ds_i_2__0
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_r__0),
        .I4(sta_ds_i_4__0_n_0),
        .O(sta_ds0__6));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h3FFFBBFA)) 
    sta_ds_i_3__0
       (.I0(comma_is_k[0]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[2]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[1]),
        .O(sta_ds09_out));
  LUT4 #(
    .INIT(16'hF888)) 
    sta_ds_i_4__0
       (.I0(comma_is_r[2]),
        .I1(comma_is_k[1]),
        .I2(\is_r_ds_reg[3]_0 ),
        .I3(comma_is_k[2]),
        .O(sta_ds_i_4__0_n_0));
  FDRE sta_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(sta_ds_i_1__0_n_0),
        .Q(sta_ds_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    started_data_i_1__0
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    started_data_i_2__0
       (.I0(started_data_i_3__0_n_0),
        .I1(started_data_reg_0),
        .I2(support_lane_sync),
        .I3(\align_c/start_data16_out__2 ),
        .I4(started_data_i_6__0_n_0),
        .I5(\align_c/start_data14_out__2 ),
        .O(start_data__5));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h44F40000)) 
    started_data_i_3__0
       (.I0(comma_is_r__0),
        .I1(\is_a_ds_reg[3]_0 ),
        .I2(comma_is_a__0),
        .I3(\is_r_reg[1] ),
        .I4(alig_deb_ila),
        .O(started_data_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_5__0
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_k[0]),
        .I4(\is_k_ds_reg[3]_1 [0]),
        .O(\align_c/start_data16_out__2 ));
  LUT6 #(
    .INIT(64'h4C00400000000000)) 
    started_data_i_6__0
       (.I0(\is_k_ds_reg[3]_1 [2]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(comma_is_k[1]),
        .I5(comma_is_k[2]),
        .O(started_data_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_7__0
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_1 [2]),
        .I4(\is_k_ds_reg[3]_1 [3]),
        .O(\align_c/start_data14_out__2 ));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    val_ds_i_2__0
       (.I0(\offs_out_reg[1] ),
        .I1(\offs_out_reg[1]_0 ),
        .I2(support_lane_sync),
        .I3(\align_c/start_data14_out__2 ),
        .I4(started_data_i_6__0_n_0),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[1]));
  LUT6 #(
    .INIT(64'h101010101F1F1F10)) 
    val_ds_i_3__0
       (.I0(\align_c/start_data117_out__1 ),
        .I1(\offs_out_reg[0] ),
        .I2(support_lane_sync),
        .I3(val_ds_i_8__0_n_0),
        .I4(\align_c/start_data14_out__2 ),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h20)) 
    val_ds_i_6__0
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(alig_deb_ila),
        .O(\align_c/start_data117_out__1 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    val_ds_i_8__0
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(val_ds_i_8__0_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_comma_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_comma_32_91
   (D,
    comma_data,
    \inv_ds_reg[3]_0 ,
    \inv_ds_reg[3]_1 ,
    \inv_ds_reg[3]_2 ,
    \shift_r_reg[0] ,
    p_0_in__1,
    started_data0,
    start_data__5,
    \is_k_ds_reg[3]_0 ,
    \is_k_ds_reg[2]_0 ,
    \is_q_ds_reg[2]_0 ,
    \is_q_ds_reg[3]_0 ,
    \is_q_ds_reg[1]_0 ,
    \is_q_ds_reg[2]_1 ,
    \is_r_ds_reg[2]_0 ,
    \is_r_ds_reg[3]_0 ,
    \is_a_ds_reg[2]_0 ,
    \is_a_ds_reg[3]_0 ,
    \data_d1_reg[7] ,
    \char_d1_reg[0] ,
    \is_a_ds_reg[3]_1 ,
    \is_r_ds_reg[3]_1 ,
    \is_k_ds_reg[2]_1 ,
    started_ila0,
    start_ila__1,
    \FSM_sequential_state_reg[3] ,
    \is_q_ds_reg[0]_0 ,
    \data_d1_reg[10] ,
    \data_d1_reg[26] ,
    \data_d1_reg[18] ,
    \data_d1_reg[20] ,
    \data_d1_reg[28] ,
    \data_us_r_reg[23]_0 ,
    \rx_cfg_lanes_in_use_reg[0] ,
    sta_ds_reg_0,
    sta_ds_reg_1,
    started_data_reg,
    \is_k_ds_reg[2]_2 ,
    \shift_r_reg[0]_0 ,
    buf_rst_reg,
    \is_q_ds_reg[0]_1 ,
    SR,
    clk,
    \inv_ds_reg[3]_3 ,
    Q,
    \FSM_sequential_state_reg[0] ,
    \err_ds_reg[0] ,
    shift_mux__1,
    \inv_ds_reg[2]_0 ,
    \inv_ds_reg[2]_1 ,
    p_0_in,
    \offs_out_reg[0] ,
    support_lane_sync,
    alig_deb_data,
    started_data_reg_0,
    \offs_out_reg[1] ,
    \offs_out_reg[1]_0 ,
    \is_k_ds_reg[3]_1 ,
    comma_is_q,
    comma_is_r__0,
    \is_r_reg[1] ,
    comma_is_a__0,
    \is_a_reg[1] ,
    \alig_ds_reg[1] ,
    \alig_ds_reg[1]_0 ,
    buf_rst,
    \shift_reg[1] ,
    alig_deb_ila,
    \is_a_ds_reg[1]_0 ,
    \is_a_ds_reg[3]_2 ,
    \is_a_ds_reg[2]_1 ,
    \err_ds_reg[2] ,
    \is_r_ds_reg[1]_0 ,
    data_d,
    \shift_reg[0] ,
    \shift_reg[1]_0 ,
    active_lanes,
    k4,
    resync_trig_r_i_4,
    all_sta_reg,
    all_sta_reg_0,
    \is_f_ds_reg[3]_0 ,
    is_f_ds16_in,
    is_f_ds14_in,
    is_f_ds12_in,
    sta_ds_reg_2);
  output [0:0]D;
  output [23:0]comma_data;
  output [0:0]\inv_ds_reg[3]_0 ;
  output [1:0]\inv_ds_reg[3]_1 ;
  output [0:0]\inv_ds_reg[3]_2 ;
  output [0:0]\shift_r_reg[0] ;
  output [1:0]p_0_in__1;
  output started_data0;
  output start_data__5;
  output [0:0]\is_k_ds_reg[3]_0 ;
  output [1:0]\is_k_ds_reg[2]_0 ;
  output [1:0]\is_q_ds_reg[2]_0 ;
  output \is_q_ds_reg[3]_0 ;
  output \is_q_ds_reg[1]_0 ;
  output \is_q_ds_reg[2]_1 ;
  output [1:0]\is_r_ds_reg[2]_0 ;
  output [0:0]\is_r_ds_reg[3]_0 ;
  output [1:0]\is_a_ds_reg[2]_0 ;
  output [0:0]\is_a_ds_reg[3]_0 ;
  output [15:0]\data_d1_reg[7] ;
  output [1:0]\char_d1_reg[0] ;
  output [0:0]\is_a_ds_reg[3]_1 ;
  output [0:0]\is_r_ds_reg[3]_1 ;
  output \is_k_ds_reg[2]_1 ;
  output started_ila0;
  output start_ila__1;
  output [3:0]\FSM_sequential_state_reg[3] ;
  output [0:0]\is_q_ds_reg[0]_0 ;
  output \data_d1_reg[10] ;
  output \data_d1_reg[26] ;
  output \data_d1_reg[18] ;
  output \data_d1_reg[20] ;
  output \data_d1_reg[28] ;
  output [7:0]\data_us_r_reg[23]_0 ;
  output \rx_cfg_lanes_in_use_reg[0] ;
  output sta_ds_reg_0;
  output sta_ds_reg_1;
  output started_data_reg;
  output \is_k_ds_reg[2]_2 ;
  output \shift_r_reg[0]_0 ;
  output buf_rst_reg;
  output \is_q_ds_reg[0]_1 ;
  input [0:0]SR;
  input clk;
  input [0:0]\inv_ds_reg[3]_3 ;
  input [31:0]Q;
  input [3:0]\FSM_sequential_state_reg[0] ;
  input [0:0]\err_ds_reg[0] ;
  input [1:0]shift_mux__1;
  input [2:0]\inv_ds_reg[2]_0 ;
  input [2:0]\inv_ds_reg[2]_1 ;
  input [1:0]p_0_in;
  input \offs_out_reg[0] ;
  input support_lane_sync;
  input alig_deb_data;
  input started_data_reg_0;
  input \offs_out_reg[1] ;
  input \offs_out_reg[1]_0 ;
  input [3:0]\is_k_ds_reg[3]_1 ;
  input [1:0]comma_is_q;
  input [0:0]comma_is_r__0;
  input [0:0]\is_r_reg[1] ;
  input [0:0]comma_is_a__0;
  input [0:0]\is_a_reg[1] ;
  input [0:0]\alig_ds_reg[1] ;
  input [0:0]\alig_ds_reg[1]_0 ;
  input buf_rst;
  input \shift_reg[1] ;
  input alig_deb_ila;
  input \is_a_ds_reg[1]_0 ;
  input \is_a_ds_reg[3]_2 ;
  input \is_a_ds_reg[2]_1 ;
  input [2:0]\err_ds_reg[2] ;
  input \is_r_ds_reg[1]_0 ;
  input [7:0]data_d;
  input \shift_reg[0] ;
  input \shift_reg[1]_0 ;
  input [1:0]active_lanes;
  input k4;
  input resync_trig_r_i_4;
  input [0:0]all_sta_reg;
  input all_sta_reg_0;
  input [2:0]\is_f_ds_reg[3]_0 ;
  input is_f_ds16_in;
  input is_f_ds14_in;
  input is_f_ds12_in;
  input sta_ds_reg_2;

  wire [0:0]D;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[0]_i_4_n_0 ;
  wire \FSM_sequential_state[0]_i_6_n_0 ;
  wire \FSM_sequential_state[0]_i_7_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_7_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire \FSM_sequential_state[3]_i_4_n_0 ;
  wire \FSM_sequential_state[3]_i_5_n_0 ;
  wire \FSM_sequential_state[3]_i_6_n_0 ;
  wire \FSM_sequential_state[3]_i_7_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_i_5_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_2_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_3_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_2_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_3_n_0 ;
  wire [3:0]\FSM_sequential_state_reg[3] ;
  wire \FSM_sequential_state_reg[3]_i_2_n_0 ;
  wire \FSM_sequential_state_reg[3]_i_3_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [1:0]active_lanes;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]\alig_ds_reg[1] ;
  wire [0:0]\alig_ds_reg[1]_0 ;
  wire [0:0]\align_c/alig_ds019_out ;
  wire [0:0]\align_c/alig_ds021_out ;
  wire [0:0]\align_c/err_ds012_out ;
  wire [0:0]\align_c/err_ds04_out ;
  wire [0:0]\align_c/err_ds08_out ;
  wire [0:0]\align_c/shift ;
  wire \align_c/start_data117_out__1 ;
  wire \align_c/start_data14_out__2 ;
  wire \align_c/start_data16_out__2 ;
  wire \align_c/start_ila124_out__0 ;
  wire [0:0]all_sta_reg;
  wire all_sta_reg_0;
  wire buf_rst;
  wire buf_rst_reg;
  wire [1:0]\char_d1_reg[0] ;
  wire clk;
  wire [23:0]comma_data;
  wire [3:0]comma_inv;
  wire [2:1]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [6:4]comma_is_e;
  wire [3:1]comma_is_f;
  wire [2:0]comma_is_k;
  wire [1:0]comma_is_q;
  wire [2:1]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire [7:0]data_d;
  wire \data_d1_reg[10] ;
  wire \data_d1_reg[18] ;
  wire \data_d1_reg[20] ;
  wire \data_d1_reg[26] ;
  wire \data_d1_reg[28] ;
  wire [15:0]\data_d1_reg[7] ;
  wire [7:0]\data_us_r_reg[23]_0 ;
  wire [0:0]\err_ds_reg[0] ;
  wire [2:0]\err_ds_reg[2] ;
  wire [2:0]\inv_ds_reg[2]_0 ;
  wire [2:0]\inv_ds_reg[2]_1 ;
  wire [0:0]\inv_ds_reg[3]_0 ;
  wire [1:0]\inv_ds_reg[3]_1 ;
  wire [0:0]\inv_ds_reg[3]_2 ;
  wire [0:0]\inv_ds_reg[3]_3 ;
  wire is_a_ds110_in;
  wire is_a_ds111_in;
  wire is_a_ds112_in;
  wire \is_a_ds_reg[1]_0 ;
  wire [1:0]\is_a_ds_reg[2]_0 ;
  wire \is_a_ds_reg[2]_1 ;
  wire [0:0]\is_a_ds_reg[3]_0 ;
  wire [0:0]\is_a_ds_reg[3]_1 ;
  wire \is_a_ds_reg[3]_2 ;
  wire [0:0]\is_a_reg[1] ;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [2:0]\is_f_ds_reg[3]_0 ;
  wire [1:0]\is_k_ds_reg[2]_0 ;
  wire \is_k_ds_reg[2]_1 ;
  wire \is_k_ds_reg[2]_2 ;
  wire [0:0]\is_k_ds_reg[3]_0 ;
  wire [3:0]\is_k_ds_reg[3]_1 ;
  wire is_q_ds17_in;
  wire is_q_ds18_in;
  wire is_q_ds19_in;
  wire [0:0]\is_q_ds_reg[0]_0 ;
  wire \is_q_ds_reg[0]_1 ;
  wire \is_q_ds_reg[1]_0 ;
  wire [1:0]\is_q_ds_reg[2]_0 ;
  wire \is_q_ds_reg[2]_1 ;
  wire \is_q_ds_reg[3]_0 ;
  wire is_r_ds113_in;
  wire is_r_ds114_in;
  wire is_r_ds115_in;
  wire \is_r_ds[1]_i_1_n_0 ;
  wire \is_r_ds[2]_i_1_n_0 ;
  wire \is_r_ds[3]_i_1_n_0 ;
  wire \is_r_ds_reg[1]_0 ;
  wire [1:0]\is_r_ds_reg[2]_0 ;
  wire [0:0]\is_r_ds_reg[3]_0 ;
  wire [0:0]\is_r_ds_reg[3]_1 ;
  wire [0:0]\is_r_reg[1] ;
  wire k4;
  wire k4_ds_i_2_n_0;
  wire k4_ds_i_3_n_0;
  wire \offs_out_reg[0] ;
  wire \offs_out_reg[1] ;
  wire \offs_out_reg[1]_0 ;
  wire [1:0]p_0_in;
  wire [1:0]p_0_in__1;
  wire resync_trig_r_i_4;
  wire \rx_cfg_lanes_in_use_reg[0] ;
  wire \shift[0]_i_2_n_0 ;
  wire \shift[0]_i_3_n_0 ;
  wire \shift[1]_i_2_n_0 ;
  wire [1:0]shift_mux__1;
  wire \shift_r[1]_i_2_n_0 ;
  wire [0:0]\shift_r_reg[0] ;
  wire \shift_r_reg[0]_0 ;
  wire \shift_reg[0] ;
  wire \shift_reg[1] ;
  wire \shift_reg[1]_0 ;
  wire sta_ds09_out;
  wire sta_ds0__6;
  wire sta_ds1;
  wire sta_ds_i_1_n_0;
  wire sta_ds_i_4_n_0;
  wire sta_ds_reg_0;
  wire sta_ds_reg_1;
  wire sta_ds_reg_2;
  wire start_data__5;
  wire start_ila__1;
  wire started_data0;
  wire started_data_i_3_n_0;
  wire started_data_i_6_n_0;
  wire started_data_reg;
  wire started_data_reg_0;
  wire started_ila0;
  wire support_lane_sync;
  wire val_ds_i_8_n_0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3_n_0 ),
        .I2(\FSM_sequential_state_reg[0] [3]),
        .I3(\FSM_sequential_state[0]_i_4_n_0 ),
        .I4(\FSM_sequential_state_reg[0] [2]),
        .I5(\FSM_sequential_state_reg[0]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[3] [0]));
  LUT5 #(
    .INIT(32'h00003037)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(comma_inv[1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002000F009BF90FF)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0104052FF)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(comma_inv[3]),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E002E00AFFFAF00)) 
    \FSM_sequential_state[0]_i_6 
       (.I0(comma_inv[3]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(D),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0404174F)) 
    \FSM_sequential_state[0]_i_7 
       (.I0(\FSM_sequential_state_reg[0] [0]),
        .I1(comma_inv[3]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .O(\FSM_sequential_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0006044206402CC0)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[3]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008000400044220)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000E020002019640)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00001446)) 
    \FSM_sequential_state[1]_i_7 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0460420E466A2280)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[0]),
        .I4(comma_inv[2]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040442044B4640)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[0]),
        .I3(comma_inv[2]),
        .I4(comma_inv[3]),
        .I5(comma_inv[1]),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000909992B1194F0)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[1]),
        .I4(comma_inv[2]),
        .I5(comma_inv[0]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00002120)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(comma_inv[1]),
        .I1(comma_inv[0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h04426008004A0460)) 
    \FSM_sequential_state[3]_i_4 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[1]),
        .I3(comma_inv[2]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004044000060480)) 
    \FSM_sequential_state[3]_i_5 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[2]),
        .I3(comma_inv[1]),
        .I4(comma_inv[0]),
        .I5(comma_inv[3]),
        .O(\FSM_sequential_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0020001E009B9D00)) 
    \FSM_sequential_state[3]_i_6 
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(comma_inv[3]),
        .I3(comma_inv[0]),
        .I4(comma_inv[1]),
        .I5(comma_inv[2]),
        .O(\FSM_sequential_state[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004016)) 
    \FSM_sequential_state[3]_i_7 
       (.I0(comma_inv[0]),
        .I1(comma_inv[1]),
        .I2(comma_inv[2]),
        .I3(comma_inv[3]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .O(\FSM_sequential_state[3]_i_7_n_0 ));
  MUXF7 \FSM_sequential_state_reg[0]_i_5 
       (.I0(\FSM_sequential_state[0]_i_6_n_0 ),
        .I1(\FSM_sequential_state[0]_i_7_n_0 ),
        .O(\FSM_sequential_state_reg[0]_i_5_n_0 ),
        .S(\FSM_sequential_state_reg[0] [1]));
  MUXF8 \FSM_sequential_state_reg[1]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_i_3_n_0 ),
        .O(\FSM_sequential_state_reg[3] [1]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_4_n_0 ),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_2_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[1]_i_3 
       (.I0(\FSM_sequential_state[1]_i_6_n_0 ),
        .I1(\FSM_sequential_state[1]_i_7_n_0 ),
        .O(\FSM_sequential_state_reg[1]_i_3_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[2]_i_1 
       (.I0(\FSM_sequential_state_reg[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_3_n_0 ),
        .O(\FSM_sequential_state_reg[3] [2]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[2]_i_2 
       (.I0(\FSM_sequential_state[2]_i_4_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_2_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[2]_i_3 
       (.I0(\FSM_sequential_state[2]_i_6_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_3_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF8 \FSM_sequential_state_reg[3]_i_1 
       (.I0(\FSM_sequential_state_reg[3]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[3]_i_3_n_0 ),
        .O(\FSM_sequential_state_reg[3] [3]),
        .S(\FSM_sequential_state_reg[0] [3]));
  MUXF7 \FSM_sequential_state_reg[3]_i_2 
       (.I0(\FSM_sequential_state[3]_i_4_n_0 ),
        .I1(\FSM_sequential_state[3]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_2_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  MUXF7 \FSM_sequential_state_reg[3]_i_3 
       (.I0(\FSM_sequential_state[3]_i_6_n_0 ),
        .I1(\FSM_sequential_state[3]_i_7_n_0 ),
        .O(\FSM_sequential_state_reg[3]_i_3_n_0 ),
        .S(\FSM_sequential_state_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[0]_i_1 
       (.I0(\is_a_ds_reg[3]_1 ),
        .I1(\alig_ds_reg[1] ),
        .I2(\align_c/alig_ds021_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/alig_ds019_out ),
        .O(\char_d1_reg[0] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[0]_i_2 
       (.I0(comma_is_a[1]),
        .I1(comma_is_f[1]),
        .O(\align_c/alig_ds021_out ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \alig_ds[1]_i_1 
       (.I0(\alig_ds_reg[1] ),
        .I1(\alig_ds_reg[1]_0 ),
        .I2(\align_c/alig_ds019_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_1 ),
        .O(\char_d1_reg[0] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[1]_i_2 
       (.I0(comma_is_a[2]),
        .I1(comma_is_f[2]),
        .O(\align_c/alig_ds019_out ));
  LUT2 #(
    .INIT(4'hE)) 
    \alig_ds[2]_i_2 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_f[3]),
        .O(\is_a_ds_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hFFFF4F44)) 
    all_sta_i_3
       (.I0(sta_ds_reg_1),
        .I1(active_lanes[0]),
        .I2(all_sta_reg),
        .I3(active_lanes[1]),
        .I4(all_sta_reg_0),
        .O(sta_ds_reg_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1 
       (.I0(comma_data[16]),
        .I1(Q[0]),
        .I2(comma_data[0]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[8]),
        .O(\data_d1_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(comma_data[10]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[18]),
        .O(\data_d1_reg[7] [10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1 
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(comma_data[11]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[19]),
        .O(\data_d1_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(comma_data[12]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[20]),
        .O(\data_d1_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1 
       (.I0(Q[5]),
        .I1(Q[13]),
        .I2(comma_data[13]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[21]),
        .O(\data_d1_reg[7] [13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1 
       (.I0(Q[6]),
        .I1(Q[14]),
        .I2(comma_data[14]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[22]),
        .O(\data_d1_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1 
       (.I0(Q[7]),
        .I1(Q[15]),
        .I2(comma_data[15]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[23]),
        .O(\data_d1_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1 
       (.I0(comma_data[17]),
        .I1(Q[1]),
        .I2(comma_data[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[9]),
        .O(\data_d1_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[24]_i_1__0 
       (.I0(comma_data[8]),
        .I1(comma_data[16]),
        .I2(data_d[0]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[0]),
        .O(\data_us_r_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[25]_i_1__0 
       (.I0(comma_data[9]),
        .I1(comma_data[17]),
        .I2(data_d[1]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[1]),
        .O(\data_us_r_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[26]_i_1__0 
       (.I0(comma_data[10]),
        .I1(comma_data[18]),
        .I2(data_d[2]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[2]),
        .O(\data_us_r_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[27]_i_1__0 
       (.I0(comma_data[11]),
        .I1(comma_data[19]),
        .I2(data_d[3]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[3]),
        .O(\data_us_r_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[28]_i_1__0 
       (.I0(comma_data[12]),
        .I1(comma_data[20]),
        .I2(data_d[4]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[4]),
        .O(\data_us_r_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[29]_i_1__0 
       (.I0(comma_data[13]),
        .I1(comma_data[21]),
        .I2(data_d[5]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[5]),
        .O(\data_us_r_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1 
       (.I0(comma_data[18]),
        .I1(Q[2]),
        .I2(comma_data[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[10]),
        .O(\data_d1_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[30]_i_1__0 
       (.I0(comma_data[14]),
        .I1(comma_data[22]),
        .I2(data_d[6]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[6]),
        .O(\data_us_r_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[31]_i_2 
       (.I0(comma_data[15]),
        .I1(comma_data[23]),
        .I2(data_d[7]),
        .I3(\shift_reg[0] ),
        .I4(\shift_reg[1]_0 ),
        .I5(comma_data[7]),
        .O(\data_us_r_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1 
       (.I0(comma_data[19]),
        .I1(Q[3]),
        .I2(comma_data[3]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[11]),
        .O(\data_d1_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1 
       (.I0(comma_data[20]),
        .I1(Q[4]),
        .I2(comma_data[4]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[12]),
        .O(\data_d1_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1 
       (.I0(comma_data[21]),
        .I1(Q[5]),
        .I2(comma_data[5]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[13]),
        .O(\data_d1_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1 
       (.I0(comma_data[22]),
        .I1(Q[6]),
        .I2(comma_data[6]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[14]),
        .O(\data_d1_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1 
       (.I0(comma_data[23]),
        .I1(Q[7]),
        .I2(comma_data[7]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[15]),
        .O(\data_d1_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1 
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(comma_data[8]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[16]),
        .O(\data_d1_reg[7] [8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(comma_data[9]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_data[17]),
        .O(\data_d1_reg[7] [9]));
  FDRE \data_us_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(comma_data[2]),
        .R(1'b0));
  FDRE \data_us_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(comma_data[3]),
        .R(1'b0));
  FDRE \data_us_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(comma_data[4]),
        .R(1'b0));
  FDRE \data_us_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(comma_data[5]),
        .R(1'b0));
  FDRE \data_us_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(comma_data[6]),
        .R(1'b0));
  FDRE \data_us_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(comma_data[7]),
        .R(1'b0));
  FDRE \data_us_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(comma_data[8]),
        .R(1'b0));
  FDRE \data_us_r_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(comma_data[9]),
        .R(1'b0));
  FDRE \data_us_r_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(comma_data[10]),
        .R(1'b0));
  FDRE \data_us_r_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(comma_data[11]),
        .R(1'b0));
  FDRE \data_us_r_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(comma_data[12]),
        .R(1'b0));
  FDRE \data_us_r_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(comma_data[13]),
        .R(1'b0));
  FDRE \data_us_r_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(comma_data[14]),
        .R(1'b0));
  FDRE \data_us_r_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(comma_data[15]),
        .R(1'b0));
  FDRE \data_us_r_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(comma_data[16]),
        .R(1'b0));
  FDRE \data_us_r_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(comma_data[17]),
        .R(1'b0));
  FDRE \data_us_r_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(comma_data[18]),
        .R(1'b0));
  FDRE \data_us_r_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(comma_data[19]),
        .R(1'b0));
  FDRE \data_us_r_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(comma_data[20]),
        .R(1'b0));
  FDRE \data_us_r_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(comma_data[21]),
        .R(1'b0));
  FDRE \data_us_r_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(comma_data[22]),
        .R(1'b0));
  FDRE \data_us_r_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(comma_data[23]),
        .R(1'b0));
  FDRE \data_us_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(comma_data[0]),
        .R(1'b0));
  FDRE \data_us_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(comma_data[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \err_ds[0]_i_1 
       (.I0(\align_c/err_ds04_out ),
        .I1(\err_ds_reg[0] ),
        .I2(\align_c/err_ds012_out ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\align_c/err_ds08_out ),
        .O(\inv_ds_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_2 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [0]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\align_c/err_ds04_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_4 
       (.I0(comma_inv[1]),
        .I1(comma_is_k[1]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[1]),
        .I4(comma_is_r[1]),
        .I5(\is_q_ds_reg[1]_0 ),
        .O(\align_c/err_ds012_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[0]_i_5 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [0]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\align_c/err_ds08_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_4 
       (.I0(comma_inv[2]),
        .I1(comma_is_k[2]),
        .I2(\err_ds_reg[2] [1]),
        .I3(comma_is_a[2]),
        .I4(comma_is_r[2]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\inv_ds_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[1]_i_5 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [1]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \err_ds[2]_i_4 
       (.I0(comma_inv[3]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\err_ds_reg[2] [2]),
        .I3(\is_a_ds_reg[3]_0 ),
        .I4(\is_r_ds_reg[3]_0 ),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\inv_ds_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \err_ds[3]_i_10 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(comma_is_r[2]),
        .I3(comma_is_k[1]),
        .I4(comma_is_k[0]),
        .I5(comma_is_r[1]),
        .O(\is_k_ds_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00707070)) 
    \err_ds[3]_i_11 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_k[2]),
        .I2(\shift_r[1]_i_2_n_0 ),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_r__0),
        .O(\is_r_ds_reg[3]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[0]_i_1 
       (.I0(\inv_ds_reg[2]_0 [0]),
        .I1(\inv_ds_reg[2]_1 [0]),
        .O(comma_is_e[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[1]_i_1 
       (.I0(\inv_ds_reg[2]_0 [1]),
        .I1(\inv_ds_reg[2]_1 [1]),
        .O(comma_is_e[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \inv_ds[2]_i_1 
       (.I0(\inv_ds_reg[2]_0 [2]),
        .I1(\inv_ds_reg[2]_1 [2]),
        .O(comma_is_e[6]));
  FDRE \inv_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[4]),
        .Q(comma_inv[0]),
        .R(1'b0));
  FDRE \inv_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[5]),
        .Q(comma_inv[1]),
        .R(1'b0));
  FDRE \inv_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_e[6]),
        .Q(comma_inv[2]),
        .R(1'b0));
  FDRE \inv_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\inv_ds_reg[3]_3 ),
        .Q(comma_inv[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[0]_i_1 
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_a__0),
        .I2(comma_is_a[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_a[2]),
        .O(\is_a_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_a[1]_i_1 
       (.I0(comma_is_a__0),
        .I1(\is_a_reg[1] ),
        .I2(comma_is_a[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_a_ds_reg[3]_0 ),
        .O(\is_a_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[1]_i_1 
       (.I0(Q[8]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(\is_a_ds_reg[1]_0 ),
        .O(is_a_ds110_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[2]_i_1 
       (.I0(Q[16]),
        .I1(Q[22]),
        .I2(Q[17]),
        .I3(Q[23]),
        .I4(\is_a_ds_reg[2]_1 ),
        .O(is_a_ds111_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \is_a_ds[3]_i_1 
       (.I0(Q[24]),
        .I1(Q[30]),
        .I2(Q[25]),
        .I3(Q[31]),
        .I4(\is_a_ds_reg[3]_2 ),
        .O(is_a_ds112_in));
  FDRE \is_a_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds110_in),
        .Q(comma_is_a[1]),
        .R(\is_r_ds[1]_i_1_n_0 ));
  FDRE \is_a_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds111_in),
        .Q(comma_is_a[2]),
        .R(\is_r_ds[2]_i_1_n_0 ));
  FDRE \is_a_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_a_ds112_in),
        .Q(\is_a_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1_n_0 ));
  FDRE \is_f_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds12_in),
        .Q(comma_is_f[1]),
        .R(\is_r_ds[1]_i_1_n_0 ));
  FDRE \is_f_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds14_in),
        .Q(comma_is_f[2]),
        .R(\is_r_ds[2]_i_1_n_0 ));
  FDRE \is_f_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_f_ds16_in),
        .Q(comma_is_f[3]),
        .R(\is_r_ds[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[0]_i_1 
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_k[2]),
        .O(\is_k_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_k[1]_i_1 
       (.I0(\is_k_ds_reg[3]_1 [0]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(comma_is_k[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(\is_k_ds_reg[2]_0 [1]));
  FDRE \is_k_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [0]),
        .Q(comma_is_k[0]),
        .R(1'b0));
  FDRE \is_k_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [1]),
        .Q(comma_is_k[1]),
        .R(1'b0));
  FDRE \is_k_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [2]),
        .Q(comma_is_k[2]),
        .R(1'b0));
  FDRE \is_k_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\is_k_ds_reg[3]_1 [3]),
        .Q(\is_k_ds_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[0]_i_1 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(comma_is_q[0]),
        .I2(\is_q_ds_reg[1]_0 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\is_q_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_q[1]_i_1 
       (.I0(comma_is_q[0]),
        .I1(comma_is_q[1]),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_q_ds_reg[3]_0 ),
        .O(\is_q_ds_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[1]_i_1 
       (.I0(Q[13]),
        .I1(Q[8]),
        .I2(Q[14]),
        .I3(Q[9]),
        .I4(\data_d1_reg[10] ),
        .O(is_q_ds17_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[1]_i_2 
       (.I0(Q[10]),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\data_d1_reg[10] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[2]_i_1 
       (.I0(Q[21]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[17]),
        .I4(\data_d1_reg[18] ),
        .O(is_q_ds18_in));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[2]_i_2 
       (.I0(Q[18]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[19]),
        .O(\data_d1_reg[18] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_q_ds[3]_i_1 
       (.I0(Q[29]),
        .I1(Q[24]),
        .I2(Q[30]),
        .I3(Q[25]),
        .I4(\data_d1_reg[26] ),
        .O(is_q_ds19_in));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \is_q_ds[3]_i_2 
       (.I0(Q[26]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[27]),
        .O(\data_d1_reg[26] ));
  FDRE \is_q_ds_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(comma_is_q[0]),
        .Q(\is_q_ds_reg[0]_0 ),
        .R(1'b0));
  FDRE \is_q_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds17_in),
        .Q(\is_q_ds_reg[1]_0 ),
        .R(\is_r_ds[1]_i_1_n_0 ));
  FDRE \is_q_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds18_in),
        .Q(\is_q_ds_reg[2]_1 ),
        .R(\is_r_ds[2]_i_1_n_0 ));
  FDRE \is_q_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_q_ds19_in),
        .Q(\is_q_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[0]_i_1 
       (.I0(\is_r_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(comma_is_r[2]),
        .O(\is_r_ds_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \is_r[1]_i_1 
       (.I0(comma_is_r__0),
        .I1(\is_r_reg[1] ),
        .I2(comma_is_r[2]),
        .I3(shift_mux__1[0]),
        .I4(shift_mux__1[1]),
        .I5(\is_r_ds_reg[3]_0 ),
        .O(\is_r_ds_reg[2]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[1]_i_1 
       (.I0(\is_f_ds_reg[3]_0 [0]),
        .O(\is_r_ds[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[1]_i_2 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\is_r_ds_reg[1]_0 ),
        .O(is_r_ds113_in));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[2]_i_1 
       (.I0(\is_f_ds_reg[3]_0 [1]),
        .O(\is_r_ds[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[2]_i_2 
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(\data_d1_reg[20] ),
        .O(is_r_ds114_in));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[2]_i_3 
       (.I0(Q[20]),
        .I1(Q[16]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(\data_d1_reg[20] ));
  LUT1 #(
    .INIT(2'h1)) 
    \is_r_ds[3]_i_1 
       (.I0(\is_f_ds_reg[3]_0 [2]),
        .O(\is_r_ds[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \is_r_ds[3]_i_2 
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(\data_d1_reg[28] ),
        .O(is_r_ds115_in));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \is_r_ds[3]_i_3 
       (.I0(Q[28]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\data_d1_reg[28] ));
  FDRE \is_r_ds_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds113_in),
        .Q(comma_is_r[1]),
        .R(\is_r_ds[1]_i_1_n_0 ));
  FDRE \is_r_ds_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds114_in),
        .Q(comma_is_r[2]),
        .R(\is_r_ds[2]_i_1_n_0 ));
  FDRE \is_r_ds_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(is_r_ds115_in),
        .Q(\is_r_ds_reg[3]_0 ),
        .R(\is_r_ds[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAC8)) 
    k4_ds_i_2
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(comma_is_k[0]),
        .I4(k4_ds_i_3_n_0),
        .O(k4_ds_i_2_n_0));
  LUT6 #(
    .INIT(64'h055555553FFFFFFF)) 
    k4_ds_i_3
       (.I0(comma_is_k[2]),
        .I1(\is_k_ds_reg[3]_1 [3]),
        .I2(\is_k_ds_reg[3]_1 [2]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(\is_k_ds_reg[3]_1 [1]),
        .I5(\is_k_ds_reg[3]_0 ),
        .O(k4_ds_i_3_n_0));
  FDRE k4_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(k4_ds_i_2_n_0),
        .Q(D),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \offs_out[0]_i_1 
       (.I0(p_0_in__1[0]),
        .I1(p_0_in[0]),
        .O(\shift_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    offs_val_i_1
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    rdy_us_i_2
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(\shift_r[1]_i_2_n_0 ),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(start_ila__1));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    resync_trig_r_i_9
       (.I0(active_lanes[0]),
        .I1(D),
        .I2(active_lanes[1]),
        .I3(k4),
        .I4(resync_trig_r_i_4),
        .O(\rx_cfg_lanes_in_use_reg[0] ));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    \shift[0]_i_1 
       (.I0(\is_q_ds_reg[0]_0 ),
        .I1(\is_q_ds_reg[1]_0 ),
        .I2(\is_q_ds_reg[2]_1 ),
        .I3(\shift[0]_i_2_n_0 ),
        .I4(\shift[0]_i_3_n_0 ),
        .I5(\shift_reg[0] ),
        .O(\is_q_ds_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[0]_i_2 
       (.I0(\is_q_ds_reg[3]_0 ),
        .I1(buf_rst),
        .O(\shift[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \shift[0]_i_3 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\is_q_ds_reg[1]_0 ),
        .I4(\is_q_ds_reg[0]_0 ),
        .I5(\is_q_ds_reg[2]_1 ),
        .O(\shift[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444454500000100)) 
    \shift[1]_i_1 
       (.I0(buf_rst),
        .I1(\shift_reg[1] ),
        .I2(\is_q_ds_reg[3]_0 ),
        .I3(\shift[1]_i_2_n_0 ),
        .I4(\is_q_ds_reg[2]_1 ),
        .I5(\shift_reg[1]_0 ),
        .O(buf_rst_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \shift[1]_i_2 
       (.I0(\is_q_ds_reg[1]_0 ),
        .I1(\is_q_ds_reg[0]_0 ),
        .O(\shift[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_r[0]_i_1 
       (.I0(\align_c/shift ),
        .I1(started_ila0),
        .I2(p_0_in[0]),
        .O(\shift_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2A2A2A)) 
    \shift_r[0]_i_2 
       (.I0(sta_ds1),
        .I1(comma_is_k[1]),
        .I2(comma_is_r[2]),
        .I3(\is_r_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .I5(\align_c/start_ila124_out__0 ),
        .O(\align_c/shift ));
  LUT6 #(
    .INIT(64'hFFF8F8F8FFFFFFFF)) 
    \shift_r[0]_i_3 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2_n_0 ),
        .I3(comma_is_r__0),
        .I4(\is_k_ds_reg[3]_0 ),
        .I5(support_lane_sync),
        .O(started_ila0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[0]_i_4 
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .O(sta_ds1));
  LUT6 #(
    .INIT(64'h0077007000700070)) 
    \shift_r[1]_i_1 
       (.I0(comma_is_k[2]),
        .I1(\is_r_ds_reg[3]_0 ),
        .I2(\shift_r[1]_i_2_n_0 ),
        .I3(\align_c/start_ila124_out__0 ),
        .I4(support_lane_sync),
        .I5(p_0_in[1]),
        .O(\is_k_ds_reg[2]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \shift_r[1]_i_2 
       (.I0(comma_is_k[1]),
        .I1(comma_is_r[2]),
        .I2(comma_is_r[1]),
        .I3(comma_is_k[0]),
        .O(\shift_r[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shift_r[1]_i_3 
       (.I0(comma_is_r__0),
        .I1(\is_k_ds_reg[3]_0 ),
        .O(\align_c/start_ila124_out__0 ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    sta_ds_i_1
       (.I0(sta_ds0__6),
        .I1(support_lane_sync),
        .I2(sta_ds09_out),
        .I3(sta_ds_reg_2),
        .I4(sta_ds_reg_1),
        .O(sta_ds_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    sta_ds_i_2
       (.I0(comma_is_k[0]),
        .I1(comma_is_r[1]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_r__0),
        .I4(sta_ds_i_4_n_0),
        .O(sta_ds0__6));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h3FFFBBFA)) 
    sta_ds_i_3
       (.I0(comma_is_k[0]),
        .I1(\is_k_ds_reg[3]_1 [0]),
        .I2(comma_is_k[2]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[1]),
        .O(sta_ds09_out));
  LUT4 #(
    .INIT(16'hF888)) 
    sta_ds_i_4
       (.I0(comma_is_r[2]),
        .I1(comma_is_k[1]),
        .I2(\is_r_ds_reg[3]_0 ),
        .I3(comma_is_k[2]),
        .O(sta_ds_i_4_n_0));
  FDRE sta_ds_reg
       (.C(clk),
        .CE(1'b1),
        .D(sta_ds_i_1_n_0),
        .Q(sta_ds_reg_1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    started_data_i_1
       (.I0(start_data__5),
        .I1(alig_deb_data),
        .O(started_data_reg));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    started_data_i_2
       (.I0(started_data_i_3_n_0),
        .I1(started_data_reg_0),
        .I2(support_lane_sync),
        .I3(\align_c/start_data16_out__2 ),
        .I4(started_data_i_6_n_0),
        .I5(\align_c/start_data14_out__2 ),
        .O(start_data__5));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h44F40000)) 
    started_data_i_3
       (.I0(comma_is_r__0),
        .I1(\is_a_ds_reg[3]_0 ),
        .I2(comma_is_a__0),
        .I3(\is_r_reg[1] ),
        .I4(alig_deb_ila),
        .O(started_data_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_5
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[2]),
        .I2(\is_k_ds_reg[3]_0 ),
        .I3(comma_is_k[0]),
        .I4(\is_k_ds_reg[3]_1 [0]),
        .O(\align_c/start_data16_out__2 ));
  LUT6 #(
    .INIT(64'h4C00400000000000)) 
    started_data_i_6
       (.I0(\is_k_ds_reg[3]_1 [2]),
        .I1(\is_k_ds_reg[3]_0 ),
        .I2(\is_k_ds_reg[3]_1 [1]),
        .I3(\is_k_ds_reg[3]_1 [0]),
        .I4(comma_is_k[1]),
        .I5(comma_is_k[2]),
        .O(started_data_i_6_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    started_data_i_7
       (.I0(\is_k_ds_reg[3]_0 ),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_1 [2]),
        .I4(\is_k_ds_reg[3]_1 [3]),
        .O(\align_c/start_data14_out__2 ));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    val_ds_i_2
       (.I0(\offs_out_reg[1] ),
        .I1(\offs_out_reg[1]_0 ),
        .I2(support_lane_sync),
        .I3(\align_c/start_data14_out__2 ),
        .I4(started_data_i_6_n_0),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[1]));
  LUT6 #(
    .INIT(64'h101010101F1F1F10)) 
    val_ds_i_3
       (.I0(\align_c/start_data117_out__1 ),
        .I1(\offs_out_reg[0] ),
        .I2(support_lane_sync),
        .I3(val_ds_i_8_n_0),
        .I4(\align_c/start_data14_out__2 ),
        .I5(\align_c/start_data16_out__2 ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h20)) 
    val_ds_i_6
       (.I0(\is_a_ds_reg[3]_0 ),
        .I1(comma_is_r__0),
        .I2(alig_deb_ila),
        .O(\align_c/start_data117_out__1 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    val_ds_i_8
       (.I0(comma_is_k[1]),
        .I1(\is_k_ds_reg[3]_1 [1]),
        .I2(\is_k_ds_reg[3]_1 [0]),
        .I3(\is_k_ds_reg[3]_0 ),
        .I4(comma_is_k[2]),
        .O(val_ds_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_data_swap_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_data_swap_32
   (Q,
    D,
    clk);
  output [7:0]Q;
  input [7:0]D;
  input clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk;

  FDRE \last_oof_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \last_oof_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \last_oof_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \last_oof_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \last_oof_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \last_oof_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \last_oof_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \last_oof_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_data_swap_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_data_swap_32_20
   (Q,
    D,
    clk);
  output [7:0]Q;
  input [7:0]D;
  input clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk;

  FDRE \last_oof_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \last_oof_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \last_oof_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \last_oof_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \last_oof_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \last_oof_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \last_oof_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \last_oof_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_data_swap_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_data_swap_32_32
   (Q,
    D,
    clk);
  output [7:0]Q;
  input [7:0]D;
  input clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk;

  FDRE \last_oof_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \last_oof_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \last_oof_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \last_oof_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \last_oof_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \last_oof_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \last_oof_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \last_oof_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_data_swap_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_data_swap_32_44
   (Q,
    D,
    clk);
  output [7:0]Q;
  input [7:0]D;
  input clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk;

  FDRE \last_oof_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \last_oof_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \last_oof_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \last_oof_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \last_oof_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \last_oof_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \last_oof_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \last_oof_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_data_swap_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_data_swap_32_56
   (Q,
    D,
    clk);
  output [7:0]Q;
  input [7:0]D;
  input clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk;

  FDRE \last_oof_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \last_oof_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \last_oof_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \last_oof_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \last_oof_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \last_oof_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \last_oof_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \last_oof_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_data_swap_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_data_swap_32_68
   (Q,
    D,
    clk);
  output [7:0]Q;
  input [7:0]D;
  input clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk;

  FDRE \last_oof_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \last_oof_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \last_oof_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \last_oof_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \last_oof_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \last_oof_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \last_oof_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \last_oof_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_data_swap_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_data_swap_32_80
   (Q,
    D,
    clk);
  output [7:0]Q;
  input [7:0]D;
  input clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk;

  FDRE \last_oof_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \last_oof_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \last_oof_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \last_oof_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \last_oof_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \last_oof_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \last_oof_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \last_oof_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_data_swap_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_data_swap_32_92
   (Q,
    D,
    clk);
  output [7:0]Q;
  input [7:0]D;
  input clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk;

  FDRE \last_oof_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \last_oof_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \last_oof_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \last_oof_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \last_oof_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \last_oof_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \last_oof_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \last_oof_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_errs_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_errs_32
   (err_rep_reg_0,
    p_6_out,
    any_notb_err__2,
    any_disp_err__2,
    alig_resync_reg_0,
    err_rep_reg_1,
    clk,
    \stat_reg[2]_0 ,
    alig_alig_err,
    rxnotintable,
    rxdisperr,
    \stat_reg[0]_0 ,
    rst,
    active_lanes,
    rxstatus_read,
    SS);
  output [0:0]err_rep_reg_0;
  output [2:0]p_6_out;
  output any_notb_err__2;
  output any_disp_err__2;
  output [0:0]alig_resync_reg_0;
  input err_rep_reg_1;
  input clk;
  input \stat_reg[2]_0 ;
  input alig_alig_err;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input \stat_reg[0]_0 ;
  input rst;
  input [0:0]active_lanes;
  input rxstatus_read;
  input [0:0]SS;

  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire alig_alig_err;
  wire [2:0]alig_err_cnt;
  wire \alig_err_cnt[0]_i_1__6_n_0 ;
  wire \alig_err_cnt[1]_i_1__6_n_0 ;
  wire \alig_err_cnt[2]_i_2__6_n_0 ;
  wire alig_resync_i_1__6_n_0;
  wire [0:0]alig_resync_reg_0;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire clk;
  wire [0:0]err_rep_reg_0;
  wire err_rep_reg_1;
  wire [2:0]p_6_out;
  wire rst;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus_read;
  wire \stat[0]_i_1__6_n_0 ;
  wire \stat[1]_i_1__6_n_0 ;
  wire \stat_reg[0]_0 ;
  wire \stat_reg[2]_0 ;

  LUT2 #(
    .INIT(4'h6)) 
    \alig_err_cnt[0]_i_1__6 
       (.I0(alig_err_cnt[0]),
        .I1(alig_alig_err),
        .O(\alig_err_cnt[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \alig_err_cnt[1]_i_1__6 
       (.I0(alig_alig_err),
        .I1(alig_err_cnt[0]),
        .I2(alig_err_cnt[1]),
        .O(\alig_err_cnt[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \alig_err_cnt[2]_i_2__6 
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[0]),
        .I2(alig_alig_err),
        .I3(alig_err_cnt[2]),
        .O(\alig_err_cnt[2]_i_2__6_n_0 ));
  FDSE \alig_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[0]_i_1__6_n_0 ),
        .Q(alig_err_cnt[0]),
        .S(SS));
  FDSE \alig_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[1]_i_1__6_n_0 ),
        .Q(alig_err_cnt[1]),
        .S(SS));
  FDSE \alig_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[2]_i_2__6_n_0 ),
        .Q(alig_err_cnt[2]),
        .S(SS));
  LUT4 #(
    .INIT(16'hFF01)) 
    alig_resync_i_1__6
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[2]),
        .I2(alig_err_cnt[0]),
        .I3(alig_resync_reg_0),
        .O(alig_resync_i_1__6_n_0));
  FDRE alig_resync_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_resync_i_1__6_n_0),
        .Q(alig_resync_reg_0),
        .R(SS));
  FDRE err_rep_reg
       (.C(clk),
        .CE(1'b1),
        .D(err_rep_reg_1),
        .Q(err_rep_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[0]_i_1__6 
       (.I0(p_6_out[0]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_notb_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[0]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[0]_i_2__6 
       (.I0(rxnotintable[1]),
        .I1(rxnotintable[0]),
        .I2(rxnotintable[3]),
        .I3(rxnotintable[2]),
        .O(any_notb_err__2));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[1]_i_1__6 
       (.I0(p_6_out[1]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_disp_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[1]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[1]_i_2__6 
       (.I0(rxdisperr[1]),
        .I1(rxdisperr[0]),
        .I2(rxdisperr[3]),
        .I3(rxdisperr[2]),
        .O(any_disp_err__2));
  FDRE \stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[0]_i_1__6_n_0 ),
        .Q(p_6_out[0]),
        .R(1'b0));
  FDRE \stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[1]_i_1__6_n_0 ),
        .Q(p_6_out[1]),
        .R(1'b0));
  FDRE \stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat_reg[2]_0 ),
        .Q(p_6_out[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_errs_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_errs_32_22
   (p_45_out,
    any_notb_err__2,
    any_disp_err__2,
    alig_resync_reg_0,
    err_rep_reg_0,
    err_rep_reg_1,
    clk,
    \stat_reg[2]_0 ,
    alig_alig_err,
    rxnotintable,
    rxdisperr,
    \stat[31]_i_2 ,
    err_cur_i_2,
    \stat_reg[0]_0 ,
    rst,
    active_lanes,
    rxstatus_read,
    SS);
  output [2:0]p_45_out;
  output any_notb_err__2;
  output any_disp_err__2;
  output alig_resync_reg_0;
  output err_rep_reg_0;
  input err_rep_reg_1;
  input clk;
  input \stat_reg[2]_0 ;
  input alig_alig_err;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input [2:0]\stat[31]_i_2 ;
  input [2:0]err_cur_i_2;
  input \stat_reg[0]_0 ;
  input rst;
  input [0:0]active_lanes;
  input rxstatus_read;
  input [0:0]SS;

  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire alig_alig_err;
  wire [2:0]alig_err_cnt;
  wire \alig_err_cnt[0]_i_1__5_n_0 ;
  wire \alig_err_cnt[1]_i_1__5_n_0 ;
  wire \alig_err_cnt[2]_i_2__5_n_0 ;
  wire alig_resync_i_1__5_n_0;
  wire alig_resync_reg_0;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire clk;
  wire [2:0]err_cur_i_2;
  wire err_rep_reg_0;
  wire err_rep_reg_1;
  wire [6:6]lane_alig_resync;
  wire [6:6]lane_err_rep;
  wire [2:0]p_45_out;
  wire rst;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus_read;
  wire \stat[0]_i_1__5_n_0 ;
  wire \stat[1]_i_1__5_n_0 ;
  wire [2:0]\stat[31]_i_2 ;
  wire \stat_reg[0]_0 ;
  wire \stat_reg[2]_0 ;

  LUT2 #(
    .INIT(4'h6)) 
    \alig_err_cnt[0]_i_1__5 
       (.I0(alig_err_cnt[0]),
        .I1(alig_alig_err),
        .O(\alig_err_cnt[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \alig_err_cnt[1]_i_1__5 
       (.I0(alig_alig_err),
        .I1(alig_err_cnt[0]),
        .I2(alig_err_cnt[1]),
        .O(\alig_err_cnt[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \alig_err_cnt[2]_i_2__5 
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[0]),
        .I2(alig_alig_err),
        .I3(alig_err_cnt[2]),
        .O(\alig_err_cnt[2]_i_2__5_n_0 ));
  FDSE \alig_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[0]_i_1__5_n_0 ),
        .Q(alig_err_cnt[0]),
        .S(SS));
  FDSE \alig_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[1]_i_1__5_n_0 ),
        .Q(alig_err_cnt[1]),
        .S(SS));
  FDSE \alig_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[2]_i_2__5_n_0 ),
        .Q(alig_err_cnt[2]),
        .S(SS));
  LUT4 #(
    .INIT(16'hFF01)) 
    alig_resync_i_1__5
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[2]),
        .I2(alig_err_cnt[0]),
        .I3(lane_alig_resync),
        .O(alig_resync_i_1__5_n_0));
  FDRE alig_resync_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_resync_i_1__5_n_0),
        .Q(lane_alig_resync),
        .R(SS));
  LUT4 #(
    .INIT(16'hFFFE)) 
    err_cur_i_3
       (.I0(lane_err_rep),
        .I1(err_cur_i_2[1]),
        .I2(err_cur_i_2[0]),
        .I3(err_cur_i_2[2]),
        .O(err_rep_reg_0));
  FDRE err_rep_reg
       (.C(clk),
        .CE(1'b1),
        .D(err_rep_reg_1),
        .Q(lane_err_rep),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[0]_i_1__5 
       (.I0(p_45_out[0]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_notb_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[0]_i_2__5 
       (.I0(rxnotintable[1]),
        .I1(rxnotintable[0]),
        .I2(rxnotintable[3]),
        .I3(rxnotintable[2]),
        .O(any_notb_err__2));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[1]_i_1__5 
       (.I0(p_45_out[1]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_disp_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[1]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[1]_i_2__5 
       (.I0(rxdisperr[1]),
        .I1(rxdisperr[0]),
        .I2(rxdisperr[3]),
        .I3(rxdisperr[2]),
        .O(any_disp_err__2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[31]_i_3 
       (.I0(lane_alig_resync),
        .I1(\stat[31]_i_2 [1]),
        .I2(\stat[31]_i_2 [0]),
        .I3(\stat[31]_i_2 [2]),
        .O(alig_resync_reg_0));
  FDRE \stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[0]_i_1__5_n_0 ),
        .Q(p_45_out[0]),
        .R(1'b0));
  FDRE \stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[1]_i_1__5_n_0 ),
        .Q(p_45_out[1]),
        .R(1'b0));
  FDRE \stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat_reg[2]_0 ),
        .Q(p_45_out[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_errs_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_errs_32_34
   (lane_err_rep,
    p_84_out,
    any_notb_err__2,
    any_disp_err__2,
    lane_alig_resync,
    err_rep_reg_0,
    clk,
    \stat_reg[2]_0 ,
    alig_alig_err,
    rxnotintable,
    rxdisperr,
    \stat_reg[0]_0 ,
    rst,
    active_lanes,
    rxstatus_read,
    SS);
  output [0:0]lane_err_rep;
  output [2:0]p_84_out;
  output any_notb_err__2;
  output any_disp_err__2;
  output [0:0]lane_alig_resync;
  input err_rep_reg_0;
  input clk;
  input \stat_reg[2]_0 ;
  input alig_alig_err;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input \stat_reg[0]_0 ;
  input rst;
  input [0:0]active_lanes;
  input rxstatus_read;
  input [0:0]SS;

  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire alig_alig_err;
  wire [2:0]alig_err_cnt;
  wire \alig_err_cnt[0]_i_1__4_n_0 ;
  wire \alig_err_cnt[1]_i_1__4_n_0 ;
  wire \alig_err_cnt[2]_i_2__4_n_0 ;
  wire alig_resync_i_1__4_n_0;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire clk;
  wire err_rep_reg_0;
  wire [0:0]lane_alig_resync;
  wire [0:0]lane_err_rep;
  wire [2:0]p_84_out;
  wire rst;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus_read;
  wire \stat[0]_i_1__4_n_0 ;
  wire \stat[1]_i_1__4_n_0 ;
  wire \stat_reg[0]_0 ;
  wire \stat_reg[2]_0 ;

  LUT2 #(
    .INIT(4'h6)) 
    \alig_err_cnt[0]_i_1__4 
       (.I0(alig_err_cnt[0]),
        .I1(alig_alig_err),
        .O(\alig_err_cnt[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \alig_err_cnt[1]_i_1__4 
       (.I0(alig_alig_err),
        .I1(alig_err_cnt[0]),
        .I2(alig_err_cnt[1]),
        .O(\alig_err_cnt[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \alig_err_cnt[2]_i_2__4 
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[0]),
        .I2(alig_alig_err),
        .I3(alig_err_cnt[2]),
        .O(\alig_err_cnt[2]_i_2__4_n_0 ));
  FDSE \alig_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[0]_i_1__4_n_0 ),
        .Q(alig_err_cnt[0]),
        .S(SS));
  FDSE \alig_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[1]_i_1__4_n_0 ),
        .Q(alig_err_cnt[1]),
        .S(SS));
  FDSE \alig_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[2]_i_2__4_n_0 ),
        .Q(alig_err_cnt[2]),
        .S(SS));
  LUT4 #(
    .INIT(16'hFF01)) 
    alig_resync_i_1__4
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[2]),
        .I2(alig_err_cnt[0]),
        .I3(lane_alig_resync),
        .O(alig_resync_i_1__4_n_0));
  FDRE alig_resync_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_resync_i_1__4_n_0),
        .Q(lane_alig_resync),
        .R(SS));
  FDRE err_rep_reg
       (.C(clk),
        .CE(1'b1),
        .D(err_rep_reg_0),
        .Q(lane_err_rep),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[0]_i_1__4 
       (.I0(p_84_out[0]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_notb_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[0]_i_2__4 
       (.I0(rxnotintable[1]),
        .I1(rxnotintable[0]),
        .I2(rxnotintable[3]),
        .I3(rxnotintable[2]),
        .O(any_notb_err__2));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[1]_i_1__4 
       (.I0(p_84_out[1]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_disp_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[1]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[1]_i_2__4 
       (.I0(rxdisperr[1]),
        .I1(rxdisperr[0]),
        .I2(rxdisperr[3]),
        .I3(rxdisperr[2]),
        .O(any_disp_err__2));
  FDRE \stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[0]_i_1__4_n_0 ),
        .Q(p_84_out[0]),
        .R(1'b0));
  FDRE \stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[1]_i_1__4_n_0 ),
        .Q(p_84_out[1]),
        .R(1'b0));
  FDRE \stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat_reg[2]_0 ),
        .Q(p_84_out[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_errs_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_errs_32_46
   (err_rep_reg_0,
    p_123_out,
    any_notb_err__2,
    any_disp_err__2,
    alig_resync_reg_0,
    err_rep_reg_1,
    clk,
    \stat_reg[2]_0 ,
    alig_alig_err,
    rxnotintable,
    rxdisperr,
    \stat_reg[0]_0 ,
    rst,
    active_lanes,
    rxstatus_read,
    SS);
  output [0:0]err_rep_reg_0;
  output [2:0]p_123_out;
  output any_notb_err__2;
  output any_disp_err__2;
  output [0:0]alig_resync_reg_0;
  input err_rep_reg_1;
  input clk;
  input \stat_reg[2]_0 ;
  input alig_alig_err;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input \stat_reg[0]_0 ;
  input rst;
  input [0:0]active_lanes;
  input rxstatus_read;
  input [0:0]SS;

  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire alig_alig_err;
  wire [2:0]alig_err_cnt;
  wire \alig_err_cnt[0]_i_1__3_n_0 ;
  wire \alig_err_cnt[1]_i_1__3_n_0 ;
  wire \alig_err_cnt[2]_i_2__3_n_0 ;
  wire alig_resync_i_1__3_n_0;
  wire [0:0]alig_resync_reg_0;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire clk;
  wire [0:0]err_rep_reg_0;
  wire err_rep_reg_1;
  wire [2:0]p_123_out;
  wire rst;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus_read;
  wire \stat[0]_i_1__3_n_0 ;
  wire \stat[1]_i_1__3_n_0 ;
  wire \stat_reg[0]_0 ;
  wire \stat_reg[2]_0 ;

  LUT2 #(
    .INIT(4'h6)) 
    \alig_err_cnt[0]_i_1__3 
       (.I0(alig_err_cnt[0]),
        .I1(alig_alig_err),
        .O(\alig_err_cnt[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \alig_err_cnt[1]_i_1__3 
       (.I0(alig_alig_err),
        .I1(alig_err_cnt[0]),
        .I2(alig_err_cnt[1]),
        .O(\alig_err_cnt[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \alig_err_cnt[2]_i_2__3 
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[0]),
        .I2(alig_alig_err),
        .I3(alig_err_cnt[2]),
        .O(\alig_err_cnt[2]_i_2__3_n_0 ));
  FDSE \alig_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[0]_i_1__3_n_0 ),
        .Q(alig_err_cnt[0]),
        .S(SS));
  FDSE \alig_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[1]_i_1__3_n_0 ),
        .Q(alig_err_cnt[1]),
        .S(SS));
  FDSE \alig_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[2]_i_2__3_n_0 ),
        .Q(alig_err_cnt[2]),
        .S(SS));
  LUT4 #(
    .INIT(16'hFF01)) 
    alig_resync_i_1__3
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[2]),
        .I2(alig_err_cnt[0]),
        .I3(alig_resync_reg_0),
        .O(alig_resync_i_1__3_n_0));
  FDRE alig_resync_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_resync_i_1__3_n_0),
        .Q(alig_resync_reg_0),
        .R(SS));
  FDRE err_rep_reg
       (.C(clk),
        .CE(1'b1),
        .D(err_rep_reg_1),
        .Q(err_rep_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[0]_i_1__3 
       (.I0(p_123_out[0]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_notb_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[0]_i_2__3 
       (.I0(rxnotintable[1]),
        .I1(rxnotintable[0]),
        .I2(rxnotintable[3]),
        .I3(rxnotintable[2]),
        .O(any_notb_err__2));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[1]_i_1__3 
       (.I0(p_123_out[1]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_disp_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[1]_i_2__3 
       (.I0(rxdisperr[1]),
        .I1(rxdisperr[0]),
        .I2(rxdisperr[3]),
        .I3(rxdisperr[2]),
        .O(any_disp_err__2));
  FDRE \stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[0]_i_1__3_n_0 ),
        .Q(p_123_out[0]),
        .R(1'b0));
  FDRE \stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[1]_i_1__3_n_0 ),
        .Q(p_123_out[1]),
        .R(1'b0));
  FDRE \stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat_reg[2]_0 ),
        .Q(p_123_out[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_errs_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_errs_32_58
   (lane_err_rep,
    p_162_out,
    any_notb_err__2,
    any_disp_err__2,
    lane_alig_resync,
    err_rep_reg_0,
    clk,
    \stat_reg[2]_0 ,
    alig_alig_err,
    rxnotintable,
    rxdisperr,
    \stat_reg[0]_0 ,
    rst,
    active_lanes,
    rxstatus_read,
    SS);
  output [0:0]lane_err_rep;
  output [2:0]p_162_out;
  output any_notb_err__2;
  output any_disp_err__2;
  output [0:0]lane_alig_resync;
  input err_rep_reg_0;
  input clk;
  input \stat_reg[2]_0 ;
  input alig_alig_err;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input \stat_reg[0]_0 ;
  input rst;
  input [0:0]active_lanes;
  input rxstatus_read;
  input [0:0]SS;

  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire alig_alig_err;
  wire [2:0]alig_err_cnt;
  wire \alig_err_cnt[0]_i_1__2_n_0 ;
  wire \alig_err_cnt[1]_i_1__2_n_0 ;
  wire \alig_err_cnt[2]_i_2__2_n_0 ;
  wire alig_resync_i_1__2_n_0;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire clk;
  wire err_rep_reg_0;
  wire [0:0]lane_alig_resync;
  wire [0:0]lane_err_rep;
  wire [2:0]p_162_out;
  wire rst;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus_read;
  wire \stat[0]_i_1__2_n_0 ;
  wire \stat[1]_i_1__2_n_0 ;
  wire \stat_reg[0]_0 ;
  wire \stat_reg[2]_0 ;

  LUT2 #(
    .INIT(4'h6)) 
    \alig_err_cnt[0]_i_1__2 
       (.I0(alig_err_cnt[0]),
        .I1(alig_alig_err),
        .O(\alig_err_cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \alig_err_cnt[1]_i_1__2 
       (.I0(alig_alig_err),
        .I1(alig_err_cnt[0]),
        .I2(alig_err_cnt[1]),
        .O(\alig_err_cnt[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \alig_err_cnt[2]_i_2__2 
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[0]),
        .I2(alig_alig_err),
        .I3(alig_err_cnt[2]),
        .O(\alig_err_cnt[2]_i_2__2_n_0 ));
  FDSE \alig_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[0]_i_1__2_n_0 ),
        .Q(alig_err_cnt[0]),
        .S(SS));
  FDSE \alig_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[1]_i_1__2_n_0 ),
        .Q(alig_err_cnt[1]),
        .S(SS));
  FDSE \alig_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[2]_i_2__2_n_0 ),
        .Q(alig_err_cnt[2]),
        .S(SS));
  LUT4 #(
    .INIT(16'hFF01)) 
    alig_resync_i_1__2
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[2]),
        .I2(alig_err_cnt[0]),
        .I3(lane_alig_resync),
        .O(alig_resync_i_1__2_n_0));
  FDRE alig_resync_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_resync_i_1__2_n_0),
        .Q(lane_alig_resync),
        .R(SS));
  FDRE err_rep_reg
       (.C(clk),
        .CE(1'b1),
        .D(err_rep_reg_0),
        .Q(lane_err_rep),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[0]_i_1__2 
       (.I0(p_162_out[0]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_notb_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[0]_i_2__2 
       (.I0(rxnotintable[1]),
        .I1(rxnotintable[0]),
        .I2(rxnotintable[3]),
        .I3(rxnotintable[2]),
        .O(any_notb_err__2));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[1]_i_1__2 
       (.I0(p_162_out[1]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_disp_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[1]_i_2__2 
       (.I0(rxdisperr[1]),
        .I1(rxdisperr[0]),
        .I2(rxdisperr[3]),
        .I3(rxdisperr[2]),
        .O(any_disp_err__2));
  FDRE \stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[0]_i_1__2_n_0 ),
        .Q(p_162_out[0]),
        .R(1'b0));
  FDRE \stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[1]_i_1__2_n_0 ),
        .Q(p_162_out[1]),
        .R(1'b0));
  FDRE \stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat_reg[2]_0 ),
        .Q(p_162_out[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_errs_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_errs_32_70
   (err_rep_reg_0,
    p_201_out,
    any_notb_err__2,
    any_disp_err__2,
    alig_resync_reg_0,
    err_rep_reg_1,
    clk,
    \stat_reg[2]_0 ,
    alig_alig_err,
    rxnotintable,
    rxdisperr,
    \stat_reg[0]_0 ,
    rst,
    active_lanes,
    rxstatus_read,
    SS);
  output [0:0]err_rep_reg_0;
  output [2:0]p_201_out;
  output any_notb_err__2;
  output any_disp_err__2;
  output [0:0]alig_resync_reg_0;
  input err_rep_reg_1;
  input clk;
  input \stat_reg[2]_0 ;
  input alig_alig_err;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input \stat_reg[0]_0 ;
  input rst;
  input [0:0]active_lanes;
  input rxstatus_read;
  input [0:0]SS;

  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire alig_alig_err;
  wire [2:0]alig_err_cnt;
  wire \alig_err_cnt[0]_i_1__1_n_0 ;
  wire \alig_err_cnt[1]_i_1__1_n_0 ;
  wire \alig_err_cnt[2]_i_2__1_n_0 ;
  wire alig_resync_i_1__1_n_0;
  wire [0:0]alig_resync_reg_0;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire clk;
  wire [0:0]err_rep_reg_0;
  wire err_rep_reg_1;
  wire [2:0]p_201_out;
  wire rst;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus_read;
  wire \stat[0]_i_1__1_n_0 ;
  wire \stat[1]_i_1__1_n_0 ;
  wire \stat_reg[0]_0 ;
  wire \stat_reg[2]_0 ;

  LUT2 #(
    .INIT(4'h6)) 
    \alig_err_cnt[0]_i_1__1 
       (.I0(alig_err_cnt[0]),
        .I1(alig_alig_err),
        .O(\alig_err_cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \alig_err_cnt[1]_i_1__1 
       (.I0(alig_alig_err),
        .I1(alig_err_cnt[0]),
        .I2(alig_err_cnt[1]),
        .O(\alig_err_cnt[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \alig_err_cnt[2]_i_2__1 
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[0]),
        .I2(alig_alig_err),
        .I3(alig_err_cnt[2]),
        .O(\alig_err_cnt[2]_i_2__1_n_0 ));
  FDSE \alig_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[0]_i_1__1_n_0 ),
        .Q(alig_err_cnt[0]),
        .S(SS));
  FDSE \alig_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[1]_i_1__1_n_0 ),
        .Q(alig_err_cnt[1]),
        .S(SS));
  FDSE \alig_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[2]_i_2__1_n_0 ),
        .Q(alig_err_cnt[2]),
        .S(SS));
  LUT4 #(
    .INIT(16'hFF01)) 
    alig_resync_i_1__1
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[2]),
        .I2(alig_err_cnt[0]),
        .I3(alig_resync_reg_0),
        .O(alig_resync_i_1__1_n_0));
  FDRE alig_resync_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_resync_i_1__1_n_0),
        .Q(alig_resync_reg_0),
        .R(SS));
  FDRE err_rep_reg
       (.C(clk),
        .CE(1'b1),
        .D(err_rep_reg_1),
        .Q(err_rep_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[0]_i_1__1 
       (.I0(p_201_out[0]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_notb_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[0]_i_2__1 
       (.I0(rxnotintable[1]),
        .I1(rxnotintable[0]),
        .I2(rxnotintable[3]),
        .I3(rxnotintable[2]),
        .O(any_notb_err__2));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[1]_i_1__1 
       (.I0(p_201_out[1]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_disp_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[1]_i_2__1 
       (.I0(rxdisperr[1]),
        .I1(rxdisperr[0]),
        .I2(rxdisperr[3]),
        .I3(rxdisperr[2]),
        .O(any_disp_err__2));
  FDRE \stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[0]_i_1__1_n_0 ),
        .Q(p_201_out[0]),
        .R(1'b0));
  FDRE \stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[1]_i_1__1_n_0 ),
        .Q(p_201_out[1]),
        .R(1'b0));
  FDRE \stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat_reg[2]_0 ),
        .Q(p_201_out[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_errs_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_errs_32_82
   (p_240_out,
    any_notb_err__2,
    any_disp_err__2,
    lmfc_resync_reg,
    alig_resync_reg_0,
    err_rep,
    err_rep_reg_0,
    clk,
    \stat_reg[2]_0 ,
    alig_alig_err,
    rxnotintable,
    rxdisperr,
    lmfc_resync,
    resync_trig_r_reg,
    active_lanes,
    resync_trig_r_reg_0,
    resync_trig_r_reg_1,
    \stat_reg[31] ,
    \stat_reg[31]_0 ,
    err_cur_reg,
    err_cur_reg_0,
    \stat_reg[0]_0 ,
    rst,
    rxstatus_read,
    SS);
  output [2:0]p_240_out;
  output any_notb_err__2;
  output any_disp_err__2;
  output lmfc_resync_reg;
  output alig_resync_reg_0;
  output err_rep;
  input err_rep_reg_0;
  input clk;
  input \stat_reg[2]_0 ;
  input alig_alig_err;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input lmfc_resync;
  input [0:0]resync_trig_r_reg;
  input [1:0]active_lanes;
  input [0:0]resync_trig_r_reg_0;
  input resync_trig_r_reg_1;
  input [2:0]\stat_reg[31] ;
  input \stat_reg[31]_0 ;
  input [2:0]err_cur_reg;
  input err_cur_reg_0;
  input \stat_reg[0]_0 ;
  input rst;
  input rxstatus_read;
  input [0:0]SS;

  wire [0:0]SS;
  wire [1:0]active_lanes;
  wire alig_alig_err;
  wire [2:0]alig_err_cnt;
  wire \alig_err_cnt[0]_i_1__0_n_0 ;
  wire \alig_err_cnt[1]_i_1__0_n_0 ;
  wire \alig_err_cnt[2]_i_2__0_n_0 ;
  wire alig_resync_i_1__0_n_0;
  wire alig_resync_reg_0;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire clk;
  wire [2:0]err_cur_reg;
  wire err_cur_reg_0;
  wire err_rep;
  wire err_rep_reg_0;
  wire [1:1]lane_alig_resync;
  wire [1:1]lane_err_rep;
  wire lmfc_resync;
  wire lmfc_resync_reg;
  wire [2:0]p_240_out;
  wire [0:0]resync_trig_r_reg;
  wire [0:0]resync_trig_r_reg_0;
  wire resync_trig_r_reg_1;
  wire rst;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus_read;
  wire \stat[0]_i_1__0_n_0 ;
  wire \stat[1]_i_1__0_n_0 ;
  wire \stat_reg[0]_0 ;
  wire \stat_reg[2]_0 ;
  wire [2:0]\stat_reg[31] ;
  wire \stat_reg[31]_0 ;

  LUT2 #(
    .INIT(4'h6)) 
    \alig_err_cnt[0]_i_1__0 
       (.I0(alig_err_cnt[0]),
        .I1(alig_alig_err),
        .O(\alig_err_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \alig_err_cnt[1]_i_1__0 
       (.I0(alig_alig_err),
        .I1(alig_err_cnt[0]),
        .I2(alig_err_cnt[1]),
        .O(\alig_err_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \alig_err_cnt[2]_i_2__0 
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[0]),
        .I2(alig_alig_err),
        .I3(alig_err_cnt[2]),
        .O(\alig_err_cnt[2]_i_2__0_n_0 ));
  FDSE \alig_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[0]_i_1__0_n_0 ),
        .Q(alig_err_cnt[0]),
        .S(SS));
  FDSE \alig_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[1]_i_1__0_n_0 ),
        .Q(alig_err_cnt[1]),
        .S(SS));
  FDSE \alig_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[2]_i_2__0_n_0 ),
        .Q(alig_err_cnt[2]),
        .S(SS));
  LUT4 #(
    .INIT(16'hFF01)) 
    alig_resync_i_1__0
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[2]),
        .I2(alig_err_cnt[0]),
        .I3(lane_alig_resync),
        .O(alig_resync_i_1__0_n_0));
  FDRE alig_resync_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_resync_i_1__0_n_0),
        .Q(lane_alig_resync),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    err_cur_i_2
       (.I0(lane_err_rep),
        .I1(err_cur_reg[1]),
        .I2(err_cur_reg[2]),
        .I3(err_cur_reg[0]),
        .I4(err_cur_reg_0),
        .O(err_rep));
  FDRE err_rep_reg
       (.C(clk),
        .CE(1'b1),
        .D(err_rep_reg_0),
        .Q(lane_err_rep),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    resync_trig_r_i_3
       (.I0(alig_resync_reg_0),
        .I1(lmfc_resync),
        .I2(resync_trig_r_reg),
        .I3(active_lanes[1]),
        .I4(resync_trig_r_reg_0),
        .I5(resync_trig_r_reg_1),
        .O(lmfc_resync_reg));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[0]_i_1__0 
       (.I0(p_240_out[0]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_notb_err__2),
        .I3(rst),
        .I4(active_lanes[0]),
        .I5(rxstatus_read),
        .O(\stat[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[0]_i_2__0 
       (.I0(rxnotintable[1]),
        .I1(rxnotintable[0]),
        .I2(rxnotintable[3]),
        .I3(rxnotintable[2]),
        .O(any_notb_err__2));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[1]_i_1__0 
       (.I0(p_240_out[1]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_disp_err__2),
        .I3(rst),
        .I4(active_lanes[0]),
        .I5(rxstatus_read),
        .O(\stat[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[1]_i_2__0 
       (.I0(rxdisperr[1]),
        .I1(rxdisperr[0]),
        .I2(rxdisperr[3]),
        .I3(rxdisperr[2]),
        .O(any_disp_err__2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stat[31]_i_2 
       (.I0(lane_alig_resync),
        .I1(\stat_reg[31] [1]),
        .I2(\stat_reg[31] [2]),
        .I3(\stat_reg[31] [0]),
        .I4(\stat_reg[31]_0 ),
        .O(alig_resync_reg_0));
  FDRE \stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[0]_i_1__0_n_0 ),
        .Q(p_240_out[0]),
        .R(1'b0));
  FDRE \stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[1]_i_1__0_n_0 ),
        .Q(p_240_out[1]),
        .R(1'b0));
  FDRE \stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat_reg[2]_0 ),
        .Q(p_240_out[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_errs_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_errs_32_94
   (lane_err_rep,
    p_279_out,
    any_notb_err__2,
    any_disp_err__2,
    lane_alig_resync,
    err_rep_reg_0,
    clk,
    \stat_reg[2]_0 ,
    alig_alig_err,
    rxnotintable,
    rxdisperr,
    \stat_reg[0]_0 ,
    rst,
    active_lanes,
    rxstatus_read,
    SS);
  output [0:0]lane_err_rep;
  output [2:0]p_279_out;
  output any_notb_err__2;
  output any_disp_err__2;
  output [0:0]lane_alig_resync;
  input err_rep_reg_0;
  input clk;
  input \stat_reg[2]_0 ;
  input alig_alig_err;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input \stat_reg[0]_0 ;
  input rst;
  input [0:0]active_lanes;
  input rxstatus_read;
  input [0:0]SS;

  wire [0:0]SS;
  wire [0:0]active_lanes;
  wire alig_alig_err;
  wire [2:0]alig_err_cnt;
  wire \alig_err_cnt[0]_i_1_n_0 ;
  wire \alig_err_cnt[1]_i_1_n_0 ;
  wire \alig_err_cnt[2]_i_2_n_0 ;
  wire alig_resync_i_1_n_0;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire clk;
  wire err_rep_reg_0;
  wire [0:0]lane_alig_resync;
  wire [0:0]lane_err_rep;
  wire [2:0]p_279_out;
  wire rst;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus_read;
  wire \stat[0]_i_1_n_0 ;
  wire \stat[1]_i_1_n_0 ;
  wire \stat_reg[0]_0 ;
  wire \stat_reg[2]_0 ;

  LUT2 #(
    .INIT(4'h6)) 
    \alig_err_cnt[0]_i_1 
       (.I0(alig_err_cnt[0]),
        .I1(alig_alig_err),
        .O(\alig_err_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \alig_err_cnt[1]_i_1 
       (.I0(alig_alig_err),
        .I1(alig_err_cnt[0]),
        .I2(alig_err_cnt[1]),
        .O(\alig_err_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \alig_err_cnt[2]_i_2 
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[0]),
        .I2(alig_alig_err),
        .I3(alig_err_cnt[2]),
        .O(\alig_err_cnt[2]_i_2_n_0 ));
  FDSE \alig_err_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[0]_i_1_n_0 ),
        .Q(alig_err_cnt[0]),
        .S(SS));
  FDSE \alig_err_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[1]_i_1_n_0 ),
        .Q(alig_err_cnt[1]),
        .S(SS));
  FDSE \alig_err_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\alig_err_cnt[2]_i_2_n_0 ),
        .Q(alig_err_cnt[2]),
        .S(SS));
  LUT4 #(
    .INIT(16'hFF01)) 
    alig_resync_i_1
       (.I0(alig_err_cnt[1]),
        .I1(alig_err_cnt[2]),
        .I2(alig_err_cnt[0]),
        .I3(lane_alig_resync),
        .O(alig_resync_i_1_n_0));
  FDRE alig_resync_reg
       (.C(clk),
        .CE(1'b1),
        .D(alig_resync_i_1_n_0),
        .Q(lane_alig_resync),
        .R(SS));
  FDRE err_rep_reg
       (.C(clk),
        .CE(1'b1),
        .D(err_rep_reg_0),
        .Q(lane_err_rep),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[0]_i_1 
       (.I0(p_279_out[0]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_notb_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[0]_i_2 
       (.I0(rxnotintable[1]),
        .I1(rxnotintable[0]),
        .I2(rxnotintable[3]),
        .I3(rxnotintable[2]),
        .O(any_notb_err__2));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \stat[1]_i_1 
       (.I0(p_279_out[1]),
        .I1(\stat_reg[0]_0 ),
        .I2(any_disp_err__2),
        .I3(rst),
        .I4(active_lanes),
        .I5(rxstatus_read),
        .O(\stat[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat[1]_i_2 
       (.I0(rxdisperr[1]),
        .I1(rxdisperr[0]),
        .I2(rxdisperr[3]),
        .I3(rxdisperr[2]),
        .O(any_disp_err__2));
  FDRE \stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[0]_i_1_n_0 ),
        .Q(p_279_out[0]),
        .R(1'b0));
  FDRE \stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat[1]_i_1_n_0 ),
        .Q(p_279_out[1]),
        .R(1'b0));
  FDRE \stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\stat_reg[2]_0 ),
        .Q(p_279_out[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_ila_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_ila_align_32
   (started,
    start_reg_0,
    \data_d_reg[39]_0 ,
    \shift_reg[1]_0 ,
    \shift_reg[0]_0 ,
    done,
    done_reg_0,
    done_reg_1,
    E,
    done_reg_2,
    \data_ds_reg[31]_0 ,
    buf_rst,
    clk,
    Q,
    start_reg_1,
    \shift_reg[1]_1 ,
    \shift_reg[0]_1 ,
    cnt,
    D,
    \data_ds_reg[31]_1 );
  output started;
  output start_reg_0;
  output [7:0]\data_d_reg[39]_0 ;
  output \shift_reg[1]_0 ;
  output \shift_reg[0]_0 ;
  output done;
  output [0:0]done_reg_0;
  output done_reg_1;
  output [0:0]E;
  output [0:0]done_reg_2;
  output [31:0]\data_ds_reg[31]_0 ;
  input buf_rst;
  input clk;
  input [7:0]Q;
  input start_reg_1;
  input \shift_reg[1]_1 ;
  input \shift_reg[0]_1 ;
  input [1:0]cnt;
  input [23:0]D;
  input [7:0]\data_ds_reg[31]_1 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire buf_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__6_n_0 ;
  wire \cnt[1]_i_1__6_n_0 ;
  wire [1:0]cnt_0;
  wire [31:8]data_d;
  wire [7:0]\data_d_reg[39]_0 ;
  wire \data_ds[0]_i_1__14_n_0 ;
  wire \data_ds[10]_i_1__14_n_0 ;
  wire \data_ds[11]_i_1__14_n_0 ;
  wire \data_ds[12]_i_1__14_n_0 ;
  wire \data_ds[13]_i_1__14_n_0 ;
  wire \data_ds[14]_i_1__14_n_0 ;
  wire \data_ds[15]_i_1__14_n_0 ;
  wire \data_ds[16]_i_1__14_n_0 ;
  wire \data_ds[17]_i_1__14_n_0 ;
  wire \data_ds[18]_i_1__14_n_0 ;
  wire \data_ds[19]_i_1__14_n_0 ;
  wire \data_ds[1]_i_1__14_n_0 ;
  wire \data_ds[20]_i_1__14_n_0 ;
  wire \data_ds[21]_i_1__14_n_0 ;
  wire \data_ds[22]_i_1__14_n_0 ;
  wire \data_ds[23]_i_1__14_n_0 ;
  wire \data_ds[2]_i_1__14_n_0 ;
  wire \data_ds[31]_i_1__14_n_0 ;
  wire \data_ds[3]_i_1__14_n_0 ;
  wire \data_ds[4]_i_1__14_n_0 ;
  wire \data_ds[5]_i_1__14_n_0 ;
  wire \data_ds[6]_i_1__14_n_0 ;
  wire \data_ds[7]_i_1__14_n_0 ;
  wire \data_ds[8]_i_1__14_n_0 ;
  wire \data_ds[9]_i_1__14_n_0 ;
  wire [31:0]\data_ds_reg[31]_0 ;
  wire [7:0]\data_ds_reg[31]_1 ;
  wire done;
  wire done_i_1__6_n_0;
  wire [0:0]done_reg_0;
  wire done_reg_1;
  wire [0:0]done_reg_2;
  wire \shift_reg[0]_0 ;
  wire \shift_reg[0]_1 ;
  wire \shift_reg[1]_0 ;
  wire \shift_reg[1]_1 ;
  wire start_reg_0;
  wire start_reg_1;
  wire started;

  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \cfg_f[7]_i_2__6 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cfg_fchk[7]_i_1__6 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    cfg_hd_i_1__6
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    cfg_scr_i_1__6
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt[0]_i_1__6 
       (.I0(started),
        .I1(done),
        .I2(cnt_0[0]),
        .O(\cnt[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    \cnt[1]_i_1__6 
       (.I0(cnt_0[0]),
        .I1(started),
        .I2(done),
        .I3(cnt_0[1]),
        .O(\cnt[1]_i_1__6_n_0 ));
  FDSE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__6_n_0 ),
        .Q(cnt_0[0]),
        .S(buf_rst));
  FDSE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__6_n_0 ),
        .Q(cnt_0[1]),
        .S(buf_rst));
  FDRE \data_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_d[10]),
        .R(1'b0));
  FDRE \data_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_d[11]),
        .R(1'b0));
  FDRE \data_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_d[12]),
        .R(1'b0));
  FDRE \data_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_d[13]),
        .R(1'b0));
  FDRE \data_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_d[14]),
        .R(1'b0));
  FDRE \data_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_d[15]),
        .R(1'b0));
  FDRE \data_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_d[16]),
        .R(1'b0));
  FDRE \data_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_d[17]),
        .R(1'b0));
  FDRE \data_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_d[18]),
        .R(1'b0));
  FDRE \data_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_d[19]),
        .R(1'b0));
  FDRE \data_d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_d[20]),
        .R(1'b0));
  FDRE \data_d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_d[21]),
        .R(1'b0));
  FDRE \data_d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_d[22]),
        .R(1'b0));
  FDRE \data_d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_d[23]),
        .R(1'b0));
  FDRE \data_d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_d[24]),
        .R(1'b0));
  FDRE \data_d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_d[25]),
        .R(1'b0));
  FDRE \data_d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_d[26]),
        .R(1'b0));
  FDRE \data_d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_d[27]),
        .R(1'b0));
  FDRE \data_d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_d[28]),
        .R(1'b0));
  FDRE \data_d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_d[29]),
        .R(1'b0));
  FDRE \data_d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_d[30]),
        .R(1'b0));
  FDRE \data_d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_d[31]),
        .R(1'b0));
  FDRE \data_d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\data_d_reg[39]_0 [0]),
        .R(1'b0));
  FDRE \data_d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\data_d_reg[39]_0 [1]),
        .R(1'b0));
  FDRE \data_d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\data_d_reg[39]_0 [2]),
        .R(1'b0));
  FDRE \data_d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\data_d_reg[39]_0 [3]),
        .R(1'b0));
  FDRE \data_d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\data_d_reg[39]_0 [4]),
        .R(1'b0));
  FDRE \data_d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\data_d_reg[39]_0 [5]),
        .R(1'b0));
  FDRE \data_d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\data_d_reg[39]_0 [6]),
        .R(1'b0));
  FDRE \data_d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\data_d_reg[39]_0 [7]),
        .R(1'b0));
  FDRE \data_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_d[8]),
        .R(1'b0));
  FDRE \data_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_d[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__14 
       (.I0(data_d[24]),
        .I1(\data_d_reg[39]_0 [0]),
        .I2(data_d[8]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[16]),
        .O(\data_ds[0]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__14 
       (.I0(\data_d_reg[39]_0 [2]),
        .I1(D[2]),
        .I2(data_d[18]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[26]),
        .O(\data_ds[10]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__14 
       (.I0(\data_d_reg[39]_0 [3]),
        .I1(D[3]),
        .I2(data_d[19]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[27]),
        .O(\data_ds[11]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__14 
       (.I0(\data_d_reg[39]_0 [4]),
        .I1(D[4]),
        .I2(data_d[20]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[28]),
        .O(\data_ds[12]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__14 
       (.I0(\data_d_reg[39]_0 [5]),
        .I1(D[5]),
        .I2(data_d[21]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[29]),
        .O(\data_ds[13]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__14 
       (.I0(\data_d_reg[39]_0 [6]),
        .I1(D[6]),
        .I2(data_d[22]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[30]),
        .O(\data_ds[14]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__14 
       (.I0(\data_d_reg[39]_0 [7]),
        .I1(D[7]),
        .I2(data_d[23]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[31]),
        .O(\data_ds[15]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__14 
       (.I0(D[0]),
        .I1(D[8]),
        .I2(data_d[24]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [0]),
        .O(\data_ds[16]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__14 
       (.I0(D[1]),
        .I1(D[9]),
        .I2(data_d[25]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [1]),
        .O(\data_ds[17]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__14 
       (.I0(D[2]),
        .I1(D[10]),
        .I2(data_d[26]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [2]),
        .O(\data_ds[18]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__14 
       (.I0(D[3]),
        .I1(D[11]),
        .I2(data_d[27]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [3]),
        .O(\data_ds[19]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__14 
       (.I0(data_d[25]),
        .I1(\data_d_reg[39]_0 [1]),
        .I2(data_d[9]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[17]),
        .O(\data_ds[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__14 
       (.I0(D[4]),
        .I1(D[12]),
        .I2(data_d[28]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [4]),
        .O(\data_ds[20]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__14 
       (.I0(D[5]),
        .I1(D[13]),
        .I2(data_d[29]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [5]),
        .O(\data_ds[21]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__14 
       (.I0(D[6]),
        .I1(D[14]),
        .I2(data_d[30]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [6]),
        .O(\data_ds[22]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__14 
       (.I0(D[7]),
        .I1(D[15]),
        .I2(data_d[31]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [7]),
        .O(\data_ds[23]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__14 
       (.I0(data_d[26]),
        .I1(\data_d_reg[39]_0 [2]),
        .I2(data_d[10]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[18]),
        .O(\data_ds[2]_i_1__14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_ds[31]_i_1__14 
       (.I0(start_reg_0),
        .I1(done),
        .O(\data_ds[31]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__14 
       (.I0(data_d[27]),
        .I1(\data_d_reg[39]_0 [3]),
        .I2(data_d[11]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[19]),
        .O(\data_ds[3]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__14 
       (.I0(data_d[28]),
        .I1(\data_d_reg[39]_0 [4]),
        .I2(data_d[12]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[20]),
        .O(\data_ds[4]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__14 
       (.I0(data_d[29]),
        .I1(\data_d_reg[39]_0 [5]),
        .I2(data_d[13]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[21]),
        .O(\data_ds[5]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__14 
       (.I0(data_d[30]),
        .I1(\data_d_reg[39]_0 [6]),
        .I2(data_d[14]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[22]),
        .O(\data_ds[6]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__14 
       (.I0(data_d[31]),
        .I1(\data_d_reg[39]_0 [7]),
        .I2(data_d[15]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[23]),
        .O(\data_ds[7]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__14 
       (.I0(\data_d_reg[39]_0 [0]),
        .I1(D[0]),
        .I2(data_d[16]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[24]),
        .O(\data_ds[8]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__14 
       (.I0(\data_d_reg[39]_0 [1]),
        .I1(D[1]),
        .I2(data_d[17]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[25]),
        .O(\data_ds[9]_i_1__14_n_0 ));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[0]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[10]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[11]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[12]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[13]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[14]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[15]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[16]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[17]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[18]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[19]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[1]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[20]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[21]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[22]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[23]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds_reg[31]_1 [0]),
        .Q(\data_ds_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds_reg[31]_1 [1]),
        .Q(\data_ds_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds_reg[31]_1 [2]),
        .Q(\data_ds_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds_reg[31]_1 [3]),
        .Q(\data_ds_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds_reg[31]_1 [4]),
        .Q(\data_ds_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds_reg[31]_1 [5]),
        .Q(\data_ds_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[2]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds_reg[31]_1 [6]),
        .Q(\data_ds_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds_reg[31]_1 [7]),
        .Q(\data_ds_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[3]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[4]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[5]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[6]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[7]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[8]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__14_n_0 ),
        .D(\data_ds[9]_i_1__14_n_0 ),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF1)) 
    done_i_1__6
       (.I0(cnt_0[1]),
        .I1(cnt_0[0]),
        .I2(done),
        .O(done_i_1__6_n_0));
  FDRE done_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_i_1__6_n_0),
        .Q(done),
        .R(buf_rst));
  FDRE \shift_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[0]_1 ),
        .Q(\shift_reg[0]_0 ),
        .R(1'b0));
  FDRE \shift_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[1]_1 ),
        .Q(\shift_reg[1]_0 ),
        .R(1'b0));
  FDRE start_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_1),
        .Q(start_reg_0),
        .R(buf_rst));
  FDRE started_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_0),
        .Q(started),
        .R(buf_rst));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_ila_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_ila_align_32_23
   (started,
    start_reg_0,
    \data_d_reg[39]_0 ,
    \shift_reg[1]_0 ,
    \shift_reg[0]_0 ,
    done,
    done_reg_0,
    done_reg_1,
    E,
    done_reg_2,
    \data_ds_reg[31]_0 ,
    buf_rst,
    clk,
    Q,
    start_reg_1,
    \shift_reg[1]_1 ,
    \shift_reg[0]_1 ,
    cnt,
    D,
    \data_ds_reg[31]_1 );
  output started;
  output start_reg_0;
  output [7:0]\data_d_reg[39]_0 ;
  output \shift_reg[1]_0 ;
  output \shift_reg[0]_0 ;
  output done;
  output [0:0]done_reg_0;
  output done_reg_1;
  output [0:0]E;
  output [0:0]done_reg_2;
  output [31:0]\data_ds_reg[31]_0 ;
  input buf_rst;
  input clk;
  input [7:0]Q;
  input start_reg_1;
  input \shift_reg[1]_1 ;
  input \shift_reg[0]_1 ;
  input [1:0]cnt;
  input [23:0]D;
  input [7:0]\data_ds_reg[31]_1 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire buf_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__5_n_0 ;
  wire \cnt[1]_i_1__5_n_0 ;
  wire [1:0]cnt_0;
  wire [31:8]data_d;
  wire [7:0]\data_d_reg[39]_0 ;
  wire \data_ds[0]_i_1__12_n_0 ;
  wire \data_ds[10]_i_1__12_n_0 ;
  wire \data_ds[11]_i_1__12_n_0 ;
  wire \data_ds[12]_i_1__12_n_0 ;
  wire \data_ds[13]_i_1__12_n_0 ;
  wire \data_ds[14]_i_1__12_n_0 ;
  wire \data_ds[15]_i_1__12_n_0 ;
  wire \data_ds[16]_i_1__12_n_0 ;
  wire \data_ds[17]_i_1__12_n_0 ;
  wire \data_ds[18]_i_1__12_n_0 ;
  wire \data_ds[19]_i_1__12_n_0 ;
  wire \data_ds[1]_i_1__12_n_0 ;
  wire \data_ds[20]_i_1__12_n_0 ;
  wire \data_ds[21]_i_1__12_n_0 ;
  wire \data_ds[22]_i_1__12_n_0 ;
  wire \data_ds[23]_i_1__12_n_0 ;
  wire \data_ds[2]_i_1__12_n_0 ;
  wire \data_ds[31]_i_1__13_n_0 ;
  wire \data_ds[3]_i_1__12_n_0 ;
  wire \data_ds[4]_i_1__12_n_0 ;
  wire \data_ds[5]_i_1__12_n_0 ;
  wire \data_ds[6]_i_1__12_n_0 ;
  wire \data_ds[7]_i_1__12_n_0 ;
  wire \data_ds[8]_i_1__12_n_0 ;
  wire \data_ds[9]_i_1__12_n_0 ;
  wire [31:0]\data_ds_reg[31]_0 ;
  wire [7:0]\data_ds_reg[31]_1 ;
  wire done;
  wire done_i_1__5_n_0;
  wire [0:0]done_reg_0;
  wire done_reg_1;
  wire [0:0]done_reg_2;
  wire \shift_reg[0]_0 ;
  wire \shift_reg[0]_1 ;
  wire \shift_reg[1]_0 ;
  wire \shift_reg[1]_1 ;
  wire start_reg_0;
  wire start_reg_1;
  wire started;

  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \cfg_f[7]_i_2__5 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cfg_fchk[7]_i_1__5 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    cfg_hd_i_1__5
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    cfg_scr_i_1__5
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt[0]_i_1__5 
       (.I0(started),
        .I1(done),
        .I2(cnt_0[0]),
        .O(\cnt[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    \cnt[1]_i_1__5 
       (.I0(cnt_0[0]),
        .I1(started),
        .I2(done),
        .I3(cnt_0[1]),
        .O(\cnt[1]_i_1__5_n_0 ));
  FDSE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__5_n_0 ),
        .Q(cnt_0[0]),
        .S(buf_rst));
  FDSE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__5_n_0 ),
        .Q(cnt_0[1]),
        .S(buf_rst));
  FDRE \data_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_d[10]),
        .R(1'b0));
  FDRE \data_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_d[11]),
        .R(1'b0));
  FDRE \data_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_d[12]),
        .R(1'b0));
  FDRE \data_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_d[13]),
        .R(1'b0));
  FDRE \data_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_d[14]),
        .R(1'b0));
  FDRE \data_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_d[15]),
        .R(1'b0));
  FDRE \data_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_d[16]),
        .R(1'b0));
  FDRE \data_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_d[17]),
        .R(1'b0));
  FDRE \data_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_d[18]),
        .R(1'b0));
  FDRE \data_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_d[19]),
        .R(1'b0));
  FDRE \data_d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_d[20]),
        .R(1'b0));
  FDRE \data_d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_d[21]),
        .R(1'b0));
  FDRE \data_d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_d[22]),
        .R(1'b0));
  FDRE \data_d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_d[23]),
        .R(1'b0));
  FDRE \data_d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_d[24]),
        .R(1'b0));
  FDRE \data_d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_d[25]),
        .R(1'b0));
  FDRE \data_d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_d[26]),
        .R(1'b0));
  FDRE \data_d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_d[27]),
        .R(1'b0));
  FDRE \data_d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_d[28]),
        .R(1'b0));
  FDRE \data_d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_d[29]),
        .R(1'b0));
  FDRE \data_d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_d[30]),
        .R(1'b0));
  FDRE \data_d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_d[31]),
        .R(1'b0));
  FDRE \data_d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\data_d_reg[39]_0 [0]),
        .R(1'b0));
  FDRE \data_d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\data_d_reg[39]_0 [1]),
        .R(1'b0));
  FDRE \data_d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\data_d_reg[39]_0 [2]),
        .R(1'b0));
  FDRE \data_d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\data_d_reg[39]_0 [3]),
        .R(1'b0));
  FDRE \data_d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\data_d_reg[39]_0 [4]),
        .R(1'b0));
  FDRE \data_d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\data_d_reg[39]_0 [5]),
        .R(1'b0));
  FDRE \data_d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\data_d_reg[39]_0 [6]),
        .R(1'b0));
  FDRE \data_d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\data_d_reg[39]_0 [7]),
        .R(1'b0));
  FDRE \data_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_d[8]),
        .R(1'b0));
  FDRE \data_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_d[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__12 
       (.I0(data_d[24]),
        .I1(\data_d_reg[39]_0 [0]),
        .I2(data_d[8]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[16]),
        .O(\data_ds[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__12 
       (.I0(\data_d_reg[39]_0 [2]),
        .I1(D[2]),
        .I2(data_d[18]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[26]),
        .O(\data_ds[10]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__12 
       (.I0(\data_d_reg[39]_0 [3]),
        .I1(D[3]),
        .I2(data_d[19]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[27]),
        .O(\data_ds[11]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__12 
       (.I0(\data_d_reg[39]_0 [4]),
        .I1(D[4]),
        .I2(data_d[20]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[28]),
        .O(\data_ds[12]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__12 
       (.I0(\data_d_reg[39]_0 [5]),
        .I1(D[5]),
        .I2(data_d[21]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[29]),
        .O(\data_ds[13]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__12 
       (.I0(\data_d_reg[39]_0 [6]),
        .I1(D[6]),
        .I2(data_d[22]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[30]),
        .O(\data_ds[14]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__12 
       (.I0(\data_d_reg[39]_0 [7]),
        .I1(D[7]),
        .I2(data_d[23]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[31]),
        .O(\data_ds[15]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__12 
       (.I0(D[0]),
        .I1(D[8]),
        .I2(data_d[24]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [0]),
        .O(\data_ds[16]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__12 
       (.I0(D[1]),
        .I1(D[9]),
        .I2(data_d[25]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [1]),
        .O(\data_ds[17]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__12 
       (.I0(D[2]),
        .I1(D[10]),
        .I2(data_d[26]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [2]),
        .O(\data_ds[18]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__12 
       (.I0(D[3]),
        .I1(D[11]),
        .I2(data_d[27]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [3]),
        .O(\data_ds[19]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__12 
       (.I0(data_d[25]),
        .I1(\data_d_reg[39]_0 [1]),
        .I2(data_d[9]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[17]),
        .O(\data_ds[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__12 
       (.I0(D[4]),
        .I1(D[12]),
        .I2(data_d[28]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [4]),
        .O(\data_ds[20]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__12 
       (.I0(D[5]),
        .I1(D[13]),
        .I2(data_d[29]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [5]),
        .O(\data_ds[21]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__12 
       (.I0(D[6]),
        .I1(D[14]),
        .I2(data_d[30]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [6]),
        .O(\data_ds[22]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__12 
       (.I0(D[7]),
        .I1(D[15]),
        .I2(data_d[31]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [7]),
        .O(\data_ds[23]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__12 
       (.I0(data_d[26]),
        .I1(\data_d_reg[39]_0 [2]),
        .I2(data_d[10]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[18]),
        .O(\data_ds[2]_i_1__12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_ds[31]_i_1__13 
       (.I0(start_reg_0),
        .I1(done),
        .O(\data_ds[31]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__12 
       (.I0(data_d[27]),
        .I1(\data_d_reg[39]_0 [3]),
        .I2(data_d[11]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[19]),
        .O(\data_ds[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__12 
       (.I0(data_d[28]),
        .I1(\data_d_reg[39]_0 [4]),
        .I2(data_d[12]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[20]),
        .O(\data_ds[4]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__12 
       (.I0(data_d[29]),
        .I1(\data_d_reg[39]_0 [5]),
        .I2(data_d[13]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[21]),
        .O(\data_ds[5]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__12 
       (.I0(data_d[30]),
        .I1(\data_d_reg[39]_0 [6]),
        .I2(data_d[14]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[22]),
        .O(\data_ds[6]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__12 
       (.I0(data_d[31]),
        .I1(\data_d_reg[39]_0 [7]),
        .I2(data_d[15]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[23]),
        .O(\data_ds[7]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__12 
       (.I0(\data_d_reg[39]_0 [0]),
        .I1(D[0]),
        .I2(data_d[16]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[24]),
        .O(\data_ds[8]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__12 
       (.I0(\data_d_reg[39]_0 [1]),
        .I1(D[1]),
        .I2(data_d[17]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[25]),
        .O(\data_ds[9]_i_1__12_n_0 ));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[0]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[10]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[11]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[12]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[13]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[14]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[15]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[16]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[17]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[18]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[19]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[1]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[20]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[21]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[22]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[23]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds_reg[31]_1 [0]),
        .Q(\data_ds_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds_reg[31]_1 [1]),
        .Q(\data_ds_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds_reg[31]_1 [2]),
        .Q(\data_ds_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds_reg[31]_1 [3]),
        .Q(\data_ds_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds_reg[31]_1 [4]),
        .Q(\data_ds_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds_reg[31]_1 [5]),
        .Q(\data_ds_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[2]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds_reg[31]_1 [6]),
        .Q(\data_ds_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds_reg[31]_1 [7]),
        .Q(\data_ds_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[3]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[4]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[5]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[6]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[7]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[8]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__13_n_0 ),
        .D(\data_ds[9]_i_1__12_n_0 ),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF1)) 
    done_i_1__5
       (.I0(cnt_0[1]),
        .I1(cnt_0[0]),
        .I2(done),
        .O(done_i_1__5_n_0));
  FDRE done_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_i_1__5_n_0),
        .Q(done),
        .R(buf_rst));
  FDRE \shift_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[0]_1 ),
        .Q(\shift_reg[0]_0 ),
        .R(1'b0));
  FDRE \shift_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[1]_1 ),
        .Q(\shift_reg[1]_0 ),
        .R(1'b0));
  FDRE start_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_1),
        .Q(start_reg_0),
        .R(buf_rst));
  FDRE started_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_0),
        .Q(started),
        .R(buf_rst));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_ila_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_ila_align_32_35
   (started,
    start_reg_0,
    \data_d_reg[39]_0 ,
    \shift_reg[1]_0 ,
    \shift_reg[0]_0 ,
    done,
    done_reg_0,
    done_reg_1,
    E,
    done_reg_2,
    \data_ds_reg[31]_0 ,
    buf_rst,
    clk,
    Q,
    start_reg_1,
    \shift_reg[1]_1 ,
    \shift_reg[0]_1 ,
    cnt,
    D,
    \data_ds_reg[31]_1 );
  output started;
  output start_reg_0;
  output [7:0]\data_d_reg[39]_0 ;
  output \shift_reg[1]_0 ;
  output \shift_reg[0]_0 ;
  output done;
  output [0:0]done_reg_0;
  output done_reg_1;
  output [0:0]E;
  output [0:0]done_reg_2;
  output [31:0]\data_ds_reg[31]_0 ;
  input buf_rst;
  input clk;
  input [7:0]Q;
  input start_reg_1;
  input \shift_reg[1]_1 ;
  input \shift_reg[0]_1 ;
  input [1:0]cnt;
  input [23:0]D;
  input [7:0]\data_ds_reg[31]_1 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire buf_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__4_n_0 ;
  wire \cnt[1]_i_1__4_n_0 ;
  wire [1:0]cnt_0;
  wire [31:8]data_d;
  wire [7:0]\data_d_reg[39]_0 ;
  wire \data_ds[0]_i_1__10_n_0 ;
  wire \data_ds[10]_i_1__10_n_0 ;
  wire \data_ds[11]_i_1__10_n_0 ;
  wire \data_ds[12]_i_1__10_n_0 ;
  wire \data_ds[13]_i_1__10_n_0 ;
  wire \data_ds[14]_i_1__10_n_0 ;
  wire \data_ds[15]_i_1__10_n_0 ;
  wire \data_ds[16]_i_1__10_n_0 ;
  wire \data_ds[17]_i_1__10_n_0 ;
  wire \data_ds[18]_i_1__10_n_0 ;
  wire \data_ds[19]_i_1__10_n_0 ;
  wire \data_ds[1]_i_1__10_n_0 ;
  wire \data_ds[20]_i_1__10_n_0 ;
  wire \data_ds[21]_i_1__10_n_0 ;
  wire \data_ds[22]_i_1__10_n_0 ;
  wire \data_ds[23]_i_1__10_n_0 ;
  wire \data_ds[2]_i_1__10_n_0 ;
  wire \data_ds[31]_i_1__12_n_0 ;
  wire \data_ds[3]_i_1__10_n_0 ;
  wire \data_ds[4]_i_1__10_n_0 ;
  wire \data_ds[5]_i_1__10_n_0 ;
  wire \data_ds[6]_i_1__10_n_0 ;
  wire \data_ds[7]_i_1__10_n_0 ;
  wire \data_ds[8]_i_1__10_n_0 ;
  wire \data_ds[9]_i_1__10_n_0 ;
  wire [31:0]\data_ds_reg[31]_0 ;
  wire [7:0]\data_ds_reg[31]_1 ;
  wire done;
  wire done_i_1__4_n_0;
  wire [0:0]done_reg_0;
  wire done_reg_1;
  wire [0:0]done_reg_2;
  wire \shift_reg[0]_0 ;
  wire \shift_reg[0]_1 ;
  wire \shift_reg[1]_0 ;
  wire \shift_reg[1]_1 ;
  wire start_reg_0;
  wire start_reg_1;
  wire started;

  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \cfg_f[7]_i_2__4 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cfg_fchk[7]_i_1__4 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    cfg_hd_i_1__4
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    cfg_scr_i_1__4
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt[0]_i_1__4 
       (.I0(started),
        .I1(done),
        .I2(cnt_0[0]),
        .O(\cnt[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    \cnt[1]_i_1__4 
       (.I0(cnt_0[0]),
        .I1(started),
        .I2(done),
        .I3(cnt_0[1]),
        .O(\cnt[1]_i_1__4_n_0 ));
  FDSE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__4_n_0 ),
        .Q(cnt_0[0]),
        .S(buf_rst));
  FDSE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__4_n_0 ),
        .Q(cnt_0[1]),
        .S(buf_rst));
  FDRE \data_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_d[10]),
        .R(1'b0));
  FDRE \data_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_d[11]),
        .R(1'b0));
  FDRE \data_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_d[12]),
        .R(1'b0));
  FDRE \data_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_d[13]),
        .R(1'b0));
  FDRE \data_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_d[14]),
        .R(1'b0));
  FDRE \data_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_d[15]),
        .R(1'b0));
  FDRE \data_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_d[16]),
        .R(1'b0));
  FDRE \data_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_d[17]),
        .R(1'b0));
  FDRE \data_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_d[18]),
        .R(1'b0));
  FDRE \data_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_d[19]),
        .R(1'b0));
  FDRE \data_d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_d[20]),
        .R(1'b0));
  FDRE \data_d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_d[21]),
        .R(1'b0));
  FDRE \data_d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_d[22]),
        .R(1'b0));
  FDRE \data_d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_d[23]),
        .R(1'b0));
  FDRE \data_d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_d[24]),
        .R(1'b0));
  FDRE \data_d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_d[25]),
        .R(1'b0));
  FDRE \data_d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_d[26]),
        .R(1'b0));
  FDRE \data_d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_d[27]),
        .R(1'b0));
  FDRE \data_d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_d[28]),
        .R(1'b0));
  FDRE \data_d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_d[29]),
        .R(1'b0));
  FDRE \data_d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_d[30]),
        .R(1'b0));
  FDRE \data_d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_d[31]),
        .R(1'b0));
  FDRE \data_d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\data_d_reg[39]_0 [0]),
        .R(1'b0));
  FDRE \data_d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\data_d_reg[39]_0 [1]),
        .R(1'b0));
  FDRE \data_d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\data_d_reg[39]_0 [2]),
        .R(1'b0));
  FDRE \data_d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\data_d_reg[39]_0 [3]),
        .R(1'b0));
  FDRE \data_d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\data_d_reg[39]_0 [4]),
        .R(1'b0));
  FDRE \data_d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\data_d_reg[39]_0 [5]),
        .R(1'b0));
  FDRE \data_d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\data_d_reg[39]_0 [6]),
        .R(1'b0));
  FDRE \data_d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\data_d_reg[39]_0 [7]),
        .R(1'b0));
  FDRE \data_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_d[8]),
        .R(1'b0));
  FDRE \data_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_d[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__10 
       (.I0(data_d[24]),
        .I1(\data_d_reg[39]_0 [0]),
        .I2(data_d[8]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[16]),
        .O(\data_ds[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__10 
       (.I0(\data_d_reg[39]_0 [2]),
        .I1(D[2]),
        .I2(data_d[18]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[26]),
        .O(\data_ds[10]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__10 
       (.I0(\data_d_reg[39]_0 [3]),
        .I1(D[3]),
        .I2(data_d[19]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[27]),
        .O(\data_ds[11]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__10 
       (.I0(\data_d_reg[39]_0 [4]),
        .I1(D[4]),
        .I2(data_d[20]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[28]),
        .O(\data_ds[12]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__10 
       (.I0(\data_d_reg[39]_0 [5]),
        .I1(D[5]),
        .I2(data_d[21]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[29]),
        .O(\data_ds[13]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__10 
       (.I0(\data_d_reg[39]_0 [6]),
        .I1(D[6]),
        .I2(data_d[22]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[30]),
        .O(\data_ds[14]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__10 
       (.I0(\data_d_reg[39]_0 [7]),
        .I1(D[7]),
        .I2(data_d[23]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[31]),
        .O(\data_ds[15]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__10 
       (.I0(D[0]),
        .I1(D[8]),
        .I2(data_d[24]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [0]),
        .O(\data_ds[16]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__10 
       (.I0(D[1]),
        .I1(D[9]),
        .I2(data_d[25]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [1]),
        .O(\data_ds[17]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__10 
       (.I0(D[2]),
        .I1(D[10]),
        .I2(data_d[26]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [2]),
        .O(\data_ds[18]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__10 
       (.I0(D[3]),
        .I1(D[11]),
        .I2(data_d[27]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [3]),
        .O(\data_ds[19]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__10 
       (.I0(data_d[25]),
        .I1(\data_d_reg[39]_0 [1]),
        .I2(data_d[9]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[17]),
        .O(\data_ds[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__10 
       (.I0(D[4]),
        .I1(D[12]),
        .I2(data_d[28]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [4]),
        .O(\data_ds[20]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__10 
       (.I0(D[5]),
        .I1(D[13]),
        .I2(data_d[29]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [5]),
        .O(\data_ds[21]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__10 
       (.I0(D[6]),
        .I1(D[14]),
        .I2(data_d[30]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [6]),
        .O(\data_ds[22]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__10 
       (.I0(D[7]),
        .I1(D[15]),
        .I2(data_d[31]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [7]),
        .O(\data_ds[23]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__10 
       (.I0(data_d[26]),
        .I1(\data_d_reg[39]_0 [2]),
        .I2(data_d[10]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[18]),
        .O(\data_ds[2]_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_ds[31]_i_1__12 
       (.I0(start_reg_0),
        .I1(done),
        .O(\data_ds[31]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__10 
       (.I0(data_d[27]),
        .I1(\data_d_reg[39]_0 [3]),
        .I2(data_d[11]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[19]),
        .O(\data_ds[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__10 
       (.I0(data_d[28]),
        .I1(\data_d_reg[39]_0 [4]),
        .I2(data_d[12]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[20]),
        .O(\data_ds[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__10 
       (.I0(data_d[29]),
        .I1(\data_d_reg[39]_0 [5]),
        .I2(data_d[13]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[21]),
        .O(\data_ds[5]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__10 
       (.I0(data_d[30]),
        .I1(\data_d_reg[39]_0 [6]),
        .I2(data_d[14]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[22]),
        .O(\data_ds[6]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__10 
       (.I0(data_d[31]),
        .I1(\data_d_reg[39]_0 [7]),
        .I2(data_d[15]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[23]),
        .O(\data_ds[7]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__10 
       (.I0(\data_d_reg[39]_0 [0]),
        .I1(D[0]),
        .I2(data_d[16]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[24]),
        .O(\data_ds[8]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__10 
       (.I0(\data_d_reg[39]_0 [1]),
        .I1(D[1]),
        .I2(data_d[17]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[25]),
        .O(\data_ds[9]_i_1__10_n_0 ));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[0]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[10]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[11]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[12]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[13]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[14]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[15]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[16]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[17]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[18]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[19]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[1]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[20]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[21]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[22]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[23]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds_reg[31]_1 [0]),
        .Q(\data_ds_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds_reg[31]_1 [1]),
        .Q(\data_ds_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds_reg[31]_1 [2]),
        .Q(\data_ds_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds_reg[31]_1 [3]),
        .Q(\data_ds_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds_reg[31]_1 [4]),
        .Q(\data_ds_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds_reg[31]_1 [5]),
        .Q(\data_ds_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[2]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds_reg[31]_1 [6]),
        .Q(\data_ds_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds_reg[31]_1 [7]),
        .Q(\data_ds_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[3]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[4]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[5]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[6]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[7]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[8]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__12_n_0 ),
        .D(\data_ds[9]_i_1__10_n_0 ),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF1)) 
    done_i_1__4
       (.I0(cnt_0[1]),
        .I1(cnt_0[0]),
        .I2(done),
        .O(done_i_1__4_n_0));
  FDRE done_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_i_1__4_n_0),
        .Q(done),
        .R(buf_rst));
  FDRE \shift_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[0]_1 ),
        .Q(\shift_reg[0]_0 ),
        .R(1'b0));
  FDRE \shift_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[1]_1 ),
        .Q(\shift_reg[1]_0 ),
        .R(1'b0));
  FDRE start_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_1),
        .Q(start_reg_0),
        .R(buf_rst));
  FDRE started_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_0),
        .Q(started),
        .R(buf_rst));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_ila_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_ila_align_32_47
   (started,
    start_reg_0,
    \data_d_reg[39]_0 ,
    \shift_reg[1]_0 ,
    \shift_reg[0]_0 ,
    done,
    done_reg_0,
    done_reg_1,
    E,
    done_reg_2,
    \data_ds_reg[31]_0 ,
    buf_rst,
    clk,
    Q,
    start_reg_1,
    \shift_reg[1]_1 ,
    \shift_reg[0]_1 ,
    cnt,
    D,
    \data_ds_reg[31]_1 );
  output started;
  output start_reg_0;
  output [7:0]\data_d_reg[39]_0 ;
  output \shift_reg[1]_0 ;
  output \shift_reg[0]_0 ;
  output done;
  output [0:0]done_reg_0;
  output done_reg_1;
  output [0:0]E;
  output [0:0]done_reg_2;
  output [31:0]\data_ds_reg[31]_0 ;
  input buf_rst;
  input clk;
  input [7:0]Q;
  input start_reg_1;
  input \shift_reg[1]_1 ;
  input \shift_reg[0]_1 ;
  input [1:0]cnt;
  input [23:0]D;
  input [7:0]\data_ds_reg[31]_1 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire buf_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__3_n_0 ;
  wire \cnt[1]_i_1__3_n_0 ;
  wire [1:0]cnt_0;
  wire [31:8]data_d;
  wire [7:0]\data_d_reg[39]_0 ;
  wire \data_ds[0]_i_1__8_n_0 ;
  wire \data_ds[10]_i_1__8_n_0 ;
  wire \data_ds[11]_i_1__8_n_0 ;
  wire \data_ds[12]_i_1__8_n_0 ;
  wire \data_ds[13]_i_1__8_n_0 ;
  wire \data_ds[14]_i_1__8_n_0 ;
  wire \data_ds[15]_i_1__8_n_0 ;
  wire \data_ds[16]_i_1__8_n_0 ;
  wire \data_ds[17]_i_1__8_n_0 ;
  wire \data_ds[18]_i_1__8_n_0 ;
  wire \data_ds[19]_i_1__8_n_0 ;
  wire \data_ds[1]_i_1__8_n_0 ;
  wire \data_ds[20]_i_1__8_n_0 ;
  wire \data_ds[21]_i_1__8_n_0 ;
  wire \data_ds[22]_i_1__8_n_0 ;
  wire \data_ds[23]_i_1__8_n_0 ;
  wire \data_ds[2]_i_1__8_n_0 ;
  wire \data_ds[31]_i_1__11_n_0 ;
  wire \data_ds[3]_i_1__8_n_0 ;
  wire \data_ds[4]_i_1__8_n_0 ;
  wire \data_ds[5]_i_1__8_n_0 ;
  wire \data_ds[6]_i_1__8_n_0 ;
  wire \data_ds[7]_i_1__8_n_0 ;
  wire \data_ds[8]_i_1__8_n_0 ;
  wire \data_ds[9]_i_1__8_n_0 ;
  wire [31:0]\data_ds_reg[31]_0 ;
  wire [7:0]\data_ds_reg[31]_1 ;
  wire done;
  wire done_i_1__3_n_0;
  wire [0:0]done_reg_0;
  wire done_reg_1;
  wire [0:0]done_reg_2;
  wire \shift_reg[0]_0 ;
  wire \shift_reg[0]_1 ;
  wire \shift_reg[1]_0 ;
  wire \shift_reg[1]_1 ;
  wire start_reg_0;
  wire start_reg_1;
  wire started;

  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \cfg_f[7]_i_2__3 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cfg_fchk[7]_i_1__3 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    cfg_hd_i_1__3
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    cfg_scr_i_1__3
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt[0]_i_1__3 
       (.I0(started),
        .I1(done),
        .I2(cnt_0[0]),
        .O(\cnt[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    \cnt[1]_i_1__3 
       (.I0(cnt_0[0]),
        .I1(started),
        .I2(done),
        .I3(cnt_0[1]),
        .O(\cnt[1]_i_1__3_n_0 ));
  FDSE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__3_n_0 ),
        .Q(cnt_0[0]),
        .S(buf_rst));
  FDSE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__3_n_0 ),
        .Q(cnt_0[1]),
        .S(buf_rst));
  FDRE \data_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_d[10]),
        .R(1'b0));
  FDRE \data_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_d[11]),
        .R(1'b0));
  FDRE \data_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_d[12]),
        .R(1'b0));
  FDRE \data_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_d[13]),
        .R(1'b0));
  FDRE \data_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_d[14]),
        .R(1'b0));
  FDRE \data_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_d[15]),
        .R(1'b0));
  FDRE \data_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_d[16]),
        .R(1'b0));
  FDRE \data_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_d[17]),
        .R(1'b0));
  FDRE \data_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_d[18]),
        .R(1'b0));
  FDRE \data_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_d[19]),
        .R(1'b0));
  FDRE \data_d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_d[20]),
        .R(1'b0));
  FDRE \data_d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_d[21]),
        .R(1'b0));
  FDRE \data_d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_d[22]),
        .R(1'b0));
  FDRE \data_d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_d[23]),
        .R(1'b0));
  FDRE \data_d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_d[24]),
        .R(1'b0));
  FDRE \data_d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_d[25]),
        .R(1'b0));
  FDRE \data_d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_d[26]),
        .R(1'b0));
  FDRE \data_d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_d[27]),
        .R(1'b0));
  FDRE \data_d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_d[28]),
        .R(1'b0));
  FDRE \data_d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_d[29]),
        .R(1'b0));
  FDRE \data_d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_d[30]),
        .R(1'b0));
  FDRE \data_d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_d[31]),
        .R(1'b0));
  FDRE \data_d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\data_d_reg[39]_0 [0]),
        .R(1'b0));
  FDRE \data_d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\data_d_reg[39]_0 [1]),
        .R(1'b0));
  FDRE \data_d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\data_d_reg[39]_0 [2]),
        .R(1'b0));
  FDRE \data_d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\data_d_reg[39]_0 [3]),
        .R(1'b0));
  FDRE \data_d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\data_d_reg[39]_0 [4]),
        .R(1'b0));
  FDRE \data_d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\data_d_reg[39]_0 [5]),
        .R(1'b0));
  FDRE \data_d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\data_d_reg[39]_0 [6]),
        .R(1'b0));
  FDRE \data_d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\data_d_reg[39]_0 [7]),
        .R(1'b0));
  FDRE \data_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_d[8]),
        .R(1'b0));
  FDRE \data_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_d[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__8 
       (.I0(data_d[24]),
        .I1(\data_d_reg[39]_0 [0]),
        .I2(data_d[8]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[16]),
        .O(\data_ds[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__8 
       (.I0(\data_d_reg[39]_0 [2]),
        .I1(D[2]),
        .I2(data_d[18]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[26]),
        .O(\data_ds[10]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__8 
       (.I0(\data_d_reg[39]_0 [3]),
        .I1(D[3]),
        .I2(data_d[19]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[27]),
        .O(\data_ds[11]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__8 
       (.I0(\data_d_reg[39]_0 [4]),
        .I1(D[4]),
        .I2(data_d[20]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[28]),
        .O(\data_ds[12]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__8 
       (.I0(\data_d_reg[39]_0 [5]),
        .I1(D[5]),
        .I2(data_d[21]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[29]),
        .O(\data_ds[13]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__8 
       (.I0(\data_d_reg[39]_0 [6]),
        .I1(D[6]),
        .I2(data_d[22]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[30]),
        .O(\data_ds[14]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__8 
       (.I0(\data_d_reg[39]_0 [7]),
        .I1(D[7]),
        .I2(data_d[23]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[31]),
        .O(\data_ds[15]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__8 
       (.I0(D[0]),
        .I1(D[8]),
        .I2(data_d[24]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [0]),
        .O(\data_ds[16]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__8 
       (.I0(D[1]),
        .I1(D[9]),
        .I2(data_d[25]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [1]),
        .O(\data_ds[17]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__8 
       (.I0(D[2]),
        .I1(D[10]),
        .I2(data_d[26]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [2]),
        .O(\data_ds[18]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__8 
       (.I0(D[3]),
        .I1(D[11]),
        .I2(data_d[27]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [3]),
        .O(\data_ds[19]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__8 
       (.I0(data_d[25]),
        .I1(\data_d_reg[39]_0 [1]),
        .I2(data_d[9]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[17]),
        .O(\data_ds[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__8 
       (.I0(D[4]),
        .I1(D[12]),
        .I2(data_d[28]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [4]),
        .O(\data_ds[20]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__8 
       (.I0(D[5]),
        .I1(D[13]),
        .I2(data_d[29]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [5]),
        .O(\data_ds[21]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__8 
       (.I0(D[6]),
        .I1(D[14]),
        .I2(data_d[30]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [6]),
        .O(\data_ds[22]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__8 
       (.I0(D[7]),
        .I1(D[15]),
        .I2(data_d[31]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [7]),
        .O(\data_ds[23]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__8 
       (.I0(data_d[26]),
        .I1(\data_d_reg[39]_0 [2]),
        .I2(data_d[10]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[18]),
        .O(\data_ds[2]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_ds[31]_i_1__11 
       (.I0(start_reg_0),
        .I1(done),
        .O(\data_ds[31]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__8 
       (.I0(data_d[27]),
        .I1(\data_d_reg[39]_0 [3]),
        .I2(data_d[11]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[19]),
        .O(\data_ds[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__8 
       (.I0(data_d[28]),
        .I1(\data_d_reg[39]_0 [4]),
        .I2(data_d[12]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[20]),
        .O(\data_ds[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__8 
       (.I0(data_d[29]),
        .I1(\data_d_reg[39]_0 [5]),
        .I2(data_d[13]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[21]),
        .O(\data_ds[5]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__8 
       (.I0(data_d[30]),
        .I1(\data_d_reg[39]_0 [6]),
        .I2(data_d[14]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[22]),
        .O(\data_ds[6]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__8 
       (.I0(data_d[31]),
        .I1(\data_d_reg[39]_0 [7]),
        .I2(data_d[15]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[23]),
        .O(\data_ds[7]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__8 
       (.I0(\data_d_reg[39]_0 [0]),
        .I1(D[0]),
        .I2(data_d[16]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[24]),
        .O(\data_ds[8]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__8 
       (.I0(\data_d_reg[39]_0 [1]),
        .I1(D[1]),
        .I2(data_d[17]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[25]),
        .O(\data_ds[9]_i_1__8_n_0 ));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[0]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[10]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[11]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[12]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[13]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[14]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[15]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[16]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[17]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[18]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[19]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[1]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[20]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[21]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[22]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[23]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds_reg[31]_1 [0]),
        .Q(\data_ds_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds_reg[31]_1 [1]),
        .Q(\data_ds_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds_reg[31]_1 [2]),
        .Q(\data_ds_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds_reg[31]_1 [3]),
        .Q(\data_ds_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds_reg[31]_1 [4]),
        .Q(\data_ds_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds_reg[31]_1 [5]),
        .Q(\data_ds_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[2]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds_reg[31]_1 [6]),
        .Q(\data_ds_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds_reg[31]_1 [7]),
        .Q(\data_ds_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[3]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[4]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[5]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[6]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[7]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[8]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__11_n_0 ),
        .D(\data_ds[9]_i_1__8_n_0 ),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF1)) 
    done_i_1__3
       (.I0(cnt_0[1]),
        .I1(cnt_0[0]),
        .I2(done),
        .O(done_i_1__3_n_0));
  FDRE done_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_i_1__3_n_0),
        .Q(done),
        .R(buf_rst));
  FDRE \shift_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[0]_1 ),
        .Q(\shift_reg[0]_0 ),
        .R(1'b0));
  FDRE \shift_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[1]_1 ),
        .Q(\shift_reg[1]_0 ),
        .R(1'b0));
  FDRE start_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_1),
        .Q(start_reg_0),
        .R(buf_rst));
  FDRE started_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_0),
        .Q(started),
        .R(buf_rst));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_ila_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_ila_align_32_59
   (started,
    start_reg_0,
    \data_d_reg[39]_0 ,
    \shift_reg[1]_0 ,
    \shift_reg[0]_0 ,
    done,
    done_reg_0,
    done_reg_1,
    E,
    done_reg_2,
    \data_ds_reg[31]_0 ,
    buf_rst,
    clk,
    Q,
    start_reg_1,
    \shift_reg[1]_1 ,
    \shift_reg[0]_1 ,
    cnt,
    D,
    \data_ds_reg[31]_1 );
  output started;
  output start_reg_0;
  output [7:0]\data_d_reg[39]_0 ;
  output \shift_reg[1]_0 ;
  output \shift_reg[0]_0 ;
  output done;
  output [0:0]done_reg_0;
  output done_reg_1;
  output [0:0]E;
  output [0:0]done_reg_2;
  output [31:0]\data_ds_reg[31]_0 ;
  input buf_rst;
  input clk;
  input [7:0]Q;
  input start_reg_1;
  input \shift_reg[1]_1 ;
  input \shift_reg[0]_1 ;
  input [1:0]cnt;
  input [23:0]D;
  input [7:0]\data_ds_reg[31]_1 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire buf_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__2_n_0 ;
  wire \cnt[1]_i_1__2_n_0 ;
  wire [1:0]cnt_0;
  wire [31:8]data_d;
  wire [7:0]\data_d_reg[39]_0 ;
  wire \data_ds[0]_i_1__6_n_0 ;
  wire \data_ds[10]_i_1__6_n_0 ;
  wire \data_ds[11]_i_1__6_n_0 ;
  wire \data_ds[12]_i_1__6_n_0 ;
  wire \data_ds[13]_i_1__6_n_0 ;
  wire \data_ds[14]_i_1__6_n_0 ;
  wire \data_ds[15]_i_1__6_n_0 ;
  wire \data_ds[16]_i_1__6_n_0 ;
  wire \data_ds[17]_i_1__6_n_0 ;
  wire \data_ds[18]_i_1__6_n_0 ;
  wire \data_ds[19]_i_1__6_n_0 ;
  wire \data_ds[1]_i_1__6_n_0 ;
  wire \data_ds[20]_i_1__6_n_0 ;
  wire \data_ds[21]_i_1__6_n_0 ;
  wire \data_ds[22]_i_1__6_n_0 ;
  wire \data_ds[23]_i_1__6_n_0 ;
  wire \data_ds[2]_i_1__6_n_0 ;
  wire \data_ds[31]_i_1__10_n_0 ;
  wire \data_ds[3]_i_1__6_n_0 ;
  wire \data_ds[4]_i_1__6_n_0 ;
  wire \data_ds[5]_i_1__6_n_0 ;
  wire \data_ds[6]_i_1__6_n_0 ;
  wire \data_ds[7]_i_1__6_n_0 ;
  wire \data_ds[8]_i_1__6_n_0 ;
  wire \data_ds[9]_i_1__6_n_0 ;
  wire [31:0]\data_ds_reg[31]_0 ;
  wire [7:0]\data_ds_reg[31]_1 ;
  wire done;
  wire done_i_1__2_n_0;
  wire [0:0]done_reg_0;
  wire done_reg_1;
  wire [0:0]done_reg_2;
  wire \shift_reg[0]_0 ;
  wire \shift_reg[0]_1 ;
  wire \shift_reg[1]_0 ;
  wire \shift_reg[1]_1 ;
  wire start_reg_0;
  wire start_reg_1;
  wire started;

  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \cfg_f[7]_i_2__2 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cfg_fchk[7]_i_1__2 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    cfg_hd_i_1__2
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    cfg_scr_i_1__2
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt[0]_i_1__2 
       (.I0(started),
        .I1(done),
        .I2(cnt_0[0]),
        .O(\cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    \cnt[1]_i_1__2 
       (.I0(cnt_0[0]),
        .I1(started),
        .I2(done),
        .I3(cnt_0[1]),
        .O(\cnt[1]_i_1__2_n_0 ));
  FDSE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__2_n_0 ),
        .Q(cnt_0[0]),
        .S(buf_rst));
  FDSE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__2_n_0 ),
        .Q(cnt_0[1]),
        .S(buf_rst));
  FDRE \data_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_d[10]),
        .R(1'b0));
  FDRE \data_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_d[11]),
        .R(1'b0));
  FDRE \data_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_d[12]),
        .R(1'b0));
  FDRE \data_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_d[13]),
        .R(1'b0));
  FDRE \data_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_d[14]),
        .R(1'b0));
  FDRE \data_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_d[15]),
        .R(1'b0));
  FDRE \data_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_d[16]),
        .R(1'b0));
  FDRE \data_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_d[17]),
        .R(1'b0));
  FDRE \data_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_d[18]),
        .R(1'b0));
  FDRE \data_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_d[19]),
        .R(1'b0));
  FDRE \data_d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_d[20]),
        .R(1'b0));
  FDRE \data_d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_d[21]),
        .R(1'b0));
  FDRE \data_d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_d[22]),
        .R(1'b0));
  FDRE \data_d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_d[23]),
        .R(1'b0));
  FDRE \data_d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_d[24]),
        .R(1'b0));
  FDRE \data_d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_d[25]),
        .R(1'b0));
  FDRE \data_d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_d[26]),
        .R(1'b0));
  FDRE \data_d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_d[27]),
        .R(1'b0));
  FDRE \data_d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_d[28]),
        .R(1'b0));
  FDRE \data_d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_d[29]),
        .R(1'b0));
  FDRE \data_d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_d[30]),
        .R(1'b0));
  FDRE \data_d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_d[31]),
        .R(1'b0));
  FDRE \data_d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\data_d_reg[39]_0 [0]),
        .R(1'b0));
  FDRE \data_d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\data_d_reg[39]_0 [1]),
        .R(1'b0));
  FDRE \data_d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\data_d_reg[39]_0 [2]),
        .R(1'b0));
  FDRE \data_d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\data_d_reg[39]_0 [3]),
        .R(1'b0));
  FDRE \data_d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\data_d_reg[39]_0 [4]),
        .R(1'b0));
  FDRE \data_d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\data_d_reg[39]_0 [5]),
        .R(1'b0));
  FDRE \data_d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\data_d_reg[39]_0 [6]),
        .R(1'b0));
  FDRE \data_d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\data_d_reg[39]_0 [7]),
        .R(1'b0));
  FDRE \data_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_d[8]),
        .R(1'b0));
  FDRE \data_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_d[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__6 
       (.I0(data_d[24]),
        .I1(\data_d_reg[39]_0 [0]),
        .I2(data_d[8]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[16]),
        .O(\data_ds[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__6 
       (.I0(\data_d_reg[39]_0 [2]),
        .I1(D[2]),
        .I2(data_d[18]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[26]),
        .O(\data_ds[10]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__6 
       (.I0(\data_d_reg[39]_0 [3]),
        .I1(D[3]),
        .I2(data_d[19]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[27]),
        .O(\data_ds[11]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__6 
       (.I0(\data_d_reg[39]_0 [4]),
        .I1(D[4]),
        .I2(data_d[20]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[28]),
        .O(\data_ds[12]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__6 
       (.I0(\data_d_reg[39]_0 [5]),
        .I1(D[5]),
        .I2(data_d[21]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[29]),
        .O(\data_ds[13]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__6 
       (.I0(\data_d_reg[39]_0 [6]),
        .I1(D[6]),
        .I2(data_d[22]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[30]),
        .O(\data_ds[14]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__6 
       (.I0(\data_d_reg[39]_0 [7]),
        .I1(D[7]),
        .I2(data_d[23]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[31]),
        .O(\data_ds[15]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__6 
       (.I0(D[0]),
        .I1(D[8]),
        .I2(data_d[24]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [0]),
        .O(\data_ds[16]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__6 
       (.I0(D[1]),
        .I1(D[9]),
        .I2(data_d[25]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [1]),
        .O(\data_ds[17]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__6 
       (.I0(D[2]),
        .I1(D[10]),
        .I2(data_d[26]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [2]),
        .O(\data_ds[18]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__6 
       (.I0(D[3]),
        .I1(D[11]),
        .I2(data_d[27]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [3]),
        .O(\data_ds[19]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__6 
       (.I0(data_d[25]),
        .I1(\data_d_reg[39]_0 [1]),
        .I2(data_d[9]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[17]),
        .O(\data_ds[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__6 
       (.I0(D[4]),
        .I1(D[12]),
        .I2(data_d[28]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [4]),
        .O(\data_ds[20]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__6 
       (.I0(D[5]),
        .I1(D[13]),
        .I2(data_d[29]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [5]),
        .O(\data_ds[21]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__6 
       (.I0(D[6]),
        .I1(D[14]),
        .I2(data_d[30]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [6]),
        .O(\data_ds[22]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__6 
       (.I0(D[7]),
        .I1(D[15]),
        .I2(data_d[31]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [7]),
        .O(\data_ds[23]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__6 
       (.I0(data_d[26]),
        .I1(\data_d_reg[39]_0 [2]),
        .I2(data_d[10]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[18]),
        .O(\data_ds[2]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_ds[31]_i_1__10 
       (.I0(start_reg_0),
        .I1(done),
        .O(\data_ds[31]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__6 
       (.I0(data_d[27]),
        .I1(\data_d_reg[39]_0 [3]),
        .I2(data_d[11]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[19]),
        .O(\data_ds[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__6 
       (.I0(data_d[28]),
        .I1(\data_d_reg[39]_0 [4]),
        .I2(data_d[12]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[20]),
        .O(\data_ds[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__6 
       (.I0(data_d[29]),
        .I1(\data_d_reg[39]_0 [5]),
        .I2(data_d[13]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[21]),
        .O(\data_ds[5]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__6 
       (.I0(data_d[30]),
        .I1(\data_d_reg[39]_0 [6]),
        .I2(data_d[14]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[22]),
        .O(\data_ds[6]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__6 
       (.I0(data_d[31]),
        .I1(\data_d_reg[39]_0 [7]),
        .I2(data_d[15]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[23]),
        .O(\data_ds[7]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__6 
       (.I0(\data_d_reg[39]_0 [0]),
        .I1(D[0]),
        .I2(data_d[16]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[24]),
        .O(\data_ds[8]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__6 
       (.I0(\data_d_reg[39]_0 [1]),
        .I1(D[1]),
        .I2(data_d[17]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[25]),
        .O(\data_ds[9]_i_1__6_n_0 ));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[0]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[10]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[11]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[12]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[13]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[14]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[15]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[16]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[17]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[18]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[19]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[1]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[20]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[21]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[22]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[23]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds_reg[31]_1 [0]),
        .Q(\data_ds_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds_reg[31]_1 [1]),
        .Q(\data_ds_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds_reg[31]_1 [2]),
        .Q(\data_ds_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds_reg[31]_1 [3]),
        .Q(\data_ds_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds_reg[31]_1 [4]),
        .Q(\data_ds_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds_reg[31]_1 [5]),
        .Q(\data_ds_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[2]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds_reg[31]_1 [6]),
        .Q(\data_ds_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds_reg[31]_1 [7]),
        .Q(\data_ds_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[3]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[4]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[5]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[6]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[7]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[8]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__10_n_0 ),
        .D(\data_ds[9]_i_1__6_n_0 ),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF1)) 
    done_i_1__2
       (.I0(cnt_0[1]),
        .I1(cnt_0[0]),
        .I2(done),
        .O(done_i_1__2_n_0));
  FDRE done_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_i_1__2_n_0),
        .Q(done),
        .R(buf_rst));
  FDRE \shift_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[0]_1 ),
        .Q(\shift_reg[0]_0 ),
        .R(1'b0));
  FDRE \shift_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[1]_1 ),
        .Q(\shift_reg[1]_0 ),
        .R(1'b0));
  FDRE start_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_1),
        .Q(start_reg_0),
        .R(buf_rst));
  FDRE started_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_0),
        .Q(started),
        .R(buf_rst));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_ila_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_ila_align_32_71
   (started,
    start_reg_0,
    \data_d_reg[39]_0 ,
    \shift_reg[1]_0 ,
    \shift_reg[0]_0 ,
    done,
    done_reg_0,
    done_reg_1,
    E,
    done_reg_2,
    \data_ds_reg[31]_0 ,
    buf_rst,
    clk,
    Q,
    start_reg_1,
    \shift_reg[1]_1 ,
    \shift_reg[0]_1 ,
    cnt,
    D,
    \data_ds_reg[31]_1 );
  output started;
  output start_reg_0;
  output [7:0]\data_d_reg[39]_0 ;
  output \shift_reg[1]_0 ;
  output \shift_reg[0]_0 ;
  output done;
  output [0:0]done_reg_0;
  output done_reg_1;
  output [0:0]E;
  output [0:0]done_reg_2;
  output [31:0]\data_ds_reg[31]_0 ;
  input buf_rst;
  input clk;
  input [7:0]Q;
  input start_reg_1;
  input \shift_reg[1]_1 ;
  input \shift_reg[0]_1 ;
  input [1:0]cnt;
  input [23:0]D;
  input [7:0]\data_ds_reg[31]_1 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire buf_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__1_n_0 ;
  wire \cnt[1]_i_1__1_n_0 ;
  wire [1:0]cnt_0;
  wire [31:8]data_d;
  wire [7:0]\data_d_reg[39]_0 ;
  wire \data_ds[0]_i_1__4_n_0 ;
  wire \data_ds[10]_i_1__4_n_0 ;
  wire \data_ds[11]_i_1__4_n_0 ;
  wire \data_ds[12]_i_1__4_n_0 ;
  wire \data_ds[13]_i_1__4_n_0 ;
  wire \data_ds[14]_i_1__4_n_0 ;
  wire \data_ds[15]_i_1__4_n_0 ;
  wire \data_ds[16]_i_1__4_n_0 ;
  wire \data_ds[17]_i_1__4_n_0 ;
  wire \data_ds[18]_i_1__4_n_0 ;
  wire \data_ds[19]_i_1__4_n_0 ;
  wire \data_ds[1]_i_1__4_n_0 ;
  wire \data_ds[20]_i_1__4_n_0 ;
  wire \data_ds[21]_i_1__4_n_0 ;
  wire \data_ds[22]_i_1__4_n_0 ;
  wire \data_ds[23]_i_1__4_n_0 ;
  wire \data_ds[2]_i_1__4_n_0 ;
  wire \data_ds[31]_i_1__9_n_0 ;
  wire \data_ds[3]_i_1__4_n_0 ;
  wire \data_ds[4]_i_1__4_n_0 ;
  wire \data_ds[5]_i_1__4_n_0 ;
  wire \data_ds[6]_i_1__4_n_0 ;
  wire \data_ds[7]_i_1__4_n_0 ;
  wire \data_ds[8]_i_1__4_n_0 ;
  wire \data_ds[9]_i_1__4_n_0 ;
  wire [31:0]\data_ds_reg[31]_0 ;
  wire [7:0]\data_ds_reg[31]_1 ;
  wire done;
  wire done_i_1__1_n_0;
  wire [0:0]done_reg_0;
  wire done_reg_1;
  wire [0:0]done_reg_2;
  wire \shift_reg[0]_0 ;
  wire \shift_reg[0]_1 ;
  wire \shift_reg[1]_0 ;
  wire \shift_reg[1]_1 ;
  wire start_reg_0;
  wire start_reg_1;
  wire started;

  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \cfg_f[7]_i_2__1 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cfg_fchk[7]_i_1__1 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    cfg_hd_i_1__1
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    cfg_scr_i_1__1
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt[0]_i_1__1 
       (.I0(started),
        .I1(done),
        .I2(cnt_0[0]),
        .O(\cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    \cnt[1]_i_1__1 
       (.I0(cnt_0[0]),
        .I1(started),
        .I2(done),
        .I3(cnt_0[1]),
        .O(\cnt[1]_i_1__1_n_0 ));
  FDSE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__1_n_0 ),
        .Q(cnt_0[0]),
        .S(buf_rst));
  FDSE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__1_n_0 ),
        .Q(cnt_0[1]),
        .S(buf_rst));
  FDRE \data_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_d[10]),
        .R(1'b0));
  FDRE \data_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_d[11]),
        .R(1'b0));
  FDRE \data_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_d[12]),
        .R(1'b0));
  FDRE \data_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_d[13]),
        .R(1'b0));
  FDRE \data_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_d[14]),
        .R(1'b0));
  FDRE \data_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_d[15]),
        .R(1'b0));
  FDRE \data_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_d[16]),
        .R(1'b0));
  FDRE \data_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_d[17]),
        .R(1'b0));
  FDRE \data_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_d[18]),
        .R(1'b0));
  FDRE \data_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_d[19]),
        .R(1'b0));
  FDRE \data_d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_d[20]),
        .R(1'b0));
  FDRE \data_d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_d[21]),
        .R(1'b0));
  FDRE \data_d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_d[22]),
        .R(1'b0));
  FDRE \data_d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_d[23]),
        .R(1'b0));
  FDRE \data_d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_d[24]),
        .R(1'b0));
  FDRE \data_d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_d[25]),
        .R(1'b0));
  FDRE \data_d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_d[26]),
        .R(1'b0));
  FDRE \data_d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_d[27]),
        .R(1'b0));
  FDRE \data_d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_d[28]),
        .R(1'b0));
  FDRE \data_d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_d[29]),
        .R(1'b0));
  FDRE \data_d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_d[30]),
        .R(1'b0));
  FDRE \data_d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_d[31]),
        .R(1'b0));
  FDRE \data_d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\data_d_reg[39]_0 [0]),
        .R(1'b0));
  FDRE \data_d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\data_d_reg[39]_0 [1]),
        .R(1'b0));
  FDRE \data_d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\data_d_reg[39]_0 [2]),
        .R(1'b0));
  FDRE \data_d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\data_d_reg[39]_0 [3]),
        .R(1'b0));
  FDRE \data_d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\data_d_reg[39]_0 [4]),
        .R(1'b0));
  FDRE \data_d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\data_d_reg[39]_0 [5]),
        .R(1'b0));
  FDRE \data_d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\data_d_reg[39]_0 [6]),
        .R(1'b0));
  FDRE \data_d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\data_d_reg[39]_0 [7]),
        .R(1'b0));
  FDRE \data_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_d[8]),
        .R(1'b0));
  FDRE \data_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_d[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__4 
       (.I0(data_d[24]),
        .I1(\data_d_reg[39]_0 [0]),
        .I2(data_d[8]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[16]),
        .O(\data_ds[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__4 
       (.I0(\data_d_reg[39]_0 [2]),
        .I1(D[2]),
        .I2(data_d[18]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[26]),
        .O(\data_ds[10]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__4 
       (.I0(\data_d_reg[39]_0 [3]),
        .I1(D[3]),
        .I2(data_d[19]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[27]),
        .O(\data_ds[11]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__4 
       (.I0(\data_d_reg[39]_0 [4]),
        .I1(D[4]),
        .I2(data_d[20]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[28]),
        .O(\data_ds[12]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__4 
       (.I0(\data_d_reg[39]_0 [5]),
        .I1(D[5]),
        .I2(data_d[21]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[29]),
        .O(\data_ds[13]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__4 
       (.I0(\data_d_reg[39]_0 [6]),
        .I1(D[6]),
        .I2(data_d[22]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[30]),
        .O(\data_ds[14]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__4 
       (.I0(\data_d_reg[39]_0 [7]),
        .I1(D[7]),
        .I2(data_d[23]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[31]),
        .O(\data_ds[15]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__4 
       (.I0(D[0]),
        .I1(D[8]),
        .I2(data_d[24]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [0]),
        .O(\data_ds[16]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__4 
       (.I0(D[1]),
        .I1(D[9]),
        .I2(data_d[25]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [1]),
        .O(\data_ds[17]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__4 
       (.I0(D[2]),
        .I1(D[10]),
        .I2(data_d[26]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [2]),
        .O(\data_ds[18]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__4 
       (.I0(D[3]),
        .I1(D[11]),
        .I2(data_d[27]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [3]),
        .O(\data_ds[19]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__4 
       (.I0(data_d[25]),
        .I1(\data_d_reg[39]_0 [1]),
        .I2(data_d[9]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[17]),
        .O(\data_ds[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__4 
       (.I0(D[4]),
        .I1(D[12]),
        .I2(data_d[28]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [4]),
        .O(\data_ds[20]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__4 
       (.I0(D[5]),
        .I1(D[13]),
        .I2(data_d[29]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [5]),
        .O(\data_ds[21]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__4 
       (.I0(D[6]),
        .I1(D[14]),
        .I2(data_d[30]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [6]),
        .O(\data_ds[22]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__4 
       (.I0(D[7]),
        .I1(D[15]),
        .I2(data_d[31]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [7]),
        .O(\data_ds[23]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__4 
       (.I0(data_d[26]),
        .I1(\data_d_reg[39]_0 [2]),
        .I2(data_d[10]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[18]),
        .O(\data_ds[2]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_ds[31]_i_1__9 
       (.I0(start_reg_0),
        .I1(done),
        .O(\data_ds[31]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__4 
       (.I0(data_d[27]),
        .I1(\data_d_reg[39]_0 [3]),
        .I2(data_d[11]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[19]),
        .O(\data_ds[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__4 
       (.I0(data_d[28]),
        .I1(\data_d_reg[39]_0 [4]),
        .I2(data_d[12]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[20]),
        .O(\data_ds[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__4 
       (.I0(data_d[29]),
        .I1(\data_d_reg[39]_0 [5]),
        .I2(data_d[13]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[21]),
        .O(\data_ds[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__4 
       (.I0(data_d[30]),
        .I1(\data_d_reg[39]_0 [6]),
        .I2(data_d[14]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[22]),
        .O(\data_ds[6]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__4 
       (.I0(data_d[31]),
        .I1(\data_d_reg[39]_0 [7]),
        .I2(data_d[15]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[23]),
        .O(\data_ds[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__4 
       (.I0(\data_d_reg[39]_0 [0]),
        .I1(D[0]),
        .I2(data_d[16]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[24]),
        .O(\data_ds[8]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__4 
       (.I0(\data_d_reg[39]_0 [1]),
        .I1(D[1]),
        .I2(data_d[17]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[25]),
        .O(\data_ds[9]_i_1__4_n_0 ));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[0]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[10]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[11]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[12]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[13]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[14]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[15]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[16]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[17]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[18]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[19]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[1]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[20]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[21]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[22]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[23]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds_reg[31]_1 [0]),
        .Q(\data_ds_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds_reg[31]_1 [1]),
        .Q(\data_ds_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds_reg[31]_1 [2]),
        .Q(\data_ds_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds_reg[31]_1 [3]),
        .Q(\data_ds_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds_reg[31]_1 [4]),
        .Q(\data_ds_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds_reg[31]_1 [5]),
        .Q(\data_ds_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[2]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds_reg[31]_1 [6]),
        .Q(\data_ds_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds_reg[31]_1 [7]),
        .Q(\data_ds_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[3]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[4]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[5]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[6]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[7]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[8]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__9_n_0 ),
        .D(\data_ds[9]_i_1__4_n_0 ),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF1)) 
    done_i_1__1
       (.I0(cnt_0[1]),
        .I1(cnt_0[0]),
        .I2(done),
        .O(done_i_1__1_n_0));
  FDRE done_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_i_1__1_n_0),
        .Q(done),
        .R(buf_rst));
  FDRE \shift_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[0]_1 ),
        .Q(\shift_reg[0]_0 ),
        .R(1'b0));
  FDRE \shift_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[1]_1 ),
        .Q(\shift_reg[1]_0 ),
        .R(1'b0));
  FDRE start_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_1),
        .Q(start_reg_0),
        .R(buf_rst));
  FDRE started_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_0),
        .Q(started),
        .R(buf_rst));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_ila_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_ila_align_32_83
   (started,
    start_reg_0,
    \data_d_reg[39]_0 ,
    \shift_reg[1]_0 ,
    \shift_reg[0]_0 ,
    done,
    done_reg_0,
    done_reg_1,
    E,
    done_reg_2,
    \data_ds_reg[31]_0 ,
    buf_rst,
    clk,
    Q,
    start_reg_1,
    \shift_reg[1]_1 ,
    \shift_reg[0]_1 ,
    cnt,
    D,
    \data_ds_reg[31]_1 );
  output started;
  output start_reg_0;
  output [7:0]\data_d_reg[39]_0 ;
  output \shift_reg[1]_0 ;
  output \shift_reg[0]_0 ;
  output done;
  output [0:0]done_reg_0;
  output done_reg_1;
  output [0:0]E;
  output [0:0]done_reg_2;
  output [31:0]\data_ds_reg[31]_0 ;
  input buf_rst;
  input clk;
  input [7:0]Q;
  input start_reg_1;
  input \shift_reg[1]_1 ;
  input \shift_reg[0]_1 ;
  input [1:0]cnt;
  input [23:0]D;
  input [7:0]\data_ds_reg[31]_1 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire buf_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1__0_n_0 ;
  wire \cnt[1]_i_1__0_n_0 ;
  wire [1:0]cnt_0;
  wire [31:8]data_d;
  wire [7:0]\data_d_reg[39]_0 ;
  wire \data_ds[0]_i_1__2_n_0 ;
  wire \data_ds[10]_i_1__2_n_0 ;
  wire \data_ds[11]_i_1__2_n_0 ;
  wire \data_ds[12]_i_1__2_n_0 ;
  wire \data_ds[13]_i_1__2_n_0 ;
  wire \data_ds[14]_i_1__2_n_0 ;
  wire \data_ds[15]_i_1__2_n_0 ;
  wire \data_ds[16]_i_1__2_n_0 ;
  wire \data_ds[17]_i_1__2_n_0 ;
  wire \data_ds[18]_i_1__2_n_0 ;
  wire \data_ds[19]_i_1__2_n_0 ;
  wire \data_ds[1]_i_1__2_n_0 ;
  wire \data_ds[20]_i_1__2_n_0 ;
  wire \data_ds[21]_i_1__2_n_0 ;
  wire \data_ds[22]_i_1__2_n_0 ;
  wire \data_ds[23]_i_1__2_n_0 ;
  wire \data_ds[2]_i_1__2_n_0 ;
  wire \data_ds[31]_i_1__8_n_0 ;
  wire \data_ds[3]_i_1__2_n_0 ;
  wire \data_ds[4]_i_1__2_n_0 ;
  wire \data_ds[5]_i_1__2_n_0 ;
  wire \data_ds[6]_i_1__2_n_0 ;
  wire \data_ds[7]_i_1__2_n_0 ;
  wire \data_ds[8]_i_1__2_n_0 ;
  wire \data_ds[9]_i_1__2_n_0 ;
  wire [31:0]\data_ds_reg[31]_0 ;
  wire [7:0]\data_ds_reg[31]_1 ;
  wire done;
  wire done_i_1__0_n_0;
  wire [0:0]done_reg_0;
  wire done_reg_1;
  wire [0:0]done_reg_2;
  wire \shift_reg[0]_0 ;
  wire \shift_reg[0]_1 ;
  wire \shift_reg[1]_0 ;
  wire \shift_reg[1]_1 ;
  wire start_reg_0;
  wire start_reg_1;
  wire started;

  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \cfg_f[7]_i_2__0 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cfg_fchk[7]_i_1__0 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    cfg_hd_i_1__0
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    cfg_scr_i_1__0
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt[0]_i_1__0 
       (.I0(started),
        .I1(done),
        .I2(cnt_0[0]),
        .O(\cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    \cnt[1]_i_1__0 
       (.I0(cnt_0[0]),
        .I1(started),
        .I2(done),
        .I3(cnt_0[1]),
        .O(\cnt[1]_i_1__0_n_0 ));
  FDSE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1__0_n_0 ),
        .Q(cnt_0[0]),
        .S(buf_rst));
  FDSE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__0_n_0 ),
        .Q(cnt_0[1]),
        .S(buf_rst));
  FDRE \data_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_d[10]),
        .R(1'b0));
  FDRE \data_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_d[11]),
        .R(1'b0));
  FDRE \data_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_d[12]),
        .R(1'b0));
  FDRE \data_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_d[13]),
        .R(1'b0));
  FDRE \data_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_d[14]),
        .R(1'b0));
  FDRE \data_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_d[15]),
        .R(1'b0));
  FDRE \data_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_d[16]),
        .R(1'b0));
  FDRE \data_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_d[17]),
        .R(1'b0));
  FDRE \data_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_d[18]),
        .R(1'b0));
  FDRE \data_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_d[19]),
        .R(1'b0));
  FDRE \data_d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_d[20]),
        .R(1'b0));
  FDRE \data_d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_d[21]),
        .R(1'b0));
  FDRE \data_d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_d[22]),
        .R(1'b0));
  FDRE \data_d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_d[23]),
        .R(1'b0));
  FDRE \data_d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_d[24]),
        .R(1'b0));
  FDRE \data_d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_d[25]),
        .R(1'b0));
  FDRE \data_d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_d[26]),
        .R(1'b0));
  FDRE \data_d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_d[27]),
        .R(1'b0));
  FDRE \data_d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_d[28]),
        .R(1'b0));
  FDRE \data_d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_d[29]),
        .R(1'b0));
  FDRE \data_d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_d[30]),
        .R(1'b0));
  FDRE \data_d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_d[31]),
        .R(1'b0));
  FDRE \data_d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\data_d_reg[39]_0 [0]),
        .R(1'b0));
  FDRE \data_d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\data_d_reg[39]_0 [1]),
        .R(1'b0));
  FDRE \data_d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\data_d_reg[39]_0 [2]),
        .R(1'b0));
  FDRE \data_d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\data_d_reg[39]_0 [3]),
        .R(1'b0));
  FDRE \data_d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\data_d_reg[39]_0 [4]),
        .R(1'b0));
  FDRE \data_d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\data_d_reg[39]_0 [5]),
        .R(1'b0));
  FDRE \data_d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\data_d_reg[39]_0 [6]),
        .R(1'b0));
  FDRE \data_d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\data_d_reg[39]_0 [7]),
        .R(1'b0));
  FDRE \data_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_d[8]),
        .R(1'b0));
  FDRE \data_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_d[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__2 
       (.I0(data_d[24]),
        .I1(\data_d_reg[39]_0 [0]),
        .I2(data_d[8]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[16]),
        .O(\data_ds[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__2 
       (.I0(\data_d_reg[39]_0 [2]),
        .I1(D[2]),
        .I2(data_d[18]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[26]),
        .O(\data_ds[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__2 
       (.I0(\data_d_reg[39]_0 [3]),
        .I1(D[3]),
        .I2(data_d[19]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[27]),
        .O(\data_ds[11]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__2 
       (.I0(\data_d_reg[39]_0 [4]),
        .I1(D[4]),
        .I2(data_d[20]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[28]),
        .O(\data_ds[12]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__2 
       (.I0(\data_d_reg[39]_0 [5]),
        .I1(D[5]),
        .I2(data_d[21]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[29]),
        .O(\data_ds[13]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__2 
       (.I0(\data_d_reg[39]_0 [6]),
        .I1(D[6]),
        .I2(data_d[22]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[30]),
        .O(\data_ds[14]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__2 
       (.I0(\data_d_reg[39]_0 [7]),
        .I1(D[7]),
        .I2(data_d[23]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[31]),
        .O(\data_ds[15]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__2 
       (.I0(D[0]),
        .I1(D[8]),
        .I2(data_d[24]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [0]),
        .O(\data_ds[16]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__2 
       (.I0(D[1]),
        .I1(D[9]),
        .I2(data_d[25]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [1]),
        .O(\data_ds[17]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__2 
       (.I0(D[2]),
        .I1(D[10]),
        .I2(data_d[26]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [2]),
        .O(\data_ds[18]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__2 
       (.I0(D[3]),
        .I1(D[11]),
        .I2(data_d[27]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [3]),
        .O(\data_ds[19]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__2 
       (.I0(data_d[25]),
        .I1(\data_d_reg[39]_0 [1]),
        .I2(data_d[9]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[17]),
        .O(\data_ds[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__2 
       (.I0(D[4]),
        .I1(D[12]),
        .I2(data_d[28]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [4]),
        .O(\data_ds[20]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__2 
       (.I0(D[5]),
        .I1(D[13]),
        .I2(data_d[29]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [5]),
        .O(\data_ds[21]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__2 
       (.I0(D[6]),
        .I1(D[14]),
        .I2(data_d[30]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [6]),
        .O(\data_ds[22]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__2 
       (.I0(D[7]),
        .I1(D[15]),
        .I2(data_d[31]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [7]),
        .O(\data_ds[23]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__2 
       (.I0(data_d[26]),
        .I1(\data_d_reg[39]_0 [2]),
        .I2(data_d[10]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[18]),
        .O(\data_ds[2]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_ds[31]_i_1__8 
       (.I0(start_reg_0),
        .I1(done),
        .O(\data_ds[31]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__2 
       (.I0(data_d[27]),
        .I1(\data_d_reg[39]_0 [3]),
        .I2(data_d[11]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[19]),
        .O(\data_ds[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__2 
       (.I0(data_d[28]),
        .I1(\data_d_reg[39]_0 [4]),
        .I2(data_d[12]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[20]),
        .O(\data_ds[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__2 
       (.I0(data_d[29]),
        .I1(\data_d_reg[39]_0 [5]),
        .I2(data_d[13]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[21]),
        .O(\data_ds[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__2 
       (.I0(data_d[30]),
        .I1(\data_d_reg[39]_0 [6]),
        .I2(data_d[14]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[22]),
        .O(\data_ds[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__2 
       (.I0(data_d[31]),
        .I1(\data_d_reg[39]_0 [7]),
        .I2(data_d[15]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[23]),
        .O(\data_ds[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__2 
       (.I0(\data_d_reg[39]_0 [0]),
        .I1(D[0]),
        .I2(data_d[16]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[24]),
        .O(\data_ds[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__2 
       (.I0(\data_d_reg[39]_0 [1]),
        .I1(D[1]),
        .I2(data_d[17]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[25]),
        .O(\data_ds[9]_i_1__2_n_0 ));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[0]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[10]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[11]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[12]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[13]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[14]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[15]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[16]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[17]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[18]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[19]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[1]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[20]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[21]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[22]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[23]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds_reg[31]_1 [0]),
        .Q(\data_ds_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds_reg[31]_1 [1]),
        .Q(\data_ds_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds_reg[31]_1 [2]),
        .Q(\data_ds_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds_reg[31]_1 [3]),
        .Q(\data_ds_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds_reg[31]_1 [4]),
        .Q(\data_ds_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds_reg[31]_1 [5]),
        .Q(\data_ds_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[2]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds_reg[31]_1 [6]),
        .Q(\data_ds_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds_reg[31]_1 [7]),
        .Q(\data_ds_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[3]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[4]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[5]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[6]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[7]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[8]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__8_n_0 ),
        .D(\data_ds[9]_i_1__2_n_0 ),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF1)) 
    done_i_1__0
       (.I0(cnt_0[1]),
        .I1(cnt_0[0]),
        .I2(done),
        .O(done_i_1__0_n_0));
  FDRE done_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_i_1__0_n_0),
        .Q(done),
        .R(buf_rst));
  FDRE \shift_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[0]_1 ),
        .Q(\shift_reg[0]_0 ),
        .R(1'b0));
  FDRE \shift_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[1]_1 ),
        .Q(\shift_reg[1]_0 ),
        .R(1'b0));
  FDRE start_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_1),
        .Q(start_reg_0),
        .R(buf_rst));
  FDRE started_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_0),
        .Q(started),
        .R(buf_rst));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_ila_align_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_ila_align_32_95
   (started,
    start_reg_0,
    \data_d_reg[39]_0 ,
    \shift_reg[1]_0 ,
    \shift_reg[0]_0 ,
    done,
    done_reg_0,
    done_reg_1,
    E,
    done_reg_2,
    \data_ds_reg[31]_0 ,
    buf_rst,
    clk,
    Q,
    start_reg_1,
    \shift_reg[1]_1 ,
    \shift_reg[0]_1 ,
    cnt,
    D,
    \data_ds_reg[31]_1 );
  output started;
  output start_reg_0;
  output [7:0]\data_d_reg[39]_0 ;
  output \shift_reg[1]_0 ;
  output \shift_reg[0]_0 ;
  output done;
  output [0:0]done_reg_0;
  output done_reg_1;
  output [0:0]E;
  output [0:0]done_reg_2;
  output [31:0]\data_ds_reg[31]_0 ;
  input buf_rst;
  input clk;
  input [7:0]Q;
  input start_reg_1;
  input \shift_reg[1]_1 ;
  input \shift_reg[0]_1 ;
  input [1:0]cnt;
  input [23:0]D;
  input [7:0]\data_ds_reg[31]_1 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire buf_rst;
  wire clk;
  wire [1:0]cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire [1:0]cnt_0;
  wire [31:8]data_d;
  wire [7:0]\data_d_reg[39]_0 ;
  wire \data_ds[0]_i_1__0_n_0 ;
  wire \data_ds[10]_i_1__0_n_0 ;
  wire \data_ds[11]_i_1__0_n_0 ;
  wire \data_ds[12]_i_1__0_n_0 ;
  wire \data_ds[13]_i_1__0_n_0 ;
  wire \data_ds[14]_i_1__0_n_0 ;
  wire \data_ds[15]_i_1__0_n_0 ;
  wire \data_ds[16]_i_1__0_n_0 ;
  wire \data_ds[17]_i_1__0_n_0 ;
  wire \data_ds[18]_i_1__0_n_0 ;
  wire \data_ds[19]_i_1__0_n_0 ;
  wire \data_ds[1]_i_1__0_n_0 ;
  wire \data_ds[20]_i_1__0_n_0 ;
  wire \data_ds[21]_i_1__0_n_0 ;
  wire \data_ds[22]_i_1__0_n_0 ;
  wire \data_ds[23]_i_1__0_n_0 ;
  wire \data_ds[2]_i_1__0_n_0 ;
  wire \data_ds[31]_i_1__7_n_0 ;
  wire \data_ds[3]_i_1__0_n_0 ;
  wire \data_ds[4]_i_1__0_n_0 ;
  wire \data_ds[5]_i_1__0_n_0 ;
  wire \data_ds[6]_i_1__0_n_0 ;
  wire \data_ds[7]_i_1__0_n_0 ;
  wire \data_ds[8]_i_1__0_n_0 ;
  wire \data_ds[9]_i_1__0_n_0 ;
  wire [31:0]\data_ds_reg[31]_0 ;
  wire [7:0]\data_ds_reg[31]_1 ;
  wire done;
  wire done_i_1_n_0;
  wire [0:0]done_reg_0;
  wire done_reg_1;
  wire [0:0]done_reg_2;
  wire \shift_reg[0]_0 ;
  wire \shift_reg[0]_1 ;
  wire \shift_reg[1]_0 ;
  wire \shift_reg[1]_1 ;
  wire start_reg_0;
  wire start_reg_1;
  wire started;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \cfg_f[7]_i_2 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cfg_fchk[7]_i_1 
       (.I0(done),
        .I1(started),
        .I2(cnt[1]),
        .I3(cnt[0]),
        .O(done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    cfg_hd_i_1
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    cfg_scr_i_1
       (.I0(done),
        .I1(started),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .O(done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt[0]_i_1 
       (.I0(started),
        .I1(done),
        .I2(cnt_0[0]),
        .O(\cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFB04)) 
    \cnt[1]_i_1 
       (.I0(cnt_0[0]),
        .I1(started),
        .I2(done),
        .I3(cnt_0[1]),
        .O(\cnt[1]_i_1_n_0 ));
  FDSE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(cnt_0[0]),
        .S(buf_rst));
  FDSE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(cnt_0[1]),
        .S(buf_rst));
  FDRE \data_d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_d[10]),
        .R(1'b0));
  FDRE \data_d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_d[11]),
        .R(1'b0));
  FDRE \data_d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_d[12]),
        .R(1'b0));
  FDRE \data_d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_d[13]),
        .R(1'b0));
  FDRE \data_d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_d[14]),
        .R(1'b0));
  FDRE \data_d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_d[15]),
        .R(1'b0));
  FDRE \data_d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_d[16]),
        .R(1'b0));
  FDRE \data_d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_d[17]),
        .R(1'b0));
  FDRE \data_d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_d[18]),
        .R(1'b0));
  FDRE \data_d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_d[19]),
        .R(1'b0));
  FDRE \data_d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_d[20]),
        .R(1'b0));
  FDRE \data_d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_d[21]),
        .R(1'b0));
  FDRE \data_d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_d[22]),
        .R(1'b0));
  FDRE \data_d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_d[23]),
        .R(1'b0));
  FDRE \data_d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_d[24]),
        .R(1'b0));
  FDRE \data_d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_d[25]),
        .R(1'b0));
  FDRE \data_d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_d[26]),
        .R(1'b0));
  FDRE \data_d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_d[27]),
        .R(1'b0));
  FDRE \data_d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_d[28]),
        .R(1'b0));
  FDRE \data_d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_d[29]),
        .R(1'b0));
  FDRE \data_d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_d[30]),
        .R(1'b0));
  FDRE \data_d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_d[31]),
        .R(1'b0));
  FDRE \data_d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\data_d_reg[39]_0 [0]),
        .R(1'b0));
  FDRE \data_d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\data_d_reg[39]_0 [1]),
        .R(1'b0));
  FDRE \data_d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\data_d_reg[39]_0 [2]),
        .R(1'b0));
  FDRE \data_d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\data_d_reg[39]_0 [3]),
        .R(1'b0));
  FDRE \data_d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\data_d_reg[39]_0 [4]),
        .R(1'b0));
  FDRE \data_d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\data_d_reg[39]_0 [5]),
        .R(1'b0));
  FDRE \data_d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\data_d_reg[39]_0 [6]),
        .R(1'b0));
  FDRE \data_d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\data_d_reg[39]_0 [7]),
        .R(1'b0));
  FDRE \data_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_d[8]),
        .R(1'b0));
  FDRE \data_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_d[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[0]_i_1__0 
       (.I0(data_d[24]),
        .I1(\data_d_reg[39]_0 [0]),
        .I2(data_d[8]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[16]),
        .O(\data_ds[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[10]_i_1__0 
       (.I0(\data_d_reg[39]_0 [2]),
        .I1(D[2]),
        .I2(data_d[18]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[26]),
        .O(\data_ds[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[11]_i_1__0 
       (.I0(\data_d_reg[39]_0 [3]),
        .I1(D[3]),
        .I2(data_d[19]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[27]),
        .O(\data_ds[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[12]_i_1__0 
       (.I0(\data_d_reg[39]_0 [4]),
        .I1(D[4]),
        .I2(data_d[20]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[28]),
        .O(\data_ds[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[13]_i_1__0 
       (.I0(\data_d_reg[39]_0 [5]),
        .I1(D[5]),
        .I2(data_d[21]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[29]),
        .O(\data_ds[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[14]_i_1__0 
       (.I0(\data_d_reg[39]_0 [6]),
        .I1(D[6]),
        .I2(data_d[22]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[30]),
        .O(\data_ds[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[15]_i_1__0 
       (.I0(\data_d_reg[39]_0 [7]),
        .I1(D[7]),
        .I2(data_d[23]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[31]),
        .O(\data_ds[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[16]_i_1__0 
       (.I0(D[0]),
        .I1(D[8]),
        .I2(data_d[24]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [0]),
        .O(\data_ds[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[17]_i_1__0 
       (.I0(D[1]),
        .I1(D[9]),
        .I2(data_d[25]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [1]),
        .O(\data_ds[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[18]_i_1__0 
       (.I0(D[2]),
        .I1(D[10]),
        .I2(data_d[26]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [2]),
        .O(\data_ds[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[19]_i_1__0 
       (.I0(D[3]),
        .I1(D[11]),
        .I2(data_d[27]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [3]),
        .O(\data_ds[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[1]_i_1__0 
       (.I0(data_d[25]),
        .I1(\data_d_reg[39]_0 [1]),
        .I2(data_d[9]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[17]),
        .O(\data_ds[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[20]_i_1__0 
       (.I0(D[4]),
        .I1(D[12]),
        .I2(data_d[28]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [4]),
        .O(\data_ds[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[21]_i_1__0 
       (.I0(D[5]),
        .I1(D[13]),
        .I2(data_d[29]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [5]),
        .O(\data_ds[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[22]_i_1__0 
       (.I0(D[6]),
        .I1(D[14]),
        .I2(data_d[30]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [6]),
        .O(\data_ds[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[23]_i_1__0 
       (.I0(D[7]),
        .I1(D[15]),
        .I2(data_d[31]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(\data_d_reg[39]_0 [7]),
        .O(\data_ds[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[2]_i_1__0 
       (.I0(data_d[26]),
        .I1(\data_d_reg[39]_0 [2]),
        .I2(data_d[10]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[18]),
        .O(\data_ds[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_ds[31]_i_1__7 
       (.I0(start_reg_0),
        .I1(done),
        .O(\data_ds[31]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[3]_i_1__0 
       (.I0(data_d[27]),
        .I1(\data_d_reg[39]_0 [3]),
        .I2(data_d[11]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[19]),
        .O(\data_ds[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[4]_i_1__0 
       (.I0(data_d[28]),
        .I1(\data_d_reg[39]_0 [4]),
        .I2(data_d[12]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[20]),
        .O(\data_ds[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[5]_i_1__0 
       (.I0(data_d[29]),
        .I1(\data_d_reg[39]_0 [5]),
        .I2(data_d[13]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[21]),
        .O(\data_ds[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[6]_i_1__0 
       (.I0(data_d[30]),
        .I1(\data_d_reg[39]_0 [6]),
        .I2(data_d[14]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[22]),
        .O(\data_ds[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[7]_i_1__0 
       (.I0(data_d[31]),
        .I1(\data_d_reg[39]_0 [7]),
        .I2(data_d[15]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[23]),
        .O(\data_ds[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[8]_i_1__0 
       (.I0(\data_d_reg[39]_0 [0]),
        .I1(D[0]),
        .I2(data_d[16]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[24]),
        .O(\data_ds[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \data_ds[9]_i_1__0 
       (.I0(\data_d_reg[39]_0 [1]),
        .I1(D[1]),
        .I2(data_d[17]),
        .I3(\shift_reg[0]_0 ),
        .I4(\shift_reg[1]_0 ),
        .I5(data_d[25]),
        .O(\data_ds[9]_i_1__0_n_0 ));
  FDRE \data_ds_reg[0] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[0]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_ds_reg[10] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[10]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_ds_reg[11] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[11]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_ds_reg[12] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[12]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_ds_reg[13] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[13]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_ds_reg[14] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[14]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_ds_reg[15] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[15]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_ds_reg[16] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[16]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_ds_reg[17] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[17]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_ds_reg[18] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[18]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_ds_reg[19] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[19]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_ds_reg[1] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[1]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_ds_reg[20] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[20]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_ds_reg[21] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[21]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_ds_reg[22] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[22]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_ds_reg[23] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[23]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_ds_reg[24] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds_reg[31]_1 [0]),
        .Q(\data_ds_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_ds_reg[25] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds_reg[31]_1 [1]),
        .Q(\data_ds_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_ds_reg[26] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds_reg[31]_1 [2]),
        .Q(\data_ds_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_ds_reg[27] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds_reg[31]_1 [3]),
        .Q(\data_ds_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_ds_reg[28] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds_reg[31]_1 [4]),
        .Q(\data_ds_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_ds_reg[29] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds_reg[31]_1 [5]),
        .Q(\data_ds_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_ds_reg[2] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[2]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_ds_reg[30] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds_reg[31]_1 [6]),
        .Q(\data_ds_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_ds_reg[31] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds_reg[31]_1 [7]),
        .Q(\data_ds_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_ds_reg[3] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[3]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_ds_reg[4] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[4]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_ds_reg[5] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[5]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_ds_reg[6] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[6]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_ds_reg[7] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[7]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_ds_reg[8] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[8]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_ds_reg[9] 
       (.C(clk),
        .CE(\data_ds[31]_i_1__7_n_0 ),
        .D(\data_ds[9]_i_1__0_n_0 ),
        .Q(\data_ds_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF1)) 
    done_i_1
       (.I0(cnt_0[1]),
        .I1(cnt_0[0]),
        .I2(done),
        .O(done_i_1_n_0));
  FDRE done_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_i_1_n_0),
        .Q(done),
        .R(buf_rst));
  FDRE \shift_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[0]_1 ),
        .Q(\shift_reg[0]_0 ),
        .R(1'b0));
  FDRE \shift_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_reg[1]_1 ),
        .Q(\shift_reg[1]_0 ),
        .R(1'b0));
  FDRE start_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_1),
        .Q(start_reg_0),
        .R(buf_rst));
  FDRE started_reg
       (.C(clk),
        .CE(1'b1),
        .D(start_reg_0),
        .Q(started),
        .R(buf_rst));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_lane_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_lane_32
   (lane_k4,
    p_306_out,
    \lane_offs_val[0]_0 ,
    start_reg,
    init0,
    init3,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[0] ,
    test_ila_count,
    test_mf_count,
    init1,
    alig_deb_ila,
    lane_err_rep,
    first_val,
    rxdataout,
    Q,
    frame_error,
    \is_q_ds_reg[3] ,
    \rx_cfg_octets_per_frame_reg[6] ,
    started_ila0,
    lane_sta,
    \fil_lvl_reg[7] ,
    \data_d1_reg[15]_0 ,
    \char_d1_reg[0]_0 ,
    \data_d1_reg[31]_0 ,
    \char_d1_reg[2]_0 ,
    ila_error0,
    D,
    opmf__0_carry,
    \rx_cfg_octets_per_frame_reg[4] ,
    \rx_cfg_octets_per_frame_reg[2] ,
    \deb_stat_reg[3]_0 ,
    \rx_cfg_lanes_in_use_reg[0]_0 ,
    sta_ds_reg,
    \offs_out_reg[1] ,
    lane_alig_resync,
    p_279_out,
    lane_buf_ovr,
    init2,
    SR,
    clk,
    \scram_r_reg[0] ,
    k285_test_reg,
    octets_per_frame,
    O,
    \emcnt_reg[3] ,
    buf_rst_reg_0,
    started_ila_reg,
    start_reg_0,
    first_val_reg,
    ila_error_reg,
    \emcnt_reg[9] ,
    read,
    \emcnt_reg[6] ,
    \rx_tdata[23] ,
    \rx_tdata[23]_0 ,
    \rx_frame_error[2] ,
    support_lane_sync,
    rst,
    active_lanes,
    test_modes,
    rxstatus2_read,
    \emcnt_reg[7] ,
    \eof_int_reg[3] ,
    \efcnt_reg[0] ,
    \efcnt_reg[1] ,
    rxnotintable,
    rxdisperr,
    k4,
    resync_trig_r_i_4,
    all_sta_reg,
    all_sta_reg_0,
    \eof_int_reg[0] ,
    \eof_int_reg[1] ,
    sta_ds_reg_0,
    rxstatus_read,
    rxdata,
    rxcharisk,
    scram_enable);
  output [0:0]lane_k4;
  output p_306_out;
  output \lane_offs_val[0]_0 ;
  output start_reg;
  output [30:0]init0;
  output [11:0]init3;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[0] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [30:0]init1;
  output alig_deb_ila;
  output [0:0]lane_err_rep;
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [3:0]\is_q_ds_reg[3] ;
  output \rx_cfg_octets_per_frame_reg[6] ;
  output started_ila0;
  output [0:0]lane_sta;
  output [7:0]\fil_lvl_reg[7] ;
  output \data_d1_reg[15]_0 ;
  output \char_d1_reg[0]_0 ;
  output \data_d1_reg[31]_0 ;
  output \char_d1_reg[2]_0 ;
  output ila_error0;
  output [0:0]D;
  output opmf__0_carry;
  output \rx_cfg_octets_per_frame_reg[4] ;
  output \rx_cfg_octets_per_frame_reg[2] ;
  output [3:0]\deb_stat_reg[3]_0 ;
  output \rx_cfg_lanes_in_use_reg[0]_0 ;
  output sta_ds_reg;
  output [1:0]\offs_out_reg[1] ;
  output [0:0]lane_alig_resync;
  output [2:0]p_279_out;
  output [0:0]lane_buf_ovr;
  output [28:0]init2;
  input [0:0]SR;
  input clk;
  input \scram_r_reg[0] ;
  input k285_test_reg;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3] ;
  input buf_rst_reg_0;
  input started_ila_reg;
  input start_reg_0;
  input first_val_reg;
  input ila_error_reg;
  input [3:0]\emcnt_reg[9] ;
  input read;
  input \emcnt_reg[6] ;
  input [7:0]\rx_tdata[23] ;
  input [1:0]\rx_tdata[23]_0 ;
  input [0:0]\rx_frame_error[2] ;
  input support_lane_sync;
  input rst;
  input [1:0]active_lanes;
  input [1:0]test_modes;
  input rxstatus2_read;
  input \emcnt_reg[7] ;
  input \eof_int_reg[3] ;
  input \efcnt_reg[0] ;
  input \efcnt_reg[1] ;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input k4;
  input resync_trig_r_i_4;
  input [0:0]all_sta_reg;
  input all_sta_reg_0;
  input \eof_int_reg[0] ;
  input \eof_int_reg[1] ;
  input sta_ds_reg_0;
  input rxstatus_read;
  input [31:0]rxdata;
  input [3:0]rxcharisk;
  input scram_enable;

  wire [0:0]D;
  wire [3:0]O;
  wire [35:0]Q;
  wire [0:0]SR;
  wire [1:0]active_lanes;
  wire alig_alig_err;
  wire [31:17]alig_data;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]alig_ds017_out;
  wire [3:3]alig_ds019_out;
  wire [3:3]alig_ds021_out;
  wire [3:0]alig_err;
  wire alig_err_cnt0;
  wire align_c_n_11;
  wire align_c_n_12;
  wire align_c_n_31;
  wire align_c_n_33;
  wire align_c_n_35;
  wire align_c_n_36;
  wire align_c_n_37;
  wire align_c_n_38;
  wire align_c_n_39;
  wire align_c_n_41;
  wire align_c_n_42;
  wire align_c_n_44;
  wire align_c_n_45;
  wire align_c_n_47;
  wire align_c_n_48;
  wire align_c_n_51;
  wire align_c_n_7;
  wire align_c_n_72;
  wire align_c_n_73;
  wire align_c_n_74;
  wire align_c_n_75;
  wire align_c_n_76;
  wire align_c_n_77;
  wire align_c_n_78;
  wire align_c_n_79;
  wire align_c_n_9;
  wire align_pred_c_n_5;
  wire align_pred_c_n_6;
  wire align_pred_c_n_7;
  wire [0:0]all_sta_reg;
  wire all_sta_reg_0;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire buf_rst_reg_0;
  wire [3:0]char_d1;
  wire \char_d1_reg[0]_0 ;
  wire \char_d1_reg[2]_0 ;
  wire clk;
  wire [1:0]cnt;
  wire comma_c_n_25;
  wire comma_c_n_35;
  wire comma_c_n_36;
  wire comma_c_n_37;
  wire comma_c_n_38;
  wire comma_c_n_42;
  wire comma_c_n_43;
  wire comma_c_n_45;
  wire comma_c_n_46;
  wire comma_c_n_64;
  wire comma_c_n_65;
  wire comma_c_n_68;
  wire comma_c_n_71;
  wire comma_c_n_72;
  wire comma_c_n_73;
  wire comma_c_n_74;
  wire comma_c_n_76;
  wire comma_c_n_77;
  wire comma_c_n_78;
  wire comma_c_n_79;
  wire comma_c_n_80;
  wire comma_c_n_81;
  wire comma_c_n_82;
  wire comma_c_n_83;
  wire comma_c_n_84;
  wire comma_c_n_85;
  wire comma_c_n_86;
  wire comma_c_n_87;
  wire comma_c_n_88;
  wire comma_c_n_92;
  wire comma_c_n_93;
  wire comma_c_n_94;
  wire comma_c_n_95;
  wire comma_c_n_96;
  wire [31:8]comma_data;
  wire [7:3]comma_is_a;
  wire [4:4]comma_is_a__0;
  wire [7:7]comma_is_e;
  wire [7:3]comma_is_k;
  wire [7:4]comma_is_q;
  wire [7:3]comma_is_r;
  wire [4:4]comma_is_r__0;
  wire [39:32]data_d;
  wire [31:0]data_d1;
  wire \data_d1_reg[15]_0 ;
  wire \data_d1_reg[31]_0 ;
  wire deb_stat0;
  wire [3:0]\deb_stat_reg[3]_0 ;
  wire desc_c_n_14;
  wire [31:0]desc_data;
  wire [3:0]disp_d1;
  wire done;
  wire \efcnt_reg[0] ;
  wire \efcnt_reg[1] ;
  wire [1:0]\emcnt_reg[3] ;
  wire \emcnt_reg[6] ;
  wire \emcnt_reg[7] ;
  wire [3:0]\emcnt_reg[9] ;
  wire \eof_int_reg[0] ;
  wire \eof_int_reg[1] ;
  wire \eof_int_reg[3] ;
  wire [2:1]err_ds012_out;
  wire [1:1]err_ds08_out;
  wire [0:0]err_ds0__16;
  wire fil_lvl1;
  wire [7:0]\fil_lvl_reg[7] ;
  wire first_val;
  wire first_val_reg;
  wire [1:0]frame_error;
  wire ila_align_c_n_10;
  wire ila_align_c_n_11;
  wire ila_align_c_n_13;
  wire ila_align_c_n_14;
  wire ila_align_c_n_15;
  wire ila_align_c_n_16;
  wire [31:0]ila_align_data;
  wire ila_error0;
  wire ila_error_reg;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [3:0]\is_q_ds_reg[3] ;
  wire k285_test_reg;
  wire k4;
  wire [0:0]lane_alig_resync;
  wire [0:0]lane_buf_ovr;
  wire [0:0]lane_err_rep;
  wire [0:0]lane_k4;
  wire \lane_offs_val[0]_0 ;
  wire lane_rst_0;
  wire [0:0]lane_sta;
  wire [3:0]notb_d1;
  wire [7:0]octets_per_frame;
  wire [0:0]offs;
  wire [1:0]\offs_out_reg[1] ;
  wire opmf__0_carry;
  wire [3:2]p_0_in;
  wire p_0_in21_in;
  wire [15:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in60_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [3:2]p_1_out;
  wire [2:0]p_279_out;
  wire p_306_out;
  wire p_34_in;
  wire [7:0]p_9_in;
  wire [3:0]pred_ds0;
  wire [3:0]pred_eomf;
  wire pred_rdy;
  wire read;
  wire resync_trig_r_i_4;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[0] ;
  wire \rx_cfg_lanes_in_use_reg[0]_0 ;
  wire \rx_cfg_octets_per_frame_reg[2] ;
  wire \rx_cfg_octets_per_frame_reg[4] ;
  wire \rx_cfg_octets_per_frame_reg[6] ;
  wire [0:0]\rx_frame_error[2] ;
  wire [7:0]\rx_tdata[23] ;
  wire [1:0]\rx_tdata[23]_0 ;
  wire [3:0]rxcharisk;
  wire [31:0]rxdata;
  wire [15:0]rxdataout;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus2_read;
  wire rxstatus_read;
  wire scram_enable;
  wire \scram_r_reg[0] ;
  wire [1:1]shift;
  wire [1:0]shift_mux__1;
  wire sta_ds_reg;
  wire sta_ds_reg_0;
  wire start_data__5;
  wire start_ila__1;
  wire start_reg;
  wire start_reg_0;
  wire started;
  wire started_data0;
  wire started_ila0;
  wire started_ila_reg;
  wire [3:0]state;
  wire support_lane_sync;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;

  jesd204_0_jesd204_v7_2_4_rx_align_32_86 align_c
       (.D(offs),
        .E(align_c_n_9),
        .Q(disp_d1[3]),
        .RAM_reg_192_255_9_11(desc_c_n_14),
        .SR(align_c_n_7),
        .SS(alig_err_cnt0),
        .active_lanes(active_lanes[0]),
        .alig_alig_err(alig_alig_err),
        .alig_deb_data(alig_deb_data),
        .alig_ds019_out(alig_ds019_out),
        .alig_ds021_out(alig_ds021_out),
        .\alig_ds_reg[1]_0 ({comma_c_n_64,comma_c_n_65}),
        .\alig_ds_reg[2]_0 (alig_ds017_out),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .buf_rst(buf_rst),
        .buf_rst_reg(align_c_n_11),
        .buf_rst_reg_0(align_c_n_12),
        .clk(clk),
        .comma_data(comma_data[31:24]),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[10] (align_c_n_41),
        .\data_d1_reg[12] (align_c_n_37),
        .\data_d1_reg[15] (align_c_n_42),
        .\data_d1_reg[18] (align_c_n_47),
        .\data_d1_reg[23] (align_c_n_48),
        .\data_d1_reg[26] (align_c_n_44),
        .\data_d1_reg[7] (align_c_n_38),
        .\data_ds_reg[15]_0 (p_0_in__0),
        .\data_ds_reg[31]_0 ({alig_data[31:24],alig_data[22:17]}),
        .\data_ds_reg[31]_1 (data_d1),
        .\deb_stat_reg[3] (p_1_out),
        .\deb_stat_reg[3]_0 (\deb_stat_reg[3]_0 [3:2]),
        .desc_data(desc_data),
        .\eof_int_reg[3] (\rx_cfg_octets_per_frame_reg[6] ),
        .\eomf_d_reg[3]_0 (pred_eomf),
        .\err_ds_reg[3]_0 (alig_err),
        .\err_ds_reg[3]_1 ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7,comma_c_n_25}),
        .fil_lvl1(fil_lvl1),
        .first_val(first_val),
        .\inv_ds_reg[3] (notb_d1),
        .\is_a_reg[1]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_reg[3]_0 ({comma_is_a[7],comma_is_a[3]}),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_k_ds_reg[3] (char_d1),
        .\is_k_reg[1]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_reg[2]_0 (comma_is_k[3]),
        .\is_k_reg[2]_1 (comma_c_n_68),
        .\is_q_reg[1]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_reg[2]_0 (\is_q_ds_reg[3] [3]),
        .\is_q_reg[2]_1 (comma_c_n_76),
        .\is_q_reg[2]_2 (comma_c_n_78),
        .\is_q_reg[3]_0 (comma_is_q[7]),
        .\is_r_reg[1]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_reg[2]_0 (comma_is_r[3]),
        .\is_r_reg[2]_1 (comma_c_n_79),
        .\is_r_reg[3]_0 (comma_c_n_80),
        .\lane_offs_val[0]_0 (\lane_offs_val[0]_0 ),
        .\last_oof_reg[7] ({align_c_n_72,align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79}),
        .\last_oof_reg[7]_0 (p_9_in),
        .octets_per_frame(octets_per_frame[1:0]),
        .\offs_out_reg[1]_0 (\offs_out_reg[1] ),
        .p_0_in(p_0_in),
        .p_0_in21_in(p_0_in21_in),
        .p_0_in__1(p_0_in__1),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in60_in(p_1_in60_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_279_out(p_279_out[2]),
        .p_34_in(p_34_in),
        .\pred_ds_reg[3]_0 (pred_ds0),
        .rdy_ds_reg(align_c_n_31),
        .rdy_us_reg_0(pred_rdy),
        .read(read),
        .rst(rst),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .shift(shift),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0]_0 (comma_c_n_94),
        .\shift_r_reg[1]_0 (comma_c_n_93),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg_0(comma_c_n_92),
        .started_ila_reg_0(alig_deb_ila),
        .started_ila_reg_1(align_c_n_35),
        .started_ila_reg_2(align_c_n_36),
        .started_ila_reg_3(align_c_n_39),
        .started_ila_reg_4(align_c_n_45),
        .started_ila_reg_5(started_ila_reg),
        .\stat_reg[2] (align_c_n_51),
        .support_lane_sync(support_lane_sync),
        .val_ds_reg_0(p_306_out),
        .val_ds_reg_1(align_c_n_33));
  jesd204_0_jesd204_v7_2_4_rx_align_pred_32_87 align_pred_c
       (.E(pred_rdy),
        .O(O),
        .Q(notb_d1[2:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .comma_is_a(comma_is_a[7:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_r(comma_is_r[7]),
        .\efcnt_reg[0]_0 (\efcnt_reg[0] ),
        .\efcnt_reg[1]_0 (\efcnt_reg[1] ),
        .\efcnt_reg[7]_0 (align_c_n_11),
        .\emcnt_reg[3]_0 (\emcnt_reg[3] ),
        .\emcnt_reg[6]_0 (\emcnt_reg[6] ),
        .\emcnt_reg[7]_0 (\emcnt_reg[7] ),
        .\emcnt_reg[9]_0 (\emcnt_reg[9] ),
        .\emcnt_reg[9]_1 (align_c_n_12),
        .\eof_int_reg[0]_0 (\eof_int_reg[0] ),
        .\eof_int_reg[1]_0 (\eof_int_reg[1] ),
        .\eof_int_reg[3]_0 (pred_ds0),
        .\eof_int_reg[3]_1 (\eof_int_reg[3] ),
        .\eof_int_reg[3]_2 (align_c_n_9),
        .\eomf_int_reg[3]_0 (pred_eomf),
        .\err_ds_reg[0] (align_c_n_38),
        .\err_ds_reg[1] (err_ds08_out),
        .\err_ds_reg[1]_0 (align_c_n_42),
        .\err_ds_reg[2] (disp_d1[2:0]),
        .\err_ds_reg[2]_0 (err_ds012_out),
        .\err_ds_reg[2]_1 (align_c_n_48),
        .\err_ds_reg[3] (comma_is_q[7]),
        .\notb_d1_reg[0] (err_ds0__16),
        .\notb_d1_reg[2] ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7}),
        .octets_per_frame(octets_per_frame),
        .opmf__0_carry(opmf__0_carry),
        .\rx_cfg_octets_per_frame_reg[2] (\rx_cfg_octets_per_frame_reg[2] ),
        .\rx_cfg_octets_per_frame_reg[4] (\rx_cfg_octets_per_frame_reg[4] ),
        .\rx_cfg_octets_per_frame_reg[6] (\rx_cfg_octets_per_frame_reg[6] ),
        .shift_mux__1(shift_mux__1));
  jesd204_0_jesd204_v7_2_4_buf_32_88 buf_c
       (.E(align_c_n_31),
        .Q(Q),
        .RAM_reg_192_255_33_35(p_306_out),
        .SR(align_c_n_7),
        .buf_rst(buf_rst),
        .clk(clk),
        .desc_data(desc_data),
        .\dout_reg[33] (alig_err),
        .fil_lvl1(fil_lvl1),
        .\fil_lvl_reg[7]_0 (\fil_lvl_reg[7] ),
        .first_val(first_val),
        .first_val_reg_0(first_val_reg),
        .frame_error(frame_error),
        .lane_buf_ovr(lane_buf_ovr),
        .read(read),
        .\rx_frame_error[2] (\rx_frame_error[2] ),
        .\rx_tdata[23] (\rx_tdata[23] ),
        .\rx_tdata[23]_0 (\rx_tdata[23]_0 ),
        .rxdataout(rxdataout));
  FDSE buf_rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(lane_rst_0),
        .Q(buf_rst),
        .S(buf_rst_reg_0));
  jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_89 cfg_info_c
       (.E(ila_align_c_n_15),
        .Q(ila_align_data),
        .active_lanes(active_lanes[0]),
        .\cfg_adjcnt_reg[0]_0 (ila_align_c_n_14),
        .\cfg_cs_reg[0]_0 (ila_align_c_n_13),
        .\cfg_res2_reg[0]_0 (ila_align_c_n_16),
        .clk(clk),
        .cnt(cnt),
        .done(done),
        .init0(init0),
        .init1(init1),
        .init2(init2),
        .init3(init3),
        .rst(rst),
        .started(started),
        .support_lane_sync(support_lane_sync));
  jesd204_0_jesd204_v7_2_4_cgs_state_32_90 cgs_state_c
       (.D(D),
        .\FSM_sequential_state_reg[3]_0 ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(state),
        .SR(SR),
        .clk(clk));
  FDRE \char_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[0]),
        .Q(char_d1[0]),
        .R(1'b0));
  FDRE \char_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[1]),
        .Q(char_d1[1]),
        .R(1'b0));
  FDRE \char_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[2]),
        .Q(char_d1[2]),
        .R(1'b0));
  FDRE \char_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[3]),
        .Q(char_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_comma_32_91 comma_c
       (.D(lane_k4),
        .\FSM_sequential_state_reg[0] (state),
        .\FSM_sequential_state_reg[3] ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(data_d1),
        .SR(SR),
        .active_lanes(active_lanes),
        .alig_deb_data(alig_deb_data),
        .alig_deb_ila(alig_deb_ila),
        .\alig_ds_reg[1] (alig_ds021_out),
        .\alig_ds_reg[1]_0 (alig_ds019_out),
        .all_sta_reg(all_sta_reg),
        .all_sta_reg_0(all_sta_reg_0),
        .buf_rst(buf_rst),
        .buf_rst_reg(comma_c_n_95),
        .\char_d1_reg[0] ({comma_c_n_64,comma_c_n_65}),
        .clk(clk),
        .comma_data(comma_data),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_q(comma_is_q[5:4]),
        .comma_is_r__0(comma_is_r__0),
        .data_d(data_d),
        .\data_d1_reg[10] (comma_c_n_76),
        .\data_d1_reg[18] (comma_c_n_78),
        .\data_d1_reg[20] (comma_c_n_79),
        .\data_d1_reg[26] (comma_c_n_77),
        .\data_d1_reg[28] (comma_c_n_80),
        .\data_d1_reg[7] (p_0_in__0),
        .\data_us_r_reg[23]_0 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .\err_ds_reg[0] (err_ds0__16),
        .\err_ds_reg[2] (pred_eomf[2:0]),
        .\inv_ds_reg[2]_0 (disp_d1[2:0]),
        .\inv_ds_reg[2]_1 (notb_d1[2:0]),
        .\inv_ds_reg[3]_0 (comma_c_n_25),
        .\inv_ds_reg[3]_1 (err_ds012_out),
        .\inv_ds_reg[3]_2 (err_ds08_out),
        .\inv_ds_reg[3]_3 (comma_is_e),
        .\is_a_ds_reg[1]_0 (align_c_n_41),
        .\is_a_ds_reg[2]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_ds_reg[2]_1 (align_c_n_47),
        .\is_a_ds_reg[3]_0 (comma_is_a[3]),
        .\is_a_ds_reg[3]_1 (alig_ds017_out),
        .\is_a_ds_reg[3]_2 (align_c_n_44),
        .\is_a_reg[1] (comma_is_a[5]),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_f_ds_reg[3]_0 (char_d1[3:1]),
        .\is_k_ds_reg[2]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_ds_reg[2]_1 (comma_c_n_68),
        .\is_k_ds_reg[2]_2 (comma_c_n_93),
        .\is_k_ds_reg[3]_0 (comma_is_k[3]),
        .\is_k_ds_reg[3]_1 (comma_is_k[7:4]),
        .\is_q_ds_reg[0]_0 (\is_q_ds_reg[3] [0]),
        .\is_q_ds_reg[0]_1 (comma_c_n_96),
        .\is_q_ds_reg[1]_0 (\is_q_ds_reg[3] [1]),
        .\is_q_ds_reg[2]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_ds_reg[2]_1 (\is_q_ds_reg[3] [2]),
        .\is_q_ds_reg[3]_0 (\is_q_ds_reg[3] [3]),
        .\is_r_ds_reg[1]_0 (align_c_n_37),
        .\is_r_ds_reg[2]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_ds_reg[3]_0 (comma_is_r[3]),
        .\is_r_ds_reg[3]_1 (shift),
        .\is_r_reg[1] (comma_is_r[5]),
        .k4(k4),
        .\offs_out_reg[0] (align_c_n_36),
        .\offs_out_reg[1] (align_c_n_35),
        .\offs_out_reg[1]_0 (align_c_n_45),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .resync_trig_r_i_4(resync_trig_r_i_4),
        .\rx_cfg_lanes_in_use_reg[0] (\rx_cfg_lanes_in_use_reg[0]_0 ),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0] (offs),
        .\shift_r_reg[0]_0 (comma_c_n_94),
        .\shift_reg[0] (ila_align_c_n_11),
        .\shift_reg[1] (start_reg),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .sta_ds_reg_0(sta_ds_reg),
        .sta_ds_reg_1(lane_sta),
        .sta_ds_reg_2(sta_ds_reg_0),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg(comma_c_n_92),
        .started_data_reg_0(align_c_n_39),
        .started_ila0(started_ila0),
        .support_lane_sync(support_lane_sync));
  FDRE \data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[0]),
        .Q(data_d1[0]),
        .R(1'b0));
  FDRE \data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[10]),
        .Q(data_d1[10]),
        .R(1'b0));
  FDRE \data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[11]),
        .Q(data_d1[11]),
        .R(1'b0));
  FDRE \data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[12]),
        .Q(data_d1[12]),
        .R(1'b0));
  FDRE \data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[13]),
        .Q(data_d1[13]),
        .R(1'b0));
  FDRE \data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[14]),
        .Q(data_d1[14]),
        .R(1'b0));
  FDRE \data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[15]),
        .Q(data_d1[15]),
        .R(1'b0));
  FDRE \data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[16]),
        .Q(data_d1[16]),
        .R(1'b0));
  FDRE \data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[17]),
        .Q(data_d1[17]),
        .R(1'b0));
  FDRE \data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[18]),
        .Q(data_d1[18]),
        .R(1'b0));
  FDRE \data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[19]),
        .Q(data_d1[19]),
        .R(1'b0));
  FDRE \data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[1]),
        .Q(data_d1[1]),
        .R(1'b0));
  FDRE \data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[20]),
        .Q(data_d1[20]),
        .R(1'b0));
  FDRE \data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[21]),
        .Q(data_d1[21]),
        .R(1'b0));
  FDRE \data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[22]),
        .Q(data_d1[22]),
        .R(1'b0));
  FDRE \data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[23]),
        .Q(data_d1[23]),
        .R(1'b0));
  FDRE \data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[24]),
        .Q(data_d1[24]),
        .R(1'b0));
  FDRE \data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[25]),
        .Q(data_d1[25]),
        .R(1'b0));
  FDRE \data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[26]),
        .Q(data_d1[26]),
        .R(1'b0));
  FDRE \data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[27]),
        .Q(data_d1[27]),
        .R(1'b0));
  FDRE \data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[28]),
        .Q(data_d1[28]),
        .R(1'b0));
  FDRE \data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[29]),
        .Q(data_d1[29]),
        .R(1'b0));
  FDRE \data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[2]),
        .Q(data_d1[2]),
        .R(1'b0));
  FDRE \data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[30]),
        .Q(data_d1[30]),
        .R(1'b0));
  FDRE \data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[31]),
        .Q(data_d1[31]),
        .R(1'b0));
  FDRE \data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[3]),
        .Q(data_d1[3]),
        .R(1'b0));
  FDRE \data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[4]),
        .Q(data_d1[4]),
        .R(1'b0));
  FDRE \data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[5]),
        .Q(data_d1[5]),
        .R(1'b0));
  FDRE \data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[6]),
        .Q(data_d1[6]),
        .R(1'b0));
  FDRE \data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[7]),
        .Q(data_d1[7]),
        .R(1'b0));
  FDRE \data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[8]),
        .Q(data_d1[8]),
        .R(1'b0));
  FDRE \data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[9]),
        .Q(data_d1[9]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_data_swap_32_92 data_swap_c
       (.D({align_c_n_72,align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79}),
        .Q(p_9_in),
        .clk(clk));
  LUT3 #(
    .INIT(8'hFD)) 
    \deb_stat[3]_i_1 
       (.I0(active_lanes[0]),
        .I1(rst),
        .I2(rxstatus2_read),
        .O(deb_stat0));
  FDRE \deb_stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_k4),
        .Q(\deb_stat_reg[3]_0 [0]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\deb_stat_reg[3]_0 [1]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(\deb_stat_reg[3]_0 [2]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(\deb_stat_reg[3]_0 [3]),
        .R(deb_stat0));
  jesd204_0_jesd204_v7_2_4_descram_32_93 desc_c
       (.clk(clk),
        .p_0_in21_in(p_0_in21_in),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in60_in(p_1_in60_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .\scram_r_reg[0]_0 (desc_c_n_14),
        .\scram_r_reg[0]_1 (\scram_r_reg[0] ),
        .\scram_r_reg[7]_0 ({alig_data[31:24],alig_data[22:17]}));
  FDRE \disp_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[0]),
        .Q(disp_d1[0]),
        .R(1'b0));
  FDRE \disp_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[1]),
        .Q(disp_d1[1]),
        .R(1'b0));
  FDRE \disp_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[2]),
        .Q(disp_d1[2]),
        .R(1'b0));
  FDRE \disp_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[3]),
        .Q(disp_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_errs_32_94 errs_c
       (.SS(alig_err_cnt0),
        .active_lanes(active_lanes[0]),
        .alig_alig_err(alig_alig_err),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .clk(clk),
        .err_rep_reg_0(align_c_n_33),
        .lane_alig_resync(lane_alig_resync),
        .lane_err_rep(lane_err_rep),
        .p_279_out(p_279_out),
        .rst(rst),
        .rxdisperr(rxdisperr),
        .rxnotintable(rxnotintable),
        .rxstatus_read(rxstatus_read),
        .\stat_reg[0]_0 (p_306_out),
        .\stat_reg[2]_0 (align_c_n_51));
  jesd204_0_jesd204_v7_2_4_rx_ila_align_32_95 ila_align_c
       (.D(comma_data),
        .E(ila_align_c_n_15),
        .Q(data_d1[7:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .cnt(cnt),
        .\data_d_reg[39]_0 (data_d),
        .\data_ds_reg[31]_0 (ila_align_data),
        .\data_ds_reg[31]_1 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .done(done),
        .done_reg_0(ila_align_c_n_13),
        .done_reg_1(ila_align_c_n_14),
        .done_reg_2(ila_align_c_n_16),
        .\shift_reg[0]_0 (ila_align_c_n_11),
        .\shift_reg[0]_1 (comma_c_n_96),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .\shift_reg[1]_1 (comma_c_n_95),
        .start_reg_0(start_reg),
        .start_reg_1(start_reg_0),
        .started(started));
  FDRE \notb_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[0]),
        .Q(notb_d1[0]),
        .R(1'b0));
  FDRE \notb_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[1]),
        .Q(notb_d1[1]),
        .R(1'b0));
  FDRE \notb_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[2]),
        .Q(notb_d1[2]),
        .R(1'b0));
  FDRE \notb_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[3]),
        .Q(notb_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_testm_32_96 testm_c
       (.Q(char_d1),
        .active_lanes(active_lanes[0]),
        .\char_d1_reg[0] (\char_d1_reg[0]_0 ),
        .\char_d1_reg[2] (\char_d1_reg[2]_0 ),
        .clk(clk),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[15] (\data_d1_reg[15]_0 ),
        .\data_d1_reg[25] (comma_is_q[7]),
        .\data_d1_reg[31] (comma_is_a[7]),
        .\data_d1_reg[31]_0 (\data_d1_reg[31]_0 ),
        .\ila_cnt_reg[0]_0 (comma_c_n_77),
        .ila_error0(ila_error0),
        .ila_error_reg_0(ila_error_reg),
        .k285_test_reg_0(k285_test_reg),
        .lane_rst_0(lane_rst_0),
        .lane_sta(lane_sta),
        .\mf_cnt_reg[0]_0 (align_c_n_44),
        .\mf_cnt_reg[0]_1 ({data_d1[31:29],data_d1[25:24]}),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[0] (\rx_cfg_lanes_in_use_reg[0] ),
        .test_err_count(test_err_count),
        .test_ila_count(test_ila_count),
        .test_mf_count(test_mf_count),
        .test_modes(test_modes));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_lane_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_lane_32_10
   (lane_k4,
    p_150_out,
    \lane_offs_val[4]_7 ,
    start_reg,
    init0,
    init3,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[4] ,
    test_ila_count,
    test_mf_count,
    init1,
    alig_deb_ila,
    err_rep_reg,
    first_val,
    rxdataout,
    Q,
    frame_error,
    \is_q_ds_reg[3] ,
    started_ila0,
    \fil_lvl_reg[7] ,
    \data_d1_reg[15]_0 ,
    \char_d1_reg[0]_0 ,
    \data_d1_reg[31]_0 ,
    \char_d1_reg[2]_0 ,
    ila_error0,
    D,
    \deb_stat_reg[3]_0 ,
    \rx_cfg_lanes_in_use_reg[4]_0 ,
    sta_ds_reg,
    \offs_out_reg[1] ,
    alig_resync_reg,
    p_123_out,
    ovr_reg,
    init2,
    SR,
    clk,
    k285_test_reg,
    octets_per_frame,
    O,
    \emcnt_reg[3] ,
    buf_rst_reg_0,
    started_ila_reg,
    start_reg_0,
    first_val_reg,
    ila_error_reg,
    \emcnt_reg[9] ,
    read,
    \emcnt_reg[6] ,
    \rx_tdata[151] ,
    \rx_tdata[151]_0 ,
    \rx_frame_error[18] ,
    \efcnt_reg[0] ,
    support_lane_sync,
    rst,
    active_lanes,
    all_sta_i_3,
    test_modes,
    rxstatus2_read,
    \emcnt_reg[2] ,
    \emcnt_reg[7] ,
    \eof_int_reg[3] ,
    \eof_int_reg[3]_0 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[1] ,
    \efcnt_reg[2] ,
    rxnotintable,
    rxdisperr,
    resync_trig_r_i_2,
    \eof_int_reg[0] ,
    \eof_int_reg[1] ,
    sta_ds_reg_0,
    \scram_r_reg[0] ,
    rxstatus_read,
    rxdata,
    rxcharisk,
    scram_enable);
  output [0:0]lane_k4;
  output p_150_out;
  output \lane_offs_val[4]_7 ;
  output start_reg;
  output [30:0]init0;
  output [11:0]init3;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[4] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [30:0]init1;
  output alig_deb_ila;
  output [0:0]err_rep_reg;
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [3:0]\is_q_ds_reg[3] ;
  output started_ila0;
  output [7:0]\fil_lvl_reg[7] ;
  output \data_d1_reg[15]_0 ;
  output \char_d1_reg[0]_0 ;
  output \data_d1_reg[31]_0 ;
  output \char_d1_reg[2]_0 ;
  output ila_error0;
  output [0:0]D;
  output [3:0]\deb_stat_reg[3]_0 ;
  output \rx_cfg_lanes_in_use_reg[4]_0 ;
  output sta_ds_reg;
  output [1:0]\offs_out_reg[1] ;
  output [0:0]alig_resync_reg;
  output [2:0]p_123_out;
  output [0:0]ovr_reg;
  output [28:0]init2;
  input [0:0]SR;
  input clk;
  input k285_test_reg;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3] ;
  input buf_rst_reg_0;
  input started_ila_reg;
  input start_reg_0;
  input first_val_reg;
  input ila_error_reg;
  input [3:0]\emcnt_reg[9] ;
  input read;
  input \emcnt_reg[6] ;
  input [7:0]\rx_tdata[151] ;
  input [1:0]\rx_tdata[151]_0 ;
  input [0:0]\rx_frame_error[18] ;
  input \efcnt_reg[0] ;
  input support_lane_sync;
  input rst;
  input [2:0]active_lanes;
  input [1:0]all_sta_i_3;
  input [1:0]test_modes;
  input rxstatus2_read;
  input \emcnt_reg[2] ;
  input \emcnt_reg[7] ;
  input \eof_int_reg[3] ;
  input \eof_int_reg[3]_0 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[1] ;
  input \efcnt_reg[2] ;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input [0:0]resync_trig_r_i_2;
  input \eof_int_reg[0] ;
  input \eof_int_reg[1] ;
  input sta_ds_reg_0;
  input \scram_r_reg[0] ;
  input rxstatus_read;
  input [31:0]rxdata;
  input [3:0]rxcharisk;
  input scram_enable;

  wire [0:0]D;
  wire [3:0]O;
  wire [35:0]Q;
  wire [0:0]SR;
  wire [2:0]active_lanes;
  wire alig_alig_err;
  wire [31:17]alig_data;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]alig_ds017_out;
  wire [3:3]alig_ds019_out;
  wire [3:3]alig_ds021_out;
  wire [3:0]alig_err;
  wire alig_err_cnt0;
  wire [0:0]alig_resync_reg;
  wire align_c_n_11;
  wire align_c_n_12;
  wire align_c_n_31;
  wire align_c_n_33;
  wire align_c_n_35;
  wire align_c_n_36;
  wire align_c_n_37;
  wire align_c_n_38;
  wire align_c_n_39;
  wire align_c_n_41;
  wire align_c_n_42;
  wire align_c_n_44;
  wire align_c_n_45;
  wire align_c_n_47;
  wire align_c_n_48;
  wire align_c_n_51;
  wire align_c_n_7;
  wire align_c_n_72;
  wire align_c_n_73;
  wire align_c_n_74;
  wire align_c_n_75;
  wire align_c_n_76;
  wire align_c_n_77;
  wire align_c_n_78;
  wire align_c_n_79;
  wire align_c_n_9;
  wire align_pred_c_n_5;
  wire align_pred_c_n_6;
  wire align_pred_c_n_7;
  wire [1:0]all_sta_i_3;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire buf_rst_reg_0;
  wire [3:0]char_d1;
  wire \char_d1_reg[0]_0 ;
  wire \char_d1_reg[2]_0 ;
  wire clk;
  wire [1:0]cnt;
  wire comma_c_n_25;
  wire comma_c_n_35;
  wire comma_c_n_36;
  wire comma_c_n_37;
  wire comma_c_n_38;
  wire comma_c_n_42;
  wire comma_c_n_43;
  wire comma_c_n_45;
  wire comma_c_n_46;
  wire comma_c_n_64;
  wire comma_c_n_65;
  wire comma_c_n_68;
  wire comma_c_n_71;
  wire comma_c_n_72;
  wire comma_c_n_73;
  wire comma_c_n_74;
  wire comma_c_n_76;
  wire comma_c_n_77;
  wire comma_c_n_78;
  wire comma_c_n_79;
  wire comma_c_n_80;
  wire comma_c_n_81;
  wire comma_c_n_82;
  wire comma_c_n_83;
  wire comma_c_n_84;
  wire comma_c_n_85;
  wire comma_c_n_86;
  wire comma_c_n_87;
  wire comma_c_n_88;
  wire comma_c_n_92;
  wire comma_c_n_93;
  wire comma_c_n_94;
  wire comma_c_n_95;
  wire comma_c_n_96;
  wire [31:8]comma_data;
  wire [7:3]comma_is_a;
  wire [4:4]comma_is_a__0;
  wire [7:7]comma_is_e;
  wire [7:3]comma_is_k;
  wire [7:4]comma_is_q;
  wire [7:3]comma_is_r;
  wire [4:4]comma_is_r__0;
  wire [39:32]data_d;
  wire [31:0]data_d1;
  wire \data_d1_reg[15]_0 ;
  wire \data_d1_reg[31]_0 ;
  wire deb_stat0;
  wire [3:0]\deb_stat_reg[3]_0 ;
  wire desc_c_n_14;
  wire [31:0]desc_data;
  wire [3:0]disp_d1;
  wire done;
  wire \efcnt_reg[0] ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[1] ;
  wire \efcnt_reg[2] ;
  wire \emcnt_reg[2] ;
  wire [1:0]\emcnt_reg[3] ;
  wire \emcnt_reg[6] ;
  wire \emcnt_reg[7] ;
  wire [3:0]\emcnt_reg[9] ;
  wire \eof_int_reg[0] ;
  wire \eof_int_reg[1] ;
  wire \eof_int_reg[3] ;
  wire \eof_int_reg[3]_0 ;
  wire [2:1]err_ds012_out;
  wire [1:1]err_ds08_out;
  wire [0:0]err_ds0__16;
  wire [0:0]err_rep_reg;
  wire fil_lvl1;
  wire [7:0]\fil_lvl_reg[7] ;
  wire first_val;
  wire first_val_reg;
  wire [1:0]frame_error;
  wire ila_align_c_n_10;
  wire ila_align_c_n_11;
  wire ila_align_c_n_13;
  wire ila_align_c_n_14;
  wire ila_align_c_n_15;
  wire ila_align_c_n_16;
  wire [31:0]ila_align_data;
  wire ila_error0;
  wire ila_error_reg;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [3:0]\is_q_ds_reg[3] ;
  wire k285_test_reg;
  wire [0:0]lane_k4;
  wire \lane_offs_val[4]_7 ;
  wire lane_rst_4;
  wire [4:4]lane_sta;
  wire [3:0]notb_d1;
  wire [7:0]octets_per_frame;
  wire [0:0]offs;
  wire [1:0]\offs_out_reg[1] ;
  wire [0:0]ovr_reg;
  wire [3:2]p_0_in;
  wire p_0_in21_in;
  wire [15:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire [2:0]p_123_out;
  wire p_150_out;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in60_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [3:2]p_1_out;
  wire p_34_in;
  wire [7:0]p_9_in;
  wire [3:0]pred_ds0;
  wire [3:0]pred_eomf;
  wire pred_rdy;
  wire read;
  wire [0:0]resync_trig_r_i_2;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[4] ;
  wire \rx_cfg_lanes_in_use_reg[4]_0 ;
  wire [0:0]\rx_frame_error[18] ;
  wire [7:0]\rx_tdata[151] ;
  wire [1:0]\rx_tdata[151]_0 ;
  wire [3:0]rxcharisk;
  wire [31:0]rxdata;
  wire [15:0]rxdataout;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus2_read;
  wire rxstatus_read;
  wire scram_enable;
  wire \scram_r_reg[0] ;
  wire [1:1]shift;
  wire [1:0]shift_mux__1;
  wire sta_ds_reg;
  wire sta_ds_reg_0;
  wire start_data__5;
  wire start_ila__1;
  wire start_reg;
  wire start_reg_0;
  wire started;
  wire started_data0;
  wire started_ila0;
  wire started_ila_reg;
  wire [3:0]state;
  wire support_lane_sync;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;

  jesd204_0_jesd204_v7_2_4_rx_align_32_38 align_c
       (.D(offs),
        .E(align_c_n_9),
        .Q(disp_d1[3]),
        .RAM_reg_192_255_0_2(p_1_in60_in),
        .RAM_reg_192_255_9_11(desc_c_n_14),
        .SR(align_c_n_7),
        .SS(alig_err_cnt0),
        .active_lanes(active_lanes[1]),
        .alig_alig_err(alig_alig_err),
        .alig_deb_data(alig_deb_data),
        .alig_ds019_out(alig_ds019_out),
        .alig_ds021_out(alig_ds021_out),
        .\alig_ds_reg[1]_0 ({comma_c_n_64,comma_c_n_65}),
        .\alig_ds_reg[2]_0 (alig_ds017_out),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .buf_rst(buf_rst),
        .buf_rst_reg(align_c_n_11),
        .buf_rst_reg_0(align_c_n_12),
        .clk(clk),
        .comma_data(comma_data[31:24]),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[10] (align_c_n_41),
        .\data_d1_reg[12] (align_c_n_37),
        .\data_d1_reg[15] (align_c_n_42),
        .\data_d1_reg[18] (align_c_n_47),
        .\data_d1_reg[23] (align_c_n_48),
        .\data_d1_reg[26] (align_c_n_44),
        .\data_d1_reg[7] (align_c_n_38),
        .\data_ds_reg[15]_0 (p_0_in__0),
        .\data_ds_reg[16]_0 (p_0_in21_in),
        .\data_ds_reg[31]_0 ({alig_data[31:24],alig_data[22:17]}),
        .\data_ds_reg[31]_1 (data_d1),
        .\deb_stat_reg[3] (p_1_out),
        .\deb_stat_reg[3]_0 (\deb_stat_reg[3]_0 [3:2]),
        .desc_data(desc_data),
        .\eof_int_reg[3] (\efcnt_reg[0] ),
        .\eomf_d_reg[3]_0 (pred_eomf),
        .\err_ds_reg[3]_0 (alig_err),
        .\err_ds_reg[3]_1 ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7,comma_c_n_25}),
        .fil_lvl1(fil_lvl1),
        .first_val(first_val),
        .\inv_ds_reg[3] (notb_d1),
        .\is_a_reg[1]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_reg[3]_0 ({comma_is_a[7],comma_is_a[3]}),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_k_ds_reg[3] (char_d1),
        .\is_k_reg[1]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_reg[2]_0 (comma_is_k[3]),
        .\is_k_reg[2]_1 (comma_c_n_68),
        .\is_q_reg[1]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_reg[2]_0 (\is_q_ds_reg[3] [3]),
        .\is_q_reg[2]_1 (comma_c_n_76),
        .\is_q_reg[2]_2 (comma_c_n_78),
        .\is_q_reg[3]_0 (comma_is_q[7]),
        .\is_r_reg[1]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_reg[2]_0 (comma_is_r[3]),
        .\is_r_reg[2]_1 (comma_c_n_79),
        .\is_r_reg[3]_0 (comma_c_n_80),
        .\lane_offs_val[4]_7 (\lane_offs_val[4]_7 ),
        .\last_oof_reg[7] ({align_c_n_72,align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79}),
        .\last_oof_reg[7]_0 (p_9_in),
        .octets_per_frame(octets_per_frame[1:0]),
        .\offs_out_reg[1]_0 (\offs_out_reg[1] ),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .p_123_out(p_123_out[2]),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .\pred_ds_reg[3]_0 (pred_ds0),
        .rdy_ds_reg(align_c_n_31),
        .rdy_us_reg_0(pred_rdy),
        .read(read),
        .rst(rst),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .shift(shift),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0]_0 (comma_c_n_94),
        .\shift_r_reg[1]_0 (comma_c_n_93),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg_0(comma_c_n_92),
        .started_ila_reg_0(alig_deb_ila),
        .started_ila_reg_1(align_c_n_35),
        .started_ila_reg_2(align_c_n_36),
        .started_ila_reg_3(align_c_n_39),
        .started_ila_reg_4(align_c_n_45),
        .started_ila_reg_5(started_ila_reg),
        .\stat_reg[2] (align_c_n_51),
        .support_lane_sync(support_lane_sync),
        .val_ds_reg_0(p_150_out),
        .val_ds_reg_1(align_c_n_33));
  jesd204_0_jesd204_v7_2_4_rx_align_pred_32_39 align_pred_c
       (.E(pred_rdy),
        .O(O),
        .Q(notb_d1[2:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .comma_is_a(comma_is_a[7:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_r(comma_is_r[7]),
        .\efcnt_reg[0]_0 (\efcnt_reg[0]_0 ),
        .\efcnt_reg[0]_1 (\efcnt_reg[0] ),
        .\efcnt_reg[1]_0 (\efcnt_reg[1] ),
        .\efcnt_reg[2]_0 (\efcnt_reg[2] ),
        .\efcnt_reg[7]_0 (align_c_n_11),
        .\emcnt_reg[2]_0 (\emcnt_reg[2] ),
        .\emcnt_reg[3]_0 (\emcnt_reg[3] ),
        .\emcnt_reg[6]_0 (\emcnt_reg[6] ),
        .\emcnt_reg[7]_0 (\emcnt_reg[7] ),
        .\emcnt_reg[9]_0 (\emcnt_reg[9] ),
        .\emcnt_reg[9]_1 (align_c_n_12),
        .\eof_int_reg[0]_0 (\eof_int_reg[0] ),
        .\eof_int_reg[1]_0 (\eof_int_reg[1] ),
        .\eof_int_reg[3]_0 (pred_ds0),
        .\eof_int_reg[3]_1 (\eof_int_reg[3] ),
        .\eof_int_reg[3]_2 (\eof_int_reg[3]_0 ),
        .\eof_int_reg[3]_3 (align_c_n_9),
        .\eomf_int_reg[3]_0 (pred_eomf),
        .\err_ds_reg[0] (align_c_n_38),
        .\err_ds_reg[1] (err_ds08_out),
        .\err_ds_reg[1]_0 (align_c_n_42),
        .\err_ds_reg[2] (disp_d1[2:0]),
        .\err_ds_reg[2]_0 (err_ds012_out),
        .\err_ds_reg[2]_1 (align_c_n_48),
        .\err_ds_reg[3] (comma_is_q[7]),
        .\notb_d1_reg[0] (err_ds0__16),
        .\notb_d1_reg[2] ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7}),
        .octets_per_frame(octets_per_frame),
        .shift_mux__1(shift_mux__1));
  jesd204_0_jesd204_v7_2_4_buf_32_40 buf_c
       (.E(align_c_n_31),
        .Q(Q),
        .RAM_reg_192_255_33_35(p_150_out),
        .SR(align_c_n_7),
        .buf_rst(buf_rst),
        .clk(clk),
        .desc_data(desc_data),
        .\dout_reg[33] (alig_err),
        .fil_lvl1(fil_lvl1),
        .\fil_lvl_reg[7]_0 (\fil_lvl_reg[7] ),
        .first_val(first_val),
        .first_val_reg_0(first_val_reg),
        .frame_error(frame_error),
        .ovr_reg_0(ovr_reg),
        .read(read),
        .\rx_frame_error[18] (\rx_frame_error[18] ),
        .\rx_tdata[151] (\rx_tdata[151] ),
        .\rx_tdata[151]_0 (\rx_tdata[151]_0 ),
        .rxdataout(rxdataout));
  FDSE buf_rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(lane_rst_4),
        .Q(buf_rst),
        .S(buf_rst_reg_0));
  jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_41 cfg_info_c
       (.E(ila_align_c_n_15),
        .Q(ila_align_data),
        .active_lanes(active_lanes[1]),
        .\cfg_adjcnt_reg[0]_0 (ila_align_c_n_14),
        .\cfg_cs_reg[0]_0 (ila_align_c_n_13),
        .\cfg_res2_reg[0]_0 (ila_align_c_n_16),
        .clk(clk),
        .cnt(cnt),
        .done(done),
        .init0(init0),
        .init1(init1),
        .init2(init2),
        .init3(init3),
        .rst(rst),
        .started(started),
        .support_lane_sync(support_lane_sync));
  jesd204_0_jesd204_v7_2_4_cgs_state_32_42 cgs_state_c
       (.D(D),
        .\FSM_sequential_state_reg[3]_0 ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(state),
        .SR(SR),
        .clk(clk));
  FDRE \char_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[0]),
        .Q(char_d1[0]),
        .R(1'b0));
  FDRE \char_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[1]),
        .Q(char_d1[1]),
        .R(1'b0));
  FDRE \char_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[2]),
        .Q(char_d1[2]),
        .R(1'b0));
  FDRE \char_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[3]),
        .Q(char_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_comma_32_43 comma_c
       (.D(lane_k4),
        .\FSM_sequential_state_reg[0] (state),
        .\FSM_sequential_state_reg[3] ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(data_d1),
        .SR(SR),
        .active_lanes(active_lanes),
        .alig_deb_data(alig_deb_data),
        .alig_deb_ila(alig_deb_ila),
        .\alig_ds_reg[1] (alig_ds021_out),
        .\alig_ds_reg[1]_0 (alig_ds019_out),
        .all_sta_i_3(all_sta_i_3),
        .buf_rst(buf_rst),
        .buf_rst_reg(comma_c_n_95),
        .\char_d1_reg[0] ({comma_c_n_64,comma_c_n_65}),
        .clk(clk),
        .comma_data(comma_data),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_q(comma_is_q[5:4]),
        .comma_is_r__0(comma_is_r__0),
        .data_d(data_d),
        .\data_d1_reg[10] (comma_c_n_76),
        .\data_d1_reg[18] (comma_c_n_78),
        .\data_d1_reg[20] (comma_c_n_79),
        .\data_d1_reg[26] (comma_c_n_77),
        .\data_d1_reg[28] (comma_c_n_80),
        .\data_d1_reg[7] (p_0_in__0),
        .\data_us_r_reg[23]_0 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .\err_ds_reg[0] (err_ds0__16),
        .\err_ds_reg[2] (pred_eomf[2:0]),
        .\inv_ds_reg[2]_0 (disp_d1[2:0]),
        .\inv_ds_reg[2]_1 (notb_d1[2:0]),
        .\inv_ds_reg[3]_0 (comma_c_n_25),
        .\inv_ds_reg[3]_1 (err_ds012_out),
        .\inv_ds_reg[3]_2 (err_ds08_out),
        .\inv_ds_reg[3]_3 (comma_is_e),
        .\is_a_ds_reg[1]_0 (align_c_n_41),
        .\is_a_ds_reg[2]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_ds_reg[2]_1 (align_c_n_47),
        .\is_a_ds_reg[3]_0 (comma_is_a[3]),
        .\is_a_ds_reg[3]_1 (alig_ds017_out),
        .\is_a_ds_reg[3]_2 (align_c_n_44),
        .\is_a_reg[1] (comma_is_a[5]),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_f_ds_reg[3]_0 (char_d1[3:1]),
        .\is_k_ds_reg[2]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_ds_reg[2]_1 (comma_c_n_68),
        .\is_k_ds_reg[2]_2 (comma_c_n_93),
        .\is_k_ds_reg[3]_0 (comma_is_k[3]),
        .\is_k_ds_reg[3]_1 (comma_is_k[7:4]),
        .\is_q_ds_reg[0]_0 (\is_q_ds_reg[3] [0]),
        .\is_q_ds_reg[0]_1 (comma_c_n_96),
        .\is_q_ds_reg[1]_0 (\is_q_ds_reg[3] [1]),
        .\is_q_ds_reg[2]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_ds_reg[2]_1 (\is_q_ds_reg[3] [2]),
        .\is_q_ds_reg[3]_0 (\is_q_ds_reg[3] [3]),
        .\is_r_ds_reg[1]_0 (align_c_n_37),
        .\is_r_ds_reg[2]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_ds_reg[3]_0 (comma_is_r[3]),
        .\is_r_ds_reg[3]_1 (shift),
        .\is_r_reg[1] (comma_is_r[5]),
        .lane_sta(lane_sta),
        .\offs_out_reg[0] (align_c_n_36),
        .\offs_out_reg[1] (align_c_n_35),
        .\offs_out_reg[1]_0 (align_c_n_45),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .resync_trig_r_i_2(resync_trig_r_i_2),
        .\rx_cfg_lanes_in_use_reg[4] (\rx_cfg_lanes_in_use_reg[4]_0 ),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0] (offs),
        .\shift_r_reg[0]_0 (comma_c_n_94),
        .\shift_reg[0] (ila_align_c_n_11),
        .\shift_reg[1] (start_reg),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .sta_ds_reg_0(sta_ds_reg),
        .sta_ds_reg_1(sta_ds_reg_0),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg(comma_c_n_92),
        .started_data_reg_0(align_c_n_39),
        .started_ila0(started_ila0),
        .support_lane_sync(support_lane_sync));
  FDRE \data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[0]),
        .Q(data_d1[0]),
        .R(1'b0));
  FDRE \data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[10]),
        .Q(data_d1[10]),
        .R(1'b0));
  FDRE \data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[11]),
        .Q(data_d1[11]),
        .R(1'b0));
  FDRE \data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[12]),
        .Q(data_d1[12]),
        .R(1'b0));
  FDRE \data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[13]),
        .Q(data_d1[13]),
        .R(1'b0));
  FDRE \data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[14]),
        .Q(data_d1[14]),
        .R(1'b0));
  FDRE \data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[15]),
        .Q(data_d1[15]),
        .R(1'b0));
  FDRE \data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[16]),
        .Q(data_d1[16]),
        .R(1'b0));
  FDRE \data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[17]),
        .Q(data_d1[17]),
        .R(1'b0));
  FDRE \data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[18]),
        .Q(data_d1[18]),
        .R(1'b0));
  FDRE \data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[19]),
        .Q(data_d1[19]),
        .R(1'b0));
  FDRE \data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[1]),
        .Q(data_d1[1]),
        .R(1'b0));
  FDRE \data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[20]),
        .Q(data_d1[20]),
        .R(1'b0));
  FDRE \data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[21]),
        .Q(data_d1[21]),
        .R(1'b0));
  FDRE \data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[22]),
        .Q(data_d1[22]),
        .R(1'b0));
  FDRE \data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[23]),
        .Q(data_d1[23]),
        .R(1'b0));
  FDRE \data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[24]),
        .Q(data_d1[24]),
        .R(1'b0));
  FDRE \data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[25]),
        .Q(data_d1[25]),
        .R(1'b0));
  FDRE \data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[26]),
        .Q(data_d1[26]),
        .R(1'b0));
  FDRE \data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[27]),
        .Q(data_d1[27]),
        .R(1'b0));
  FDRE \data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[28]),
        .Q(data_d1[28]),
        .R(1'b0));
  FDRE \data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[29]),
        .Q(data_d1[29]),
        .R(1'b0));
  FDRE \data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[2]),
        .Q(data_d1[2]),
        .R(1'b0));
  FDRE \data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[30]),
        .Q(data_d1[30]),
        .R(1'b0));
  FDRE \data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[31]),
        .Q(data_d1[31]),
        .R(1'b0));
  FDRE \data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[3]),
        .Q(data_d1[3]),
        .R(1'b0));
  FDRE \data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[4]),
        .Q(data_d1[4]),
        .R(1'b0));
  FDRE \data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[5]),
        .Q(data_d1[5]),
        .R(1'b0));
  FDRE \data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[6]),
        .Q(data_d1[6]),
        .R(1'b0));
  FDRE \data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[7]),
        .Q(data_d1[7]),
        .R(1'b0));
  FDRE \data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[8]),
        .Q(data_d1[8]),
        .R(1'b0));
  FDRE \data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[9]),
        .Q(data_d1[9]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_data_swap_32_44 data_swap_c
       (.D({align_c_n_72,align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79}),
        .Q(p_9_in),
        .clk(clk));
  LUT3 #(
    .INIT(8'hFD)) 
    \deb_stat[3]_i_1__3 
       (.I0(active_lanes[1]),
        .I1(rst),
        .I2(rxstatus2_read),
        .O(deb_stat0));
  FDRE \deb_stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_k4),
        .Q(\deb_stat_reg[3]_0 [0]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\deb_stat_reg[3]_0 [1]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(\deb_stat_reg[3]_0 [2]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(\deb_stat_reg[3]_0 [3]),
        .R(deb_stat0));
  jesd204_0_jesd204_v7_2_4_descram_32_45 desc_c
       (.D(p_0_in21_in),
        .Q(p_1_in60_in),
        .clk(clk),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .\scram_r_reg[0]_0 (desc_c_n_14),
        .\scram_r_reg[0]_1 (\scram_r_reg[0] ),
        .\scram_r_reg[7]_0 ({alig_data[31:24],alig_data[22:17]}));
  FDRE \disp_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[0]),
        .Q(disp_d1[0]),
        .R(1'b0));
  FDRE \disp_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[1]),
        .Q(disp_d1[1]),
        .R(1'b0));
  FDRE \disp_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[2]),
        .Q(disp_d1[2]),
        .R(1'b0));
  FDRE \disp_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[3]),
        .Q(disp_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_errs_32_46 errs_c
       (.SS(alig_err_cnt0),
        .active_lanes(active_lanes[1]),
        .alig_alig_err(alig_alig_err),
        .alig_resync_reg_0(alig_resync_reg),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .clk(clk),
        .err_rep_reg_0(err_rep_reg),
        .err_rep_reg_1(align_c_n_33),
        .p_123_out(p_123_out),
        .rst(rst),
        .rxdisperr(rxdisperr),
        .rxnotintable(rxnotintable),
        .rxstatus_read(rxstatus_read),
        .\stat_reg[0]_0 (p_150_out),
        .\stat_reg[2]_0 (align_c_n_51));
  jesd204_0_jesd204_v7_2_4_rx_ila_align_32_47 ila_align_c
       (.D(comma_data),
        .E(ila_align_c_n_15),
        .Q(data_d1[7:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .cnt(cnt),
        .\data_d_reg[39]_0 (data_d),
        .\data_ds_reg[31]_0 (ila_align_data),
        .\data_ds_reg[31]_1 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .done(done),
        .done_reg_0(ila_align_c_n_13),
        .done_reg_1(ila_align_c_n_14),
        .done_reg_2(ila_align_c_n_16),
        .\shift_reg[0]_0 (ila_align_c_n_11),
        .\shift_reg[0]_1 (comma_c_n_96),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .\shift_reg[1]_1 (comma_c_n_95),
        .start_reg_0(start_reg),
        .start_reg_1(start_reg_0),
        .started(started));
  FDRE \notb_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[0]),
        .Q(notb_d1[0]),
        .R(1'b0));
  FDRE \notb_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[1]),
        .Q(notb_d1[1]),
        .R(1'b0));
  FDRE \notb_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[2]),
        .Q(notb_d1[2]),
        .R(1'b0));
  FDRE \notb_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[3]),
        .Q(notb_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_testm_32_48 testm_c
       (.Q(char_d1),
        .active_lanes(active_lanes[1]),
        .\char_d1_reg[0] (\char_d1_reg[0]_0 ),
        .\char_d1_reg[2] (\char_d1_reg[2]_0 ),
        .clk(clk),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[15] (\data_d1_reg[15]_0 ),
        .\data_d1_reg[25] (comma_is_q[7]),
        .\data_d1_reg[31] (comma_is_a[7]),
        .\data_d1_reg[31]_0 (\data_d1_reg[31]_0 ),
        .\ila_cnt_reg[0]_0 (comma_c_n_77),
        .ila_error0(ila_error0),
        .ila_error_reg_0(ila_error_reg),
        .k285_test_reg_0(k285_test_reg),
        .lane_rst_4(lane_rst_4),
        .lane_sta(lane_sta),
        .\mf_cnt_reg[0]_0 (align_c_n_44),
        .\mf_cnt_reg[0]_1 ({data_d1[31:29],data_d1[25:24]}),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[4] (\rx_cfg_lanes_in_use_reg[4] ),
        .test_err_count(test_err_count),
        .test_ila_count(test_ila_count),
        .test_mf_count(test_mf_count),
        .test_modes(test_modes));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_lane_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_lane_32_11
   (lane_k4,
    p_111_out,
    \lane_offs_val[5]_9 ,
    start_reg,
    init0,
    init3,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[5] ,
    test_ila_count,
    test_mf_count,
    init1,
    alig_deb_ila,
    lane_err_rep,
    first_val,
    rxdataout,
    Q,
    frame_error,
    \is_q_ds_reg[3] ,
    started_ila0,
    sta_ds_reg,
    \fil_lvl_reg[7] ,
    \data_d1_reg[15]_0 ,
    \char_d1_reg[0]_0 ,
    \data_d1_reg[31]_0 ,
    \char_d1_reg[2]_0 ,
    ila_error0,
    \deb_stat_reg[3]_0 ,
    \rx_cfg_lanes_in_use_reg[5]_0 ,
    sta_ds_reg_0,
    val_ds_reg,
    \offs_out_reg[1] ,
    lane_alig_resync,
    p_84_out,
    lane_buf_ovr,
    init2,
    SR,
    clk,
    k285_test_reg,
    octets_per_frame,
    O,
    \emcnt_reg[3] ,
    buf_rst_reg_0,
    started_ila_reg,
    start_reg_0,
    first_val_reg,
    ila_error_reg,
    \emcnt_reg[9] ,
    read,
    \emcnt_reg[6] ,
    \rx_tdata[183] ,
    \rx_tdata[183]_0 ,
    \rx_frame_error[22] ,
    \efcnt_reg[0] ,
    support_lane_sync,
    rst,
    active_lanes,
    test_modes,
    rxstatus2_read,
    D,
    \emcnt_reg[2] ,
    \emcnt_reg[7] ,
    \eof_int_reg[3] ,
    \eof_int_reg[3]_0 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[1] ,
    \efcnt_reg[2] ,
    rxnotintable,
    rxdisperr,
    encomma_i_2,
    encomma_i_2_0,
    resync_trig_r_i_2,
    resync_trig_r_i_2_0,
    p_267_out,
    \eof_int_reg[0] ,
    \eof_int_reg[1] ,
    sta_ds_reg_1,
    \scram_r_reg[0] ,
    rxstatus_read,
    rxdata,
    rxcharisk,
    scram_enable);
  output [0:0]lane_k4;
  output p_111_out;
  output \lane_offs_val[5]_9 ;
  output start_reg;
  output [30:0]init0;
  output [11:0]init3;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[5] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [30:0]init1;
  output alig_deb_ila;
  output [0:0]lane_err_rep;
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [3:0]\is_q_ds_reg[3] ;
  output started_ila0;
  output [0:0]sta_ds_reg;
  output [7:0]\fil_lvl_reg[7] ;
  output \data_d1_reg[15]_0 ;
  output \char_d1_reg[0]_0 ;
  output \data_d1_reg[31]_0 ;
  output \char_d1_reg[2]_0 ;
  output ila_error0;
  output [3:0]\deb_stat_reg[3]_0 ;
  output \rx_cfg_lanes_in_use_reg[5]_0 ;
  output sta_ds_reg_0;
  output val_ds_reg;
  output [1:0]\offs_out_reg[1] ;
  output [0:0]lane_alig_resync;
  output [2:0]p_84_out;
  output [0:0]lane_buf_ovr;
  output [28:0]init2;
  input [0:0]SR;
  input clk;
  input k285_test_reg;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3] ;
  input buf_rst_reg_0;
  input started_ila_reg;
  input start_reg_0;
  input first_val_reg;
  input ila_error_reg;
  input [3:0]\emcnt_reg[9] ;
  input read;
  input \emcnt_reg[6] ;
  input [7:0]\rx_tdata[183] ;
  input [1:0]\rx_tdata[183]_0 ;
  input [0:0]\rx_frame_error[22] ;
  input \efcnt_reg[0] ;
  input support_lane_sync;
  input rst;
  input [3:0]active_lanes;
  input [1:0]test_modes;
  input rxstatus2_read;
  input [0:0]D;
  input \emcnt_reg[2] ;
  input \emcnt_reg[7] ;
  input \eof_int_reg[3] ;
  input \eof_int_reg[3]_0 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[1] ;
  input \efcnt_reg[2] ;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input encomma_i_2;
  input encomma_i_2_0;
  input [0:0]resync_trig_r_i_2;
  input [0:0]resync_trig_r_i_2_0;
  input p_267_out;
  input \eof_int_reg[0] ;
  input \eof_int_reg[1] ;
  input sta_ds_reg_1;
  input \scram_r_reg[0] ;
  input rxstatus_read;
  input [31:0]rxdata;
  input [3:0]rxcharisk;
  input scram_enable;

  wire [0:0]D;
  wire [3:0]O;
  wire [35:0]Q;
  wire [0:0]SR;
  wire [3:0]active_lanes;
  wire alig_alig_err;
  wire [31:17]alig_data;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]alig_ds017_out;
  wire [3:3]alig_ds019_out;
  wire [3:3]alig_ds021_out;
  wire [3:0]alig_err;
  wire alig_err_cnt0;
  wire align_c_n_11;
  wire align_c_n_12;
  wire align_c_n_31;
  wire align_c_n_33;
  wire align_c_n_35;
  wire align_c_n_36;
  wire align_c_n_37;
  wire align_c_n_38;
  wire align_c_n_39;
  wire align_c_n_41;
  wire align_c_n_42;
  wire align_c_n_44;
  wire align_c_n_45;
  wire align_c_n_47;
  wire align_c_n_48;
  wire align_c_n_52;
  wire align_c_n_7;
  wire align_c_n_73;
  wire align_c_n_74;
  wire align_c_n_75;
  wire align_c_n_76;
  wire align_c_n_77;
  wire align_c_n_78;
  wire align_c_n_79;
  wire align_c_n_80;
  wire align_c_n_9;
  wire align_pred_c_n_5;
  wire align_pred_c_n_6;
  wire align_pred_c_n_7;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire buf_rst_reg_0;
  wire [3:0]char_d1;
  wire \char_d1_reg[0]_0 ;
  wire \char_d1_reg[2]_0 ;
  wire clk;
  wire [1:0]cnt;
  wire comma_c_n_25;
  wire comma_c_n_35;
  wire comma_c_n_36;
  wire comma_c_n_37;
  wire comma_c_n_38;
  wire comma_c_n_42;
  wire comma_c_n_43;
  wire comma_c_n_45;
  wire comma_c_n_46;
  wire comma_c_n_64;
  wire comma_c_n_65;
  wire comma_c_n_68;
  wire comma_c_n_71;
  wire comma_c_n_72;
  wire comma_c_n_73;
  wire comma_c_n_74;
  wire comma_c_n_76;
  wire comma_c_n_77;
  wire comma_c_n_78;
  wire comma_c_n_79;
  wire comma_c_n_80;
  wire comma_c_n_81;
  wire comma_c_n_82;
  wire comma_c_n_83;
  wire comma_c_n_84;
  wire comma_c_n_85;
  wire comma_c_n_86;
  wire comma_c_n_87;
  wire comma_c_n_88;
  wire comma_c_n_91;
  wire comma_c_n_92;
  wire comma_c_n_93;
  wire comma_c_n_94;
  wire comma_c_n_95;
  wire [31:8]comma_data;
  wire [7:3]comma_is_a;
  wire [4:4]comma_is_a__0;
  wire [7:7]comma_is_e;
  wire [7:3]comma_is_k;
  wire [7:4]comma_is_q;
  wire [7:3]comma_is_r;
  wire [4:4]comma_is_r__0;
  wire [39:32]data_d;
  wire [31:0]data_d1;
  wire \data_d1_reg[15]_0 ;
  wire \data_d1_reg[31]_0 ;
  wire deb_stat0;
  wire [3:0]\deb_stat_reg[3]_0 ;
  wire desc_c_n_14;
  wire [31:0]desc_data;
  wire [3:0]disp_d1;
  wire done;
  wire \efcnt_reg[0] ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[1] ;
  wire \efcnt_reg[2] ;
  wire \emcnt_reg[2] ;
  wire [1:0]\emcnt_reg[3] ;
  wire \emcnt_reg[6] ;
  wire \emcnt_reg[7] ;
  wire [3:0]\emcnt_reg[9] ;
  wire encomma_i_2;
  wire encomma_i_2_0;
  wire \eof_int_reg[0] ;
  wire \eof_int_reg[1] ;
  wire \eof_int_reg[3] ;
  wire \eof_int_reg[3]_0 ;
  wire [2:1]err_ds012_out;
  wire [1:1]err_ds08_out;
  wire [0:0]err_ds0__16;
  wire fil_lvl1;
  wire [7:0]\fil_lvl_reg[7] ;
  wire first_val;
  wire first_val_reg;
  wire [1:0]frame_error;
  wire ila_align_c_n_10;
  wire ila_align_c_n_11;
  wire ila_align_c_n_13;
  wire ila_align_c_n_14;
  wire ila_align_c_n_15;
  wire ila_align_c_n_16;
  wire [31:0]ila_align_data;
  wire ila_error0;
  wire ila_error_reg;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [3:0]\is_q_ds_reg[3] ;
  wire k285_test_reg;
  wire [0:0]lane_alig_resync;
  wire [0:0]lane_buf_ovr;
  wire [5:5]lane_cgs;
  wire [0:0]lane_err_rep;
  wire [0:0]lane_k4;
  wire \lane_offs_val[5]_9 ;
  wire lane_rst_5;
  wire [3:0]notb_d1;
  wire [7:0]octets_per_frame;
  wire [0:0]offs;
  wire [1:0]\offs_out_reg[1] ;
  wire [3:2]p_0_in;
  wire p_0_in21_in;
  wire [15:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_111_out;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in60_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [3:2]p_1_out;
  wire p_267_out;
  wire p_34_in;
  wire [2:0]p_84_out;
  wire [7:0]p_9_in;
  wire [3:0]pred_ds0;
  wire [3:0]pred_eomf;
  wire pred_rdy;
  wire read;
  wire [0:0]resync_trig_r_i_2;
  wire [0:0]resync_trig_r_i_2_0;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[5] ;
  wire \rx_cfg_lanes_in_use_reg[5]_0 ;
  wire [0:0]\rx_frame_error[22] ;
  wire [7:0]\rx_tdata[183] ;
  wire [1:0]\rx_tdata[183]_0 ;
  wire [3:0]rxcharisk;
  wire [31:0]rxdata;
  wire [15:0]rxdataout;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus2_read;
  wire rxstatus_read;
  wire scram_enable;
  wire \scram_r_reg[0] ;
  wire [1:1]shift;
  wire [1:0]shift_mux__1;
  wire [0:0]sta_ds_reg;
  wire sta_ds_reg_0;
  wire sta_ds_reg_1;
  wire start_data__5;
  wire start_ila__1;
  wire start_reg;
  wire start_reg_0;
  wire started;
  wire started_data0;
  wire started_ila0;
  wire started_ila_reg;
  wire [3:0]state;
  wire support_lane_sync;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;
  wire val_ds_reg;

  jesd204_0_jesd204_v7_2_4_rx_align_32_26 align_c
       (.D(offs),
        .E(align_c_n_9),
        .Q(disp_d1[3]),
        .RAM_reg_192_255_0_2(p_1_in60_in),
        .RAM_reg_192_255_9_11(desc_c_n_14),
        .SR(align_c_n_7),
        .SS(alig_err_cnt0),
        .active_lanes({active_lanes[3],active_lanes[0]}),
        .alig_alig_err(alig_alig_err),
        .alig_deb_data(alig_deb_data),
        .alig_ds019_out(alig_ds019_out),
        .alig_ds021_out(alig_ds021_out),
        .\alig_ds_reg[1]_0 ({comma_c_n_64,comma_c_n_65}),
        .\alig_ds_reg[2]_0 (alig_ds017_out),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .buf_rst(buf_rst),
        .buf_rst_reg(align_c_n_11),
        .buf_rst_reg_0(align_c_n_12),
        .clk(clk),
        .comma_data(comma_data[31:24]),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[10] (align_c_n_41),
        .\data_d1_reg[12] (align_c_n_37),
        .\data_d1_reg[15] (align_c_n_42),
        .\data_d1_reg[18] (align_c_n_47),
        .\data_d1_reg[23] (align_c_n_48),
        .\data_d1_reg[26] (align_c_n_44),
        .\data_d1_reg[7] (align_c_n_38),
        .\data_ds_reg[15]_0 (p_0_in__0),
        .\data_ds_reg[16]_0 (p_0_in21_in),
        .\data_ds_reg[31]_0 ({alig_data[31:24],alig_data[22:17]}),
        .\data_ds_reg[31]_1 (data_d1),
        .\deb_stat_reg[3] (p_1_out),
        .\deb_stat_reg[3]_0 (\deb_stat_reg[3]_0 [3:2]),
        .desc_data(desc_data),
        .\eof_int_reg[3] (\efcnt_reg[0] ),
        .\eomf_d_reg[3]_0 (pred_eomf),
        .\err_ds_reg[3]_0 (alig_err),
        .\err_ds_reg[3]_1 ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7,comma_c_n_25}),
        .fil_lvl1(fil_lvl1),
        .first_val(first_val),
        .\inv_ds_reg[3] (notb_d1),
        .\is_a_reg[1]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_reg[3]_0 ({comma_is_a[7],comma_is_a[3]}),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_k_ds_reg[3] (char_d1),
        .\is_k_reg[1]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_reg[2]_0 (comma_is_k[3]),
        .\is_k_reg[2]_1 (comma_c_n_68),
        .\is_q_reg[1]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_reg[2]_0 (\is_q_ds_reg[3] [3]),
        .\is_q_reg[2]_1 (comma_c_n_76),
        .\is_q_reg[2]_2 (comma_c_n_78),
        .\is_q_reg[3]_0 (comma_is_q[7]),
        .\is_r_reg[1]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_reg[2]_0 (comma_is_r[3]),
        .\is_r_reg[2]_1 (comma_c_n_79),
        .\is_r_reg[3]_0 (comma_c_n_80),
        .\lane_offs_val[5]_9 (\lane_offs_val[5]_9 ),
        .\last_oof_reg[7] ({align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79,align_c_n_80}),
        .\last_oof_reg[7]_0 (p_9_in),
        .octets_per_frame(octets_per_frame[1:0]),
        .\offs_out_reg[1]_0 (\offs_out_reg[1] ),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_267_out(p_267_out),
        .p_34_in(p_34_in),
        .p_84_out(p_84_out[2]),
        .\pred_ds_reg[3]_0 (pred_ds0),
        .rdy_ds_reg(align_c_n_31),
        .rdy_us_reg_0(pred_rdy),
        .read(read),
        .rst(rst),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .shift(shift),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0]_0 (comma_c_n_93),
        .\shift_r_reg[1]_0 (comma_c_n_92),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg_0(comma_c_n_91),
        .started_ila_reg_0(alig_deb_ila),
        .started_ila_reg_1(align_c_n_35),
        .started_ila_reg_2(align_c_n_36),
        .started_ila_reg_3(align_c_n_39),
        .started_ila_reg_4(align_c_n_45),
        .started_ila_reg_5(started_ila_reg),
        .\stat_reg[2] (align_c_n_52),
        .support_lane_sync(support_lane_sync),
        .val_ds_reg_0(p_111_out),
        .val_ds_reg_1(align_c_n_33),
        .val_ds_reg_2(val_ds_reg));
  jesd204_0_jesd204_v7_2_4_rx_align_pred_32_27 align_pred_c
       (.E(pred_rdy),
        .O(O),
        .Q(notb_d1[2:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .comma_is_a(comma_is_a[7:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_r(comma_is_r[7]),
        .\efcnt_reg[0]_0 (\efcnt_reg[0]_0 ),
        .\efcnt_reg[0]_1 (\efcnt_reg[0] ),
        .\efcnt_reg[1]_0 (\efcnt_reg[1] ),
        .\efcnt_reg[2]_0 (\efcnt_reg[2] ),
        .\efcnt_reg[7]_0 (align_c_n_11),
        .\emcnt_reg[2]_0 (\emcnt_reg[2] ),
        .\emcnt_reg[3]_0 (\emcnt_reg[3] ),
        .\emcnt_reg[6]_0 (\emcnt_reg[6] ),
        .\emcnt_reg[7]_0 (\emcnt_reg[7] ),
        .\emcnt_reg[9]_0 (\emcnt_reg[9] ),
        .\emcnt_reg[9]_1 (align_c_n_12),
        .\eof_int_reg[0]_0 (\eof_int_reg[0] ),
        .\eof_int_reg[1]_0 (\eof_int_reg[1] ),
        .\eof_int_reg[3]_0 (pred_ds0),
        .\eof_int_reg[3]_1 (\eof_int_reg[3] ),
        .\eof_int_reg[3]_2 (\eof_int_reg[3]_0 ),
        .\eof_int_reg[3]_3 (align_c_n_9),
        .\eomf_int_reg[3]_0 (pred_eomf),
        .\err_ds_reg[0] (align_c_n_38),
        .\err_ds_reg[1] (err_ds08_out),
        .\err_ds_reg[1]_0 (align_c_n_42),
        .\err_ds_reg[2] (disp_d1[2:0]),
        .\err_ds_reg[2]_0 (err_ds012_out),
        .\err_ds_reg[2]_1 (align_c_n_48),
        .\err_ds_reg[3] (comma_is_q[7]),
        .\notb_d1_reg[0] (err_ds0__16),
        .\notb_d1_reg[2] ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7}),
        .octets_per_frame(octets_per_frame),
        .shift_mux__1(shift_mux__1));
  jesd204_0_jesd204_v7_2_4_buf_32_28 buf_c
       (.E(align_c_n_31),
        .Q(Q),
        .RAM_reg_192_255_33_35(p_111_out),
        .SR(align_c_n_7),
        .buf_rst(buf_rst),
        .clk(clk),
        .desc_data(desc_data),
        .\dout_reg[33] (alig_err),
        .fil_lvl1(fil_lvl1),
        .\fil_lvl_reg[7]_0 (\fil_lvl_reg[7] ),
        .first_val(first_val),
        .first_val_reg_0(first_val_reg),
        .frame_error(frame_error),
        .lane_buf_ovr(lane_buf_ovr),
        .read(read),
        .\rx_frame_error[22] (\rx_frame_error[22] ),
        .\rx_tdata[183] (\rx_tdata[183] ),
        .\rx_tdata[183]_0 (\rx_tdata[183]_0 ),
        .rxdataout(rxdataout));
  FDSE buf_rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(lane_rst_5),
        .Q(buf_rst),
        .S(buf_rst_reg_0));
  jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_29 cfg_info_c
       (.E(ila_align_c_n_15),
        .Q(ila_align_data),
        .active_lanes(active_lanes[3]),
        .\cfg_adjcnt_reg[0]_0 (ila_align_c_n_14),
        .\cfg_cs_reg[0]_0 (ila_align_c_n_13),
        .\cfg_res2_reg[0]_0 (ila_align_c_n_16),
        .clk(clk),
        .cnt(cnt),
        .done(done),
        .init0(init0),
        .init1(init1),
        .init2(init2),
        .init3(init3),
        .rst(rst),
        .started(started),
        .support_lane_sync(support_lane_sync));
  jesd204_0_jesd204_v7_2_4_cgs_state_32_30 cgs_state_c
       (.D(lane_cgs),
        .\FSM_sequential_state_reg[3]_0 ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(state),
        .SR(SR),
        .active_lanes(active_lanes[3:2]),
        .clk(clk),
        .encomma_i_2(D),
        .encomma_i_2_0(encomma_i_2),
        .encomma_i_2_1(encomma_i_2_0),
        .\rx_cfg_lanes_in_use_reg[5] (\rx_cfg_lanes_in_use_reg[5]_0 ));
  FDRE \char_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[0]),
        .Q(char_d1[0]),
        .R(1'b0));
  FDRE \char_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[1]),
        .Q(char_d1[1]),
        .R(1'b0));
  FDRE \char_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[2]),
        .Q(char_d1[2]),
        .R(1'b0));
  FDRE \char_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[3]),
        .Q(char_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_comma_32_31 comma_c
       (.D(lane_k4),
        .\FSM_sequential_state_reg[0] (state),
        .\FSM_sequential_state_reg[3] ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(data_d1),
        .SR(SR),
        .active_lanes({active_lanes[3],active_lanes[1]}),
        .alig_deb_data(alig_deb_data),
        .alig_deb_ila(alig_deb_ila),
        .\alig_ds_reg[1] (alig_ds021_out),
        .\alig_ds_reg[1]_0 (alig_ds019_out),
        .buf_rst(buf_rst),
        .buf_rst_reg(comma_c_n_94),
        .\char_d1_reg[0] ({comma_c_n_64,comma_c_n_65}),
        .clk(clk),
        .comma_data(comma_data),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_q(comma_is_q[5:4]),
        .comma_is_r__0(comma_is_r__0),
        .data_d(data_d),
        .\data_d1_reg[10] (comma_c_n_76),
        .\data_d1_reg[18] (comma_c_n_78),
        .\data_d1_reg[20] (comma_c_n_79),
        .\data_d1_reg[26] (comma_c_n_77),
        .\data_d1_reg[28] (comma_c_n_80),
        .\data_d1_reg[7] (p_0_in__0),
        .\data_us_r_reg[23]_0 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .\err_ds_reg[0] (err_ds0__16),
        .\err_ds_reg[2] (pred_eomf[2:0]),
        .\inv_ds_reg[2]_0 (disp_d1[2:0]),
        .\inv_ds_reg[2]_1 (notb_d1[2:0]),
        .\inv_ds_reg[3]_0 (comma_c_n_25),
        .\inv_ds_reg[3]_1 (err_ds012_out),
        .\inv_ds_reg[3]_2 (err_ds08_out),
        .\inv_ds_reg[3]_3 (comma_is_e),
        .\is_a_ds_reg[1]_0 (align_c_n_41),
        .\is_a_ds_reg[2]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_ds_reg[2]_1 (align_c_n_47),
        .\is_a_ds_reg[3]_0 (comma_is_a[3]),
        .\is_a_ds_reg[3]_1 (alig_ds017_out),
        .\is_a_ds_reg[3]_2 (align_c_n_44),
        .\is_a_reg[1] (comma_is_a[5]),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_f_ds_reg[3]_0 (char_d1[3:1]),
        .\is_k_ds_reg[2]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_ds_reg[2]_1 (comma_c_n_68),
        .\is_k_ds_reg[2]_2 (comma_c_n_92),
        .\is_k_ds_reg[3]_0 (comma_is_k[3]),
        .\is_k_ds_reg[3]_1 (comma_is_k[7:4]),
        .\is_q_ds_reg[0]_0 (\is_q_ds_reg[3] [0]),
        .\is_q_ds_reg[0]_1 (comma_c_n_95),
        .\is_q_ds_reg[1]_0 (\is_q_ds_reg[3] [1]),
        .\is_q_ds_reg[2]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_ds_reg[2]_1 (\is_q_ds_reg[3] [2]),
        .\is_q_ds_reg[3]_0 (\is_q_ds_reg[3] [3]),
        .\is_r_ds_reg[1]_0 (align_c_n_37),
        .\is_r_ds_reg[2]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_ds_reg[3]_0 (comma_is_r[3]),
        .\is_r_ds_reg[3]_1 (shift),
        .\is_r_reg[1] (comma_is_r[5]),
        .\offs_out_reg[0] (align_c_n_36),
        .\offs_out_reg[1] (align_c_n_35),
        .\offs_out_reg[1]_0 (align_c_n_45),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .resync_trig_r_i_2(resync_trig_r_i_2),
        .resync_trig_r_i_2_0(resync_trig_r_i_2_0),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0] (offs),
        .\shift_r_reg[0]_0 (comma_c_n_93),
        .\shift_reg[0] (ila_align_c_n_11),
        .\shift_reg[1] (start_reg),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .sta_ds_reg_0(sta_ds_reg_0),
        .sta_ds_reg_1(sta_ds_reg),
        .sta_ds_reg_2(sta_ds_reg_1),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg(comma_c_n_91),
        .started_data_reg_0(align_c_n_39),
        .started_ila0(started_ila0),
        .support_lane_sync(support_lane_sync));
  FDRE \data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[0]),
        .Q(data_d1[0]),
        .R(1'b0));
  FDRE \data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[10]),
        .Q(data_d1[10]),
        .R(1'b0));
  FDRE \data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[11]),
        .Q(data_d1[11]),
        .R(1'b0));
  FDRE \data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[12]),
        .Q(data_d1[12]),
        .R(1'b0));
  FDRE \data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[13]),
        .Q(data_d1[13]),
        .R(1'b0));
  FDRE \data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[14]),
        .Q(data_d1[14]),
        .R(1'b0));
  FDRE \data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[15]),
        .Q(data_d1[15]),
        .R(1'b0));
  FDRE \data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[16]),
        .Q(data_d1[16]),
        .R(1'b0));
  FDRE \data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[17]),
        .Q(data_d1[17]),
        .R(1'b0));
  FDRE \data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[18]),
        .Q(data_d1[18]),
        .R(1'b0));
  FDRE \data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[19]),
        .Q(data_d1[19]),
        .R(1'b0));
  FDRE \data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[1]),
        .Q(data_d1[1]),
        .R(1'b0));
  FDRE \data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[20]),
        .Q(data_d1[20]),
        .R(1'b0));
  FDRE \data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[21]),
        .Q(data_d1[21]),
        .R(1'b0));
  FDRE \data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[22]),
        .Q(data_d1[22]),
        .R(1'b0));
  FDRE \data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[23]),
        .Q(data_d1[23]),
        .R(1'b0));
  FDRE \data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[24]),
        .Q(data_d1[24]),
        .R(1'b0));
  FDRE \data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[25]),
        .Q(data_d1[25]),
        .R(1'b0));
  FDRE \data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[26]),
        .Q(data_d1[26]),
        .R(1'b0));
  FDRE \data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[27]),
        .Q(data_d1[27]),
        .R(1'b0));
  FDRE \data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[28]),
        .Q(data_d1[28]),
        .R(1'b0));
  FDRE \data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[29]),
        .Q(data_d1[29]),
        .R(1'b0));
  FDRE \data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[2]),
        .Q(data_d1[2]),
        .R(1'b0));
  FDRE \data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[30]),
        .Q(data_d1[30]),
        .R(1'b0));
  FDRE \data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[31]),
        .Q(data_d1[31]),
        .R(1'b0));
  FDRE \data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[3]),
        .Q(data_d1[3]),
        .R(1'b0));
  FDRE \data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[4]),
        .Q(data_d1[4]),
        .R(1'b0));
  FDRE \data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[5]),
        .Q(data_d1[5]),
        .R(1'b0));
  FDRE \data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[6]),
        .Q(data_d1[6]),
        .R(1'b0));
  FDRE \data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[7]),
        .Q(data_d1[7]),
        .R(1'b0));
  FDRE \data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[8]),
        .Q(data_d1[8]),
        .R(1'b0));
  FDRE \data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[9]),
        .Q(data_d1[9]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_data_swap_32_32 data_swap_c
       (.D({align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79,align_c_n_80}),
        .Q(p_9_in),
        .clk(clk));
  LUT3 #(
    .INIT(8'hFD)) 
    \deb_stat[3]_i_1__4 
       (.I0(active_lanes[3]),
        .I1(rst),
        .I2(rxstatus2_read),
        .O(deb_stat0));
  FDRE \deb_stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_k4),
        .Q(\deb_stat_reg[3]_0 [0]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_cgs),
        .Q(\deb_stat_reg[3]_0 [1]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(\deb_stat_reg[3]_0 [2]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(\deb_stat_reg[3]_0 [3]),
        .R(deb_stat0));
  jesd204_0_jesd204_v7_2_4_descram_32_33 desc_c
       (.D(p_0_in21_in),
        .Q(p_1_in60_in),
        .clk(clk),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .\scram_r_reg[0]_0 (desc_c_n_14),
        .\scram_r_reg[0]_1 (\scram_r_reg[0] ),
        .\scram_r_reg[7]_0 ({alig_data[31:24],alig_data[22:17]}));
  FDRE \disp_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[0]),
        .Q(disp_d1[0]),
        .R(1'b0));
  FDRE \disp_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[1]),
        .Q(disp_d1[1]),
        .R(1'b0));
  FDRE \disp_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[2]),
        .Q(disp_d1[2]),
        .R(1'b0));
  FDRE \disp_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[3]),
        .Q(disp_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_errs_32_34 errs_c
       (.SS(alig_err_cnt0),
        .active_lanes(active_lanes[3]),
        .alig_alig_err(alig_alig_err),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .clk(clk),
        .err_rep_reg_0(align_c_n_33),
        .lane_alig_resync(lane_alig_resync),
        .lane_err_rep(lane_err_rep),
        .p_84_out(p_84_out),
        .rst(rst),
        .rxdisperr(rxdisperr),
        .rxnotintable(rxnotintable),
        .rxstatus_read(rxstatus_read),
        .\stat_reg[0]_0 (p_111_out),
        .\stat_reg[2]_0 (align_c_n_52));
  jesd204_0_jesd204_v7_2_4_rx_ila_align_32_35 ila_align_c
       (.D(comma_data),
        .E(ila_align_c_n_15),
        .Q(data_d1[7:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .cnt(cnt),
        .\data_d_reg[39]_0 (data_d),
        .\data_ds_reg[31]_0 (ila_align_data),
        .\data_ds_reg[31]_1 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .done(done),
        .done_reg_0(ila_align_c_n_13),
        .done_reg_1(ila_align_c_n_14),
        .done_reg_2(ila_align_c_n_16),
        .\shift_reg[0]_0 (ila_align_c_n_11),
        .\shift_reg[0]_1 (comma_c_n_95),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .\shift_reg[1]_1 (comma_c_n_94),
        .start_reg_0(start_reg),
        .start_reg_1(start_reg_0),
        .started(started));
  FDRE \notb_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[0]),
        .Q(notb_d1[0]),
        .R(1'b0));
  FDRE \notb_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[1]),
        .Q(notb_d1[1]),
        .R(1'b0));
  FDRE \notb_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[2]),
        .Q(notb_d1[2]),
        .R(1'b0));
  FDRE \notb_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[3]),
        .Q(notb_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_testm_32_36 testm_c
       (.Q(char_d1),
        .active_lanes(active_lanes[3]),
        .\char_d1_reg[0] (\char_d1_reg[0]_0 ),
        .\char_d1_reg[2] (\char_d1_reg[2]_0 ),
        .clk(clk),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[15] (\data_d1_reg[15]_0 ),
        .\data_d1_reg[25] (comma_is_q[7]),
        .\data_d1_reg[31] (comma_is_a[7]),
        .\data_d1_reg[31]_0 (\data_d1_reg[31]_0 ),
        .\ila_cnt_reg[0]_0 (comma_c_n_77),
        .ila_error0(ila_error0),
        .ila_error_reg_0(ila_error_reg),
        .ila_test_reg_0(sta_ds_reg),
        .k285_test_reg_0(k285_test_reg),
        .lane_rst_5(lane_rst_5),
        .\mf_cnt_reg[0]_0 (align_c_n_44),
        .\mf_cnt_reg[0]_1 ({data_d1[31:29],data_d1[25:24]}),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[5] (\rx_cfg_lanes_in_use_reg[5] ),
        .test_err_count(test_err_count),
        .test_ila_count(test_ila_count),
        .test_mf_count(test_mf_count),
        .test_modes(test_modes));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_lane_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_lane_32_12
   (k4_ds_reg,
    p_72_out,
    \lane_offs_val[6]_11 ,
    start_reg,
    init0,
    init3,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[6] ,
    test_ila_count,
    test_mf_count,
    init1,
    alig_deb_ila,
    first_val,
    opmf__28_carry,
    rxdataout,
    Q,
    frame_error,
    \is_q_ds_reg[3] ,
    started_ila0,
    sta_ds_reg,
    \fil_lvl_reg[7] ,
    \data_d1_reg[15]_0 ,
    \char_d1_reg[0]_0 ,
    \data_d1_reg[31]_0 ,
    \char_d1_reg[2]_0 ,
    ila_error0,
    opmf__28_carry__0,
    \rx_cfg_octets_per_frame_reg[6] ,
    \rx_cfg_octets_per_frame_reg[0] ,
    \rx_cfg_octets_per_frame_reg[1] ,
    \deb_stat_reg[3]_0 ,
    \rx_cfg_lanes_in_use_reg[6]_0 ,
    ovr_reg,
    alig_resync_reg,
    k4_ds_reg_0,
    err_rep_reg,
    \rx_cfg_octets_per_frame_reg[3] ,
    \rx_cfg_octets_per_frame_reg[6]_0 ,
    \offs_out_reg[1] ,
    p_45_out,
    init2,
    SR,
    clk,
    k285_test_reg,
    octets_per_frame,
    O,
    \emcnt_reg[3] ,
    buf_rst_reg_0,
    started_ila_reg,
    err_cur_i_2,
    start_reg_0,
    first_val_reg,
    ila_error_reg,
    \emcnt_reg[9] ,
    read,
    \rx_tdata[215] ,
    \rx_tdata[215]_0 ,
    \rx_frame_error[26] ,
    \efcnt_reg[0] ,
    support_lane_sync,
    rst,
    active_lanes,
    test_modes,
    rxstatus2_read,
    \emcnt_reg[2] ,
    \eof_int_reg[3] ,
    \efcnt_reg[2] ,
    rxnotintable,
    rxdisperr,
    \stat[29]_i_2 ,
    \stat[31]_i_2 ,
    lane_k4,
    resync_trig_r_reg,
    sta_ds_reg_0,
    \scram_r_reg[0] ,
    rxstatus_read,
    rxdata,
    rxcharisk,
    scram_enable);
  output [0:0]k4_ds_reg;
  output p_72_out;
  output \lane_offs_val[6]_11 ;
  output start_reg;
  output [30:0]init0;
  output [11:0]init3;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[6] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [30:0]init1;
  output alig_deb_ila;
  output first_val;
  output opmf__28_carry;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [3:0]\is_q_ds_reg[3] ;
  output started_ila0;
  output [0:0]sta_ds_reg;
  output [7:0]\fil_lvl_reg[7] ;
  output \data_d1_reg[15]_0 ;
  output \char_d1_reg[0]_0 ;
  output \data_d1_reg[31]_0 ;
  output \char_d1_reg[2]_0 ;
  output ila_error0;
  output opmf__28_carry__0;
  output \rx_cfg_octets_per_frame_reg[6] ;
  output \rx_cfg_octets_per_frame_reg[0] ;
  output \rx_cfg_octets_per_frame_reg[1] ;
  output [3:0]\deb_stat_reg[3]_0 ;
  output \rx_cfg_lanes_in_use_reg[6]_0 ;
  output ovr_reg;
  output alig_resync_reg;
  output k4_ds_reg_0;
  output err_rep_reg;
  output \rx_cfg_octets_per_frame_reg[3] ;
  output \rx_cfg_octets_per_frame_reg[6]_0 ;
  output [1:0]\offs_out_reg[1] ;
  output [2:0]p_45_out;
  output [28:0]init2;
  input [0:0]SR;
  input clk;
  input k285_test_reg;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3] ;
  input buf_rst_reg_0;
  input started_ila_reg;
  input [2:0]err_cur_i_2;
  input start_reg_0;
  input first_val_reg;
  input ila_error_reg;
  input [3:0]\emcnt_reg[9] ;
  input read;
  input [7:0]\rx_tdata[215] ;
  input [1:0]\rx_tdata[215]_0 ;
  input [0:0]\rx_frame_error[26] ;
  input \efcnt_reg[0] ;
  input support_lane_sync;
  input rst;
  input [3:0]active_lanes;
  input [1:0]test_modes;
  input rxstatus2_read;
  input \emcnt_reg[2] ;
  input \eof_int_reg[3] ;
  input \efcnt_reg[2] ;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input [2:0]\stat[29]_i_2 ;
  input [2:0]\stat[31]_i_2 ;
  input [2:0]lane_k4;
  input resync_trig_r_reg;
  input sta_ds_reg_0;
  input \scram_r_reg[0] ;
  input rxstatus_read;
  input [31:0]rxdata;
  input [3:0]rxcharisk;
  input scram_enable;

  wire [3:0]O;
  wire [35:0]Q;
  wire [0:0]SR;
  wire [3:0]active_lanes;
  wire alig_alig_err;
  wire [31:17]alig_data;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]alig_ds017_out;
  wire [3:3]alig_ds019_out;
  wire [3:3]alig_ds021_out;
  wire [3:0]alig_err;
  wire alig_err_cnt0;
  wire alig_resync_reg;
  wire align_c_n_11;
  wire align_c_n_12;
  wire align_c_n_31;
  wire align_c_n_33;
  wire align_c_n_35;
  wire align_c_n_36;
  wire align_c_n_37;
  wire align_c_n_38;
  wire align_c_n_39;
  wire align_c_n_41;
  wire align_c_n_42;
  wire align_c_n_44;
  wire align_c_n_45;
  wire align_c_n_47;
  wire align_c_n_48;
  wire align_c_n_51;
  wire align_c_n_7;
  wire align_c_n_72;
  wire align_c_n_73;
  wire align_c_n_74;
  wire align_c_n_75;
  wire align_c_n_76;
  wire align_c_n_77;
  wire align_c_n_78;
  wire align_c_n_79;
  wire align_c_n_9;
  wire align_pred_c_n_6;
  wire align_pred_c_n_7;
  wire align_pred_c_n_8;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire buf_rst_reg_0;
  wire [3:0]char_d1;
  wire \char_d1_reg[0]_0 ;
  wire \char_d1_reg[2]_0 ;
  wire clk;
  wire [1:0]cnt;
  wire comma_c_n_25;
  wire comma_c_n_35;
  wire comma_c_n_36;
  wire comma_c_n_37;
  wire comma_c_n_38;
  wire comma_c_n_42;
  wire comma_c_n_43;
  wire comma_c_n_45;
  wire comma_c_n_46;
  wire comma_c_n_64;
  wire comma_c_n_65;
  wire comma_c_n_68;
  wire comma_c_n_71;
  wire comma_c_n_72;
  wire comma_c_n_73;
  wire comma_c_n_74;
  wire comma_c_n_76;
  wire comma_c_n_77;
  wire comma_c_n_78;
  wire comma_c_n_79;
  wire comma_c_n_80;
  wire comma_c_n_81;
  wire comma_c_n_82;
  wire comma_c_n_83;
  wire comma_c_n_84;
  wire comma_c_n_85;
  wire comma_c_n_86;
  wire comma_c_n_87;
  wire comma_c_n_88;
  wire comma_c_n_90;
  wire comma_c_n_91;
  wire comma_c_n_92;
  wire comma_c_n_93;
  wire comma_c_n_94;
  wire [31:8]comma_data;
  wire [7:3]comma_is_a;
  wire [4:4]comma_is_a__0;
  wire [7:7]comma_is_e;
  wire [7:3]comma_is_k;
  wire [7:4]comma_is_q;
  wire [7:3]comma_is_r;
  wire [4:4]comma_is_r__0;
  wire [39:32]data_d;
  wire [31:0]data_d1;
  wire \data_d1_reg[15]_0 ;
  wire \data_d1_reg[31]_0 ;
  wire deb_stat0;
  wire [3:0]\deb_stat_reg[3]_0 ;
  wire desc_c_n_14;
  wire [31:0]desc_data;
  wire [3:0]disp_d1;
  wire done;
  wire \efcnt_reg[0] ;
  wire \efcnt_reg[2] ;
  wire \emcnt_reg[2] ;
  wire [1:0]\emcnt_reg[3] ;
  wire [3:0]\emcnt_reg[9] ;
  wire \eof_int_reg[3] ;
  wire [2:0]err_cur_i_2;
  wire [2:1]err_ds012_out;
  wire [1:1]err_ds08_out;
  wire [0:0]err_ds0__16;
  wire err_rep_reg;
  wire fil_lvl1;
  wire [7:0]\fil_lvl_reg[7] ;
  wire first_val;
  wire first_val_reg;
  wire [1:0]frame_error;
  wire ila_align_c_n_10;
  wire ila_align_c_n_11;
  wire ila_align_c_n_13;
  wire ila_align_c_n_14;
  wire ila_align_c_n_15;
  wire ila_align_c_n_16;
  wire [31:0]ila_align_data;
  wire ila_error0;
  wire ila_error_reg;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [3:0]\is_q_ds_reg[3] ;
  wire k285_test_reg;
  wire [0:0]k4_ds_reg;
  wire k4_ds_reg_0;
  wire [6:6]lane_cgs;
  wire [2:0]lane_k4;
  wire \lane_offs_val[6]_11 ;
  wire lane_rst_6;
  wire [3:0]notb_d1;
  wire [7:0]octets_per_frame;
  wire [0:0]offs;
  wire [1:0]\offs_out_reg[1] ;
  wire opmf__28_carry;
  wire opmf__28_carry__0;
  wire ovr_reg;
  wire [3:2]p_0_in;
  wire p_0_in21_in;
  wire [15:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in60_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [3:2]p_1_out;
  wire p_34_in;
  wire [2:0]p_45_out;
  wire p_72_out;
  wire [7:0]p_9_in;
  wire [3:0]pred_ds0;
  wire [3:0]pred_eomf;
  wire pred_rdy;
  wire read;
  wire resync_trig_r_reg;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[6] ;
  wire \rx_cfg_lanes_in_use_reg[6]_0 ;
  wire \rx_cfg_octets_per_frame_reg[0] ;
  wire \rx_cfg_octets_per_frame_reg[1] ;
  wire \rx_cfg_octets_per_frame_reg[3] ;
  wire \rx_cfg_octets_per_frame_reg[6] ;
  wire \rx_cfg_octets_per_frame_reg[6]_0 ;
  wire [0:0]\rx_frame_error[26] ;
  wire [7:0]\rx_tdata[215] ;
  wire [1:0]\rx_tdata[215]_0 ;
  wire [3:0]rxcharisk;
  wire [31:0]rxdata;
  wire [15:0]rxdataout;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus2_read;
  wire rxstatus_read;
  wire scram_enable;
  wire \scram_r_reg[0] ;
  wire [1:1]shift;
  wire [1:0]shift_mux__1;
  wire [0:0]sta_ds_reg;
  wire sta_ds_reg_0;
  wire start_data__5;
  wire start_ila__1;
  wire start_reg;
  wire start_reg_0;
  wire started;
  wire started_data0;
  wire started_ila0;
  wire started_ila_reg;
  wire [2:0]\stat[29]_i_2 ;
  wire [2:0]\stat[31]_i_2 ;
  wire [3:0]state;
  wire support_lane_sync;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;

  jesd204_0_jesd204_v7_2_4_rx_align_32_14 align_c
       (.D(offs),
        .E(align_c_n_9),
        .Q(disp_d1[3]),
        .RAM_reg_192_255_0_2(p_1_in60_in),
        .RAM_reg_192_255_9_11(desc_c_n_14),
        .SR(align_c_n_7),
        .SS(alig_err_cnt0),
        .active_lanes(active_lanes[3]),
        .alig_alig_err(alig_alig_err),
        .alig_deb_data(alig_deb_data),
        .alig_ds019_out(alig_ds019_out),
        .alig_ds021_out(alig_ds021_out),
        .\alig_ds_reg[1]_0 ({comma_c_n_64,comma_c_n_65}),
        .\alig_ds_reg[2]_0 (alig_ds017_out),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .buf_rst(buf_rst),
        .buf_rst_reg(align_c_n_11),
        .buf_rst_reg_0(align_c_n_12),
        .clk(clk),
        .comma_data(comma_data[31:24]),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[10] (align_c_n_41),
        .\data_d1_reg[12] (align_c_n_37),
        .\data_d1_reg[15] (align_c_n_42),
        .\data_d1_reg[18] (align_c_n_47),
        .\data_d1_reg[23] (align_c_n_48),
        .\data_d1_reg[26] (align_c_n_44),
        .\data_d1_reg[7] (align_c_n_38),
        .\data_ds_reg[15]_0 (p_0_in__0),
        .\data_ds_reg[16]_0 (p_0_in21_in),
        .\data_ds_reg[31]_0 ({alig_data[31:24],alig_data[22:17]}),
        .\data_ds_reg[31]_1 (data_d1),
        .\deb_stat_reg[3] (p_1_out),
        .\deb_stat_reg[3]_0 (\deb_stat_reg[3]_0 [3:2]),
        .desc_data(desc_data),
        .\eof_int_reg[3] (\efcnt_reg[0] ),
        .\eomf_d_reg[3]_0 (pred_eomf),
        .\err_ds_reg[3]_0 (alig_err),
        .\err_ds_reg[3]_1 ({align_pred_c_n_6,align_pred_c_n_7,align_pred_c_n_8,comma_c_n_25}),
        .fil_lvl1(fil_lvl1),
        .first_val(first_val),
        .\inv_ds_reg[3] (notb_d1),
        .\is_a_reg[1]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_reg[3]_0 ({comma_is_a[7],comma_is_a[3]}),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_k_ds_reg[3] (char_d1),
        .\is_k_reg[1]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_reg[2]_0 (comma_is_k[3]),
        .\is_k_reg[2]_1 (comma_c_n_68),
        .\is_q_reg[1]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_reg[2]_0 (\is_q_ds_reg[3] [3]),
        .\is_q_reg[2]_1 (comma_c_n_76),
        .\is_q_reg[2]_2 (comma_c_n_78),
        .\is_q_reg[3]_0 (comma_is_q[7]),
        .\is_r_reg[1]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_reg[2]_0 (comma_is_r[3]),
        .\is_r_reg[2]_1 (comma_c_n_79),
        .\is_r_reg[3]_0 (comma_c_n_80),
        .\lane_offs_val[6]_11 (\lane_offs_val[6]_11 ),
        .\last_oof_reg[7] ({align_c_n_72,align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79}),
        .\last_oof_reg[7]_0 (p_9_in),
        .octets_per_frame(octets_per_frame[1:0]),
        .\offs_out_reg[1]_0 (\offs_out_reg[1] ),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .p_45_out(p_45_out[2]),
        .\pred_ds_reg[3]_0 (pred_ds0),
        .rdy_ds_reg(align_c_n_31),
        .rdy_us_reg_0(pred_rdy),
        .read(read),
        .rst(rst),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .shift(shift),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0]_0 (comma_c_n_92),
        .\shift_r_reg[1]_0 (comma_c_n_91),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg_0(comma_c_n_90),
        .started_ila_reg_0(alig_deb_ila),
        .started_ila_reg_1(align_c_n_35),
        .started_ila_reg_2(align_c_n_36),
        .started_ila_reg_3(align_c_n_39),
        .started_ila_reg_4(align_c_n_45),
        .started_ila_reg_5(started_ila_reg),
        .\stat_reg[2] (align_c_n_51),
        .support_lane_sync(support_lane_sync),
        .val_ds_reg_0(p_72_out),
        .val_ds_reg_1(align_c_n_33));
  jesd204_0_jesd204_v7_2_4_rx_align_pred_32_15 align_pred_c
       (.E(pred_rdy),
        .O(O),
        .Q(notb_d1[2:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .comma_is_a(comma_is_a[7:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_r(comma_is_r[7]),
        .\efcnt_reg[0]_0 (\efcnt_reg[0] ),
        .\efcnt_reg[2]_0 (\efcnt_reg[2] ),
        .\efcnt_reg[7]_0 (align_c_n_11),
        .\emcnt_reg[2]_0 (\emcnt_reg[2] ),
        .\emcnt_reg[3]_0 (\emcnt_reg[3] ),
        .\emcnt_reg[9]_0 (\emcnt_reg[9] ),
        .\emcnt_reg[9]_1 (align_c_n_12),
        .\eof_int_reg[3]_0 (pred_ds0),
        .\eof_int_reg[3]_1 (\eof_int_reg[3] ),
        .\eof_int_reg[3]_2 (align_c_n_9),
        .\eomf_int_reg[3]_0 (pred_eomf),
        .\err_ds_reg[0] (align_c_n_38),
        .\err_ds_reg[1] (err_ds08_out),
        .\err_ds_reg[1]_0 (align_c_n_42),
        .\err_ds_reg[2] (disp_d1[2:0]),
        .\err_ds_reg[2]_0 (err_ds012_out),
        .\err_ds_reg[2]_1 (align_c_n_48),
        .\err_ds_reg[3] (comma_is_q[7]),
        .\notb_d1_reg[0] (err_ds0__16),
        .\notb_d1_reg[2] ({align_pred_c_n_6,align_pred_c_n_7,align_pred_c_n_8}),
        .octets_per_frame(octets_per_frame),
        .opmf__28_carry(opmf__28_carry),
        .opmf__28_carry__0(opmf__28_carry__0),
        .\rx_cfg_octets_per_frame_reg[0] (\rx_cfg_octets_per_frame_reg[0] ),
        .\rx_cfg_octets_per_frame_reg[1] (\rx_cfg_octets_per_frame_reg[1] ),
        .\rx_cfg_octets_per_frame_reg[3] (\rx_cfg_octets_per_frame_reg[3] ),
        .\rx_cfg_octets_per_frame_reg[6] (\rx_cfg_octets_per_frame_reg[6] ),
        .\rx_cfg_octets_per_frame_reg[6]_0 (\rx_cfg_octets_per_frame_reg[6]_0 ),
        .shift_mux__1(shift_mux__1));
  jesd204_0_jesd204_v7_2_4_buf_32_16 buf_c
       (.E(align_c_n_31),
        .Q(Q),
        .RAM_reg_192_255_33_35(p_72_out),
        .SR(align_c_n_7),
        .buf_rst(buf_rst),
        .clk(clk),
        .desc_data(desc_data),
        .\dout_reg[33] (alig_err),
        .fil_lvl1(fil_lvl1),
        .\fil_lvl_reg[7]_0 (\fil_lvl_reg[7] ),
        .first_val(first_val),
        .first_val_reg_0(first_val_reg),
        .frame_error(frame_error),
        .ovr_reg_0(ovr_reg),
        .read(read),
        .\rx_frame_error[26] (\rx_frame_error[26] ),
        .\rx_tdata[215] (\rx_tdata[215] ),
        .\rx_tdata[215]_0 (\rx_tdata[215]_0 ),
        .rxdataout(rxdataout),
        .\stat[29]_i_2 (\stat[29]_i_2 ));
  FDSE buf_rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(lane_rst_6),
        .Q(buf_rst),
        .S(buf_rst_reg_0));
  jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_17 cfg_info_c
       (.E(ila_align_c_n_15),
        .Q(ila_align_data),
        .active_lanes(active_lanes[3]),
        .\cfg_adjcnt_reg[0]_0 (ila_align_c_n_14),
        .\cfg_cs_reg[0]_0 (ila_align_c_n_13),
        .\cfg_res2_reg[0]_0 (ila_align_c_n_16),
        .clk(clk),
        .cnt(cnt),
        .done(done),
        .init0(init0),
        .init1(init1),
        .init2(init2),
        .init3(init3),
        .rst(rst),
        .started(started),
        .support_lane_sync(support_lane_sync));
  jesd204_0_jesd204_v7_2_4_cgs_state_32_18 cgs_state_c
       (.D(lane_cgs),
        .\FSM_sequential_state_reg[3]_0 ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(state),
        .SR(SR),
        .active_lanes(active_lanes[3]),
        .clk(clk),
        .\rx_cfg_lanes_in_use_reg[6] (\rx_cfg_lanes_in_use_reg[6]_0 ));
  FDRE \char_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[0]),
        .Q(char_d1[0]),
        .R(1'b0));
  FDRE \char_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[1]),
        .Q(char_d1[1]),
        .R(1'b0));
  FDRE \char_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[2]),
        .Q(char_d1[2]),
        .R(1'b0));
  FDRE \char_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[3]),
        .Q(char_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_comma_32_19 comma_c
       (.D(k4_ds_reg),
        .\FSM_sequential_state_reg[0] (state),
        .\FSM_sequential_state_reg[3] ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(data_d1),
        .SR(SR),
        .active_lanes(active_lanes),
        .alig_deb_data(alig_deb_data),
        .alig_deb_ila(alig_deb_ila),
        .\alig_ds_reg[1] (alig_ds021_out),
        .\alig_ds_reg[1]_0 (alig_ds019_out),
        .buf_rst(buf_rst),
        .buf_rst_reg(comma_c_n_93),
        .\char_d1_reg[0] ({comma_c_n_64,comma_c_n_65}),
        .clk(clk),
        .comma_data(comma_data),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_q(comma_is_q[5:4]),
        .comma_is_r__0(comma_is_r__0),
        .data_d(data_d),
        .\data_d1_reg[10] (comma_c_n_76),
        .\data_d1_reg[18] (comma_c_n_78),
        .\data_d1_reg[20] (comma_c_n_79),
        .\data_d1_reg[26] (comma_c_n_77),
        .\data_d1_reg[28] (comma_c_n_80),
        .\data_d1_reg[7] (p_0_in__0),
        .\data_us_r_reg[23]_0 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .\err_ds_reg[0] (err_ds0__16),
        .\err_ds_reg[2] (pred_eomf[2:0]),
        .\inv_ds_reg[2]_0 (disp_d1[2:0]),
        .\inv_ds_reg[2]_1 (notb_d1[2:0]),
        .\inv_ds_reg[3]_0 (comma_c_n_25),
        .\inv_ds_reg[3]_1 (err_ds012_out),
        .\inv_ds_reg[3]_2 (err_ds08_out),
        .\inv_ds_reg[3]_3 (comma_is_e),
        .\is_a_ds_reg[1]_0 (align_c_n_41),
        .\is_a_ds_reg[2]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_ds_reg[2]_1 (align_c_n_47),
        .\is_a_ds_reg[3]_0 (comma_is_a[3]),
        .\is_a_ds_reg[3]_1 (alig_ds017_out),
        .\is_a_ds_reg[3]_2 (align_c_n_44),
        .\is_a_reg[1] (comma_is_a[5]),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_f_ds_reg[3]_0 (char_d1[3:1]),
        .\is_k_ds_reg[2]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_ds_reg[2]_1 (comma_c_n_68),
        .\is_k_ds_reg[2]_2 (comma_c_n_91),
        .\is_k_ds_reg[3]_0 (comma_is_k[3]),
        .\is_k_ds_reg[3]_1 (comma_is_k[7:4]),
        .\is_q_ds_reg[0]_0 (\is_q_ds_reg[3] [0]),
        .\is_q_ds_reg[0]_1 (comma_c_n_94),
        .\is_q_ds_reg[1]_0 (\is_q_ds_reg[3] [1]),
        .\is_q_ds_reg[2]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_ds_reg[2]_1 (\is_q_ds_reg[3] [2]),
        .\is_q_ds_reg[3]_0 (\is_q_ds_reg[3] [3]),
        .\is_r_ds_reg[1]_0 (align_c_n_37),
        .\is_r_ds_reg[2]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_ds_reg[3]_0 (comma_is_r[3]),
        .\is_r_ds_reg[3]_1 (shift),
        .\is_r_reg[1] (comma_is_r[5]),
        .k4_ds_reg_0(k4_ds_reg_0),
        .lane_k4(lane_k4),
        .\offs_out_reg[0] (align_c_n_36),
        .\offs_out_reg[1] (align_c_n_35),
        .\offs_out_reg[1]_0 (align_c_n_45),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .resync_trig_r_reg(resync_trig_r_reg),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0] (offs),
        .\shift_r_reg[0]_0 (comma_c_n_92),
        .\shift_reg[0] (ila_align_c_n_11),
        .\shift_reg[1] (start_reg),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .sta_ds_reg_0(sta_ds_reg),
        .sta_ds_reg_1(sta_ds_reg_0),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg(comma_c_n_90),
        .started_data_reg_0(align_c_n_39),
        .started_ila0(started_ila0),
        .support_lane_sync(support_lane_sync));
  FDRE \data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[0]),
        .Q(data_d1[0]),
        .R(1'b0));
  FDRE \data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[10]),
        .Q(data_d1[10]),
        .R(1'b0));
  FDRE \data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[11]),
        .Q(data_d1[11]),
        .R(1'b0));
  FDRE \data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[12]),
        .Q(data_d1[12]),
        .R(1'b0));
  FDRE \data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[13]),
        .Q(data_d1[13]),
        .R(1'b0));
  FDRE \data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[14]),
        .Q(data_d1[14]),
        .R(1'b0));
  FDRE \data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[15]),
        .Q(data_d1[15]),
        .R(1'b0));
  FDRE \data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[16]),
        .Q(data_d1[16]),
        .R(1'b0));
  FDRE \data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[17]),
        .Q(data_d1[17]),
        .R(1'b0));
  FDRE \data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[18]),
        .Q(data_d1[18]),
        .R(1'b0));
  FDRE \data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[19]),
        .Q(data_d1[19]),
        .R(1'b0));
  FDRE \data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[1]),
        .Q(data_d1[1]),
        .R(1'b0));
  FDRE \data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[20]),
        .Q(data_d1[20]),
        .R(1'b0));
  FDRE \data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[21]),
        .Q(data_d1[21]),
        .R(1'b0));
  FDRE \data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[22]),
        .Q(data_d1[22]),
        .R(1'b0));
  FDRE \data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[23]),
        .Q(data_d1[23]),
        .R(1'b0));
  FDRE \data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[24]),
        .Q(data_d1[24]),
        .R(1'b0));
  FDRE \data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[25]),
        .Q(data_d1[25]),
        .R(1'b0));
  FDRE \data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[26]),
        .Q(data_d1[26]),
        .R(1'b0));
  FDRE \data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[27]),
        .Q(data_d1[27]),
        .R(1'b0));
  FDRE \data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[28]),
        .Q(data_d1[28]),
        .R(1'b0));
  FDRE \data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[29]),
        .Q(data_d1[29]),
        .R(1'b0));
  FDRE \data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[2]),
        .Q(data_d1[2]),
        .R(1'b0));
  FDRE \data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[30]),
        .Q(data_d1[30]),
        .R(1'b0));
  FDRE \data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[31]),
        .Q(data_d1[31]),
        .R(1'b0));
  FDRE \data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[3]),
        .Q(data_d1[3]),
        .R(1'b0));
  FDRE \data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[4]),
        .Q(data_d1[4]),
        .R(1'b0));
  FDRE \data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[5]),
        .Q(data_d1[5]),
        .R(1'b0));
  FDRE \data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[6]),
        .Q(data_d1[6]),
        .R(1'b0));
  FDRE \data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[7]),
        .Q(data_d1[7]),
        .R(1'b0));
  FDRE \data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[8]),
        .Q(data_d1[8]),
        .R(1'b0));
  FDRE \data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[9]),
        .Q(data_d1[9]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_data_swap_32_20 data_swap_c
       (.D({align_c_n_72,align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79}),
        .Q(p_9_in),
        .clk(clk));
  LUT3 #(
    .INIT(8'hFD)) 
    \deb_stat[3]_i_1__5 
       (.I0(active_lanes[3]),
        .I1(rst),
        .I2(rxstatus2_read),
        .O(deb_stat0));
  FDRE \deb_stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(k4_ds_reg),
        .Q(\deb_stat_reg[3]_0 [0]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_cgs),
        .Q(\deb_stat_reg[3]_0 [1]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(\deb_stat_reg[3]_0 [2]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(\deb_stat_reg[3]_0 [3]),
        .R(deb_stat0));
  jesd204_0_jesd204_v7_2_4_descram_32_21 desc_c
       (.D(p_0_in21_in),
        .Q(p_1_in60_in),
        .clk(clk),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .\scram_r_reg[0]_0 (desc_c_n_14),
        .\scram_r_reg[0]_1 (\scram_r_reg[0] ),
        .\scram_r_reg[7]_0 ({alig_data[31:24],alig_data[22:17]}));
  FDRE \disp_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[0]),
        .Q(disp_d1[0]),
        .R(1'b0));
  FDRE \disp_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[1]),
        .Q(disp_d1[1]),
        .R(1'b0));
  FDRE \disp_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[2]),
        .Q(disp_d1[2]),
        .R(1'b0));
  FDRE \disp_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[3]),
        .Q(disp_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_errs_32_22 errs_c
       (.SS(alig_err_cnt0),
        .active_lanes(active_lanes[3]),
        .alig_alig_err(alig_alig_err),
        .alig_resync_reg_0(alig_resync_reg),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .clk(clk),
        .err_cur_i_2(err_cur_i_2),
        .err_rep_reg_0(err_rep_reg),
        .err_rep_reg_1(align_c_n_33),
        .p_45_out(p_45_out),
        .rst(rst),
        .rxdisperr(rxdisperr),
        .rxnotintable(rxnotintable),
        .rxstatus_read(rxstatus_read),
        .\stat[31]_i_2 (\stat[31]_i_2 ),
        .\stat_reg[0]_0 (p_72_out),
        .\stat_reg[2]_0 (align_c_n_51));
  jesd204_0_jesd204_v7_2_4_rx_ila_align_32_23 ila_align_c
       (.D(comma_data),
        .E(ila_align_c_n_15),
        .Q(data_d1[7:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .cnt(cnt),
        .\data_d_reg[39]_0 (data_d),
        .\data_ds_reg[31]_0 (ila_align_data),
        .\data_ds_reg[31]_1 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .done(done),
        .done_reg_0(ila_align_c_n_13),
        .done_reg_1(ila_align_c_n_14),
        .done_reg_2(ila_align_c_n_16),
        .\shift_reg[0]_0 (ila_align_c_n_11),
        .\shift_reg[0]_1 (comma_c_n_94),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .\shift_reg[1]_1 (comma_c_n_93),
        .start_reg_0(start_reg),
        .start_reg_1(start_reg_0),
        .started(started));
  FDRE \notb_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[0]),
        .Q(notb_d1[0]),
        .R(1'b0));
  FDRE \notb_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[1]),
        .Q(notb_d1[1]),
        .R(1'b0));
  FDRE \notb_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[2]),
        .Q(notb_d1[2]),
        .R(1'b0));
  FDRE \notb_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[3]),
        .Q(notb_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_testm_32_24 testm_c
       (.Q(char_d1),
        .active_lanes(active_lanes[3]),
        .\char_d1_reg[0] (\char_d1_reg[0]_0 ),
        .\char_d1_reg[2] (\char_d1_reg[2]_0 ),
        .clk(clk),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[15] (\data_d1_reg[15]_0 ),
        .\data_d1_reg[25] (comma_is_q[7]),
        .\data_d1_reg[31] (comma_is_a[7]),
        .\data_d1_reg[31]_0 (\data_d1_reg[31]_0 ),
        .\ila_cnt_reg[0]_0 (comma_c_n_77),
        .ila_error0(ila_error0),
        .ila_error_reg_0(ila_error_reg),
        .ila_test_reg_0(sta_ds_reg),
        .k285_test_reg_0(k285_test_reg),
        .lane_rst_6(lane_rst_6),
        .\mf_cnt_reg[0]_0 (align_c_n_44),
        .\mf_cnt_reg[0]_1 ({data_d1[31:29],data_d1[25:24]}),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[6] (\rx_cfg_lanes_in_use_reg[6] ),
        .test_err_count(test_err_count),
        .test_ila_count(test_ila_count),
        .test_mf_count(test_mf_count),
        .test_modes(test_modes));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_lane_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_lane_32_13
   (k4_ds_reg,
    p_33_out,
    start_reg,
    \rx_cfg_test_modes_reg[0] ,
    init0,
    init3,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[7] ,
    test_ila_count,
    test_mf_count,
    init1,
    alig_deb_ila,
    err_rep_reg,
    first_val,
    rxdataout,
    Q,
    frame_error,
    rx_cfg_scr_enable_reg,
    \is_q_ds_reg[3] ,
    started_ila0,
    sta_ds_reg,
    \fil_lvl_reg[7] ,
    \data_d1_reg[15]_0 ,
    \char_d1_reg[0]_0 ,
    \data_d1_reg[31]_0 ,
    \char_d1_reg[2]_0 ,
    ila_error0,
    \deb_stat_reg[3]_0 ,
    \rx_cfg_lanes_in_use_reg[7]_0 ,
    \offs_out_reg[1] ,
    offs_val_reg,
    \offs_out_reg[0] ,
    sta_ds_reg_0,
    ready,
    alig_resync_reg,
    p_6_out,
    ovr_reg,
    init2,
    SR,
    clk,
    octets_per_frame,
    O,
    \emcnt_reg[3] ,
    buf_rst_reg_0,
    started_ila_reg,
    start_reg_0,
    first_val_reg,
    ila_error_reg,
    \emcnt_reg[9] ,
    \emcnt_reg[8] ,
    read,
    test_modes,
    \rx_tdata[247] ,
    \rx_tdata[247]_0 ,
    \rx_frame_error[30] ,
    scram_enable,
    \efcnt_reg[2] ,
    support_lane_sync,
    rst,
    active_lanes,
    rxstatus2_read,
    \emcnt_reg[2] ,
    \emcnt_reg[7] ,
    \eof_int_reg[3] ,
    \eof_int_reg[3]_0 ,
    \efcnt_reg[0] ,
    \efcnt_reg[1] ,
    \efcnt_reg[2]_0 ,
    rxnotintable,
    rxdisperr,
    \sel[1]_i_2 ,
    min_lane,
    \sel[1]_i_2_0 ,
    \sel[1]_i_2_1 ,
    \lane_offs_val[6]_11 ,
    \lane_offs_val[5]_9 ,
    \lane_offs_val[4]_7 ,
    lane_sta,
    lane_k4,
    p_189_out,
    p_72_out,
    ready_r1_reg,
    p_150_out,
    \eof_int_reg[0] ,
    \eof_int_reg[2] ,
    sta_ds_reg_1,
    rxstatus_read,
    rxdata,
    rxcharisk);
  output [0:0]k4_ds_reg;
  output p_33_out;
  output start_reg;
  output \rx_cfg_test_modes_reg[0] ;
  output [30:0]init0;
  output [11:0]init3;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[7] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [30:0]init1;
  output alig_deb_ila;
  output [0:0]err_rep_reg;
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output rx_cfg_scr_enable_reg;
  output [3:0]\is_q_ds_reg[3] ;
  output started_ila0;
  output [0:0]sta_ds_reg;
  output [7:0]\fil_lvl_reg[7] ;
  output \data_d1_reg[15]_0 ;
  output \char_d1_reg[0]_0 ;
  output \data_d1_reg[31]_0 ;
  output \char_d1_reg[2]_0 ;
  output ila_error0;
  output [3:0]\deb_stat_reg[3]_0 ;
  output \rx_cfg_lanes_in_use_reg[7]_0 ;
  output \offs_out_reg[1] ;
  output offs_val_reg;
  output \offs_out_reg[0] ;
  output sta_ds_reg_0;
  output ready;
  output [0:0]alig_resync_reg;
  output [2:0]p_6_out;
  output [0:0]ovr_reg;
  output [28:0]init2;
  input [0:0]SR;
  input clk;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3] ;
  input buf_rst_reg_0;
  input started_ila_reg;
  input start_reg_0;
  input first_val_reg;
  input ila_error_reg;
  input [3:0]\emcnt_reg[9] ;
  input \emcnt_reg[8] ;
  input read;
  input [1:0]test_modes;
  input [7:0]\rx_tdata[247] ;
  input [1:0]\rx_tdata[247]_0 ;
  input [0:0]\rx_frame_error[30] ;
  input scram_enable;
  input \efcnt_reg[2] ;
  input support_lane_sync;
  input rst;
  input [4:0]active_lanes;
  input rxstatus2_read;
  input \emcnt_reg[2] ;
  input \emcnt_reg[7] ;
  input \eof_int_reg[3] ;
  input \eof_int_reg[3]_0 ;
  input \efcnt_reg[0] ;
  input \efcnt_reg[1] ;
  input \efcnt_reg[2]_0 ;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input [1:0]\sel[1]_i_2 ;
  input [1:0]min_lane;
  input [1:0]\sel[1]_i_2_0 ;
  input [1:0]\sel[1]_i_2_1 ;
  input \lane_offs_val[6]_11 ;
  input \lane_offs_val[5]_9 ;
  input \lane_offs_val[4]_7 ;
  input [0:0]lane_sta;
  input [0:0]lane_k4;
  input p_189_out;
  input p_72_out;
  input ready_r1_reg;
  input p_150_out;
  input \eof_int_reg[0] ;
  input \eof_int_reg[2] ;
  input sta_ds_reg_1;
  input rxstatus_read;
  input [31:0]rxdata;
  input [3:0]rxcharisk;

  wire [3:0]O;
  wire [35:0]Q;
  wire [0:0]SR;
  wire [4:0]active_lanes;
  wire alig_alig_err;
  wire [31:17]alig_data;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]alig_ds017_out;
  wire [3:3]alig_ds019_out;
  wire [3:3]alig_ds021_out;
  wire [3:0]alig_err;
  wire alig_err_cnt0;
  wire [0:0]alig_resync_reg;
  wire align_c_n_10;
  wire align_c_n_11;
  wire align_c_n_30;
  wire align_c_n_32;
  wire align_c_n_34;
  wire align_c_n_35;
  wire align_c_n_36;
  wire align_c_n_37;
  wire align_c_n_38;
  wire align_c_n_40;
  wire align_c_n_41;
  wire align_c_n_43;
  wire align_c_n_44;
  wire align_c_n_46;
  wire align_c_n_47;
  wire align_c_n_54;
  wire align_c_n_6;
  wire align_c_n_73;
  wire align_c_n_74;
  wire align_c_n_75;
  wire align_c_n_76;
  wire align_c_n_77;
  wire align_c_n_78;
  wire align_c_n_79;
  wire align_c_n_8;
  wire align_c_n_80;
  wire align_pred_c_n_5;
  wire align_pred_c_n_6;
  wire align_pred_c_n_7;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire buf_rst_reg_0;
  wire [3:0]char_d1;
  wire \char_d1_reg[0]_0 ;
  wire \char_d1_reg[2]_0 ;
  wire clk;
  wire [1:0]cnt;
  wire comma_c_n_25;
  wire comma_c_n_35;
  wire comma_c_n_36;
  wire comma_c_n_37;
  wire comma_c_n_38;
  wire comma_c_n_42;
  wire comma_c_n_43;
  wire comma_c_n_45;
  wire comma_c_n_46;
  wire comma_c_n_64;
  wire comma_c_n_65;
  wire comma_c_n_68;
  wire comma_c_n_71;
  wire comma_c_n_72;
  wire comma_c_n_73;
  wire comma_c_n_74;
  wire comma_c_n_76;
  wire comma_c_n_77;
  wire comma_c_n_78;
  wire comma_c_n_79;
  wire comma_c_n_80;
  wire comma_c_n_81;
  wire comma_c_n_82;
  wire comma_c_n_83;
  wire comma_c_n_84;
  wire comma_c_n_85;
  wire comma_c_n_86;
  wire comma_c_n_87;
  wire comma_c_n_88;
  wire comma_c_n_91;
  wire comma_c_n_92;
  wire comma_c_n_93;
  wire comma_c_n_94;
  wire comma_c_n_95;
  wire [31:8]comma_data;
  wire [7:3]comma_is_a;
  wire [4:4]comma_is_a__0;
  wire [7:7]comma_is_e;
  wire [7:3]comma_is_k;
  wire [7:4]comma_is_q;
  wire [7:3]comma_is_r;
  wire [4:4]comma_is_r__0;
  wire [39:32]data_d;
  wire [31:0]data_d1;
  wire \data_d1_reg[15]_0 ;
  wire \data_d1_reg[31]_0 ;
  wire deb_stat0;
  wire [3:0]\deb_stat_reg[3]_0 ;
  wire desc_c_n_15;
  wire [31:0]desc_data;
  wire [3:0]disp_d1;
  wire done;
  wire \efcnt_reg[0] ;
  wire \efcnt_reg[1] ;
  wire \efcnt_reg[2] ;
  wire \efcnt_reg[2]_0 ;
  wire \emcnt_reg[2] ;
  wire [1:0]\emcnt_reg[3] ;
  wire \emcnt_reg[7] ;
  wire \emcnt_reg[8] ;
  wire [3:0]\emcnt_reg[9] ;
  wire \eof_int_reg[0] ;
  wire \eof_int_reg[2] ;
  wire \eof_int_reg[3] ;
  wire \eof_int_reg[3]_0 ;
  wire [2:1]err_ds012_out;
  wire [1:1]err_ds08_out;
  wire [0:0]err_ds0__16;
  wire [0:0]err_rep_reg;
  wire fil_lvl1;
  wire [7:0]\fil_lvl_reg[7] ;
  wire first_val;
  wire first_val_reg;
  wire [1:0]frame_error;
  wire ila_align_c_n_10;
  wire ila_align_c_n_11;
  wire ila_align_c_n_13;
  wire ila_align_c_n_14;
  wire ila_align_c_n_15;
  wire ila_align_c_n_16;
  wire [31:0]ila_align_data;
  wire ila_error0;
  wire ila_error_reg;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [3:0]\is_q_ds_reg[3] ;
  wire [0:0]k4_ds_reg;
  wire [7:7]lane_cgs;
  wire [0:0]lane_k4;
  wire \lane_offs_val[4]_7 ;
  wire \lane_offs_val[5]_9 ;
  wire \lane_offs_val[6]_11 ;
  wire lane_rst_7;
  wire [0:0]lane_sta;
  wire [1:0]min_lane;
  wire [3:0]notb_d1;
  wire [7:0]octets_per_frame;
  wire [0:0]offs;
  wire \offs_out_reg[0] ;
  wire \offs_out_reg[1] ;
  wire offs_val_reg;
  wire [0:0]ovr_reg;
  wire [3:2]p_0_in;
  wire p_0_in21_in;
  wire [15:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_150_out;
  wire p_189_out;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in60_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [3:2]p_1_out;
  wire p_33_out;
  wire p_34_in;
  wire [2:0]p_6_out;
  wire p_72_out;
  wire [7:0]p_9_in;
  wire [3:0]pred_ds0;
  wire [3:0]pred_eomf;
  wire pred_rdy;
  wire read;
  wire ready;
  wire ready_r1_reg;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[7] ;
  wire \rx_cfg_lanes_in_use_reg[7]_0 ;
  wire rx_cfg_scr_enable_reg;
  wire \rx_cfg_test_modes_reg[0] ;
  wire [0:0]\rx_frame_error[30] ;
  wire [7:0]\rx_tdata[247] ;
  wire [1:0]\rx_tdata[247]_0 ;
  wire [3:0]rxcharisk;
  wire [31:0]rxdata;
  wire [15:0]rxdataout;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus2_read;
  wire rxstatus_read;
  wire scram_enable;
  wire [1:0]\sel[1]_i_2 ;
  wire [1:0]\sel[1]_i_2_0 ;
  wire [1:0]\sel[1]_i_2_1 ;
  wire [1:1]shift;
  wire [1:0]shift_mux__1;
  wire [0:0]sta_ds_reg;
  wire sta_ds_reg_0;
  wire sta_ds_reg_1;
  wire start_data__5;
  wire start_ila__1;
  wire start_reg;
  wire start_reg_0;
  wire started;
  wire started_data0;
  wire started_ila0;
  wire started_ila_reg;
  wire [3:0]state;
  wire support_lane_sync;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;

  jesd204_0_jesd204_v7_2_4_rx_align_32 align_c
       (.D(offs),
        .E(align_c_n_8),
        .Q(disp_d1[3]),
        .RAM_reg_192_255_0_2(p_1_in60_in),
        .RAM_reg_192_255_9_11(desc_c_n_15),
        .SR(align_c_n_6),
        .SS(alig_err_cnt0),
        .active_lanes(active_lanes[4:1]),
        .alig_alig_err(alig_alig_err),
        .alig_deb_data(alig_deb_data),
        .alig_ds019_out(alig_ds019_out),
        .alig_ds021_out(alig_ds021_out),
        .\alig_ds_reg[1]_0 ({comma_c_n_64,comma_c_n_65}),
        .\alig_ds_reg[2]_0 (alig_ds017_out),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .buf_rst(buf_rst),
        .buf_rst_reg(align_c_n_10),
        .buf_rst_reg_0(align_c_n_11),
        .clk(clk),
        .comma_data(comma_data[31:24]),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[10] (align_c_n_40),
        .\data_d1_reg[12] (align_c_n_36),
        .\data_d1_reg[15] (align_c_n_41),
        .\data_d1_reg[18] (align_c_n_46),
        .\data_d1_reg[23] (align_c_n_47),
        .\data_d1_reg[26] (align_c_n_43),
        .\data_d1_reg[7] (align_c_n_37),
        .\data_ds_reg[15]_0 (p_0_in__0),
        .\data_ds_reg[16]_0 (p_0_in21_in),
        .\data_ds_reg[31]_0 ({alig_data[31:24],alig_data[22:17]}),
        .\data_ds_reg[31]_1 (data_d1),
        .\deb_stat_reg[3] (p_1_out),
        .\deb_stat_reg[3]_0 (\deb_stat_reg[3]_0 [3:2]),
        .desc_data(desc_data),
        .\efcnt_reg[7] (\efcnt_reg[2] ),
        .\eomf_d_reg[3]_0 (pred_eomf),
        .\err_ds_reg[3]_0 (alig_err),
        .\err_ds_reg[3]_1 ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7,comma_c_n_25}),
        .fil_lvl1(fil_lvl1),
        .first_val(first_val),
        .\inv_ds_reg[3] (notb_d1),
        .\is_a_reg[1]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_reg[3]_0 ({comma_is_a[7],comma_is_a[3]}),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_k_ds_reg[3] (char_d1),
        .\is_k_reg[1]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_reg[2]_0 (comma_is_k[3]),
        .\is_k_reg[2]_1 (comma_c_n_68),
        .\is_q_reg[1]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_reg[2]_0 (\is_q_ds_reg[3] [3]),
        .\is_q_reg[2]_1 (comma_c_n_76),
        .\is_q_reg[2]_2 (comma_c_n_78),
        .\is_q_reg[3]_0 (comma_is_q[7]),
        .\is_r_reg[1]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_reg[2]_0 (comma_is_r[3]),
        .\is_r_reg[2]_1 (comma_c_n_79),
        .\is_r_reg[3]_0 (comma_c_n_80),
        .\lane_offs_val[4]_7 (\lane_offs_val[4]_7 ),
        .\lane_offs_val[5]_9 (\lane_offs_val[5]_9 ),
        .\lane_offs_val[6]_11 (\lane_offs_val[6]_11 ),
        .\last_oof_reg[7] ({align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79,align_c_n_80}),
        .\last_oof_reg[7]_0 (p_9_in),
        .min_lane(min_lane),
        .octets_per_frame(octets_per_frame[1:0]),
        .\offs_out_reg[0]_0 (\offs_out_reg[0] ),
        .\offs_out_reg[1]_0 (\offs_out_reg[1] ),
        .offs_val_reg_0(offs_val_reg),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .p_150_out(p_150_out),
        .p_189_out(p_189_out),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .p_6_out(p_6_out[2]),
        .p_72_out(p_72_out),
        .\pred_ds_reg[3]_0 (pred_ds0),
        .rdy_ds_reg(align_c_n_30),
        .rdy_us_reg_0(pred_rdy),
        .read(read),
        .ready(ready),
        .ready_r1_reg(ready_r1_reg),
        .rst(rst),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .\sel[1]_i_2 (\sel[1]_i_2 ),
        .\sel[1]_i_2_0 (\sel[1]_i_2_0 ),
        .\sel[1]_i_2_1 (\sel[1]_i_2_1 ),
        .shift(shift),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0]_0 (comma_c_n_93),
        .\shift_r_reg[1]_0 (comma_c_n_92),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg_0(comma_c_n_91),
        .started_ila_reg_0(alig_deb_ila),
        .started_ila_reg_1(align_c_n_34),
        .started_ila_reg_2(align_c_n_35),
        .started_ila_reg_3(align_c_n_38),
        .started_ila_reg_4(align_c_n_44),
        .started_ila_reg_5(started_ila_reg),
        .\stat_reg[2] (align_c_n_54),
        .support_lane_sync(support_lane_sync),
        .val_ds_reg_0(p_33_out),
        .val_ds_reg_1(align_c_n_32));
  jesd204_0_jesd204_v7_2_4_rx_align_pred_32 align_pred_c
       (.E(pred_rdy),
        .O(O),
        .Q(notb_d1[2:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .comma_is_a(comma_is_a[7:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_r(comma_is_r[7]),
        .\efcnt_reg[0]_0 (\efcnt_reg[0] ),
        .\efcnt_reg[1]_0 (\efcnt_reg[1] ),
        .\efcnt_reg[2]_0 (\efcnt_reg[2] ),
        .\efcnt_reg[2]_1 (\efcnt_reg[2]_0 ),
        .\efcnt_reg[7]_0 (align_c_n_10),
        .\emcnt_reg[2]_0 (\emcnt_reg[2] ),
        .\emcnt_reg[3]_0 (\emcnt_reg[3] ),
        .\emcnt_reg[7]_0 (\emcnt_reg[7] ),
        .\emcnt_reg[8]_0 (\emcnt_reg[8] ),
        .\emcnt_reg[9]_0 (\emcnt_reg[9] ),
        .\emcnt_reg[9]_1 (align_c_n_11),
        .\eof_int_reg[0]_0 (\eof_int_reg[0] ),
        .\eof_int_reg[2]_0 (\eof_int_reg[2] ),
        .\eof_int_reg[3]_0 (pred_ds0),
        .\eof_int_reg[3]_1 (\eof_int_reg[3] ),
        .\eof_int_reg[3]_2 (\eof_int_reg[3]_0 ),
        .\eof_int_reg[3]_3 (align_c_n_8),
        .\eomf_int_reg[3]_0 (pred_eomf),
        .\err_ds_reg[0] (align_c_n_37),
        .\err_ds_reg[1] (err_ds08_out),
        .\err_ds_reg[1]_0 (align_c_n_41),
        .\err_ds_reg[2] (disp_d1[2:0]),
        .\err_ds_reg[2]_0 (err_ds012_out),
        .\err_ds_reg[2]_1 (align_c_n_47),
        .\err_ds_reg[3] (comma_is_q[7]),
        .\notb_d1_reg[0] (err_ds0__16),
        .\notb_d1_reg[2] ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7}),
        .octets_per_frame(octets_per_frame),
        .shift_mux__1(shift_mux__1));
  jesd204_0_jesd204_v7_2_4_buf_32 buf_c
       (.E(align_c_n_30),
        .Q(Q),
        .RAM_reg_192_255_33_35(p_33_out),
        .SR(align_c_n_6),
        .buf_rst(buf_rst),
        .clk(clk),
        .desc_data(desc_data),
        .\dout_reg[33] (alig_err),
        .fil_lvl1(fil_lvl1),
        .\fil_lvl_reg[7]_0 (\fil_lvl_reg[7] ),
        .first_val(first_val),
        .first_val_reg_0(first_val_reg),
        .frame_error(frame_error),
        .ovr_reg_0(ovr_reg),
        .read(read),
        .\rx_frame_error[30] (\rx_frame_error[30] ),
        .\rx_tdata[247] (\rx_tdata[247] ),
        .\rx_tdata[247]_0 (\rx_tdata[247]_0 ),
        .rxdataout(rxdataout));
  FDSE buf_rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(lane_rst_7),
        .Q(buf_rst),
        .S(buf_rst_reg_0));
  jesd204_0_jesd204_v7_2_4_rx_cfg_info_32 cfg_info_c
       (.E(ila_align_c_n_15),
        .Q(ila_align_data),
        .active_lanes(active_lanes[4]),
        .\cfg_adjcnt_reg[0]_0 (ila_align_c_n_14),
        .\cfg_cs_reg[0]_0 (ila_align_c_n_13),
        .\cfg_res2_reg[0]_0 (ila_align_c_n_16),
        .clk(clk),
        .cnt(cnt),
        .done(done),
        .init0(init0),
        .init1(init1),
        .init2(init2),
        .init3(init3),
        .rst(rst),
        .started(started),
        .support_lane_sync(support_lane_sync));
  jesd204_0_jesd204_v7_2_4_cgs_state_32 cgs_state_c
       (.D(lane_cgs),
        .\FSM_sequential_state_reg[3]_0 ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(state),
        .SR(SR),
        .active_lanes(active_lanes[4]),
        .clk(clk),
        .\rx_cfg_lanes_in_use_reg[7] (\rx_cfg_lanes_in_use_reg[7]_0 ));
  FDRE \char_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[0]),
        .Q(char_d1[0]),
        .R(1'b0));
  FDRE \char_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[1]),
        .Q(char_d1[1]),
        .R(1'b0));
  FDRE \char_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[2]),
        .Q(char_d1[2]),
        .R(1'b0));
  FDRE \char_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[3]),
        .Q(char_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_comma_32 comma_c
       (.D(k4_ds_reg),
        .\FSM_sequential_state_reg[0] (state),
        .\FSM_sequential_state_reg[3] ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(data_d1),
        .SR(SR),
        .active_lanes({active_lanes[4],active_lanes[0]}),
        .alig_deb_data(alig_deb_data),
        .alig_deb_ila(alig_deb_ila),
        .\alig_ds_reg[1] (alig_ds021_out),
        .\alig_ds_reg[1]_0 (alig_ds019_out),
        .buf_rst(buf_rst),
        .buf_rst_reg(comma_c_n_94),
        .\char_d1_reg[0] ({comma_c_n_64,comma_c_n_65}),
        .clk(clk),
        .comma_data(comma_data),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_q(comma_is_q[5:4]),
        .comma_is_r__0(comma_is_r__0),
        .data_d(data_d),
        .\data_d1_reg[10] (comma_c_n_76),
        .\data_d1_reg[18] (comma_c_n_78),
        .\data_d1_reg[20] (comma_c_n_79),
        .\data_d1_reg[26] (comma_c_n_77),
        .\data_d1_reg[28] (comma_c_n_80),
        .\data_d1_reg[7] (p_0_in__0),
        .\data_us_r_reg[23]_0 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .\err_ds_reg[0] (err_ds0__16),
        .\err_ds_reg[2] (pred_eomf[2:0]),
        .\inv_ds_reg[2]_0 (disp_d1[2:0]),
        .\inv_ds_reg[2]_1 (notb_d1[2:0]),
        .\inv_ds_reg[3]_0 (comma_c_n_25),
        .\inv_ds_reg[3]_1 (err_ds012_out),
        .\inv_ds_reg[3]_2 (err_ds08_out),
        .\inv_ds_reg[3]_3 (comma_is_e),
        .\is_a_ds_reg[1]_0 (align_c_n_40),
        .\is_a_ds_reg[2]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_ds_reg[2]_1 (align_c_n_46),
        .\is_a_ds_reg[3]_0 (comma_is_a[3]),
        .\is_a_ds_reg[3]_1 (alig_ds017_out),
        .\is_a_ds_reg[3]_2 (align_c_n_43),
        .\is_a_reg[1] (comma_is_a[5]),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_f_ds_reg[3]_0 (char_d1[3:1]),
        .\is_k_ds_reg[2]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_ds_reg[2]_1 (comma_c_n_68),
        .\is_k_ds_reg[2]_2 (comma_c_n_92),
        .\is_k_ds_reg[3]_0 (comma_is_k[3]),
        .\is_k_ds_reg[3]_1 (comma_is_k[7:4]),
        .\is_q_ds_reg[0]_0 (\is_q_ds_reg[3] [0]),
        .\is_q_ds_reg[0]_1 (comma_c_n_95),
        .\is_q_ds_reg[1]_0 (\is_q_ds_reg[3] [1]),
        .\is_q_ds_reg[2]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_ds_reg[2]_1 (\is_q_ds_reg[3] [2]),
        .\is_q_ds_reg[3]_0 (\is_q_ds_reg[3] [3]),
        .\is_r_ds_reg[1]_0 (align_c_n_36),
        .\is_r_ds_reg[2]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_ds_reg[3]_0 (comma_is_r[3]),
        .\is_r_ds_reg[3]_1 (shift),
        .\is_r_reg[1] (comma_is_r[5]),
        .lane_k4(lane_k4),
        .lane_sta(lane_sta),
        .\offs_out_reg[0] (align_c_n_35),
        .\offs_out_reg[1] (align_c_n_34),
        .\offs_out_reg[1]_0 (align_c_n_44),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0] (offs),
        .\shift_r_reg[0]_0 (comma_c_n_93),
        .\shift_reg[0] (ila_align_c_n_11),
        .\shift_reg[1] (start_reg),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .sta_ds_reg_0(sta_ds_reg_0),
        .sta_ds_reg_1(sta_ds_reg),
        .sta_ds_reg_2(sta_ds_reg_1),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg(comma_c_n_91),
        .started_data_reg_0(align_c_n_38),
        .started_ila0(started_ila0),
        .support_lane_sync(support_lane_sync));
  FDRE \data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[0]),
        .Q(data_d1[0]),
        .R(1'b0));
  FDRE \data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[10]),
        .Q(data_d1[10]),
        .R(1'b0));
  FDRE \data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[11]),
        .Q(data_d1[11]),
        .R(1'b0));
  FDRE \data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[12]),
        .Q(data_d1[12]),
        .R(1'b0));
  FDRE \data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[13]),
        .Q(data_d1[13]),
        .R(1'b0));
  FDRE \data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[14]),
        .Q(data_d1[14]),
        .R(1'b0));
  FDRE \data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[15]),
        .Q(data_d1[15]),
        .R(1'b0));
  FDRE \data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[16]),
        .Q(data_d1[16]),
        .R(1'b0));
  FDRE \data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[17]),
        .Q(data_d1[17]),
        .R(1'b0));
  FDRE \data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[18]),
        .Q(data_d1[18]),
        .R(1'b0));
  FDRE \data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[19]),
        .Q(data_d1[19]),
        .R(1'b0));
  FDRE \data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[1]),
        .Q(data_d1[1]),
        .R(1'b0));
  FDRE \data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[20]),
        .Q(data_d1[20]),
        .R(1'b0));
  FDRE \data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[21]),
        .Q(data_d1[21]),
        .R(1'b0));
  FDRE \data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[22]),
        .Q(data_d1[22]),
        .R(1'b0));
  FDRE \data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[23]),
        .Q(data_d1[23]),
        .R(1'b0));
  FDRE \data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[24]),
        .Q(data_d1[24]),
        .R(1'b0));
  FDRE \data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[25]),
        .Q(data_d1[25]),
        .R(1'b0));
  FDRE \data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[26]),
        .Q(data_d1[26]),
        .R(1'b0));
  FDRE \data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[27]),
        .Q(data_d1[27]),
        .R(1'b0));
  FDRE \data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[28]),
        .Q(data_d1[28]),
        .R(1'b0));
  FDRE \data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[29]),
        .Q(data_d1[29]),
        .R(1'b0));
  FDRE \data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[2]),
        .Q(data_d1[2]),
        .R(1'b0));
  FDRE \data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[30]),
        .Q(data_d1[30]),
        .R(1'b0));
  FDRE \data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[31]),
        .Q(data_d1[31]),
        .R(1'b0));
  FDRE \data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[3]),
        .Q(data_d1[3]),
        .R(1'b0));
  FDRE \data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[4]),
        .Q(data_d1[4]),
        .R(1'b0));
  FDRE \data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[5]),
        .Q(data_d1[5]),
        .R(1'b0));
  FDRE \data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[6]),
        .Q(data_d1[6]),
        .R(1'b0));
  FDRE \data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[7]),
        .Q(data_d1[7]),
        .R(1'b0));
  FDRE \data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[8]),
        .Q(data_d1[8]),
        .R(1'b0));
  FDRE \data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[9]),
        .Q(data_d1[9]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_data_swap_32 data_swap_c
       (.D({align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79,align_c_n_80}),
        .Q(p_9_in),
        .clk(clk));
  LUT3 #(
    .INIT(8'hFD)) 
    \deb_stat[3]_i_1__6 
       (.I0(active_lanes[4]),
        .I1(rst),
        .I2(rxstatus2_read),
        .O(deb_stat0));
  FDRE \deb_stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(k4_ds_reg),
        .Q(\deb_stat_reg[3]_0 [0]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_cgs),
        .Q(\deb_stat_reg[3]_0 [1]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(\deb_stat_reg[3]_0 [2]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(\deb_stat_reg[3]_0 [3]),
        .R(deb_stat0));
  jesd204_0_jesd204_v7_2_4_descram_32 desc_c
       (.D(p_0_in21_in),
        .Q(p_1_in60_in),
        .clk(clk),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .rx_cfg_scr_enable_reg(rx_cfg_scr_enable_reg),
        .scram_enable(scram_enable),
        .\scram_r_reg[0]_0 (desc_c_n_15),
        .\scram_r_reg[7]_0 ({alig_data[31:24],alig_data[22:17]}));
  FDRE \disp_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[0]),
        .Q(disp_d1[0]),
        .R(1'b0));
  FDRE \disp_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[1]),
        .Q(disp_d1[1]),
        .R(1'b0));
  FDRE \disp_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[2]),
        .Q(disp_d1[2]),
        .R(1'b0));
  FDRE \disp_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[3]),
        .Q(disp_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_errs_32 errs_c
       (.SS(alig_err_cnt0),
        .active_lanes(active_lanes[4]),
        .alig_alig_err(alig_alig_err),
        .alig_resync_reg_0(alig_resync_reg),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .clk(clk),
        .err_rep_reg_0(err_rep_reg),
        .err_rep_reg_1(align_c_n_32),
        .p_6_out(p_6_out),
        .rst(rst),
        .rxdisperr(rxdisperr),
        .rxnotintable(rxnotintable),
        .rxstatus_read(rxstatus_read),
        .\stat_reg[0]_0 (p_33_out),
        .\stat_reg[2]_0 (align_c_n_54));
  jesd204_0_jesd204_v7_2_4_rx_ila_align_32 ila_align_c
       (.D(comma_data),
        .E(ila_align_c_n_15),
        .Q(data_d1[7:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .cnt(cnt),
        .\data_d_reg[39]_0 (data_d),
        .\data_ds_reg[31]_0 (ila_align_data),
        .\data_ds_reg[31]_1 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .done(done),
        .done_reg_0(ila_align_c_n_13),
        .done_reg_1(ila_align_c_n_14),
        .done_reg_2(ila_align_c_n_16),
        .\shift_reg[0]_0 (ila_align_c_n_11),
        .\shift_reg[0]_1 (comma_c_n_95),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .\shift_reg[1]_1 (comma_c_n_94),
        .start_reg_0(start_reg),
        .start_reg_1(start_reg_0),
        .started(started));
  FDRE \notb_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[0]),
        .Q(notb_d1[0]),
        .R(1'b0));
  FDRE \notb_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[1]),
        .Q(notb_d1[1]),
        .R(1'b0));
  FDRE \notb_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[2]),
        .Q(notb_d1[2]),
        .R(1'b0));
  FDRE \notb_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[3]),
        .Q(notb_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_testm_32 testm_c
       (.Q(char_d1),
        .active_lanes(active_lanes[4]),
        .\char_d1_reg[0] (\char_d1_reg[0]_0 ),
        .\char_d1_reg[2] (\char_d1_reg[2]_0 ),
        .clk(clk),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[15] (\data_d1_reg[15]_0 ),
        .\data_d1_reg[25] (comma_is_q[7]),
        .\data_d1_reg[31] (comma_is_a[7]),
        .\data_d1_reg[31]_0 (\data_d1_reg[31]_0 ),
        .\ila_cnt_reg[0]_0 (comma_c_n_77),
        .ila_error0(ila_error0),
        .ila_error_reg_0(ila_error_reg),
        .ila_test_reg_0(sta_ds_reg),
        .lane_rst_7(lane_rst_7),
        .\mf_cnt_reg[0]_0 (align_c_n_43),
        .\mf_cnt_reg[0]_1 ({data_d1[31:29],data_d1[25:24]}),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[7] (\rx_cfg_lanes_in_use_reg[7] ),
        .\rx_cfg_test_modes_reg[0] (\rx_cfg_test_modes_reg[0] ),
        .test_err_count(test_err_count),
        .test_ila_count(test_ila_count),
        .test_mf_count(test_mf_count),
        .test_modes(test_modes));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_lane_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_lane_32_7
   (lane_k4,
    p_267_out,
    \lane_offs_val[1]_1 ,
    start_reg,
    init0,
    init3,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[1] ,
    test_ila_count,
    test_mf_count,
    init1,
    alig_deb_ila,
    first_val,
    rxdataout,
    Q,
    frame_error,
    \is_q_ds_reg[3] ,
    started_ila0,
    lane_sta,
    \fil_lvl_reg[7] ,
    \data_d1_reg[15]_0 ,
    \char_d1_reg[0]_0 ,
    \data_d1_reg[31]_0 ,
    \char_d1_reg[2]_0 ,
    ila_error0,
    D,
    \deb_stat_reg[3]_0 ,
    \rx_cfg_lanes_in_use_reg[5] ,
    lmfc_resync_reg,
    alig_resync_reg,
    ovr_reg,
    k4_ds_reg,
    err_rep,
    \offs_out_reg[1] ,
    p_240_out,
    init2,
    SR,
    clk,
    k285_test_reg,
    octets_per_frame,
    O,
    \emcnt_reg[3] ,
    buf_rst_reg_0,
    started_ila_reg,
    err_cur_reg,
    start_reg_0,
    first_val_reg,
    ila_error_reg,
    \emcnt_reg[9] ,
    read,
    \emcnt_reg[6] ,
    \rx_tdata[55] ,
    \rx_tdata[55]_0 ,
    \rx_frame_error[6] ,
    \efcnt_reg[0] ,
    support_lane_sync,
    rst,
    active_lanes,
    test_modes,
    rxstatus2_read,
    \emcnt_reg[2] ,
    \emcnt_reg[7] ,
    \eof_int_reg[3] ,
    \eof_int_reg[3]_0 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[1] ,
    \efcnt_reg[2] ,
    rxnotintable,
    rxdisperr,
    all_sta_reg,
    all_sta_reg_0,
    lmfc_resync,
    resync_trig_r_i_9,
    \stat_reg[29] ,
    \stat_reg[29]_0 ,
    \stat_reg[31] ,
    \stat_reg[31]_0 ,
    err_cur_reg_0,
    \eof_int_reg[0] ,
    \eof_int_reg[1] ,
    sta_ds_reg,
    \scram_r_reg[0] ,
    rxstatus_read,
    rxdata,
    rxcharisk,
    scram_enable);
  output [0:0]lane_k4;
  output p_267_out;
  output \lane_offs_val[1]_1 ;
  output start_reg;
  output [30:0]init0;
  output [11:0]init3;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[1] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [30:0]init1;
  output alig_deb_ila;
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [3:0]\is_q_ds_reg[3] ;
  output started_ila0;
  output [0:0]lane_sta;
  output [7:0]\fil_lvl_reg[7] ;
  output \data_d1_reg[15]_0 ;
  output \char_d1_reg[0]_0 ;
  output \data_d1_reg[31]_0 ;
  output \char_d1_reg[2]_0 ;
  output ila_error0;
  output [0:0]D;
  output [3:0]\deb_stat_reg[3]_0 ;
  output \rx_cfg_lanes_in_use_reg[5] ;
  output lmfc_resync_reg;
  output alig_resync_reg;
  output ovr_reg;
  output k4_ds_reg;
  output err_rep;
  output [1:0]\offs_out_reg[1] ;
  output [2:0]p_240_out;
  output [28:0]init2;
  input [0:0]SR;
  input clk;
  input k285_test_reg;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3] ;
  input buf_rst_reg_0;
  input started_ila_reg;
  input [2:0]err_cur_reg;
  input start_reg_0;
  input first_val_reg;
  input ila_error_reg;
  input [3:0]\emcnt_reg[9] ;
  input read;
  input \emcnt_reg[6] ;
  input [7:0]\rx_tdata[55] ;
  input [1:0]\rx_tdata[55]_0 ;
  input [0:0]\rx_frame_error[6] ;
  input \efcnt_reg[0] ;
  input support_lane_sync;
  input rst;
  input [4:0]active_lanes;
  input [1:0]test_modes;
  input rxstatus2_read;
  input \emcnt_reg[2] ;
  input \emcnt_reg[7] ;
  input \eof_int_reg[3] ;
  input \eof_int_reg[3]_0 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[1] ;
  input \efcnt_reg[2] ;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input [2:0]all_sta_reg;
  input all_sta_reg_0;
  input lmfc_resync;
  input [1:0]resync_trig_r_i_9;
  input [2:0]\stat_reg[29] ;
  input \stat_reg[29]_0 ;
  input [2:0]\stat_reg[31] ;
  input \stat_reg[31]_0 ;
  input err_cur_reg_0;
  input \eof_int_reg[0] ;
  input \eof_int_reg[1] ;
  input sta_ds_reg;
  input \scram_r_reg[0] ;
  input rxstatus_read;
  input [31:0]rxdata;
  input [3:0]rxcharisk;
  input scram_enable;

  wire [0:0]D;
  wire [3:0]O;
  wire [35:0]Q;
  wire [0:0]SR;
  wire [4:0]active_lanes;
  wire alig_alig_err;
  wire [31:17]alig_data;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]alig_ds017_out;
  wire [3:3]alig_ds019_out;
  wire [3:3]alig_ds021_out;
  wire [3:0]alig_err;
  wire alig_err_cnt0;
  wire alig_resync_reg;
  wire align_c_n_11;
  wire align_c_n_12;
  wire align_c_n_31;
  wire align_c_n_33;
  wire align_c_n_35;
  wire align_c_n_36;
  wire align_c_n_37;
  wire align_c_n_38;
  wire align_c_n_39;
  wire align_c_n_41;
  wire align_c_n_42;
  wire align_c_n_44;
  wire align_c_n_45;
  wire align_c_n_47;
  wire align_c_n_48;
  wire align_c_n_51;
  wire align_c_n_7;
  wire align_c_n_72;
  wire align_c_n_73;
  wire align_c_n_74;
  wire align_c_n_75;
  wire align_c_n_76;
  wire align_c_n_77;
  wire align_c_n_78;
  wire align_c_n_79;
  wire align_c_n_9;
  wire align_pred_c_n_5;
  wire align_pred_c_n_6;
  wire align_pred_c_n_7;
  wire [2:0]all_sta_reg;
  wire all_sta_reg_0;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire buf_rst_reg_0;
  wire [3:0]char_d1;
  wire \char_d1_reg[0]_0 ;
  wire \char_d1_reg[2]_0 ;
  wire clk;
  wire [1:0]cnt;
  wire comma_c_n_25;
  wire comma_c_n_35;
  wire comma_c_n_36;
  wire comma_c_n_37;
  wire comma_c_n_38;
  wire comma_c_n_42;
  wire comma_c_n_43;
  wire comma_c_n_45;
  wire comma_c_n_46;
  wire comma_c_n_64;
  wire comma_c_n_65;
  wire comma_c_n_68;
  wire comma_c_n_71;
  wire comma_c_n_72;
  wire comma_c_n_73;
  wire comma_c_n_74;
  wire comma_c_n_76;
  wire comma_c_n_77;
  wire comma_c_n_78;
  wire comma_c_n_79;
  wire comma_c_n_80;
  wire comma_c_n_81;
  wire comma_c_n_82;
  wire comma_c_n_83;
  wire comma_c_n_84;
  wire comma_c_n_85;
  wire comma_c_n_86;
  wire comma_c_n_87;
  wire comma_c_n_88;
  wire comma_c_n_92;
  wire comma_c_n_93;
  wire comma_c_n_94;
  wire comma_c_n_95;
  wire comma_c_n_96;
  wire [31:8]comma_data;
  wire [7:3]comma_is_a;
  wire [4:4]comma_is_a__0;
  wire [7:7]comma_is_e;
  wire [7:3]comma_is_k;
  wire [7:4]comma_is_q;
  wire [7:3]comma_is_r;
  wire [4:4]comma_is_r__0;
  wire [39:32]data_d;
  wire [31:0]data_d1;
  wire \data_d1_reg[15]_0 ;
  wire \data_d1_reg[31]_0 ;
  wire deb_stat0;
  wire [3:0]\deb_stat_reg[3]_0 ;
  wire desc_c_n_14;
  wire [31:0]desc_data;
  wire [3:0]disp_d1;
  wire done;
  wire \efcnt_reg[0] ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[1] ;
  wire \efcnt_reg[2] ;
  wire \emcnt_reg[2] ;
  wire [1:0]\emcnt_reg[3] ;
  wire \emcnt_reg[6] ;
  wire \emcnt_reg[7] ;
  wire [3:0]\emcnt_reg[9] ;
  wire \eof_int_reg[0] ;
  wire \eof_int_reg[1] ;
  wire \eof_int_reg[3] ;
  wire \eof_int_reg[3]_0 ;
  wire [2:0]err_cur_reg;
  wire err_cur_reg_0;
  wire [2:1]err_ds012_out;
  wire [1:1]err_ds08_out;
  wire [0:0]err_ds0__16;
  wire err_rep;
  wire fil_lvl1;
  wire [7:0]\fil_lvl_reg[7] ;
  wire first_val;
  wire first_val_reg;
  wire [1:0]frame_error;
  wire ila_align_c_n_10;
  wire ila_align_c_n_11;
  wire ila_align_c_n_13;
  wire ila_align_c_n_14;
  wire ila_align_c_n_15;
  wire ila_align_c_n_16;
  wire [31:0]ila_align_data;
  wire ila_error0;
  wire ila_error_reg;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [3:0]\is_q_ds_reg[3] ;
  wire k285_test_reg;
  wire k4_ds_reg;
  wire [0:0]lane_k4;
  wire \lane_offs_val[1]_1 ;
  wire lane_rst_1;
  wire [0:0]lane_sta;
  wire lmfc_resync;
  wire lmfc_resync_reg;
  wire [3:0]notb_d1;
  wire [7:0]octets_per_frame;
  wire [0:0]offs;
  wire [1:0]\offs_out_reg[1] ;
  wire ovr_reg;
  wire [3:2]p_0_in;
  wire p_0_in21_in;
  wire [15:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in60_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [3:2]p_1_out;
  wire [2:0]p_240_out;
  wire p_267_out;
  wire p_34_in;
  wire [7:0]p_9_in;
  wire [3:0]pred_ds0;
  wire [3:0]pred_eomf;
  wire pred_rdy;
  wire read;
  wire [1:0]resync_trig_r_i_9;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[1] ;
  wire \rx_cfg_lanes_in_use_reg[5] ;
  wire [0:0]\rx_frame_error[6] ;
  wire [7:0]\rx_tdata[55] ;
  wire [1:0]\rx_tdata[55]_0 ;
  wire [3:0]rxcharisk;
  wire [31:0]rxdata;
  wire [15:0]rxdataout;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus2_read;
  wire rxstatus_read;
  wire scram_enable;
  wire \scram_r_reg[0] ;
  wire [1:1]shift;
  wire [1:0]shift_mux__1;
  wire sta_ds_reg;
  wire start_data__5;
  wire start_ila__1;
  wire start_reg;
  wire start_reg_0;
  wire started;
  wire started_data0;
  wire started_ila0;
  wire started_ila_reg;
  wire [2:0]\stat_reg[29] ;
  wire \stat_reg[29]_0 ;
  wire [2:0]\stat_reg[31] ;
  wire \stat_reg[31]_0 ;
  wire [3:0]state;
  wire support_lane_sync;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;

  jesd204_0_jesd204_v7_2_4_rx_align_32_74 align_c
       (.D(offs),
        .E(align_c_n_9),
        .Q(disp_d1[3]),
        .RAM_reg_192_255_0_2(p_1_in60_in),
        .RAM_reg_192_255_9_11(desc_c_n_14),
        .SR(align_c_n_7),
        .SS(alig_err_cnt0),
        .active_lanes(active_lanes[0]),
        .alig_alig_err(alig_alig_err),
        .alig_deb_data(alig_deb_data),
        .alig_ds019_out(alig_ds019_out),
        .alig_ds021_out(alig_ds021_out),
        .\alig_ds_reg[1]_0 ({comma_c_n_64,comma_c_n_65}),
        .\alig_ds_reg[2]_0 (alig_ds017_out),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .buf_rst(buf_rst),
        .buf_rst_reg(align_c_n_11),
        .buf_rst_reg_0(align_c_n_12),
        .clk(clk),
        .comma_data(comma_data[31:24]),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[10] (align_c_n_41),
        .\data_d1_reg[12] (align_c_n_37),
        .\data_d1_reg[15] (align_c_n_42),
        .\data_d1_reg[18] (align_c_n_47),
        .\data_d1_reg[23] (align_c_n_48),
        .\data_d1_reg[26] (align_c_n_44),
        .\data_d1_reg[7] (align_c_n_38),
        .\data_ds_reg[15]_0 (p_0_in__0),
        .\data_ds_reg[16]_0 (p_0_in21_in),
        .\data_ds_reg[31]_0 ({alig_data[31:24],alig_data[22:17]}),
        .\data_ds_reg[31]_1 (data_d1),
        .\deb_stat_reg[3] (p_1_out),
        .\deb_stat_reg[3]_0 (\deb_stat_reg[3]_0 [3:2]),
        .desc_data(desc_data),
        .\eof_int_reg[3] (\efcnt_reg[0] ),
        .\eomf_d_reg[3]_0 (pred_eomf),
        .\err_ds_reg[3]_0 (alig_err),
        .\err_ds_reg[3]_1 ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7,comma_c_n_25}),
        .fil_lvl1(fil_lvl1),
        .first_val(first_val),
        .\inv_ds_reg[3] (notb_d1),
        .\is_a_reg[1]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_reg[3]_0 ({comma_is_a[7],comma_is_a[3]}),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_k_ds_reg[3] (char_d1),
        .\is_k_reg[1]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_reg[2]_0 (comma_is_k[3]),
        .\is_k_reg[2]_1 (comma_c_n_68),
        .\is_q_reg[1]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_reg[2]_0 (\is_q_ds_reg[3] [3]),
        .\is_q_reg[2]_1 (comma_c_n_76),
        .\is_q_reg[2]_2 (comma_c_n_78),
        .\is_q_reg[3]_0 (comma_is_q[7]),
        .\is_r_reg[1]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_reg[2]_0 (comma_is_r[3]),
        .\is_r_reg[2]_1 (comma_c_n_79),
        .\is_r_reg[3]_0 (comma_c_n_80),
        .\lane_offs_val[1]_1 (\lane_offs_val[1]_1 ),
        .\last_oof_reg[7] ({align_c_n_72,align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79}),
        .\last_oof_reg[7]_0 (p_9_in),
        .octets_per_frame(octets_per_frame[1:0]),
        .\offs_out_reg[1]_0 (\offs_out_reg[1] ),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_240_out(p_240_out[2]),
        .p_34_in(p_34_in),
        .\pred_ds_reg[3]_0 (pred_ds0),
        .rdy_ds_reg(align_c_n_31),
        .rdy_us_reg_0(pred_rdy),
        .read(read),
        .rst(rst),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .shift(shift),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0]_0 (comma_c_n_94),
        .\shift_r_reg[1]_0 (comma_c_n_93),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg_0(comma_c_n_92),
        .started_ila_reg_0(alig_deb_ila),
        .started_ila_reg_1(align_c_n_35),
        .started_ila_reg_2(align_c_n_36),
        .started_ila_reg_3(align_c_n_39),
        .started_ila_reg_4(align_c_n_45),
        .started_ila_reg_5(started_ila_reg),
        .\stat_reg[2] (align_c_n_51),
        .support_lane_sync(support_lane_sync),
        .val_ds_reg_0(p_267_out),
        .val_ds_reg_1(align_c_n_33));
  jesd204_0_jesd204_v7_2_4_rx_align_pred_32_75 align_pred_c
       (.E(pred_rdy),
        .O(O),
        .Q(notb_d1[2:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .comma_is_a(comma_is_a[7:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_r(comma_is_r[7]),
        .\efcnt_reg[0]_0 (\efcnt_reg[0]_0 ),
        .\efcnt_reg[0]_1 (\efcnt_reg[0] ),
        .\efcnt_reg[1]_0 (\efcnt_reg[1] ),
        .\efcnt_reg[2]_0 (\efcnt_reg[2] ),
        .\efcnt_reg[7]_0 (align_c_n_11),
        .\emcnt_reg[2]_0 (\emcnt_reg[2] ),
        .\emcnt_reg[3]_0 (\emcnt_reg[3] ),
        .\emcnt_reg[6]_0 (\emcnt_reg[6] ),
        .\emcnt_reg[7]_0 (\emcnt_reg[7] ),
        .\emcnt_reg[9]_0 (\emcnt_reg[9] ),
        .\emcnt_reg[9]_1 (align_c_n_12),
        .\eof_int_reg[0]_0 (\eof_int_reg[0] ),
        .\eof_int_reg[1]_0 (\eof_int_reg[1] ),
        .\eof_int_reg[3]_0 (pred_ds0),
        .\eof_int_reg[3]_1 (\eof_int_reg[3] ),
        .\eof_int_reg[3]_2 (\eof_int_reg[3]_0 ),
        .\eof_int_reg[3]_3 (align_c_n_9),
        .\eomf_int_reg[3]_0 (pred_eomf),
        .\err_ds_reg[0] (align_c_n_38),
        .\err_ds_reg[1] (err_ds08_out),
        .\err_ds_reg[1]_0 (align_c_n_42),
        .\err_ds_reg[2] (disp_d1[2:0]),
        .\err_ds_reg[2]_0 (err_ds012_out),
        .\err_ds_reg[2]_1 (align_c_n_48),
        .\err_ds_reg[3] (comma_is_q[7]),
        .\notb_d1_reg[0] (err_ds0__16),
        .\notb_d1_reg[2] ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7}),
        .octets_per_frame(octets_per_frame),
        .shift_mux__1(shift_mux__1));
  jesd204_0_jesd204_v7_2_4_buf_32_76 buf_c
       (.E(align_c_n_31),
        .Q(Q),
        .RAM_reg_192_255_33_35(p_267_out),
        .SR(align_c_n_7),
        .buf_rst(buf_rst),
        .clk(clk),
        .desc_data(desc_data),
        .\dout_reg[33] (alig_err),
        .fil_lvl1(fil_lvl1),
        .\fil_lvl_reg[7]_0 (\fil_lvl_reg[7] ),
        .first_val(first_val),
        .first_val_reg_0(first_val_reg),
        .frame_error(frame_error),
        .ovr_reg_0(ovr_reg),
        .read(read),
        .\rx_frame_error[6] (\rx_frame_error[6] ),
        .\rx_tdata[55] (\rx_tdata[55] ),
        .\rx_tdata[55]_0 (\rx_tdata[55]_0 ),
        .rxdataout(rxdataout),
        .\stat_reg[29] (\stat_reg[29] ),
        .\stat_reg[29]_0 (\stat_reg[29]_0 ));
  FDSE buf_rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(lane_rst_1),
        .Q(buf_rst),
        .S(buf_rst_reg_0));
  jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_77 cfg_info_c
       (.E(ila_align_c_n_15),
        .Q(ila_align_data),
        .active_lanes(active_lanes[0]),
        .\cfg_adjcnt_reg[0]_0 (ila_align_c_n_14),
        .\cfg_cs_reg[0]_0 (ila_align_c_n_13),
        .\cfg_res2_reg[0]_0 (ila_align_c_n_16),
        .clk(clk),
        .cnt(cnt),
        .done(done),
        .init0(init0),
        .init1(init1),
        .init2(init2),
        .init3(init3),
        .rst(rst),
        .started(started),
        .support_lane_sync(support_lane_sync));
  jesd204_0_jesd204_v7_2_4_cgs_state_32_78 cgs_state_c
       (.D(D),
        .\FSM_sequential_state_reg[3]_0 ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(state),
        .SR(SR),
        .clk(clk));
  FDRE \char_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[0]),
        .Q(char_d1[0]),
        .R(1'b0));
  FDRE \char_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[1]),
        .Q(char_d1[1]),
        .R(1'b0));
  FDRE \char_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[2]),
        .Q(char_d1[2]),
        .R(1'b0));
  FDRE \char_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[3]),
        .Q(char_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_comma_32_79 comma_c
       (.D(lane_k4),
        .\FSM_sequential_state_reg[0] (state),
        .\FSM_sequential_state_reg[3] ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(data_d1),
        .SR(SR),
        .active_lanes(active_lanes),
        .alig_deb_data(alig_deb_data),
        .alig_deb_ila(alig_deb_ila),
        .\alig_ds_reg[1] (alig_ds021_out),
        .\alig_ds_reg[1]_0 (alig_ds019_out),
        .all_sta_reg(all_sta_reg),
        .all_sta_reg_0(all_sta_reg_0),
        .buf_rst(buf_rst),
        .buf_rst_reg(comma_c_n_95),
        .\char_d1_reg[0] ({comma_c_n_64,comma_c_n_65}),
        .clk(clk),
        .comma_data(comma_data),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_q(comma_is_q[5:4]),
        .comma_is_r__0(comma_is_r__0),
        .data_d(data_d),
        .\data_d1_reg[10] (comma_c_n_76),
        .\data_d1_reg[18] (comma_c_n_78),
        .\data_d1_reg[20] (comma_c_n_79),
        .\data_d1_reg[26] (comma_c_n_77),
        .\data_d1_reg[28] (comma_c_n_80),
        .\data_d1_reg[7] (p_0_in__0),
        .\data_us_r_reg[23]_0 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .\err_ds_reg[0] (err_ds0__16),
        .\err_ds_reg[2] (pred_eomf[2:0]),
        .\inv_ds_reg[2]_0 (disp_d1[2:0]),
        .\inv_ds_reg[2]_1 (notb_d1[2:0]),
        .\inv_ds_reg[3]_0 (comma_c_n_25),
        .\inv_ds_reg[3]_1 (err_ds012_out),
        .\inv_ds_reg[3]_2 (err_ds08_out),
        .\inv_ds_reg[3]_3 (comma_is_e),
        .\is_a_ds_reg[1]_0 (align_c_n_41),
        .\is_a_ds_reg[2]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_ds_reg[2]_1 (align_c_n_47),
        .\is_a_ds_reg[3]_0 (comma_is_a[3]),
        .\is_a_ds_reg[3]_1 (alig_ds017_out),
        .\is_a_ds_reg[3]_2 (align_c_n_44),
        .\is_a_reg[1] (comma_is_a[5]),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_f_ds_reg[3]_0 (char_d1[3:1]),
        .\is_k_ds_reg[2]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_ds_reg[2]_1 (comma_c_n_68),
        .\is_k_ds_reg[2]_2 (comma_c_n_93),
        .\is_k_ds_reg[3]_0 (comma_is_k[3]),
        .\is_k_ds_reg[3]_1 (comma_is_k[7:4]),
        .\is_q_ds_reg[0]_0 (\is_q_ds_reg[3] [0]),
        .\is_q_ds_reg[0]_1 (comma_c_n_96),
        .\is_q_ds_reg[1]_0 (\is_q_ds_reg[3] [1]),
        .\is_q_ds_reg[2]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_ds_reg[2]_1 (\is_q_ds_reg[3] [2]),
        .\is_q_ds_reg[3]_0 (\is_q_ds_reg[3] [3]),
        .\is_r_ds_reg[1]_0 (align_c_n_37),
        .\is_r_ds_reg[2]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_ds_reg[3]_0 (comma_is_r[3]),
        .\is_r_ds_reg[3]_1 (shift),
        .\is_r_reg[1] (comma_is_r[5]),
        .k4_ds_reg_0(k4_ds_reg),
        .\offs_out_reg[0] (align_c_n_36),
        .\offs_out_reg[1] (align_c_n_35),
        .\offs_out_reg[1]_0 (align_c_n_45),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .resync_trig_r_i_9(resync_trig_r_i_9[1]),
        .\rx_cfg_lanes_in_use_reg[5] (\rx_cfg_lanes_in_use_reg[5] ),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0] (offs),
        .\shift_r_reg[0]_0 (comma_c_n_94),
        .\shift_reg[0] (ila_align_c_n_11),
        .\shift_reg[1] (start_reg),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .sta_ds_reg_0(lane_sta),
        .sta_ds_reg_1(sta_ds_reg),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg(comma_c_n_92),
        .started_data_reg_0(align_c_n_39),
        .started_ila0(started_ila0),
        .support_lane_sync(support_lane_sync));
  FDRE \data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[0]),
        .Q(data_d1[0]),
        .R(1'b0));
  FDRE \data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[10]),
        .Q(data_d1[10]),
        .R(1'b0));
  FDRE \data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[11]),
        .Q(data_d1[11]),
        .R(1'b0));
  FDRE \data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[12]),
        .Q(data_d1[12]),
        .R(1'b0));
  FDRE \data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[13]),
        .Q(data_d1[13]),
        .R(1'b0));
  FDRE \data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[14]),
        .Q(data_d1[14]),
        .R(1'b0));
  FDRE \data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[15]),
        .Q(data_d1[15]),
        .R(1'b0));
  FDRE \data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[16]),
        .Q(data_d1[16]),
        .R(1'b0));
  FDRE \data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[17]),
        .Q(data_d1[17]),
        .R(1'b0));
  FDRE \data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[18]),
        .Q(data_d1[18]),
        .R(1'b0));
  FDRE \data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[19]),
        .Q(data_d1[19]),
        .R(1'b0));
  FDRE \data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[1]),
        .Q(data_d1[1]),
        .R(1'b0));
  FDRE \data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[20]),
        .Q(data_d1[20]),
        .R(1'b0));
  FDRE \data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[21]),
        .Q(data_d1[21]),
        .R(1'b0));
  FDRE \data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[22]),
        .Q(data_d1[22]),
        .R(1'b0));
  FDRE \data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[23]),
        .Q(data_d1[23]),
        .R(1'b0));
  FDRE \data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[24]),
        .Q(data_d1[24]),
        .R(1'b0));
  FDRE \data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[25]),
        .Q(data_d1[25]),
        .R(1'b0));
  FDRE \data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[26]),
        .Q(data_d1[26]),
        .R(1'b0));
  FDRE \data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[27]),
        .Q(data_d1[27]),
        .R(1'b0));
  FDRE \data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[28]),
        .Q(data_d1[28]),
        .R(1'b0));
  FDRE \data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[29]),
        .Q(data_d1[29]),
        .R(1'b0));
  FDRE \data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[2]),
        .Q(data_d1[2]),
        .R(1'b0));
  FDRE \data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[30]),
        .Q(data_d1[30]),
        .R(1'b0));
  FDRE \data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[31]),
        .Q(data_d1[31]),
        .R(1'b0));
  FDRE \data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[3]),
        .Q(data_d1[3]),
        .R(1'b0));
  FDRE \data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[4]),
        .Q(data_d1[4]),
        .R(1'b0));
  FDRE \data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[5]),
        .Q(data_d1[5]),
        .R(1'b0));
  FDRE \data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[6]),
        .Q(data_d1[6]),
        .R(1'b0));
  FDRE \data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[7]),
        .Q(data_d1[7]),
        .R(1'b0));
  FDRE \data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[8]),
        .Q(data_d1[8]),
        .R(1'b0));
  FDRE \data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[9]),
        .Q(data_d1[9]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_data_swap_32_80 data_swap_c
       (.D({align_c_n_72,align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79}),
        .Q(p_9_in),
        .clk(clk));
  LUT3 #(
    .INIT(8'hFD)) 
    \deb_stat[3]_i_1__0 
       (.I0(active_lanes[0]),
        .I1(rst),
        .I2(rxstatus2_read),
        .O(deb_stat0));
  FDRE \deb_stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_k4),
        .Q(\deb_stat_reg[3]_0 [0]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\deb_stat_reg[3]_0 [1]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(\deb_stat_reg[3]_0 [2]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(\deb_stat_reg[3]_0 [3]),
        .R(deb_stat0));
  jesd204_0_jesd204_v7_2_4_descram_32_81 desc_c
       (.D(p_0_in21_in),
        .Q(p_1_in60_in),
        .clk(clk),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .\scram_r_reg[0]_0 (desc_c_n_14),
        .\scram_r_reg[0]_1 (\scram_r_reg[0] ),
        .\scram_r_reg[7]_0 ({alig_data[31:24],alig_data[22:17]}));
  FDRE \disp_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[0]),
        .Q(disp_d1[0]),
        .R(1'b0));
  FDRE \disp_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[1]),
        .Q(disp_d1[1]),
        .R(1'b0));
  FDRE \disp_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[2]),
        .Q(disp_d1[2]),
        .R(1'b0));
  FDRE \disp_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[3]),
        .Q(disp_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_errs_32_82 errs_c
       (.SS(alig_err_cnt0),
        .active_lanes({active_lanes[3],active_lanes[0]}),
        .alig_alig_err(alig_alig_err),
        .alig_resync_reg_0(alig_resync_reg),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .clk(clk),
        .err_cur_reg(err_cur_reg),
        .err_cur_reg_0(err_cur_reg_0),
        .err_rep(err_rep),
        .err_rep_reg_0(align_c_n_33),
        .lmfc_resync(lmfc_resync),
        .lmfc_resync_reg(lmfc_resync_reg),
        .p_240_out(p_240_out),
        .resync_trig_r_reg(all_sta_reg[2]),
        .resync_trig_r_reg_0(resync_trig_r_i_9[0]),
        .resync_trig_r_reg_1(ovr_reg),
        .rst(rst),
        .rxdisperr(rxdisperr),
        .rxnotintable(rxnotintable),
        .rxstatus_read(rxstatus_read),
        .\stat_reg[0]_0 (p_267_out),
        .\stat_reg[2]_0 (align_c_n_51),
        .\stat_reg[31] (\stat_reg[31] ),
        .\stat_reg[31]_0 (\stat_reg[31]_0 ));
  jesd204_0_jesd204_v7_2_4_rx_ila_align_32_83 ila_align_c
       (.D(comma_data),
        .E(ila_align_c_n_15),
        .Q(data_d1[7:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .cnt(cnt),
        .\data_d_reg[39]_0 (data_d),
        .\data_ds_reg[31]_0 (ila_align_data),
        .\data_ds_reg[31]_1 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .done(done),
        .done_reg_0(ila_align_c_n_13),
        .done_reg_1(ila_align_c_n_14),
        .done_reg_2(ila_align_c_n_16),
        .\shift_reg[0]_0 (ila_align_c_n_11),
        .\shift_reg[0]_1 (comma_c_n_96),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .\shift_reg[1]_1 (comma_c_n_95),
        .start_reg_0(start_reg),
        .start_reg_1(start_reg_0),
        .started(started));
  FDRE \notb_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[0]),
        .Q(notb_d1[0]),
        .R(1'b0));
  FDRE \notb_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[1]),
        .Q(notb_d1[1]),
        .R(1'b0));
  FDRE \notb_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[2]),
        .Q(notb_d1[2]),
        .R(1'b0));
  FDRE \notb_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[3]),
        .Q(notb_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_testm_32_84 testm_c
       (.Q(char_d1),
        .active_lanes(active_lanes[0]),
        .\char_d1_reg[0] (\char_d1_reg[0]_0 ),
        .\char_d1_reg[2] (\char_d1_reg[2]_0 ),
        .clk(clk),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[15] (\data_d1_reg[15]_0 ),
        .\data_d1_reg[25] (comma_is_q[7]),
        .\data_d1_reg[31] (comma_is_a[7]),
        .\data_d1_reg[31]_0 (\data_d1_reg[31]_0 ),
        .\ila_cnt_reg[0]_0 (comma_c_n_77),
        .ila_error0(ila_error0),
        .ila_error_reg_0(ila_error_reg),
        .k285_test_reg_0(k285_test_reg),
        .lane_rst_1(lane_rst_1),
        .lane_sta(lane_sta),
        .\mf_cnt_reg[0]_0 (align_c_n_44),
        .\mf_cnt_reg[0]_1 ({data_d1[31:29],data_d1[25:24]}),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[1] (\rx_cfg_lanes_in_use_reg[1] ),
        .test_err_count(test_err_count),
        .test_ila_count(test_ila_count),
        .test_mf_count(test_mf_count),
        .test_modes(test_modes));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_lane_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_lane_32_8
   (lane_k4,
    p_228_out,
    \lane_offs_val[2]_3 ,
    start_reg,
    init0,
    init3,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[2] ,
    test_ila_count,
    test_mf_count,
    init1,
    alig_deb_ila,
    err_rep_reg,
    first_val,
    rxdataout,
    Q,
    frame_error,
    \is_q_ds_reg[3] ,
    started_ila0,
    sta_ds_reg,
    \fil_lvl_reg[7] ,
    \data_d1_reg[15]_0 ,
    \char_d1_reg[0]_0 ,
    \data_d1_reg[31]_0 ,
    \char_d1_reg[2]_0 ,
    ila_error0,
    \deb_stat_reg[3]_0 ,
    encomma0,
    \rx_cfg_lanes_in_use_reg[1] ,
    \rx_cfg_lanes_in_use_reg[2]_0 ,
    \offs_out_reg[1] ,
    alig_resync_reg,
    p_201_out,
    ovr_reg,
    init2,
    SR,
    clk,
    k285_test_reg,
    octets_per_frame,
    O,
    \emcnt_reg[3] ,
    buf_rst_reg_0,
    started_ila_reg,
    start_reg_0,
    first_val_reg,
    ila_error_reg,
    \emcnt_reg[9] ,
    read,
    \emcnt_reg[6] ,
    \rx_tdata[87] ,
    \rx_tdata[87]_0 ,
    \rx_frame_error[10] ,
    \efcnt_reg[0] ,
    support_lane_sync,
    rst,
    active_lanes,
    test_modes,
    rxstatus2_read,
    encomma_i_2,
    \emcnt_reg[2] ,
    \emcnt_reg[7] ,
    \eof_int_reg[3] ,
    \eof_int_reg[3]_0 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[1] ,
    \efcnt_reg[2] ,
    rxnotintable,
    rxdisperr,
    core_rst,
    encomma_reg,
    p_306_out,
    ready_r1_reg,
    \eof_int_reg[0] ,
    \eof_int_reg[1] ,
    sta_ds_reg_0,
    \scram_r_reg[0] ,
    rxstatus_read,
    rxdata,
    rxcharisk,
    scram_enable);
  output [0:0]lane_k4;
  output p_228_out;
  output \lane_offs_val[2]_3 ;
  output start_reg;
  output [30:0]init0;
  output [11:0]init3;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[2] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [30:0]init1;
  output alig_deb_ila;
  output [0:0]err_rep_reg;
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [3:0]\is_q_ds_reg[3] ;
  output started_ila0;
  output [0:0]sta_ds_reg;
  output [7:0]\fil_lvl_reg[7] ;
  output \data_d1_reg[15]_0 ;
  output \char_d1_reg[0]_0 ;
  output \data_d1_reg[31]_0 ;
  output \char_d1_reg[2]_0 ;
  output ila_error0;
  output [3:0]\deb_stat_reg[3]_0 ;
  output encomma0;
  output \rx_cfg_lanes_in_use_reg[1] ;
  output \rx_cfg_lanes_in_use_reg[2]_0 ;
  output [1:0]\offs_out_reg[1] ;
  output [0:0]alig_resync_reg;
  output [2:0]p_201_out;
  output [0:0]ovr_reg;
  output [28:0]init2;
  input [0:0]SR;
  input clk;
  input k285_test_reg;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3] ;
  input buf_rst_reg_0;
  input started_ila_reg;
  input start_reg_0;
  input first_val_reg;
  input ila_error_reg;
  input [3:0]\emcnt_reg[9] ;
  input read;
  input \emcnt_reg[6] ;
  input [7:0]\rx_tdata[87] ;
  input [1:0]\rx_tdata[87]_0 ;
  input [0:0]\rx_frame_error[10] ;
  input \efcnt_reg[0] ;
  input support_lane_sync;
  input rst;
  input [3:0]active_lanes;
  input [1:0]test_modes;
  input rxstatus2_read;
  input [2:0]encomma_i_2;
  input \emcnt_reg[2] ;
  input \emcnt_reg[7] ;
  input \eof_int_reg[3] ;
  input \eof_int_reg[3]_0 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[1] ;
  input \efcnt_reg[2] ;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input core_rst;
  input encomma_reg;
  input p_306_out;
  input ready_r1_reg;
  input \eof_int_reg[0] ;
  input \eof_int_reg[1] ;
  input sta_ds_reg_0;
  input \scram_r_reg[0] ;
  input rxstatus_read;
  input [31:0]rxdata;
  input [3:0]rxcharisk;
  input scram_enable;

  wire [3:0]O;
  wire [35:0]Q;
  wire [0:0]SR;
  wire [3:0]active_lanes;
  wire alig_alig_err;
  wire [31:17]alig_data;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]alig_ds017_out;
  wire [3:3]alig_ds019_out;
  wire [3:3]alig_ds021_out;
  wire [3:0]alig_err;
  wire alig_err_cnt0;
  wire [0:0]alig_resync_reg;
  wire align_c_n_11;
  wire align_c_n_12;
  wire align_c_n_31;
  wire align_c_n_33;
  wire align_c_n_35;
  wire align_c_n_36;
  wire align_c_n_37;
  wire align_c_n_38;
  wire align_c_n_39;
  wire align_c_n_41;
  wire align_c_n_42;
  wire align_c_n_44;
  wire align_c_n_45;
  wire align_c_n_47;
  wire align_c_n_48;
  wire align_c_n_52;
  wire align_c_n_7;
  wire align_c_n_73;
  wire align_c_n_74;
  wire align_c_n_75;
  wire align_c_n_76;
  wire align_c_n_77;
  wire align_c_n_78;
  wire align_c_n_79;
  wire align_c_n_80;
  wire align_c_n_9;
  wire align_pred_c_n_5;
  wire align_pred_c_n_6;
  wire align_pred_c_n_7;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire buf_rst_reg_0;
  wire [3:0]char_d1;
  wire \char_d1_reg[0]_0 ;
  wire \char_d1_reg[2]_0 ;
  wire clk;
  wire [1:0]cnt;
  wire comma_c_n_25;
  wire comma_c_n_35;
  wire comma_c_n_36;
  wire comma_c_n_37;
  wire comma_c_n_38;
  wire comma_c_n_42;
  wire comma_c_n_43;
  wire comma_c_n_45;
  wire comma_c_n_46;
  wire comma_c_n_64;
  wire comma_c_n_65;
  wire comma_c_n_68;
  wire comma_c_n_71;
  wire comma_c_n_72;
  wire comma_c_n_73;
  wire comma_c_n_74;
  wire comma_c_n_76;
  wire comma_c_n_77;
  wire comma_c_n_78;
  wire comma_c_n_79;
  wire comma_c_n_80;
  wire comma_c_n_81;
  wire comma_c_n_82;
  wire comma_c_n_83;
  wire comma_c_n_84;
  wire comma_c_n_85;
  wire comma_c_n_86;
  wire comma_c_n_87;
  wire comma_c_n_88;
  wire comma_c_n_89;
  wire comma_c_n_90;
  wire comma_c_n_91;
  wire comma_c_n_92;
  wire comma_c_n_93;
  wire [31:8]comma_data;
  wire [7:3]comma_is_a;
  wire [4:4]comma_is_a__0;
  wire [7:7]comma_is_e;
  wire [7:3]comma_is_k;
  wire [7:4]comma_is_q;
  wire [7:3]comma_is_r;
  wire [4:4]comma_is_r__0;
  wire core_rst;
  wire [39:32]data_d;
  wire [31:0]data_d1;
  wire \data_d1_reg[15]_0 ;
  wire \data_d1_reg[31]_0 ;
  wire deb_stat0;
  wire [3:0]\deb_stat_reg[3]_0 ;
  wire desc_c_n_14;
  wire [31:0]desc_data;
  wire [3:0]disp_d1;
  wire done;
  wire \efcnt_reg[0] ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[1] ;
  wire \efcnt_reg[2] ;
  wire \emcnt_reg[2] ;
  wire [1:0]\emcnt_reg[3] ;
  wire \emcnt_reg[6] ;
  wire \emcnt_reg[7] ;
  wire [3:0]\emcnt_reg[9] ;
  wire encomma0;
  wire [2:0]encomma_i_2;
  wire encomma_reg;
  wire \eof_int_reg[0] ;
  wire \eof_int_reg[1] ;
  wire \eof_int_reg[3] ;
  wire \eof_int_reg[3]_0 ;
  wire [2:1]err_ds012_out;
  wire [1:1]err_ds08_out;
  wire [0:0]err_ds0__16;
  wire [0:0]err_rep_reg;
  wire fil_lvl1;
  wire [7:0]\fil_lvl_reg[7] ;
  wire first_val;
  wire first_val_reg;
  wire [1:0]frame_error;
  wire ila_align_c_n_10;
  wire ila_align_c_n_11;
  wire ila_align_c_n_13;
  wire ila_align_c_n_14;
  wire ila_align_c_n_15;
  wire ila_align_c_n_16;
  wire [31:0]ila_align_data;
  wire ila_error0;
  wire ila_error_reg;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [3:0]\is_q_ds_reg[3] ;
  wire k285_test_reg;
  wire [2:2]lane_cgs;
  wire [0:0]lane_k4;
  wire \lane_offs_val[2]_3 ;
  wire lane_rst_2;
  wire [3:0]notb_d1;
  wire [7:0]octets_per_frame;
  wire [0:0]offs;
  wire [1:0]\offs_out_reg[1] ;
  wire [0:0]ovr_reg;
  wire [3:2]p_0_in;
  wire p_0_in21_in;
  wire [15:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in60_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [3:2]p_1_out;
  wire [2:0]p_201_out;
  wire p_228_out;
  wire p_306_out;
  wire p_34_in;
  wire [7:0]p_9_in;
  wire [3:0]pred_ds0;
  wire [3:0]pred_eomf;
  wire pred_rdy;
  wire read;
  wire ready_r1_reg;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[1] ;
  wire \rx_cfg_lanes_in_use_reg[2] ;
  wire \rx_cfg_lanes_in_use_reg[2]_0 ;
  wire [0:0]\rx_frame_error[10] ;
  wire [7:0]\rx_tdata[87] ;
  wire [1:0]\rx_tdata[87]_0 ;
  wire [3:0]rxcharisk;
  wire [31:0]rxdata;
  wire [15:0]rxdataout;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus2_read;
  wire rxstatus_read;
  wire scram_enable;
  wire \scram_r_reg[0] ;
  wire [1:1]shift;
  wire [1:0]shift_mux__1;
  wire [0:0]sta_ds_reg;
  wire sta_ds_reg_0;
  wire start_data__5;
  wire start_ila__1;
  wire start_reg;
  wire start_reg_0;
  wire started;
  wire started_data0;
  wire started_ila0;
  wire started_ila_reg;
  wire [3:0]state;
  wire support_lane_sync;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;

  jesd204_0_jesd204_v7_2_4_rx_align_32_62 align_c
       (.D(offs),
        .E(align_c_n_9),
        .Q(disp_d1[3]),
        .RAM_reg_192_255_0_2(p_1_in60_in),
        .RAM_reg_192_255_9_11(desc_c_n_14),
        .SR(align_c_n_7),
        .SS(alig_err_cnt0),
        .active_lanes({active_lanes[2],active_lanes[0]}),
        .alig_alig_err(alig_alig_err),
        .alig_deb_data(alig_deb_data),
        .alig_ds019_out(alig_ds019_out),
        .alig_ds021_out(alig_ds021_out),
        .\alig_ds_reg[1]_0 ({comma_c_n_64,comma_c_n_65}),
        .\alig_ds_reg[2]_0 (alig_ds017_out),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .buf_rst(buf_rst),
        .buf_rst_reg(align_c_n_11),
        .buf_rst_reg_0(align_c_n_12),
        .clk(clk),
        .comma_data(comma_data[31:24]),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[10] (align_c_n_41),
        .\data_d1_reg[12] (align_c_n_37),
        .\data_d1_reg[15] (align_c_n_42),
        .\data_d1_reg[18] (align_c_n_47),
        .\data_d1_reg[23] (align_c_n_48),
        .\data_d1_reg[26] (align_c_n_44),
        .\data_d1_reg[7] (align_c_n_38),
        .\data_ds_reg[15]_0 (p_0_in__0),
        .\data_ds_reg[16]_0 (p_0_in21_in),
        .\data_ds_reg[31]_0 ({alig_data[31:24],alig_data[22:17]}),
        .\data_ds_reg[31]_1 (data_d1),
        .\deb_stat_reg[3] (p_1_out),
        .\deb_stat_reg[3]_0 (\deb_stat_reg[3]_0 [3:2]),
        .desc_data(desc_data),
        .\eof_int_reg[3] (\efcnt_reg[0] ),
        .\eomf_d_reg[3]_0 (pred_eomf),
        .\err_ds_reg[3]_0 (alig_err),
        .\err_ds_reg[3]_1 ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7,comma_c_n_25}),
        .fil_lvl1(fil_lvl1),
        .first_val(first_val),
        .\inv_ds_reg[3] (notb_d1),
        .\is_a_reg[1]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_reg[3]_0 ({comma_is_a[7],comma_is_a[3]}),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_k_ds_reg[3] (char_d1),
        .\is_k_reg[1]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_reg[2]_0 (comma_is_k[3]),
        .\is_k_reg[2]_1 (comma_c_n_68),
        .\is_q_reg[1]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_reg[2]_0 (\is_q_ds_reg[3] [3]),
        .\is_q_reg[2]_1 (comma_c_n_76),
        .\is_q_reg[2]_2 (comma_c_n_78),
        .\is_q_reg[3]_0 (comma_is_q[7]),
        .\is_r_reg[1]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_reg[2]_0 (comma_is_r[3]),
        .\is_r_reg[2]_1 (comma_c_n_79),
        .\is_r_reg[3]_0 (comma_c_n_80),
        .\lane_offs_val[2]_3 (\lane_offs_val[2]_3 ),
        .\last_oof_reg[7] ({align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79,align_c_n_80}),
        .\last_oof_reg[7]_0 (p_9_in),
        .octets_per_frame(octets_per_frame[1:0]),
        .\offs_out_reg[1]_0 (\offs_out_reg[1] ),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_201_out(p_201_out[2]),
        .p_306_out(p_306_out),
        .p_34_in(p_34_in),
        .\pred_ds_reg[3]_0 (pred_ds0),
        .rdy_ds_reg(align_c_n_31),
        .rdy_us_reg_0(pred_rdy),
        .read(read),
        .ready_r1_reg(ready_r1_reg),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[2] (\rx_cfg_lanes_in_use_reg[2]_0 ),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .shift(shift),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0]_0 (comma_c_n_91),
        .\shift_r_reg[1]_0 (comma_c_n_90),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg_0(comma_c_n_89),
        .started_ila_reg_0(alig_deb_ila),
        .started_ila_reg_1(align_c_n_35),
        .started_ila_reg_2(align_c_n_36),
        .started_ila_reg_3(align_c_n_39),
        .started_ila_reg_4(align_c_n_45),
        .started_ila_reg_5(started_ila_reg),
        .\stat_reg[2] (align_c_n_52),
        .support_lane_sync(support_lane_sync),
        .val_ds_reg_0(p_228_out),
        .val_ds_reg_1(align_c_n_33));
  jesd204_0_jesd204_v7_2_4_rx_align_pred_32_63 align_pred_c
       (.E(pred_rdy),
        .O(O),
        .Q(notb_d1[2:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .comma_is_a(comma_is_a[7:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_r(comma_is_r[7]),
        .\efcnt_reg[0]_0 (\efcnt_reg[0]_0 ),
        .\efcnt_reg[0]_1 (\efcnt_reg[0] ),
        .\efcnt_reg[1]_0 (\efcnt_reg[1] ),
        .\efcnt_reg[2]_0 (\efcnt_reg[2] ),
        .\efcnt_reg[7]_0 (align_c_n_11),
        .\emcnt_reg[2]_0 (\emcnt_reg[2] ),
        .\emcnt_reg[3]_0 (\emcnt_reg[3] ),
        .\emcnt_reg[6]_0 (\emcnt_reg[6] ),
        .\emcnt_reg[7]_0 (\emcnt_reg[7] ),
        .\emcnt_reg[9]_0 (\emcnt_reg[9] ),
        .\emcnt_reg[9]_1 (align_c_n_12),
        .\eof_int_reg[0]_0 (\eof_int_reg[0] ),
        .\eof_int_reg[1]_0 (\eof_int_reg[1] ),
        .\eof_int_reg[3]_0 (pred_ds0),
        .\eof_int_reg[3]_1 (\eof_int_reg[3] ),
        .\eof_int_reg[3]_2 (\eof_int_reg[3]_0 ),
        .\eof_int_reg[3]_3 (align_c_n_9),
        .\eomf_int_reg[3]_0 (pred_eomf),
        .\err_ds_reg[0] (align_c_n_38),
        .\err_ds_reg[1] (err_ds08_out),
        .\err_ds_reg[1]_0 (align_c_n_42),
        .\err_ds_reg[2] (disp_d1[2:0]),
        .\err_ds_reg[2]_0 (err_ds012_out),
        .\err_ds_reg[2]_1 (align_c_n_48),
        .\err_ds_reg[3] (comma_is_q[7]),
        .\notb_d1_reg[0] (err_ds0__16),
        .\notb_d1_reg[2] ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7}),
        .octets_per_frame(octets_per_frame),
        .shift_mux__1(shift_mux__1));
  jesd204_0_jesd204_v7_2_4_buf_32_64 buf_c
       (.E(align_c_n_31),
        .Q(Q),
        .RAM_reg_192_255_33_35(p_228_out),
        .SR(align_c_n_7),
        .buf_rst(buf_rst),
        .clk(clk),
        .desc_data(desc_data),
        .\dout_reg[33] (alig_err),
        .fil_lvl1(fil_lvl1),
        .\fil_lvl_reg[7]_0 (\fil_lvl_reg[7] ),
        .first_val(first_val),
        .first_val_reg_0(first_val_reg),
        .frame_error(frame_error),
        .ovr_reg_0(ovr_reg),
        .read(read),
        .\rx_frame_error[10] (\rx_frame_error[10] ),
        .\rx_tdata[87] (\rx_tdata[87] ),
        .\rx_tdata[87]_0 (\rx_tdata[87]_0 ),
        .rxdataout(rxdataout));
  FDSE buf_rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(lane_rst_2),
        .Q(buf_rst),
        .S(buf_rst_reg_0));
  jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_65 cfg_info_c
       (.E(ila_align_c_n_15),
        .Q(ila_align_data),
        .active_lanes(active_lanes[2]),
        .\cfg_adjcnt_reg[0]_0 (ila_align_c_n_14),
        .\cfg_cs_reg[0]_0 (ila_align_c_n_13),
        .\cfg_res2_reg[0]_0 (ila_align_c_n_16),
        .clk(clk),
        .cnt(cnt),
        .done(done),
        .init0(init0),
        .init1(init1),
        .init2(init2),
        .init3(init3),
        .rst(rst),
        .started(started),
        .support_lane_sync(support_lane_sync));
  jesd204_0_jesd204_v7_2_4_cgs_state_32_66 cgs_state_c
       (.D(lane_cgs),
        .\FSM_sequential_state_reg[3]_0 ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(state),
        .SR(SR),
        .active_lanes(active_lanes),
        .clk(clk),
        .core_rst(core_rst),
        .encomma0(encomma0),
        .encomma_i_2_0(encomma_i_2),
        .encomma_reg(encomma_reg),
        .\rx_cfg_lanes_in_use_reg[1] (\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \char_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[0]),
        .Q(char_d1[0]),
        .R(1'b0));
  FDRE \char_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[1]),
        .Q(char_d1[1]),
        .R(1'b0));
  FDRE \char_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[2]),
        .Q(char_d1[2]),
        .R(1'b0));
  FDRE \char_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[3]),
        .Q(char_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_comma_32_67 comma_c
       (.D(offs),
        .\FSM_sequential_state_reg[0] (state),
        .\FSM_sequential_state_reg[3] ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(data_d1),
        .SR(SR),
        .alig_deb_data(alig_deb_data),
        .alig_deb_ila(alig_deb_ila),
        .\alig_ds_reg[1] (alig_ds021_out),
        .\alig_ds_reg[1]_0 (alig_ds019_out),
        .buf_rst(buf_rst),
        .buf_rst_reg(comma_c_n_92),
        .\char_d1_reg[0] ({comma_c_n_64,comma_c_n_65}),
        .clk(clk),
        .comma_data(comma_data),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_q(comma_is_q[5:4]),
        .comma_is_r__0(comma_is_r__0),
        .data_d(data_d),
        .\data_d1_reg[10] (comma_c_n_76),
        .\data_d1_reg[18] (comma_c_n_78),
        .\data_d1_reg[20] (comma_c_n_79),
        .\data_d1_reg[26] (comma_c_n_77),
        .\data_d1_reg[28] (comma_c_n_80),
        .\data_d1_reg[7] (p_0_in__0),
        .\data_us_r_reg[23]_0 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .\err_ds_reg[0] (err_ds0__16),
        .\err_ds_reg[2] (pred_eomf[2:0]),
        .\inv_ds_reg[2]_0 (disp_d1[2:0]),
        .\inv_ds_reg[2]_1 (notb_d1[2:0]),
        .\inv_ds_reg[3]_0 (comma_c_n_25),
        .\inv_ds_reg[3]_1 (err_ds012_out),
        .\inv_ds_reg[3]_2 (err_ds08_out),
        .\inv_ds_reg[3]_3 (comma_is_e),
        .\is_a_ds_reg[1]_0 (align_c_n_41),
        .\is_a_ds_reg[2]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_ds_reg[2]_1 (align_c_n_47),
        .\is_a_ds_reg[3]_0 (comma_is_a[3]),
        .\is_a_ds_reg[3]_1 (alig_ds017_out),
        .\is_a_ds_reg[3]_2 (align_c_n_44),
        .\is_a_reg[1] (comma_is_a[5]),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_f_ds_reg[3]_0 (char_d1[3:1]),
        .\is_k_ds_reg[2]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_ds_reg[2]_1 (comma_c_n_68),
        .\is_k_ds_reg[2]_2 (comma_c_n_90),
        .\is_k_ds_reg[3]_0 (comma_is_k[3]),
        .\is_k_ds_reg[3]_1 (comma_is_k[7:4]),
        .\is_q_ds_reg[0]_0 (\is_q_ds_reg[3] [0]),
        .\is_q_ds_reg[0]_1 (comma_c_n_93),
        .\is_q_ds_reg[1]_0 (\is_q_ds_reg[3] [1]),
        .\is_q_ds_reg[2]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_ds_reg[2]_1 (\is_q_ds_reg[3] [2]),
        .\is_q_ds_reg[3]_0 (\is_q_ds_reg[3] [3]),
        .\is_r_ds_reg[1]_0 (align_c_n_37),
        .\is_r_ds_reg[2]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_ds_reg[3]_0 (comma_is_r[3]),
        .\is_r_ds_reg[3]_1 (shift),
        .\is_r_reg[1] (comma_is_r[5]),
        .lane_k4(lane_k4),
        .\offs_out_reg[0] (align_c_n_36),
        .\offs_out_reg[1] (align_c_n_35),
        .\offs_out_reg[1]_0 (align_c_n_45),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0] (comma_c_n_91),
        .\shift_reg[0] (ila_align_c_n_11),
        .\shift_reg[1] (start_reg),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .sta_ds_reg_0(sta_ds_reg),
        .sta_ds_reg_1(sta_ds_reg_0),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg(comma_c_n_89),
        .started_data_reg_0(align_c_n_39),
        .started_ila0(started_ila0),
        .support_lane_sync(support_lane_sync));
  FDRE \data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[0]),
        .Q(data_d1[0]),
        .R(1'b0));
  FDRE \data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[10]),
        .Q(data_d1[10]),
        .R(1'b0));
  FDRE \data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[11]),
        .Q(data_d1[11]),
        .R(1'b0));
  FDRE \data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[12]),
        .Q(data_d1[12]),
        .R(1'b0));
  FDRE \data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[13]),
        .Q(data_d1[13]),
        .R(1'b0));
  FDRE \data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[14]),
        .Q(data_d1[14]),
        .R(1'b0));
  FDRE \data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[15]),
        .Q(data_d1[15]),
        .R(1'b0));
  FDRE \data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[16]),
        .Q(data_d1[16]),
        .R(1'b0));
  FDRE \data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[17]),
        .Q(data_d1[17]),
        .R(1'b0));
  FDRE \data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[18]),
        .Q(data_d1[18]),
        .R(1'b0));
  FDRE \data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[19]),
        .Q(data_d1[19]),
        .R(1'b0));
  FDRE \data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[1]),
        .Q(data_d1[1]),
        .R(1'b0));
  FDRE \data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[20]),
        .Q(data_d1[20]),
        .R(1'b0));
  FDRE \data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[21]),
        .Q(data_d1[21]),
        .R(1'b0));
  FDRE \data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[22]),
        .Q(data_d1[22]),
        .R(1'b0));
  FDRE \data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[23]),
        .Q(data_d1[23]),
        .R(1'b0));
  FDRE \data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[24]),
        .Q(data_d1[24]),
        .R(1'b0));
  FDRE \data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[25]),
        .Q(data_d1[25]),
        .R(1'b0));
  FDRE \data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[26]),
        .Q(data_d1[26]),
        .R(1'b0));
  FDRE \data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[27]),
        .Q(data_d1[27]),
        .R(1'b0));
  FDRE \data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[28]),
        .Q(data_d1[28]),
        .R(1'b0));
  FDRE \data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[29]),
        .Q(data_d1[29]),
        .R(1'b0));
  FDRE \data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[2]),
        .Q(data_d1[2]),
        .R(1'b0));
  FDRE \data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[30]),
        .Q(data_d1[30]),
        .R(1'b0));
  FDRE \data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[31]),
        .Q(data_d1[31]),
        .R(1'b0));
  FDRE \data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[3]),
        .Q(data_d1[3]),
        .R(1'b0));
  FDRE \data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[4]),
        .Q(data_d1[4]),
        .R(1'b0));
  FDRE \data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[5]),
        .Q(data_d1[5]),
        .R(1'b0));
  FDRE \data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[6]),
        .Q(data_d1[6]),
        .R(1'b0));
  FDRE \data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[7]),
        .Q(data_d1[7]),
        .R(1'b0));
  FDRE \data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[8]),
        .Q(data_d1[8]),
        .R(1'b0));
  FDRE \data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[9]),
        .Q(data_d1[9]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_data_swap_32_68 data_swap_c
       (.D({align_c_n_73,align_c_n_74,align_c_n_75,align_c_n_76,align_c_n_77,align_c_n_78,align_c_n_79,align_c_n_80}),
        .Q(p_9_in),
        .clk(clk));
  LUT3 #(
    .INIT(8'hFD)) 
    \deb_stat[3]_i_1__1 
       (.I0(active_lanes[2]),
        .I1(rst),
        .I2(rxstatus2_read),
        .O(deb_stat0));
  FDRE \deb_stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_k4),
        .Q(\deb_stat_reg[3]_0 [0]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(lane_cgs),
        .Q(\deb_stat_reg[3]_0 [1]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(\deb_stat_reg[3]_0 [2]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(\deb_stat_reg[3]_0 [3]),
        .R(deb_stat0));
  jesd204_0_jesd204_v7_2_4_descram_32_69 desc_c
       (.D(p_0_in21_in),
        .Q(p_1_in60_in),
        .clk(clk),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .\scram_r_reg[0]_0 (desc_c_n_14),
        .\scram_r_reg[0]_1 (\scram_r_reg[0] ),
        .\scram_r_reg[7]_0 ({alig_data[31:24],alig_data[22:17]}));
  FDRE \disp_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[0]),
        .Q(disp_d1[0]),
        .R(1'b0));
  FDRE \disp_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[1]),
        .Q(disp_d1[1]),
        .R(1'b0));
  FDRE \disp_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[2]),
        .Q(disp_d1[2]),
        .R(1'b0));
  FDRE \disp_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[3]),
        .Q(disp_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_errs_32_70 errs_c
       (.SS(alig_err_cnt0),
        .active_lanes(active_lanes[2]),
        .alig_alig_err(alig_alig_err),
        .alig_resync_reg_0(alig_resync_reg),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .clk(clk),
        .err_rep_reg_0(err_rep_reg),
        .err_rep_reg_1(align_c_n_33),
        .p_201_out(p_201_out),
        .rst(rst),
        .rxdisperr(rxdisperr),
        .rxnotintable(rxnotintable),
        .rxstatus_read(rxstatus_read),
        .\stat_reg[0]_0 (p_228_out),
        .\stat_reg[2]_0 (align_c_n_52));
  jesd204_0_jesd204_v7_2_4_rx_ila_align_32_71 ila_align_c
       (.D(comma_data),
        .E(ila_align_c_n_15),
        .Q(data_d1[7:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .cnt(cnt),
        .\data_d_reg[39]_0 (data_d),
        .\data_ds_reg[31]_0 (ila_align_data),
        .\data_ds_reg[31]_1 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .done(done),
        .done_reg_0(ila_align_c_n_13),
        .done_reg_1(ila_align_c_n_14),
        .done_reg_2(ila_align_c_n_16),
        .\shift_reg[0]_0 (ila_align_c_n_11),
        .\shift_reg[0]_1 (comma_c_n_93),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .\shift_reg[1]_1 (comma_c_n_92),
        .start_reg_0(start_reg),
        .start_reg_1(start_reg_0),
        .started(started));
  FDRE \notb_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[0]),
        .Q(notb_d1[0]),
        .R(1'b0));
  FDRE \notb_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[1]),
        .Q(notb_d1[1]),
        .R(1'b0));
  FDRE \notb_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[2]),
        .Q(notb_d1[2]),
        .R(1'b0));
  FDRE \notb_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[3]),
        .Q(notb_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_testm_32_72 testm_c
       (.Q(char_d1),
        .active_lanes(active_lanes[2]),
        .\char_d1_reg[0] (\char_d1_reg[0]_0 ),
        .\char_d1_reg[2] (\char_d1_reg[2]_0 ),
        .clk(clk),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[15] (\data_d1_reg[15]_0 ),
        .\data_d1_reg[25] (comma_is_q[7]),
        .\data_d1_reg[31] (comma_is_a[7]),
        .\data_d1_reg[31]_0 (\data_d1_reg[31]_0 ),
        .\ila_cnt_reg[0]_0 (comma_c_n_77),
        .ila_error0(ila_error0),
        .ila_error_reg_0(ila_error_reg),
        .ila_test_reg_0(sta_ds_reg),
        .k285_test_reg_0(k285_test_reg),
        .lane_rst_2(lane_rst_2),
        .\mf_cnt_reg[0]_0 (align_c_n_44),
        .\mf_cnt_reg[0]_1 ({data_d1[31:29],data_d1[25:24]}),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[2] (\rx_cfg_lanes_in_use_reg[2] ),
        .test_err_count(test_err_count),
        .test_ila_count(test_ila_count),
        .test_mf_count(test_mf_count),
        .test_modes(test_modes));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_lane_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_lane_32_9
   (k4,
    p_189_out,
    start_reg,
    init0,
    init3,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[3] ,
    test_ila_count,
    test_mf_count,
    init1,
    alig_deb_ila,
    lane_err_rep,
    first_val,
    rxdataout,
    Q,
    frame_error,
    \is_q_ds_reg[3] ,
    started_ila0,
    sta_ds_reg,
    \fil_lvl_reg[7] ,
    \data_d1_reg[15]_0 ,
    \char_d1_reg[0]_0 ,
    \data_d1_reg[31]_0 ,
    \char_d1_reg[2]_0 ,
    ila_error0,
    D,
    \deb_stat_reg[3]_0 ,
    cgs_req0,
    resync_trig,
    E,
    \min_lane_reg[2] ,
    lane_offs_out,
    \offs_r_reg[0] ,
    \offs_r_reg[1] ,
    \offs_r_reg[0]_0 ,
    resync_reg,
    lane_alig_resync,
    p_162_out,
    lane_buf_ovr,
    init2,
    SR,
    clk,
    k285_test_reg,
    octets_per_frame,
    O,
    \emcnt_reg[3] ,
    buf_rst_reg_0,
    started_ila_reg,
    start_reg_0,
    first_val_reg,
    ila_error_reg,
    \emcnt_reg[9] ,
    read,
    \emcnt_reg[6] ,
    \rx_tdata[119] ,
    \rx_tdata[119]_0 ,
    \rx_frame_error[14] ,
    \efcnt_reg[0] ,
    support_lane_sync,
    rst,
    active_lanes,
    test_modes,
    rxstatus2_read,
    \emcnt_reg[2] ,
    \emcnt_reg[7] ,
    \eof_int_reg[3] ,
    \eof_int_reg[3]_0 ,
    \efcnt_reg[0]_0 ,
    \efcnt_reg[1] ,
    \efcnt_reg[2] ,
    rxnotintable,
    rxdisperr,
    resync_trig_r,
    resync_trig_r_reg,
    resync_trig_r_reg_0,
    all_sta,
    resync_trig_r_reg_1,
    sel,
    \offs_r_reg[1]_0 ,
    rx_buffer_delay,
    \offs_r_reg[1]_1 ,
    min_lane,
    \sel[1]_i_2 ,
    \sel[1]_i_2_0 ,
    \sel[1]_i_2_1 ,
    \offs_r_reg[0]_1 ,
    \lane_offs_val[2]_3 ,
    \lane_offs_val[1]_1 ,
    \lane_offs_val[0]_0 ,
    \offs_r_reg[0]_2 ,
    resync_trig_r_reg_2,
    resync_trig_r_reg_3,
    resync_trig_r_reg_4,
    syncn0,
    resync,
    \eof_int_reg[0] ,
    \eof_int_reg[1] ,
    sta_ds_reg_0,
    \scram_r_reg[0] ,
    rxstatus_read,
    rxdata,
    rxcharisk,
    scram_enable);
  output k4;
  output p_189_out;
  output start_reg;
  output [30:0]init0;
  output [11:0]init3;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[3] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [30:0]init1;
  output alig_deb_ila;
  output [0:0]lane_err_rep;
  output first_val;
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  output [3:0]\is_q_ds_reg[3] ;
  output started_ila0;
  output [0:0]sta_ds_reg;
  output [7:0]\fil_lvl_reg[7] ;
  output \data_d1_reg[15]_0 ;
  output \char_d1_reg[0]_0 ;
  output \data_d1_reg[31]_0 ;
  output \char_d1_reg[2]_0 ;
  output ila_error0;
  output [0:0]D;
  output [3:0]\deb_stat_reg[3]_0 ;
  output cgs_req0;
  output resync_trig;
  output [5:0]E;
  output \min_lane_reg[2] ;
  output [1:0]lane_offs_out;
  output [1:0]\offs_r_reg[0] ;
  output \offs_r_reg[1] ;
  output [0:0]\offs_r_reg[0]_0 ;
  output resync_reg;
  output [0:0]lane_alig_resync;
  output [2:0]p_162_out;
  output [0:0]lane_buf_ovr;
  output [28:0]init2;
  input [0:0]SR;
  input clk;
  input k285_test_reg;
  input [7:0]octets_per_frame;
  input [3:0]O;
  input [1:0]\emcnt_reg[3] ;
  input buf_rst_reg_0;
  input started_ila_reg;
  input start_reg_0;
  input first_val_reg;
  input ila_error_reg;
  input [3:0]\emcnt_reg[9] ;
  input read;
  input \emcnt_reg[6] ;
  input [7:0]\rx_tdata[119] ;
  input [1:0]\rx_tdata[119]_0 ;
  input [0:0]\rx_frame_error[14] ;
  input \efcnt_reg[0] ;
  input support_lane_sync;
  input rst;
  input [0:0]active_lanes;
  input [1:0]test_modes;
  input rxstatus2_read;
  input \emcnt_reg[2] ;
  input \emcnt_reg[7] ;
  input \eof_int_reg[3] ;
  input \eof_int_reg[3]_0 ;
  input \efcnt_reg[0]_0 ;
  input \efcnt_reg[1] ;
  input \efcnt_reg[2] ;
  input [3:0]rxnotintable;
  input [3:0]rxdisperr;
  input resync_trig_r;
  input resync_trig_r_reg;
  input resync_trig_r_reg_0;
  input all_sta;
  input resync_trig_r_reg_1;
  input [1:0]sel;
  input [1:0]\offs_r_reg[1]_0 ;
  input [1:0]rx_buffer_delay;
  input \offs_r_reg[1]_1 ;
  input [2:0]min_lane;
  input [1:0]\sel[1]_i_2 ;
  input [1:0]\sel[1]_i_2_0 ;
  input [1:0]\sel[1]_i_2_1 ;
  input \offs_r_reg[0]_1 ;
  input \lane_offs_val[2]_3 ;
  input \lane_offs_val[1]_1 ;
  input \lane_offs_val[0]_0 ;
  input \offs_r_reg[0]_2 ;
  input resync_trig_r_reg_2;
  input resync_trig_r_reg_3;
  input resync_trig_r_reg_4;
  input syncn0;
  input resync;
  input \eof_int_reg[0] ;
  input \eof_int_reg[1] ;
  input sta_ds_reg_0;
  input \scram_r_reg[0] ;
  input rxstatus_read;
  input [31:0]rxdata;
  input [3:0]rxcharisk;
  input scram_enable;

  wire [0:0]D;
  wire [5:0]E;
  wire [3:0]O;
  wire [35:0]Q;
  wire [0:0]SR;
  wire [0:0]active_lanes;
  wire alig_alig_err;
  wire [31:17]alig_data;
  wire alig_deb_data;
  wire alig_deb_ila;
  wire [0:0]alig_ds017_out;
  wire [3:3]alig_ds019_out;
  wire [3:3]alig_ds021_out;
  wire [3:0]alig_err;
  wire alig_err_cnt0;
  wire align_c_n_10;
  wire align_c_n_11;
  wire align_c_n_30;
  wire align_c_n_32;
  wire align_c_n_34;
  wire align_c_n_35;
  wire align_c_n_36;
  wire align_c_n_37;
  wire align_c_n_38;
  wire align_c_n_40;
  wire align_c_n_41;
  wire align_c_n_43;
  wire align_c_n_44;
  wire align_c_n_46;
  wire align_c_n_47;
  wire align_c_n_6;
  wire align_c_n_63;
  wire align_c_n_8;
  wire align_c_n_82;
  wire align_c_n_83;
  wire align_c_n_84;
  wire align_c_n_85;
  wire align_c_n_86;
  wire align_c_n_87;
  wire align_c_n_88;
  wire align_c_n_89;
  wire align_pred_c_n_5;
  wire align_pred_c_n_6;
  wire align_pred_c_n_7;
  wire all_sta;
  wire any_disp_err__2;
  wire any_notb_err__2;
  wire buf_rst;
  wire buf_rst_reg_0;
  wire cgs_req0;
  wire [3:0]char_d1;
  wire \char_d1_reg[0]_0 ;
  wire \char_d1_reg[2]_0 ;
  wire clk;
  wire [1:0]cnt;
  wire comma_c_n_25;
  wire comma_c_n_35;
  wire comma_c_n_36;
  wire comma_c_n_37;
  wire comma_c_n_38;
  wire comma_c_n_42;
  wire comma_c_n_43;
  wire comma_c_n_45;
  wire comma_c_n_46;
  wire comma_c_n_64;
  wire comma_c_n_65;
  wire comma_c_n_68;
  wire comma_c_n_71;
  wire comma_c_n_72;
  wire comma_c_n_73;
  wire comma_c_n_74;
  wire comma_c_n_76;
  wire comma_c_n_77;
  wire comma_c_n_78;
  wire comma_c_n_79;
  wire comma_c_n_80;
  wire comma_c_n_81;
  wire comma_c_n_82;
  wire comma_c_n_83;
  wire comma_c_n_84;
  wire comma_c_n_85;
  wire comma_c_n_86;
  wire comma_c_n_87;
  wire comma_c_n_88;
  wire comma_c_n_93;
  wire comma_c_n_94;
  wire comma_c_n_95;
  wire comma_c_n_96;
  wire comma_c_n_97;
  wire [31:8]comma_data;
  wire [7:3]comma_is_a;
  wire [4:4]comma_is_a__0;
  wire [7:7]comma_is_e;
  wire [7:3]comma_is_k;
  wire [7:4]comma_is_q;
  wire [7:3]comma_is_r;
  wire [4:4]comma_is_r__0;
  wire [39:32]data_d;
  wire [31:0]data_d1;
  wire \data_d1_reg[15]_0 ;
  wire \data_d1_reg[31]_0 ;
  wire deb_stat0;
  wire [3:0]\deb_stat_reg[3]_0 ;
  wire desc_c_n_14;
  wire [31:0]desc_data;
  wire [3:0]disp_d1;
  wire done;
  wire \efcnt_reg[0] ;
  wire \efcnt_reg[0]_0 ;
  wire \efcnt_reg[1] ;
  wire \efcnt_reg[2] ;
  wire \emcnt_reg[2] ;
  wire [1:0]\emcnt_reg[3] ;
  wire \emcnt_reg[6] ;
  wire \emcnt_reg[7] ;
  wire [3:0]\emcnt_reg[9] ;
  wire \eof_int_reg[0] ;
  wire \eof_int_reg[1] ;
  wire \eof_int_reg[3] ;
  wire \eof_int_reg[3]_0 ;
  wire [2:1]err_ds012_out;
  wire [1:1]err_ds08_out;
  wire [0:0]err_ds0__16;
  wire fil_lvl1;
  wire [7:0]\fil_lvl_reg[7] ;
  wire first_val;
  wire first_val_reg;
  wire [1:0]frame_error;
  wire ila_align_c_n_10;
  wire ila_align_c_n_11;
  wire ila_align_c_n_13;
  wire ila_align_c_n_14;
  wire ila_align_c_n_15;
  wire ila_align_c_n_16;
  wire [31:0]ila_align_data;
  wire ila_error0;
  wire ila_error_reg;
  wire [30:0]init0;
  wire [30:0]init1;
  wire [28:0]init2;
  wire [11:0]init3;
  wire is_f_ds12_in;
  wire is_f_ds14_in;
  wire is_f_ds16_in;
  wire [3:0]\is_q_ds_reg[3] ;
  wire k285_test_reg;
  wire k4;
  wire [0:0]lane_alig_resync;
  wire [0:0]lane_buf_ovr;
  wire [0:0]lane_err_rep;
  wire [1:0]lane_offs_out;
  wire \lane_offs_val[0]_0 ;
  wire \lane_offs_val[1]_1 ;
  wire \lane_offs_val[2]_3 ;
  wire lane_rst_3;
  wire [2:0]min_lane;
  wire \min_lane_reg[2] ;
  wire [3:0]notb_d1;
  wire [7:0]octets_per_frame;
  wire [0:0]offs;
  wire [1:0]\offs_r_reg[0] ;
  wire [0:0]\offs_r_reg[0]_0 ;
  wire \offs_r_reg[0]_1 ;
  wire \offs_r_reg[0]_2 ;
  wire \offs_r_reg[1] ;
  wire [1:0]\offs_r_reg[1]_0 ;
  wire \offs_r_reg[1]_1 ;
  wire [3:2]p_0_in;
  wire p_0_in21_in;
  wire [15:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire [2:0]p_162_out;
  wire p_189_out;
  wire p_1_in46_in;
  wire p_1_in48_in;
  wire p_1_in50_in;
  wire p_1_in52_in;
  wire p_1_in54_in;
  wire p_1_in56_in;
  wire p_1_in58_in;
  wire p_1_in60_in;
  wire p_1_in62_in;
  wire p_1_in64_in;
  wire p_1_in66_in;
  wire p_1_in68_in;
  wire p_1_in70_in;
  wire [3:2]p_1_out;
  wire p_34_in;
  wire [7:0]p_9_in;
  wire [3:0]pred_ds0;
  wire [3:0]pred_eomf;
  wire pred_rdy;
  wire read;
  wire resync;
  wire resync_reg;
  wire resync_trig;
  wire resync_trig_r;
  wire resync_trig_r_reg;
  wire resync_trig_r_reg_0;
  wire resync_trig_r_reg_1;
  wire resync_trig_r_reg_2;
  wire resync_trig_r_reg_3;
  wire resync_trig_r_reg_4;
  wire rst;
  wire [1:0]rx_buffer_delay;
  wire \rx_cfg_lanes_in_use_reg[3] ;
  wire [0:0]\rx_frame_error[14] ;
  wire [7:0]\rx_tdata[119] ;
  wire [1:0]\rx_tdata[119]_0 ;
  wire [3:0]rxcharisk;
  wire [31:0]rxdata;
  wire [15:0]rxdataout;
  wire [3:0]rxdisperr;
  wire [3:0]rxnotintable;
  wire rxstatus2_read;
  wire rxstatus_read;
  wire scram_enable;
  wire \scram_r_reg[0] ;
  wire [1:0]sel;
  wire [1:0]\sel[1]_i_2 ;
  wire [1:0]\sel[1]_i_2_0 ;
  wire [1:0]\sel[1]_i_2_1 ;
  wire [1:1]shift;
  wire [1:0]shift_mux__1;
  wire [0:0]sta_ds_reg;
  wire sta_ds_reg_0;
  wire start_data__5;
  wire start_ila__1;
  wire start_reg;
  wire start_reg_0;
  wire started;
  wire started_data0;
  wire started_ila0;
  wire started_ila_reg;
  wire [3:0]state;
  wire support_lane_sync;
  wire syncn0;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;

  jesd204_0_jesd204_v7_2_4_rx_align_32_50 align_c
       (.D(offs),
        .E(align_c_n_8),
        .Q(disp_d1[3]),
        .RAM_reg_192_255_0_2(p_1_in60_in),
        .RAM_reg_192_255_9_11(desc_c_n_14),
        .SR(align_c_n_6),
        .SS(alig_err_cnt0),
        .active_lanes(active_lanes),
        .alig_alig_err(alig_alig_err),
        .alig_deb_data(alig_deb_data),
        .alig_ds019_out(alig_ds019_out),
        .alig_ds021_out(alig_ds021_out),
        .\alig_ds_reg[1]_0 ({comma_c_n_64,comma_c_n_65}),
        .\alig_ds_reg[2]_0 (alig_ds017_out),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .buf_rst(buf_rst),
        .buf_rst_reg(align_c_n_10),
        .buf_rst_reg_0(align_c_n_11),
        .clk(clk),
        .comma_data(comma_data[31:24]),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[10] (align_c_n_40),
        .\data_d1_reg[12] (align_c_n_36),
        .\data_d1_reg[15] (align_c_n_41),
        .\data_d1_reg[18] (align_c_n_46),
        .\data_d1_reg[23] (align_c_n_47),
        .\data_d1_reg[26] (align_c_n_43),
        .\data_d1_reg[7] (align_c_n_37),
        .\data_ds_reg[15]_0 (p_0_in__0),
        .\data_ds_reg[16]_0 (p_0_in21_in),
        .\data_ds_reg[31]_0 ({alig_data[31:24],alig_data[22:17]}),
        .\data_ds_reg[31]_1 (data_d1),
        .\deb_stat_reg[3] (p_1_out),
        .\deb_stat_reg[3]_0 (\deb_stat_reg[3]_0 [3:2]),
        .desc_data(desc_data),
        .\eof_int_reg[3] (\efcnt_reg[0] ),
        .\eomf_d_reg[3]_0 (pred_eomf),
        .\err_ds_reg[3]_0 (alig_err),
        .\err_ds_reg[3]_1 ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7,comma_c_n_25}),
        .fil_lvl1(fil_lvl1),
        .first_val(first_val),
        .\inv_ds_reg[3] (notb_d1),
        .\is_a_reg[1]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_reg[3]_0 ({comma_is_a[7],comma_is_a[3]}),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_k_ds_reg[3] (char_d1),
        .\is_k_reg[1]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_reg[2]_0 (comma_is_k[3]),
        .\is_k_reg[2]_1 (comma_c_n_68),
        .\is_q_reg[1]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_reg[2]_0 (\is_q_ds_reg[3] [3]),
        .\is_q_reg[2]_1 (comma_c_n_76),
        .\is_q_reg[2]_2 (comma_c_n_78),
        .\is_q_reg[3]_0 (comma_is_q[7]),
        .\is_r_reg[1]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_reg[2]_0 (comma_is_r[3]),
        .\is_r_reg[2]_1 (comma_c_n_79),
        .\is_r_reg[3]_0 (comma_c_n_80),
        .\lane_offs_val[0]_0 (\lane_offs_val[0]_0 ),
        .\lane_offs_val[1]_1 (\lane_offs_val[1]_1 ),
        .\lane_offs_val[2]_3 (\lane_offs_val[2]_3 ),
        .\last_oof_reg[7] ({align_c_n_82,align_c_n_83,align_c_n_84,align_c_n_85,align_c_n_86,align_c_n_87,align_c_n_88,align_c_n_89}),
        .\last_oof_reg[7]_0 (p_9_in),
        .min_lane(min_lane),
        .\min_lane_reg[2] (\min_lane_reg[2] ),
        .\min_lane_reg[2]_0 (lane_offs_out[0]),
        .\min_lane_reg[2]_1 (lane_offs_out[1]),
        .octets_per_frame(octets_per_frame[1:0]),
        .\offs_r_reg[0] (\offs_r_reg[0] ),
        .\offs_r_reg[0]_0 (\offs_r_reg[0]_0 ),
        .\offs_r_reg[0]_1 (\offs_r_reg[0]_1 ),
        .\offs_r_reg[0]_2 (\offs_r_reg[0]_2 ),
        .\offs_r_reg[1] (\offs_r_reg[1] ),
        .\offs_r_reg[1]_0 (\offs_r_reg[1]_0 ),
        .\offs_r_reg[1]_1 (\offs_r_reg[1]_1 ),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .p_162_out(p_162_out[2]),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .\pred_ds_reg[3]_0 (pred_ds0),
        .rdy_ds_reg(align_c_n_30),
        .rdy_us_reg_0(pred_rdy),
        .read(read),
        .rst(rst),
        .rx_buffer_delay(rx_buffer_delay),
        .rxstatus_read(rxstatus_read),
        .scram_enable(scram_enable),
        .sel(sel),
        .\sel[1]_i_2_0 (\sel[1]_i_2 ),
        .\sel[1]_i_2_1 (\sel[1]_i_2_0 ),
        .\sel[1]_i_2_2 (\sel[1]_i_2_1 ),
        .\sel_reg[0] (E),
        .shift(shift),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0]_0 (comma_c_n_95),
        .\shift_r_reg[1]_0 (comma_c_n_94),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg_0(comma_c_n_93),
        .started_ila_reg_0(alig_deb_ila),
        .started_ila_reg_1(align_c_n_34),
        .started_ila_reg_2(align_c_n_35),
        .started_ila_reg_3(align_c_n_38),
        .started_ila_reg_4(align_c_n_44),
        .started_ila_reg_5(started_ila_reg),
        .\stat_reg[2] (align_c_n_63),
        .support_lane_sync(support_lane_sync),
        .val_ds_reg_0(p_189_out),
        .val_ds_reg_1(align_c_n_32));
  jesd204_0_jesd204_v7_2_4_rx_align_pred_32_51 align_pred_c
       (.E(pred_rdy),
        .O(O),
        .Q(notb_d1[2:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .comma_is_a(comma_is_a[7:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_e(comma_is_e),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_r(comma_is_r[7]),
        .\efcnt_reg[0]_0 (\efcnt_reg[0]_0 ),
        .\efcnt_reg[0]_1 (\efcnt_reg[0] ),
        .\efcnt_reg[1]_0 (\efcnt_reg[1] ),
        .\efcnt_reg[2]_0 (\efcnt_reg[2] ),
        .\efcnt_reg[7]_0 (align_c_n_10),
        .\emcnt_reg[2]_0 (\emcnt_reg[2] ),
        .\emcnt_reg[3]_0 (\emcnt_reg[3] ),
        .\emcnt_reg[6]_0 (\emcnt_reg[6] ),
        .\emcnt_reg[7]_0 (\emcnt_reg[7] ),
        .\emcnt_reg[9]_0 (\emcnt_reg[9] ),
        .\emcnt_reg[9]_1 (align_c_n_11),
        .\eof_int_reg[0]_0 (\eof_int_reg[0] ),
        .\eof_int_reg[1]_0 (\eof_int_reg[1] ),
        .\eof_int_reg[3]_0 (pred_ds0),
        .\eof_int_reg[3]_1 (\eof_int_reg[3] ),
        .\eof_int_reg[3]_2 (\eof_int_reg[3]_0 ),
        .\eof_int_reg[3]_3 (align_c_n_8),
        .\eomf_int_reg[3]_0 (pred_eomf),
        .\err_ds_reg[0] (align_c_n_37),
        .\err_ds_reg[1] (err_ds08_out),
        .\err_ds_reg[1]_0 (align_c_n_41),
        .\err_ds_reg[2] (disp_d1[2:0]),
        .\err_ds_reg[2]_0 (err_ds012_out),
        .\err_ds_reg[2]_1 (align_c_n_47),
        .\err_ds_reg[3] (comma_is_q[7]),
        .\notb_d1_reg[0] (err_ds0__16),
        .\notb_d1_reg[2] ({align_pred_c_n_5,align_pred_c_n_6,align_pred_c_n_7}),
        .octets_per_frame(octets_per_frame),
        .shift_mux__1(shift_mux__1));
  jesd204_0_jesd204_v7_2_4_buf_32_52 buf_c
       (.E(align_c_n_30),
        .Q(Q),
        .RAM_reg_192_255_33_35(p_189_out),
        .SR(align_c_n_6),
        .buf_rst(buf_rst),
        .clk(clk),
        .desc_data(desc_data),
        .\dout_reg[33] (alig_err),
        .fil_lvl1(fil_lvl1),
        .\fil_lvl_reg[7]_0 (\fil_lvl_reg[7] ),
        .first_val(first_val),
        .first_val_reg_0(first_val_reg),
        .frame_error(frame_error),
        .lane_buf_ovr(lane_buf_ovr),
        .read(read),
        .\rx_frame_error[14] (\rx_frame_error[14] ),
        .\rx_tdata[119] (\rx_tdata[119] ),
        .\rx_tdata[119]_0 (\rx_tdata[119]_0 ),
        .rxdataout(rxdataout));
  FDSE buf_rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(lane_rst_3),
        .Q(buf_rst),
        .S(buf_rst_reg_0));
  jesd204_0_jesd204_v7_2_4_rx_cfg_info_32_53 cfg_info_c
       (.E(ila_align_c_n_15),
        .Q(ila_align_data),
        .active_lanes(active_lanes),
        .\cfg_adjcnt_reg[0]_0 (ila_align_c_n_14),
        .\cfg_cs_reg[0]_0 (ila_align_c_n_13),
        .\cfg_res2_reg[0]_0 (ila_align_c_n_16),
        .clk(clk),
        .cnt(cnt),
        .done(done),
        .init0(init0),
        .init1(init1),
        .init2(init2),
        .init3(init3),
        .rst(rst),
        .started(started),
        .support_lane_sync(support_lane_sync));
  jesd204_0_jesd204_v7_2_4_cgs_state_32_54 cgs_state_c
       (.D(D),
        .\FSM_sequential_state_reg[3]_0 ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(state),
        .SR(SR),
        .clk(clk));
  FDRE \char_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[0]),
        .Q(char_d1[0]),
        .R(1'b0));
  FDRE \char_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[1]),
        .Q(char_d1[1]),
        .R(1'b0));
  FDRE \char_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[2]),
        .Q(char_d1[2]),
        .R(1'b0));
  FDRE \char_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxcharisk[3]),
        .Q(char_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_comma_32_55 comma_c
       (.D(k4),
        .\FSM_sequential_state_reg[0] (state),
        .\FSM_sequential_state_reg[3] ({comma_c_n_71,comma_c_n_72,comma_c_n_73,comma_c_n_74}),
        .Q(data_d1),
        .SR(SR),
        .active_lanes(active_lanes),
        .alig_deb_data(alig_deb_data),
        .alig_deb_ila(alig_deb_ila),
        .\alig_ds_reg[1] (alig_ds021_out),
        .\alig_ds_reg[1]_0 (alig_ds019_out),
        .all_sta(all_sta),
        .buf_rst(buf_rst),
        .buf_rst_reg(comma_c_n_96),
        .cgs_req0(cgs_req0),
        .\char_d1_reg[0] ({comma_c_n_64,comma_c_n_65}),
        .clk(clk),
        .comma_data(comma_data),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_q(comma_is_q[5:4]),
        .comma_is_r__0(comma_is_r__0),
        .data_d(data_d),
        .\data_d1_reg[10] (comma_c_n_76),
        .\data_d1_reg[18] (comma_c_n_78),
        .\data_d1_reg[20] (comma_c_n_79),
        .\data_d1_reg[26] (comma_c_n_77),
        .\data_d1_reg[28] (comma_c_n_80),
        .\data_d1_reg[7] (p_0_in__0),
        .\data_us_r_reg[23]_0 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .\err_ds_reg[0] (err_ds0__16),
        .\err_ds_reg[2] (pred_eomf[2:0]),
        .\inv_ds_reg[2]_0 (disp_d1[2:0]),
        .\inv_ds_reg[2]_1 (notb_d1[2:0]),
        .\inv_ds_reg[3]_0 (comma_c_n_25),
        .\inv_ds_reg[3]_1 (err_ds012_out),
        .\inv_ds_reg[3]_2 (err_ds08_out),
        .\inv_ds_reg[3]_3 (comma_is_e),
        .\is_a_ds_reg[1]_0 (align_c_n_40),
        .\is_a_ds_reg[2]_0 ({comma_c_n_45,comma_c_n_46}),
        .\is_a_ds_reg[2]_1 (align_c_n_46),
        .\is_a_ds_reg[3]_0 (comma_is_a[3]),
        .\is_a_ds_reg[3]_1 (alig_ds017_out),
        .\is_a_ds_reg[3]_2 (align_c_n_43),
        .\is_a_reg[1] (comma_is_a[5]),
        .is_f_ds12_in(is_f_ds12_in),
        .is_f_ds14_in(is_f_ds14_in),
        .is_f_ds16_in(is_f_ds16_in),
        .\is_f_ds_reg[3]_0 (char_d1[3:1]),
        .\is_k_ds_reg[2]_0 ({comma_c_n_35,comma_c_n_36}),
        .\is_k_ds_reg[2]_1 (comma_c_n_68),
        .\is_k_ds_reg[2]_2 (comma_c_n_94),
        .\is_k_ds_reg[3]_0 (comma_is_k[3]),
        .\is_k_ds_reg[3]_1 (comma_is_k[7:4]),
        .\is_q_ds_reg[0]_0 (\is_q_ds_reg[3] [0]),
        .\is_q_ds_reg[0]_1 (comma_c_n_97),
        .\is_q_ds_reg[1]_0 (\is_q_ds_reg[3] [1]),
        .\is_q_ds_reg[2]_0 ({comma_c_n_37,comma_c_n_38}),
        .\is_q_ds_reg[2]_1 (\is_q_ds_reg[3] [2]),
        .\is_q_ds_reg[3]_0 (\is_q_ds_reg[3] [3]),
        .\is_r_ds_reg[1]_0 (align_c_n_36),
        .\is_r_ds_reg[2]_0 ({comma_c_n_42,comma_c_n_43}),
        .\is_r_ds_reg[3]_0 (comma_is_r[3]),
        .\is_r_ds_reg[3]_1 (shift),
        .\is_r_reg[1] (comma_is_r[5]),
        .\offs_out_reg[0] (align_c_n_35),
        .\offs_out_reg[1] (align_c_n_34),
        .\offs_out_reg[1]_0 (align_c_n_44),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .resync(resync),
        .resync_reg(resync_reg),
        .resync_trig(resync_trig),
        .resync_trig_r(resync_trig_r),
        .resync_trig_r_reg(resync_trig_r_reg),
        .resync_trig_r_reg_0(resync_trig_r_reg_0),
        .resync_trig_r_reg_1(resync_trig_r_reg_1),
        .resync_trig_r_reg_2(resync_trig_r_reg_2),
        .resync_trig_r_reg_3(resync_trig_r_reg_3),
        .resync_trig_r_reg_4(resync_trig_r_reg_4),
        .shift_mux__1(shift_mux__1),
        .\shift_r_reg[0] (offs),
        .\shift_r_reg[0]_0 (comma_c_n_95),
        .\shift_reg[0] (ila_align_c_n_11),
        .\shift_reg[1] (start_reg),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .sta_ds_reg_0(sta_ds_reg),
        .sta_ds_reg_1(sta_ds_reg_0),
        .start_data__5(start_data__5),
        .start_ila__1(start_ila__1),
        .started_data0(started_data0),
        .started_data_reg(comma_c_n_93),
        .started_data_reg_0(align_c_n_38),
        .started_ila0(started_ila0),
        .support_lane_sync(support_lane_sync),
        .syncn0(syncn0));
  FDRE \data_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[0]),
        .Q(data_d1[0]),
        .R(1'b0));
  FDRE \data_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[10]),
        .Q(data_d1[10]),
        .R(1'b0));
  FDRE \data_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[11]),
        .Q(data_d1[11]),
        .R(1'b0));
  FDRE \data_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[12]),
        .Q(data_d1[12]),
        .R(1'b0));
  FDRE \data_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[13]),
        .Q(data_d1[13]),
        .R(1'b0));
  FDRE \data_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[14]),
        .Q(data_d1[14]),
        .R(1'b0));
  FDRE \data_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[15]),
        .Q(data_d1[15]),
        .R(1'b0));
  FDRE \data_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[16]),
        .Q(data_d1[16]),
        .R(1'b0));
  FDRE \data_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[17]),
        .Q(data_d1[17]),
        .R(1'b0));
  FDRE \data_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[18]),
        .Q(data_d1[18]),
        .R(1'b0));
  FDRE \data_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[19]),
        .Q(data_d1[19]),
        .R(1'b0));
  FDRE \data_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[1]),
        .Q(data_d1[1]),
        .R(1'b0));
  FDRE \data_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[20]),
        .Q(data_d1[20]),
        .R(1'b0));
  FDRE \data_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[21]),
        .Q(data_d1[21]),
        .R(1'b0));
  FDRE \data_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[22]),
        .Q(data_d1[22]),
        .R(1'b0));
  FDRE \data_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[23]),
        .Q(data_d1[23]),
        .R(1'b0));
  FDRE \data_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[24]),
        .Q(data_d1[24]),
        .R(1'b0));
  FDRE \data_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[25]),
        .Q(data_d1[25]),
        .R(1'b0));
  FDRE \data_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[26]),
        .Q(data_d1[26]),
        .R(1'b0));
  FDRE \data_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[27]),
        .Q(data_d1[27]),
        .R(1'b0));
  FDRE \data_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[28]),
        .Q(data_d1[28]),
        .R(1'b0));
  FDRE \data_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[29]),
        .Q(data_d1[29]),
        .R(1'b0));
  FDRE \data_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[2]),
        .Q(data_d1[2]),
        .R(1'b0));
  FDRE \data_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[30]),
        .Q(data_d1[30]),
        .R(1'b0));
  FDRE \data_d1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[31]),
        .Q(data_d1[31]),
        .R(1'b0));
  FDRE \data_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[3]),
        .Q(data_d1[3]),
        .R(1'b0));
  FDRE \data_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[4]),
        .Q(data_d1[4]),
        .R(1'b0));
  FDRE \data_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[5]),
        .Q(data_d1[5]),
        .R(1'b0));
  FDRE \data_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[6]),
        .Q(data_d1[6]),
        .R(1'b0));
  FDRE \data_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[7]),
        .Q(data_d1[7]),
        .R(1'b0));
  FDRE \data_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[8]),
        .Q(data_d1[8]),
        .R(1'b0));
  FDRE \data_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdata[9]),
        .Q(data_d1[9]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_data_swap_32_56 data_swap_c
       (.D({align_c_n_82,align_c_n_83,align_c_n_84,align_c_n_85,align_c_n_86,align_c_n_87,align_c_n_88,align_c_n_89}),
        .Q(p_9_in),
        .clk(clk));
  LUT3 #(
    .INIT(8'hFD)) 
    \deb_stat[3]_i_1__2 
       (.I0(active_lanes),
        .I1(rst),
        .I2(rxstatus2_read),
        .O(deb_stat0));
  FDRE \deb_stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(k4),
        .Q(\deb_stat_reg[3]_0 [0]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\deb_stat_reg[3]_0 [1]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(\deb_stat_reg[3]_0 [2]),
        .R(deb_stat0));
  FDRE \deb_stat_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(\deb_stat_reg[3]_0 [3]),
        .R(deb_stat0));
  jesd204_0_jesd204_v7_2_4_descram_32_57 desc_c
       (.D(p_0_in21_in),
        .Q(p_1_in60_in),
        .clk(clk),
        .p_1_in46_in(p_1_in46_in),
        .p_1_in48_in(p_1_in48_in),
        .p_1_in50_in(p_1_in50_in),
        .p_1_in52_in(p_1_in52_in),
        .p_1_in54_in(p_1_in54_in),
        .p_1_in56_in(p_1_in56_in),
        .p_1_in58_in(p_1_in58_in),
        .p_1_in62_in(p_1_in62_in),
        .p_1_in64_in(p_1_in64_in),
        .p_1_in66_in(p_1_in66_in),
        .p_1_in68_in(p_1_in68_in),
        .p_1_in70_in(p_1_in70_in),
        .p_34_in(p_34_in),
        .\scram_r_reg[0]_0 (desc_c_n_14),
        .\scram_r_reg[0]_1 (\scram_r_reg[0] ),
        .\scram_r_reg[7]_0 ({alig_data[31:24],alig_data[22:17]}));
  FDRE \disp_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[0]),
        .Q(disp_d1[0]),
        .R(1'b0));
  FDRE \disp_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[1]),
        .Q(disp_d1[1]),
        .R(1'b0));
  FDRE \disp_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[2]),
        .Q(disp_d1[2]),
        .R(1'b0));
  FDRE \disp_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxdisperr[3]),
        .Q(disp_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_errs_32_58 errs_c
       (.SS(alig_err_cnt0),
        .active_lanes(active_lanes),
        .alig_alig_err(alig_alig_err),
        .any_disp_err__2(any_disp_err__2),
        .any_notb_err__2(any_notb_err__2),
        .clk(clk),
        .err_rep_reg_0(align_c_n_32),
        .lane_alig_resync(lane_alig_resync),
        .lane_err_rep(lane_err_rep),
        .p_162_out(p_162_out),
        .rst(rst),
        .rxdisperr(rxdisperr),
        .rxnotintable(rxnotintable),
        .rxstatus_read(rxstatus_read),
        .\stat_reg[0]_0 (p_189_out),
        .\stat_reg[2]_0 (align_c_n_63));
  jesd204_0_jesd204_v7_2_4_rx_ila_align_32_59 ila_align_c
       (.D(comma_data),
        .E(ila_align_c_n_15),
        .Q(data_d1[7:0]),
        .buf_rst(buf_rst),
        .clk(clk),
        .cnt(cnt),
        .\data_d_reg[39]_0 (data_d),
        .\data_ds_reg[31]_0 (ila_align_data),
        .\data_ds_reg[31]_1 ({comma_c_n_81,comma_c_n_82,comma_c_n_83,comma_c_n_84,comma_c_n_85,comma_c_n_86,comma_c_n_87,comma_c_n_88}),
        .done(done),
        .done_reg_0(ila_align_c_n_13),
        .done_reg_1(ila_align_c_n_14),
        .done_reg_2(ila_align_c_n_16),
        .\shift_reg[0]_0 (ila_align_c_n_11),
        .\shift_reg[0]_1 (comma_c_n_97),
        .\shift_reg[1]_0 (ila_align_c_n_10),
        .\shift_reg[1]_1 (comma_c_n_96),
        .start_reg_0(start_reg),
        .start_reg_1(start_reg_0),
        .started(started));
  FDRE \notb_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[0]),
        .Q(notb_d1[0]),
        .R(1'b0));
  FDRE \notb_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[1]),
        .Q(notb_d1[1]),
        .R(1'b0));
  FDRE \notb_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[2]),
        .Q(notb_d1[2]),
        .R(1'b0));
  FDRE \notb_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rxnotintable[3]),
        .Q(notb_d1[3]),
        .R(1'b0));
  jesd204_0_jesd204_v7_2_4_rx_testm_32_60 testm_c
       (.Q(char_d1),
        .active_lanes(active_lanes),
        .\char_d1_reg[0] (\char_d1_reg[0]_0 ),
        .\char_d1_reg[2] (\char_d1_reg[2]_0 ),
        .clk(clk),
        .comma_is_a(comma_is_a[6:5]),
        .comma_is_a__0(comma_is_a__0),
        .comma_is_k(comma_is_k[7:4]),
        .comma_is_q(comma_is_q[6:4]),
        .comma_is_r(comma_is_r[7:5]),
        .comma_is_r__0(comma_is_r__0),
        .\data_d1_reg[15] (\data_d1_reg[15]_0 ),
        .\data_d1_reg[25] (comma_is_q[7]),
        .\data_d1_reg[31] (comma_is_a[7]),
        .\data_d1_reg[31]_0 (\data_d1_reg[31]_0 ),
        .\ila_cnt_reg[0]_0 (comma_c_n_77),
        .ila_error0(ila_error0),
        .ila_error_reg_0(ila_error_reg),
        .ila_test_reg_0(sta_ds_reg),
        .k285_test_reg_0(k285_test_reg),
        .lane_rst_3(lane_rst_3),
        .\mf_cnt_reg[0]_0 (align_c_n_43),
        .\mf_cnt_reg[0]_1 ({data_d1[31:29],data_d1[25:24]}),
        .rst(rst),
        .\rx_cfg_lanes_in_use_reg[3] (\rx_cfg_lanes_in_use_reg[3] ),
        .test_err_count(test_err_count),
        .test_ila_count(test_ila_count),
        .test_mf_count(test_mf_count),
        .test_modes(test_modes));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_lmfc_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_lmfc_32
   (read,
    alarm,
    sysr_pulse_reg_0,
    out_stall,
    rep_pulse,
    ready_pulse,
    lmfc_go_reg_0,
    lmfc_pulse,
    rdy_ds_reg_0,
    \rx_cfg_octets_per_frame_reg[5] ,
    rdy_ds_reg_1,
    E,
    \rx_cfg_octets_per_frame_reg[0] ,
    val_d_reg,
    rdy_ds_reg_2,
    start_of_frame,
    start_of_multiframe,
    end_of_frame,
    end_of_multiframe,
    rdy_ds_reg_3,
    Q,
    syncn0,
    DI,
    S,
    sysref_captured,
    rx_buffer_adjust,
    \shift_ds_reg[1]_0 ,
    stall_ds_reg_0,
    clk,
    ready,
    SR,
    sysref_in,
    core_rst,
    \eomf_int_reg[0] ,
    O,
    rx_buffer_delay,
    octets_per_frame,
    sysref_always,
    \eomf_int_reg[3] ,
    \sfcnt_reg[7] ,
    val_d,
    \rx_start_of_frame[2] ,
    \rx_start_of_frame[3] ,
    \rx_start_of_multiframe[2] ,
    \rx_start_of_multiframe[3] ,
    \rx_end_of_frame[2] ,
    \rx_end_of_frame[3] ,
    \rx_end_of_multiframe[2] ,
    \rx_end_of_multiframe[3] ,
    D,
    lane_offs_out,
    opmf__28_carry,
    subclass,
    \lmfc_wpmf_reg[7]_0 ,
    \lmfc_wpmf_reg[6]_0 ,
    resync_to,
    lmfc_go_reg_1,
    lmfc_go_reg_2,
    opmf__28_carry_0,
    opmf__28_carry_1,
    lmfc_pulse_delay,
    opmf__28_carry_2,
    opmf__28_carry_3,
    opmf__28_carry_4,
    frames_per_multiframe,
    err_sta_wcnt_carry__0_0,
    lmfc_go_reg_3,
    \buf_add_reg[1]_0 );
  output read;
  output alarm;
  output sysr_pulse_reg_0;
  output out_stall;
  output rep_pulse;
  output ready_pulse;
  output lmfc_go_reg_0;
  output lmfc_pulse;
  output rdy_ds_reg_0;
  output \rx_cfg_octets_per_frame_reg[5] ;
  output [0:0]rdy_ds_reg_1;
  output [0:0]E;
  output [0:0]\rx_cfg_octets_per_frame_reg[0] ;
  output val_d_reg;
  output [0:0]rdy_ds_reg_2;
  output [1:0]start_of_frame;
  output [1:0]start_of_multiframe;
  output [1:0]end_of_frame;
  output [1:0]end_of_multiframe;
  output [0:0]rdy_ds_reg_3;
  output [1:0]Q;
  output syncn0;
  output [1:0]DI;
  output [2:0]S;
  output sysref_captured;
  output [1:0]rx_buffer_adjust;
  output [1:0]\shift_ds_reg[1]_0 ;
  input stall_ds_reg_0;
  input clk;
  input ready;
  input [0:0]SR;
  input sysref_in;
  input core_rst;
  input \eomf_int_reg[0] ;
  input [3:0]O;
  input [9:0]rx_buffer_delay;
  input [7:0]octets_per_frame;
  input sysref_always;
  input \eomf_int_reg[3] ;
  input \sfcnt_reg[7] ;
  input val_d;
  input \rx_start_of_frame[2] ;
  input \rx_start_of_frame[3] ;
  input \rx_start_of_multiframe[2] ;
  input \rx_start_of_multiframe[3] ;
  input \rx_end_of_frame[2] ;
  input \rx_end_of_frame[3] ;
  input \rx_end_of_multiframe[2] ;
  input \rx_end_of_multiframe[3] ;
  input [1:0]D;
  input [0:0]lane_offs_out;
  input [2:0]opmf__28_carry;
  input [1:0]subclass;
  input [3:0]\lmfc_wpmf_reg[7]_0 ;
  input \lmfc_wpmf_reg[6]_0 ;
  input resync_to;
  input lmfc_go_reg_1;
  input lmfc_go_reg_2;
  input opmf__28_carry_0;
  input [1:0]opmf__28_carry_1;
  input [3:0]lmfc_pulse_delay;
  input opmf__28_carry_2;
  input opmf__28_carry_3;
  input opmf__28_carry_4;
  input [3:0]frames_per_multiframe;
  input err_sta_wcnt_carry__0_0;
  input lmfc_go_reg_3;
  input [1:0]\buf_add_reg[1]_0 ;

  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire alarm;
  wire alarm0;
  wire alarm_i_3_n_0;
  wire alarm_i_4_n_0;
  wire [1:0]bacc;
  wire \bacc[0]_i_1_n_0 ;
  wire \bacc[1]_i_1_n_0 ;
  wire [2:2]bacc_calc;
  wire \bacc_calc[2]_i_1_n_0 ;
  wire \buf_add[1]_i_2_n_0 ;
  wire \buf_add[1]_i_4_n_0 ;
  wire \buf_add[1]_i_7_n_0 ;
  wire \buf_add[1]_i_8_n_0 ;
  wire [1:0]\buf_add_reg[1]_0 ;
  wire clk;
  wire core_rst;
  wire data1;
  wire data10;
  wire data11;
  wire data12;
  wire data13;
  wire data14;
  wire data2;
  wire data3;
  wire data4;
  wire data5;
  wire data6;
  wire data7;
  wire data8;
  wire data9;
  wire [1:0]end_of_frame;
  wire [1:0]end_of_multiframe;
  wire \eomf_int_reg[0] ;
  wire \eomf_int_reg[3] ;
  wire [7:0]err_sta_wcnt;
  wire err_sta_wcnt_carry__0_0;
  wire err_sta_wcnt_carry__0_i_1_n_0;
  wire err_sta_wcnt_carry__0_i_2_n_0;
  wire err_sta_wcnt_carry__0_i_3_n_0;
  wire err_sta_wcnt_carry__0_i_4_n_0;
  wire err_sta_wcnt_carry__0_n_1;
  wire err_sta_wcnt_carry__0_n_2;
  wire err_sta_wcnt_carry__0_n_3;
  wire err_sta_wcnt_carry_i_1_n_0;
  wire err_sta_wcnt_carry_i_2_n_0;
  wire err_sta_wcnt_carry_i_3_n_0;
  wire err_sta_wcnt_carry_i_4_n_0;
  wire err_sta_wcnt_carry_n_0;
  wire err_sta_wcnt_carry_n_1;
  wire err_sta_wcnt_carry_n_2;
  wire err_sta_wcnt_carry_n_3;
  wire [3:0]frames_per_multiframe;
  wire [0:0]lane_offs_out;
  wire lmfc_go_i_1_n_0;
  wire lmfc_go_i_2_n_0;
  wire lmfc_go_reg_0;
  wire lmfc_go_reg_1;
  wire lmfc_go_reg_2;
  wire lmfc_go_reg_3;
  wire lmfc_pulse;
  wire [3:0]lmfc_pulse_delay;
  wire lmfc_pulse_i_1_n_0;
  wire [7:0]lmfc_wpmf;
  wire \lmfc_wpmf[0]_i_1_n_0 ;
  wire \lmfc_wpmf[1]_i_1_n_0 ;
  wire \lmfc_wpmf[2]_i_1_n_0 ;
  wire \lmfc_wpmf[3]_i_1_n_0 ;
  wire \lmfc_wpmf[4]_i_1_n_0 ;
  wire \lmfc_wpmf[5]_i_1_n_0 ;
  wire \lmfc_wpmf[5]_i_2_n_0 ;
  wire \lmfc_wpmf[6]_i_1_n_0 ;
  wire \lmfc_wpmf[6]_i_2_n_0 ;
  wire \lmfc_wpmf[7]_i_1_n_0 ;
  wire \lmfc_wpmf[7]_i_3_n_0 ;
  wire \lmfc_wpmf_reg[6]_0 ;
  wire [3:0]\lmfc_wpmf_reg[7]_0 ;
  wire [7:0]octets_per_frame;
  wire [2:0]opmf__28_carry;
  wire opmf__28_carry_0;
  wire [1:0]opmf__28_carry_1;
  wire opmf__28_carry_2;
  wire opmf__28_carry_3;
  wire opmf__28_carry_4;
  wire out_stall;
  wire [7:0]p_0_in__0;
  wire [7:0]part;
  wire part0__0_carry__0_i_1_n_0;
  wire part0__0_carry__0_i_2_n_0;
  wire part0__0_carry__0_i_3_n_0;
  wire part0__0_carry__0_i_4_n_0;
  wire part0__0_carry__0_i_5_n_0;
  wire part0__0_carry__0_i_6_n_0;
  wire part0__0_carry__0_i_7_n_0;
  wire part0__0_carry__0_n_1;
  wire part0__0_carry__0_n_2;
  wire part0__0_carry__0_n_3;
  wire part0__0_carry__0_n_4;
  wire part0__0_carry__0_n_5;
  wire part0__0_carry__0_n_6;
  wire part0__0_carry__0_n_7;
  wire part0__0_carry_i_1_n_0;
  wire part0__0_carry_i_2_n_0;
  wire part0__0_carry_i_3_n_0;
  wire part0__0_carry_i_4_n_0;
  wire part0__0_carry_i_5_n_0;
  wire part0__0_carry_i_6_n_0;
  wire part0__0_carry_i_7_n_0;
  wire part0__0_carry_i_8_n_0;
  wire part0__0_carry_i_9_n_0;
  wire part0__0_carry_n_0;
  wire part0__0_carry_n_1;
  wire part0__0_carry_n_2;
  wire part0__0_carry_n_3;
  wire part0__0_carry_n_4;
  wire part0__0_carry_n_5;
  wire part0__0_carry_n_6;
  wire part0__0_carry_n_7;
  wire rdy_ds_reg_0;
  wire [0:0]rdy_ds_reg_1;
  wire [0:0]rdy_ds_reg_2;
  wire [0:0]rdy_ds_reg_3;
  wire read;
  wire ready;
  wire ready_pulse;
  wire ready_pulse_i_1_n_0;
  wire ready_r1;
  wire [7:0]rel_wcnt;
  wire rel_wcnt0_carry__0_i_1_n_0;
  wire rel_wcnt0_carry__0_i_2_n_0;
  wire rel_wcnt0_carry__0_i_3_n_0;
  wire rel_wcnt0_carry__0_i_4_n_0;
  wire rel_wcnt0_carry__0_n_1;
  wire rel_wcnt0_carry__0_n_2;
  wire rel_wcnt0_carry__0_n_3;
  wire rel_wcnt0_carry__0_n_4;
  wire rel_wcnt0_carry__0_n_5;
  wire rel_wcnt0_carry__0_n_6;
  wire rel_wcnt0_carry__0_n_7;
  wire rel_wcnt0_carry_i_1_n_0;
  wire rel_wcnt0_carry_i_2_n_0;
  wire rel_wcnt0_carry_i_3_n_0;
  wire rel_wcnt0_carry_i_4_n_0;
  wire rel_wcnt0_carry_i_5_n_0;
  wire rel_wcnt0_carry_i_6_n_0;
  wire rel_wcnt0_carry_n_0;
  wire rel_wcnt0_carry_n_1;
  wire rel_wcnt0_carry_n_2;
  wire rel_wcnt0_carry_n_3;
  wire rel_wcnt0_carry_n_4;
  wire rel_wcnt0_carry_n_5;
  wire rel_wcnt0_carry_n_6;
  wire rel_wcnt0_carry_n_7;
  wire rep_pulse;
  wire rep_pulse0;
  wire rep_pulse_i_1_n_0;
  wire rep_pulse_i_2_n_0;
  wire rep_pulse_i_3_n_0;
  wire rep_pulse_i_4_n_0;
  wire resync_to;
  wire [1:0]rx_buffer_adjust;
  wire [9:0]rx_buffer_delay;
  wire [0:0]\rx_cfg_octets_per_frame_reg[0] ;
  wire \rx_cfg_octets_per_frame_reg[5] ;
  wire \rx_end_of_frame[2] ;
  wire \rx_end_of_frame[3] ;
  wire \rx_end_of_multiframe[2] ;
  wire \rx_end_of_multiframe[3] ;
  wire \rx_start_of_frame[2] ;
  wire \rx_start_of_frame[3] ;
  wire \rx_start_of_multiframe[2] ;
  wire \rx_start_of_multiframe[3] ;
  wire \sfcnt_reg[7] ;
  wire [1:0]shift;
  wire \shift_ds[1]_i_2_n_0 ;
  wire [1:0]\shift_ds_reg[1]_0 ;
  wire stall;
  wire stall_ds_reg_0;
  wire [1:0]start_of_frame;
  wire [1:0]start_of_multiframe;
  wire [1:0]subclass;
  wire syncn0;
  wire sysr_cap_i_2_n_0;
  wire sysr_pulse;
  wire sysr_pulse_i_2_n_0;
  wire sysr_pulse_i_3_n_0;
  wire sysr_pulse_i_4_n_0;
  wire sysr_pulse_i_5_n_0;
  wire sysr_pulse_i_6_n_0;
  wire sysr_pulse_reg_0;
  wire sysr_r1;
  wire sysr_r2;
  wire \sysr_shreg[0]_i_1_n_0 ;
  wire \sysr_shreg_reg_n_0_[0] ;
  wire sysref_always;
  wire sysref_captured;
  wire sysref_in;
  wire val_d;
  wire val_d_reg;
  wire wcnt1;
  wire \wcnt[7]_i_1_n_0 ;
  wire \wcnt[7]_i_3_n_0 ;
  wire [7:0]wcnt_reg__0;
  wire [3:3]NLW_err_sta_wcnt_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_part0__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_rel_wcnt0_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000541000000000)) 
    alarm_i_1
       (.I0(rep_pulse0),
        .I1(subclass[0]),
        .I2(ready_pulse),
        .I3(sysr_pulse_reg_0),
        .I4(subclass[1]),
        .I5(lmfc_go_reg_0),
        .O(alarm0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    alarm_i_2
       (.I0(lmfc_wpmf[6]),
        .I1(wcnt_reg__0[6]),
        .I2(lmfc_wpmf[7]),
        .I3(wcnt_reg__0[7]),
        .I4(alarm_i_3_n_0),
        .I5(alarm_i_4_n_0),
        .O(rep_pulse0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    alarm_i_3
       (.I0(wcnt_reg__0[3]),
        .I1(lmfc_wpmf[3]),
        .I2(lmfc_wpmf[5]),
        .I3(wcnt_reg__0[5]),
        .I4(lmfc_wpmf[4]),
        .I5(wcnt_reg__0[4]),
        .O(alarm_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    alarm_i_4
       (.I0(wcnt_reg__0[0]),
        .I1(lmfc_wpmf[0]),
        .I2(lmfc_wpmf[1]),
        .I3(wcnt_reg__0[1]),
        .I4(lmfc_wpmf[2]),
        .I5(wcnt_reg__0[2]),
        .O(alarm_i_4_n_0));
  FDRE alarm_reg
       (.C(clk),
        .CE(1'b1),
        .D(alarm0),
        .Q(alarm),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC7C8)) 
    \bacc[0]_i_1 
       (.I0(rep_pulse0),
        .I1(opmf__28_carry[0]),
        .I2(wcnt1),
        .I3(bacc[0]),
        .O(\bacc[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE1B4B4B4E4E4E4E4)) 
    \bacc[1]_i_1 
       (.I0(wcnt1),
        .I1(bacc[1]),
        .I2(opmf__28_carry[1]),
        .I3(opmf__28_carry[0]),
        .I4(bacc[0]),
        .I5(rep_pulse0),
        .O(\bacc[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1B)) 
    \bacc_calc[2]_i_1 
       (.I0(subclass[0]),
        .I1(ready_pulse),
        .I2(sysr_pulse_reg_0),
        .I3(subclass[1]),
        .I4(core_rst),
        .I5(\lmfc_wpmf[7]_i_3_n_0 ),
        .O(\bacc_calc[2]_i_1_n_0 ));
  FDRE \bacc_calc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\bacc_calc[2]_i_1_n_0 ),
        .Q(bacc_calc),
        .R(1'b0));
  FDRE \bacc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\bacc[0]_i_1_n_0 ),
        .Q(bacc[0]),
        .R(1'b0));
  FDRE \bacc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\bacc[1]_i_1_n_0 ),
        .Q(bacc[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000222F0000)) 
    \buf_add[1]_i_2 
       (.I0(lmfc_go_reg_0),
        .I1(\buf_add[1]_i_4_n_0 ),
        .I2(subclass[0]),
        .I3(subclass[1]),
        .I4(ready),
        .I5(read),
        .O(\buf_add[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \buf_add[1]_i_4 
       (.I0(wcnt_reg__0[7]),
        .I1(rel_wcnt[7]),
        .I2(wcnt_reg__0[6]),
        .I3(rel_wcnt[6]),
        .I4(\buf_add[1]_i_7_n_0 ),
        .I5(\buf_add[1]_i_8_n_0 ),
        .O(\buf_add[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \buf_add[1]_i_7 
       (.I0(wcnt_reg__0[5]),
        .I1(rel_wcnt[5]),
        .I2(wcnt_reg__0[4]),
        .I3(rel_wcnt[4]),
        .I4(rel_wcnt[3]),
        .I5(wcnt_reg__0[3]),
        .O(\buf_add[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \buf_add[1]_i_8 
       (.I0(rel_wcnt[0]),
        .I1(wcnt_reg__0[0]),
        .I2(wcnt_reg__0[1]),
        .I3(rel_wcnt[1]),
        .I4(wcnt_reg__0[2]),
        .I5(rel_wcnt[2]),
        .O(\buf_add[1]_i_8_n_0 ));
  FDRE \buf_add_reg[0] 
       (.C(clk),
        .CE(\buf_add[1]_i_2_n_0 ),
        .D(\buf_add_reg[1]_0 [0]),
        .Q(rx_buffer_adjust[0]),
        .R(stall_ds_reg_0));
  FDRE \buf_add_reg[1] 
       (.C(clk),
        .CE(\buf_add[1]_i_2_n_0 ),
        .D(\buf_add_reg[1]_0 [1]),
        .Q(rx_buffer_adjust[1]),
        .R(stall_ds_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \end_of_frame[2]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\rx_end_of_frame[2] ),
        .I3(read),
        .O(end_of_frame[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \end_of_frame[3]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\rx_end_of_frame[3] ),
        .I3(read),
        .O(end_of_frame[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \end_of_multiframe[2]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\rx_end_of_multiframe[2] ),
        .I3(read),
        .O(end_of_multiframe[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \end_of_multiframe[3]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\rx_end_of_multiframe[3] ),
        .I3(read),
        .O(end_of_multiframe[1]));
  LUT3 #(
    .INIT(8'hEC)) 
    \eomf_int[3]_i_1__7 
       (.I0(rdy_ds_reg_0),
        .I1(stall_ds_reg_0),
        .I2(\eomf_int_reg[3] ),
        .O(rdy_ds_reg_1));
  CARRY4 err_sta_wcnt_carry
       (.CI(1'b0),
        .CO({err_sta_wcnt_carry_n_0,err_sta_wcnt_carry_n_1,err_sta_wcnt_carry_n_2,err_sta_wcnt_carry_n_3}),
        .CYINIT(1'b1),
        .DI(lmfc_wpmf[3:0]),
        .O(err_sta_wcnt[3:0]),
        .S({err_sta_wcnt_carry_i_1_n_0,err_sta_wcnt_carry_i_2_n_0,err_sta_wcnt_carry_i_3_n_0,err_sta_wcnt_carry_i_4_n_0}));
  CARRY4 err_sta_wcnt_carry__0
       (.CI(err_sta_wcnt_carry_n_0),
        .CO({NLW_err_sta_wcnt_carry__0_CO_UNCONNECTED[3],err_sta_wcnt_carry__0_n_1,err_sta_wcnt_carry__0_n_2,err_sta_wcnt_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,lmfc_wpmf[6:4]}),
        .O(err_sta_wcnt[7:4]),
        .S({err_sta_wcnt_carry__0_i_1_n_0,err_sta_wcnt_carry__0_i_2_n_0,err_sta_wcnt_carry__0_i_3_n_0,err_sta_wcnt_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h59)) 
    err_sta_wcnt_carry__0_i_1
       (.I0(lmfc_wpmf[7]),
        .I1(octets_per_frame[7]),
        .I2(\rx_cfg_octets_per_frame_reg[5] ),
        .O(err_sta_wcnt_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_sta_wcnt_carry__0_i_2
       (.I0(lmfc_wpmf[6]),
        .I1(\rx_cfg_octets_per_frame_reg[5] ),
        .I2(octets_per_frame[7]),
        .O(err_sta_wcnt_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_sta_wcnt_carry__0_i_3
       (.I0(lmfc_wpmf[5]),
        .I1(err_sta_wcnt_carry__0_0),
        .I2(octets_per_frame[6]),
        .O(err_sta_wcnt_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h6AAAAAAA95555555)) 
    err_sta_wcnt_carry__0_i_4
       (.I0(lmfc_wpmf[4]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[2]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[5]),
        .O(err_sta_wcnt_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    err_sta_wcnt_carry__0_i_5
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[2]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[6]),
        .O(\rx_cfg_octets_per_frame_reg[5] ));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    err_sta_wcnt_carry_i_1
       (.I0(lmfc_wpmf[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[4]),
        .O(err_sta_wcnt_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h6A95)) 
    err_sta_wcnt_carry_i_2
       (.I0(lmfc_wpmf[2]),
        .I1(octets_per_frame[1]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .O(err_sta_wcnt_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_sta_wcnt_carry_i_3
       (.I0(lmfc_wpmf[1]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .O(err_sta_wcnt_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_sta_wcnt_carry_i_4
       (.I0(lmfc_wpmf[0]),
        .I1(octets_per_frame[1]),
        .O(err_sta_wcnt_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h808080AA)) 
    in_sync_i_2
       (.I0(resync_to),
        .I1(lmfc_pulse),
        .I2(lmfc_go_reg_0),
        .I3(subclass[0]),
        .I4(subclass[1]),
        .O(syncn0));
  LUT3 #(
    .INIT(8'hB8)) 
    lmfc_go_i_1
       (.I0(lmfc_go_i_2_n_0),
        .I1(lmfc_go_reg_3),
        .I2(lmfc_go_reg_0),
        .O(lmfc_go_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2222F000)) 
    lmfc_go_i_2
       (.I0(sysr_pulse_reg_0),
        .I1(lmfc_go_reg_1),
        .I2(lmfc_go_reg_2),
        .I3(ready_pulse),
        .I4(subclass[0]),
        .I5(subclass[1]),
        .O(lmfc_go_i_2_n_0));
  FDRE lmfc_go_reg
       (.C(clk),
        .CE(1'b1),
        .D(lmfc_go_i_1_n_0),
        .Q(lmfc_go_reg_0),
        .R(core_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEBA)) 
    lmfc_pulse_i_1
       (.I0(rep_pulse0),
        .I1(subclass[0]),
        .I2(ready_pulse),
        .I3(sysr_pulse_reg_0),
        .I4(subclass[1]),
        .I5(core_rst),
        .O(lmfc_pulse_i_1_n_0));
  FDRE lmfc_pulse_reg
       (.C(clk),
        .CE(1'b1),
        .D(lmfc_pulse_i_1_n_0),
        .Q(lmfc_pulse),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \lmfc_wpmf[0]_i_1 
       (.I0(\lmfc_wpmf[6]_i_2_n_0 ),
        .I1(O[0]),
        .O(\lmfc_wpmf[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \lmfc_wpmf[1]_i_1 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\lmfc_wpmf[6]_i_2_n_0 ),
        .O(\lmfc_wpmf[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \lmfc_wpmf[2]_i_1 
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[0]),
        .I3(\lmfc_wpmf[6]_i_2_n_0 ),
        .O(\lmfc_wpmf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    \lmfc_wpmf[3]_i_1 
       (.I0(O[3]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(\lmfc_wpmf[6]_i_2_n_0 ),
        .O(\lmfc_wpmf[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
    \lmfc_wpmf[4]_i_1 
       (.I0(\lmfc_wpmf_reg[7]_0 [0]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\lmfc_wpmf[6]_i_2_n_0 ),
        .O(\lmfc_wpmf[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \lmfc_wpmf[5]_i_1 
       (.I0(\lmfc_wpmf_reg[7]_0 [1]),
        .I1(\lmfc_wpmf[5]_i_2_n_0 ),
        .I2(\lmfc_wpmf[6]_i_2_n_0 ),
        .O(\lmfc_wpmf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \lmfc_wpmf[5]_i_2 
       (.I0(\lmfc_wpmf_reg[7]_0 [0]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .O(\lmfc_wpmf[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \lmfc_wpmf[6]_i_1 
       (.I0(\lmfc_wpmf_reg[7]_0 [2]),
        .I1(\lmfc_wpmf_reg[6]_0 ),
        .I2(\lmfc_wpmf[6]_i_2_n_0 ),
        .O(\lmfc_wpmf[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E4)) 
    \lmfc_wpmf[6]_i_2 
       (.I0(subclass[0]),
        .I1(ready_pulse),
        .I2(sysr_pulse_reg_0),
        .I3(subclass[1]),
        .I4(core_rst),
        .I5(\lmfc_wpmf[7]_i_3_n_0 ),
        .O(\lmfc_wpmf[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA56)) 
    \lmfc_wpmf[7]_i_1 
       (.I0(\lmfc_wpmf_reg[7]_0 [3]),
        .I1(wcnt1),
        .I2(\lmfc_wpmf[7]_i_3_n_0 ),
        .I3(\lmfc_wpmf_reg[7]_0 [2]),
        .I4(\lmfc_wpmf_reg[6]_0 ),
        .O(\lmfc_wpmf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    \lmfc_wpmf[7]_i_2 
       (.I0(core_rst),
        .I1(subclass[1]),
        .I2(sysr_pulse_reg_0),
        .I3(ready_pulse),
        .I4(subclass[0]),
        .O(wcnt1));
  LUT6 #(
    .INIT(64'h157F0000157FFFFF)) 
    \lmfc_wpmf[7]_i_3 
       (.I0(bacc[1]),
        .I1(bacc[0]),
        .I2(opmf__28_carry[0]),
        .I3(opmf__28_carry[1]),
        .I4(rep_pulse0),
        .I5(bacc_calc),
        .O(\lmfc_wpmf[7]_i_3_n_0 ));
  FDRE \lmfc_wpmf_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\lmfc_wpmf[0]_i_1_n_0 ),
        .Q(lmfc_wpmf[0]),
        .R(1'b0));
  FDRE \lmfc_wpmf_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\lmfc_wpmf[1]_i_1_n_0 ),
        .Q(lmfc_wpmf[1]),
        .R(1'b0));
  FDRE \lmfc_wpmf_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\lmfc_wpmf[2]_i_1_n_0 ),
        .Q(lmfc_wpmf[2]),
        .R(1'b0));
  FDRE \lmfc_wpmf_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\lmfc_wpmf[3]_i_1_n_0 ),
        .Q(lmfc_wpmf[3]),
        .R(1'b0));
  FDRE \lmfc_wpmf_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\lmfc_wpmf[4]_i_1_n_0 ),
        .Q(lmfc_wpmf[4]),
        .R(1'b0));
  FDRE \lmfc_wpmf_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\lmfc_wpmf[5]_i_1_n_0 ),
        .Q(lmfc_wpmf[5]),
        .R(1'b0));
  FDRE \lmfc_wpmf_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\lmfc_wpmf[6]_i_1_n_0 ),
        .Q(lmfc_wpmf[6]),
        .R(1'b0));
  FDRE \lmfc_wpmf_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\lmfc_wpmf[7]_i_1_n_0 ),
        .Q(lmfc_wpmf[7]),
        .R(1'b0));
  FDRE \offs_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(core_rst));
  FDRE \offs_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(core_rst));
  LUT5 #(
    .INIT(32'hD7D82827)) 
    opmf__28_carry_i_1
       (.I0(opmf__28_carry_0),
        .I1(octets_per_frame[1]),
        .I2(octets_per_frame[0]),
        .I3(opmf__28_carry_4),
        .I4(opmf__28_carry_1[1]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'hB4)) 
    opmf__28_carry_i_2
       (.I0(octets_per_frame[0]),
        .I1(opmf__28_carry_0),
        .I2(opmf__28_carry_1[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h9AAA9AAA9AAA6555)) 
    opmf__28_carry_i_3
       (.I0(DI[1]),
        .I1(octets_per_frame[0]),
        .I2(opmf__28_carry_0),
        .I3(opmf__28_carry_1[0]),
        .I4(opmf__28_carry_2),
        .I5(opmf__28_carry_3),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hAA69A566)) 
    opmf__28_carry_i_4
       (.I0(opmf__28_carry_1[0]),
        .I1(opmf__28_carry_0),
        .I2(opmf__28_carry_2),
        .I3(octets_per_frame[0]),
        .I4(octets_per_frame[1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAA96666666)) 
    opmf__28_carry_i_5
       (.I0(opmf__28_carry[2]),
        .I1(frames_per_multiframe[3]),
        .I2(frames_per_multiframe[2]),
        .I3(frames_per_multiframe[1]),
        .I4(frames_per_multiframe[0]),
        .I5(octets_per_frame[0]),
        .O(S[0]));
  CARRY4 part0__0_carry
       (.CI(1'b0),
        .CO({part0__0_carry_n_0,part0__0_carry_n_1,part0__0_carry_n_2,part0__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({part0__0_carry_i_1_n_0,part0__0_carry_i_2_n_0,part0__0_carry_i_3_n_0,part0__0_carry_i_4_n_0}),
        .O({part0__0_carry_n_4,part0__0_carry_n_5,part0__0_carry_n_6,part0__0_carry_n_7}),
        .S({part0__0_carry_i_5_n_0,part0__0_carry_i_6_n_0,part0__0_carry_i_7_n_0,part0__0_carry_i_8_n_0}));
  CARRY4 part0__0_carry__0
       (.CI(part0__0_carry_n_0),
        .CO({NLW_part0__0_carry__0_CO_UNCONNECTED[3],part0__0_carry__0_n_1,part0__0_carry__0_n_2,part0__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,part0__0_carry__0_i_1_n_0,part0__0_carry__0_i_2_n_0,part0__0_carry__0_i_3_n_0}),
        .O({part0__0_carry__0_n_4,part0__0_carry__0_n_5,part0__0_carry__0_n_6,part0__0_carry__0_n_7}),
        .S({part0__0_carry__0_i_4_n_0,part0__0_carry__0_i_5_n_0,part0__0_carry__0_i_6_n_0,part0__0_carry__0_i_7_n_0}));
  LUT4 #(
    .INIT(16'h0BB0)) 
    part0__0_carry__0_i_1
       (.I0(\lmfc_wpmf_reg[7]_0 [0]),
        .I1(rx_buffer_delay[6]),
        .I2(rx_buffer_delay[7]),
        .I3(\lmfc_wpmf_reg[7]_0 [1]),
        .O(part0__0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h0BB0)) 
    part0__0_carry__0_i_2
       (.I0(O[3]),
        .I1(rx_buffer_delay[5]),
        .I2(rx_buffer_delay[6]),
        .I3(\lmfc_wpmf_reg[7]_0 [0]),
        .O(part0__0_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    part0__0_carry__0_i_3
       (.I0(O[2]),
        .I1(rx_buffer_delay[4]),
        .I2(rx_buffer_delay[5]),
        .I3(O[3]),
        .O(part0__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF00FD22D2DD2F00F)) 
    part0__0_carry__0_i_4
       (.I0(rx_buffer_delay[7]),
        .I1(\lmfc_wpmf_reg[7]_0 [1]),
        .I2(\lmfc_wpmf_reg[7]_0 [3]),
        .I3(rx_buffer_delay[9]),
        .I4(\lmfc_wpmf_reg[7]_0 [2]),
        .I5(rx_buffer_delay[8]),
        .O(part0__0_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h69699669)) 
    part0__0_carry__0_i_5
       (.I0(part0__0_carry__0_i_1_n_0),
        .I1(\lmfc_wpmf_reg[7]_0 [2]),
        .I2(rx_buffer_delay[8]),
        .I3(rx_buffer_delay[7]),
        .I4(\lmfc_wpmf_reg[7]_0 [1]),
        .O(part0__0_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    part0__0_carry__0_i_6
       (.I0(\lmfc_wpmf_reg[7]_0 [0]),
        .I1(rx_buffer_delay[6]),
        .I2(rx_buffer_delay[7]),
        .I3(\lmfc_wpmf_reg[7]_0 [1]),
        .I4(part0__0_carry__0_i_2_n_0),
        .O(part0__0_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    part0__0_carry__0_i_7
       (.I0(O[3]),
        .I1(rx_buffer_delay[5]),
        .I2(rx_buffer_delay[6]),
        .I3(\lmfc_wpmf_reg[7]_0 [0]),
        .I4(part0__0_carry__0_i_3_n_0),
        .O(part0__0_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    part0__0_carry_i_1
       (.I0(O[1]),
        .I1(rx_buffer_delay[3]),
        .I2(rx_buffer_delay[4]),
        .I3(O[2]),
        .O(part0__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h0440)) 
    part0__0_carry_i_2
       (.I0(\lmfc_wpmf[6]_i_2_n_0 ),
        .I1(O[0]),
        .I2(rx_buffer_delay[3]),
        .I3(O[1]),
        .O(part0__0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    part0__0_carry_i_3
       (.I0(rx_buffer_delay[3]),
        .I1(O[1]),
        .I2(\lmfc_wpmf[6]_i_2_n_0 ),
        .I3(O[0]),
        .O(part0__0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    part0__0_carry_i_4
       (.I0(O[0]),
        .I1(\lmfc_wpmf[6]_i_2_n_0 ),
        .O(part0__0_carry_i_4_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    part0__0_carry_i_5
       (.I0(O[2]),
        .I1(rx_buffer_delay[4]),
        .I2(rx_buffer_delay[5]),
        .I3(O[3]),
        .I4(part0__0_carry_i_1_n_0),
        .O(part0__0_carry_i_5_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    part0__0_carry_i_6
       (.I0(O[1]),
        .I1(rx_buffer_delay[3]),
        .I2(rx_buffer_delay[4]),
        .I3(O[2]),
        .I4(part0__0_carry_i_2_n_0),
        .O(part0__0_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hD22DD22D2DD2D22D)) 
    part0__0_carry_i_7
       (.I0(O[0]),
        .I1(\lmfc_wpmf[6]_i_2_n_0 ),
        .I2(O[1]),
        .I3(rx_buffer_delay[3]),
        .I4(rx_buffer_delay[2]),
        .I5(part0__0_carry_i_9_n_0),
        .O(part0__0_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    part0__0_carry_i_8
       (.I0(rx_buffer_delay[0]),
        .I1(rx_buffer_delay[1]),
        .I2(rx_buffer_delay[2]),
        .I3(\lmfc_wpmf[6]_i_2_n_0 ),
        .I4(O[0]),
        .O(part0__0_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    part0__0_carry_i_9
       (.I0(rx_buffer_delay[0]),
        .I1(rx_buffer_delay[1]),
        .O(part0__0_carry_i_9_n_0));
  FDRE \part_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(part0__0_carry_n_7),
        .Q(part[0]),
        .R(1'b0));
  FDRE \part_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(part0__0_carry_n_6),
        .Q(part[1]),
        .R(1'b0));
  FDRE \part_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(part0__0_carry_n_5),
        .Q(part[2]),
        .R(1'b0));
  FDRE \part_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(part0__0_carry_n_4),
        .Q(part[3]),
        .R(1'b0));
  FDRE \part_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(part0__0_carry__0_n_7),
        .Q(part[4]),
        .R(1'b0));
  FDRE \part_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(part0__0_carry__0_n_6),
        .Q(part[5]),
        .R(1'b0));
  FDRE \part_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(part0__0_carry__0_n_5),
        .Q(part[6]),
        .R(1'b0));
  FDRE \part_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(part0__0_carry__0_n_4),
        .Q(part[7]),
        .R(1'b0));
  FDRE rdy_ds_reg
       (.C(clk),
        .CE(\buf_add[1]_i_2_n_0 ),
        .D(\buf_add[1]_i_2_n_0 ),
        .Q(read),
        .R(stall_ds_reg_0));
  LUT4 #(
    .INIT(16'h88B8)) 
    ready_pulse_i_1
       (.I0(ready_pulse),
        .I1(stall_ds_reg_0),
        .I2(ready),
        .I3(ready_r1),
        .O(ready_pulse_i_1_n_0));
  FDRE ready_pulse_reg
       (.C(clk),
        .CE(1'b1),
        .D(ready_pulse_i_1_n_0),
        .Q(ready_pulse),
        .R(1'b0));
  FDRE ready_r1_reg
       (.C(clk),
        .CE(1'b1),
        .D(ready),
        .Q(ready_r1),
        .R(stall_ds_reg_0));
  CARRY4 rel_wcnt0_carry
       (.CI(1'b0),
        .CO({rel_wcnt0_carry_n_0,rel_wcnt0_carry_n_1,rel_wcnt0_carry_n_2,rel_wcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({part[2:1],rel_wcnt0_carry_i_1_n_0,part[0]}),
        .O({rel_wcnt0_carry_n_4,rel_wcnt0_carry_n_5,rel_wcnt0_carry_n_6,rel_wcnt0_carry_n_7}),
        .S({rel_wcnt0_carry_i_2_n_0,rel_wcnt0_carry_i_3_n_0,rel_wcnt0_carry_i_4_n_0,rel_wcnt0_carry_i_5_n_0}));
  CARRY4 rel_wcnt0_carry__0
       (.CI(rel_wcnt0_carry_n_0),
        .CO({NLW_rel_wcnt0_carry__0_CO_UNCONNECTED[3],rel_wcnt0_carry__0_n_1,rel_wcnt0_carry__0_n_2,rel_wcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,part[5:3]}),
        .O({rel_wcnt0_carry__0_n_4,rel_wcnt0_carry__0_n_5,rel_wcnt0_carry__0_n_6,rel_wcnt0_carry__0_n_7}),
        .S({rel_wcnt0_carry__0_i_1_n_0,rel_wcnt0_carry__0_i_2_n_0,rel_wcnt0_carry__0_i_3_n_0,rel_wcnt0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    rel_wcnt0_carry__0_i_1
       (.I0(part[6]),
        .I1(part[7]),
        .O(rel_wcnt0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rel_wcnt0_carry__0_i_2
       (.I0(part[5]),
        .I1(part[6]),
        .O(rel_wcnt0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rel_wcnt0_carry__0_i_3
       (.I0(part[4]),
        .I1(part[5]),
        .O(rel_wcnt0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rel_wcnt0_carry__0_i_4
       (.I0(part[3]),
        .I1(part[4]),
        .O(rel_wcnt0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hBC000800FFFFFFFF)) 
    rel_wcnt0_carry_i_1
       (.I0(bacc[0]),
        .I1(rx_buffer_delay[0]),
        .I2(rx_buffer_delay[1]),
        .I3(lmfc_go_reg_0),
        .I4(bacc[1]),
        .I5(stall),
        .O(rel_wcnt0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rel_wcnt0_carry_i_2
       (.I0(part[2]),
        .I1(part[3]),
        .O(rel_wcnt0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rel_wcnt0_carry_i_3
       (.I0(part[1]),
        .I1(part[2]),
        .O(rel_wcnt0_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    rel_wcnt0_carry_i_4
       (.I0(stall),
        .I1(rel_wcnt0_carry_i_6_n_0),
        .I2(part[1]),
        .O(rel_wcnt0_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    rel_wcnt0_carry_i_5
       (.I0(rel_wcnt0_carry_i_6_n_0),
        .I1(stall),
        .I2(part[0]),
        .O(rel_wcnt0_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h8C800880)) 
    rel_wcnt0_carry_i_6
       (.I0(bacc[1]),
        .I1(lmfc_go_reg_0),
        .I2(rx_buffer_delay[1]),
        .I3(rx_buffer_delay[0]),
        .I4(bacc[0]),
        .O(rel_wcnt0_carry_i_6_n_0));
  FDRE \rel_wcnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rel_wcnt0_carry_n_7),
        .Q(rel_wcnt[0]),
        .R(1'b0));
  FDRE \rel_wcnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rel_wcnt0_carry_n_6),
        .Q(rel_wcnt[1]),
        .R(1'b0));
  FDRE \rel_wcnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(rel_wcnt0_carry_n_5),
        .Q(rel_wcnt[2]),
        .R(1'b0));
  FDRE \rel_wcnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(rel_wcnt0_carry_n_4),
        .Q(rel_wcnt[3]),
        .R(1'b0));
  FDRE \rel_wcnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(rel_wcnt0_carry__0_n_7),
        .Q(rel_wcnt[4]),
        .R(1'b0));
  FDRE \rel_wcnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(rel_wcnt0_carry__0_n_6),
        .Q(rel_wcnt[5]),
        .R(1'b0));
  FDRE \rel_wcnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(rel_wcnt0_carry__0_n_5),
        .Q(rel_wcnt[6]),
        .R(1'b0));
  FDRE \rel_wcnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(rel_wcnt0_carry__0_n_4),
        .Q(rel_wcnt[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF32)) 
    rep_pulse_i_1
       (.I0(rep_pulse),
        .I1(rep_pulse_i_2_n_0),
        .I2(rep_pulse0),
        .I3(wcnt1),
        .O(rep_pulse_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    rep_pulse_i_2
       (.I0(wcnt_reg__0[6]),
        .I1(err_sta_wcnt[6]),
        .I2(wcnt_reg__0[7]),
        .I3(err_sta_wcnt[7]),
        .I4(rep_pulse_i_3_n_0),
        .I5(rep_pulse_i_4_n_0),
        .O(rep_pulse_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    rep_pulse_i_3
       (.I0(err_sta_wcnt[3]),
        .I1(wcnt_reg__0[3]),
        .I2(wcnt_reg__0[5]),
        .I3(err_sta_wcnt[5]),
        .I4(wcnt_reg__0[4]),
        .I5(err_sta_wcnt[4]),
        .O(rep_pulse_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    rep_pulse_i_4
       (.I0(err_sta_wcnt[0]),
        .I1(wcnt_reg__0[0]),
        .I2(wcnt_reg__0[1]),
        .I3(err_sta_wcnt[1]),
        .I4(wcnt_reg__0[2]),
        .I5(err_sta_wcnt[2]),
        .O(rep_pulse_i_4_n_0));
  FDRE rep_pulse_reg
       (.C(clk),
        .CE(1'b1),
        .D(rep_pulse_i_1_n_0),
        .Q(rep_pulse),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hCE)) 
    \sfcnt[7]_i_1 
       (.I0(rdy_ds_reg_0),
        .I1(stall_ds_reg_0),
        .I2(\sfcnt_reg[7] ),
        .O(E));
  LUT6 #(
    .INIT(64'hE21D1D1D1DE2E2E2)) 
    \shift_ds[0]_i_1 
       (.I0(lane_offs_out),
        .I1(\eomf_int_reg[0] ),
        .I2(Q[0]),
        .I3(lmfc_go_reg_0),
        .I4(bacc[0]),
        .I5(rx_buffer_delay[0]),
        .O(shift[0]));
  LUT6 #(
    .INIT(64'h7DDD822282227DDD)) 
    \shift_ds[1]_i_1 
       (.I0(D[0]),
        .I1(rx_buffer_delay[0]),
        .I2(bacc[0]),
        .I3(lmfc_go_reg_0),
        .I4(\shift_ds[1]_i_2_n_0 ),
        .I5(D[1]),
        .O(shift[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \shift_ds[1]_i_2 
       (.I0(bacc[0]),
        .I1(rx_buffer_delay[0]),
        .I2(rx_buffer_delay[1]),
        .I3(lmfc_go_reg_0),
        .I4(bacc[1]),
        .O(\shift_ds[1]_i_2_n_0 ));
  FDRE \shift_ds_reg[0] 
       (.C(clk),
        .CE(\buf_add[1]_i_2_n_0 ),
        .D(shift[0]),
        .Q(\shift_ds_reg[1]_0 [0]),
        .R(stall_ds_reg_0));
  FDRE \shift_ds_reg[1] 
       (.C(clk),
        .CE(\buf_add[1]_i_2_n_0 ),
        .D(shift[1]),
        .Q(\shift_ds_reg[1]_0 [1]),
        .R(stall_ds_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \smcnt[9]_i_1 
       (.I0(rdy_ds_reg_0),
        .I1(stall_ds_reg_0),
        .O(rdy_ds_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sof_d[3]_i_1 
       (.I0(read),
        .O(rdy_ds_reg_2));
  LUT5 #(
    .INIT(32'hCEEECECE)) 
    \sof_int[3]_i_1 
       (.I0(rdy_ds_reg_0),
        .I1(stall_ds_reg_0),
        .I2(\sfcnt_reg[7] ),
        .I3(octets_per_frame[0]),
        .I4(octets_per_frame[1]),
        .O(\rx_cfg_octets_per_frame_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    \sof_pipe[3]_i_1 
       (.I0(read),
        .I1(\eomf_int_reg[0] ),
        .O(rdy_ds_reg_0));
  LUT6 #(
    .INIT(64'hFFFF870087000000)) 
    stall_ds_i_1
       (.I0(lmfc_go_reg_0),
        .I1(bacc[0]),
        .I2(rx_buffer_delay[0]),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\shift_ds[1]_i_2_n_0 ),
        .O(stall));
  FDRE stall_ds_reg
       (.C(clk),
        .CE(\buf_add[1]_i_2_n_0 ),
        .D(stall),
        .Q(out_stall),
        .R(stall_ds_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \start_of_frame[2]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\rx_start_of_frame[2] ),
        .I3(read),
        .O(start_of_frame[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \start_of_frame[3]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\rx_start_of_frame[3] ),
        .I3(read),
        .O(start_of_frame[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \start_of_multiframe[2]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\rx_start_of_multiframe[2] ),
        .I3(read),
        .O(start_of_multiframe[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \start_of_multiframe[3]_INST_0 
       (.I0(val_d),
        .I1(out_stall),
        .I2(\rx_start_of_multiframe[3] ),
        .I3(read),
        .O(start_of_multiframe[1]));
  LUT2 #(
    .INIT(4'hE)) 
    sysr_cap_i_2
       (.I0(sysr_pulse_reg_0),
        .I1(sysref_captured),
        .O(sysr_cap_i_2_n_0));
  FDRE sysr_cap_reg
       (.C(clk),
        .CE(1'b1),
        .D(sysr_cap_i_2_n_0),
        .Q(sysref_captured),
        .R(SR));
  LUT6 #(
    .INIT(64'hAFA0A0A0CFC0CFC0)) 
    sysr_pulse_i_1
       (.I0(sysr_pulse_i_2_n_0),
        .I1(sysr_pulse_i_3_n_0),
        .I2(lmfc_pulse_delay[3]),
        .I3(sysr_pulse_i_4_n_0),
        .I4(sysr_pulse_i_5_n_0),
        .I5(lmfc_pulse_delay[2]),
        .O(sysr_pulse));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sysr_pulse_i_2
       (.I0(data14),
        .I1(data13),
        .I2(lmfc_pulse_delay[1]),
        .I3(data12),
        .I4(lmfc_pulse_delay[0]),
        .I5(data11),
        .O(sysr_pulse_i_2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sysr_pulse_i_3
       (.I0(data10),
        .I1(data9),
        .I2(lmfc_pulse_delay[1]),
        .I3(data8),
        .I4(lmfc_pulse_delay[0]),
        .I5(data7),
        .O(sysr_pulse_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFC0CAAAA)) 
    sysr_pulse_i_4
       (.I0(sysr_pulse_i_6_n_0),
        .I1(data1),
        .I2(lmfc_pulse_delay[0]),
        .I3(data2),
        .I4(lmfc_pulse_delay[1]),
        .I5(lmfc_pulse_delay[2]),
        .O(sysr_pulse_i_4_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sysr_pulse_i_5
       (.I0(data6),
        .I1(data5),
        .I2(lmfc_pulse_delay[1]),
        .I3(data4),
        .I4(lmfc_pulse_delay[0]),
        .I5(data3),
        .O(sysr_pulse_i_5_n_0));
  LUT6 #(
    .INIT(64'h88888888B8BB8888)) 
    sysr_pulse_i_6
       (.I0(\sysr_shreg_reg_n_0_[0] ),
        .I1(lmfc_pulse_delay[0]),
        .I2(sysref_always),
        .I3(lmfc_go_reg_0),
        .I4(sysr_r1),
        .I5(sysr_r2),
        .O(sysr_pulse_i_6_n_0));
  FDRE sysr_pulse_reg
       (.C(clk),
        .CE(1'b1),
        .D(sysr_pulse),
        .Q(sysr_pulse_reg_0),
        .R(SR));
  FDSE sysr_r1_reg
       (.C(clk),
        .CE(1'b1),
        .D(sysref_in),
        .Q(sysr_r1),
        .S(SR));
  FDSE sysr_r2_reg
       (.C(clk),
        .CE(1'b1),
        .D(sysr_r1),
        .Q(sysr_r2),
        .S(SR));
  LUT4 #(
    .INIT(16'h00B0)) 
    \sysr_shreg[0]_i_1 
       (.I0(sysref_always),
        .I1(lmfc_go_reg_0),
        .I2(sysr_r1),
        .I3(sysr_r2),
        .O(\sysr_shreg[0]_i_1_n_0 ));
  FDRE \sysr_shreg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sysr_shreg[0]_i_1_n_0 ),
        .Q(\sysr_shreg_reg_n_0_[0] ),
        .R(SR));
  FDRE \sysr_shreg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(data9),
        .Q(data10),
        .R(SR));
  FDRE \sysr_shreg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(data10),
        .Q(data11),
        .R(SR));
  FDRE \sysr_shreg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(data11),
        .Q(data12),
        .R(SR));
  FDRE \sysr_shreg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(data12),
        .Q(data13),
        .R(SR));
  FDRE \sysr_shreg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(data13),
        .Q(data14),
        .R(SR));
  FDRE \sysr_shreg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sysr_shreg_reg_n_0_[0] ),
        .Q(data1),
        .R(SR));
  FDRE \sysr_shreg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(data1),
        .Q(data2),
        .R(SR));
  FDRE \sysr_shreg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(data2),
        .Q(data3),
        .R(SR));
  FDRE \sysr_shreg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(data3),
        .Q(data4),
        .R(SR));
  FDRE \sysr_shreg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(data4),
        .Q(data5),
        .R(SR));
  FDRE \sysr_shreg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(data5),
        .Q(data6),
        .R(SR));
  FDRE \sysr_shreg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(data6),
        .Q(data7),
        .R(SR));
  FDRE \sysr_shreg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(data7),
        .Q(data8),
        .R(SR));
  FDRE \sysr_shreg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(data8),
        .Q(data9),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    val_ds_i_1
       (.I0(val_d),
        .I1(out_stall),
        .I2(read),
        .O(val_d_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \wcnt[0]_i_1 
       (.I0(wcnt_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wcnt[1]_i_1 
       (.I0(wcnt_reg__0[1]),
        .I1(wcnt_reg__0[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wcnt[2]_i_1 
       (.I0(wcnt_reg__0[2]),
        .I1(wcnt_reg__0[1]),
        .I2(wcnt_reg__0[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wcnt[3]_i_1 
       (.I0(wcnt_reg__0[3]),
        .I1(wcnt_reg__0[0]),
        .I2(wcnt_reg__0[1]),
        .I3(wcnt_reg__0[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wcnt[4]_i_1 
       (.I0(wcnt_reg__0[4]),
        .I1(wcnt_reg__0[2]),
        .I2(wcnt_reg__0[1]),
        .I3(wcnt_reg__0[0]),
        .I4(wcnt_reg__0[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \wcnt[5]_i_1 
       (.I0(wcnt_reg__0[5]),
        .I1(wcnt_reg__0[3]),
        .I2(wcnt_reg__0[0]),
        .I3(wcnt_reg__0[1]),
        .I4(wcnt_reg__0[2]),
        .I5(wcnt_reg__0[4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wcnt[6]_i_1 
       (.I0(\wcnt[7]_i_3_n_0 ),
        .I1(wcnt_reg__0[6]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEFEEEE)) 
    \wcnt[7]_i_1 
       (.I0(rep_pulse0),
        .I1(core_rst),
        .I2(subclass[1]),
        .I3(sysr_pulse_reg_0),
        .I4(ready_pulse),
        .I5(subclass[0]),
        .O(\wcnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wcnt[7]_i_2 
       (.I0(wcnt_reg__0[7]),
        .I1(\wcnt[7]_i_3_n_0 ),
        .I2(wcnt_reg__0[6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wcnt[7]_i_3 
       (.I0(wcnt_reg__0[4]),
        .I1(wcnt_reg__0[2]),
        .I2(wcnt_reg__0[1]),
        .I3(wcnt_reg__0[0]),
        .I4(wcnt_reg__0[3]),
        .I5(wcnt_reg__0[5]),
        .O(\wcnt[7]_i_3_n_0 ));
  FDRE \wcnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(wcnt_reg__0[0]),
        .R(\wcnt[7]_i_1_n_0 ));
  FDRE \wcnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(wcnt_reg__0[1]),
        .R(\wcnt[7]_i_1_n_0 ));
  FDRE \wcnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(wcnt_reg__0[2]),
        .R(\wcnt[7]_i_1_n_0 ));
  FDRE \wcnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(wcnt_reg__0[3]),
        .R(\wcnt[7]_i_1_n_0 ));
  FDRE \wcnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(wcnt_reg__0[4]),
        .R(\wcnt[7]_i_1_n_0 ));
  FDRE \wcnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(wcnt_reg__0[5]),
        .R(\wcnt[7]_i_1_n_0 ));
  FDRE \wcnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(wcnt_reg__0[6]),
        .R(\wcnt[7]_i_1_n_0 ));
  FDRE \wcnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(wcnt_reg__0[7]),
        .R(\wcnt[7]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_mem_dist_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_mem_dist_32
   (rxdataout,
    Q,
    frame_error,
    \rx_tdata[247] ,
    \rx_tdata[247]_0 ,
    \rx_frame_error[30] ,
    clk,
    din,
    \dout_reg[0]_0 ,
    RAM_reg_192_255_33_35_0,
    RAM_reg_192_255_33_35_1);
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  input [7:0]\rx_tdata[247] ;
  input [1:0]\rx_tdata[247]_0 ;
  input [0:0]\rx_frame_error[30] ;
  input clk;
  input [35:0]din;
  input [7:0]\dout_reg[0]_0 ;
  input [7:0]RAM_reg_192_255_33_35_0;
  input RAM_reg_192_255_33_35_1;

  wire [35:0]Q;
  wire RAM_reg_0_63_0_2_i_4__6_n_0;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_32_n_0;
  wire RAM_reg_0_63_30_32_n_1;
  wire RAM_reg_0_63_30_32_n_2;
  wire RAM_reg_0_63_33_35_n_0;
  wire RAM_reg_0_63_33_35_n_1;
  wire RAM_reg_0_63_33_35_n_2;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_i_1__6_n_0;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_32_n_0;
  wire RAM_reg_128_191_30_32_n_1;
  wire RAM_reg_128_191_30_32_n_2;
  wire RAM_reg_128_191_33_35_n_0;
  wire RAM_reg_128_191_33_35_n_1;
  wire RAM_reg_128_191_33_35_n_2;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_i_1__6_n_0;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_32_n_0;
  wire RAM_reg_192_255_30_32_n_1;
  wire RAM_reg_192_255_30_32_n_2;
  wire [7:0]RAM_reg_192_255_33_35_0;
  wire RAM_reg_192_255_33_35_1;
  wire RAM_reg_192_255_33_35_n_0;
  wire RAM_reg_192_255_33_35_n_1;
  wire RAM_reg_192_255_33_35_n_2;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_64_127_0_2_i_1__6_n_0;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_32_n_0;
  wire RAM_reg_64_127_30_32_n_1;
  wire RAM_reg_64_127_30_32_n_2;
  wire RAM_reg_64_127_33_35_n_0;
  wire RAM_reg_64_127_33_35_n_1;
  wire RAM_reg_64_127_33_35_n_2;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout0;
  wire [7:0]\dout_reg[0]_0 ;
  wire [1:0]frame_error;
  wire [0:0]\rx_frame_error[30] ;
  wire [7:0]\rx_tdata[247] ;
  wire [1:0]\rx_tdata[247]_0 ;
  wire [15:0]rxdataout;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    RAM_reg_0_63_0_2_i_4__6
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_0_63_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_30_32_n_0),
        .DOB(RAM_reg_0_63_30_32_n_1),
        .DOC(RAM_reg_0_63_30_32_n_2),
        .DOD(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_0_63_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_33_35_n_0),
        .DOB(RAM_reg_0_63_33_35_n_1),
        .DOC(RAM_reg_0_63_33_35_n_2),
        .DOD(NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_128_191_0_2_i_1__6
       (.I0(RAM_reg_192_255_33_35_0[6]),
        .I1(RAM_reg_192_255_33_35_0[7]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_128_191_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_30_32_n_0),
        .DOB(RAM_reg_128_191_30_32_n_1),
        .DOC(RAM_reg_128_191_30_32_n_2),
        .DOD(NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_128_191_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_33_35_n_0),
        .DOB(RAM_reg_128_191_33_35_n_1),
        .DOC(RAM_reg_128_191_33_35_n_2),
        .DOD(NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_192_255_0_2_i_1__6
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_192_255_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_30_32_n_0),
        .DOB(RAM_reg_192_255_30_32_n_1),
        .DOC(RAM_reg_192_255_30_32_n_2),
        .DOD(NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_192_255_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_33_35_n_0),
        .DOB(RAM_reg_192_255_33_35_n_1),
        .DOC(RAM_reg_192_255_33_35_n_2),
        .DOD(NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_64_127_0_2_i_1__6
       (.I0(RAM_reg_192_255_33_35_0[7]),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_64_127_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_30_32_n_0),
        .DOB(RAM_reg_64_127_30_32_n_1),
        .DOC(RAM_reg_64_127_30_32_n_2),
        .DOD(NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_64_127_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_33_35_n_0),
        .DOB(RAM_reg_64_127_33_35_n_1),
        .DOC(RAM_reg_64_127_33_35_n_2),
        .DOD(NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[0]_i_1__6 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(dout0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[10]_i_1__6 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(dout0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[11]_i_1__6 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(dout0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[12]_i_1__6 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(dout0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[13]_i_1__6 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(dout0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[14]_i_1__6 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(dout0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[15]_i_1__6 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(dout0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[16]_i_1__6 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(dout0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[17]_i_1__6 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(dout0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[18]_i_1__6 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(dout0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[19]_i_1__6 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(dout0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[1]_i_1__6 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(dout0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[20]_i_1__6 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(dout0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[21]_i_1__6 
       (.I0(RAM_reg_192_255_21_23_n_0),
        .I1(RAM_reg_128_191_21_23_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_0),
        .O(dout0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[22]_i_1__6 
       (.I0(RAM_reg_192_255_21_23_n_1),
        .I1(RAM_reg_128_191_21_23_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_1),
        .O(dout0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[23]_i_1__6 
       (.I0(RAM_reg_192_255_21_23_n_2),
        .I1(RAM_reg_128_191_21_23_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_2),
        .O(dout0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[24]_i_1__6 
       (.I0(RAM_reg_192_255_24_26_n_0),
        .I1(RAM_reg_128_191_24_26_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_0),
        .O(dout0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[25]_i_1__6 
       (.I0(RAM_reg_192_255_24_26_n_1),
        .I1(RAM_reg_128_191_24_26_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_1),
        .O(dout0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[26]_i_1__6 
       (.I0(RAM_reg_192_255_24_26_n_2),
        .I1(RAM_reg_128_191_24_26_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_2),
        .O(dout0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[27]_i_1__6 
       (.I0(RAM_reg_192_255_27_29_n_0),
        .I1(RAM_reg_128_191_27_29_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_0),
        .O(dout0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[28]_i_1__6 
       (.I0(RAM_reg_192_255_27_29_n_1),
        .I1(RAM_reg_128_191_27_29_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_1),
        .O(dout0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[29]_i_1__6 
       (.I0(RAM_reg_192_255_27_29_n_2),
        .I1(RAM_reg_128_191_27_29_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_2),
        .O(dout0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[2]_i_1__6 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(dout0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[30]_i_1__6 
       (.I0(RAM_reg_192_255_30_32_n_0),
        .I1(RAM_reg_128_191_30_32_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_0),
        .O(dout0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[31]_i_1__6 
       (.I0(RAM_reg_192_255_30_32_n_1),
        .I1(RAM_reg_128_191_30_32_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_1),
        .O(dout0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[32]_i_1__6 
       (.I0(RAM_reg_192_255_30_32_n_2),
        .I1(RAM_reg_128_191_30_32_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_2),
        .O(dout0[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[33]_i_1__6 
       (.I0(RAM_reg_192_255_33_35_n_0),
        .I1(RAM_reg_128_191_33_35_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_0),
        .O(dout0[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[34]_i_1__6 
       (.I0(RAM_reg_192_255_33_35_n_1),
        .I1(RAM_reg_128_191_33_35_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_1),
        .O(dout0[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[35]_i_1__6 
       (.I0(RAM_reg_192_255_33_35_n_2),
        .I1(RAM_reg_128_191_33_35_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_2),
        .O(dout0[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[3]_i_1__6 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(dout0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[4]_i_1__6 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(dout0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[5]_i_1__6 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(dout0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[6]_i_1__6 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(dout0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[7]_i_1__6 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(dout0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[8]_i_1__6 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(dout0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[9]_i_1__6 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(dout0[9]));
  FDRE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[30]_INST_0 
       (.I0(\rx_frame_error[30] ),
        .I1(Q[33]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[32]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[34]),
        .O(frame_error[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[31]_INST_0 
       (.I0(Q[32]),
        .I1(Q[34]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[33]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[35]),
        .O(frame_error[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[240]_INST_0 
       (.I0(\rx_tdata[247] [0]),
        .I1(Q[8]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[0]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[16]),
        .O(rxdataout[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[241]_INST_0 
       (.I0(\rx_tdata[247] [1]),
        .I1(Q[9]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[1]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[17]),
        .O(rxdataout[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[242]_INST_0 
       (.I0(\rx_tdata[247] [2]),
        .I1(Q[10]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[2]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[18]),
        .O(rxdataout[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[243]_INST_0 
       (.I0(\rx_tdata[247] [3]),
        .I1(Q[11]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[3]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[19]),
        .O(rxdataout[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[244]_INST_0 
       (.I0(\rx_tdata[247] [4]),
        .I1(Q[12]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[4]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[20]),
        .O(rxdataout[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[245]_INST_0 
       (.I0(\rx_tdata[247] [5]),
        .I1(Q[13]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[5]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[21]),
        .O(rxdataout[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[246]_INST_0 
       (.I0(\rx_tdata[247] [6]),
        .I1(Q[14]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[6]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[22]),
        .O(rxdataout[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[247]_INST_0 
       (.I0(\rx_tdata[247] [7]),
        .I1(Q[15]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[7]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[23]),
        .O(rxdataout[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[248]_INST_0 
       (.I0(Q[0]),
        .I1(Q[16]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[8]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[24]),
        .O(rxdataout[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[249]_INST_0 
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[9]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[25]),
        .O(rxdataout[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[250]_INST_0 
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[10]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[26]),
        .O(rxdataout[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[251]_INST_0 
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[11]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[27]),
        .O(rxdataout[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[252]_INST_0 
       (.I0(Q[4]),
        .I1(Q[20]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[12]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[28]),
        .O(rxdataout[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[253]_INST_0 
       (.I0(Q[5]),
        .I1(Q[21]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[13]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[29]),
        .O(rxdataout[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[254]_INST_0 
       (.I0(Q[6]),
        .I1(Q[22]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[14]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[30]),
        .O(rxdataout[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[255]_INST_0 
       (.I0(Q[7]),
        .I1(Q[23]),
        .I2(\rx_tdata[247]_0 [0]),
        .I3(Q[15]),
        .I4(\rx_tdata[247]_0 [1]),
        .I5(Q[31]),
        .O(rxdataout[15]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_mem_dist_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_25
   (rxdataout,
    Q,
    frame_error,
    \rx_tdata[215] ,
    \rx_tdata[215]_0 ,
    \rx_frame_error[26] ,
    clk,
    din,
    \dout_reg[0]_0 ,
    RAM_reg_192_255_33_35_0,
    RAM_reg_192_255_33_35_1);
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  input [7:0]\rx_tdata[215] ;
  input [1:0]\rx_tdata[215]_0 ;
  input [0:0]\rx_frame_error[26] ;
  input clk;
  input [35:0]din;
  input [7:0]\dout_reg[0]_0 ;
  input [7:0]RAM_reg_192_255_33_35_0;
  input RAM_reg_192_255_33_35_1;

  wire [35:0]Q;
  wire RAM_reg_0_63_0_2_i_4__5_n_0;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_32_n_0;
  wire RAM_reg_0_63_30_32_n_1;
  wire RAM_reg_0_63_30_32_n_2;
  wire RAM_reg_0_63_33_35_n_0;
  wire RAM_reg_0_63_33_35_n_1;
  wire RAM_reg_0_63_33_35_n_2;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_i_1__5_n_0;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_32_n_0;
  wire RAM_reg_128_191_30_32_n_1;
  wire RAM_reg_128_191_30_32_n_2;
  wire RAM_reg_128_191_33_35_n_0;
  wire RAM_reg_128_191_33_35_n_1;
  wire RAM_reg_128_191_33_35_n_2;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_i_1__5_n_0;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_32_n_0;
  wire RAM_reg_192_255_30_32_n_1;
  wire RAM_reg_192_255_30_32_n_2;
  wire [7:0]RAM_reg_192_255_33_35_0;
  wire RAM_reg_192_255_33_35_1;
  wire RAM_reg_192_255_33_35_n_0;
  wire RAM_reg_192_255_33_35_n_1;
  wire RAM_reg_192_255_33_35_n_2;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_64_127_0_2_i_1__5_n_0;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_32_n_0;
  wire RAM_reg_64_127_30_32_n_1;
  wire RAM_reg_64_127_30_32_n_2;
  wire RAM_reg_64_127_33_35_n_0;
  wire RAM_reg_64_127_33_35_n_1;
  wire RAM_reg_64_127_33_35_n_2;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout0;
  wire [7:0]\dout_reg[0]_0 ;
  wire [1:0]frame_error;
  wire [0:0]\rx_frame_error[26] ;
  wire [7:0]\rx_tdata[215] ;
  wire [1:0]\rx_tdata[215]_0 ;
  wire [15:0]rxdataout;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    RAM_reg_0_63_0_2_i_4__5
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_0_63_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_30_32_n_0),
        .DOB(RAM_reg_0_63_30_32_n_1),
        .DOC(RAM_reg_0_63_30_32_n_2),
        .DOD(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_0_63_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_33_35_n_0),
        .DOB(RAM_reg_0_63_33_35_n_1),
        .DOC(RAM_reg_0_63_33_35_n_2),
        .DOD(NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_128_191_0_2_i_1__5
       (.I0(RAM_reg_192_255_33_35_0[6]),
        .I1(RAM_reg_192_255_33_35_0[7]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_128_191_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_30_32_n_0),
        .DOB(RAM_reg_128_191_30_32_n_1),
        .DOC(RAM_reg_128_191_30_32_n_2),
        .DOD(NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_128_191_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_33_35_n_0),
        .DOB(RAM_reg_128_191_33_35_n_1),
        .DOC(RAM_reg_128_191_33_35_n_2),
        .DOD(NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_192_255_0_2_i_1__5
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_192_255_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_30_32_n_0),
        .DOB(RAM_reg_192_255_30_32_n_1),
        .DOC(RAM_reg_192_255_30_32_n_2),
        .DOD(NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_192_255_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_33_35_n_0),
        .DOB(RAM_reg_192_255_33_35_n_1),
        .DOC(RAM_reg_192_255_33_35_n_2),
        .DOD(NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_64_127_0_2_i_1__5
       (.I0(RAM_reg_192_255_33_35_0[7]),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_64_127_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_30_32_n_0),
        .DOB(RAM_reg_64_127_30_32_n_1),
        .DOC(RAM_reg_64_127_30_32_n_2),
        .DOD(NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_64_127_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_33_35_n_0),
        .DOB(RAM_reg_64_127_33_35_n_1),
        .DOC(RAM_reg_64_127_33_35_n_2),
        .DOD(NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[0]_i_1__5 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(dout0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[10]_i_1__5 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(dout0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[11]_i_1__5 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(dout0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[12]_i_1__5 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(dout0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[13]_i_1__5 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(dout0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[14]_i_1__5 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(dout0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[15]_i_1__5 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(dout0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[16]_i_1__5 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(dout0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[17]_i_1__5 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(dout0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[18]_i_1__5 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(dout0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[19]_i_1__5 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(dout0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[1]_i_1__5 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(dout0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[20]_i_1__5 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(dout0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[21]_i_1__5 
       (.I0(RAM_reg_192_255_21_23_n_0),
        .I1(RAM_reg_128_191_21_23_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_0),
        .O(dout0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[22]_i_1__5 
       (.I0(RAM_reg_192_255_21_23_n_1),
        .I1(RAM_reg_128_191_21_23_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_1),
        .O(dout0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[23]_i_1__5 
       (.I0(RAM_reg_192_255_21_23_n_2),
        .I1(RAM_reg_128_191_21_23_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_2),
        .O(dout0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[24]_i_1__5 
       (.I0(RAM_reg_192_255_24_26_n_0),
        .I1(RAM_reg_128_191_24_26_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_0),
        .O(dout0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[25]_i_1__5 
       (.I0(RAM_reg_192_255_24_26_n_1),
        .I1(RAM_reg_128_191_24_26_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_1),
        .O(dout0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[26]_i_1__5 
       (.I0(RAM_reg_192_255_24_26_n_2),
        .I1(RAM_reg_128_191_24_26_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_2),
        .O(dout0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[27]_i_1__5 
       (.I0(RAM_reg_192_255_27_29_n_0),
        .I1(RAM_reg_128_191_27_29_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_0),
        .O(dout0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[28]_i_1__5 
       (.I0(RAM_reg_192_255_27_29_n_1),
        .I1(RAM_reg_128_191_27_29_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_1),
        .O(dout0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[29]_i_1__5 
       (.I0(RAM_reg_192_255_27_29_n_2),
        .I1(RAM_reg_128_191_27_29_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_2),
        .O(dout0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[2]_i_1__5 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(dout0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[30]_i_1__5 
       (.I0(RAM_reg_192_255_30_32_n_0),
        .I1(RAM_reg_128_191_30_32_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_0),
        .O(dout0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[31]_i_1__5 
       (.I0(RAM_reg_192_255_30_32_n_1),
        .I1(RAM_reg_128_191_30_32_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_1),
        .O(dout0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[32]_i_1__5 
       (.I0(RAM_reg_192_255_30_32_n_2),
        .I1(RAM_reg_128_191_30_32_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_2),
        .O(dout0[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[33]_i_1__5 
       (.I0(RAM_reg_192_255_33_35_n_0),
        .I1(RAM_reg_128_191_33_35_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_0),
        .O(dout0[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[34]_i_1__5 
       (.I0(RAM_reg_192_255_33_35_n_1),
        .I1(RAM_reg_128_191_33_35_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_1),
        .O(dout0[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[35]_i_1__5 
       (.I0(RAM_reg_192_255_33_35_n_2),
        .I1(RAM_reg_128_191_33_35_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_2),
        .O(dout0[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[3]_i_1__5 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(dout0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[4]_i_1__5 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(dout0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[5]_i_1__5 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(dout0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[6]_i_1__5 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(dout0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[7]_i_1__5 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(dout0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[8]_i_1__5 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(dout0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[9]_i_1__5 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(dout0[9]));
  FDRE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[26]_INST_0 
       (.I0(\rx_frame_error[26] ),
        .I1(Q[33]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[32]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[34]),
        .O(frame_error[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[27]_INST_0 
       (.I0(Q[32]),
        .I1(Q[34]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[33]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[35]),
        .O(frame_error[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[208]_INST_0 
       (.I0(\rx_tdata[215] [0]),
        .I1(Q[8]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[0]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[16]),
        .O(rxdataout[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[209]_INST_0 
       (.I0(\rx_tdata[215] [1]),
        .I1(Q[9]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[1]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[17]),
        .O(rxdataout[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[210]_INST_0 
       (.I0(\rx_tdata[215] [2]),
        .I1(Q[10]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[2]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[18]),
        .O(rxdataout[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[211]_INST_0 
       (.I0(\rx_tdata[215] [3]),
        .I1(Q[11]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[3]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[19]),
        .O(rxdataout[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[212]_INST_0 
       (.I0(\rx_tdata[215] [4]),
        .I1(Q[12]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[4]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[20]),
        .O(rxdataout[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[213]_INST_0 
       (.I0(\rx_tdata[215] [5]),
        .I1(Q[13]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[5]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[21]),
        .O(rxdataout[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[214]_INST_0 
       (.I0(\rx_tdata[215] [6]),
        .I1(Q[14]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[6]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[22]),
        .O(rxdataout[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[215]_INST_0 
       (.I0(\rx_tdata[215] [7]),
        .I1(Q[15]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[7]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[23]),
        .O(rxdataout[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[216]_INST_0 
       (.I0(Q[0]),
        .I1(Q[16]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[8]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[24]),
        .O(rxdataout[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[217]_INST_0 
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[9]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[25]),
        .O(rxdataout[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[218]_INST_0 
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[10]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[26]),
        .O(rxdataout[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[219]_INST_0 
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[11]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[27]),
        .O(rxdataout[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[220]_INST_0 
       (.I0(Q[4]),
        .I1(Q[20]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[12]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[28]),
        .O(rxdataout[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[221]_INST_0 
       (.I0(Q[5]),
        .I1(Q[21]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[13]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[29]),
        .O(rxdataout[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[222]_INST_0 
       (.I0(Q[6]),
        .I1(Q[22]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[14]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[30]),
        .O(rxdataout[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[223]_INST_0 
       (.I0(Q[7]),
        .I1(Q[23]),
        .I2(\rx_tdata[215]_0 [0]),
        .I3(Q[15]),
        .I4(\rx_tdata[215]_0 [1]),
        .I5(Q[31]),
        .O(rxdataout[15]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_mem_dist_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_37
   (rxdataout,
    Q,
    frame_error,
    \rx_tdata[183] ,
    \rx_tdata[183]_0 ,
    \rx_frame_error[22] ,
    clk,
    din,
    \dout_reg[0]_0 ,
    RAM_reg_192_255_33_35_0,
    RAM_reg_192_255_33_35_1);
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  input [7:0]\rx_tdata[183] ;
  input [1:0]\rx_tdata[183]_0 ;
  input [0:0]\rx_frame_error[22] ;
  input clk;
  input [35:0]din;
  input [7:0]\dout_reg[0]_0 ;
  input [7:0]RAM_reg_192_255_33_35_0;
  input RAM_reg_192_255_33_35_1;

  wire [35:0]Q;
  wire RAM_reg_0_63_0_2_i_4__4_n_0;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_32_n_0;
  wire RAM_reg_0_63_30_32_n_1;
  wire RAM_reg_0_63_30_32_n_2;
  wire RAM_reg_0_63_33_35_n_0;
  wire RAM_reg_0_63_33_35_n_1;
  wire RAM_reg_0_63_33_35_n_2;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_i_1__4_n_0;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_32_n_0;
  wire RAM_reg_128_191_30_32_n_1;
  wire RAM_reg_128_191_30_32_n_2;
  wire RAM_reg_128_191_33_35_n_0;
  wire RAM_reg_128_191_33_35_n_1;
  wire RAM_reg_128_191_33_35_n_2;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_i_1__4_n_0;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_32_n_0;
  wire RAM_reg_192_255_30_32_n_1;
  wire RAM_reg_192_255_30_32_n_2;
  wire [7:0]RAM_reg_192_255_33_35_0;
  wire RAM_reg_192_255_33_35_1;
  wire RAM_reg_192_255_33_35_n_0;
  wire RAM_reg_192_255_33_35_n_1;
  wire RAM_reg_192_255_33_35_n_2;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_64_127_0_2_i_1__4_n_0;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_32_n_0;
  wire RAM_reg_64_127_30_32_n_1;
  wire RAM_reg_64_127_30_32_n_2;
  wire RAM_reg_64_127_33_35_n_0;
  wire RAM_reg_64_127_33_35_n_1;
  wire RAM_reg_64_127_33_35_n_2;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout0;
  wire [7:0]\dout_reg[0]_0 ;
  wire [1:0]frame_error;
  wire [0:0]\rx_frame_error[22] ;
  wire [7:0]\rx_tdata[183] ;
  wire [1:0]\rx_tdata[183]_0 ;
  wire [15:0]rxdataout;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    RAM_reg_0_63_0_2_i_4__4
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_0_63_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_30_32_n_0),
        .DOB(RAM_reg_0_63_30_32_n_1),
        .DOC(RAM_reg_0_63_30_32_n_2),
        .DOD(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_0_63_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_33_35_n_0),
        .DOB(RAM_reg_0_63_33_35_n_1),
        .DOC(RAM_reg_0_63_33_35_n_2),
        .DOD(NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_128_191_0_2_i_1__4
       (.I0(RAM_reg_192_255_33_35_0[6]),
        .I1(RAM_reg_192_255_33_35_0[7]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_128_191_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_30_32_n_0),
        .DOB(RAM_reg_128_191_30_32_n_1),
        .DOC(RAM_reg_128_191_30_32_n_2),
        .DOD(NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_128_191_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_33_35_n_0),
        .DOB(RAM_reg_128_191_33_35_n_1),
        .DOC(RAM_reg_128_191_33_35_n_2),
        .DOD(NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_192_255_0_2_i_1__4
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_192_255_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_30_32_n_0),
        .DOB(RAM_reg_192_255_30_32_n_1),
        .DOC(RAM_reg_192_255_30_32_n_2),
        .DOD(NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_192_255_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_33_35_n_0),
        .DOB(RAM_reg_192_255_33_35_n_1),
        .DOC(RAM_reg_192_255_33_35_n_2),
        .DOD(NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_64_127_0_2_i_1__4
       (.I0(RAM_reg_192_255_33_35_0[7]),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_64_127_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_30_32_n_0),
        .DOB(RAM_reg_64_127_30_32_n_1),
        .DOC(RAM_reg_64_127_30_32_n_2),
        .DOD(NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_64_127_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_33_35_n_0),
        .DOB(RAM_reg_64_127_33_35_n_1),
        .DOC(RAM_reg_64_127_33_35_n_2),
        .DOD(NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[0]_i_1__4 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(dout0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[10]_i_1__4 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(dout0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[11]_i_1__4 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(dout0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[12]_i_1__4 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(dout0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[13]_i_1__4 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(dout0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[14]_i_1__4 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(dout0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[15]_i_1__4 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(dout0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[16]_i_1__4 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(dout0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[17]_i_1__4 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(dout0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[18]_i_1__4 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(dout0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[19]_i_1__4 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(dout0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[1]_i_1__4 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(dout0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[20]_i_1__4 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(dout0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[21]_i_1__4 
       (.I0(RAM_reg_192_255_21_23_n_0),
        .I1(RAM_reg_128_191_21_23_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_0),
        .O(dout0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[22]_i_1__4 
       (.I0(RAM_reg_192_255_21_23_n_1),
        .I1(RAM_reg_128_191_21_23_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_1),
        .O(dout0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[23]_i_1__4 
       (.I0(RAM_reg_192_255_21_23_n_2),
        .I1(RAM_reg_128_191_21_23_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_2),
        .O(dout0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[24]_i_1__4 
       (.I0(RAM_reg_192_255_24_26_n_0),
        .I1(RAM_reg_128_191_24_26_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_0),
        .O(dout0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[25]_i_1__4 
       (.I0(RAM_reg_192_255_24_26_n_1),
        .I1(RAM_reg_128_191_24_26_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_1),
        .O(dout0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[26]_i_1__4 
       (.I0(RAM_reg_192_255_24_26_n_2),
        .I1(RAM_reg_128_191_24_26_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_2),
        .O(dout0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[27]_i_1__4 
       (.I0(RAM_reg_192_255_27_29_n_0),
        .I1(RAM_reg_128_191_27_29_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_0),
        .O(dout0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[28]_i_1__4 
       (.I0(RAM_reg_192_255_27_29_n_1),
        .I1(RAM_reg_128_191_27_29_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_1),
        .O(dout0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[29]_i_1__4 
       (.I0(RAM_reg_192_255_27_29_n_2),
        .I1(RAM_reg_128_191_27_29_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_2),
        .O(dout0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[2]_i_1__4 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(dout0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[30]_i_1__4 
       (.I0(RAM_reg_192_255_30_32_n_0),
        .I1(RAM_reg_128_191_30_32_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_0),
        .O(dout0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[31]_i_1__4 
       (.I0(RAM_reg_192_255_30_32_n_1),
        .I1(RAM_reg_128_191_30_32_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_1),
        .O(dout0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[32]_i_1__4 
       (.I0(RAM_reg_192_255_30_32_n_2),
        .I1(RAM_reg_128_191_30_32_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_2),
        .O(dout0[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[33]_i_1__4 
       (.I0(RAM_reg_192_255_33_35_n_0),
        .I1(RAM_reg_128_191_33_35_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_0),
        .O(dout0[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[34]_i_1__4 
       (.I0(RAM_reg_192_255_33_35_n_1),
        .I1(RAM_reg_128_191_33_35_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_1),
        .O(dout0[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[35]_i_1__4 
       (.I0(RAM_reg_192_255_33_35_n_2),
        .I1(RAM_reg_128_191_33_35_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_2),
        .O(dout0[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[3]_i_1__4 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(dout0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[4]_i_1__4 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(dout0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[5]_i_1__4 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(dout0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[6]_i_1__4 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(dout0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[7]_i_1__4 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(dout0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[8]_i_1__4 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(dout0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[9]_i_1__4 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(dout0[9]));
  FDRE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[22]_INST_0 
       (.I0(\rx_frame_error[22] ),
        .I1(Q[33]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[32]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[34]),
        .O(frame_error[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[23]_INST_0 
       (.I0(Q[32]),
        .I1(Q[34]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[33]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[35]),
        .O(frame_error[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[176]_INST_0 
       (.I0(\rx_tdata[183] [0]),
        .I1(Q[8]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[0]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[16]),
        .O(rxdataout[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[177]_INST_0 
       (.I0(\rx_tdata[183] [1]),
        .I1(Q[9]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[1]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[17]),
        .O(rxdataout[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[178]_INST_0 
       (.I0(\rx_tdata[183] [2]),
        .I1(Q[10]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[2]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[18]),
        .O(rxdataout[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[179]_INST_0 
       (.I0(\rx_tdata[183] [3]),
        .I1(Q[11]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[3]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[19]),
        .O(rxdataout[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[180]_INST_0 
       (.I0(\rx_tdata[183] [4]),
        .I1(Q[12]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[4]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[20]),
        .O(rxdataout[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[181]_INST_0 
       (.I0(\rx_tdata[183] [5]),
        .I1(Q[13]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[5]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[21]),
        .O(rxdataout[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[182]_INST_0 
       (.I0(\rx_tdata[183] [6]),
        .I1(Q[14]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[6]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[22]),
        .O(rxdataout[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[183]_INST_0 
       (.I0(\rx_tdata[183] [7]),
        .I1(Q[15]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[7]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[23]),
        .O(rxdataout[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[184]_INST_0 
       (.I0(Q[0]),
        .I1(Q[16]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[8]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[24]),
        .O(rxdataout[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[185]_INST_0 
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[9]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[25]),
        .O(rxdataout[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[186]_INST_0 
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[10]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[26]),
        .O(rxdataout[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[187]_INST_0 
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[11]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[27]),
        .O(rxdataout[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[188]_INST_0 
       (.I0(Q[4]),
        .I1(Q[20]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[12]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[28]),
        .O(rxdataout[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[189]_INST_0 
       (.I0(Q[5]),
        .I1(Q[21]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[13]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[29]),
        .O(rxdataout[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[190]_INST_0 
       (.I0(Q[6]),
        .I1(Q[22]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[14]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[30]),
        .O(rxdataout[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[191]_INST_0 
       (.I0(Q[7]),
        .I1(Q[23]),
        .I2(\rx_tdata[183]_0 [0]),
        .I3(Q[15]),
        .I4(\rx_tdata[183]_0 [1]),
        .I5(Q[31]),
        .O(rxdataout[15]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_mem_dist_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_49
   (rxdataout,
    Q,
    frame_error,
    \rx_tdata[151] ,
    \rx_tdata[151]_0 ,
    \rx_frame_error[18] ,
    clk,
    din,
    \dout_reg[0]_0 ,
    RAM_reg_192_255_33_35_0,
    RAM_reg_192_255_33_35_1);
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  input [7:0]\rx_tdata[151] ;
  input [1:0]\rx_tdata[151]_0 ;
  input [0:0]\rx_frame_error[18] ;
  input clk;
  input [35:0]din;
  input [7:0]\dout_reg[0]_0 ;
  input [7:0]RAM_reg_192_255_33_35_0;
  input RAM_reg_192_255_33_35_1;

  wire [35:0]Q;
  wire RAM_reg_0_63_0_2_i_4__3_n_0;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_32_n_0;
  wire RAM_reg_0_63_30_32_n_1;
  wire RAM_reg_0_63_30_32_n_2;
  wire RAM_reg_0_63_33_35_n_0;
  wire RAM_reg_0_63_33_35_n_1;
  wire RAM_reg_0_63_33_35_n_2;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_i_1__3_n_0;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_32_n_0;
  wire RAM_reg_128_191_30_32_n_1;
  wire RAM_reg_128_191_30_32_n_2;
  wire RAM_reg_128_191_33_35_n_0;
  wire RAM_reg_128_191_33_35_n_1;
  wire RAM_reg_128_191_33_35_n_2;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_i_1__3_n_0;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_32_n_0;
  wire RAM_reg_192_255_30_32_n_1;
  wire RAM_reg_192_255_30_32_n_2;
  wire [7:0]RAM_reg_192_255_33_35_0;
  wire RAM_reg_192_255_33_35_1;
  wire RAM_reg_192_255_33_35_n_0;
  wire RAM_reg_192_255_33_35_n_1;
  wire RAM_reg_192_255_33_35_n_2;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_64_127_0_2_i_1__3_n_0;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_32_n_0;
  wire RAM_reg_64_127_30_32_n_1;
  wire RAM_reg_64_127_30_32_n_2;
  wire RAM_reg_64_127_33_35_n_0;
  wire RAM_reg_64_127_33_35_n_1;
  wire RAM_reg_64_127_33_35_n_2;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout0;
  wire [7:0]\dout_reg[0]_0 ;
  wire [1:0]frame_error;
  wire [0:0]\rx_frame_error[18] ;
  wire [7:0]\rx_tdata[151] ;
  wire [1:0]\rx_tdata[151]_0 ;
  wire [15:0]rxdataout;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    RAM_reg_0_63_0_2_i_4__3
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_0_63_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_30_32_n_0),
        .DOB(RAM_reg_0_63_30_32_n_1),
        .DOC(RAM_reg_0_63_30_32_n_2),
        .DOD(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_0_63_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_33_35_n_0),
        .DOB(RAM_reg_0_63_33_35_n_1),
        .DOC(RAM_reg_0_63_33_35_n_2),
        .DOD(NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_128_191_0_2_i_1__3
       (.I0(RAM_reg_192_255_33_35_0[6]),
        .I1(RAM_reg_192_255_33_35_0[7]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_128_191_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_30_32_n_0),
        .DOB(RAM_reg_128_191_30_32_n_1),
        .DOC(RAM_reg_128_191_30_32_n_2),
        .DOD(NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_128_191_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_33_35_n_0),
        .DOB(RAM_reg_128_191_33_35_n_1),
        .DOC(RAM_reg_128_191_33_35_n_2),
        .DOD(NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_192_255_0_2_i_1__3
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_192_255_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_30_32_n_0),
        .DOB(RAM_reg_192_255_30_32_n_1),
        .DOC(RAM_reg_192_255_30_32_n_2),
        .DOD(NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_192_255_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_33_35_n_0),
        .DOB(RAM_reg_192_255_33_35_n_1),
        .DOC(RAM_reg_192_255_33_35_n_2),
        .DOD(NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_64_127_0_2_i_1__3
       (.I0(RAM_reg_192_255_33_35_0[7]),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_64_127_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_30_32_n_0),
        .DOB(RAM_reg_64_127_30_32_n_1),
        .DOC(RAM_reg_64_127_30_32_n_2),
        .DOD(NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_64_127_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_33_35_n_0),
        .DOB(RAM_reg_64_127_33_35_n_1),
        .DOC(RAM_reg_64_127_33_35_n_2),
        .DOD(NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[0]_i_1__3 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(dout0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[10]_i_1__3 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(dout0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[11]_i_1__3 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(dout0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[12]_i_1__3 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(dout0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[13]_i_1__3 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(dout0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[14]_i_1__3 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(dout0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[15]_i_1__3 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(dout0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[16]_i_1__3 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(dout0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[17]_i_1__3 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(dout0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[18]_i_1__3 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(dout0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[19]_i_1__3 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(dout0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[1]_i_1__3 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(dout0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[20]_i_1__3 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(dout0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[21]_i_1__3 
       (.I0(RAM_reg_192_255_21_23_n_0),
        .I1(RAM_reg_128_191_21_23_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_0),
        .O(dout0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[22]_i_1__3 
       (.I0(RAM_reg_192_255_21_23_n_1),
        .I1(RAM_reg_128_191_21_23_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_1),
        .O(dout0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[23]_i_1__3 
       (.I0(RAM_reg_192_255_21_23_n_2),
        .I1(RAM_reg_128_191_21_23_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_2),
        .O(dout0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[24]_i_1__3 
       (.I0(RAM_reg_192_255_24_26_n_0),
        .I1(RAM_reg_128_191_24_26_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_0),
        .O(dout0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[25]_i_1__3 
       (.I0(RAM_reg_192_255_24_26_n_1),
        .I1(RAM_reg_128_191_24_26_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_1),
        .O(dout0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[26]_i_1__3 
       (.I0(RAM_reg_192_255_24_26_n_2),
        .I1(RAM_reg_128_191_24_26_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_2),
        .O(dout0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[27]_i_1__3 
       (.I0(RAM_reg_192_255_27_29_n_0),
        .I1(RAM_reg_128_191_27_29_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_0),
        .O(dout0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[28]_i_1__3 
       (.I0(RAM_reg_192_255_27_29_n_1),
        .I1(RAM_reg_128_191_27_29_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_1),
        .O(dout0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[29]_i_1__3 
       (.I0(RAM_reg_192_255_27_29_n_2),
        .I1(RAM_reg_128_191_27_29_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_2),
        .O(dout0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[2]_i_1__3 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(dout0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[30]_i_1__3 
       (.I0(RAM_reg_192_255_30_32_n_0),
        .I1(RAM_reg_128_191_30_32_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_0),
        .O(dout0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[31]_i_1__3 
       (.I0(RAM_reg_192_255_30_32_n_1),
        .I1(RAM_reg_128_191_30_32_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_1),
        .O(dout0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[32]_i_1__3 
       (.I0(RAM_reg_192_255_30_32_n_2),
        .I1(RAM_reg_128_191_30_32_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_2),
        .O(dout0[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[33]_i_1__3 
       (.I0(RAM_reg_192_255_33_35_n_0),
        .I1(RAM_reg_128_191_33_35_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_0),
        .O(dout0[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[34]_i_1__3 
       (.I0(RAM_reg_192_255_33_35_n_1),
        .I1(RAM_reg_128_191_33_35_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_1),
        .O(dout0[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[35]_i_1__3 
       (.I0(RAM_reg_192_255_33_35_n_2),
        .I1(RAM_reg_128_191_33_35_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_2),
        .O(dout0[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[3]_i_1__3 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(dout0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[4]_i_1__3 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(dout0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[5]_i_1__3 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(dout0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[6]_i_1__3 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(dout0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[7]_i_1__3 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(dout0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[8]_i_1__3 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(dout0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[9]_i_1__3 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(dout0[9]));
  FDRE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[18]_INST_0 
       (.I0(\rx_frame_error[18] ),
        .I1(Q[33]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[32]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[34]),
        .O(frame_error[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[19]_INST_0 
       (.I0(Q[32]),
        .I1(Q[34]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[33]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[35]),
        .O(frame_error[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[144]_INST_0 
       (.I0(\rx_tdata[151] [0]),
        .I1(Q[8]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[0]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[16]),
        .O(rxdataout[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[145]_INST_0 
       (.I0(\rx_tdata[151] [1]),
        .I1(Q[9]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[1]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[17]),
        .O(rxdataout[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[146]_INST_0 
       (.I0(\rx_tdata[151] [2]),
        .I1(Q[10]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[2]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[18]),
        .O(rxdataout[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[147]_INST_0 
       (.I0(\rx_tdata[151] [3]),
        .I1(Q[11]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[3]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[19]),
        .O(rxdataout[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[148]_INST_0 
       (.I0(\rx_tdata[151] [4]),
        .I1(Q[12]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[4]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[20]),
        .O(rxdataout[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[149]_INST_0 
       (.I0(\rx_tdata[151] [5]),
        .I1(Q[13]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[5]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[21]),
        .O(rxdataout[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[150]_INST_0 
       (.I0(\rx_tdata[151] [6]),
        .I1(Q[14]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[6]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[22]),
        .O(rxdataout[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[151]_INST_0 
       (.I0(\rx_tdata[151] [7]),
        .I1(Q[15]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[7]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[23]),
        .O(rxdataout[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[152]_INST_0 
       (.I0(Q[0]),
        .I1(Q[16]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[8]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[24]),
        .O(rxdataout[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[153]_INST_0 
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[9]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[25]),
        .O(rxdataout[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[154]_INST_0 
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[10]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[26]),
        .O(rxdataout[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[155]_INST_0 
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[11]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[27]),
        .O(rxdataout[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[156]_INST_0 
       (.I0(Q[4]),
        .I1(Q[20]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[12]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[28]),
        .O(rxdataout[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[157]_INST_0 
       (.I0(Q[5]),
        .I1(Q[21]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[13]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[29]),
        .O(rxdataout[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[158]_INST_0 
       (.I0(Q[6]),
        .I1(Q[22]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[14]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[30]),
        .O(rxdataout[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[159]_INST_0 
       (.I0(Q[7]),
        .I1(Q[23]),
        .I2(\rx_tdata[151]_0 [0]),
        .I3(Q[15]),
        .I4(\rx_tdata[151]_0 [1]),
        .I5(Q[31]),
        .O(rxdataout[15]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_mem_dist_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_61
   (rxdataout,
    Q,
    frame_error,
    \rx_tdata[119] ,
    \rx_tdata[119]_0 ,
    \rx_frame_error[14] ,
    clk,
    din,
    \dout_reg[0]_0 ,
    RAM_reg_192_255_33_35_0,
    RAM_reg_192_255_33_35_1);
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  input [7:0]\rx_tdata[119] ;
  input [1:0]\rx_tdata[119]_0 ;
  input [0:0]\rx_frame_error[14] ;
  input clk;
  input [35:0]din;
  input [7:0]\dout_reg[0]_0 ;
  input [7:0]RAM_reg_192_255_33_35_0;
  input RAM_reg_192_255_33_35_1;

  wire [35:0]Q;
  wire RAM_reg_0_63_0_2_i_4__2_n_0;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_32_n_0;
  wire RAM_reg_0_63_30_32_n_1;
  wire RAM_reg_0_63_30_32_n_2;
  wire RAM_reg_0_63_33_35_n_0;
  wire RAM_reg_0_63_33_35_n_1;
  wire RAM_reg_0_63_33_35_n_2;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_i_1__2_n_0;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_32_n_0;
  wire RAM_reg_128_191_30_32_n_1;
  wire RAM_reg_128_191_30_32_n_2;
  wire RAM_reg_128_191_33_35_n_0;
  wire RAM_reg_128_191_33_35_n_1;
  wire RAM_reg_128_191_33_35_n_2;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_i_1__2_n_0;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_32_n_0;
  wire RAM_reg_192_255_30_32_n_1;
  wire RAM_reg_192_255_30_32_n_2;
  wire [7:0]RAM_reg_192_255_33_35_0;
  wire RAM_reg_192_255_33_35_1;
  wire RAM_reg_192_255_33_35_n_0;
  wire RAM_reg_192_255_33_35_n_1;
  wire RAM_reg_192_255_33_35_n_2;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_64_127_0_2_i_1__2_n_0;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_32_n_0;
  wire RAM_reg_64_127_30_32_n_1;
  wire RAM_reg_64_127_30_32_n_2;
  wire RAM_reg_64_127_33_35_n_0;
  wire RAM_reg_64_127_33_35_n_1;
  wire RAM_reg_64_127_33_35_n_2;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout0;
  wire [7:0]\dout_reg[0]_0 ;
  wire [1:0]frame_error;
  wire [0:0]\rx_frame_error[14] ;
  wire [7:0]\rx_tdata[119] ;
  wire [1:0]\rx_tdata[119]_0 ;
  wire [15:0]rxdataout;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    RAM_reg_0_63_0_2_i_4__2
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_0_63_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_30_32_n_0),
        .DOB(RAM_reg_0_63_30_32_n_1),
        .DOC(RAM_reg_0_63_30_32_n_2),
        .DOD(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_0_63_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_33_35_n_0),
        .DOB(RAM_reg_0_63_33_35_n_1),
        .DOC(RAM_reg_0_63_33_35_n_2),
        .DOD(NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_128_191_0_2_i_1__2
       (.I0(RAM_reg_192_255_33_35_0[6]),
        .I1(RAM_reg_192_255_33_35_0[7]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_128_191_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_30_32_n_0),
        .DOB(RAM_reg_128_191_30_32_n_1),
        .DOC(RAM_reg_128_191_30_32_n_2),
        .DOD(NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_128_191_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_33_35_n_0),
        .DOB(RAM_reg_128_191_33_35_n_1),
        .DOC(RAM_reg_128_191_33_35_n_2),
        .DOD(NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_192_255_0_2_i_1__2
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_192_255_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_30_32_n_0),
        .DOB(RAM_reg_192_255_30_32_n_1),
        .DOC(RAM_reg_192_255_30_32_n_2),
        .DOD(NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_192_255_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_33_35_n_0),
        .DOB(RAM_reg_192_255_33_35_n_1),
        .DOC(RAM_reg_192_255_33_35_n_2),
        .DOD(NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_64_127_0_2_i_1__2
       (.I0(RAM_reg_192_255_33_35_0[7]),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_64_127_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_30_32_n_0),
        .DOB(RAM_reg_64_127_30_32_n_1),
        .DOC(RAM_reg_64_127_30_32_n_2),
        .DOD(NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_64_127_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_33_35_n_0),
        .DOB(RAM_reg_64_127_33_35_n_1),
        .DOC(RAM_reg_64_127_33_35_n_2),
        .DOD(NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[0]_i_1__2 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(dout0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[10]_i_1__2 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(dout0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[11]_i_1__2 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(dout0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[12]_i_1__2 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(dout0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[13]_i_1__2 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(dout0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[14]_i_1__2 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(dout0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[15]_i_1__2 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(dout0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[16]_i_1__2 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(dout0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[17]_i_1__2 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(dout0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[18]_i_1__2 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(dout0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[19]_i_1__2 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(dout0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[1]_i_1__2 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(dout0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[20]_i_1__2 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(dout0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[21]_i_1__2 
       (.I0(RAM_reg_192_255_21_23_n_0),
        .I1(RAM_reg_128_191_21_23_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_0),
        .O(dout0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[22]_i_1__2 
       (.I0(RAM_reg_192_255_21_23_n_1),
        .I1(RAM_reg_128_191_21_23_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_1),
        .O(dout0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[23]_i_1__2 
       (.I0(RAM_reg_192_255_21_23_n_2),
        .I1(RAM_reg_128_191_21_23_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_2),
        .O(dout0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[24]_i_1__2 
       (.I0(RAM_reg_192_255_24_26_n_0),
        .I1(RAM_reg_128_191_24_26_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_0),
        .O(dout0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[25]_i_1__2 
       (.I0(RAM_reg_192_255_24_26_n_1),
        .I1(RAM_reg_128_191_24_26_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_1),
        .O(dout0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[26]_i_1__2 
       (.I0(RAM_reg_192_255_24_26_n_2),
        .I1(RAM_reg_128_191_24_26_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_2),
        .O(dout0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[27]_i_1__2 
       (.I0(RAM_reg_192_255_27_29_n_0),
        .I1(RAM_reg_128_191_27_29_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_0),
        .O(dout0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[28]_i_1__2 
       (.I0(RAM_reg_192_255_27_29_n_1),
        .I1(RAM_reg_128_191_27_29_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_1),
        .O(dout0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[29]_i_1__2 
       (.I0(RAM_reg_192_255_27_29_n_2),
        .I1(RAM_reg_128_191_27_29_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_2),
        .O(dout0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[2]_i_1__2 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(dout0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[30]_i_1__2 
       (.I0(RAM_reg_192_255_30_32_n_0),
        .I1(RAM_reg_128_191_30_32_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_0),
        .O(dout0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[31]_i_1__2 
       (.I0(RAM_reg_192_255_30_32_n_1),
        .I1(RAM_reg_128_191_30_32_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_1),
        .O(dout0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[32]_i_1__2 
       (.I0(RAM_reg_192_255_30_32_n_2),
        .I1(RAM_reg_128_191_30_32_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_2),
        .O(dout0[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[33]_i_1__2 
       (.I0(RAM_reg_192_255_33_35_n_0),
        .I1(RAM_reg_128_191_33_35_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_0),
        .O(dout0[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[34]_i_1__2 
       (.I0(RAM_reg_192_255_33_35_n_1),
        .I1(RAM_reg_128_191_33_35_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_1),
        .O(dout0[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[35]_i_1__2 
       (.I0(RAM_reg_192_255_33_35_n_2),
        .I1(RAM_reg_128_191_33_35_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_2),
        .O(dout0[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[3]_i_1__2 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(dout0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[4]_i_1__2 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(dout0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[5]_i_1__2 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(dout0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[6]_i_1__2 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(dout0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[7]_i_1__2 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(dout0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[8]_i_1__2 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(dout0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[9]_i_1__2 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(dout0[9]));
  FDRE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[14]_INST_0 
       (.I0(\rx_frame_error[14] ),
        .I1(Q[33]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[32]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[34]),
        .O(frame_error[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[15]_INST_0 
       (.I0(Q[32]),
        .I1(Q[34]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[33]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[35]),
        .O(frame_error[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[112]_INST_0 
       (.I0(\rx_tdata[119] [0]),
        .I1(Q[8]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[0]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[16]),
        .O(rxdataout[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[113]_INST_0 
       (.I0(\rx_tdata[119] [1]),
        .I1(Q[9]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[1]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[17]),
        .O(rxdataout[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[114]_INST_0 
       (.I0(\rx_tdata[119] [2]),
        .I1(Q[10]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[2]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[18]),
        .O(rxdataout[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[115]_INST_0 
       (.I0(\rx_tdata[119] [3]),
        .I1(Q[11]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[3]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[19]),
        .O(rxdataout[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[116]_INST_0 
       (.I0(\rx_tdata[119] [4]),
        .I1(Q[12]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[4]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[20]),
        .O(rxdataout[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[117]_INST_0 
       (.I0(\rx_tdata[119] [5]),
        .I1(Q[13]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[5]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[21]),
        .O(rxdataout[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[118]_INST_0 
       (.I0(\rx_tdata[119] [6]),
        .I1(Q[14]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[6]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[22]),
        .O(rxdataout[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[119]_INST_0 
       (.I0(\rx_tdata[119] [7]),
        .I1(Q[15]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[7]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[23]),
        .O(rxdataout[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[120]_INST_0 
       (.I0(Q[0]),
        .I1(Q[16]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[8]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[24]),
        .O(rxdataout[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[121]_INST_0 
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[9]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[25]),
        .O(rxdataout[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[122]_INST_0 
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[10]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[26]),
        .O(rxdataout[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[123]_INST_0 
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[11]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[27]),
        .O(rxdataout[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[124]_INST_0 
       (.I0(Q[4]),
        .I1(Q[20]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[12]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[28]),
        .O(rxdataout[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[125]_INST_0 
       (.I0(Q[5]),
        .I1(Q[21]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[13]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[29]),
        .O(rxdataout[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[126]_INST_0 
       (.I0(Q[6]),
        .I1(Q[22]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[14]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[30]),
        .O(rxdataout[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[127]_INST_0 
       (.I0(Q[7]),
        .I1(Q[23]),
        .I2(\rx_tdata[119]_0 [0]),
        .I3(Q[15]),
        .I4(\rx_tdata[119]_0 [1]),
        .I5(Q[31]),
        .O(rxdataout[15]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_mem_dist_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_73
   (rxdataout,
    Q,
    frame_error,
    \rx_tdata[87] ,
    \rx_tdata[87]_0 ,
    \rx_frame_error[10] ,
    clk,
    din,
    \dout_reg[0]_0 ,
    RAM_reg_192_255_33_35_0,
    RAM_reg_192_255_33_35_1);
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  input [7:0]\rx_tdata[87] ;
  input [1:0]\rx_tdata[87]_0 ;
  input [0:0]\rx_frame_error[10] ;
  input clk;
  input [35:0]din;
  input [7:0]\dout_reg[0]_0 ;
  input [7:0]RAM_reg_192_255_33_35_0;
  input RAM_reg_192_255_33_35_1;

  wire [35:0]Q;
  wire RAM_reg_0_63_0_2_i_4__1_n_0;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_32_n_0;
  wire RAM_reg_0_63_30_32_n_1;
  wire RAM_reg_0_63_30_32_n_2;
  wire RAM_reg_0_63_33_35_n_0;
  wire RAM_reg_0_63_33_35_n_1;
  wire RAM_reg_0_63_33_35_n_2;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_i_1__1_n_0;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_32_n_0;
  wire RAM_reg_128_191_30_32_n_1;
  wire RAM_reg_128_191_30_32_n_2;
  wire RAM_reg_128_191_33_35_n_0;
  wire RAM_reg_128_191_33_35_n_1;
  wire RAM_reg_128_191_33_35_n_2;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_i_1__1_n_0;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_32_n_0;
  wire RAM_reg_192_255_30_32_n_1;
  wire RAM_reg_192_255_30_32_n_2;
  wire [7:0]RAM_reg_192_255_33_35_0;
  wire RAM_reg_192_255_33_35_1;
  wire RAM_reg_192_255_33_35_n_0;
  wire RAM_reg_192_255_33_35_n_1;
  wire RAM_reg_192_255_33_35_n_2;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_64_127_0_2_i_1__1_n_0;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_32_n_0;
  wire RAM_reg_64_127_30_32_n_1;
  wire RAM_reg_64_127_30_32_n_2;
  wire RAM_reg_64_127_33_35_n_0;
  wire RAM_reg_64_127_33_35_n_1;
  wire RAM_reg_64_127_33_35_n_2;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout0;
  wire [7:0]\dout_reg[0]_0 ;
  wire [1:0]frame_error;
  wire [0:0]\rx_frame_error[10] ;
  wire [7:0]\rx_tdata[87] ;
  wire [1:0]\rx_tdata[87]_0 ;
  wire [15:0]rxdataout;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    RAM_reg_0_63_0_2_i_4__1
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_0_63_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_30_32_n_0),
        .DOB(RAM_reg_0_63_30_32_n_1),
        .DOC(RAM_reg_0_63_30_32_n_2),
        .DOD(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_0_63_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_33_35_n_0),
        .DOB(RAM_reg_0_63_33_35_n_1),
        .DOC(RAM_reg_0_63_33_35_n_2),
        .DOD(NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_128_191_0_2_i_1__1
       (.I0(RAM_reg_192_255_33_35_0[6]),
        .I1(RAM_reg_192_255_33_35_0[7]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_128_191_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_30_32_n_0),
        .DOB(RAM_reg_128_191_30_32_n_1),
        .DOC(RAM_reg_128_191_30_32_n_2),
        .DOD(NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_128_191_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_33_35_n_0),
        .DOB(RAM_reg_128_191_33_35_n_1),
        .DOC(RAM_reg_128_191_33_35_n_2),
        .DOD(NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_192_255_0_2_i_1__1
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_192_255_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_30_32_n_0),
        .DOB(RAM_reg_192_255_30_32_n_1),
        .DOC(RAM_reg_192_255_30_32_n_2),
        .DOD(NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_192_255_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_33_35_n_0),
        .DOB(RAM_reg_192_255_33_35_n_1),
        .DOC(RAM_reg_192_255_33_35_n_2),
        .DOD(NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_64_127_0_2_i_1__1
       (.I0(RAM_reg_192_255_33_35_0[7]),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_64_127_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_30_32_n_0),
        .DOB(RAM_reg_64_127_30_32_n_1),
        .DOC(RAM_reg_64_127_30_32_n_2),
        .DOD(NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_64_127_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_33_35_n_0),
        .DOB(RAM_reg_64_127_33_35_n_1),
        .DOC(RAM_reg_64_127_33_35_n_2),
        .DOD(NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[0]_i_1__1 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(dout0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[10]_i_1__1 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(dout0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[11]_i_1__1 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(dout0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[12]_i_1__1 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(dout0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[13]_i_1__1 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(dout0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[14]_i_1__1 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(dout0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[15]_i_1__1 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(dout0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[16]_i_1__1 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(dout0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[17]_i_1__1 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(dout0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[18]_i_1__1 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(dout0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[19]_i_1__1 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(dout0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[1]_i_1__1 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(dout0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[20]_i_1__1 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(dout0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[21]_i_1__1 
       (.I0(RAM_reg_192_255_21_23_n_0),
        .I1(RAM_reg_128_191_21_23_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_0),
        .O(dout0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[22]_i_1__1 
       (.I0(RAM_reg_192_255_21_23_n_1),
        .I1(RAM_reg_128_191_21_23_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_1),
        .O(dout0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[23]_i_1__1 
       (.I0(RAM_reg_192_255_21_23_n_2),
        .I1(RAM_reg_128_191_21_23_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_2),
        .O(dout0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[24]_i_1__1 
       (.I0(RAM_reg_192_255_24_26_n_0),
        .I1(RAM_reg_128_191_24_26_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_0),
        .O(dout0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[25]_i_1__1 
       (.I0(RAM_reg_192_255_24_26_n_1),
        .I1(RAM_reg_128_191_24_26_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_1),
        .O(dout0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[26]_i_1__1 
       (.I0(RAM_reg_192_255_24_26_n_2),
        .I1(RAM_reg_128_191_24_26_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_2),
        .O(dout0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[27]_i_1__1 
       (.I0(RAM_reg_192_255_27_29_n_0),
        .I1(RAM_reg_128_191_27_29_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_0),
        .O(dout0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[28]_i_1__1 
       (.I0(RAM_reg_192_255_27_29_n_1),
        .I1(RAM_reg_128_191_27_29_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_1),
        .O(dout0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[29]_i_1__1 
       (.I0(RAM_reg_192_255_27_29_n_2),
        .I1(RAM_reg_128_191_27_29_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_2),
        .O(dout0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[2]_i_1__1 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(dout0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[30]_i_1__1 
       (.I0(RAM_reg_192_255_30_32_n_0),
        .I1(RAM_reg_128_191_30_32_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_0),
        .O(dout0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[31]_i_1__1 
       (.I0(RAM_reg_192_255_30_32_n_1),
        .I1(RAM_reg_128_191_30_32_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_1),
        .O(dout0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[32]_i_1__1 
       (.I0(RAM_reg_192_255_30_32_n_2),
        .I1(RAM_reg_128_191_30_32_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_2),
        .O(dout0[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[33]_i_1__1 
       (.I0(RAM_reg_192_255_33_35_n_0),
        .I1(RAM_reg_128_191_33_35_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_0),
        .O(dout0[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[34]_i_1__1 
       (.I0(RAM_reg_192_255_33_35_n_1),
        .I1(RAM_reg_128_191_33_35_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_1),
        .O(dout0[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[35]_i_1__1 
       (.I0(RAM_reg_192_255_33_35_n_2),
        .I1(RAM_reg_128_191_33_35_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_2),
        .O(dout0[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[3]_i_1__1 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(dout0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[4]_i_1__1 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(dout0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[5]_i_1__1 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(dout0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[6]_i_1__1 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(dout0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[7]_i_1__1 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(dout0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[8]_i_1__1 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(dout0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[9]_i_1__1 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(dout0[9]));
  FDRE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[10]_INST_0 
       (.I0(\rx_frame_error[10] ),
        .I1(Q[33]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[32]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[34]),
        .O(frame_error[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[11]_INST_0 
       (.I0(Q[32]),
        .I1(Q[34]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[33]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[35]),
        .O(frame_error[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[80]_INST_0 
       (.I0(\rx_tdata[87] [0]),
        .I1(Q[8]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[0]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[16]),
        .O(rxdataout[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[81]_INST_0 
       (.I0(\rx_tdata[87] [1]),
        .I1(Q[9]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[1]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[17]),
        .O(rxdataout[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[82]_INST_0 
       (.I0(\rx_tdata[87] [2]),
        .I1(Q[10]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[2]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[18]),
        .O(rxdataout[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[83]_INST_0 
       (.I0(\rx_tdata[87] [3]),
        .I1(Q[11]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[3]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[19]),
        .O(rxdataout[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[84]_INST_0 
       (.I0(\rx_tdata[87] [4]),
        .I1(Q[12]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[4]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[20]),
        .O(rxdataout[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[85]_INST_0 
       (.I0(\rx_tdata[87] [5]),
        .I1(Q[13]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[5]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[21]),
        .O(rxdataout[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[86]_INST_0 
       (.I0(\rx_tdata[87] [6]),
        .I1(Q[14]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[6]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[22]),
        .O(rxdataout[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[87]_INST_0 
       (.I0(\rx_tdata[87] [7]),
        .I1(Q[15]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[7]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[23]),
        .O(rxdataout[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[88]_INST_0 
       (.I0(Q[0]),
        .I1(Q[16]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[8]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[24]),
        .O(rxdataout[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[89]_INST_0 
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[9]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[25]),
        .O(rxdataout[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[90]_INST_0 
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[10]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[26]),
        .O(rxdataout[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[91]_INST_0 
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[11]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[27]),
        .O(rxdataout[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[92]_INST_0 
       (.I0(Q[4]),
        .I1(Q[20]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[12]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[28]),
        .O(rxdataout[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[93]_INST_0 
       (.I0(Q[5]),
        .I1(Q[21]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[13]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[29]),
        .O(rxdataout[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[94]_INST_0 
       (.I0(Q[6]),
        .I1(Q[22]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[14]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[30]),
        .O(rxdataout[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[95]_INST_0 
       (.I0(Q[7]),
        .I1(Q[23]),
        .I2(\rx_tdata[87]_0 [0]),
        .I3(Q[15]),
        .I4(\rx_tdata[87]_0 [1]),
        .I5(Q[31]),
        .O(rxdataout[15]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_mem_dist_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_85
   (rxdataout,
    Q,
    frame_error,
    \rx_tdata[55] ,
    \rx_tdata[55]_0 ,
    \rx_frame_error[6] ,
    clk,
    din,
    \dout_reg[0]_0 ,
    RAM_reg_192_255_33_35_0,
    RAM_reg_192_255_33_35_1);
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  input [7:0]\rx_tdata[55] ;
  input [1:0]\rx_tdata[55]_0 ;
  input [0:0]\rx_frame_error[6] ;
  input clk;
  input [35:0]din;
  input [7:0]\dout_reg[0]_0 ;
  input [7:0]RAM_reg_192_255_33_35_0;
  input RAM_reg_192_255_33_35_1;

  wire [35:0]Q;
  wire RAM_reg_0_63_0_2_i_4__0_n_0;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_32_n_0;
  wire RAM_reg_0_63_30_32_n_1;
  wire RAM_reg_0_63_30_32_n_2;
  wire RAM_reg_0_63_33_35_n_0;
  wire RAM_reg_0_63_33_35_n_1;
  wire RAM_reg_0_63_33_35_n_2;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_i_1__0_n_0;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_32_n_0;
  wire RAM_reg_128_191_30_32_n_1;
  wire RAM_reg_128_191_30_32_n_2;
  wire RAM_reg_128_191_33_35_n_0;
  wire RAM_reg_128_191_33_35_n_1;
  wire RAM_reg_128_191_33_35_n_2;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_i_1__0_n_0;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_32_n_0;
  wire RAM_reg_192_255_30_32_n_1;
  wire RAM_reg_192_255_30_32_n_2;
  wire [7:0]RAM_reg_192_255_33_35_0;
  wire RAM_reg_192_255_33_35_1;
  wire RAM_reg_192_255_33_35_n_0;
  wire RAM_reg_192_255_33_35_n_1;
  wire RAM_reg_192_255_33_35_n_2;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_64_127_0_2_i_1__0_n_0;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_32_n_0;
  wire RAM_reg_64_127_30_32_n_1;
  wire RAM_reg_64_127_30_32_n_2;
  wire RAM_reg_64_127_33_35_n_0;
  wire RAM_reg_64_127_33_35_n_1;
  wire RAM_reg_64_127_33_35_n_2;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout0;
  wire [7:0]\dout_reg[0]_0 ;
  wire [1:0]frame_error;
  wire [0:0]\rx_frame_error[6] ;
  wire [7:0]\rx_tdata[55] ;
  wire [1:0]\rx_tdata[55]_0 ;
  wire [15:0]rxdataout;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    RAM_reg_0_63_0_2_i_4__0
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_0_63_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_30_32_n_0),
        .DOB(RAM_reg_0_63_30_32_n_1),
        .DOC(RAM_reg_0_63_30_32_n_2),
        .DOD(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_0_63_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_33_35_n_0),
        .DOB(RAM_reg_0_63_33_35_n_1),
        .DOC(RAM_reg_0_63_33_35_n_2),
        .DOD(NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_128_191_0_2_i_1__0
       (.I0(RAM_reg_192_255_33_35_0[6]),
        .I1(RAM_reg_192_255_33_35_0[7]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_128_191_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_30_32_n_0),
        .DOB(RAM_reg_128_191_30_32_n_1),
        .DOC(RAM_reg_128_191_30_32_n_2),
        .DOD(NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_128_191_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_33_35_n_0),
        .DOB(RAM_reg_128_191_33_35_n_1),
        .DOC(RAM_reg_128_191_33_35_n_2),
        .DOD(NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_192_255_0_2_i_1__0
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_192_255_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_30_32_n_0),
        .DOB(RAM_reg_192_255_30_32_n_1),
        .DOC(RAM_reg_192_255_30_32_n_2),
        .DOD(NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_192_255_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_33_35_n_0),
        .DOB(RAM_reg_192_255_33_35_n_1),
        .DOC(RAM_reg_192_255_33_35_n_2),
        .DOD(NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_64_127_0_2_i_1__0
       (.I0(RAM_reg_192_255_33_35_0[7]),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_64_127_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_30_32_n_0),
        .DOB(RAM_reg_64_127_30_32_n_1),
        .DOC(RAM_reg_64_127_30_32_n_2),
        .DOD(NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_64_127_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_33_35_n_0),
        .DOB(RAM_reg_64_127_33_35_n_1),
        .DOC(RAM_reg_64_127_33_35_n_2),
        .DOD(NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[0]_i_1__0 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(dout0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[10]_i_1__0 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(dout0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[11]_i_1__0 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(dout0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[12]_i_1__0 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(dout0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[13]_i_1__0 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(dout0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[14]_i_1__0 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(dout0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[15]_i_1__0 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(dout0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[16]_i_1__0 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(dout0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[17]_i_1__0 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(dout0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[18]_i_1__0 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(dout0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[19]_i_1__0 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(dout0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[1]_i_1__0 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(dout0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[20]_i_1__0 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(dout0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[21]_i_1__0 
       (.I0(RAM_reg_192_255_21_23_n_0),
        .I1(RAM_reg_128_191_21_23_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_0),
        .O(dout0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[22]_i_1__0 
       (.I0(RAM_reg_192_255_21_23_n_1),
        .I1(RAM_reg_128_191_21_23_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_1),
        .O(dout0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[23]_i_1__0 
       (.I0(RAM_reg_192_255_21_23_n_2),
        .I1(RAM_reg_128_191_21_23_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_2),
        .O(dout0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[24]_i_1__0 
       (.I0(RAM_reg_192_255_24_26_n_0),
        .I1(RAM_reg_128_191_24_26_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_0),
        .O(dout0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[25]_i_1__0 
       (.I0(RAM_reg_192_255_24_26_n_1),
        .I1(RAM_reg_128_191_24_26_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_1),
        .O(dout0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[26]_i_1__0 
       (.I0(RAM_reg_192_255_24_26_n_2),
        .I1(RAM_reg_128_191_24_26_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_2),
        .O(dout0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[27]_i_1__0 
       (.I0(RAM_reg_192_255_27_29_n_0),
        .I1(RAM_reg_128_191_27_29_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_0),
        .O(dout0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[28]_i_1__0 
       (.I0(RAM_reg_192_255_27_29_n_1),
        .I1(RAM_reg_128_191_27_29_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_1),
        .O(dout0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[29]_i_1__0 
       (.I0(RAM_reg_192_255_27_29_n_2),
        .I1(RAM_reg_128_191_27_29_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_2),
        .O(dout0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[2]_i_1__0 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(dout0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[30]_i_1__0 
       (.I0(RAM_reg_192_255_30_32_n_0),
        .I1(RAM_reg_128_191_30_32_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_0),
        .O(dout0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[31]_i_1__0 
       (.I0(RAM_reg_192_255_30_32_n_1),
        .I1(RAM_reg_128_191_30_32_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_1),
        .O(dout0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[32]_i_1__0 
       (.I0(RAM_reg_192_255_30_32_n_2),
        .I1(RAM_reg_128_191_30_32_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_2),
        .O(dout0[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[33]_i_1__0 
       (.I0(RAM_reg_192_255_33_35_n_0),
        .I1(RAM_reg_128_191_33_35_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_0),
        .O(dout0[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[34]_i_1__0 
       (.I0(RAM_reg_192_255_33_35_n_1),
        .I1(RAM_reg_128_191_33_35_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_1),
        .O(dout0[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[35]_i_1__0 
       (.I0(RAM_reg_192_255_33_35_n_2),
        .I1(RAM_reg_128_191_33_35_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_2),
        .O(dout0[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[3]_i_1__0 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(dout0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[4]_i_1__0 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(dout0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[5]_i_1__0 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(dout0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[6]_i_1__0 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(dout0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[7]_i_1__0 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(dout0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[8]_i_1__0 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(dout0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[9]_i_1__0 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(dout0[9]));
  FDRE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[6]_INST_0 
       (.I0(\rx_frame_error[6] ),
        .I1(Q[33]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[32]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[34]),
        .O(frame_error[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[7]_INST_0 
       (.I0(Q[32]),
        .I1(Q[34]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[33]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[35]),
        .O(frame_error[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[48]_INST_0 
       (.I0(\rx_tdata[55] [0]),
        .I1(Q[8]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[0]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[16]),
        .O(rxdataout[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[49]_INST_0 
       (.I0(\rx_tdata[55] [1]),
        .I1(Q[9]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[1]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[17]),
        .O(rxdataout[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[50]_INST_0 
       (.I0(\rx_tdata[55] [2]),
        .I1(Q[10]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[2]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[18]),
        .O(rxdataout[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[51]_INST_0 
       (.I0(\rx_tdata[55] [3]),
        .I1(Q[11]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[3]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[19]),
        .O(rxdataout[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[52]_INST_0 
       (.I0(\rx_tdata[55] [4]),
        .I1(Q[12]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[4]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[20]),
        .O(rxdataout[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[53]_INST_0 
       (.I0(\rx_tdata[55] [5]),
        .I1(Q[13]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[5]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[21]),
        .O(rxdataout[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[54]_INST_0 
       (.I0(\rx_tdata[55] [6]),
        .I1(Q[14]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[6]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[22]),
        .O(rxdataout[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[55]_INST_0 
       (.I0(\rx_tdata[55] [7]),
        .I1(Q[15]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[7]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[23]),
        .O(rxdataout[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[56]_INST_0 
       (.I0(Q[0]),
        .I1(Q[16]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[8]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[24]),
        .O(rxdataout[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[57]_INST_0 
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[9]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[25]),
        .O(rxdataout[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[58]_INST_0 
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[10]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[26]),
        .O(rxdataout[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[59]_INST_0 
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[11]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[27]),
        .O(rxdataout[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[60]_INST_0 
       (.I0(Q[4]),
        .I1(Q[20]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[12]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[28]),
        .O(rxdataout[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[61]_INST_0 
       (.I0(Q[5]),
        .I1(Q[21]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[13]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[29]),
        .O(rxdataout[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[62]_INST_0 
       (.I0(Q[6]),
        .I1(Q[22]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[14]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[30]),
        .O(rxdataout[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[63]_INST_0 
       (.I0(Q[7]),
        .I1(Q[23]),
        .I2(\rx_tdata[55]_0 [0]),
        .I3(Q[15]),
        .I4(\rx_tdata[55]_0 [1]),
        .I5(Q[31]),
        .O(rxdataout[15]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_mem_dist_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_mem_dist_32_97
   (rxdataout,
    Q,
    frame_error,
    \rx_tdata[23] ,
    \rx_tdata[23]_0 ,
    \rx_frame_error[2] ,
    clk,
    din,
    \dout_reg[0]_0 ,
    RAM_reg_192_255_33_35_0,
    RAM_reg_192_255_33_35_1);
  output [15:0]rxdataout;
  output [35:0]Q;
  output [1:0]frame_error;
  input [7:0]\rx_tdata[23] ;
  input [1:0]\rx_tdata[23]_0 ;
  input [0:0]\rx_frame_error[2] ;
  input clk;
  input [35:0]din;
  input [7:0]\dout_reg[0]_0 ;
  input [7:0]RAM_reg_192_255_33_35_0;
  input RAM_reg_192_255_33_35_1;

  wire [35:0]Q;
  wire RAM_reg_0_63_0_2_i_4_n_0;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_32_n_0;
  wire RAM_reg_0_63_30_32_n_1;
  wire RAM_reg_0_63_30_32_n_2;
  wire RAM_reg_0_63_33_35_n_0;
  wire RAM_reg_0_63_33_35_n_1;
  wire RAM_reg_0_63_33_35_n_2;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_i_1_n_0;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_32_n_0;
  wire RAM_reg_128_191_30_32_n_1;
  wire RAM_reg_128_191_30_32_n_2;
  wire RAM_reg_128_191_33_35_n_0;
  wire RAM_reg_128_191_33_35_n_1;
  wire RAM_reg_128_191_33_35_n_2;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_i_1_n_0;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_32_n_0;
  wire RAM_reg_192_255_30_32_n_1;
  wire RAM_reg_192_255_30_32_n_2;
  wire [7:0]RAM_reg_192_255_33_35_0;
  wire RAM_reg_192_255_33_35_1;
  wire RAM_reg_192_255_33_35_n_0;
  wire RAM_reg_192_255_33_35_n_1;
  wire RAM_reg_192_255_33_35_n_2;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_64_127_0_2_i_1_n_0;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_32_n_0;
  wire RAM_reg_64_127_30_32_n_1;
  wire RAM_reg_64_127_30_32_n_2;
  wire RAM_reg_64_127_33_35_n_0;
  wire RAM_reg_64_127_33_35_n_1;
  wire RAM_reg_64_127_33_35_n_2;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout0;
  wire [7:0]\dout_reg[0]_0 ;
  wire [1:0]frame_error;
  wire [0:0]\rx_frame_error[2] ;
  wire [7:0]\rx_tdata[23] ;
  wire [1:0]\rx_tdata[23]_0 ;
  wire [15:0]rxdataout;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    RAM_reg_0_63_0_2_i_4
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_0_63_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_30_32_n_0),
        .DOB(RAM_reg_0_63_30_32_n_1),
        .DOC(RAM_reg_0_63_30_32_n_2),
        .DOD(NLW_RAM_reg_0_63_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_0_63_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_33_35_n_0),
        .DOB(RAM_reg_0_63_33_35_n_1),
        .DOC(RAM_reg_0_63_33_35_n_2),
        .DOD(NLW_RAM_reg_0_63_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_128_191_0_2_i_1
       (.I0(RAM_reg_192_255_33_35_0[6]),
        .I1(RAM_reg_192_255_33_35_0[7]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_128_191_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_30_32_n_0),
        .DOB(RAM_reg_128_191_30_32_n_1),
        .DOC(RAM_reg_128_191_30_32_n_2),
        .DOD(NLW_RAM_reg_128_191_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_128_191_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_33_35_n_0),
        .DOB(RAM_reg_128_191_33_35_n_1),
        .DOC(RAM_reg_128_191_33_35_n_2),
        .DOD(NLW_RAM_reg_128_191_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_192_255_0_2_i_1
       (.I0(RAM_reg_192_255_33_35_1),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_0[7]),
        .O(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_192_255_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_30_32_n_0),
        .DOB(RAM_reg_192_255_30_32_n_1),
        .DOC(RAM_reg_192_255_30_32_n_2),
        .DOD(NLW_RAM_reg_192_255_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_192_255_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_33_35_n_0),
        .DOB(RAM_reg_192_255_33_35_n_1),
        .DOC(RAM_reg_192_255_33_35_n_2),
        .DOD(NLW_RAM_reg_192_255_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[0]),
        .DIB(din[1]),
        .DIC(din[2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_64_127_0_2_i_1
       (.I0(RAM_reg_192_255_33_35_0[7]),
        .I1(RAM_reg_192_255_33_35_0[6]),
        .I2(RAM_reg_192_255_33_35_1),
        .O(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[12]),
        .DIB(din[13]),
        .DIC(din[14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[15]),
        .DIB(din[16]),
        .DIC(din[17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[18]),
        .DIB(din[19]),
        .DIC(din[20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[21]),
        .DIB(din[22]),
        .DIC(din[23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[24]),
        .DIB(din[25]),
        .DIC(din[26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[27]),
        .DIB(din[28]),
        .DIC(din[29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM64M RAM_reg_64_127_30_32
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[30]),
        .DIB(din[31]),
        .DIC(din[32]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_30_32_n_0),
        .DOB(RAM_reg_64_127_30_32_n_1),
        .DOC(RAM_reg_64_127_30_32_n_2),
        .DOD(NLW_RAM_reg_64_127_30_32_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "33" *) 
  (* ram_slice_end = "35" *) 
  RAM64M RAM_reg_64_127_33_35
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[33]),
        .DIB(din[34]),
        .DIC(din[35]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_33_35_n_0),
        .DOB(RAM_reg_64_127_33_35_n_1),
        .DOC(RAM_reg_64_127_33_35_n_2),
        .DOD(NLW_RAM_reg_64_127_33_35_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[3]),
        .DIB(din[4]),
        .DIC(din[5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[6]),
        .DIB(din[7]),
        .DIC(din[8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(\dout_reg[0]_0 [5:0]),
        .ADDRB(\dout_reg[0]_0 [5:0]),
        .ADDRC(\dout_reg[0]_0 [5:0]),
        .ADDRD(RAM_reg_192_255_33_35_0[5:0]),
        .DIA(din[9]),
        .DIB(din[10]),
        .DIC(din[11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(RAM_reg_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[0]_i_1 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(dout0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[10]_i_1 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(dout0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[11]_i_1 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(dout0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[12]_i_1 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(dout0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[13]_i_1 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(dout0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[14]_i_1 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(dout0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[15]_i_1 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(dout0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[16]_i_1 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(dout0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[17]_i_1 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(dout0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[18]_i_1 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(dout0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[19]_i_1 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(dout0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[1]_i_1 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(dout0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[20]_i_1 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(dout0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[21]_i_1 
       (.I0(RAM_reg_192_255_21_23_n_0),
        .I1(RAM_reg_128_191_21_23_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_0),
        .O(dout0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[22]_i_1 
       (.I0(RAM_reg_192_255_21_23_n_1),
        .I1(RAM_reg_128_191_21_23_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_1),
        .O(dout0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[23]_i_1 
       (.I0(RAM_reg_192_255_21_23_n_2),
        .I1(RAM_reg_128_191_21_23_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_21_23_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_21_23_n_2),
        .O(dout0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[24]_i_1 
       (.I0(RAM_reg_192_255_24_26_n_0),
        .I1(RAM_reg_128_191_24_26_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_0),
        .O(dout0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[25]_i_1 
       (.I0(RAM_reg_192_255_24_26_n_1),
        .I1(RAM_reg_128_191_24_26_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_1),
        .O(dout0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[26]_i_1 
       (.I0(RAM_reg_192_255_24_26_n_2),
        .I1(RAM_reg_128_191_24_26_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_24_26_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_24_26_n_2),
        .O(dout0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[27]_i_1 
       (.I0(RAM_reg_192_255_27_29_n_0),
        .I1(RAM_reg_128_191_27_29_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_0),
        .O(dout0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[28]_i_1 
       (.I0(RAM_reg_192_255_27_29_n_1),
        .I1(RAM_reg_128_191_27_29_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_1),
        .O(dout0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[29]_i_1 
       (.I0(RAM_reg_192_255_27_29_n_2),
        .I1(RAM_reg_128_191_27_29_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_27_29_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_27_29_n_2),
        .O(dout0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[2]_i_1 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(dout0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[30]_i_1 
       (.I0(RAM_reg_192_255_30_32_n_0),
        .I1(RAM_reg_128_191_30_32_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_0),
        .O(dout0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[31]_i_1 
       (.I0(RAM_reg_192_255_30_32_n_1),
        .I1(RAM_reg_128_191_30_32_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_1),
        .O(dout0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[32]_i_1 
       (.I0(RAM_reg_192_255_30_32_n_2),
        .I1(RAM_reg_128_191_30_32_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_30_32_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_30_32_n_2),
        .O(dout0[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[33]_i_1 
       (.I0(RAM_reg_192_255_33_35_n_0),
        .I1(RAM_reg_128_191_33_35_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_0),
        .O(dout0[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[34]_i_1 
       (.I0(RAM_reg_192_255_33_35_n_1),
        .I1(RAM_reg_128_191_33_35_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_1),
        .O(dout0[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[35]_i_1 
       (.I0(RAM_reg_192_255_33_35_n_2),
        .I1(RAM_reg_128_191_33_35_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_33_35_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_33_35_n_2),
        .O(dout0[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[3]_i_1 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(dout0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[4]_i_1 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(dout0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[5]_i_1 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(dout0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[6]_i_1 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(dout0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[7]_i_1 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(dout0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[8]_i_1 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(dout0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout[9]_i_1 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(\dout_reg[0]_0 [7]),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(\dout_reg[0]_0 [6]),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(dout0[9]));
  FDRE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[2]_INST_0 
       (.I0(\rx_frame_error[2] ),
        .I1(Q[33]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[32]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[34]),
        .O(frame_error[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \frame_error[3]_INST_0 
       (.I0(Q[32]),
        .I1(Q[34]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[33]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[35]),
        .O(frame_error[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[16]_INST_0 
       (.I0(\rx_tdata[23] [0]),
        .I1(Q[8]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[0]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[16]),
        .O(rxdataout[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[17]_INST_0 
       (.I0(\rx_tdata[23] [1]),
        .I1(Q[9]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[1]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[17]),
        .O(rxdataout[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[18]_INST_0 
       (.I0(\rx_tdata[23] [2]),
        .I1(Q[10]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[2]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[18]),
        .O(rxdataout[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[19]_INST_0 
       (.I0(\rx_tdata[23] [3]),
        .I1(Q[11]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[3]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[19]),
        .O(rxdataout[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[20]_INST_0 
       (.I0(\rx_tdata[23] [4]),
        .I1(Q[12]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[4]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[20]),
        .O(rxdataout[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[21]_INST_0 
       (.I0(\rx_tdata[23] [5]),
        .I1(Q[13]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[5]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[21]),
        .O(rxdataout[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[22]_INST_0 
       (.I0(\rx_tdata[23] [6]),
        .I1(Q[14]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[6]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[22]),
        .O(rxdataout[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[23]_INST_0 
       (.I0(\rx_tdata[23] [7]),
        .I1(Q[15]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[7]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[23]),
        .O(rxdataout[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[24]_INST_0 
       (.I0(Q[0]),
        .I1(Q[16]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[8]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[24]),
        .O(rxdataout[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[25]_INST_0 
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[9]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[25]),
        .O(rxdataout[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[26]_INST_0 
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[10]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[26]),
        .O(rxdataout[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[27]_INST_0 
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[11]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[27]),
        .O(rxdataout[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[28]_INST_0 
       (.I0(Q[4]),
        .I1(Q[20]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[12]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[28]),
        .O(rxdataout[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[29]_INST_0 
       (.I0(Q[5]),
        .I1(Q[21]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[13]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[29]),
        .O(rxdataout[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[30]_INST_0 
       (.I0(Q[6]),
        .I1(Q[22]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[14]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[30]),
        .O(rxdataout[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rxdataout[31]_INST_0 
       (.I0(Q[7]),
        .I1(Q[23]),
        .I2(\rx_tdata[23]_0 [0]),
        .I3(Q[15]),
        .I4(\rx_tdata[23]_0 [1]),
        .I5(Q[31]),
        .O(rxdataout[15]));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_meta_pred_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_meta_pred_32
   (\rx_cfg_octets_per_frame_reg[7] ,
    \rx_cfg_octets_per_frame_reg[5] ,
    \emcnt_reg[9]_0 ,
    DI,
    \rx_cfg_frames_per_multi_reg[3] ,
    \rx_cfg_frames_per_multi_reg[4] ,
    \rx_cfg_octets_per_frame_reg[3] ,
    \rx_cfg_octets_per_frame_reg[4] ,
    \rx_cfg_octets_per_frame_reg[2] ,
    \rx_cfg_octets_per_frame_reg[4]_0 ,
    opmf__28_carry__0,
    opmf__28_carry__0_0,
    opmf__28_carry,
    \sof_d_reg[3] ,
    \sof_pipe_reg[3]_0 ,
    \sof_pipe_reg[0]_0 ,
    \somf_d_reg[3] ,
    \somf_pipe_reg[3]_0 ,
    \somf_pipe_reg[0]_0 ,
    \eof_d_reg[3] ,
    \eof_pipe_reg[3]_0 ,
    \eof_pipe_reg[0]_0 ,
    \eomf_d_reg[3] ,
    \eomf_pipe_reg[3]_0 ,
    \eomf_pipe_reg[0]_0 ,
    sel,
    \rx_cfg_octets_per_frame_reg[0] ,
    opmf__28_carry_0,
    \smcnt_reg[2]_0 ,
    \smcnt_reg[4]_0 ,
    \smcnt_reg[7]_0 ,
    \smcnt_reg[8]_0 ,
    \smcnt_reg[8]_1 ,
    \smcnt_reg[3]_0 ,
    \emcnt_reg[4]_0 ,
    \emcnt_reg[7]_0 ,
    \emcnt_reg[8]_0 ,
    \rx_cfg_octets_per_frame_reg[1] ,
    \rx_cfg_frames_per_multi_reg[3]_0 ,
    \rx_cfg_octets_per_frame_reg[6] ,
    \rx_cfg_octets_per_frame_reg[5]_0 ,
    S,
    \rx_cfg_octets_per_frame_reg[2]_0 ,
    octets_per_frame,
    \emcnt_reg[1]_0 ,
    \sel_reg[1]_0 ,
    frames_per_multiframe,
    O,
    \smcnt_reg[9]_0 ,
    \smcnt_reg[7]_1 ,
    Q,
    \rx_start_of_frame[2] ,
    \rx_start_of_multiframe[2] ,
    \rx_end_of_frame[2] ,
    \rx_end_of_multiframe[2] ,
    \sel_reg[1]_1 ,
    lane_offs_out,
    \sof_int_reg[1]_0 ,
    \sfcnt_reg[3]_0 ,
    \sfcnt_reg[3]_1 ,
    \sfcnt_reg[7]_0 ,
    opmf__28_carry__0_i_4_0,
    clk,
    E,
    \sof_int_reg[3]_0 ,
    \sof_pipe_reg[6]_0 ,
    \smcnt_reg[9]_1 ,
    D,
    somf_int,
    \emcnt_reg[8]_1 ,
    SR);
  output \rx_cfg_octets_per_frame_reg[7] ;
  output \rx_cfg_octets_per_frame_reg[5] ;
  output \emcnt_reg[9]_0 ;
  output [2:0]DI;
  output \rx_cfg_frames_per_multi_reg[3] ;
  output \rx_cfg_frames_per_multi_reg[4] ;
  output \rx_cfg_octets_per_frame_reg[3] ;
  output \rx_cfg_octets_per_frame_reg[4] ;
  output \rx_cfg_octets_per_frame_reg[2] ;
  output \rx_cfg_octets_per_frame_reg[4]_0 ;
  output opmf__28_carry__0;
  output opmf__28_carry__0_0;
  output opmf__28_carry;
  output \sof_d_reg[3] ;
  output [3:0]\sof_pipe_reg[3]_0 ;
  output \sof_pipe_reg[0]_0 ;
  output \somf_d_reg[3] ;
  output [3:0]\somf_pipe_reg[3]_0 ;
  output \somf_pipe_reg[0]_0 ;
  output \eof_d_reg[3] ;
  output [3:0]\eof_pipe_reg[3]_0 ;
  output \eof_pipe_reg[0]_0 ;
  output \eomf_d_reg[3] ;
  output [3:0]\eomf_pipe_reg[3]_0 ;
  output \eomf_pipe_reg[0]_0 ;
  output [1:0]sel;
  output \rx_cfg_octets_per_frame_reg[0] ;
  output opmf__28_carry_0;
  output \smcnt_reg[2]_0 ;
  output \smcnt_reg[4]_0 ;
  output \smcnt_reg[7]_0 ;
  output \smcnt_reg[8]_0 ;
  output \smcnt_reg[8]_1 ;
  output \smcnt_reg[3]_0 ;
  output \emcnt_reg[4]_0 ;
  output \emcnt_reg[7]_0 ;
  output \emcnt_reg[8]_0 ;
  output [2:0]\rx_cfg_octets_per_frame_reg[1] ;
  output \rx_cfg_frames_per_multi_reg[3]_0 ;
  output \rx_cfg_octets_per_frame_reg[6] ;
  output \rx_cfg_octets_per_frame_reg[5]_0 ;
  output [3:0]S;
  output [3:0]\rx_cfg_octets_per_frame_reg[2]_0 ;
  input [7:0]octets_per_frame;
  input [1:0]\emcnt_reg[1]_0 ;
  input \sel_reg[1]_0 ;
  input [4:0]frames_per_multiframe;
  input [3:0]O;
  input [3:0]\smcnt_reg[9]_0 ;
  input [3:0]\smcnt_reg[7]_1 ;
  input [0:0]Q;
  input [1:0]\rx_start_of_frame[2] ;
  input [0:0]\rx_start_of_multiframe[2] ;
  input [0:0]\rx_end_of_frame[2] ;
  input [0:0]\rx_end_of_multiframe[2] ;
  input \sel_reg[1]_1 ;
  input [1:0]lane_offs_out;
  input \sof_int_reg[1]_0 ;
  input \sfcnt_reg[3]_0 ;
  input \sfcnt_reg[3]_1 ;
  input \sfcnt_reg[7]_0 ;
  input [1:0]opmf__28_carry__0_i_4_0;
  input clk;
  input [0:0]E;
  input [0:0]\sof_int_reg[3]_0 ;
  input [6:0]\sof_pipe_reg[6]_0 ;
  input [0:0]\smcnt_reg[9]_1 ;
  input [4:0]D;
  input [0:0]somf_int;
  input [2:0]\emcnt_reg[8]_1 ;
  input [0:0]SR;

  wire [4:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire clk;
  wire [7:0]efcnt;
  wire [7:0]efcnt0;
  wire efcnt0_carry__0_i_1__7_n_0;
  wire efcnt0_carry__0_i_2__7_n_0;
  wire efcnt0_carry__0_i_3__7_n_0;
  wire efcnt0_carry__0_i_4_n_0;
  wire efcnt0_carry__0_i_5_n_0;
  wire efcnt0_carry__0_i_6_n_0;
  wire efcnt0_carry__0_i_7_n_0;
  wire efcnt0_carry__0_n_1;
  wire efcnt0_carry__0_n_2;
  wire efcnt0_carry__0_n_3;
  wire efcnt0_carry_i_1_n_0;
  wire efcnt0_carry_i_2_n_0;
  wire efcnt0_carry_i_3__7_n_0;
  wire efcnt0_carry_i_4__7_n_0;
  wire efcnt0_carry_i_5_n_0;
  wire efcnt0_carry_n_0;
  wire efcnt0_carry_n_1;
  wire efcnt0_carry_n_2;
  wire efcnt0_carry_n_3;
  wire \efcnt[0]_i_1__7_n_0 ;
  wire \efcnt[1]_i_1__7_n_0 ;
  wire \efcnt[2]_i_1__7_n_0 ;
  wire \efcnt[2]_i_2__6_n_0 ;
  wire \efcnt[3]_i_1_n_0 ;
  wire \efcnt[3]_i_2__7_n_0 ;
  wire \efcnt[4]_i_1_n_0 ;
  wire \efcnt[4]_i_2__7_n_0 ;
  wire \efcnt[5]_i_1_n_0 ;
  wire \efcnt[5]_i_2__7_n_0 ;
  wire \efcnt[6]_i_1_n_0 ;
  wire \efcnt[6]_i_2__7_n_0 ;
  wire \efcnt[6]_i_3_n_0 ;
  wire \efcnt[7]_i_1__7_n_0 ;
  wire \efcnt[7]_i_2_n_0 ;
  wire \efcnt[7]_i_3__6_n_0 ;
  wire [9:0]emcnt;
  wire [9:0]emcnt0;
  wire emcnt0_carry__0_i_1__7_n_0;
  wire emcnt0_carry__0_i_2__7_n_0;
  wire emcnt0_carry__0_i_3__7_n_0;
  wire emcnt0_carry__0_i_4__7_n_0;
  wire emcnt0_carry__0_i_5_n_0;
  wire emcnt0_carry__0_i_6_n_0;
  wire emcnt0_carry__0_i_7_n_0;
  wire emcnt0_carry__0_i_8_n_0;
  wire emcnt0_carry__0_n_0;
  wire emcnt0_carry__0_n_1;
  wire emcnt0_carry__0_n_2;
  wire emcnt0_carry__0_n_3;
  wire emcnt0_carry__1_i_1__7_n_0;
  wire emcnt0_carry__1_i_2_n_0;
  wire emcnt0_carry__1_i_3_n_0;
  wire emcnt0_carry__1_n_3;
  wire emcnt0_carry_i_1_n_0;
  wire emcnt0_carry_i_2_n_0;
  wire emcnt0_carry_i_3__7_n_0;
  wire emcnt0_carry_i_4__7_n_0;
  wire emcnt0_carry_i_5_n_0;
  wire emcnt0_carry_n_0;
  wire emcnt0_carry_n_1;
  wire emcnt0_carry_n_2;
  wire emcnt0_carry_n_3;
  wire \emcnt[0]_i_1__7_n_0 ;
  wire \emcnt[1]_i_1__7_n_0 ;
  wire \emcnt[1]_i_2_n_0 ;
  wire \emcnt[2]_i_1__7_n_0 ;
  wire \emcnt[2]_i_2_n_0 ;
  wire \emcnt[3]_i_1__7_n_0 ;
  wire \emcnt[3]_i_2__7_n_0 ;
  wire \emcnt[4]_i_1_n_0 ;
  wire \emcnt[4]_i_2__7_n_0 ;
  wire \emcnt[4]_i_3_n_0 ;
  wire \emcnt[6]_i_1__7_n_0 ;
  wire \emcnt[6]_i_3_n_0 ;
  wire \emcnt[7]_i_3__6_n_0 ;
  wire \emcnt[9]_i_1__7_n_0 ;
  wire \emcnt[9]_i_2_n_0 ;
  wire \emcnt[9]_i_3__7_n_0 ;
  wire [1:0]\emcnt_reg[1]_0 ;
  wire \emcnt_reg[4]_0 ;
  wire \emcnt_reg[7]_0 ;
  wire \emcnt_reg[8]_0 ;
  wire [2:0]\emcnt_reg[8]_1 ;
  wire \emcnt_reg[9]_0 ;
  wire \eof_d_reg[3] ;
  wire \eof_int[0]_i_1_n_0 ;
  wire \eof_int[1]_i_1_n_0 ;
  wire \eof_int[1]_i_2__7_n_0 ;
  wire \eof_int[2]_i_1_n_0 ;
  wire \eof_int[3]_i_1__7_n_0 ;
  wire \eof_int[3]_i_2__7_n_0 ;
  wire \eof_int[3]_i_3__7_n_0 ;
  wire \eof_int_reg_n_0_[0] ;
  wire \eof_int_reg_n_0_[1] ;
  wire \eof_int_reg_n_0_[2] ;
  wire \eof_int_reg_n_0_[3] ;
  wire [6:4]eof_pipe;
  wire \eof_pipe[0]_i_1_n_0 ;
  wire \eof_pipe[1]_i_1_n_0 ;
  wire \eof_pipe[1]_i_2_n_0 ;
  wire \eof_pipe[2]_i_2_n_0 ;
  wire \eof_pipe[2]_i_3_n_0 ;
  wire \eof_pipe[3]_i_2_n_0 ;
  wire \eof_pipe[3]_i_3_n_0 ;
  wire \eof_pipe[4]_i_2_n_0 ;
  wire \eof_pipe[4]_i_3_n_0 ;
  wire \eof_pipe[5]_i_1_n_0 ;
  wire \eof_pipe_reg[0]_0 ;
  wire \eof_pipe_reg[2]_i_1_n_0 ;
  wire [3:0]\eof_pipe_reg[3]_0 ;
  wire \eof_pipe_reg[3]_i_1_n_0 ;
  wire \eof_pipe_reg[4]_i_1_n_0 ;
  wire \eomf_d_reg[3] ;
  wire \eomf_int[0]_i_1__7_n_0 ;
  wire \eomf_int[1]_i_1_n_0 ;
  wire \eomf_int[2]_i_1__7_n_0 ;
  wire \eomf_int[3]_i_2_n_0 ;
  wire \eomf_int_reg_n_0_[0] ;
  wire \eomf_int_reg_n_0_[1] ;
  wire \eomf_int_reg_n_0_[2] ;
  wire \eomf_int_reg_n_0_[3] ;
  wire [6:4]eomf_pipe;
  wire \eomf_pipe[0]_i_1_n_0 ;
  wire \eomf_pipe[1]_i_1_n_0 ;
  wire \eomf_pipe[1]_i_2_n_0 ;
  wire \eomf_pipe[2]_i_2_n_0 ;
  wire \eomf_pipe[2]_i_3_n_0 ;
  wire \eomf_pipe[3]_i_2_n_0 ;
  wire \eomf_pipe[3]_i_3_n_0 ;
  wire \eomf_pipe[4]_i_2_n_0 ;
  wire \eomf_pipe[4]_i_3_n_0 ;
  wire \eomf_pipe[5]_i_1_n_0 ;
  wire \eomf_pipe_reg[0]_0 ;
  wire \eomf_pipe_reg[2]_i_1_n_0 ;
  wire [3:0]\eomf_pipe_reg[3]_0 ;
  wire \eomf_pipe_reg[3]_i_1_n_0 ;
  wire \eomf_pipe_reg[4]_i_1_n_0 ;
  wire [4:0]frames_per_multiframe;
  wire [1:0]lane_offs_out;
  wire [7:0]octets_per_frame;
  wire opmf__0_carry_i_8_n_0;
  wire opmf__28_carry;
  wire opmf__28_carry_0;
  wire opmf__28_carry__0;
  wire opmf__28_carry__0_0;
  wire opmf__28_carry__0_i_10_n_0;
  wire opmf__28_carry__0_i_11_n_0;
  wire opmf__28_carry__0_i_12_n_0;
  wire opmf__28_carry__0_i_13_n_0;
  wire opmf__28_carry__0_i_14_n_0;
  wire opmf__28_carry__0_i_15_n_0;
  wire opmf__28_carry__0_i_16_n_0;
  wire [1:0]opmf__28_carry__0_i_4_0;
  wire opmf__28_carry__0_i_8_n_0;
  wire opmf__28_carry__0_i_9_n_0;
  wire [6:3]p_3_in;
  wire \rx_cfg_frames_per_multi_reg[3] ;
  wire \rx_cfg_frames_per_multi_reg[3]_0 ;
  wire \rx_cfg_frames_per_multi_reg[4] ;
  wire \rx_cfg_octets_per_frame_reg[0] ;
  wire [2:0]\rx_cfg_octets_per_frame_reg[1] ;
  wire \rx_cfg_octets_per_frame_reg[2] ;
  wire [3:0]\rx_cfg_octets_per_frame_reg[2]_0 ;
  wire \rx_cfg_octets_per_frame_reg[3] ;
  wire \rx_cfg_octets_per_frame_reg[4] ;
  wire \rx_cfg_octets_per_frame_reg[4]_0 ;
  wire \rx_cfg_octets_per_frame_reg[5] ;
  wire \rx_cfg_octets_per_frame_reg[5]_0 ;
  wire \rx_cfg_octets_per_frame_reg[6] ;
  wire \rx_cfg_octets_per_frame_reg[7] ;
  wire [0:0]\rx_end_of_frame[2] ;
  wire [0:0]\rx_end_of_multiframe[2] ;
  wire [1:0]\rx_start_of_frame[2] ;
  wire [0:0]\rx_start_of_multiframe[2] ;
  wire [1:0]sel;
  wire \sel[0]_i_1_n_0 ;
  wire \sel[1]_i_1_n_0 ;
  wire \sel_reg[1]_0 ;
  wire \sel_reg[1]_1 ;
  wire [7:0]sfcnt;
  wire [7:0]sfcnt0;
  wire sfcnt0_carry__0_i_1_n_0;
  wire sfcnt0_carry__0_i_2_n_0;
  wire sfcnt0_carry__0_i_3_n_0;
  wire sfcnt0_carry__0_i_4_n_0;
  wire sfcnt0_carry__0_i_5_n_0;
  wire sfcnt0_carry__0_i_6_n_0;
  wire sfcnt0_carry__0_i_7_n_0;
  wire sfcnt0_carry__0_n_1;
  wire sfcnt0_carry__0_n_2;
  wire sfcnt0_carry__0_n_3;
  wire sfcnt0_carry_i_1_n_0;
  wire sfcnt0_carry_i_2_n_0;
  wire sfcnt0_carry_i_3_n_0;
  wire sfcnt0_carry_i_4_n_0;
  wire sfcnt0_carry_i_5_n_0;
  wire sfcnt0_carry_n_0;
  wire sfcnt0_carry_n_1;
  wire sfcnt0_carry_n_2;
  wire sfcnt0_carry_n_3;
  wire \sfcnt[0]_i_1_n_0 ;
  wire \sfcnt[1]_i_1_n_0 ;
  wire \sfcnt[2]_i_1_n_0 ;
  wire \sfcnt[3]_i_1_n_0 ;
  wire \sfcnt[3]_i_4_n_0 ;
  wire \sfcnt[4]_i_1_n_0 ;
  wire \sfcnt[4]_i_2_n_0 ;
  wire \sfcnt[4]_i_3_n_0 ;
  wire \sfcnt[5]_i_1_n_0 ;
  wire \sfcnt[5]_i_2_n_0 ;
  wire \sfcnt[5]_i_3_n_0 ;
  wire \sfcnt[5]_i_4_n_0 ;
  wire \sfcnt[6]_i_1_n_0 ;
  wire \sfcnt[6]_i_2_n_0 ;
  wire \sfcnt[6]_i_4_n_0 ;
  wire \sfcnt[6]_i_5_n_0 ;
  wire \sfcnt[7]_i_2_n_0 ;
  wire \sfcnt[7]_i_5_n_0 ;
  wire \sfcnt_reg[3]_0 ;
  wire \sfcnt_reg[3]_1 ;
  wire \sfcnt_reg[7]_0 ;
  wire [9:0]smcnt;
  wire [9:0]smcnt0;
  wire smcnt0_carry__0_i_1_n_0;
  wire smcnt0_carry__0_i_2_n_0;
  wire smcnt0_carry__0_i_3_n_0;
  wire smcnt0_carry__0_i_4_n_0;
  wire smcnt0_carry__0_i_5_n_0;
  wire smcnt0_carry__0_i_6_n_0;
  wire smcnt0_carry__0_i_7_n_0;
  wire smcnt0_carry__0_i_8_n_0;
  wire smcnt0_carry__0_n_0;
  wire smcnt0_carry__0_n_1;
  wire smcnt0_carry__0_n_2;
  wire smcnt0_carry__0_n_3;
  wire smcnt0_carry__1_i_1_n_0;
  wire smcnt0_carry__1_i_2_n_0;
  wire smcnt0_carry__1_i_3_n_0;
  wire smcnt0_carry__1_n_3;
  wire smcnt0_carry_i_1_n_0;
  wire smcnt0_carry_i_2_n_0;
  wire smcnt0_carry_i_3_n_0;
  wire smcnt0_carry_i_4_n_0;
  wire smcnt0_carry_i_5_n_0;
  wire smcnt0_carry_n_0;
  wire smcnt0_carry_n_1;
  wire smcnt0_carry_n_2;
  wire smcnt0_carry_n_3;
  wire \smcnt[0]_i_1_n_0 ;
  wire \smcnt[1]_i_1_n_0 ;
  wire \smcnt[2]_i_1_n_0 ;
  wire \smcnt[6]_i_1_n_0 ;
  wire \smcnt[6]_i_2_n_0 ;
  wire \smcnt[6]_i_3_n_0 ;
  wire \smcnt[6]_i_4_n_0 ;
  wire \smcnt[7]_i_4_n_0 ;
  wire \smcnt[9]_i_2_n_0 ;
  wire \smcnt[9]_i_3_n_0 ;
  wire \smcnt[9]_i_4_n_0 ;
  wire \smcnt[9]_i_5_n_0 ;
  wire \smcnt_reg[2]_0 ;
  wire \smcnt_reg[3]_0 ;
  wire \smcnt_reg[4]_0 ;
  wire \smcnt_reg[7]_0 ;
  wire [3:0]\smcnt_reg[7]_1 ;
  wire \smcnt_reg[8]_0 ;
  wire \smcnt_reg[8]_1 ;
  wire [3:0]\smcnt_reg[9]_0 ;
  wire [0:0]\smcnt_reg[9]_1 ;
  wire \sof_d_reg[3] ;
  wire \sof_int[0]_i_1_n_0 ;
  wire \sof_int[1]_i_1_n_0 ;
  wire \sof_int[1]_i_3_n_0 ;
  wire \sof_int[2]_i_1_n_0 ;
  wire \sof_int[3]_i_2_n_0 ;
  wire \sof_int[3]_i_3_n_0 ;
  wire \sof_int_reg[1]_0 ;
  wire [0:0]\sof_int_reg[3]_0 ;
  wire [6:4]sof_pipe;
  wire \sof_pipe[0]_i_2_n_0 ;
  wire \sof_pipe[1]_i_2_n_0 ;
  wire \sof_pipe[1]_i_3_n_0 ;
  wire \sof_pipe[2]_i_3_n_0 ;
  wire \sof_pipe[2]_i_4_n_0 ;
  wire \sof_pipe[3]_i_3_n_0 ;
  wire \sof_pipe[3]_i_4_n_0 ;
  wire \sof_pipe[4]_i_3_n_0 ;
  wire \sof_pipe[4]_i_4_n_0 ;
  wire \sof_pipe[5]_i_2_n_0 ;
  wire \sof_pipe_reg[0]_0 ;
  wire \sof_pipe_reg[2]_i_2_n_0 ;
  wire [3:0]\sof_pipe_reg[3]_0 ;
  wire \sof_pipe_reg[3]_i_2_n_0 ;
  wire \sof_pipe_reg[4]_i_2_n_0 ;
  wire [6:0]\sof_pipe_reg[6]_0 ;
  wire \somf_d_reg[3] ;
  wire [0:0]somf_int;
  wire \somf_int[0]_i_1_n_0 ;
  wire \somf_int[1]_i_1_n_0 ;
  wire \somf_int[2]_i_1_n_0 ;
  wire \somf_int[3]_i_1_n_0 ;
  wire \somf_int_reg_n_0_[0] ;
  wire \somf_int_reg_n_0_[1] ;
  wire \somf_int_reg_n_0_[2] ;
  wire \somf_int_reg_n_0_[3] ;
  wire [6:4]somf_pipe;
  wire \somf_pipe[0]_i_1_n_0 ;
  wire \somf_pipe[1]_i_1_n_0 ;
  wire \somf_pipe[1]_i_2_n_0 ;
  wire \somf_pipe[2]_i_2_n_0 ;
  wire \somf_pipe[2]_i_3_n_0 ;
  wire \somf_pipe[3]_i_2_n_0 ;
  wire \somf_pipe[3]_i_3_n_0 ;
  wire \somf_pipe[4]_i_2_n_0 ;
  wire \somf_pipe[4]_i_3_n_0 ;
  wire \somf_pipe[5]_i_1_n_0 ;
  wire \somf_pipe_reg[0]_0 ;
  wire \somf_pipe_reg[2]_i_1_n_0 ;
  wire [3:0]\somf_pipe_reg[3]_0 ;
  wire \somf_pipe_reg[3]_i_1_n_0 ;
  wire \somf_pipe_reg[4]_i_1_n_0 ;
  wire [3:3]NLW_efcnt0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_emcnt0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_emcnt0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_sfcnt0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_smcnt0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_smcnt0_carry__1_O_UNCONNECTED;

  CARRY4 efcnt0_carry
       (.CI(1'b0),
        .CO({efcnt0_carry_n_0,efcnt0_carry_n_1,efcnt0_carry_n_2,efcnt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({efcnt[2],efcnt0_carry_i_1_n_0,octets_per_frame[1:0]}),
        .O(efcnt0[3:0]),
        .S({efcnt0_carry_i_2_n_0,efcnt0_carry_i_3__7_n_0,efcnt0_carry_i_4__7_n_0,efcnt0_carry_i_5_n_0}));
  CARRY4 efcnt0_carry__0
       (.CI(efcnt0_carry_n_0),
        .CO({NLW_efcnt0_carry__0_CO_UNCONNECTED[3],efcnt0_carry__0_n_1,efcnt0_carry__0_n_2,efcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,efcnt0_carry__0_i_1__7_n_0,efcnt0_carry__0_i_2__7_n_0,efcnt0_carry__0_i_3__7_n_0}),
        .O(efcnt0[7:4]),
        .S({efcnt0_carry__0_i_4_n_0,efcnt0_carry__0_i_5_n_0,efcnt0_carry__0_i_6_n_0,efcnt0_carry__0_i_7_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_1__7
       (.I0(octets_per_frame[5]),
        .I1(efcnt[5]),
        .O(efcnt0_carry__0_i_1__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_2__7
       (.I0(octets_per_frame[4]),
        .I1(efcnt[4]),
        .O(efcnt0_carry__0_i_2__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    efcnt0_carry__0_i_3__7
       (.I0(octets_per_frame[3]),
        .I1(efcnt[3]),
        .O(efcnt0_carry__0_i_3__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_4
       (.I0(efcnt[6]),
        .I1(octets_per_frame[6]),
        .I2(efcnt[7]),
        .I3(octets_per_frame[7]),
        .O(efcnt0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_5
       (.I0(efcnt[5]),
        .I1(octets_per_frame[5]),
        .I2(efcnt[6]),
        .I3(octets_per_frame[6]),
        .O(efcnt0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_6
       (.I0(efcnt[4]),
        .I1(octets_per_frame[4]),
        .I2(efcnt[5]),
        .I3(octets_per_frame[5]),
        .O(efcnt0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    efcnt0_carry__0_i_7
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[4]),
        .I3(octets_per_frame[4]),
        .O(efcnt0_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    efcnt0_carry_i_1
       (.I0(efcnt[2]),
        .O(efcnt0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    efcnt0_carry_i_2
       (.I0(efcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(efcnt[2]),
        .O(efcnt0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    efcnt0_carry_i_3__7
       (.I0(efcnt[2]),
        .I1(octets_per_frame[2]),
        .O(efcnt0_carry_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_4__7
       (.I0(octets_per_frame[1]),
        .I1(efcnt[1]),
        .O(efcnt0_carry_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    efcnt0_carry_i_5
       (.I0(octets_per_frame[0]),
        .I1(efcnt[0]),
        .O(efcnt0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \efcnt[0]_i_1__7 
       (.I0(octets_per_frame[0]),
        .I1(\sel_reg[1]_0 ),
        .I2(efcnt0[0]),
        .I3(\efcnt[2]_i_2__6_n_0 ),
        .I4(efcnt[0]),
        .I5(\rx_cfg_octets_per_frame_reg[7] ),
        .O(\efcnt[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \efcnt[1]_i_1__7 
       (.I0(octets_per_frame[1]),
        .I1(\sel_reg[1]_0 ),
        .I2(efcnt0[1]),
        .I3(\efcnt[2]_i_2__6_n_0 ),
        .I4(efcnt[1]),
        .I5(\rx_cfg_octets_per_frame_reg[7] ),
        .O(\efcnt[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0404040415151504)) 
    \efcnt[2]_i_1__7 
       (.I0(\rx_cfg_octets_per_frame_reg[7] ),
        .I1(\sel_reg[1]_0 ),
        .I2(octets_per_frame[2]),
        .I3(\efcnt[2]_i_2__6_n_0 ),
        .I4(efcnt0[2]),
        .I5(efcnt[2]),
        .O(\efcnt[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \efcnt[2]_i_2__6 
       (.I0(efcnt[7]),
        .I1(efcnt[5]),
        .I2(efcnt[3]),
        .I3(efcnt[2]),
        .I4(efcnt[4]),
        .I5(efcnt[6]),
        .O(\efcnt[2]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h00C300AA)) 
    \efcnt[3]_i_1 
       (.I0(\efcnt[3]_i_2__7_n_0 ),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[2]),
        .I3(\rx_cfg_octets_per_frame_reg[7] ),
        .I4(\sel_reg[1]_0 ),
        .O(\efcnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \efcnt[3]_i_2__7 
       (.I0(efcnt[3]),
        .I1(efcnt[2]),
        .I2(\efcnt[2]_i_2__6_n_0 ),
        .I3(efcnt0[3]),
        .O(\efcnt[3]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000FC030000AAAA)) 
    \efcnt[4]_i_1 
       (.I0(\efcnt[4]_i_2__7_n_0 ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[4]),
        .I4(\rx_cfg_octets_per_frame_reg[7] ),
        .I5(\sel_reg[1]_0 ),
        .O(\efcnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \efcnt[4]_i_2__7 
       (.I0(efcnt[4]),
        .I1(efcnt[2]),
        .I2(efcnt[3]),
        .I3(\efcnt[2]_i_2__6_n_0 ),
        .I4(efcnt0[4]),
        .O(\efcnt[4]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000FC030000AAAA)) 
    \efcnt[5]_i_1 
       (.I0(\efcnt[5]_i_2__7_n_0 ),
        .I1(octets_per_frame[4]),
        .I2(\sfcnt[4]_i_3_n_0 ),
        .I3(octets_per_frame[5]),
        .I4(\rx_cfg_octets_per_frame_reg[7] ),
        .I5(\sel_reg[1]_0 ),
        .O(\efcnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \efcnt[5]_i_2__7 
       (.I0(efcnt[5]),
        .I1(efcnt[3]),
        .I2(efcnt[2]),
        .I3(efcnt[4]),
        .I4(\efcnt[2]_i_2__6_n_0 ),
        .I5(efcnt0[5]),
        .O(\efcnt[5]_i_2__7_n_0 ));
  LUT5 #(
    .INIT(32'hC3C0AAA8)) 
    \efcnt[6]_i_1 
       (.I0(\efcnt[6]_i_2__7_n_0 ),
        .I1(octets_per_frame[6]),
        .I2(\rx_cfg_octets_per_frame_reg[5] ),
        .I3(octets_per_frame[7]),
        .I4(\sel_reg[1]_0 ),
        .O(\efcnt[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF00E)) 
    \efcnt[6]_i_2__7 
       (.I0(efcnt[7]),
        .I1(efcnt0[6]),
        .I2(\efcnt[6]_i_3_n_0 ),
        .I3(efcnt[6]),
        .O(\efcnt[6]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \efcnt[6]_i_3 
       (.I0(efcnt[5]),
        .I1(efcnt[3]),
        .I2(efcnt[2]),
        .I3(efcnt[4]),
        .O(\efcnt[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8E80808E8E808080)) 
    \efcnt[7]_i_1__7 
       (.I0(octets_per_frame[7]),
        .I1(\efcnt[7]_i_2_n_0 ),
        .I2(\sel_reg[1]_0 ),
        .I3(\efcnt[7]_i_3__6_n_0 ),
        .I4(efcnt[7]),
        .I5(efcnt0[7]),
        .O(\efcnt[7]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \efcnt[7]_i_2 
       (.I0(octets_per_frame[6]),
        .I1(octets_per_frame[4]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[2]),
        .I4(octets_per_frame[5]),
        .O(\efcnt[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \efcnt[7]_i_3__6 
       (.I0(efcnt[6]),
        .I1(efcnt[4]),
        .I2(efcnt[2]),
        .I3(efcnt[3]),
        .I4(efcnt[5]),
        .O(\efcnt[7]_i_3__6_n_0 ));
  FDRE \efcnt_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\efcnt[0]_i_1__7_n_0 ),
        .Q(efcnt[0]),
        .R(1'b0));
  FDRE \efcnt_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\efcnt[1]_i_1__7_n_0 ),
        .Q(efcnt[1]),
        .R(1'b0));
  FDRE \efcnt_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\efcnt[2]_i_1__7_n_0 ),
        .Q(efcnt[2]),
        .R(1'b0));
  FDRE \efcnt_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\efcnt[3]_i_1_n_0 ),
        .Q(efcnt[3]),
        .R(1'b0));
  FDRE \efcnt_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\efcnt[4]_i_1_n_0 ),
        .Q(efcnt[4]),
        .R(1'b0));
  FDRE \efcnt_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\efcnt[5]_i_1_n_0 ),
        .Q(efcnt[5]),
        .R(1'b0));
  FDRE \efcnt_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\efcnt[6]_i_1_n_0 ),
        .Q(efcnt[6]),
        .R(1'b0));
  FDRE \efcnt_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\efcnt[7]_i_1__7_n_0 ),
        .Q(efcnt[7]),
        .R(1'b0));
  CARRY4 emcnt0_carry
       (.CI(1'b0),
        .CO({emcnt0_carry_n_0,emcnt0_carry_n_1,emcnt0_carry_n_2,emcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt[2],emcnt0_carry_i_1_n_0,\emcnt_reg[1]_0 }),
        .O(emcnt0[3:0]),
        .S({emcnt0_carry_i_2_n_0,emcnt0_carry_i_3__7_n_0,emcnt0_carry_i_4__7_n_0,emcnt0_carry_i_5_n_0}));
  CARRY4 emcnt0_carry__0
       (.CI(emcnt0_carry_n_0),
        .CO({emcnt0_carry__0_n_0,emcnt0_carry__0_n_1,emcnt0_carry__0_n_2,emcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({emcnt0_carry__0_i_1__7_n_0,emcnt0_carry__0_i_2__7_n_0,emcnt0_carry__0_i_3__7_n_0,emcnt0_carry__0_i_4__7_n_0}),
        .O(emcnt0[7:4]),
        .S({emcnt0_carry__0_i_5_n_0,emcnt0_carry__0_i_6_n_0,emcnt0_carry__0_i_7_n_0,emcnt0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_1__7
       (.I0(emcnt[6]),
        .I1(\smcnt_reg[9]_0 [0]),
        .O(emcnt0_carry__0_i_1__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_2__7
       (.I0(emcnt[5]),
        .I1(\smcnt_reg[7]_1 [3]),
        .O(emcnt0_carry__0_i_2__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_3__7
       (.I0(emcnt[4]),
        .I1(\smcnt_reg[7]_1 [2]),
        .O(emcnt0_carry__0_i_3__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__0_i_4__7
       (.I0(emcnt[3]),
        .I1(\smcnt_reg[7]_1 [1]),
        .O(emcnt0_carry__0_i_4__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_5
       (.I0(\smcnt_reg[9]_0 [0]),
        .I1(emcnt[6]),
        .I2(\smcnt_reg[9]_0 [1]),
        .I3(emcnt[7]),
        .O(emcnt0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_6
       (.I0(\smcnt_reg[7]_1 [3]),
        .I1(emcnt[5]),
        .I2(\smcnt_reg[9]_0 [0]),
        .I3(emcnt[6]),
        .O(emcnt0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_7
       (.I0(\smcnt_reg[7]_1 [2]),
        .I1(emcnt[4]),
        .I2(\smcnt_reg[7]_1 [3]),
        .I3(emcnt[5]),
        .O(emcnt0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__0_i_8
       (.I0(\smcnt_reg[7]_1 [1]),
        .I1(emcnt[3]),
        .I2(\smcnt_reg[7]_1 [2]),
        .I3(emcnt[4]),
        .O(emcnt0_carry__0_i_8_n_0));
  CARRY4 emcnt0_carry__1
       (.CI(emcnt0_carry__0_n_0),
        .CO({NLW_emcnt0_carry__1_CO_UNCONNECTED[3:1],emcnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,emcnt0_carry__1_i_1__7_n_0}),
        .O({NLW_emcnt0_carry__1_O_UNCONNECTED[3:2],emcnt0[9:8]}),
        .S({1'b0,1'b0,emcnt0_carry__1_i_2_n_0,emcnt0_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    emcnt0_carry__1_i_1__7
       (.I0(emcnt[7]),
        .I1(\smcnt_reg[9]_0 [1]),
        .O(emcnt0_carry__1_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_2
       (.I0(\smcnt_reg[9]_0 [2]),
        .I1(emcnt[8]),
        .I2(\smcnt_reg[9]_0 [3]),
        .I3(emcnt[9]),
        .O(emcnt0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    emcnt0_carry__1_i_3
       (.I0(\smcnt_reg[9]_0 [1]),
        .I1(emcnt[7]),
        .I2(\smcnt_reg[9]_0 [2]),
        .I3(emcnt[8]),
        .O(emcnt0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    emcnt0_carry_i_1
       (.I0(emcnt[2]),
        .O(emcnt0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    emcnt0_carry_i_2
       (.I0(\smcnt_reg[7]_1 [1]),
        .I1(emcnt[3]),
        .I2(emcnt[2]),
        .O(emcnt0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    emcnt0_carry_i_3__7
       (.I0(emcnt[2]),
        .I1(\smcnt_reg[7]_1 [0]),
        .O(emcnt0_carry_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_4__7
       (.I0(\emcnt_reg[1]_0 [1]),
        .I1(emcnt[1]),
        .O(emcnt0_carry_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    emcnt0_carry_i_5
       (.I0(\emcnt_reg[1]_0 [0]),
        .I1(emcnt[0]),
        .O(emcnt0_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h74777444)) 
    \emcnt[0]_i_1__7 
       (.I0(\emcnt_reg[1]_0 [0]),
        .I1(\sel_reg[1]_0 ),
        .I2(emcnt0[0]),
        .I3(\emcnt[1]_i_2_n_0 ),
        .I4(emcnt[0]),
        .O(\emcnt[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \emcnt[1]_i_1__7 
       (.I0(\emcnt_reg[1]_0 [0]),
        .I1(\emcnt_reg[1]_0 [1]),
        .I2(\sel_reg[1]_0 ),
        .I3(emcnt0[1]),
        .I4(\emcnt[1]_i_2_n_0 ),
        .I5(emcnt[1]),
        .O(\emcnt[1]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \emcnt[1]_i_2 
       (.I0(\emcnt[9]_i_2_n_0 ),
        .I1(emcnt[8]),
        .I2(emcnt[9]),
        .O(\emcnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h909F9F9F909F9090)) 
    \emcnt[2]_i_1__7 
       (.I0(\smcnt_reg[7]_1 [0]),
        .I1(\emcnt[2]_i_2_n_0 ),
        .I2(\sel_reg[1]_0 ),
        .I3(emcnt[2]),
        .I4(\emcnt_reg[9]_0 ),
        .I5(emcnt0[2]),
        .O(\emcnt[2]_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \emcnt[2]_i_2 
       (.I0(\emcnt_reg[1]_0 [0]),
        .I1(\emcnt_reg[1]_0 [1]),
        .O(\emcnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E00EFFFFE00E)) 
    \emcnt[3]_i_1__7 
       (.I0(\emcnt_reg[9]_0 ),
        .I1(emcnt0[3]),
        .I2(emcnt[3]),
        .I3(emcnt[2]),
        .I4(\sel_reg[1]_0 ),
        .I5(\emcnt[3]_i_2__7_n_0 ),
        .O(\emcnt[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \emcnt[3]_i_2__7 
       (.I0(\smcnt_reg[7]_1 [1]),
        .I1(\emcnt_reg[1]_0 [0]),
        .I2(\emcnt_reg[1]_0 [1]),
        .I3(\smcnt_reg[7]_1 [0]),
        .O(\emcnt[3]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hFF0E000E000EFF0E)) 
    \emcnt[4]_i_1 
       (.I0(\emcnt_reg[9]_0 ),
        .I1(emcnt0[4]),
        .I2(\emcnt[4]_i_2__7_n_0 ),
        .I3(\sel_reg[1]_0 ),
        .I4(\emcnt[4]_i_3_n_0 ),
        .I5(\smcnt_reg[7]_1 [2]),
        .O(\emcnt[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \emcnt[4]_i_2__7 
       (.I0(emcnt[4]),
        .I1(emcnt[3]),
        .I2(emcnt[2]),
        .O(\emcnt[4]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \emcnt[4]_i_3 
       (.I0(\smcnt_reg[7]_1 [1]),
        .I1(\emcnt_reg[1]_0 [0]),
        .I2(\emcnt_reg[1]_0 [1]),
        .I3(\smcnt_reg[7]_1 [0]),
        .O(\emcnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE00000000E)) 
    \emcnt[5]_i_2__7 
       (.I0(\emcnt_reg[9]_0 ),
        .I1(emcnt0[5]),
        .I2(emcnt[4]),
        .I3(emcnt[3]),
        .I4(emcnt[2]),
        .I5(emcnt[5]),
        .O(\emcnt_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA99999)) 
    \emcnt[5]_i_3__0 
       (.I0(\smcnt_reg[7]_1 [3]),
        .I1(\smcnt_reg[7]_1 [1]),
        .I2(\emcnt_reg[1]_0 [0]),
        .I3(\emcnt_reg[1]_0 [1]),
        .I4(\smcnt_reg[7]_1 [0]),
        .I5(\smcnt_reg[7]_1 [2]),
        .O(opmf__28_carry));
  LUT6 #(
    .INIT(64'hFF0E000E000EFF0E)) 
    \emcnt[6]_i_1__7 
       (.I0(\emcnt_reg[9]_0 ),
        .I1(emcnt0[6]),
        .I2(\emcnt[6]_i_3_n_0 ),
        .I3(\sel_reg[1]_0 ),
        .I4(opmf__28_carry_0),
        .I5(\smcnt_reg[9]_0 [0]),
        .O(\emcnt[6]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \emcnt[6]_i_2 
       (.I0(emcnt[9]),
        .I1(\emcnt[9]_i_2_n_0 ),
        .I2(emcnt[8]),
        .O(\emcnt_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \emcnt[6]_i_3 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[3]),
        .I3(emcnt[2]),
        .I4(emcnt[5]),
        .O(\emcnt[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hC3C3C3C2)) 
    \emcnt[7]_i_2 
       (.I0(emcnt0[7]),
        .I1(emcnt[7]),
        .I2(\emcnt[7]_i_3__6_n_0 ),
        .I3(emcnt[8]),
        .I4(emcnt[9]),
        .O(\emcnt_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \emcnt[7]_i_3__6 
       (.I0(emcnt[6]),
        .I1(emcnt[4]),
        .I2(emcnt[3]),
        .I3(emcnt[2]),
        .I4(emcnt[5]),
        .O(\emcnt[7]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    \emcnt[8]_i_2__6 
       (.I0(\smcnt_reg[7]_1 [3]),
        .I1(\smcnt_reg[7]_1 [1]),
        .I2(\emcnt_reg[1]_0 [0]),
        .I3(\emcnt_reg[1]_0 [1]),
        .I4(\smcnt_reg[7]_1 [0]),
        .I5(\smcnt_reg[7]_1 [2]),
        .O(opmf__28_carry_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hC3C2)) 
    \emcnt[8]_i_3__0 
       (.I0(emcnt0[8]),
        .I1(\emcnt[9]_i_2_n_0 ),
        .I2(emcnt[8]),
        .I3(emcnt[9]),
        .O(\emcnt_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hF0EEF0EEF011F000)) 
    \emcnt[9]_i_1__7 
       (.I0(emcnt[8]),
        .I1(\emcnt[9]_i_2_n_0 ),
        .I2(\emcnt[9]_i_3__7_n_0 ),
        .I3(\sel_reg[1]_0 ),
        .I4(emcnt0[9]),
        .I5(emcnt[9]),
        .O(\emcnt[9]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \emcnt[9]_i_2 
       (.I0(emcnt[7]),
        .I1(emcnt[5]),
        .I2(emcnt[2]),
        .I3(emcnt[3]),
        .I4(emcnt[4]),
        .I5(emcnt[6]),
        .O(\emcnt[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \emcnt[9]_i_3__7 
       (.I0(\smcnt_reg[9]_0 [3]),
        .I1(\smcnt_reg[9]_0 [2]),
        .I2(\smcnt_reg[9]_0 [1]),
        .I3(opmf__28_carry_0),
        .I4(\smcnt_reg[9]_0 [0]),
        .O(\emcnt[9]_i_3__7_n_0 ));
  FDRE \emcnt_reg[0] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\emcnt[0]_i_1__7_n_0 ),
        .Q(emcnt[0]),
        .R(1'b0));
  FDRE \emcnt_reg[1] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\emcnt[1]_i_1__7_n_0 ),
        .Q(emcnt[1]),
        .R(1'b0));
  FDRE \emcnt_reg[2] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\emcnt[2]_i_1__7_n_0 ),
        .Q(emcnt[2]),
        .R(1'b0));
  FDRE \emcnt_reg[3] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\emcnt[3]_i_1__7_n_0 ),
        .Q(emcnt[3]),
        .R(1'b0));
  FDRE \emcnt_reg[4] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\emcnt[4]_i_1_n_0 ),
        .Q(emcnt[4]),
        .R(1'b0));
  FDRE \emcnt_reg[5] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\emcnt_reg[8]_1 [0]),
        .Q(emcnt[5]),
        .R(1'b0));
  FDRE \emcnt_reg[6] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\emcnt[6]_i_1__7_n_0 ),
        .Q(emcnt[6]),
        .R(1'b0));
  FDRE \emcnt_reg[7] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\emcnt_reg[8]_1 [1]),
        .Q(emcnt[7]),
        .R(1'b0));
  FDRE \emcnt_reg[8] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\emcnt_reg[8]_1 [2]),
        .Q(emcnt[8]),
        .R(1'b0));
  FDRE \emcnt_reg[9] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\emcnt[9]_i_1__7_n_0 ),
        .Q(emcnt[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \end_of_frame[2]_INST_0_i_1 
       (.I0(\rx_end_of_frame[2] ),
        .I1(\eof_pipe_reg[3]_0 [1]),
        .I2(\rx_start_of_frame[2] [0]),
        .I3(\eof_pipe_reg[3]_0 [0]),
        .I4(\rx_start_of_frame[2] [1]),
        .I5(\eof_pipe_reg[3]_0 [2]),
        .O(\eof_d_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \end_of_frame[3]_INST_0_i_1 
       (.I0(\eof_pipe_reg[3]_0 [0]),
        .I1(\eof_pipe_reg[3]_0 [2]),
        .I2(\rx_start_of_frame[2] [0]),
        .I3(\eof_pipe_reg[3]_0 [1]),
        .I4(\rx_start_of_frame[2] [1]),
        .I5(\eof_pipe_reg[3]_0 [3]),
        .O(\eof_pipe_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \end_of_multiframe[2]_INST_0_i_1 
       (.I0(\rx_end_of_multiframe[2] ),
        .I1(\eomf_pipe_reg[3]_0 [1]),
        .I2(\rx_start_of_frame[2] [0]),
        .I3(\eomf_pipe_reg[3]_0 [0]),
        .I4(\rx_start_of_frame[2] [1]),
        .I5(\eomf_pipe_reg[3]_0 [2]),
        .O(\eomf_d_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \end_of_multiframe[3]_INST_0_i_1 
       (.I0(\eomf_pipe_reg[3]_0 [0]),
        .I1(\eomf_pipe_reg[3]_0 [2]),
        .I2(\rx_start_of_frame[2] [0]),
        .I3(\eomf_pipe_reg[3]_0 [1]),
        .I4(\rx_start_of_frame[2] [1]),
        .I5(\eomf_pipe_reg[3]_0 [3]),
        .O(\eomf_pipe_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEAFEEAA)) 
    \eof_int[0]_i_1 
       (.I0(\sof_int_reg[1]_0 ),
        .I1(\eof_int_reg_n_0_[1] ),
        .I2(efcnt[0]),
        .I3(\rx_cfg_octets_per_frame_reg[7] ),
        .I4(\eof_int[1]_i_2__7_n_0 ),
        .I5(\sel_reg[1]_0 ),
        .O(\eof_int[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F088FF00F088)) 
    \eof_int[1]_i_1 
       (.I0(\eof_int[1]_i_2__7_n_0 ),
        .I1(efcnt[0]),
        .I2(\eof_int_reg_n_0_[2] ),
        .I3(\rx_cfg_octets_per_frame_reg[7] ),
        .I4(\sel_reg[1]_0 ),
        .I5(octets_per_frame[1]),
        .O(\eof_int[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \eof_int[1]_i_2__7 
       (.I0(efcnt[1]),
        .I1(\efcnt[2]_i_2__6_n_0 ),
        .O(\eof_int[1]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000F011FF00F011)) 
    \eof_int[2]_i_1 
       (.I0(efcnt[0]),
        .I1(\eof_int[3]_i_3__7_n_0 ),
        .I2(\eof_int_reg_n_0_[3] ),
        .I3(\rx_cfg_octets_per_frame_reg[7] ),
        .I4(\sel_reg[1]_0 ),
        .I5(octets_per_frame[0]),
        .O(\eof_int[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB080B383B080B080)) 
    \eof_int[3]_i_1__7 
       (.I0(\eof_int[3]_i_2__7_n_0 ),
        .I1(\sel_reg[1]_0 ),
        .I2(\rx_cfg_octets_per_frame_reg[7] ),
        .I3(\eof_int_reg_n_0_[1] ),
        .I4(\eof_int[3]_i_3__7_n_0 ),
        .I5(efcnt[0]),
        .O(\eof_int[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \eof_int[3]_i_2__7 
       (.I0(octets_per_frame[0]),
        .I1(octets_per_frame[1]),
        .O(\eof_int[3]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \eof_int[3]_i_3__7 
       (.I0(\efcnt[2]_i_2__6_n_0 ),
        .I1(efcnt[1]),
        .O(\eof_int[3]_i_3__7_n_0 ));
  FDRE \eof_int_reg[0] 
       (.C(clk),
        .CE(\sof_int_reg[3]_0 ),
        .D(\eof_int[0]_i_1_n_0 ),
        .Q(\eof_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \eof_int_reg[1] 
       (.C(clk),
        .CE(\sof_int_reg[3]_0 ),
        .D(\eof_int[1]_i_1_n_0 ),
        .Q(\eof_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \eof_int_reg[2] 
       (.C(clk),
        .CE(\sof_int_reg[3]_0 ),
        .D(\eof_int[2]_i_1_n_0 ),
        .Q(\eof_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \eof_int_reg[3] 
       (.C(clk),
        .CE(\sof_int_reg[3]_0 ),
        .D(\eof_int[3]_i_1__7_n_0 ),
        .Q(\eof_int_reg_n_0_[3] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \eof_pipe[0]_i_1 
       (.I0(\eof_int_reg_n_0_[0] ),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(\sel_reg[1]_1 ),
        .I4(eof_pipe[4]),
        .O(\eof_pipe[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eof_pipe[1]_i_1 
       (.I0(\eof_pipe[1]_i_2_n_0 ),
        .I1(\sel_reg[1]_1 ),
        .I2(\eof_int_reg_n_0_[0] ),
        .I3(lane_offs_out[0]),
        .I4(\eof_int_reg_n_0_[1] ),
        .O(\eof_pipe[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eof_pipe[1]_i_2 
       (.I0(eof_pipe[5]),
        .I1(sel[1]),
        .I2(\eof_int_reg_n_0_[0] ),
        .I3(sel[0]),
        .I4(\eof_int_reg_n_0_[1] ),
        .O(\eof_pipe[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \eof_pipe[2]_i_2 
       (.I0(\eof_int_reg_n_0_[0] ),
        .I1(lane_offs_out[1]),
        .I2(\eof_int_reg_n_0_[2] ),
        .I3(lane_offs_out[0]),
        .I4(\eof_int_reg_n_0_[1] ),
        .O(\eof_pipe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eof_pipe[2]_i_3 
       (.I0(eof_pipe[6]),
        .I1(\eof_int_reg_n_0_[1] ),
        .I2(sel[0]),
        .I3(\eof_int_reg_n_0_[0] ),
        .I4(sel[1]),
        .I5(\eof_int_reg_n_0_[2] ),
        .O(\eof_pipe[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eof_pipe[3]_i_2 
       (.I0(\eof_int_reg_n_0_[0] ),
        .I1(\eof_int_reg_n_0_[2] ),
        .I2(lane_offs_out[0]),
        .I3(\eof_int_reg_n_0_[1] ),
        .I4(lane_offs_out[1]),
        .I5(\eof_int_reg_n_0_[3] ),
        .O(\eof_pipe[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eof_pipe[3]_i_3 
       (.I0(\eof_int_reg_n_0_[0] ),
        .I1(\eof_int_reg_n_0_[2] ),
        .I2(sel[0]),
        .I3(\eof_int_reg_n_0_[1] ),
        .I4(sel[1]),
        .I5(\eof_int_reg_n_0_[3] ),
        .O(\eof_pipe[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \eof_pipe[4]_i_2 
       (.I0(\eof_int_reg_n_0_[2] ),
        .I1(lane_offs_out[0]),
        .I2(\eof_int_reg_n_0_[1] ),
        .I3(lane_offs_out[1]),
        .I4(\eof_int_reg_n_0_[3] ),
        .O(\eof_pipe[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \eof_pipe[4]_i_3 
       (.I0(\eof_int_reg_n_0_[1] ),
        .I1(sel[0]),
        .I2(\eof_int_reg_n_0_[2] ),
        .I3(sel[1]),
        .I4(\eof_int_reg_n_0_[3] ),
        .O(\eof_pipe[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \eof_pipe[5]_i_1 
       (.I0(sel[0]),
        .I1(\sel_reg[1]_1 ),
        .I2(\eof_int_reg_n_0_[2] ),
        .I3(lane_offs_out[0]),
        .I4(\eof_int_reg_n_0_[3] ),
        .O(\eof_pipe[5]_i_1_n_0 ));
  FDRE \eof_pipe_reg[0] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [0]),
        .D(\eof_pipe[0]_i_1_n_0 ),
        .Q(\eof_pipe_reg[3]_0 [0]),
        .R(\sel_reg[1]_0 ));
  FDRE \eof_pipe_reg[1] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [1]),
        .D(\eof_pipe[1]_i_1_n_0 ),
        .Q(\eof_pipe_reg[3]_0 [1]),
        .R(\sel_reg[1]_0 ));
  FDRE \eof_pipe_reg[2] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [2]),
        .D(\eof_pipe_reg[2]_i_1_n_0 ),
        .Q(\eof_pipe_reg[3]_0 [2]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \eof_pipe_reg[2]_i_1 
       (.I0(\eof_pipe[2]_i_2_n_0 ),
        .I1(\eof_pipe[2]_i_3_n_0 ),
        .O(\eof_pipe_reg[2]_i_1_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \eof_pipe_reg[3] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [3]),
        .D(\eof_pipe_reg[3]_i_1_n_0 ),
        .Q(\eof_pipe_reg[3]_0 [3]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \eof_pipe_reg[3]_i_1 
       (.I0(\eof_pipe[3]_i_2_n_0 ),
        .I1(\eof_pipe[3]_i_3_n_0 ),
        .O(\eof_pipe_reg[3]_i_1_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \eof_pipe_reg[4] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [4]),
        .D(\eof_pipe_reg[4]_i_1_n_0 ),
        .Q(eof_pipe[4]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \eof_pipe_reg[4]_i_1 
       (.I0(\eof_pipe[4]_i_2_n_0 ),
        .I1(\eof_pipe[4]_i_3_n_0 ),
        .O(\eof_pipe_reg[4]_i_1_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \eof_pipe_reg[5] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [5]),
        .D(\eof_pipe[5]_i_1_n_0 ),
        .Q(eof_pipe[5]),
        .R(\sel_reg[1]_0 ));
  FDRE \eof_pipe_reg[6] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [6]),
        .D(\eof_int_reg_n_0_[3] ),
        .Q(eof_pipe[6]),
        .R(\sel_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \eomf_int[0]_i_1__7 
       (.I0(emcnt[0]),
        .I1(\emcnt_reg[9]_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \eomf_int[1]_i_1 
       (.I0(emcnt[0]),
        .I1(\emcnt_reg[9]_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \eomf_int[2]_i_1__7 
       (.I0(emcnt[0]),
        .I1(\emcnt[1]_i_2_n_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \eomf_int[3]_i_2 
       (.I0(emcnt[0]),
        .I1(\emcnt[1]_i_2_n_0 ),
        .I2(emcnt[1]),
        .O(\eomf_int[3]_i_2_n_0 ));
  FDRE \eomf_int_reg[0] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [3]),
        .D(\eomf_int[0]_i_1__7_n_0 ),
        .Q(\eomf_int_reg_n_0_[0] ),
        .R(SR));
  FDRE \eomf_int_reg[1] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [3]),
        .D(\eomf_int[1]_i_1_n_0 ),
        .Q(\eomf_int_reg_n_0_[1] ),
        .R(SR));
  FDRE \eomf_int_reg[2] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [3]),
        .D(\eomf_int[2]_i_1__7_n_0 ),
        .Q(\eomf_int_reg_n_0_[2] ),
        .R(SR));
  FDRE \eomf_int_reg[3] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [3]),
        .D(\eomf_int[3]_i_2_n_0 ),
        .Q(\eomf_int_reg_n_0_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \eomf_pipe[0]_i_1 
       (.I0(\eomf_int_reg_n_0_[0] ),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(\sel_reg[1]_1 ),
        .I4(eomf_pipe[4]),
        .O(\eomf_pipe[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eomf_pipe[1]_i_1 
       (.I0(\eomf_pipe[1]_i_2_n_0 ),
        .I1(\sel_reg[1]_1 ),
        .I2(\eomf_int_reg_n_0_[0] ),
        .I3(lane_offs_out[0]),
        .I4(\eomf_int_reg_n_0_[1] ),
        .O(\eomf_pipe[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eomf_pipe[1]_i_2 
       (.I0(eomf_pipe[5]),
        .I1(sel[1]),
        .I2(\eomf_int_reg_n_0_[0] ),
        .I3(sel[0]),
        .I4(\eomf_int_reg_n_0_[1] ),
        .O(\eomf_pipe[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \eomf_pipe[2]_i_2 
       (.I0(\eomf_int_reg_n_0_[0] ),
        .I1(lane_offs_out[1]),
        .I2(\eomf_int_reg_n_0_[2] ),
        .I3(lane_offs_out[0]),
        .I4(\eomf_int_reg_n_0_[1] ),
        .O(\eomf_pipe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eomf_pipe[2]_i_3 
       (.I0(eomf_pipe[6]),
        .I1(\eomf_int_reg_n_0_[1] ),
        .I2(sel[0]),
        .I3(\eomf_int_reg_n_0_[0] ),
        .I4(sel[1]),
        .I5(\eomf_int_reg_n_0_[2] ),
        .O(\eomf_pipe[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eomf_pipe[3]_i_2 
       (.I0(\eomf_int_reg_n_0_[0] ),
        .I1(\eomf_int_reg_n_0_[2] ),
        .I2(lane_offs_out[0]),
        .I3(\eomf_int_reg_n_0_[1] ),
        .I4(lane_offs_out[1]),
        .I5(\eomf_int_reg_n_0_[3] ),
        .O(\eomf_pipe[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \eomf_pipe[3]_i_3 
       (.I0(\eomf_int_reg_n_0_[0] ),
        .I1(\eomf_int_reg_n_0_[2] ),
        .I2(sel[0]),
        .I3(\eomf_int_reg_n_0_[1] ),
        .I4(sel[1]),
        .I5(\eomf_int_reg_n_0_[3] ),
        .O(\eomf_pipe[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \eomf_pipe[4]_i_2 
       (.I0(\eomf_int_reg_n_0_[2] ),
        .I1(lane_offs_out[0]),
        .I2(\eomf_int_reg_n_0_[1] ),
        .I3(lane_offs_out[1]),
        .I4(\eomf_int_reg_n_0_[3] ),
        .O(\eomf_pipe[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \eomf_pipe[4]_i_3 
       (.I0(\eomf_int_reg_n_0_[1] ),
        .I1(sel[0]),
        .I2(\eomf_int_reg_n_0_[2] ),
        .I3(sel[1]),
        .I4(\eomf_int_reg_n_0_[3] ),
        .O(\eomf_pipe[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \eomf_pipe[5]_i_1 
       (.I0(sel[0]),
        .I1(\sel_reg[1]_1 ),
        .I2(\eomf_int_reg_n_0_[2] ),
        .I3(lane_offs_out[0]),
        .I4(\eomf_int_reg_n_0_[3] ),
        .O(\eomf_pipe[5]_i_1_n_0 ));
  FDRE \eomf_pipe_reg[0] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [0]),
        .D(\eomf_pipe[0]_i_1_n_0 ),
        .Q(\eomf_pipe_reg[3]_0 [0]),
        .R(\sel_reg[1]_0 ));
  FDRE \eomf_pipe_reg[1] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [1]),
        .D(\eomf_pipe[1]_i_1_n_0 ),
        .Q(\eomf_pipe_reg[3]_0 [1]),
        .R(\sel_reg[1]_0 ));
  FDRE \eomf_pipe_reg[2] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [2]),
        .D(\eomf_pipe_reg[2]_i_1_n_0 ),
        .Q(\eomf_pipe_reg[3]_0 [2]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \eomf_pipe_reg[2]_i_1 
       (.I0(\eomf_pipe[2]_i_2_n_0 ),
        .I1(\eomf_pipe[2]_i_3_n_0 ),
        .O(\eomf_pipe_reg[2]_i_1_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \eomf_pipe_reg[3] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [3]),
        .D(\eomf_pipe_reg[3]_i_1_n_0 ),
        .Q(\eomf_pipe_reg[3]_0 [3]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \eomf_pipe_reg[3]_i_1 
       (.I0(\eomf_pipe[3]_i_2_n_0 ),
        .I1(\eomf_pipe[3]_i_3_n_0 ),
        .O(\eomf_pipe_reg[3]_i_1_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \eomf_pipe_reg[4] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [4]),
        .D(\eomf_pipe_reg[4]_i_1_n_0 ),
        .Q(eomf_pipe[4]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \eomf_pipe_reg[4]_i_1 
       (.I0(\eomf_pipe[4]_i_2_n_0 ),
        .I1(\eomf_pipe[4]_i_3_n_0 ),
        .O(\eomf_pipe_reg[4]_i_1_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \eomf_pipe_reg[5] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [5]),
        .D(\eomf_pipe[5]_i_1_n_0 ),
        .Q(eomf_pipe[5]),
        .R(\sel_reg[1]_0 ));
  FDRE \eomf_pipe_reg[6] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [6]),
        .D(\eomf_int_reg_n_0_[3] ),
        .Q(eomf_pipe[6]),
        .R(\sel_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    opmf__0_carry__1_i_4
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[5]),
        .O(\rx_cfg_octets_per_frame_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2E12112DD1ED112D)) 
    opmf__0_carry_i_1
       (.I0(\rx_cfg_octets_per_frame_reg[3] ),
        .I1(frames_per_multiframe[0]),
        .I2(frames_per_multiframe[1]),
        .I3(\rx_cfg_octets_per_frame_reg[2] ),
        .I4(\rx_cfg_octets_per_frame_reg[0] ),
        .I5(frames_per_multiframe[2]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'h0550366C)) 
    opmf__0_carry_i_2
       (.I0(octets_per_frame[1]),
        .I1(frames_per_multiframe[2]),
        .I2(frames_per_multiframe[0]),
        .I3(frames_per_multiframe[1]),
        .I4(octets_per_frame[0]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h06)) 
    opmf__0_carry_i_3
       (.I0(frames_per_multiframe[0]),
        .I1(frames_per_multiframe[1]),
        .I2(octets_per_frame[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hF096A5C3F06655C3)) 
    opmf__0_carry_i_4
       (.I0(\rx_cfg_octets_per_frame_reg[2] ),
        .I1(\rx_cfg_octets_per_frame_reg[3] ),
        .I2(opmf__0_carry_i_8_n_0),
        .I3(frames_per_multiframe[0]),
        .I4(frames_per_multiframe[1]),
        .I5(octets_per_frame[0]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h005533660F5A963C)) 
    opmf__0_carry_i_5
       (.I0(frames_per_multiframe[1]),
        .I1(frames_per_multiframe[2]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[1]),
        .I4(octets_per_frame[0]),
        .I5(frames_per_multiframe[0]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h0356)) 
    opmf__0_carry_i_6
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(frames_per_multiframe[1]),
        .I3(frames_per_multiframe[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    opmf__0_carry_i_7
       (.I0(octets_per_frame[0]),
        .I1(frames_per_multiframe[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h06666000)) 
    opmf__0_carry_i_8
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(frames_per_multiframe[1]),
        .I3(frames_per_multiframe[0]),
        .I4(frames_per_multiframe[2]),
        .O(opmf__0_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h5701)) 
    opmf__28_carry__0_i_1
       (.I0(opmf__28_carry__0_i_8_n_0),
        .I1(\rx_cfg_frames_per_multi_reg[3]_0 ),
        .I2(\rx_cfg_octets_per_frame_reg[4] ),
        .I3(opmf__28_carry__0_i_9_n_0),
        .O(\rx_cfg_octets_per_frame_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h08)) 
    opmf__28_carry__0_i_10
       (.I0(O[0]),
        .I1(\rx_cfg_frames_per_multi_reg[4] ),
        .I2(octets_per_frame[0]),
        .O(opmf__28_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'hD777D88728882778)) 
    opmf__28_carry__0_i_11
       (.I0(\rx_cfg_frames_per_multi_reg[4] ),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[0]),
        .I4(\rx_cfg_frames_per_multi_reg[3] ),
        .I5(O[2]),
        .O(opmf__28_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h2F00D0FF2F002F00)) 
    opmf__28_carry__0_i_12
       (.I0(\rx_cfg_frames_per_multi_reg[4] ),
        .I1(\rx_cfg_octets_per_frame_reg[4] ),
        .I2(opmf__28_carry__0_i_16_n_0),
        .I3(opmf__28_carry__0_i_4_0[0]),
        .I4(\rx_cfg_frames_per_multi_reg[3]_0 ),
        .I5(\rx_cfg_octets_per_frame_reg[6] ),
        .O(opmf__28_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'h77788887)) 
    opmf__28_carry__0_i_13
       (.I0(\rx_cfg_octets_per_frame_reg[5]_0 ),
        .I1(\rx_cfg_frames_per_multi_reg[4] ),
        .I2(\rx_cfg_frames_per_multi_reg[3] ),
        .I3(\rx_cfg_octets_per_frame_reg[4] ),
        .I4(opmf__28_carry__0_i_4_0[1]),
        .O(opmf__28_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'h0AAAA22002200220)) 
    opmf__28_carry__0_i_14
       (.I0(O[3]),
        .I1(\rx_cfg_frames_per_multi_reg[3] ),
        .I2(\sfcnt[6]_i_4_n_0 ),
        .I3(octets_per_frame[2]),
        .I4(octets_per_frame[3]),
        .I5(\rx_cfg_frames_per_multi_reg[4] ),
        .O(opmf__28_carry__0_i_14_n_0));
  LUT5 #(
    .INIT(32'hDDD2222D)) 
    opmf__28_carry__0_i_15
       (.I0(\rx_cfg_frames_per_multi_reg[4] ),
        .I1(\rx_cfg_octets_per_frame_reg[4] ),
        .I2(\rx_cfg_frames_per_multi_reg[3] ),
        .I3(\rx_cfg_octets_per_frame_reg[3] ),
        .I4(opmf__28_carry__0_i_4_0[0]),
        .O(opmf__28_carry__0_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    opmf__28_carry__0_i_16
       (.I0(frames_per_multiframe[4]),
        .I1(frames_per_multiframe[2]),
        .I2(frames_per_multiframe[1]),
        .I3(frames_per_multiframe[0]),
        .I4(frames_per_multiframe[3]),
        .I5(\rx_cfg_octets_per_frame_reg[3] ),
        .O(opmf__28_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h0333322002200000)) 
    opmf__28_carry__0_i_2
       (.I0(opmf__28_carry__0_i_10_n_0),
        .I1(\rx_cfg_frames_per_multi_reg[3]_0 ),
        .I2(octets_per_frame[2]),
        .I3(\sfcnt[6]_i_4_n_0 ),
        .I4(octets_per_frame[3]),
        .I5(opmf__28_carry__0_i_11_n_0),
        .O(\rx_cfg_octets_per_frame_reg[1] [1]));
  LUT6 #(
    .INIT(64'hCCCCCCCCC993366C)) 
    opmf__28_carry__0_i_3
       (.I0(opmf__28_carry__0_i_10_n_0),
        .I1(opmf__28_carry__0_i_11_n_0),
        .I2(\sfcnt[6]_i_4_n_0 ),
        .I3(octets_per_frame[2]),
        .I4(octets_per_frame[3]),
        .I5(\rx_cfg_frames_per_multi_reg[3]_0 ),
        .O(\rx_cfg_octets_per_frame_reg[1] [0]));
  LUT6 #(
    .INIT(64'h9666999696669666)) 
    opmf__28_carry__0_i_4
       (.I0(opmf__28_carry__0_i_12_n_0),
        .I1(opmf__28_carry__0_i_13_n_0),
        .I2(opmf__28_carry__0_i_14_n_0),
        .I3(opmf__28_carry__0_i_15_n_0),
        .I4(\rx_cfg_frames_per_multi_reg[3]_0 ),
        .I5(\rx_cfg_octets_per_frame_reg[5]_0 ),
        .O(\rx_cfg_octets_per_frame_reg[2]_0 [3]));
  LUT5 #(
    .INIT(32'h96996966)) 
    opmf__28_carry__0_i_5
       (.I0(\rx_cfg_octets_per_frame_reg[1] [2]),
        .I1(opmf__28_carry__0_i_15_n_0),
        .I2(\rx_cfg_frames_per_multi_reg[3]_0 ),
        .I3(\rx_cfg_octets_per_frame_reg[5]_0 ),
        .I4(opmf__28_carry__0_i_14_n_0),
        .O(\rx_cfg_octets_per_frame_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h56A9A956)) 
    opmf__28_carry__0_i_6
       (.I0(opmf__28_carry__0_i_8_n_0),
        .I1(\rx_cfg_frames_per_multi_reg[3]_0 ),
        .I2(\rx_cfg_octets_per_frame_reg[4] ),
        .I3(opmf__28_carry__0_i_9_n_0),
        .I4(\rx_cfg_octets_per_frame_reg[1] [1]),
        .O(\rx_cfg_octets_per_frame_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'hA6A66A55AAAAAAAA)) 
    opmf__28_carry__0_i_7
       (.I0(\rx_cfg_octets_per_frame_reg[1] [0]),
        .I1(\rx_cfg_frames_per_multi_reg[4] ),
        .I2(octets_per_frame[1]),
        .I3(\rx_cfg_frames_per_multi_reg[3] ),
        .I4(octets_per_frame[0]),
        .I5(O[1]),
        .O(\rx_cfg_octets_per_frame_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h8871F9F9FFFFFFFF)) 
    opmf__28_carry__0_i_8
       (.I0(octets_per_frame[1]),
        .I1(octets_per_frame[0]),
        .I2(\rx_cfg_frames_per_multi_reg[3] ),
        .I3(octets_per_frame[2]),
        .I4(\rx_cfg_frames_per_multi_reg[4] ),
        .I5(O[2]),
        .O(opmf__28_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hDD78787722878788)) 
    opmf__28_carry__0_i_9
       (.I0(\rx_cfg_frames_per_multi_reg[4] ),
        .I1(octets_per_frame[3]),
        .I2(\rx_cfg_frames_per_multi_reg[3] ),
        .I3(\sfcnt[6]_i_4_n_0 ),
        .I4(octets_per_frame[2]),
        .I5(O[3]),
        .O(opmf__28_carry__0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    opmf__28_carry_i_6
       (.I0(frames_per_multiframe[4]),
        .I1(frames_per_multiframe[3]),
        .I2(frames_per_multiframe[0]),
        .I3(frames_per_multiframe[1]),
        .I4(frames_per_multiframe[2]),
        .O(\rx_cfg_frames_per_multi_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    opmf__28_carry_i_7
       (.I0(frames_per_multiframe[3]),
        .I1(frames_per_multiframe[0]),
        .I2(frames_per_multiframe[1]),
        .I3(frames_per_multiframe[2]),
        .I4(frames_per_multiframe[4]),
        .O(\rx_cfg_frames_per_multi_reg[3] ));
  LUT4 #(
    .INIT(16'h9555)) 
    opmf__28_carry_i_8
       (.I0(frames_per_multiframe[3]),
        .I1(frames_per_multiframe[2]),
        .I2(frames_per_multiframe[1]),
        .I3(frames_per_multiframe[0]),
        .O(\rx_cfg_frames_per_multi_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \resync_cnt[5]_i_2 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .O(\rx_cfg_octets_per_frame_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \resync_cnt[6]_i_2 
       (.I0(octets_per_frame[4]),
        .I1(octets_per_frame[3]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[0]),
        .I4(octets_per_frame[2]),
        .O(\rx_cfg_octets_per_frame_reg[4] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \resync_cnt[7]_i_2 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[4]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[0]),
        .I4(octets_per_frame[1]),
        .I5(octets_per_frame[3]),
        .O(\rx_cfg_octets_per_frame_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \resync_cnt[8]_i_2 
       (.I0(octets_per_frame[6]),
        .I1(\rx_cfg_octets_per_frame_reg[4]_0 ),
        .I2(octets_per_frame[0]),
        .O(\rx_cfg_octets_per_frame_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \sel[0]_i_1 
       (.I0(lane_offs_out[0]),
        .I1(\sel_reg[1]_1 ),
        .I2(sel[0]),
        .O(\sel[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \sel[1]_i_1 
       (.I0(lane_offs_out[1]),
        .I1(\sel_reg[1]_1 ),
        .I2(sel[1]),
        .O(\sel[1]_i_1_n_0 ));
  FDRE \sel_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sel[0]_i_1_n_0 ),
        .Q(sel[0]),
        .R(\sel_reg[1]_0 ));
  FDRE \sel_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sel[1]_i_1_n_0 ),
        .Q(sel[1]),
        .R(\sel_reg[1]_0 ));
  CARRY4 sfcnt0_carry
       (.CI(1'b0),
        .CO({sfcnt0_carry_n_0,sfcnt0_carry_n_1,sfcnt0_carry_n_2,sfcnt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({sfcnt[2],sfcnt0_carry_i_1_n_0,octets_per_frame[1:0]}),
        .O(sfcnt0[3:0]),
        .S({sfcnt0_carry_i_2_n_0,sfcnt0_carry_i_3_n_0,sfcnt0_carry_i_4_n_0,sfcnt0_carry_i_5_n_0}));
  CARRY4 sfcnt0_carry__0
       (.CI(sfcnt0_carry_n_0),
        .CO({NLW_sfcnt0_carry__0_CO_UNCONNECTED[3],sfcnt0_carry__0_n_1,sfcnt0_carry__0_n_2,sfcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sfcnt0_carry__0_i_1_n_0,sfcnt0_carry__0_i_2_n_0,sfcnt0_carry__0_i_3_n_0}),
        .O(sfcnt0[7:4]),
        .S({sfcnt0_carry__0_i_4_n_0,sfcnt0_carry__0_i_5_n_0,sfcnt0_carry__0_i_6_n_0,sfcnt0_carry__0_i_7_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sfcnt0_carry__0_i_1
       (.I0(octets_per_frame[5]),
        .I1(sfcnt[5]),
        .O(sfcnt0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sfcnt0_carry__0_i_2
       (.I0(octets_per_frame[4]),
        .I1(sfcnt[4]),
        .O(sfcnt0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sfcnt0_carry__0_i_3
       (.I0(octets_per_frame[3]),
        .I1(sfcnt[3]),
        .O(sfcnt0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    sfcnt0_carry__0_i_4
       (.I0(sfcnt[6]),
        .I1(octets_per_frame[6]),
        .I2(sfcnt[7]),
        .I3(octets_per_frame[7]),
        .O(sfcnt0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    sfcnt0_carry__0_i_5
       (.I0(sfcnt[5]),
        .I1(octets_per_frame[5]),
        .I2(sfcnt[6]),
        .I3(octets_per_frame[6]),
        .O(sfcnt0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    sfcnt0_carry__0_i_6
       (.I0(sfcnt[4]),
        .I1(octets_per_frame[4]),
        .I2(sfcnt[5]),
        .I3(octets_per_frame[5]),
        .O(sfcnt0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    sfcnt0_carry__0_i_7
       (.I0(sfcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(sfcnt[4]),
        .I3(octets_per_frame[4]),
        .O(sfcnt0_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sfcnt0_carry_i_1
       (.I0(sfcnt[2]),
        .O(sfcnt0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    sfcnt0_carry_i_2
       (.I0(sfcnt[3]),
        .I1(octets_per_frame[3]),
        .I2(sfcnt[2]),
        .O(sfcnt0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sfcnt0_carry_i_3
       (.I0(sfcnt[2]),
        .I1(octets_per_frame[2]),
        .O(sfcnt0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sfcnt0_carry_i_4
       (.I0(octets_per_frame[1]),
        .I1(sfcnt[1]),
        .O(sfcnt0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sfcnt0_carry_i_5
       (.I0(octets_per_frame[0]),
        .I1(sfcnt[0]),
        .O(sfcnt0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000077744474)) 
    \sfcnt[0]_i_1 
       (.I0(octets_per_frame[0]),
        .I1(\sel_reg[1]_0 ),
        .I2(sfcnt0[0]),
        .I3(\sfcnt[3]_i_4_n_0 ),
        .I4(sfcnt[0]),
        .I5(\rx_cfg_octets_per_frame_reg[7] ),
        .O(\sfcnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \sfcnt[1]_i_1 
       (.I0(sfcnt[1]),
        .I1(\sfcnt[3]_i_4_n_0 ),
        .I2(sfcnt0[1]),
        .I3(\rx_cfg_octets_per_frame_reg[7] ),
        .I4(\sel_reg[1]_0 ),
        .I5(\rx_cfg_octets_per_frame_reg[0] ),
        .O(\sfcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sfcnt[1]_i_2 
       (.I0(octets_per_frame[0]),
        .I1(octets_per_frame[1]),
        .O(\rx_cfg_octets_per_frame_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000AAAA3330)) 
    \sfcnt[2]_i_1 
       (.I0(\rx_cfg_octets_per_frame_reg[2] ),
        .I1(sfcnt[2]),
        .I2(\sfcnt[3]_i_4_n_0 ),
        .I3(sfcnt0[2]),
        .I4(\sel_reg[1]_0 ),
        .I5(\rx_cfg_octets_per_frame_reg[7] ),
        .O(\sfcnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \sfcnt[2]_i_2 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[1]),
        .I2(octets_per_frame[0]),
        .O(\rx_cfg_octets_per_frame_reg[2] ));
  LUT6 #(
    .INIT(64'hBAABBBBBBAABAAAA)) 
    \sfcnt[3]_i_1 
       (.I0(\sfcnt_reg[3]_0 ),
        .I1(\sfcnt_reg[3]_1 ),
        .I2(sfcnt[3]),
        .I3(sfcnt[2]),
        .I4(\sfcnt[3]_i_4_n_0 ),
        .I5(sfcnt0[3]),
        .O(\sfcnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sfcnt[3]_i_4 
       (.I0(sfcnt[7]),
        .I1(sfcnt[5]),
        .I2(sfcnt[3]),
        .I3(sfcnt[2]),
        .I4(sfcnt[4]),
        .I5(sfcnt[6]),
        .O(\sfcnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A8020000AAAA)) 
    \sfcnt[4]_i_1 
       (.I0(\sfcnt[4]_i_2_n_0 ),
        .I1(\sfcnt[4]_i_3_n_0 ),
        .I2(\sfcnt[6]_i_4_n_0 ),
        .I3(octets_per_frame[4]),
        .I4(\rx_cfg_octets_per_frame_reg[7] ),
        .I5(\sel_reg[1]_0 ),
        .O(\sfcnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE2222E)) 
    \sfcnt[4]_i_2 
       (.I0(sfcnt0[4]),
        .I1(\sfcnt[3]_i_4_n_0 ),
        .I2(sfcnt[3]),
        .I3(sfcnt[2]),
        .I4(sfcnt[4]),
        .I5(\sel_reg[1]_0 ),
        .O(\sfcnt[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sfcnt[4]_i_3 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[3]),
        .O(\sfcnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5454544444444454)) 
    \sfcnt[5]_i_1 
       (.I0(\rx_cfg_octets_per_frame_reg[7] ),
        .I1(\sfcnt[5]_i_2_n_0 ),
        .I2(\sel_reg[1]_0 ),
        .I3(octets_per_frame[4]),
        .I4(\sfcnt[5]_i_3_n_0 ),
        .I5(octets_per_frame[5]),
        .O(\sfcnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF0000FE)) 
    \sfcnt[5]_i_2 
       (.I0(sfcnt[7]),
        .I1(sfcnt[6]),
        .I2(sfcnt0[5]),
        .I3(sfcnt[5]),
        .I4(\sfcnt[5]_i_4_n_0 ),
        .I5(\sel_reg[1]_0 ),
        .O(\sfcnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \sfcnt[5]_i_3 
       (.I0(octets_per_frame[3]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[1]),
        .I3(octets_per_frame[0]),
        .O(\sfcnt[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sfcnt[5]_i_4 
       (.I0(sfcnt[4]),
        .I1(sfcnt[2]),
        .I2(sfcnt[3]),
        .O(\sfcnt[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF3F3F303030203A2)) 
    \sfcnt[6]_i_1 
       (.I0(octets_per_frame[7]),
        .I1(\sfcnt[6]_i_2_n_0 ),
        .I2(\sel_reg[1]_0 ),
        .I3(\rx_cfg_octets_per_frame_reg[5] ),
        .I4(\sfcnt[6]_i_4_n_0 ),
        .I5(octets_per_frame[6]),
        .O(\sfcnt[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0FF1)) 
    \sfcnt[6]_i_2 
       (.I0(sfcnt[7]),
        .I1(sfcnt0[6]),
        .I2(\sfcnt[6]_i_5_n_0 ),
        .I3(sfcnt[6]),
        .O(\sfcnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sfcnt[6]_i_3 
       (.I0(octets_per_frame[5]),
        .I1(octets_per_frame[2]),
        .I2(octets_per_frame[3]),
        .I3(octets_per_frame[4]),
        .O(\rx_cfg_octets_per_frame_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sfcnt[6]_i_4 
       (.I0(octets_per_frame[0]),
        .I1(octets_per_frame[1]),
        .O(\sfcnt[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sfcnt[6]_i_5 
       (.I0(sfcnt[5]),
        .I1(sfcnt[3]),
        .I2(sfcnt[2]),
        .I3(sfcnt[4]),
        .O(\sfcnt[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA88AA888)) 
    \sfcnt[7]_i_2 
       (.I0(\sfcnt_reg[7]_0 ),
        .I1(\sel_reg[1]_0 ),
        .I2(\sfcnt[7]_i_5_n_0 ),
        .I3(sfcnt[7]),
        .I4(sfcnt0[7]),
        .O(\sfcnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sfcnt[7]_i_3 
       (.I0(octets_per_frame[7]),
        .I1(octets_per_frame[5]),
        .I2(octets_per_frame[2]),
        .I3(octets_per_frame[3]),
        .I4(octets_per_frame[4]),
        .I5(octets_per_frame[6]),
        .O(\rx_cfg_octets_per_frame_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sfcnt[7]_i_5 
       (.I0(sfcnt[6]),
        .I1(sfcnt[4]),
        .I2(sfcnt[2]),
        .I3(sfcnt[3]),
        .I4(sfcnt[5]),
        .O(\sfcnt[7]_i_5_n_0 ));
  FDRE \sfcnt_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\sfcnt[0]_i_1_n_0 ),
        .Q(sfcnt[0]),
        .R(1'b0));
  FDRE \sfcnt_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\sfcnt[1]_i_1_n_0 ),
        .Q(sfcnt[1]),
        .R(1'b0));
  FDRE \sfcnt_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\sfcnt[2]_i_1_n_0 ),
        .Q(sfcnt[2]),
        .R(1'b0));
  FDRE \sfcnt_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\sfcnt[3]_i_1_n_0 ),
        .Q(sfcnt[3]),
        .R(1'b0));
  FDRE \sfcnt_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\sfcnt[4]_i_1_n_0 ),
        .Q(sfcnt[4]),
        .R(1'b0));
  FDRE \sfcnt_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\sfcnt[5]_i_1_n_0 ),
        .Q(sfcnt[5]),
        .R(1'b0));
  FDRE \sfcnt_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\sfcnt[6]_i_1_n_0 ),
        .Q(sfcnt[6]),
        .R(1'b0));
  FDRE \sfcnt_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\sfcnt[7]_i_2_n_0 ),
        .Q(sfcnt[7]),
        .R(1'b0));
  CARRY4 smcnt0_carry
       (.CI(1'b0),
        .CO({smcnt0_carry_n_0,smcnt0_carry_n_1,smcnt0_carry_n_2,smcnt0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({smcnt[2],smcnt0_carry_i_1_n_0,\emcnt_reg[1]_0 }),
        .O(smcnt0[3:0]),
        .S({smcnt0_carry_i_2_n_0,smcnt0_carry_i_3_n_0,smcnt0_carry_i_4_n_0,smcnt0_carry_i_5_n_0}));
  CARRY4 smcnt0_carry__0
       (.CI(smcnt0_carry_n_0),
        .CO({smcnt0_carry__0_n_0,smcnt0_carry__0_n_1,smcnt0_carry__0_n_2,smcnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({smcnt0_carry__0_i_1_n_0,smcnt0_carry__0_i_2_n_0,smcnt0_carry__0_i_3_n_0,smcnt0_carry__0_i_4_n_0}),
        .O(smcnt0[7:4]),
        .S({smcnt0_carry__0_i_5_n_0,smcnt0_carry__0_i_6_n_0,smcnt0_carry__0_i_7_n_0,smcnt0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    smcnt0_carry__0_i_1
       (.I0(smcnt[6]),
        .I1(\smcnt_reg[9]_0 [0]),
        .O(smcnt0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    smcnt0_carry__0_i_2
       (.I0(smcnt[5]),
        .I1(\smcnt_reg[7]_1 [3]),
        .O(smcnt0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    smcnt0_carry__0_i_3
       (.I0(smcnt[4]),
        .I1(\smcnt_reg[7]_1 [2]),
        .O(smcnt0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    smcnt0_carry__0_i_4
       (.I0(smcnt[3]),
        .I1(\smcnt_reg[7]_1 [1]),
        .O(smcnt0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    smcnt0_carry__0_i_5
       (.I0(\smcnt_reg[9]_0 [0]),
        .I1(smcnt[6]),
        .I2(\smcnt_reg[9]_0 [1]),
        .I3(smcnt[7]),
        .O(smcnt0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    smcnt0_carry__0_i_6
       (.I0(\smcnt_reg[7]_1 [3]),
        .I1(smcnt[5]),
        .I2(\smcnt_reg[9]_0 [0]),
        .I3(smcnt[6]),
        .O(smcnt0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    smcnt0_carry__0_i_7
       (.I0(\smcnt_reg[7]_1 [2]),
        .I1(smcnt[4]),
        .I2(\smcnt_reg[7]_1 [3]),
        .I3(smcnt[5]),
        .O(smcnt0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    smcnt0_carry__0_i_8
       (.I0(\smcnt_reg[7]_1 [1]),
        .I1(smcnt[3]),
        .I2(\smcnt_reg[7]_1 [2]),
        .I3(smcnt[4]),
        .O(smcnt0_carry__0_i_8_n_0));
  CARRY4 smcnt0_carry__1
       (.CI(smcnt0_carry__0_n_0),
        .CO({NLW_smcnt0_carry__1_CO_UNCONNECTED[3:1],smcnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,smcnt0_carry__1_i_1_n_0}),
        .O({NLW_smcnt0_carry__1_O_UNCONNECTED[3:2],smcnt0[9:8]}),
        .S({1'b0,1'b0,smcnt0_carry__1_i_2_n_0,smcnt0_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    smcnt0_carry__1_i_1
       (.I0(smcnt[7]),
        .I1(\smcnt_reg[9]_0 [1]),
        .O(smcnt0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    smcnt0_carry__1_i_2
       (.I0(\smcnt_reg[9]_0 [2]),
        .I1(smcnt[8]),
        .I2(\smcnt_reg[9]_0 [3]),
        .I3(smcnt[9]),
        .O(smcnt0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    smcnt0_carry__1_i_3
       (.I0(\smcnt_reg[9]_0 [1]),
        .I1(smcnt[7]),
        .I2(\smcnt_reg[9]_0 [2]),
        .I3(smcnt[8]),
        .O(smcnt0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    smcnt0_carry_i_1
       (.I0(smcnt[2]),
        .O(smcnt0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    smcnt0_carry_i_2
       (.I0(\smcnt_reg[7]_1 [1]),
        .I1(smcnt[3]),
        .I2(smcnt[2]),
        .O(smcnt0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    smcnt0_carry_i_3
       (.I0(smcnt[2]),
        .I1(\smcnt_reg[7]_1 [0]),
        .O(smcnt0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    smcnt0_carry_i_4
       (.I0(\emcnt_reg[1]_0 [1]),
        .I1(smcnt[1]),
        .O(smcnt0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    smcnt0_carry_i_5
       (.I0(\emcnt_reg[1]_0 [0]),
        .I1(smcnt[0]),
        .O(smcnt0_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \smcnt[0]_i_1 
       (.I0(\emcnt_reg[1]_0 [0]),
        .I1(\sel_reg[1]_0 ),
        .I2(smcnt[0]),
        .I3(\smcnt[6]_i_3_n_0 ),
        .I4(smcnt0[0]),
        .O(\smcnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \smcnt[1]_i_1 
       (.I0(\emcnt_reg[1]_0 [1]),
        .I1(\sel_reg[1]_0 ),
        .I2(smcnt[1]),
        .I3(\smcnt[6]_i_3_n_0 ),
        .I4(smcnt0[1]),
        .O(\smcnt[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h47774744)) 
    \smcnt[2]_i_1 
       (.I0(\smcnt_reg[7]_1 [0]),
        .I1(\sel_reg[1]_0 ),
        .I2(smcnt[2]),
        .I3(\smcnt[6]_i_3_n_0 ),
        .I4(smcnt0[2]),
        .O(\smcnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \smcnt[3]_i_2 
       (.I0(\smcnt[6]_i_3_n_0 ),
        .I1(smcnt0[3]),
        .I2(smcnt[3]),
        .I3(smcnt[2]),
        .O(\smcnt_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hEEE0000E)) 
    \smcnt[4]_i_2 
       (.I0(\smcnt[6]_i_3_n_0 ),
        .I1(smcnt0[4]),
        .I2(smcnt[2]),
        .I3(smcnt[3]),
        .I4(smcnt[4]),
        .O(\smcnt_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE00000000E)) 
    \smcnt[5]_i_2 
       (.I0(\smcnt[6]_i_3_n_0 ),
        .I1(smcnt0[5]),
        .I2(smcnt[4]),
        .I3(smcnt[3]),
        .I4(smcnt[2]),
        .I5(smcnt[5]),
        .O(\smcnt_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h909090909F9F9F90)) 
    \smcnt[6]_i_1 
       (.I0(\smcnt_reg[9]_0 [0]),
        .I1(\smcnt[6]_i_2_n_0 ),
        .I2(\sel_reg[1]_0 ),
        .I3(\smcnt[6]_i_3_n_0 ),
        .I4(smcnt0[6]),
        .I5(\smcnt[6]_i_4_n_0 ),
        .O(\smcnt[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \smcnt[6]_i_2 
       (.I0(\smcnt_reg[7]_1 [3]),
        .I1(\smcnt_reg[7]_1 [1]),
        .I2(\smcnt_reg[7]_1 [0]),
        .I3(\smcnt_reg[7]_1 [2]),
        .O(\smcnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \smcnt[6]_i_3 
       (.I0(smcnt[9]),
        .I1(\smcnt[9]_i_5_n_0 ),
        .I2(smcnt[8]),
        .O(\smcnt[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \smcnt[6]_i_4 
       (.I0(smcnt[6]),
        .I1(smcnt[4]),
        .I2(smcnt[3]),
        .I3(smcnt[2]),
        .I4(smcnt[5]),
        .O(\smcnt[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC3C3C3C2)) 
    \smcnt[7]_i_2 
       (.I0(smcnt0[7]),
        .I1(smcnt[7]),
        .I2(\smcnt[7]_i_4_n_0 ),
        .I3(smcnt[8]),
        .I4(smcnt[9]),
        .O(\smcnt_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \smcnt[7]_i_3 
       (.I0(\smcnt_reg[9]_0 [1]),
        .I1(\smcnt_reg[7]_1 [3]),
        .I2(\smcnt_reg[7]_1 [1]),
        .I3(\smcnt_reg[7]_1 [0]),
        .I4(\smcnt_reg[7]_1 [2]),
        .I5(\smcnt_reg[9]_0 [0]),
        .O(opmf__28_carry__0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \smcnt[7]_i_4 
       (.I0(smcnt[6]),
        .I1(smcnt[4]),
        .I2(smcnt[3]),
        .I3(smcnt[2]),
        .I4(smcnt[5]),
        .O(\smcnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \smcnt[8]_i_2 
       (.I0(\smcnt_reg[9]_0 [1]),
        .I1(\smcnt_reg[7]_1 [3]),
        .I2(\smcnt_reg[7]_1 [1]),
        .I3(\smcnt_reg[7]_1 [0]),
        .I4(\smcnt_reg[7]_1 [2]),
        .I5(\smcnt_reg[9]_0 [0]),
        .O(opmf__28_carry__0_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hC3C2)) 
    \smcnt[8]_i_3 
       (.I0(smcnt0[8]),
        .I1(\smcnt[9]_i_5_n_0 ),
        .I2(smcnt[8]),
        .I3(smcnt[9]),
        .O(\smcnt_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h60606F6F6F606060)) 
    \smcnt[9]_i_2 
       (.I0(\smcnt_reg[9]_0 [3]),
        .I1(\smcnt[9]_i_3_n_0 ),
        .I2(\sel_reg[1]_0 ),
        .I3(smcnt0[9]),
        .I4(\smcnt[9]_i_4_n_0 ),
        .I5(smcnt[9]),
        .O(\smcnt[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \smcnt[9]_i_3 
       (.I0(\smcnt_reg[9]_0 [2]),
        .I1(opmf__28_carry__0_0),
        .O(\smcnt[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \smcnt[9]_i_4 
       (.I0(smcnt[8]),
        .I1(\smcnt[9]_i_5_n_0 ),
        .O(\smcnt[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \smcnt[9]_i_5 
       (.I0(smcnt[7]),
        .I1(smcnt[5]),
        .I2(smcnt[2]),
        .I3(smcnt[3]),
        .I4(smcnt[4]),
        .I5(smcnt[6]),
        .O(\smcnt[9]_i_5_n_0 ));
  FDRE \smcnt_reg[0] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\smcnt[0]_i_1_n_0 ),
        .Q(smcnt[0]),
        .R(1'b0));
  FDRE \smcnt_reg[1] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\smcnt[1]_i_1_n_0 ),
        .Q(smcnt[1]),
        .R(1'b0));
  FDRE \smcnt_reg[2] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\smcnt[2]_i_1_n_0 ),
        .Q(smcnt[2]),
        .R(1'b0));
  FDRE \smcnt_reg[3] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(D[0]),
        .Q(smcnt[3]),
        .R(1'b0));
  FDRE \smcnt_reg[4] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(D[1]),
        .Q(smcnt[4]),
        .R(1'b0));
  FDRE \smcnt_reg[5] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(D[2]),
        .Q(smcnt[5]),
        .R(1'b0));
  FDRE \smcnt_reg[6] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\smcnt[6]_i_1_n_0 ),
        .Q(smcnt[6]),
        .R(1'b0));
  FDRE \smcnt_reg[7] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(D[3]),
        .Q(smcnt[7]),
        .R(1'b0));
  FDRE \smcnt_reg[8] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(D[4]),
        .Q(smcnt[8]),
        .R(1'b0));
  FDRE \smcnt_reg[9] 
       (.C(clk),
        .CE(\smcnt_reg[9]_1 ),
        .D(\smcnt[9]_i_2_n_0 ),
        .Q(smcnt[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF000101)) 
    \sof_int[0]_i_1 
       (.I0(sfcnt[0]),
        .I1(sfcnt[1]),
        .I2(\sfcnt[3]_i_4_n_0 ),
        .I3(p_3_in[4]),
        .I4(\rx_cfg_octets_per_frame_reg[7] ),
        .I5(\sel_reg[1]_0 ),
        .O(\sof_int[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAEAEABAAAAAA)) 
    \sof_int[1]_i_1 
       (.I0(\sof_int_reg[1]_0 ),
        .I1(\rx_cfg_octets_per_frame_reg[7] ),
        .I2(\sel_reg[1]_0 ),
        .I3(\sof_int[1]_i_3_n_0 ),
        .I4(sfcnt[0]),
        .I5(p_3_in[5]),
        .O(\sof_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sof_int[1]_i_3 
       (.I0(sfcnt[1]),
        .I1(\sfcnt[3]_i_4_n_0 ),
        .O(\sof_int[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3333AAAA0000000F)) 
    \sof_int[2]_i_1 
       (.I0(p_3_in[6]),
        .I1(octets_per_frame[1]),
        .I2(sfcnt[0]),
        .I3(\sof_int[3]_i_3_n_0 ),
        .I4(\sel_reg[1]_0 ),
        .I5(\rx_cfg_octets_per_frame_reg[7] ),
        .O(\sof_int[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55005500FF0C000C)) 
    \sof_int[3]_i_2 
       (.I0(octets_per_frame[0]),
        .I1(sfcnt[0]),
        .I2(\sof_int[3]_i_3_n_0 ),
        .I3(\rx_cfg_octets_per_frame_reg[7] ),
        .I4(p_3_in[4]),
        .I5(\sel_reg[1]_0 ),
        .O(\sof_int[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sof_int[3]_i_3 
       (.I0(\sfcnt[3]_i_4_n_0 ),
        .I1(sfcnt[1]),
        .O(\sof_int[3]_i_3_n_0 ));
  FDRE \sof_int_reg[0] 
       (.C(clk),
        .CE(\sof_int_reg[3]_0 ),
        .D(\sof_int[0]_i_1_n_0 ),
        .Q(p_3_in[3]),
        .R(1'b0));
  FDRE \sof_int_reg[1] 
       (.C(clk),
        .CE(\sof_int_reg[3]_0 ),
        .D(\sof_int[1]_i_1_n_0 ),
        .Q(p_3_in[4]),
        .R(1'b0));
  FDRE \sof_int_reg[2] 
       (.C(clk),
        .CE(\sof_int_reg[3]_0 ),
        .D(\sof_int[2]_i_1_n_0 ),
        .Q(p_3_in[5]),
        .R(1'b0));
  FDRE \sof_int_reg[3] 
       (.C(clk),
        .CE(\sof_int_reg[3]_0 ),
        .D(\sof_int[3]_i_2_n_0 ),
        .Q(p_3_in[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sof_pipe[0]_i_2 
       (.I0(p_3_in[3]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(\sel_reg[1]_1 ),
        .I4(sof_pipe[4]),
        .O(\sof_pipe[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sof_pipe[1]_i_2 
       (.I0(\sof_pipe[1]_i_3_n_0 ),
        .I1(\sel_reg[1]_1 ),
        .I2(p_3_in[3]),
        .I3(lane_offs_out[0]),
        .I4(p_3_in[4]),
        .O(\sof_pipe[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sof_pipe[1]_i_3 
       (.I0(sof_pipe[5]),
        .I1(sel[1]),
        .I2(p_3_in[3]),
        .I3(sel[0]),
        .I4(p_3_in[4]),
        .O(\sof_pipe[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \sof_pipe[2]_i_3 
       (.I0(p_3_in[3]),
        .I1(lane_offs_out[1]),
        .I2(p_3_in[5]),
        .I3(lane_offs_out[0]),
        .I4(p_3_in[4]),
        .O(\sof_pipe[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sof_pipe[2]_i_4 
       (.I0(sof_pipe[6]),
        .I1(p_3_in[4]),
        .I2(sel[0]),
        .I3(p_3_in[3]),
        .I4(sel[1]),
        .I5(p_3_in[5]),
        .O(\sof_pipe[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sof_pipe[3]_i_3 
       (.I0(p_3_in[3]),
        .I1(p_3_in[5]),
        .I2(lane_offs_out[0]),
        .I3(p_3_in[4]),
        .I4(lane_offs_out[1]),
        .I5(p_3_in[6]),
        .O(\sof_pipe[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sof_pipe[3]_i_4 
       (.I0(p_3_in[3]),
        .I1(p_3_in[5]),
        .I2(sel[0]),
        .I3(p_3_in[4]),
        .I4(sel[1]),
        .I5(p_3_in[6]),
        .O(\sof_pipe[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \sof_pipe[4]_i_3 
       (.I0(p_3_in[5]),
        .I1(lane_offs_out[0]),
        .I2(p_3_in[4]),
        .I3(lane_offs_out[1]),
        .I4(p_3_in[6]),
        .O(\sof_pipe[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sof_pipe[4]_i_4 
       (.I0(p_3_in[4]),
        .I1(sel[0]),
        .I2(p_3_in[5]),
        .I3(sel[1]),
        .I4(p_3_in[6]),
        .O(\sof_pipe[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \sof_pipe[5]_i_2 
       (.I0(sel[0]),
        .I1(\sel_reg[1]_1 ),
        .I2(p_3_in[5]),
        .I3(lane_offs_out[0]),
        .I4(p_3_in[6]),
        .O(\sof_pipe[5]_i_2_n_0 ));
  FDRE \sof_pipe_reg[0] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [0]),
        .D(\sof_pipe[0]_i_2_n_0 ),
        .Q(\sof_pipe_reg[3]_0 [0]),
        .R(\sel_reg[1]_0 ));
  FDRE \sof_pipe_reg[1] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [1]),
        .D(\sof_pipe[1]_i_2_n_0 ),
        .Q(\sof_pipe_reg[3]_0 [1]),
        .R(\sel_reg[1]_0 ));
  FDRE \sof_pipe_reg[2] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [2]),
        .D(\sof_pipe_reg[2]_i_2_n_0 ),
        .Q(\sof_pipe_reg[3]_0 [2]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \sof_pipe_reg[2]_i_2 
       (.I0(\sof_pipe[2]_i_3_n_0 ),
        .I1(\sof_pipe[2]_i_4_n_0 ),
        .O(\sof_pipe_reg[2]_i_2_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \sof_pipe_reg[3] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [3]),
        .D(\sof_pipe_reg[3]_i_2_n_0 ),
        .Q(\sof_pipe_reg[3]_0 [3]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \sof_pipe_reg[3]_i_2 
       (.I0(\sof_pipe[3]_i_3_n_0 ),
        .I1(\sof_pipe[3]_i_4_n_0 ),
        .O(\sof_pipe_reg[3]_i_2_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \sof_pipe_reg[4] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [4]),
        .D(\sof_pipe_reg[4]_i_2_n_0 ),
        .Q(sof_pipe[4]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \sof_pipe_reg[4]_i_2 
       (.I0(\sof_pipe[4]_i_3_n_0 ),
        .I1(\sof_pipe[4]_i_4_n_0 ),
        .O(\sof_pipe_reg[4]_i_2_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \sof_pipe_reg[5] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [5]),
        .D(\sof_pipe[5]_i_2_n_0 ),
        .Q(sof_pipe[5]),
        .R(\sel_reg[1]_0 ));
  FDRE \sof_pipe_reg[6] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [6]),
        .D(p_3_in[6]),
        .Q(sof_pipe[6]),
        .R(\sel_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \somf_int[0]_i_1 
       (.I0(smcnt[1]),
        .I1(smcnt[0]),
        .I2(\smcnt[9]_i_4_n_0 ),
        .I3(smcnt[9]),
        .I4(\sof_pipe_reg[6]_0 [3]),
        .I5(\somf_int_reg_n_0_[0] ),
        .O(\somf_int[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \somf_int[1]_i_1 
       (.I0(\somf_int_reg_n_0_[1] ),
        .I1(\sof_pipe_reg[6]_0 [3]),
        .I2(smcnt[1]),
        .I3(\smcnt[6]_i_3_n_0 ),
        .I4(smcnt[0]),
        .I5(somf_int),
        .O(\somf_int[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000CAA00AA)) 
    \somf_int[2]_i_1 
       (.I0(\somf_int_reg_n_0_[2] ),
        .I1(smcnt[1]),
        .I2(smcnt[0]),
        .I3(\sof_pipe_reg[6]_0 [3]),
        .I4(\smcnt_reg[8]_1 ),
        .I5(\sel_reg[1]_0 ),
        .O(\somf_int[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C0AA00AA)) 
    \somf_int[3]_i_1 
       (.I0(\somf_int_reg_n_0_[3] ),
        .I1(smcnt[1]),
        .I2(smcnt[0]),
        .I3(\sof_pipe_reg[6]_0 [3]),
        .I4(\smcnt_reg[8]_1 ),
        .I5(\sel_reg[1]_0 ),
        .O(\somf_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \somf_int[3]_i_2 
       (.I0(\smcnt[9]_i_5_n_0 ),
        .I1(smcnt[8]),
        .I2(smcnt[9]),
        .O(\smcnt_reg[8]_1 ));
  FDSE \somf_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\somf_int[0]_i_1_n_0 ),
        .Q(\somf_int_reg_n_0_[0] ),
        .S(\sel_reg[1]_0 ));
  FDRE \somf_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\somf_int[1]_i_1_n_0 ),
        .Q(\somf_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \somf_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\somf_int[2]_i_1_n_0 ),
        .Q(\somf_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \somf_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\somf_int[3]_i_1_n_0 ),
        .Q(\somf_int_reg_n_0_[3] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \somf_pipe[0]_i_1 
       (.I0(\somf_int_reg_n_0_[0] ),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(\sel_reg[1]_1 ),
        .I4(somf_pipe[4]),
        .O(\somf_pipe[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \somf_pipe[1]_i_1 
       (.I0(\somf_pipe[1]_i_2_n_0 ),
        .I1(\sel_reg[1]_1 ),
        .I2(\somf_int_reg_n_0_[0] ),
        .I3(lane_offs_out[0]),
        .I4(\somf_int_reg_n_0_[1] ),
        .O(\somf_pipe[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \somf_pipe[1]_i_2 
       (.I0(somf_pipe[5]),
        .I1(sel[1]),
        .I2(\somf_int_reg_n_0_[0] ),
        .I3(sel[0]),
        .I4(\somf_int_reg_n_0_[1] ),
        .O(\somf_pipe[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \somf_pipe[2]_i_2 
       (.I0(\somf_int_reg_n_0_[0] ),
        .I1(lane_offs_out[1]),
        .I2(\somf_int_reg_n_0_[2] ),
        .I3(lane_offs_out[0]),
        .I4(\somf_int_reg_n_0_[1] ),
        .O(\somf_pipe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \somf_pipe[2]_i_3 
       (.I0(somf_pipe[6]),
        .I1(\somf_int_reg_n_0_[1] ),
        .I2(sel[0]),
        .I3(\somf_int_reg_n_0_[0] ),
        .I4(sel[1]),
        .I5(\somf_int_reg_n_0_[2] ),
        .O(\somf_pipe[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \somf_pipe[3]_i_2 
       (.I0(\somf_int_reg_n_0_[0] ),
        .I1(\somf_int_reg_n_0_[2] ),
        .I2(lane_offs_out[0]),
        .I3(\somf_int_reg_n_0_[1] ),
        .I4(lane_offs_out[1]),
        .I5(\somf_int_reg_n_0_[3] ),
        .O(\somf_pipe[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \somf_pipe[3]_i_3 
       (.I0(\somf_int_reg_n_0_[0] ),
        .I1(\somf_int_reg_n_0_[2] ),
        .I2(sel[0]),
        .I3(\somf_int_reg_n_0_[1] ),
        .I4(sel[1]),
        .I5(\somf_int_reg_n_0_[3] ),
        .O(\somf_pipe[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \somf_pipe[4]_i_2 
       (.I0(\somf_int_reg_n_0_[2] ),
        .I1(lane_offs_out[0]),
        .I2(\somf_int_reg_n_0_[1] ),
        .I3(lane_offs_out[1]),
        .I4(\somf_int_reg_n_0_[3] ),
        .O(\somf_pipe[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \somf_pipe[4]_i_3 
       (.I0(\somf_int_reg_n_0_[1] ),
        .I1(sel[0]),
        .I2(\somf_int_reg_n_0_[2] ),
        .I3(sel[1]),
        .I4(\somf_int_reg_n_0_[3] ),
        .O(\somf_pipe[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \somf_pipe[5]_i_1 
       (.I0(sel[0]),
        .I1(\sel_reg[1]_1 ),
        .I2(\somf_int_reg_n_0_[2] ),
        .I3(lane_offs_out[0]),
        .I4(\somf_int_reg_n_0_[3] ),
        .O(\somf_pipe[5]_i_1_n_0 ));
  FDRE \somf_pipe_reg[0] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [0]),
        .D(\somf_pipe[0]_i_1_n_0 ),
        .Q(\somf_pipe_reg[3]_0 [0]),
        .R(\sel_reg[1]_0 ));
  FDRE \somf_pipe_reg[1] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [1]),
        .D(\somf_pipe[1]_i_1_n_0 ),
        .Q(\somf_pipe_reg[3]_0 [1]),
        .R(\sel_reg[1]_0 ));
  FDRE \somf_pipe_reg[2] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [2]),
        .D(\somf_pipe_reg[2]_i_1_n_0 ),
        .Q(\somf_pipe_reg[3]_0 [2]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \somf_pipe_reg[2]_i_1 
       (.I0(\somf_pipe[2]_i_2_n_0 ),
        .I1(\somf_pipe[2]_i_3_n_0 ),
        .O(\somf_pipe_reg[2]_i_1_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \somf_pipe_reg[3] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [3]),
        .D(\somf_pipe_reg[3]_i_1_n_0 ),
        .Q(\somf_pipe_reg[3]_0 [3]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \somf_pipe_reg[3]_i_1 
       (.I0(\somf_pipe[3]_i_2_n_0 ),
        .I1(\somf_pipe[3]_i_3_n_0 ),
        .O(\somf_pipe_reg[3]_i_1_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \somf_pipe_reg[4] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [4]),
        .D(\somf_pipe_reg[4]_i_1_n_0 ),
        .Q(somf_pipe[4]),
        .R(\sel_reg[1]_0 ));
  MUXF7 \somf_pipe_reg[4]_i_1 
       (.I0(\somf_pipe[4]_i_2_n_0 ),
        .I1(\somf_pipe[4]_i_3_n_0 ),
        .O(\somf_pipe_reg[4]_i_1_n_0 ),
        .S(\sel_reg[1]_1 ));
  FDRE \somf_pipe_reg[5] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [5]),
        .D(\somf_pipe[5]_i_1_n_0 ),
        .Q(somf_pipe[5]),
        .R(\sel_reg[1]_0 ));
  FDRE \somf_pipe_reg[6] 
       (.C(clk),
        .CE(\sof_pipe_reg[6]_0 [6]),
        .D(\somf_int_reg_n_0_[3] ),
        .Q(somf_pipe[6]),
        .R(\sel_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \start_of_frame[2]_INST_0_i_1 
       (.I0(Q),
        .I1(\sof_pipe_reg[3]_0 [1]),
        .I2(\rx_start_of_frame[2] [0]),
        .I3(\sof_pipe_reg[3]_0 [0]),
        .I4(\rx_start_of_frame[2] [1]),
        .I5(\sof_pipe_reg[3]_0 [2]),
        .O(\sof_d_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \start_of_frame[3]_INST_0_i_1 
       (.I0(\sof_pipe_reg[3]_0 [0]),
        .I1(\sof_pipe_reg[3]_0 [2]),
        .I2(\rx_start_of_frame[2] [0]),
        .I3(\sof_pipe_reg[3]_0 [1]),
        .I4(\rx_start_of_frame[2] [1]),
        .I5(\sof_pipe_reg[3]_0 [3]),
        .O(\sof_pipe_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \start_of_multiframe[2]_INST_0_i_1 
       (.I0(\rx_start_of_multiframe[2] ),
        .I1(\somf_pipe_reg[3]_0 [1]),
        .I2(\rx_start_of_frame[2] [0]),
        .I3(\somf_pipe_reg[3]_0 [0]),
        .I4(\rx_start_of_frame[2] [1]),
        .I5(\somf_pipe_reg[3]_0 [2]),
        .O(\somf_d_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \start_of_multiframe[3]_INST_0_i_1 
       (.I0(\somf_pipe_reg[3]_0 [0]),
        .I1(\somf_pipe_reg[3]_0 [2]),
        .I2(\rx_start_of_frame[2] [0]),
        .I3(\somf_pipe_reg[3]_0 [1]),
        .I4(\rx_start_of_frame[2] [1]),
        .I5(\somf_pipe_reg[3]_0 [3]),
        .O(\somf_pipe_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_sync_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_sync_32
   (all_sta,
    encommaalign,
    resync_trig_r,
    core_rst,
    lmfc_resync,
    resync_to,
    resync,
    in_sync_reg_0,
    in_sync_reg_1,
    \rx_cfg_octets_per_frame_reg[7] ,
    SR,
    \rx_cfg_lanes_in_use_reg[1] ,
    \rx_cfg_lanes_in_use_reg[2] ,
    \rx_cfg_lanes_in_use_reg[3] ,
    \rx_cfg_lanes_in_use_reg[4] ,
    \rx_cfg_lanes_in_use_reg[5] ,
    \rx_cfg_lanes_in_use_reg[6] ,
    \rx_cfg_lanes_in_use_reg[7] ,
    somf_int,
    \rx_cfg_octets_per_frame_reg[6] ,
    in_sync_reg_2,
    \rx_cfg_octets_per_frame_reg[2] ,
    \rx_cfg_octets_per_frame_reg[0] ,
    in_sync_reg_3,
    D,
    cgs_req_reg_0,
    \rx_cfg_lanes_in_use_reg[2]_0 ,
    in_sync_reg_4,
    sysr_pulse_reg,
    rx_cfg_sysref_resync_reg,
    rx_sync,
    all_sta_reg_0,
    clk,
    encomma0,
    resync_trig,
    cgs_req0,
    resync_reg_0,
    octets_per_frame,
    \resync_cnt_reg[9]_0 ,
    active_lanes,
    rst,
    \somf_int_reg[1] ,
    \somf_int_reg[1]_0 ,
    \sfcnt_reg[7] ,
    \sfcnt_reg[3] ,
    \emcnt_reg[8] ,
    \emcnt_reg[7] ,
    \emcnt_reg[7]_0 ,
    \emcnt_reg[8]_0 ,
    \smcnt_reg[5] ,
    \smcnt_reg[4] ,
    \smcnt_reg[5]_0 ,
    \smcnt_reg[7] ,
    \smcnt_reg[7]_0 ,
    \emcnt_reg[5] ,
    \emcnt_reg[5]_0 ,
    \smcnt_reg[3] ,
    \smcnt_reg[8] ,
    \smcnt_reg[8]_0 ,
    alarm,
    sysref_resync,
    \resync_cnt_reg[3]_0 ,
    \resync_cnt_reg[5]_0 ,
    \resync_cnt_reg[6]_0 ,
    \resync_cnt_reg[7]_0 ,
    \resync_cnt_reg[8]_0 ,
    lmfc_go_reg,
    subclass,
    ready_pulse,
    err_rep,
    lmfc_pulse,
    err_cur_reg_0,
    disable_error_reporting,
    syncn0,
    rep_pulse);
  output all_sta;
  output encommaalign;
  output resync_trig_r;
  output core_rst;
  output lmfc_resync;
  output resync_to;
  output resync;
  output in_sync_reg_0;
  output in_sync_reg_1;
  output \rx_cfg_octets_per_frame_reg[7] ;
  output [0:0]SR;
  output [0:0]\rx_cfg_lanes_in_use_reg[1] ;
  output [0:0]\rx_cfg_lanes_in_use_reg[2] ;
  output [0:0]\rx_cfg_lanes_in_use_reg[3] ;
  output [0:0]\rx_cfg_lanes_in_use_reg[4] ;
  output [0:0]\rx_cfg_lanes_in_use_reg[5] ;
  output [0:0]\rx_cfg_lanes_in_use_reg[6] ;
  output [0:0]\rx_cfg_lanes_in_use_reg[7] ;
  output [0:0]somf_int;
  output \rx_cfg_octets_per_frame_reg[6] ;
  output in_sync_reg_2;
  output \rx_cfg_octets_per_frame_reg[2] ;
  output \rx_cfg_octets_per_frame_reg[0] ;
  output [2:0]in_sync_reg_3;
  output [4:0]D;
  output [0:0]cgs_req_reg_0;
  output \rx_cfg_lanes_in_use_reg[2]_0 ;
  output in_sync_reg_4;
  output sysr_pulse_reg;
  output rx_cfg_sysref_resync_reg;
  output rx_sync;
  input all_sta_reg_0;
  input clk;
  input encomma0;
  input resync_trig;
  input cgs_req0;
  input resync_reg_0;
  input [5:0]octets_per_frame;
  input \resync_cnt_reg[9]_0 ;
  input [7:0]active_lanes;
  input rst;
  input \somf_int_reg[1] ;
  input \somf_int_reg[1]_0 ;
  input \sfcnt_reg[7] ;
  input \sfcnt_reg[3] ;
  input [2:0]\emcnt_reg[8] ;
  input \emcnt_reg[7] ;
  input \emcnt_reg[7]_0 ;
  input \emcnt_reg[8]_0 ;
  input [3:0]\smcnt_reg[5] ;
  input \smcnt_reg[4] ;
  input \smcnt_reg[5]_0 ;
  input \smcnt_reg[7] ;
  input \smcnt_reg[7]_0 ;
  input \emcnt_reg[5] ;
  input \emcnt_reg[5]_0 ;
  input \smcnt_reg[3] ;
  input \smcnt_reg[8] ;
  input \smcnt_reg[8]_0 ;
  input alarm;
  input sysref_resync;
  input \resync_cnt_reg[3]_0 ;
  input \resync_cnt_reg[5]_0 ;
  input \resync_cnt_reg[6]_0 ;
  input \resync_cnt_reg[7]_0 ;
  input \resync_cnt_reg[8]_0 ;
  input lmfc_go_reg;
  input [1:0]subclass;
  input ready_pulse;
  input err_rep;
  input lmfc_pulse;
  input err_cur_reg_0;
  input disable_error_reporting;
  input syncn0;
  input rep_pulse;

  wire [4:0]D;
  wire [0:0]SR;
  wire [7:0]active_lanes;
  wire alarm;
  wire all_sta;
  wire all_sta_reg_0;
  wire cgs_req;
  wire cgs_req0;
  wire [0:0]cgs_req_reg_0;
  wire clk;
  wire core_rst;
  wire disable_error_reporting;
  wire \emcnt_reg[5] ;
  wire \emcnt_reg[5]_0 ;
  wire \emcnt_reg[7] ;
  wire \emcnt_reg[7]_0 ;
  wire [2:0]\emcnt_reg[8] ;
  wire \emcnt_reg[8]_0 ;
  wire encomma0;
  wire encommaalign;
  wire err_cur;
  wire err_cur_i_1_n_0;
  wire err_cur_reg_0;
  wire err_rep;
  wire in_sync_i_1_n_0;
  wire in_sync_reg_0;
  wire in_sync_reg_1;
  wire in_sync_reg_2;
  wire [2:0]in_sync_reg_3;
  wire in_sync_reg_4;
  wire lmfc_go_reg;
  wire lmfc_pulse;
  wire lmfc_resync;
  wire lmfc_resync_i_1_n_0;
  wire [5:0]octets_per_frame;
  wire [9:0]p_0_in;
  wire ready_pulse;
  wire rep_pulse;
  wire report;
  wire report_i_1_n_0;
  wire resync;
  wire \resync_cnt[1]_i_1_n_0 ;
  wire \resync_cnt[6]_i_3_n_0 ;
  wire \resync_cnt[9]_i_1_n_0 ;
  wire \resync_cnt[9]_i_3_n_0 ;
  wire \resync_cnt[9]_i_5_n_0 ;
  wire \resync_cnt_reg[3]_0 ;
  wire \resync_cnt_reg[5]_0 ;
  wire \resync_cnt_reg[6]_0 ;
  wire \resync_cnt_reg[7]_0 ;
  wire \resync_cnt_reg[8]_0 ;
  wire \resync_cnt_reg[9]_0 ;
  wire [9:0]resync_cnt_reg__0;
  wire resync_reg_0;
  wire resync_to;
  wire resync_to_i_1_n_0;
  wire resync_trig;
  wire resync_trig_r;
  wire rst;
  wire [0:0]\rx_cfg_lanes_in_use_reg[1] ;
  wire [0:0]\rx_cfg_lanes_in_use_reg[2] ;
  wire \rx_cfg_lanes_in_use_reg[2]_0 ;
  wire [0:0]\rx_cfg_lanes_in_use_reg[3] ;
  wire [0:0]\rx_cfg_lanes_in_use_reg[4] ;
  wire [0:0]\rx_cfg_lanes_in_use_reg[5] ;
  wire [0:0]\rx_cfg_lanes_in_use_reg[6] ;
  wire [0:0]\rx_cfg_lanes_in_use_reg[7] ;
  wire \rx_cfg_octets_per_frame_reg[0] ;
  wire \rx_cfg_octets_per_frame_reg[2] ;
  wire \rx_cfg_octets_per_frame_reg[6] ;
  wire \rx_cfg_octets_per_frame_reg[7] ;
  wire rx_cfg_sysref_resync_reg;
  wire rx_sync;
  wire \sfcnt_reg[3] ;
  wire \sfcnt_reg[7] ;
  wire \smcnt_reg[3] ;
  wire \smcnt_reg[4] ;
  wire [3:0]\smcnt_reg[5] ;
  wire \smcnt_reg[5]_0 ;
  wire \smcnt_reg[7] ;
  wire \smcnt_reg[7]_0 ;
  wire \smcnt_reg[8] ;
  wire \smcnt_reg[8]_0 ;
  wire [0:0]somf_int;
  wire \somf_int_reg[1] ;
  wire \somf_int_reg[1]_0 ;
  wire [1:0]subclass;
  wire syncn0;
  wire syncn_i_1_n_0;
  wire syncn_i_2_n_0;
  wire sysr_pulse_reg;
  wire sysref_resync;

  FDRE all_sta_reg
       (.C(clk),
        .CE(1'b1),
        .D(all_sta_reg_0),
        .Q(all_sta),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \buf_add[1]_i_1 
       (.I0(core_rst),
        .I1(in_sync_reg_1),
        .O(in_sync_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT1 #(
    .INIT(2'h1)) 
    buf_rst_i_1
       (.I0(in_sync_reg_1),
        .O(in_sync_reg_4));
  FDRE cgs_req_reg
       (.C(clk),
        .CE(1'b1),
        .D(cgs_req0),
        .Q(cgs_req),
        .R(core_rst));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \emcnt[7]_i_1__7 
       (.I0(\emcnt_reg[8] [1]),
        .I1(\emcnt_reg[7] ),
        .I2(\emcnt_reg[8] [0]),
        .I3(in_sync_reg_0),
        .I4(\emcnt_reg[7]_0 ),
        .O(in_sync_reg_3[1]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \emcnt[8]_i_1__7 
       (.I0(\emcnt_reg[8] [2]),
        .I1(\emcnt_reg[8] [0]),
        .I2(\emcnt_reg[7] ),
        .I3(\emcnt_reg[8] [1]),
        .I4(in_sync_reg_0),
        .I5(\emcnt_reg[8]_0 ),
        .O(in_sync_reg_3[2]));
  MUXF7 \emcnt_reg[5]_i_1__7 
       (.I0(\emcnt_reg[5] ),
        .I1(\emcnt_reg[5]_0 ),
        .O(in_sync_reg_3[0]),
        .S(in_sync_reg_0));
  FDRE encomma_reg
       (.C(clk),
        .CE(1'b1),
        .D(encomma0),
        .Q(encommaalign),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000CEEE)) 
    err_cur_i_1
       (.I0(err_cur),
        .I1(err_rep),
        .I2(lmfc_pulse),
        .I3(err_cur_reg_0),
        .I4(in_sync_reg_0),
        .I5(disable_error_reporting),
        .O(err_cur_i_1_n_0));
  FDRE err_cur_reg
       (.C(clk),
        .CE(1'b1),
        .D(err_cur_i_1_n_0),
        .Q(err_cur),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    in_sync_i_1
       (.I0(in_sync_reg_1),
        .I1(syncn0),
        .I2(resync_trig),
        .I3(core_rst),
        .O(in_sync_i_1_n_0));
  FDRE in_sync_reg
       (.C(clk),
        .CE(1'b1),
        .D(in_sync_i_1_n_0),
        .Q(in_sync_reg_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    k4_ds_i_1
       (.I0(active_lanes[0]),
        .I1(rst),
        .I2(cgs_req),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    k4_ds_i_1__0
       (.I0(active_lanes[1]),
        .I1(rst),
        .I2(cgs_req),
        .O(\rx_cfg_lanes_in_use_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    k4_ds_i_1__1
       (.I0(active_lanes[2]),
        .I1(rst),
        .I2(cgs_req),
        .O(\rx_cfg_lanes_in_use_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    k4_ds_i_1__2
       (.I0(active_lanes[3]),
        .I1(rst),
        .I2(cgs_req),
        .O(\rx_cfg_lanes_in_use_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    k4_ds_i_1__3
       (.I0(active_lanes[4]),
        .I1(rst),
        .I2(cgs_req),
        .O(\rx_cfg_lanes_in_use_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    k4_ds_i_1__4
       (.I0(active_lanes[5]),
        .I1(rst),
        .I2(cgs_req),
        .O(\rx_cfg_lanes_in_use_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    k4_ds_i_1__5
       (.I0(active_lanes[6]),
        .I1(rst),
        .I2(cgs_req),
        .O(\rx_cfg_lanes_in_use_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    k4_ds_i_1__6
       (.I0(active_lanes[7]),
        .I1(rst),
        .I2(cgs_req),
        .O(\rx_cfg_lanes_in_use_reg[7] ));
  LUT6 #(
    .INIT(64'h0FEF0FEF0FE00FEF)) 
    lmfc_go_i_3
       (.I0(rx_cfg_sysref_resync_reg),
        .I1(lmfc_go_reg),
        .I2(subclass[0]),
        .I3(subclass[1]),
        .I4(in_sync_reg_1),
        .I5(ready_pulse),
        .O(sysr_pulse_reg));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    lmfc_go_i_4
       (.I0(sysref_resync),
        .I1(cgs_req),
        .O(rx_cfg_sysref_resync_reg));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    lmfc_resync_i_1
       (.I0(lmfc_resync),
        .I1(alarm),
        .I2(in_sync_reg_0),
        .O(lmfc_resync_i_1_n_0));
  FDRE lmfc_resync_reg
       (.C(clk),
        .CE(1'b1),
        .D(lmfc_resync_i_1_n_0),
        .Q(lmfc_resync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    report_i_1
       (.I0(report),
        .I1(err_cur_reg_0),
        .I2(lmfc_pulse),
        .I3(err_cur),
        .I4(in_sync_reg_0),
        .I5(disable_error_reporting),
        .O(report_i_1_n_0));
  FDRE report_reg
       (.C(clk),
        .CE(1'b1),
        .D(report_i_1_n_0),
        .Q(report),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \resync_cnt[0]_i_1 
       (.I0(in_sync_reg_1),
        .I1(resync_cnt_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \resync_cnt[1]_i_1 
       (.I0(in_sync_reg_1),
        .I1(resync_cnt_reg__0[0]),
        .I2(resync_cnt_reg__0[1]),
        .O(\resync_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h77744447)) 
    \resync_cnt[2]_i_1 
       (.I0(octets_per_frame[0]),
        .I1(in_sync_reg_1),
        .I2(resync_cnt_reg__0[1]),
        .I3(resync_cnt_reg__0[0]),
        .I4(resync_cnt_reg__0[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \resync_cnt[3]_i_1 
       (.I0(\resync_cnt_reg[3]_0 ),
        .I1(in_sync_reg_1),
        .I2(resync_cnt_reg__0[2]),
        .I3(resync_cnt_reg__0[0]),
        .I4(resync_cnt_reg__0[1]),
        .I5(resync_cnt_reg__0[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h09F9F909F909F909)) 
    \resync_cnt[4]_i_1 
       (.I0(resync_cnt_reg__0[4]),
        .I1(\resync_cnt[6]_i_3_n_0 ),
        .I2(in_sync_reg_1),
        .I3(octets_per_frame[2]),
        .I4(octets_per_frame[1]),
        .I5(octets_per_frame[0]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h74747447)) 
    \resync_cnt[5]_i_1 
       (.I0(\resync_cnt_reg[5]_0 ),
        .I1(in_sync_reg_1),
        .I2(resync_cnt_reg__0[5]),
        .I3(\resync_cnt[6]_i_3_n_0 ),
        .I4(resync_cnt_reg__0[4]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h55555555CCCCCCC3)) 
    \resync_cnt[6]_i_1 
       (.I0(\resync_cnt_reg[6]_0 ),
        .I1(resync_cnt_reg__0[6]),
        .I2(resync_cnt_reg__0[5]),
        .I3(resync_cnt_reg__0[4]),
        .I4(\resync_cnt[6]_i_3_n_0 ),
        .I5(in_sync_reg_1),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \resync_cnt[6]_i_3 
       (.I0(resync_cnt_reg__0[3]),
        .I1(resync_cnt_reg__0[1]),
        .I2(resync_cnt_reg__0[0]),
        .I3(resync_cnt_reg__0[2]),
        .O(\resync_cnt[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \resync_cnt[7]_i_1 
       (.I0(\resync_cnt_reg[7]_0 ),
        .I1(in_sync_reg_1),
        .I2(resync_cnt_reg__0[7]),
        .I3(resync_cnt_reg__0[6]),
        .I4(\resync_cnt[9]_i_3_n_0 ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B88BB8B8)) 
    \resync_cnt[8]_i_1 
       (.I0(\resync_cnt_reg[8]_0 ),
        .I1(in_sync_reg_1),
        .I2(resync_cnt_reg__0[8]),
        .I3(resync_cnt_reg__0[7]),
        .I4(\resync_cnt[9]_i_3_n_0 ),
        .I5(resync_cnt_reg__0[6]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \resync_cnt[9]_i_1 
       (.I0(in_sync_reg_1),
        .I1(resync_cnt_reg__0[8]),
        .I2(resync_cnt_reg__0[7]),
        .I3(\resync_cnt[9]_i_3_n_0 ),
        .I4(resync_cnt_reg__0[6]),
        .I5(resync_cnt_reg__0[9]),
        .O(\resync_cnt[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h7447)) 
    \resync_cnt[9]_i_2 
       (.I0(\rx_cfg_octets_per_frame_reg[7] ),
        .I1(in_sync_reg_1),
        .I2(resync_cnt_reg__0[9]),
        .I3(\resync_cnt[9]_i_5_n_0 ),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \resync_cnt[9]_i_3 
       (.I0(resync_cnt_reg__0[3]),
        .I1(resync_cnt_reg__0[1]),
        .I2(resync_cnt_reg__0[0]),
        .I3(resync_cnt_reg__0[2]),
        .I4(resync_cnt_reg__0[4]),
        .I5(resync_cnt_reg__0[5]),
        .O(\resync_cnt[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \resync_cnt[9]_i_4 
       (.I0(octets_per_frame[5]),
        .I1(\resync_cnt_reg[9]_0 ),
        .I2(octets_per_frame[0]),
        .O(\rx_cfg_octets_per_frame_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \resync_cnt[9]_i_5 
       (.I0(resync_cnt_reg__0[8]),
        .I1(resync_cnt_reg__0[7]),
        .I2(resync_cnt_reg__0[5]),
        .I3(resync_cnt_reg__0[4]),
        .I4(\resync_cnt[6]_i_3_n_0 ),
        .I5(resync_cnt_reg__0[6]),
        .O(\resync_cnt[9]_i_5_n_0 ));
  FDRE \resync_cnt_reg[0] 
       (.C(clk),
        .CE(\resync_cnt[9]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(resync_cnt_reg__0[0]),
        .R(core_rst));
  FDRE \resync_cnt_reg[1] 
       (.C(clk),
        .CE(\resync_cnt[9]_i_1_n_0 ),
        .D(\resync_cnt[1]_i_1_n_0 ),
        .Q(resync_cnt_reg__0[1]),
        .R(core_rst));
  FDRE \resync_cnt_reg[2] 
       (.C(clk),
        .CE(\resync_cnt[9]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(resync_cnt_reg__0[2]),
        .R(core_rst));
  FDRE \resync_cnt_reg[3] 
       (.C(clk),
        .CE(\resync_cnt[9]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(resync_cnt_reg__0[3]),
        .R(core_rst));
  FDRE \resync_cnt_reg[4] 
       (.C(clk),
        .CE(\resync_cnt[9]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(resync_cnt_reg__0[4]),
        .R(core_rst));
  FDRE \resync_cnt_reg[5] 
       (.C(clk),
        .CE(\resync_cnt[9]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(resync_cnt_reg__0[5]),
        .R(core_rst));
  FDRE \resync_cnt_reg[6] 
       (.C(clk),
        .CE(\resync_cnt[9]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(resync_cnt_reg__0[6]),
        .R(core_rst));
  FDRE \resync_cnt_reg[7] 
       (.C(clk),
        .CE(\resync_cnt[9]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(resync_cnt_reg__0[7]),
        .R(core_rst));
  FDRE \resync_cnt_reg[8] 
       (.C(clk),
        .CE(\resync_cnt[9]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(resync_cnt_reg__0[8]),
        .R(core_rst));
  FDRE \resync_cnt_reg[9] 
       (.C(clk),
        .CE(\resync_cnt[9]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(resync_cnt_reg__0[9]),
        .R(core_rst));
  FDRE resync_reg
       (.C(clk),
        .CE(1'b1),
        .D(resync_reg_0),
        .Q(resync),
        .R(core_rst));
  LUT5 #(
    .INIT(32'h00000010)) 
    resync_to_i_1
       (.I0(resync_cnt_reg__0[9]),
        .I1(resync_cnt_reg__0[6]),
        .I2(\resync_cnt[9]_i_3_n_0 ),
        .I3(resync_cnt_reg__0[7]),
        .I4(resync_cnt_reg__0[8]),
        .O(resync_to_i_1_n_0));
  FDRE resync_to_reg
       (.C(clk),
        .CE(1'b1),
        .D(resync_to_i_1_n_0),
        .Q(resync_to),
        .R(1'b0));
  FDRE resync_trig_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(resync_trig),
        .Q(resync_trig_r),
        .R(core_rst));
  LUT6 #(
    .INIT(64'h00000000EA150000)) 
    \sfcnt[3]_i_2 
       (.I0(octets_per_frame[2]),
        .I1(octets_per_frame[1]),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[3]),
        .I4(in_sync_reg_0),
        .I5(\sfcnt_reg[3] ),
        .O(\rx_cfg_octets_per_frame_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sfcnt[3]_i_3 
       (.I0(in_sync_reg_0),
        .I1(\sfcnt_reg[3] ),
        .O(in_sync_reg_2));
  LUT6 #(
    .INIT(64'hFF0EEF0EEF0EEF0E)) 
    \sfcnt[7]_i_4 
       (.I0(\sfcnt_reg[7] ),
        .I1(octets_per_frame[4]),
        .I2(in_sync_reg_0),
        .I3(octets_per_frame[5]),
        .I4(octets_per_frame[0]),
        .I5(octets_per_frame[1]),
        .O(\rx_cfg_octets_per_frame_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \smcnt[3]_i_1 
       (.I0(\smcnt_reg[5] [1]),
        .I1(\smcnt_reg[5] [0]),
        .I2(in_sync_reg_0),
        .I3(\smcnt_reg[3] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \smcnt[4]_i_1 
       (.I0(\smcnt_reg[5] [2]),
        .I1(\smcnt_reg[5] [0]),
        .I2(\smcnt_reg[5] [1]),
        .I3(in_sync_reg_0),
        .I4(\smcnt_reg[4] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \smcnt[5]_i_1 
       (.I0(\smcnt_reg[5] [3]),
        .I1(\smcnt_reg[5] [1]),
        .I2(\smcnt_reg[5] [0]),
        .I3(\smcnt_reg[5] [2]),
        .I4(in_sync_reg_0),
        .I5(\smcnt_reg[5]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \smcnt[8]_i_1 
       (.I0(\emcnt_reg[8] [2]),
        .I1(\smcnt_reg[8] ),
        .I2(in_sync_reg_0),
        .I3(\smcnt_reg[8]_0 ),
        .O(D[4]));
  MUXF7 \smcnt_reg[7]_i_1 
       (.I0(\smcnt_reg[7] ),
        .I1(\smcnt_reg[7]_0 ),
        .O(D[3]),
        .S(in_sync_reg_0));
  LUT4 #(
    .INIT(16'h0008)) 
    \sof_int[1]_i_2 
       (.I0(in_sync_reg_0),
        .I1(\sfcnt_reg[3] ),
        .I2(octets_per_frame[0]),
        .I3(octets_per_frame[1]),
        .O(\rx_cfg_octets_per_frame_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \somf_int[1]_i_2 
       (.I0(in_sync_reg_0),
        .I1(\somf_int_reg[1] ),
        .I2(\somf_int_reg[1]_0 ),
        .O(somf_int));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \stat2[31]_i_1 
       (.I0(rst),
        .I1(\rx_cfg_lanes_in_use_reg[2]_0 ),
        .I2(active_lanes[4]),
        .I3(active_lanes[5]),
        .I4(active_lanes[6]),
        .I5(active_lanes[7]),
        .O(core_rst));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stat2[31]_i_2 
       (.I0(active_lanes[2]),
        .I1(active_lanes[3]),
        .I2(active_lanes[0]),
        .I3(active_lanes[1]),
        .O(\rx_cfg_lanes_in_use_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h02)) 
    syncn_i_1
       (.I0(syncn_i_2_n_0),
        .I1(resync_trig),
        .I2(core_rst),
        .O(syncn_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFEFFF20)) 
    syncn_i_2
       (.I0(rep_pulse),
        .I1(resync),
        .I2(report),
        .I3(syncn0),
        .I4(rx_sync),
        .O(syncn_i_2_n_0));
  FDRE syncn_reg
       (.C(clk),
        .CE(1'b1),
        .D(syncn_i_1_n_0),
        .Q(rx_sync),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sysr_cap_i_1
       (.I0(core_rst),
        .I1(cgs_req),
        .I2(sysref_resync),
        .O(cgs_req_reg_0));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_testm_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_testm_32
   (lane_rst_7,
    \rx_cfg_test_modes_reg[0] ,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[7] ,
    test_ila_count,
    test_mf_count,
    \data_d1_reg[31] ,
    \data_d1_reg[15] ,
    \char_d1_reg[0] ,
    \data_d1_reg[31]_0 ,
    \data_d1_reg[25] ,
    \char_d1_reg[2] ,
    ila_error0,
    clk,
    ila_error_reg_0,
    test_modes,
    comma_is_k,
    active_lanes,
    rst,
    ila_test_reg_0,
    comma_is_a,
    comma_is_a__0,
    comma_is_r,
    comma_is_r__0,
    comma_is_q,
    Q,
    \mf_cnt_reg[0]_0 ,
    \mf_cnt_reg[0]_1 ,
    \ila_cnt_reg[0]_0 );
  output lane_rst_7;
  output \rx_cfg_test_modes_reg[0] ;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[7] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [0:0]\data_d1_reg[31] ;
  output \data_d1_reg[15] ;
  output \char_d1_reg[0] ;
  output \data_d1_reg[31]_0 ;
  output [0:0]\data_d1_reg[25] ;
  output \char_d1_reg[2] ;
  output ila_error0;
  input clk;
  input ila_error_reg_0;
  input [1:0]test_modes;
  input [3:0]comma_is_k;
  input [0:0]active_lanes;
  input rst;
  input [0:0]ila_test_reg_0;
  input [1:0]comma_is_a;
  input [0:0]comma_is_a__0;
  input [2:0]comma_is_r;
  input [0:0]comma_is_r__0;
  input [2:0]comma_is_q;
  input [3:0]Q;
  input \mf_cnt_reg[0]_0 ;
  input [4:0]\mf_cnt_reg[0]_1 ;
  input \ila_cnt_reg[0]_0 ;

  wire [3:0]Q;
  wire [0:0]active_lanes;
  wire \char_d1_reg[0] ;
  wire \char_d1_reg[2] ;
  wire clk;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[15] ;
  wire [0:0]\data_d1_reg[25] ;
  wire [0:0]\data_d1_reg[31] ;
  wire \data_d1_reg[31]_0 ;
  wire \err_cnt[31]_i_2__6_n_0 ;
  wire \err_cnt[31]_i_4__6_n_0 ;
  wire \err_cnt[3]_i_2__6_n_0 ;
  wire \err_cnt_reg[11]_i_1__6_n_0 ;
  wire \err_cnt_reg[11]_i_1__6_n_1 ;
  wire \err_cnt_reg[11]_i_1__6_n_2 ;
  wire \err_cnt_reg[11]_i_1__6_n_3 ;
  wire \err_cnt_reg[11]_i_1__6_n_4 ;
  wire \err_cnt_reg[11]_i_1__6_n_5 ;
  wire \err_cnt_reg[11]_i_1__6_n_6 ;
  wire \err_cnt_reg[11]_i_1__6_n_7 ;
  wire \err_cnt_reg[15]_i_1__6_n_0 ;
  wire \err_cnt_reg[15]_i_1__6_n_1 ;
  wire \err_cnt_reg[15]_i_1__6_n_2 ;
  wire \err_cnt_reg[15]_i_1__6_n_3 ;
  wire \err_cnt_reg[15]_i_1__6_n_4 ;
  wire \err_cnt_reg[15]_i_1__6_n_5 ;
  wire \err_cnt_reg[15]_i_1__6_n_6 ;
  wire \err_cnt_reg[15]_i_1__6_n_7 ;
  wire \err_cnt_reg[19]_i_1__6_n_0 ;
  wire \err_cnt_reg[19]_i_1__6_n_1 ;
  wire \err_cnt_reg[19]_i_1__6_n_2 ;
  wire \err_cnt_reg[19]_i_1__6_n_3 ;
  wire \err_cnt_reg[19]_i_1__6_n_4 ;
  wire \err_cnt_reg[19]_i_1__6_n_5 ;
  wire \err_cnt_reg[19]_i_1__6_n_6 ;
  wire \err_cnt_reg[19]_i_1__6_n_7 ;
  wire \err_cnt_reg[23]_i_1__6_n_0 ;
  wire \err_cnt_reg[23]_i_1__6_n_1 ;
  wire \err_cnt_reg[23]_i_1__6_n_2 ;
  wire \err_cnt_reg[23]_i_1__6_n_3 ;
  wire \err_cnt_reg[23]_i_1__6_n_4 ;
  wire \err_cnt_reg[23]_i_1__6_n_5 ;
  wire \err_cnt_reg[23]_i_1__6_n_6 ;
  wire \err_cnt_reg[23]_i_1__6_n_7 ;
  wire \err_cnt_reg[27]_i_1__6_n_0 ;
  wire \err_cnt_reg[27]_i_1__6_n_1 ;
  wire \err_cnt_reg[27]_i_1__6_n_2 ;
  wire \err_cnt_reg[27]_i_1__6_n_3 ;
  wire \err_cnt_reg[27]_i_1__6_n_4 ;
  wire \err_cnt_reg[27]_i_1__6_n_5 ;
  wire \err_cnt_reg[27]_i_1__6_n_6 ;
  wire \err_cnt_reg[27]_i_1__6_n_7 ;
  wire \err_cnt_reg[31]_i_3__6_n_1 ;
  wire \err_cnt_reg[31]_i_3__6_n_2 ;
  wire \err_cnt_reg[31]_i_3__6_n_3 ;
  wire \err_cnt_reg[31]_i_3__6_n_4 ;
  wire \err_cnt_reg[31]_i_3__6_n_5 ;
  wire \err_cnt_reg[31]_i_3__6_n_6 ;
  wire \err_cnt_reg[31]_i_3__6_n_7 ;
  wire \err_cnt_reg[3]_i_1__6_n_0 ;
  wire \err_cnt_reg[3]_i_1__6_n_1 ;
  wire \err_cnt_reg[3]_i_1__6_n_2 ;
  wire \err_cnt_reg[3]_i_1__6_n_3 ;
  wire \err_cnt_reg[3]_i_1__6_n_4 ;
  wire \err_cnt_reg[3]_i_1__6_n_5 ;
  wire \err_cnt_reg[3]_i_1__6_n_6 ;
  wire \err_cnt_reg[3]_i_1__6_n_7 ;
  wire \err_cnt_reg[7]_i_1__6_n_0 ;
  wire \err_cnt_reg[7]_i_1__6_n_1 ;
  wire \err_cnt_reg[7]_i_1__6_n_2 ;
  wire \err_cnt_reg[7]_i_1__6_n_3 ;
  wire \err_cnt_reg[7]_i_1__6_n_4 ;
  wire \err_cnt_reg[7]_i_1__6_n_5 ;
  wire \err_cnt_reg[7]_i_1__6_n_6 ;
  wire \err_cnt_reg[7]_i_1__6_n_7 ;
  wire \ila_cnt[31]_i_1__6_n_0 ;
  wire \ila_cnt[3]_i_2__6_n_0 ;
  wire \ila_cnt_reg[0]_0 ;
  wire \ila_cnt_reg[11]_i_1__6_n_0 ;
  wire \ila_cnt_reg[11]_i_1__6_n_1 ;
  wire \ila_cnt_reg[11]_i_1__6_n_2 ;
  wire \ila_cnt_reg[11]_i_1__6_n_3 ;
  wire \ila_cnt_reg[11]_i_1__6_n_4 ;
  wire \ila_cnt_reg[11]_i_1__6_n_5 ;
  wire \ila_cnt_reg[11]_i_1__6_n_6 ;
  wire \ila_cnt_reg[11]_i_1__6_n_7 ;
  wire \ila_cnt_reg[15]_i_1__6_n_0 ;
  wire \ila_cnt_reg[15]_i_1__6_n_1 ;
  wire \ila_cnt_reg[15]_i_1__6_n_2 ;
  wire \ila_cnt_reg[15]_i_1__6_n_3 ;
  wire \ila_cnt_reg[15]_i_1__6_n_4 ;
  wire \ila_cnt_reg[15]_i_1__6_n_5 ;
  wire \ila_cnt_reg[15]_i_1__6_n_6 ;
  wire \ila_cnt_reg[15]_i_1__6_n_7 ;
  wire \ila_cnt_reg[19]_i_1__6_n_0 ;
  wire \ila_cnt_reg[19]_i_1__6_n_1 ;
  wire \ila_cnt_reg[19]_i_1__6_n_2 ;
  wire \ila_cnt_reg[19]_i_1__6_n_3 ;
  wire \ila_cnt_reg[19]_i_1__6_n_4 ;
  wire \ila_cnt_reg[19]_i_1__6_n_5 ;
  wire \ila_cnt_reg[19]_i_1__6_n_6 ;
  wire \ila_cnt_reg[19]_i_1__6_n_7 ;
  wire \ila_cnt_reg[23]_i_1__6_n_0 ;
  wire \ila_cnt_reg[23]_i_1__6_n_1 ;
  wire \ila_cnt_reg[23]_i_1__6_n_2 ;
  wire \ila_cnt_reg[23]_i_1__6_n_3 ;
  wire \ila_cnt_reg[23]_i_1__6_n_4 ;
  wire \ila_cnt_reg[23]_i_1__6_n_5 ;
  wire \ila_cnt_reg[23]_i_1__6_n_6 ;
  wire \ila_cnt_reg[23]_i_1__6_n_7 ;
  wire \ila_cnt_reg[27]_i_1__6_n_0 ;
  wire \ila_cnt_reg[27]_i_1__6_n_1 ;
  wire \ila_cnt_reg[27]_i_1__6_n_2 ;
  wire \ila_cnt_reg[27]_i_1__6_n_3 ;
  wire \ila_cnt_reg[27]_i_1__6_n_4 ;
  wire \ila_cnt_reg[27]_i_1__6_n_5 ;
  wire \ila_cnt_reg[27]_i_1__6_n_6 ;
  wire \ila_cnt_reg[27]_i_1__6_n_7 ;
  wire \ila_cnt_reg[31]_i_2__6_n_1 ;
  wire \ila_cnt_reg[31]_i_2__6_n_2 ;
  wire \ila_cnt_reg[31]_i_2__6_n_3 ;
  wire \ila_cnt_reg[31]_i_2__6_n_4 ;
  wire \ila_cnt_reg[31]_i_2__6_n_5 ;
  wire \ila_cnt_reg[31]_i_2__6_n_6 ;
  wire \ila_cnt_reg[31]_i_2__6_n_7 ;
  wire \ila_cnt_reg[3]_i_1__6_n_0 ;
  wire \ila_cnt_reg[3]_i_1__6_n_1 ;
  wire \ila_cnt_reg[3]_i_1__6_n_2 ;
  wire \ila_cnt_reg[3]_i_1__6_n_3 ;
  wire \ila_cnt_reg[3]_i_1__6_n_4 ;
  wire \ila_cnt_reg[3]_i_1__6_n_5 ;
  wire \ila_cnt_reg[3]_i_1__6_n_6 ;
  wire \ila_cnt_reg[3]_i_1__6_n_7 ;
  wire \ila_cnt_reg[7]_i_1__6_n_0 ;
  wire \ila_cnt_reg[7]_i_1__6_n_1 ;
  wire \ila_cnt_reg[7]_i_1__6_n_2 ;
  wire \ila_cnt_reg[7]_i_1__6_n_3 ;
  wire \ila_cnt_reg[7]_i_1__6_n_4 ;
  wire \ila_cnt_reg[7]_i_1__6_n_5 ;
  wire \ila_cnt_reg[7]_i_1__6_n_6 ;
  wire \ila_cnt_reg[7]_i_1__6_n_7 ;
  wire ila_error;
  wire ila_error0;
  wire ila_error_i_7__6_n_0;
  wire ila_error_i_8__6_n_0;
  wire ila_error_i_9__6_n_0;
  wire ila_error_reg_0;
  wire ila_test_i_1__6_n_0;
  wire [0:0]ila_test_reg_0;
  wire ila_test_reg_n_0;
  wire k285_test;
  wire lane_rst_7;
  wire \mf_cnt[31]_i_1__6_n_0 ;
  wire \mf_cnt[3]_i_2__6_n_0 ;
  wire \mf_cnt_reg[0]_0 ;
  wire [4:0]\mf_cnt_reg[0]_1 ;
  wire \mf_cnt_reg[11]_i_1__6_n_0 ;
  wire \mf_cnt_reg[11]_i_1__6_n_1 ;
  wire \mf_cnt_reg[11]_i_1__6_n_2 ;
  wire \mf_cnt_reg[11]_i_1__6_n_3 ;
  wire \mf_cnt_reg[11]_i_1__6_n_4 ;
  wire \mf_cnt_reg[11]_i_1__6_n_5 ;
  wire \mf_cnt_reg[11]_i_1__6_n_6 ;
  wire \mf_cnt_reg[11]_i_1__6_n_7 ;
  wire \mf_cnt_reg[15]_i_1__6_n_0 ;
  wire \mf_cnt_reg[15]_i_1__6_n_1 ;
  wire \mf_cnt_reg[15]_i_1__6_n_2 ;
  wire \mf_cnt_reg[15]_i_1__6_n_3 ;
  wire \mf_cnt_reg[15]_i_1__6_n_4 ;
  wire \mf_cnt_reg[15]_i_1__6_n_5 ;
  wire \mf_cnt_reg[15]_i_1__6_n_6 ;
  wire \mf_cnt_reg[15]_i_1__6_n_7 ;
  wire \mf_cnt_reg[19]_i_1__6_n_0 ;
  wire \mf_cnt_reg[19]_i_1__6_n_1 ;
  wire \mf_cnt_reg[19]_i_1__6_n_2 ;
  wire \mf_cnt_reg[19]_i_1__6_n_3 ;
  wire \mf_cnt_reg[19]_i_1__6_n_4 ;
  wire \mf_cnt_reg[19]_i_1__6_n_5 ;
  wire \mf_cnt_reg[19]_i_1__6_n_6 ;
  wire \mf_cnt_reg[19]_i_1__6_n_7 ;
  wire \mf_cnt_reg[23]_i_1__6_n_0 ;
  wire \mf_cnt_reg[23]_i_1__6_n_1 ;
  wire \mf_cnt_reg[23]_i_1__6_n_2 ;
  wire \mf_cnt_reg[23]_i_1__6_n_3 ;
  wire \mf_cnt_reg[23]_i_1__6_n_4 ;
  wire \mf_cnt_reg[23]_i_1__6_n_5 ;
  wire \mf_cnt_reg[23]_i_1__6_n_6 ;
  wire \mf_cnt_reg[23]_i_1__6_n_7 ;
  wire \mf_cnt_reg[27]_i_1__6_n_0 ;
  wire \mf_cnt_reg[27]_i_1__6_n_1 ;
  wire \mf_cnt_reg[27]_i_1__6_n_2 ;
  wire \mf_cnt_reg[27]_i_1__6_n_3 ;
  wire \mf_cnt_reg[27]_i_1__6_n_4 ;
  wire \mf_cnt_reg[27]_i_1__6_n_5 ;
  wire \mf_cnt_reg[27]_i_1__6_n_6 ;
  wire \mf_cnt_reg[27]_i_1__6_n_7 ;
  wire \mf_cnt_reg[31]_i_2__6_n_1 ;
  wire \mf_cnt_reg[31]_i_2__6_n_2 ;
  wire \mf_cnt_reg[31]_i_2__6_n_3 ;
  wire \mf_cnt_reg[31]_i_2__6_n_4 ;
  wire \mf_cnt_reg[31]_i_2__6_n_5 ;
  wire \mf_cnt_reg[31]_i_2__6_n_6 ;
  wire \mf_cnt_reg[31]_i_2__6_n_7 ;
  wire \mf_cnt_reg[3]_i_1__6_n_0 ;
  wire \mf_cnt_reg[3]_i_1__6_n_1 ;
  wire \mf_cnt_reg[3]_i_1__6_n_2 ;
  wire \mf_cnt_reg[3]_i_1__6_n_3 ;
  wire \mf_cnt_reg[3]_i_1__6_n_4 ;
  wire \mf_cnt_reg[3]_i_1__6_n_5 ;
  wire \mf_cnt_reg[3]_i_1__6_n_6 ;
  wire \mf_cnt_reg[3]_i_1__6_n_7 ;
  wire \mf_cnt_reg[7]_i_1__6_n_0 ;
  wire \mf_cnt_reg[7]_i_1__6_n_1 ;
  wire \mf_cnt_reg[7]_i_1__6_n_2 ;
  wire \mf_cnt_reg[7]_i_1__6_n_3 ;
  wire \mf_cnt_reg[7]_i_1__6_n_4 ;
  wire \mf_cnt_reg[7]_i_1__6_n_5 ;
  wire \mf_cnt_reg[7]_i_1__6_n_6 ;
  wire \mf_cnt_reg[7]_i_1__6_n_7 ;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[7] ;
  wire \rx_cfg_test_modes_reg[0] ;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;
  wire [1:0]testm_r;
  wire testm_sta;
  wire testm_sta0;
  wire [3:3]\NLW_err_cnt_reg[31]_i_3__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_ila_cnt_reg[31]_i_2__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_mf_cnt_reg[31]_i_2__6_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hFD)) 
    \err_cnt[31]_i_1__6 
       (.I0(active_lanes),
        .I1(rst),
        .I2(testm_sta),
        .O(\rx_cfg_lanes_in_use_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFF700F700F700)) 
    \err_cnt[31]_i_2__6 
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(\err_cnt[31]_i_4__6_n_0 ),
        .I3(k285_test),
        .I4(ila_error),
        .I5(ila_test_reg_n_0),
        .O(\err_cnt[31]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \err_cnt[31]_i_4__6 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[0]),
        .O(\err_cnt[31]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \err_cnt[3]_i_2__6 
       (.I0(test_err_count[0]),
        .O(\err_cnt[3]_i_2__6_n_0 ));
  FDRE \err_cnt_reg[0] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[3]_i_1__6_n_7 ),
        .Q(test_err_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[10] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[11]_i_1__6_n_5 ),
        .Q(test_err_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[11] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[11]_i_1__6_n_4 ),
        .Q(test_err_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \err_cnt_reg[11]_i_1__6 
       (.CI(\err_cnt_reg[7]_i_1__6_n_0 ),
        .CO({\err_cnt_reg[11]_i_1__6_n_0 ,\err_cnt_reg[11]_i_1__6_n_1 ,\err_cnt_reg[11]_i_1__6_n_2 ,\err_cnt_reg[11]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[11]_i_1__6_n_4 ,\err_cnt_reg[11]_i_1__6_n_5 ,\err_cnt_reg[11]_i_1__6_n_6 ,\err_cnt_reg[11]_i_1__6_n_7 }),
        .S(test_err_count[11:8]));
  FDRE \err_cnt_reg[12] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[15]_i_1__6_n_7 ),
        .Q(test_err_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[13] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[15]_i_1__6_n_6 ),
        .Q(test_err_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[14] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[15]_i_1__6_n_5 ),
        .Q(test_err_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[15] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[15]_i_1__6_n_4 ),
        .Q(test_err_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \err_cnt_reg[15]_i_1__6 
       (.CI(\err_cnt_reg[11]_i_1__6_n_0 ),
        .CO({\err_cnt_reg[15]_i_1__6_n_0 ,\err_cnt_reg[15]_i_1__6_n_1 ,\err_cnt_reg[15]_i_1__6_n_2 ,\err_cnt_reg[15]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[15]_i_1__6_n_4 ,\err_cnt_reg[15]_i_1__6_n_5 ,\err_cnt_reg[15]_i_1__6_n_6 ,\err_cnt_reg[15]_i_1__6_n_7 }),
        .S(test_err_count[15:12]));
  FDRE \err_cnt_reg[16] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[19]_i_1__6_n_7 ),
        .Q(test_err_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[17] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[19]_i_1__6_n_6 ),
        .Q(test_err_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[18] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[19]_i_1__6_n_5 ),
        .Q(test_err_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[19] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[19]_i_1__6_n_4 ),
        .Q(test_err_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \err_cnt_reg[19]_i_1__6 
       (.CI(\err_cnt_reg[15]_i_1__6_n_0 ),
        .CO({\err_cnt_reg[19]_i_1__6_n_0 ,\err_cnt_reg[19]_i_1__6_n_1 ,\err_cnt_reg[19]_i_1__6_n_2 ,\err_cnt_reg[19]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[19]_i_1__6_n_4 ,\err_cnt_reg[19]_i_1__6_n_5 ,\err_cnt_reg[19]_i_1__6_n_6 ,\err_cnt_reg[19]_i_1__6_n_7 }),
        .S(test_err_count[19:16]));
  FDRE \err_cnt_reg[1] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[3]_i_1__6_n_6 ),
        .Q(test_err_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[20] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[23]_i_1__6_n_7 ),
        .Q(test_err_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[21] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[23]_i_1__6_n_6 ),
        .Q(test_err_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[22] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[23]_i_1__6_n_5 ),
        .Q(test_err_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[23] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[23]_i_1__6_n_4 ),
        .Q(test_err_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \err_cnt_reg[23]_i_1__6 
       (.CI(\err_cnt_reg[19]_i_1__6_n_0 ),
        .CO({\err_cnt_reg[23]_i_1__6_n_0 ,\err_cnt_reg[23]_i_1__6_n_1 ,\err_cnt_reg[23]_i_1__6_n_2 ,\err_cnt_reg[23]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[23]_i_1__6_n_4 ,\err_cnt_reg[23]_i_1__6_n_5 ,\err_cnt_reg[23]_i_1__6_n_6 ,\err_cnt_reg[23]_i_1__6_n_7 }),
        .S(test_err_count[23:20]));
  FDRE \err_cnt_reg[24] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[27]_i_1__6_n_7 ),
        .Q(test_err_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[25] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[27]_i_1__6_n_6 ),
        .Q(test_err_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[26] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[27]_i_1__6_n_5 ),
        .Q(test_err_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[27] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[27]_i_1__6_n_4 ),
        .Q(test_err_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \err_cnt_reg[27]_i_1__6 
       (.CI(\err_cnt_reg[23]_i_1__6_n_0 ),
        .CO({\err_cnt_reg[27]_i_1__6_n_0 ,\err_cnt_reg[27]_i_1__6_n_1 ,\err_cnt_reg[27]_i_1__6_n_2 ,\err_cnt_reg[27]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[27]_i_1__6_n_4 ,\err_cnt_reg[27]_i_1__6_n_5 ,\err_cnt_reg[27]_i_1__6_n_6 ,\err_cnt_reg[27]_i_1__6_n_7 }),
        .S(test_err_count[27:24]));
  FDRE \err_cnt_reg[28] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[31]_i_3__6_n_7 ),
        .Q(test_err_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[29] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[31]_i_3__6_n_6 ),
        .Q(test_err_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[2] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[3]_i_1__6_n_5 ),
        .Q(test_err_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[30] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[31]_i_3__6_n_5 ),
        .Q(test_err_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[31] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[31]_i_3__6_n_4 ),
        .Q(test_err_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \err_cnt_reg[31]_i_3__6 
       (.CI(\err_cnt_reg[27]_i_1__6_n_0 ),
        .CO({\NLW_err_cnt_reg[31]_i_3__6_CO_UNCONNECTED [3],\err_cnt_reg[31]_i_3__6_n_1 ,\err_cnt_reg[31]_i_3__6_n_2 ,\err_cnt_reg[31]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[31]_i_3__6_n_4 ,\err_cnt_reg[31]_i_3__6_n_5 ,\err_cnt_reg[31]_i_3__6_n_6 ,\err_cnt_reg[31]_i_3__6_n_7 }),
        .S(test_err_count[31:28]));
  FDRE \err_cnt_reg[3] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[3]_i_1__6_n_4 ),
        .Q(test_err_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \err_cnt_reg[3]_i_1__6 
       (.CI(1'b0),
        .CO({\err_cnt_reg[3]_i_1__6_n_0 ,\err_cnt_reg[3]_i_1__6_n_1 ,\err_cnt_reg[3]_i_1__6_n_2 ,\err_cnt_reg[3]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\err_cnt_reg[3]_i_1__6_n_4 ,\err_cnt_reg[3]_i_1__6_n_5 ,\err_cnt_reg[3]_i_1__6_n_6 ,\err_cnt_reg[3]_i_1__6_n_7 }),
        .S({test_err_count[3:1],\err_cnt[3]_i_2__6_n_0 }));
  FDRE \err_cnt_reg[4] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[7]_i_1__6_n_7 ),
        .Q(test_err_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[5] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[7]_i_1__6_n_6 ),
        .Q(test_err_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[6] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[7]_i_1__6_n_5 ),
        .Q(test_err_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[7] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[7]_i_1__6_n_4 ),
        .Q(test_err_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \err_cnt_reg[7]_i_1__6 
       (.CI(\err_cnt_reg[3]_i_1__6_n_0 ),
        .CO({\err_cnt_reg[7]_i_1__6_n_0 ,\err_cnt_reg[7]_i_1__6_n_1 ,\err_cnt_reg[7]_i_1__6_n_2 ,\err_cnt_reg[7]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[7]_i_1__6_n_4 ,\err_cnt_reg[7]_i_1__6_n_5 ,\err_cnt_reg[7]_i_1__6_n_6 ,\err_cnt_reg[7]_i_1__6_n_7 }),
        .S(test_err_count[7:4]));
  FDRE \err_cnt_reg[8] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[11]_i_1__6_n_7 ),
        .Q(test_err_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \err_cnt_reg[9] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__6_n_0 ),
        .D(\err_cnt_reg[11]_i_1__6_n_6 ),
        .Q(test_err_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  LUT5 #(
    .INIT(32'h00020228)) 
    \ila_cnt[31]_i_1__6 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_q[1]),
        .I2(comma_is_q[2]),
        .I3(comma_is_q[0]),
        .I4(\data_d1_reg[25] ),
        .O(\ila_cnt[31]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_5__6 
       (.I0(\ila_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [1]),
        .I2(\mf_cnt_reg[0]_1 [3]),
        .I3(\mf_cnt_reg[0]_1 [0]),
        .I4(\mf_cnt_reg[0]_1 [2]),
        .I5(Q[3]),
        .O(\data_d1_reg[25] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ila_cnt[3]_i_2__6 
       (.I0(test_ila_count[0]),
        .O(\ila_cnt[3]_i_2__6_n_0 ));
  FDRE \ila_cnt_reg[0] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__6_n_7 ),
        .Q(test_ila_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[10] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__6_n_5 ),
        .Q(test_ila_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[11] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__6_n_4 ),
        .Q(test_ila_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \ila_cnt_reg[11]_i_1__6 
       (.CI(\ila_cnt_reg[7]_i_1__6_n_0 ),
        .CO({\ila_cnt_reg[11]_i_1__6_n_0 ,\ila_cnt_reg[11]_i_1__6_n_1 ,\ila_cnt_reg[11]_i_1__6_n_2 ,\ila_cnt_reg[11]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[11]_i_1__6_n_4 ,\ila_cnt_reg[11]_i_1__6_n_5 ,\ila_cnt_reg[11]_i_1__6_n_6 ,\ila_cnt_reg[11]_i_1__6_n_7 }),
        .S(test_ila_count[11:8]));
  FDRE \ila_cnt_reg[12] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__6_n_7 ),
        .Q(test_ila_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[13] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__6_n_6 ),
        .Q(test_ila_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[14] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__6_n_5 ),
        .Q(test_ila_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[15] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__6_n_4 ),
        .Q(test_ila_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \ila_cnt_reg[15]_i_1__6 
       (.CI(\ila_cnt_reg[11]_i_1__6_n_0 ),
        .CO({\ila_cnt_reg[15]_i_1__6_n_0 ,\ila_cnt_reg[15]_i_1__6_n_1 ,\ila_cnt_reg[15]_i_1__6_n_2 ,\ila_cnt_reg[15]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[15]_i_1__6_n_4 ,\ila_cnt_reg[15]_i_1__6_n_5 ,\ila_cnt_reg[15]_i_1__6_n_6 ,\ila_cnt_reg[15]_i_1__6_n_7 }),
        .S(test_ila_count[15:12]));
  FDRE \ila_cnt_reg[16] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__6_n_7 ),
        .Q(test_ila_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[17] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__6_n_6 ),
        .Q(test_ila_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[18] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__6_n_5 ),
        .Q(test_ila_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[19] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__6_n_4 ),
        .Q(test_ila_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \ila_cnt_reg[19]_i_1__6 
       (.CI(\ila_cnt_reg[15]_i_1__6_n_0 ),
        .CO({\ila_cnt_reg[19]_i_1__6_n_0 ,\ila_cnt_reg[19]_i_1__6_n_1 ,\ila_cnt_reg[19]_i_1__6_n_2 ,\ila_cnt_reg[19]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[19]_i_1__6_n_4 ,\ila_cnt_reg[19]_i_1__6_n_5 ,\ila_cnt_reg[19]_i_1__6_n_6 ,\ila_cnt_reg[19]_i_1__6_n_7 }),
        .S(test_ila_count[19:16]));
  FDRE \ila_cnt_reg[1] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__6_n_6 ),
        .Q(test_ila_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[20] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__6_n_7 ),
        .Q(test_ila_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[21] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__6_n_6 ),
        .Q(test_ila_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[22] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__6_n_5 ),
        .Q(test_ila_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[23] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__6_n_4 ),
        .Q(test_ila_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \ila_cnt_reg[23]_i_1__6 
       (.CI(\ila_cnt_reg[19]_i_1__6_n_0 ),
        .CO({\ila_cnt_reg[23]_i_1__6_n_0 ,\ila_cnt_reg[23]_i_1__6_n_1 ,\ila_cnt_reg[23]_i_1__6_n_2 ,\ila_cnt_reg[23]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[23]_i_1__6_n_4 ,\ila_cnt_reg[23]_i_1__6_n_5 ,\ila_cnt_reg[23]_i_1__6_n_6 ,\ila_cnt_reg[23]_i_1__6_n_7 }),
        .S(test_ila_count[23:20]));
  FDRE \ila_cnt_reg[24] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__6_n_7 ),
        .Q(test_ila_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[25] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__6_n_6 ),
        .Q(test_ila_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[26] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__6_n_5 ),
        .Q(test_ila_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[27] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__6_n_4 ),
        .Q(test_ila_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \ila_cnt_reg[27]_i_1__6 
       (.CI(\ila_cnt_reg[23]_i_1__6_n_0 ),
        .CO({\ila_cnt_reg[27]_i_1__6_n_0 ,\ila_cnt_reg[27]_i_1__6_n_1 ,\ila_cnt_reg[27]_i_1__6_n_2 ,\ila_cnt_reg[27]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[27]_i_1__6_n_4 ,\ila_cnt_reg[27]_i_1__6_n_5 ,\ila_cnt_reg[27]_i_1__6_n_6 ,\ila_cnt_reg[27]_i_1__6_n_7 }),
        .S(test_ila_count[27:24]));
  FDRE \ila_cnt_reg[28] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__6_n_7 ),
        .Q(test_ila_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[29] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__6_n_6 ),
        .Q(test_ila_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[2] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__6_n_5 ),
        .Q(test_ila_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[30] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__6_n_5 ),
        .Q(test_ila_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[31] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__6_n_4 ),
        .Q(test_ila_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \ila_cnt_reg[31]_i_2__6 
       (.CI(\ila_cnt_reg[27]_i_1__6_n_0 ),
        .CO({\NLW_ila_cnt_reg[31]_i_2__6_CO_UNCONNECTED [3],\ila_cnt_reg[31]_i_2__6_n_1 ,\ila_cnt_reg[31]_i_2__6_n_2 ,\ila_cnt_reg[31]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[31]_i_2__6_n_4 ,\ila_cnt_reg[31]_i_2__6_n_5 ,\ila_cnt_reg[31]_i_2__6_n_6 ,\ila_cnt_reg[31]_i_2__6_n_7 }),
        .S(test_ila_count[31:28]));
  FDRE \ila_cnt_reg[3] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__6_n_4 ),
        .Q(test_ila_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \ila_cnt_reg[3]_i_1__6 
       (.CI(1'b0),
        .CO({\ila_cnt_reg[3]_i_1__6_n_0 ,\ila_cnt_reg[3]_i_1__6_n_1 ,\ila_cnt_reg[3]_i_1__6_n_2 ,\ila_cnt_reg[3]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ila_cnt_reg[3]_i_1__6_n_4 ,\ila_cnt_reg[3]_i_1__6_n_5 ,\ila_cnt_reg[3]_i_1__6_n_6 ,\ila_cnt_reg[3]_i_1__6_n_7 }),
        .S({test_ila_count[3:1],\ila_cnt[3]_i_2__6_n_0 }));
  FDRE \ila_cnt_reg[4] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__6_n_7 ),
        .Q(test_ila_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[5] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__6_n_6 ),
        .Q(test_ila_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[6] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__6_n_5 ),
        .Q(test_ila_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[7] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__6_n_4 ),
        .Q(test_ila_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \ila_cnt_reg[7]_i_1__6 
       (.CI(\ila_cnt_reg[3]_i_1__6_n_0 ),
        .CO({\ila_cnt_reg[7]_i_1__6_n_0 ,\ila_cnt_reg[7]_i_1__6_n_1 ,\ila_cnt_reg[7]_i_1__6_n_2 ,\ila_cnt_reg[7]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[7]_i_1__6_n_4 ,\ila_cnt_reg[7]_i_1__6_n_5 ,\ila_cnt_reg[7]_i_1__6_n_6 ,\ila_cnt_reg[7]_i_1__6_n_7 }),
        .S(test_ila_count[7:4]));
  FDRE \ila_cnt_reg[8] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__6_n_7 ),
        .Q(test_ila_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \ila_cnt_reg[9] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__6_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__6_n_6 ),
        .Q(test_ila_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  LUT6 #(
    .INIT(64'h00FF101000001010)) 
    ila_error_i_2__6
       (.I0(comma_is_a[1]),
        .I1(comma_is_r[1]),
        .I2(Q[2]),
        .I3(ila_error_i_7__6_n_0),
        .I4(comma_is_q[2]),
        .I5(\data_d1_reg[25] ),
        .O(\char_d1_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ila_error_i_3__6
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(comma_is_k[0]),
        .I3(comma_is_k[1]),
        .O(\data_d1_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    ila_error_i_4__6
       (.I0(comma_is_q[0]),
        .I1(comma_is_a__0),
        .I2(comma_is_r__0),
        .I3(Q[0]),
        .I4(ila_error_i_8__6_n_0),
        .O(\char_d1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ila_error_i_5__6
       (.I0(comma_is_r[0]),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(comma_is_r[2]),
        .I4(ila_error_i_9__6_n_0),
        .O(\data_d1_reg[15] ));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_6__6
       (.I0(Q[3]),
        .I1(comma_is_r[2]),
        .I2(\data_d1_reg[31] ),
        .I3(\data_d1_reg[25] ),
        .O(ila_error0));
  LUT2 #(
    .INIT(4'h7)) 
    ila_error_i_7__6
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[0]),
        .O(ila_error_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_8__6
       (.I0(Q[1]),
        .I1(comma_is_r[0]),
        .I2(comma_is_a[0]),
        .I3(comma_is_q[1]),
        .O(ila_error_i_8__6_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ila_error_i_9__6
       (.I0(\data_d1_reg[31] ),
        .I1(comma_is_a[1]),
        .I2(comma_is_a__0),
        .I3(comma_is_a[0]),
        .O(ila_error_i_9__6_n_0));
  FDRE ila_error_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_error_reg_0),
        .Q(ila_error),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000EEE000000000)) 
    ila_test_i_1__6
       (.I0(ila_test_reg_n_0),
        .I1(ila_test_reg_0),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .I4(rst),
        .I5(active_lanes),
        .O(ila_test_i_1__6_n_0));
  FDRE ila_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_test_i_1__6_n_0),
        .Q(ila_test_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    k285_test_i_1__6
       (.I0(rst),
        .I1(active_lanes),
        .O(lane_rst_7));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    k285_test_i_2
       (.I0(test_modes[0]),
        .I1(test_modes[1]),
        .O(\rx_cfg_test_modes_reg[0] ));
  FDRE k285_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cfg_test_modes_reg[0] ),
        .Q(k285_test),
        .R(lane_rst_7));
  LUT5 #(
    .INIT(32'h00020228)) 
    \mf_cnt[31]_i_1__6 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_a[0]),
        .I2(comma_is_a[1]),
        .I3(comma_is_a__0),
        .I4(\data_d1_reg[31] ),
        .O(\mf_cnt[31]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_6__6 
       (.I0(\mf_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [4]),
        .I2(\mf_cnt_reg[0]_1 [1]),
        .I3(\mf_cnt_reg[0]_1 [3]),
        .I4(\mf_cnt_reg[0]_1 [0]),
        .I5(Q[3]),
        .O(\data_d1_reg[31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mf_cnt[3]_i_2__6 
       (.I0(test_mf_count[0]),
        .O(\mf_cnt[3]_i_2__6_n_0 ));
  FDRE \mf_cnt_reg[0] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__6_n_7 ),
        .Q(test_mf_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[10] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__6_n_5 ),
        .Q(test_mf_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[11] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__6_n_4 ),
        .Q(test_mf_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \mf_cnt_reg[11]_i_1__6 
       (.CI(\mf_cnt_reg[7]_i_1__6_n_0 ),
        .CO({\mf_cnt_reg[11]_i_1__6_n_0 ,\mf_cnt_reg[11]_i_1__6_n_1 ,\mf_cnt_reg[11]_i_1__6_n_2 ,\mf_cnt_reg[11]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[11]_i_1__6_n_4 ,\mf_cnt_reg[11]_i_1__6_n_5 ,\mf_cnt_reg[11]_i_1__6_n_6 ,\mf_cnt_reg[11]_i_1__6_n_7 }),
        .S(test_mf_count[11:8]));
  FDRE \mf_cnt_reg[12] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__6_n_7 ),
        .Q(test_mf_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[13] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__6_n_6 ),
        .Q(test_mf_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[14] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__6_n_5 ),
        .Q(test_mf_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[15] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__6_n_4 ),
        .Q(test_mf_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \mf_cnt_reg[15]_i_1__6 
       (.CI(\mf_cnt_reg[11]_i_1__6_n_0 ),
        .CO({\mf_cnt_reg[15]_i_1__6_n_0 ,\mf_cnt_reg[15]_i_1__6_n_1 ,\mf_cnt_reg[15]_i_1__6_n_2 ,\mf_cnt_reg[15]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[15]_i_1__6_n_4 ,\mf_cnt_reg[15]_i_1__6_n_5 ,\mf_cnt_reg[15]_i_1__6_n_6 ,\mf_cnt_reg[15]_i_1__6_n_7 }),
        .S(test_mf_count[15:12]));
  FDRE \mf_cnt_reg[16] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__6_n_7 ),
        .Q(test_mf_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[17] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__6_n_6 ),
        .Q(test_mf_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[18] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__6_n_5 ),
        .Q(test_mf_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[19] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__6_n_4 ),
        .Q(test_mf_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \mf_cnt_reg[19]_i_1__6 
       (.CI(\mf_cnt_reg[15]_i_1__6_n_0 ),
        .CO({\mf_cnt_reg[19]_i_1__6_n_0 ,\mf_cnt_reg[19]_i_1__6_n_1 ,\mf_cnt_reg[19]_i_1__6_n_2 ,\mf_cnt_reg[19]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[19]_i_1__6_n_4 ,\mf_cnt_reg[19]_i_1__6_n_5 ,\mf_cnt_reg[19]_i_1__6_n_6 ,\mf_cnt_reg[19]_i_1__6_n_7 }),
        .S(test_mf_count[19:16]));
  FDRE \mf_cnt_reg[1] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__6_n_6 ),
        .Q(test_mf_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[20] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__6_n_7 ),
        .Q(test_mf_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[21] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__6_n_6 ),
        .Q(test_mf_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[22] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__6_n_5 ),
        .Q(test_mf_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[23] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__6_n_4 ),
        .Q(test_mf_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \mf_cnt_reg[23]_i_1__6 
       (.CI(\mf_cnt_reg[19]_i_1__6_n_0 ),
        .CO({\mf_cnt_reg[23]_i_1__6_n_0 ,\mf_cnt_reg[23]_i_1__6_n_1 ,\mf_cnt_reg[23]_i_1__6_n_2 ,\mf_cnt_reg[23]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[23]_i_1__6_n_4 ,\mf_cnt_reg[23]_i_1__6_n_5 ,\mf_cnt_reg[23]_i_1__6_n_6 ,\mf_cnt_reg[23]_i_1__6_n_7 }),
        .S(test_mf_count[23:20]));
  FDRE \mf_cnt_reg[24] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__6_n_7 ),
        .Q(test_mf_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[25] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__6_n_6 ),
        .Q(test_mf_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[26] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__6_n_5 ),
        .Q(test_mf_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[27] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__6_n_4 ),
        .Q(test_mf_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \mf_cnt_reg[27]_i_1__6 
       (.CI(\mf_cnt_reg[23]_i_1__6_n_0 ),
        .CO({\mf_cnt_reg[27]_i_1__6_n_0 ,\mf_cnt_reg[27]_i_1__6_n_1 ,\mf_cnt_reg[27]_i_1__6_n_2 ,\mf_cnt_reg[27]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[27]_i_1__6_n_4 ,\mf_cnt_reg[27]_i_1__6_n_5 ,\mf_cnt_reg[27]_i_1__6_n_6 ,\mf_cnt_reg[27]_i_1__6_n_7 }),
        .S(test_mf_count[27:24]));
  FDRE \mf_cnt_reg[28] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__6_n_7 ),
        .Q(test_mf_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[29] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__6_n_6 ),
        .Q(test_mf_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[2] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__6_n_5 ),
        .Q(test_mf_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[30] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__6_n_5 ),
        .Q(test_mf_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[31] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__6_n_4 ),
        .Q(test_mf_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \mf_cnt_reg[31]_i_2__6 
       (.CI(\mf_cnt_reg[27]_i_1__6_n_0 ),
        .CO({\NLW_mf_cnt_reg[31]_i_2__6_CO_UNCONNECTED [3],\mf_cnt_reg[31]_i_2__6_n_1 ,\mf_cnt_reg[31]_i_2__6_n_2 ,\mf_cnt_reg[31]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[31]_i_2__6_n_4 ,\mf_cnt_reg[31]_i_2__6_n_5 ,\mf_cnt_reg[31]_i_2__6_n_6 ,\mf_cnt_reg[31]_i_2__6_n_7 }),
        .S(test_mf_count[31:28]));
  FDRE \mf_cnt_reg[3] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__6_n_4 ),
        .Q(test_mf_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \mf_cnt_reg[3]_i_1__6 
       (.CI(1'b0),
        .CO({\mf_cnt_reg[3]_i_1__6_n_0 ,\mf_cnt_reg[3]_i_1__6_n_1 ,\mf_cnt_reg[3]_i_1__6_n_2 ,\mf_cnt_reg[3]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\mf_cnt_reg[3]_i_1__6_n_4 ,\mf_cnt_reg[3]_i_1__6_n_5 ,\mf_cnt_reg[3]_i_1__6_n_6 ,\mf_cnt_reg[3]_i_1__6_n_7 }),
        .S({test_mf_count[3:1],\mf_cnt[3]_i_2__6_n_0 }));
  FDRE \mf_cnt_reg[4] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__6_n_7 ),
        .Q(test_mf_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[5] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__6_n_6 ),
        .Q(test_mf_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[6] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__6_n_5 ),
        .Q(test_mf_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[7] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__6_n_4 ),
        .Q(test_mf_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  CARRY4 \mf_cnt_reg[7]_i_1__6 
       (.CI(\mf_cnt_reg[3]_i_1__6_n_0 ),
        .CO({\mf_cnt_reg[7]_i_1__6_n_0 ,\mf_cnt_reg[7]_i_1__6_n_1 ,\mf_cnt_reg[7]_i_1__6_n_2 ,\mf_cnt_reg[7]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[7]_i_1__6_n_4 ,\mf_cnt_reg[7]_i_1__6_n_5 ,\mf_cnt_reg[7]_i_1__6_n_6 ,\mf_cnt_reg[7]_i_1__6_n_7 }),
        .S(test_mf_count[7:4]));
  FDRE \mf_cnt_reg[8] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__6_n_7 ),
        .Q(test_mf_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \mf_cnt_reg[9] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__6_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__6_n_6 ),
        .Q(test_mf_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[7] ));
  FDRE \testm_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[0]),
        .Q(testm_r[0]),
        .R(lane_rst_7));
  FDRE \testm_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[1]),
        .Q(testm_r[1]),
        .R(lane_rst_7));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    testm_sta_i_1__6
       (.I0(testm_r[1]),
        .I1(testm_r[0]),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .O(testm_sta0));
  FDRE testm_sta_reg
       (.C(clk),
        .CE(1'b1),
        .D(testm_sta0),
        .Q(testm_sta),
        .R(lane_rst_7));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_testm_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_testm_32_24
   (lane_rst_6,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[6] ,
    test_ila_count,
    test_mf_count,
    \data_d1_reg[31] ,
    \data_d1_reg[15] ,
    \char_d1_reg[0] ,
    \data_d1_reg[31]_0 ,
    \data_d1_reg[25] ,
    \char_d1_reg[2] ,
    ila_error0,
    k285_test_reg_0,
    clk,
    ila_error_reg_0,
    comma_is_k,
    active_lanes,
    rst,
    ila_test_reg_0,
    test_modes,
    comma_is_a,
    comma_is_a__0,
    comma_is_r,
    comma_is_r__0,
    comma_is_q,
    Q,
    \mf_cnt_reg[0]_0 ,
    \mf_cnt_reg[0]_1 ,
    \ila_cnt_reg[0]_0 );
  output lane_rst_6;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[6] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [0:0]\data_d1_reg[31] ;
  output \data_d1_reg[15] ;
  output \char_d1_reg[0] ;
  output \data_d1_reg[31]_0 ;
  output [0:0]\data_d1_reg[25] ;
  output \char_d1_reg[2] ;
  output ila_error0;
  input k285_test_reg_0;
  input clk;
  input ila_error_reg_0;
  input [3:0]comma_is_k;
  input [0:0]active_lanes;
  input rst;
  input [0:0]ila_test_reg_0;
  input [1:0]test_modes;
  input [1:0]comma_is_a;
  input [0:0]comma_is_a__0;
  input [2:0]comma_is_r;
  input [0:0]comma_is_r__0;
  input [2:0]comma_is_q;
  input [3:0]Q;
  input \mf_cnt_reg[0]_0 ;
  input [4:0]\mf_cnt_reg[0]_1 ;
  input \ila_cnt_reg[0]_0 ;

  wire [3:0]Q;
  wire [0:0]active_lanes;
  wire \char_d1_reg[0] ;
  wire \char_d1_reg[2] ;
  wire clk;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[15] ;
  wire [0:0]\data_d1_reg[25] ;
  wire [0:0]\data_d1_reg[31] ;
  wire \data_d1_reg[31]_0 ;
  wire \err_cnt[31]_i_2__5_n_0 ;
  wire \err_cnt[31]_i_4__5_n_0 ;
  wire \err_cnt[3]_i_2__5_n_0 ;
  wire \err_cnt_reg[11]_i_1__5_n_0 ;
  wire \err_cnt_reg[11]_i_1__5_n_1 ;
  wire \err_cnt_reg[11]_i_1__5_n_2 ;
  wire \err_cnt_reg[11]_i_1__5_n_3 ;
  wire \err_cnt_reg[11]_i_1__5_n_4 ;
  wire \err_cnt_reg[11]_i_1__5_n_5 ;
  wire \err_cnt_reg[11]_i_1__5_n_6 ;
  wire \err_cnt_reg[11]_i_1__5_n_7 ;
  wire \err_cnt_reg[15]_i_1__5_n_0 ;
  wire \err_cnt_reg[15]_i_1__5_n_1 ;
  wire \err_cnt_reg[15]_i_1__5_n_2 ;
  wire \err_cnt_reg[15]_i_1__5_n_3 ;
  wire \err_cnt_reg[15]_i_1__5_n_4 ;
  wire \err_cnt_reg[15]_i_1__5_n_5 ;
  wire \err_cnt_reg[15]_i_1__5_n_6 ;
  wire \err_cnt_reg[15]_i_1__5_n_7 ;
  wire \err_cnt_reg[19]_i_1__5_n_0 ;
  wire \err_cnt_reg[19]_i_1__5_n_1 ;
  wire \err_cnt_reg[19]_i_1__5_n_2 ;
  wire \err_cnt_reg[19]_i_1__5_n_3 ;
  wire \err_cnt_reg[19]_i_1__5_n_4 ;
  wire \err_cnt_reg[19]_i_1__5_n_5 ;
  wire \err_cnt_reg[19]_i_1__5_n_6 ;
  wire \err_cnt_reg[19]_i_1__5_n_7 ;
  wire \err_cnt_reg[23]_i_1__5_n_0 ;
  wire \err_cnt_reg[23]_i_1__5_n_1 ;
  wire \err_cnt_reg[23]_i_1__5_n_2 ;
  wire \err_cnt_reg[23]_i_1__5_n_3 ;
  wire \err_cnt_reg[23]_i_1__5_n_4 ;
  wire \err_cnt_reg[23]_i_1__5_n_5 ;
  wire \err_cnt_reg[23]_i_1__5_n_6 ;
  wire \err_cnt_reg[23]_i_1__5_n_7 ;
  wire \err_cnt_reg[27]_i_1__5_n_0 ;
  wire \err_cnt_reg[27]_i_1__5_n_1 ;
  wire \err_cnt_reg[27]_i_1__5_n_2 ;
  wire \err_cnt_reg[27]_i_1__5_n_3 ;
  wire \err_cnt_reg[27]_i_1__5_n_4 ;
  wire \err_cnt_reg[27]_i_1__5_n_5 ;
  wire \err_cnt_reg[27]_i_1__5_n_6 ;
  wire \err_cnt_reg[27]_i_1__5_n_7 ;
  wire \err_cnt_reg[31]_i_3__5_n_1 ;
  wire \err_cnt_reg[31]_i_3__5_n_2 ;
  wire \err_cnt_reg[31]_i_3__5_n_3 ;
  wire \err_cnt_reg[31]_i_3__5_n_4 ;
  wire \err_cnt_reg[31]_i_3__5_n_5 ;
  wire \err_cnt_reg[31]_i_3__5_n_6 ;
  wire \err_cnt_reg[31]_i_3__5_n_7 ;
  wire \err_cnt_reg[3]_i_1__5_n_0 ;
  wire \err_cnt_reg[3]_i_1__5_n_1 ;
  wire \err_cnt_reg[3]_i_1__5_n_2 ;
  wire \err_cnt_reg[3]_i_1__5_n_3 ;
  wire \err_cnt_reg[3]_i_1__5_n_4 ;
  wire \err_cnt_reg[3]_i_1__5_n_5 ;
  wire \err_cnt_reg[3]_i_1__5_n_6 ;
  wire \err_cnt_reg[3]_i_1__5_n_7 ;
  wire \err_cnt_reg[7]_i_1__5_n_0 ;
  wire \err_cnt_reg[7]_i_1__5_n_1 ;
  wire \err_cnt_reg[7]_i_1__5_n_2 ;
  wire \err_cnt_reg[7]_i_1__5_n_3 ;
  wire \err_cnt_reg[7]_i_1__5_n_4 ;
  wire \err_cnt_reg[7]_i_1__5_n_5 ;
  wire \err_cnt_reg[7]_i_1__5_n_6 ;
  wire \err_cnt_reg[7]_i_1__5_n_7 ;
  wire \ila_cnt[31]_i_1__5_n_0 ;
  wire \ila_cnt[3]_i_2__5_n_0 ;
  wire \ila_cnt_reg[0]_0 ;
  wire \ila_cnt_reg[11]_i_1__5_n_0 ;
  wire \ila_cnt_reg[11]_i_1__5_n_1 ;
  wire \ila_cnt_reg[11]_i_1__5_n_2 ;
  wire \ila_cnt_reg[11]_i_1__5_n_3 ;
  wire \ila_cnt_reg[11]_i_1__5_n_4 ;
  wire \ila_cnt_reg[11]_i_1__5_n_5 ;
  wire \ila_cnt_reg[11]_i_1__5_n_6 ;
  wire \ila_cnt_reg[11]_i_1__5_n_7 ;
  wire \ila_cnt_reg[15]_i_1__5_n_0 ;
  wire \ila_cnt_reg[15]_i_1__5_n_1 ;
  wire \ila_cnt_reg[15]_i_1__5_n_2 ;
  wire \ila_cnt_reg[15]_i_1__5_n_3 ;
  wire \ila_cnt_reg[15]_i_1__5_n_4 ;
  wire \ila_cnt_reg[15]_i_1__5_n_5 ;
  wire \ila_cnt_reg[15]_i_1__5_n_6 ;
  wire \ila_cnt_reg[15]_i_1__5_n_7 ;
  wire \ila_cnt_reg[19]_i_1__5_n_0 ;
  wire \ila_cnt_reg[19]_i_1__5_n_1 ;
  wire \ila_cnt_reg[19]_i_1__5_n_2 ;
  wire \ila_cnt_reg[19]_i_1__5_n_3 ;
  wire \ila_cnt_reg[19]_i_1__5_n_4 ;
  wire \ila_cnt_reg[19]_i_1__5_n_5 ;
  wire \ila_cnt_reg[19]_i_1__5_n_6 ;
  wire \ila_cnt_reg[19]_i_1__5_n_7 ;
  wire \ila_cnt_reg[23]_i_1__5_n_0 ;
  wire \ila_cnt_reg[23]_i_1__5_n_1 ;
  wire \ila_cnt_reg[23]_i_1__5_n_2 ;
  wire \ila_cnt_reg[23]_i_1__5_n_3 ;
  wire \ila_cnt_reg[23]_i_1__5_n_4 ;
  wire \ila_cnt_reg[23]_i_1__5_n_5 ;
  wire \ila_cnt_reg[23]_i_1__5_n_6 ;
  wire \ila_cnt_reg[23]_i_1__5_n_7 ;
  wire \ila_cnt_reg[27]_i_1__5_n_0 ;
  wire \ila_cnt_reg[27]_i_1__5_n_1 ;
  wire \ila_cnt_reg[27]_i_1__5_n_2 ;
  wire \ila_cnt_reg[27]_i_1__5_n_3 ;
  wire \ila_cnt_reg[27]_i_1__5_n_4 ;
  wire \ila_cnt_reg[27]_i_1__5_n_5 ;
  wire \ila_cnt_reg[27]_i_1__5_n_6 ;
  wire \ila_cnt_reg[27]_i_1__5_n_7 ;
  wire \ila_cnt_reg[31]_i_2__5_n_1 ;
  wire \ila_cnt_reg[31]_i_2__5_n_2 ;
  wire \ila_cnt_reg[31]_i_2__5_n_3 ;
  wire \ila_cnt_reg[31]_i_2__5_n_4 ;
  wire \ila_cnt_reg[31]_i_2__5_n_5 ;
  wire \ila_cnt_reg[31]_i_2__5_n_6 ;
  wire \ila_cnt_reg[31]_i_2__5_n_7 ;
  wire \ila_cnt_reg[3]_i_1__5_n_0 ;
  wire \ila_cnt_reg[3]_i_1__5_n_1 ;
  wire \ila_cnt_reg[3]_i_1__5_n_2 ;
  wire \ila_cnt_reg[3]_i_1__5_n_3 ;
  wire \ila_cnt_reg[3]_i_1__5_n_4 ;
  wire \ila_cnt_reg[3]_i_1__5_n_5 ;
  wire \ila_cnt_reg[3]_i_1__5_n_6 ;
  wire \ila_cnt_reg[3]_i_1__5_n_7 ;
  wire \ila_cnt_reg[7]_i_1__5_n_0 ;
  wire \ila_cnt_reg[7]_i_1__5_n_1 ;
  wire \ila_cnt_reg[7]_i_1__5_n_2 ;
  wire \ila_cnt_reg[7]_i_1__5_n_3 ;
  wire \ila_cnt_reg[7]_i_1__5_n_4 ;
  wire \ila_cnt_reg[7]_i_1__5_n_5 ;
  wire \ila_cnt_reg[7]_i_1__5_n_6 ;
  wire \ila_cnt_reg[7]_i_1__5_n_7 ;
  wire ila_error;
  wire ila_error0;
  wire ila_error_i_7__5_n_0;
  wire ila_error_i_8__5_n_0;
  wire ila_error_i_9__5_n_0;
  wire ila_error_reg_0;
  wire ila_test_i_1__5_n_0;
  wire [0:0]ila_test_reg_0;
  wire ila_test_reg_n_0;
  wire k285_test;
  wire k285_test_reg_0;
  wire lane_rst_6;
  wire \mf_cnt[31]_i_1__5_n_0 ;
  wire \mf_cnt[3]_i_2__5_n_0 ;
  wire \mf_cnt_reg[0]_0 ;
  wire [4:0]\mf_cnt_reg[0]_1 ;
  wire \mf_cnt_reg[11]_i_1__5_n_0 ;
  wire \mf_cnt_reg[11]_i_1__5_n_1 ;
  wire \mf_cnt_reg[11]_i_1__5_n_2 ;
  wire \mf_cnt_reg[11]_i_1__5_n_3 ;
  wire \mf_cnt_reg[11]_i_1__5_n_4 ;
  wire \mf_cnt_reg[11]_i_1__5_n_5 ;
  wire \mf_cnt_reg[11]_i_1__5_n_6 ;
  wire \mf_cnt_reg[11]_i_1__5_n_7 ;
  wire \mf_cnt_reg[15]_i_1__5_n_0 ;
  wire \mf_cnt_reg[15]_i_1__5_n_1 ;
  wire \mf_cnt_reg[15]_i_1__5_n_2 ;
  wire \mf_cnt_reg[15]_i_1__5_n_3 ;
  wire \mf_cnt_reg[15]_i_1__5_n_4 ;
  wire \mf_cnt_reg[15]_i_1__5_n_5 ;
  wire \mf_cnt_reg[15]_i_1__5_n_6 ;
  wire \mf_cnt_reg[15]_i_1__5_n_7 ;
  wire \mf_cnt_reg[19]_i_1__5_n_0 ;
  wire \mf_cnt_reg[19]_i_1__5_n_1 ;
  wire \mf_cnt_reg[19]_i_1__5_n_2 ;
  wire \mf_cnt_reg[19]_i_1__5_n_3 ;
  wire \mf_cnt_reg[19]_i_1__5_n_4 ;
  wire \mf_cnt_reg[19]_i_1__5_n_5 ;
  wire \mf_cnt_reg[19]_i_1__5_n_6 ;
  wire \mf_cnt_reg[19]_i_1__5_n_7 ;
  wire \mf_cnt_reg[23]_i_1__5_n_0 ;
  wire \mf_cnt_reg[23]_i_1__5_n_1 ;
  wire \mf_cnt_reg[23]_i_1__5_n_2 ;
  wire \mf_cnt_reg[23]_i_1__5_n_3 ;
  wire \mf_cnt_reg[23]_i_1__5_n_4 ;
  wire \mf_cnt_reg[23]_i_1__5_n_5 ;
  wire \mf_cnt_reg[23]_i_1__5_n_6 ;
  wire \mf_cnt_reg[23]_i_1__5_n_7 ;
  wire \mf_cnt_reg[27]_i_1__5_n_0 ;
  wire \mf_cnt_reg[27]_i_1__5_n_1 ;
  wire \mf_cnt_reg[27]_i_1__5_n_2 ;
  wire \mf_cnt_reg[27]_i_1__5_n_3 ;
  wire \mf_cnt_reg[27]_i_1__5_n_4 ;
  wire \mf_cnt_reg[27]_i_1__5_n_5 ;
  wire \mf_cnt_reg[27]_i_1__5_n_6 ;
  wire \mf_cnt_reg[27]_i_1__5_n_7 ;
  wire \mf_cnt_reg[31]_i_2__5_n_1 ;
  wire \mf_cnt_reg[31]_i_2__5_n_2 ;
  wire \mf_cnt_reg[31]_i_2__5_n_3 ;
  wire \mf_cnt_reg[31]_i_2__5_n_4 ;
  wire \mf_cnt_reg[31]_i_2__5_n_5 ;
  wire \mf_cnt_reg[31]_i_2__5_n_6 ;
  wire \mf_cnt_reg[31]_i_2__5_n_7 ;
  wire \mf_cnt_reg[3]_i_1__5_n_0 ;
  wire \mf_cnt_reg[3]_i_1__5_n_1 ;
  wire \mf_cnt_reg[3]_i_1__5_n_2 ;
  wire \mf_cnt_reg[3]_i_1__5_n_3 ;
  wire \mf_cnt_reg[3]_i_1__5_n_4 ;
  wire \mf_cnt_reg[3]_i_1__5_n_5 ;
  wire \mf_cnt_reg[3]_i_1__5_n_6 ;
  wire \mf_cnt_reg[3]_i_1__5_n_7 ;
  wire \mf_cnt_reg[7]_i_1__5_n_0 ;
  wire \mf_cnt_reg[7]_i_1__5_n_1 ;
  wire \mf_cnt_reg[7]_i_1__5_n_2 ;
  wire \mf_cnt_reg[7]_i_1__5_n_3 ;
  wire \mf_cnt_reg[7]_i_1__5_n_4 ;
  wire \mf_cnt_reg[7]_i_1__5_n_5 ;
  wire \mf_cnt_reg[7]_i_1__5_n_6 ;
  wire \mf_cnt_reg[7]_i_1__5_n_7 ;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[6] ;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;
  wire [1:0]testm_r;
  wire testm_sta;
  wire testm_sta0;
  wire [3:3]\NLW_err_cnt_reg[31]_i_3__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_ila_cnt_reg[31]_i_2__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_mf_cnt_reg[31]_i_2__5_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hFD)) 
    \err_cnt[31]_i_1__5 
       (.I0(active_lanes),
        .I1(rst),
        .I2(testm_sta),
        .O(\rx_cfg_lanes_in_use_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFF700F700F700)) 
    \err_cnt[31]_i_2__5 
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(\err_cnt[31]_i_4__5_n_0 ),
        .I3(k285_test),
        .I4(ila_error),
        .I5(ila_test_reg_n_0),
        .O(\err_cnt[31]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \err_cnt[31]_i_4__5 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[0]),
        .O(\err_cnt[31]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \err_cnt[3]_i_2__5 
       (.I0(test_err_count[0]),
        .O(\err_cnt[3]_i_2__5_n_0 ));
  FDRE \err_cnt_reg[0] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[3]_i_1__5_n_7 ),
        .Q(test_err_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[10] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[11]_i_1__5_n_5 ),
        .Q(test_err_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[11] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[11]_i_1__5_n_4 ),
        .Q(test_err_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \err_cnt_reg[11]_i_1__5 
       (.CI(\err_cnt_reg[7]_i_1__5_n_0 ),
        .CO({\err_cnt_reg[11]_i_1__5_n_0 ,\err_cnt_reg[11]_i_1__5_n_1 ,\err_cnt_reg[11]_i_1__5_n_2 ,\err_cnt_reg[11]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[11]_i_1__5_n_4 ,\err_cnt_reg[11]_i_1__5_n_5 ,\err_cnt_reg[11]_i_1__5_n_6 ,\err_cnt_reg[11]_i_1__5_n_7 }),
        .S(test_err_count[11:8]));
  FDRE \err_cnt_reg[12] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[15]_i_1__5_n_7 ),
        .Q(test_err_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[13] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[15]_i_1__5_n_6 ),
        .Q(test_err_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[14] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[15]_i_1__5_n_5 ),
        .Q(test_err_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[15] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[15]_i_1__5_n_4 ),
        .Q(test_err_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \err_cnt_reg[15]_i_1__5 
       (.CI(\err_cnt_reg[11]_i_1__5_n_0 ),
        .CO({\err_cnt_reg[15]_i_1__5_n_0 ,\err_cnt_reg[15]_i_1__5_n_1 ,\err_cnt_reg[15]_i_1__5_n_2 ,\err_cnt_reg[15]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[15]_i_1__5_n_4 ,\err_cnt_reg[15]_i_1__5_n_5 ,\err_cnt_reg[15]_i_1__5_n_6 ,\err_cnt_reg[15]_i_1__5_n_7 }),
        .S(test_err_count[15:12]));
  FDRE \err_cnt_reg[16] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[19]_i_1__5_n_7 ),
        .Q(test_err_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[17] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[19]_i_1__5_n_6 ),
        .Q(test_err_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[18] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[19]_i_1__5_n_5 ),
        .Q(test_err_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[19] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[19]_i_1__5_n_4 ),
        .Q(test_err_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \err_cnt_reg[19]_i_1__5 
       (.CI(\err_cnt_reg[15]_i_1__5_n_0 ),
        .CO({\err_cnt_reg[19]_i_1__5_n_0 ,\err_cnt_reg[19]_i_1__5_n_1 ,\err_cnt_reg[19]_i_1__5_n_2 ,\err_cnt_reg[19]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[19]_i_1__5_n_4 ,\err_cnt_reg[19]_i_1__5_n_5 ,\err_cnt_reg[19]_i_1__5_n_6 ,\err_cnt_reg[19]_i_1__5_n_7 }),
        .S(test_err_count[19:16]));
  FDRE \err_cnt_reg[1] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[3]_i_1__5_n_6 ),
        .Q(test_err_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[20] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[23]_i_1__5_n_7 ),
        .Q(test_err_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[21] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[23]_i_1__5_n_6 ),
        .Q(test_err_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[22] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[23]_i_1__5_n_5 ),
        .Q(test_err_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[23] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[23]_i_1__5_n_4 ),
        .Q(test_err_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \err_cnt_reg[23]_i_1__5 
       (.CI(\err_cnt_reg[19]_i_1__5_n_0 ),
        .CO({\err_cnt_reg[23]_i_1__5_n_0 ,\err_cnt_reg[23]_i_1__5_n_1 ,\err_cnt_reg[23]_i_1__5_n_2 ,\err_cnt_reg[23]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[23]_i_1__5_n_4 ,\err_cnt_reg[23]_i_1__5_n_5 ,\err_cnt_reg[23]_i_1__5_n_6 ,\err_cnt_reg[23]_i_1__5_n_7 }),
        .S(test_err_count[23:20]));
  FDRE \err_cnt_reg[24] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[27]_i_1__5_n_7 ),
        .Q(test_err_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[25] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[27]_i_1__5_n_6 ),
        .Q(test_err_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[26] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[27]_i_1__5_n_5 ),
        .Q(test_err_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[27] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[27]_i_1__5_n_4 ),
        .Q(test_err_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \err_cnt_reg[27]_i_1__5 
       (.CI(\err_cnt_reg[23]_i_1__5_n_0 ),
        .CO({\err_cnt_reg[27]_i_1__5_n_0 ,\err_cnt_reg[27]_i_1__5_n_1 ,\err_cnt_reg[27]_i_1__5_n_2 ,\err_cnt_reg[27]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[27]_i_1__5_n_4 ,\err_cnt_reg[27]_i_1__5_n_5 ,\err_cnt_reg[27]_i_1__5_n_6 ,\err_cnt_reg[27]_i_1__5_n_7 }),
        .S(test_err_count[27:24]));
  FDRE \err_cnt_reg[28] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[31]_i_3__5_n_7 ),
        .Q(test_err_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[29] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[31]_i_3__5_n_6 ),
        .Q(test_err_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[2] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[3]_i_1__5_n_5 ),
        .Q(test_err_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[30] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[31]_i_3__5_n_5 ),
        .Q(test_err_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[31] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[31]_i_3__5_n_4 ),
        .Q(test_err_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \err_cnt_reg[31]_i_3__5 
       (.CI(\err_cnt_reg[27]_i_1__5_n_0 ),
        .CO({\NLW_err_cnt_reg[31]_i_3__5_CO_UNCONNECTED [3],\err_cnt_reg[31]_i_3__5_n_1 ,\err_cnt_reg[31]_i_3__5_n_2 ,\err_cnt_reg[31]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[31]_i_3__5_n_4 ,\err_cnt_reg[31]_i_3__5_n_5 ,\err_cnt_reg[31]_i_3__5_n_6 ,\err_cnt_reg[31]_i_3__5_n_7 }),
        .S(test_err_count[31:28]));
  FDRE \err_cnt_reg[3] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[3]_i_1__5_n_4 ),
        .Q(test_err_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \err_cnt_reg[3]_i_1__5 
       (.CI(1'b0),
        .CO({\err_cnt_reg[3]_i_1__5_n_0 ,\err_cnt_reg[3]_i_1__5_n_1 ,\err_cnt_reg[3]_i_1__5_n_2 ,\err_cnt_reg[3]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\err_cnt_reg[3]_i_1__5_n_4 ,\err_cnt_reg[3]_i_1__5_n_5 ,\err_cnt_reg[3]_i_1__5_n_6 ,\err_cnt_reg[3]_i_1__5_n_7 }),
        .S({test_err_count[3:1],\err_cnt[3]_i_2__5_n_0 }));
  FDRE \err_cnt_reg[4] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[7]_i_1__5_n_7 ),
        .Q(test_err_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[5] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[7]_i_1__5_n_6 ),
        .Q(test_err_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[6] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[7]_i_1__5_n_5 ),
        .Q(test_err_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[7] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[7]_i_1__5_n_4 ),
        .Q(test_err_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \err_cnt_reg[7]_i_1__5 
       (.CI(\err_cnt_reg[3]_i_1__5_n_0 ),
        .CO({\err_cnt_reg[7]_i_1__5_n_0 ,\err_cnt_reg[7]_i_1__5_n_1 ,\err_cnt_reg[7]_i_1__5_n_2 ,\err_cnt_reg[7]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[7]_i_1__5_n_4 ,\err_cnt_reg[7]_i_1__5_n_5 ,\err_cnt_reg[7]_i_1__5_n_6 ,\err_cnt_reg[7]_i_1__5_n_7 }),
        .S(test_err_count[7:4]));
  FDRE \err_cnt_reg[8] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[11]_i_1__5_n_7 ),
        .Q(test_err_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \err_cnt_reg[9] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__5_n_0 ),
        .D(\err_cnt_reg[11]_i_1__5_n_6 ),
        .Q(test_err_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  LUT5 #(
    .INIT(32'h00020228)) 
    \ila_cnt[31]_i_1__5 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_q[1]),
        .I2(comma_is_q[2]),
        .I3(comma_is_q[0]),
        .I4(\data_d1_reg[25] ),
        .O(\ila_cnt[31]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_5__5 
       (.I0(\ila_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [1]),
        .I2(\mf_cnt_reg[0]_1 [3]),
        .I3(\mf_cnt_reg[0]_1 [0]),
        .I4(\mf_cnt_reg[0]_1 [2]),
        .I5(Q[3]),
        .O(\data_d1_reg[25] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ila_cnt[3]_i_2__5 
       (.I0(test_ila_count[0]),
        .O(\ila_cnt[3]_i_2__5_n_0 ));
  FDRE \ila_cnt_reg[0] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__5_n_7 ),
        .Q(test_ila_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[10] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__5_n_5 ),
        .Q(test_ila_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[11] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__5_n_4 ),
        .Q(test_ila_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \ila_cnt_reg[11]_i_1__5 
       (.CI(\ila_cnt_reg[7]_i_1__5_n_0 ),
        .CO({\ila_cnt_reg[11]_i_1__5_n_0 ,\ila_cnt_reg[11]_i_1__5_n_1 ,\ila_cnt_reg[11]_i_1__5_n_2 ,\ila_cnt_reg[11]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[11]_i_1__5_n_4 ,\ila_cnt_reg[11]_i_1__5_n_5 ,\ila_cnt_reg[11]_i_1__5_n_6 ,\ila_cnt_reg[11]_i_1__5_n_7 }),
        .S(test_ila_count[11:8]));
  FDRE \ila_cnt_reg[12] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__5_n_7 ),
        .Q(test_ila_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[13] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__5_n_6 ),
        .Q(test_ila_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[14] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__5_n_5 ),
        .Q(test_ila_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[15] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__5_n_4 ),
        .Q(test_ila_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \ila_cnt_reg[15]_i_1__5 
       (.CI(\ila_cnt_reg[11]_i_1__5_n_0 ),
        .CO({\ila_cnt_reg[15]_i_1__5_n_0 ,\ila_cnt_reg[15]_i_1__5_n_1 ,\ila_cnt_reg[15]_i_1__5_n_2 ,\ila_cnt_reg[15]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[15]_i_1__5_n_4 ,\ila_cnt_reg[15]_i_1__5_n_5 ,\ila_cnt_reg[15]_i_1__5_n_6 ,\ila_cnt_reg[15]_i_1__5_n_7 }),
        .S(test_ila_count[15:12]));
  FDRE \ila_cnt_reg[16] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__5_n_7 ),
        .Q(test_ila_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[17] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__5_n_6 ),
        .Q(test_ila_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[18] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__5_n_5 ),
        .Q(test_ila_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[19] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__5_n_4 ),
        .Q(test_ila_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \ila_cnt_reg[19]_i_1__5 
       (.CI(\ila_cnt_reg[15]_i_1__5_n_0 ),
        .CO({\ila_cnt_reg[19]_i_1__5_n_0 ,\ila_cnt_reg[19]_i_1__5_n_1 ,\ila_cnt_reg[19]_i_1__5_n_2 ,\ila_cnt_reg[19]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[19]_i_1__5_n_4 ,\ila_cnt_reg[19]_i_1__5_n_5 ,\ila_cnt_reg[19]_i_1__5_n_6 ,\ila_cnt_reg[19]_i_1__5_n_7 }),
        .S(test_ila_count[19:16]));
  FDRE \ila_cnt_reg[1] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__5_n_6 ),
        .Q(test_ila_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[20] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__5_n_7 ),
        .Q(test_ila_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[21] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__5_n_6 ),
        .Q(test_ila_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[22] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__5_n_5 ),
        .Q(test_ila_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[23] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__5_n_4 ),
        .Q(test_ila_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \ila_cnt_reg[23]_i_1__5 
       (.CI(\ila_cnt_reg[19]_i_1__5_n_0 ),
        .CO({\ila_cnt_reg[23]_i_1__5_n_0 ,\ila_cnt_reg[23]_i_1__5_n_1 ,\ila_cnt_reg[23]_i_1__5_n_2 ,\ila_cnt_reg[23]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[23]_i_1__5_n_4 ,\ila_cnt_reg[23]_i_1__5_n_5 ,\ila_cnt_reg[23]_i_1__5_n_6 ,\ila_cnt_reg[23]_i_1__5_n_7 }),
        .S(test_ila_count[23:20]));
  FDRE \ila_cnt_reg[24] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__5_n_7 ),
        .Q(test_ila_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[25] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__5_n_6 ),
        .Q(test_ila_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[26] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__5_n_5 ),
        .Q(test_ila_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[27] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__5_n_4 ),
        .Q(test_ila_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \ila_cnt_reg[27]_i_1__5 
       (.CI(\ila_cnt_reg[23]_i_1__5_n_0 ),
        .CO({\ila_cnt_reg[27]_i_1__5_n_0 ,\ila_cnt_reg[27]_i_1__5_n_1 ,\ila_cnt_reg[27]_i_1__5_n_2 ,\ila_cnt_reg[27]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[27]_i_1__5_n_4 ,\ila_cnt_reg[27]_i_1__5_n_5 ,\ila_cnt_reg[27]_i_1__5_n_6 ,\ila_cnt_reg[27]_i_1__5_n_7 }),
        .S(test_ila_count[27:24]));
  FDRE \ila_cnt_reg[28] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__5_n_7 ),
        .Q(test_ila_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[29] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__5_n_6 ),
        .Q(test_ila_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[2] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__5_n_5 ),
        .Q(test_ila_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[30] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__5_n_5 ),
        .Q(test_ila_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[31] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__5_n_4 ),
        .Q(test_ila_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \ila_cnt_reg[31]_i_2__5 
       (.CI(\ila_cnt_reg[27]_i_1__5_n_0 ),
        .CO({\NLW_ila_cnt_reg[31]_i_2__5_CO_UNCONNECTED [3],\ila_cnt_reg[31]_i_2__5_n_1 ,\ila_cnt_reg[31]_i_2__5_n_2 ,\ila_cnt_reg[31]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[31]_i_2__5_n_4 ,\ila_cnt_reg[31]_i_2__5_n_5 ,\ila_cnt_reg[31]_i_2__5_n_6 ,\ila_cnt_reg[31]_i_2__5_n_7 }),
        .S(test_ila_count[31:28]));
  FDRE \ila_cnt_reg[3] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__5_n_4 ),
        .Q(test_ila_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \ila_cnt_reg[3]_i_1__5 
       (.CI(1'b0),
        .CO({\ila_cnt_reg[3]_i_1__5_n_0 ,\ila_cnt_reg[3]_i_1__5_n_1 ,\ila_cnt_reg[3]_i_1__5_n_2 ,\ila_cnt_reg[3]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ila_cnt_reg[3]_i_1__5_n_4 ,\ila_cnt_reg[3]_i_1__5_n_5 ,\ila_cnt_reg[3]_i_1__5_n_6 ,\ila_cnt_reg[3]_i_1__5_n_7 }),
        .S({test_ila_count[3:1],\ila_cnt[3]_i_2__5_n_0 }));
  FDRE \ila_cnt_reg[4] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__5_n_7 ),
        .Q(test_ila_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[5] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__5_n_6 ),
        .Q(test_ila_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[6] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__5_n_5 ),
        .Q(test_ila_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[7] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__5_n_4 ),
        .Q(test_ila_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \ila_cnt_reg[7]_i_1__5 
       (.CI(\ila_cnt_reg[3]_i_1__5_n_0 ),
        .CO({\ila_cnt_reg[7]_i_1__5_n_0 ,\ila_cnt_reg[7]_i_1__5_n_1 ,\ila_cnt_reg[7]_i_1__5_n_2 ,\ila_cnt_reg[7]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[7]_i_1__5_n_4 ,\ila_cnt_reg[7]_i_1__5_n_5 ,\ila_cnt_reg[7]_i_1__5_n_6 ,\ila_cnt_reg[7]_i_1__5_n_7 }),
        .S(test_ila_count[7:4]));
  FDRE \ila_cnt_reg[8] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__5_n_7 ),
        .Q(test_ila_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \ila_cnt_reg[9] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__5_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__5_n_6 ),
        .Q(test_ila_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  LUT6 #(
    .INIT(64'h00FF101000001010)) 
    ila_error_i_2__5
       (.I0(comma_is_a[1]),
        .I1(comma_is_r[1]),
        .I2(Q[2]),
        .I3(ila_error_i_7__5_n_0),
        .I4(comma_is_q[2]),
        .I5(\data_d1_reg[25] ),
        .O(\char_d1_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ila_error_i_3__5
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(comma_is_k[0]),
        .I3(comma_is_k[1]),
        .O(\data_d1_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    ila_error_i_4__5
       (.I0(comma_is_q[0]),
        .I1(comma_is_a__0),
        .I2(comma_is_r__0),
        .I3(Q[0]),
        .I4(ila_error_i_8__5_n_0),
        .O(\char_d1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ila_error_i_5__5
       (.I0(comma_is_r[0]),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(comma_is_r[2]),
        .I4(ila_error_i_9__5_n_0),
        .O(\data_d1_reg[15] ));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_6__5
       (.I0(Q[3]),
        .I1(comma_is_r[2]),
        .I2(\data_d1_reg[31] ),
        .I3(\data_d1_reg[25] ),
        .O(ila_error0));
  LUT2 #(
    .INIT(4'h7)) 
    ila_error_i_7__5
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[0]),
        .O(ila_error_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_8__5
       (.I0(Q[1]),
        .I1(comma_is_r[0]),
        .I2(comma_is_a[0]),
        .I3(comma_is_q[1]),
        .O(ila_error_i_8__5_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ila_error_i_9__5
       (.I0(\data_d1_reg[31] ),
        .I1(comma_is_a[1]),
        .I2(comma_is_a__0),
        .I3(comma_is_a[0]),
        .O(ila_error_i_9__5_n_0));
  FDRE ila_error_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_error_reg_0),
        .Q(ila_error),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000EEE000000000)) 
    ila_test_i_1__5
       (.I0(ila_test_reg_n_0),
        .I1(ila_test_reg_0),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .I4(rst),
        .I5(active_lanes),
        .O(ila_test_i_1__5_n_0));
  FDRE ila_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_test_i_1__5_n_0),
        .Q(ila_test_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    k285_test_i_1__5
       (.I0(rst),
        .I1(active_lanes),
        .O(lane_rst_6));
  FDRE k285_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(k285_test_reg_0),
        .Q(k285_test),
        .R(lane_rst_6));
  LUT5 #(
    .INIT(32'h00020228)) 
    \mf_cnt[31]_i_1__5 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_a[0]),
        .I2(comma_is_a[1]),
        .I3(comma_is_a__0),
        .I4(\data_d1_reg[31] ),
        .O(\mf_cnt[31]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_6__5 
       (.I0(\mf_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [4]),
        .I2(\mf_cnt_reg[0]_1 [1]),
        .I3(\mf_cnt_reg[0]_1 [3]),
        .I4(\mf_cnt_reg[0]_1 [0]),
        .I5(Q[3]),
        .O(\data_d1_reg[31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mf_cnt[3]_i_2__5 
       (.I0(test_mf_count[0]),
        .O(\mf_cnt[3]_i_2__5_n_0 ));
  FDRE \mf_cnt_reg[0] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__5_n_7 ),
        .Q(test_mf_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[10] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__5_n_5 ),
        .Q(test_mf_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[11] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__5_n_4 ),
        .Q(test_mf_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \mf_cnt_reg[11]_i_1__5 
       (.CI(\mf_cnt_reg[7]_i_1__5_n_0 ),
        .CO({\mf_cnt_reg[11]_i_1__5_n_0 ,\mf_cnt_reg[11]_i_1__5_n_1 ,\mf_cnt_reg[11]_i_1__5_n_2 ,\mf_cnt_reg[11]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[11]_i_1__5_n_4 ,\mf_cnt_reg[11]_i_1__5_n_5 ,\mf_cnt_reg[11]_i_1__5_n_6 ,\mf_cnt_reg[11]_i_1__5_n_7 }),
        .S(test_mf_count[11:8]));
  FDRE \mf_cnt_reg[12] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__5_n_7 ),
        .Q(test_mf_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[13] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__5_n_6 ),
        .Q(test_mf_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[14] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__5_n_5 ),
        .Q(test_mf_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[15] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__5_n_4 ),
        .Q(test_mf_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \mf_cnt_reg[15]_i_1__5 
       (.CI(\mf_cnt_reg[11]_i_1__5_n_0 ),
        .CO({\mf_cnt_reg[15]_i_1__5_n_0 ,\mf_cnt_reg[15]_i_1__5_n_1 ,\mf_cnt_reg[15]_i_1__5_n_2 ,\mf_cnt_reg[15]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[15]_i_1__5_n_4 ,\mf_cnt_reg[15]_i_1__5_n_5 ,\mf_cnt_reg[15]_i_1__5_n_6 ,\mf_cnt_reg[15]_i_1__5_n_7 }),
        .S(test_mf_count[15:12]));
  FDRE \mf_cnt_reg[16] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__5_n_7 ),
        .Q(test_mf_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[17] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__5_n_6 ),
        .Q(test_mf_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[18] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__5_n_5 ),
        .Q(test_mf_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[19] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__5_n_4 ),
        .Q(test_mf_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \mf_cnt_reg[19]_i_1__5 
       (.CI(\mf_cnt_reg[15]_i_1__5_n_0 ),
        .CO({\mf_cnt_reg[19]_i_1__5_n_0 ,\mf_cnt_reg[19]_i_1__5_n_1 ,\mf_cnt_reg[19]_i_1__5_n_2 ,\mf_cnt_reg[19]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[19]_i_1__5_n_4 ,\mf_cnt_reg[19]_i_1__5_n_5 ,\mf_cnt_reg[19]_i_1__5_n_6 ,\mf_cnt_reg[19]_i_1__5_n_7 }),
        .S(test_mf_count[19:16]));
  FDRE \mf_cnt_reg[1] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__5_n_6 ),
        .Q(test_mf_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[20] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__5_n_7 ),
        .Q(test_mf_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[21] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__5_n_6 ),
        .Q(test_mf_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[22] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__5_n_5 ),
        .Q(test_mf_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[23] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__5_n_4 ),
        .Q(test_mf_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \mf_cnt_reg[23]_i_1__5 
       (.CI(\mf_cnt_reg[19]_i_1__5_n_0 ),
        .CO({\mf_cnt_reg[23]_i_1__5_n_0 ,\mf_cnt_reg[23]_i_1__5_n_1 ,\mf_cnt_reg[23]_i_1__5_n_2 ,\mf_cnt_reg[23]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[23]_i_1__5_n_4 ,\mf_cnt_reg[23]_i_1__5_n_5 ,\mf_cnt_reg[23]_i_1__5_n_6 ,\mf_cnt_reg[23]_i_1__5_n_7 }),
        .S(test_mf_count[23:20]));
  FDRE \mf_cnt_reg[24] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__5_n_7 ),
        .Q(test_mf_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[25] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__5_n_6 ),
        .Q(test_mf_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[26] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__5_n_5 ),
        .Q(test_mf_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[27] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__5_n_4 ),
        .Q(test_mf_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \mf_cnt_reg[27]_i_1__5 
       (.CI(\mf_cnt_reg[23]_i_1__5_n_0 ),
        .CO({\mf_cnt_reg[27]_i_1__5_n_0 ,\mf_cnt_reg[27]_i_1__5_n_1 ,\mf_cnt_reg[27]_i_1__5_n_2 ,\mf_cnt_reg[27]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[27]_i_1__5_n_4 ,\mf_cnt_reg[27]_i_1__5_n_5 ,\mf_cnt_reg[27]_i_1__5_n_6 ,\mf_cnt_reg[27]_i_1__5_n_7 }),
        .S(test_mf_count[27:24]));
  FDRE \mf_cnt_reg[28] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__5_n_7 ),
        .Q(test_mf_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[29] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__5_n_6 ),
        .Q(test_mf_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[2] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__5_n_5 ),
        .Q(test_mf_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[30] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__5_n_5 ),
        .Q(test_mf_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[31] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__5_n_4 ),
        .Q(test_mf_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \mf_cnt_reg[31]_i_2__5 
       (.CI(\mf_cnt_reg[27]_i_1__5_n_0 ),
        .CO({\NLW_mf_cnt_reg[31]_i_2__5_CO_UNCONNECTED [3],\mf_cnt_reg[31]_i_2__5_n_1 ,\mf_cnt_reg[31]_i_2__5_n_2 ,\mf_cnt_reg[31]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[31]_i_2__5_n_4 ,\mf_cnt_reg[31]_i_2__5_n_5 ,\mf_cnt_reg[31]_i_2__5_n_6 ,\mf_cnt_reg[31]_i_2__5_n_7 }),
        .S(test_mf_count[31:28]));
  FDRE \mf_cnt_reg[3] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__5_n_4 ),
        .Q(test_mf_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \mf_cnt_reg[3]_i_1__5 
       (.CI(1'b0),
        .CO({\mf_cnt_reg[3]_i_1__5_n_0 ,\mf_cnt_reg[3]_i_1__5_n_1 ,\mf_cnt_reg[3]_i_1__5_n_2 ,\mf_cnt_reg[3]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\mf_cnt_reg[3]_i_1__5_n_4 ,\mf_cnt_reg[3]_i_1__5_n_5 ,\mf_cnt_reg[3]_i_1__5_n_6 ,\mf_cnt_reg[3]_i_1__5_n_7 }),
        .S({test_mf_count[3:1],\mf_cnt[3]_i_2__5_n_0 }));
  FDRE \mf_cnt_reg[4] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__5_n_7 ),
        .Q(test_mf_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[5] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__5_n_6 ),
        .Q(test_mf_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[6] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__5_n_5 ),
        .Q(test_mf_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[7] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__5_n_4 ),
        .Q(test_mf_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  CARRY4 \mf_cnt_reg[7]_i_1__5 
       (.CI(\mf_cnt_reg[3]_i_1__5_n_0 ),
        .CO({\mf_cnt_reg[7]_i_1__5_n_0 ,\mf_cnt_reg[7]_i_1__5_n_1 ,\mf_cnt_reg[7]_i_1__5_n_2 ,\mf_cnt_reg[7]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[7]_i_1__5_n_4 ,\mf_cnt_reg[7]_i_1__5_n_5 ,\mf_cnt_reg[7]_i_1__5_n_6 ,\mf_cnt_reg[7]_i_1__5_n_7 }),
        .S(test_mf_count[7:4]));
  FDRE \mf_cnt_reg[8] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__5_n_7 ),
        .Q(test_mf_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \mf_cnt_reg[9] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__5_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__5_n_6 ),
        .Q(test_mf_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[6] ));
  FDRE \testm_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[0]),
        .Q(testm_r[0]),
        .R(lane_rst_6));
  FDRE \testm_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[1]),
        .Q(testm_r[1]),
        .R(lane_rst_6));
  LUT4 #(
    .INIT(16'h0110)) 
    testm_sta_i_1__5
       (.I0(testm_r[1]),
        .I1(testm_r[0]),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .O(testm_sta0));
  FDRE testm_sta_reg
       (.C(clk),
        .CE(1'b1),
        .D(testm_sta0),
        .Q(testm_sta),
        .R(lane_rst_6));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_testm_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_testm_32_36
   (lane_rst_5,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[5] ,
    test_ila_count,
    test_mf_count,
    \data_d1_reg[31] ,
    \data_d1_reg[15] ,
    \char_d1_reg[0] ,
    \data_d1_reg[31]_0 ,
    \data_d1_reg[25] ,
    \char_d1_reg[2] ,
    ila_error0,
    k285_test_reg_0,
    clk,
    ila_error_reg_0,
    comma_is_k,
    active_lanes,
    rst,
    ila_test_reg_0,
    test_modes,
    comma_is_a,
    comma_is_a__0,
    comma_is_r,
    comma_is_r__0,
    comma_is_q,
    Q,
    \mf_cnt_reg[0]_0 ,
    \mf_cnt_reg[0]_1 ,
    \ila_cnt_reg[0]_0 );
  output lane_rst_5;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[5] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [0:0]\data_d1_reg[31] ;
  output \data_d1_reg[15] ;
  output \char_d1_reg[0] ;
  output \data_d1_reg[31]_0 ;
  output [0:0]\data_d1_reg[25] ;
  output \char_d1_reg[2] ;
  output ila_error0;
  input k285_test_reg_0;
  input clk;
  input ila_error_reg_0;
  input [3:0]comma_is_k;
  input [0:0]active_lanes;
  input rst;
  input [0:0]ila_test_reg_0;
  input [1:0]test_modes;
  input [1:0]comma_is_a;
  input [0:0]comma_is_a__0;
  input [2:0]comma_is_r;
  input [0:0]comma_is_r__0;
  input [2:0]comma_is_q;
  input [3:0]Q;
  input \mf_cnt_reg[0]_0 ;
  input [4:0]\mf_cnt_reg[0]_1 ;
  input \ila_cnt_reg[0]_0 ;

  wire [3:0]Q;
  wire [0:0]active_lanes;
  wire \char_d1_reg[0] ;
  wire \char_d1_reg[2] ;
  wire clk;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[15] ;
  wire [0:0]\data_d1_reg[25] ;
  wire [0:0]\data_d1_reg[31] ;
  wire \data_d1_reg[31]_0 ;
  wire \err_cnt[31]_i_2__4_n_0 ;
  wire \err_cnt[31]_i_4__4_n_0 ;
  wire \err_cnt[3]_i_2__4_n_0 ;
  wire \err_cnt_reg[11]_i_1__4_n_0 ;
  wire \err_cnt_reg[11]_i_1__4_n_1 ;
  wire \err_cnt_reg[11]_i_1__4_n_2 ;
  wire \err_cnt_reg[11]_i_1__4_n_3 ;
  wire \err_cnt_reg[11]_i_1__4_n_4 ;
  wire \err_cnt_reg[11]_i_1__4_n_5 ;
  wire \err_cnt_reg[11]_i_1__4_n_6 ;
  wire \err_cnt_reg[11]_i_1__4_n_7 ;
  wire \err_cnt_reg[15]_i_1__4_n_0 ;
  wire \err_cnt_reg[15]_i_1__4_n_1 ;
  wire \err_cnt_reg[15]_i_1__4_n_2 ;
  wire \err_cnt_reg[15]_i_1__4_n_3 ;
  wire \err_cnt_reg[15]_i_1__4_n_4 ;
  wire \err_cnt_reg[15]_i_1__4_n_5 ;
  wire \err_cnt_reg[15]_i_1__4_n_6 ;
  wire \err_cnt_reg[15]_i_1__4_n_7 ;
  wire \err_cnt_reg[19]_i_1__4_n_0 ;
  wire \err_cnt_reg[19]_i_1__4_n_1 ;
  wire \err_cnt_reg[19]_i_1__4_n_2 ;
  wire \err_cnt_reg[19]_i_1__4_n_3 ;
  wire \err_cnt_reg[19]_i_1__4_n_4 ;
  wire \err_cnt_reg[19]_i_1__4_n_5 ;
  wire \err_cnt_reg[19]_i_1__4_n_6 ;
  wire \err_cnt_reg[19]_i_1__4_n_7 ;
  wire \err_cnt_reg[23]_i_1__4_n_0 ;
  wire \err_cnt_reg[23]_i_1__4_n_1 ;
  wire \err_cnt_reg[23]_i_1__4_n_2 ;
  wire \err_cnt_reg[23]_i_1__4_n_3 ;
  wire \err_cnt_reg[23]_i_1__4_n_4 ;
  wire \err_cnt_reg[23]_i_1__4_n_5 ;
  wire \err_cnt_reg[23]_i_1__4_n_6 ;
  wire \err_cnt_reg[23]_i_1__4_n_7 ;
  wire \err_cnt_reg[27]_i_1__4_n_0 ;
  wire \err_cnt_reg[27]_i_1__4_n_1 ;
  wire \err_cnt_reg[27]_i_1__4_n_2 ;
  wire \err_cnt_reg[27]_i_1__4_n_3 ;
  wire \err_cnt_reg[27]_i_1__4_n_4 ;
  wire \err_cnt_reg[27]_i_1__4_n_5 ;
  wire \err_cnt_reg[27]_i_1__4_n_6 ;
  wire \err_cnt_reg[27]_i_1__4_n_7 ;
  wire \err_cnt_reg[31]_i_3__4_n_1 ;
  wire \err_cnt_reg[31]_i_3__4_n_2 ;
  wire \err_cnt_reg[31]_i_3__4_n_3 ;
  wire \err_cnt_reg[31]_i_3__4_n_4 ;
  wire \err_cnt_reg[31]_i_3__4_n_5 ;
  wire \err_cnt_reg[31]_i_3__4_n_6 ;
  wire \err_cnt_reg[31]_i_3__4_n_7 ;
  wire \err_cnt_reg[3]_i_1__4_n_0 ;
  wire \err_cnt_reg[3]_i_1__4_n_1 ;
  wire \err_cnt_reg[3]_i_1__4_n_2 ;
  wire \err_cnt_reg[3]_i_1__4_n_3 ;
  wire \err_cnt_reg[3]_i_1__4_n_4 ;
  wire \err_cnt_reg[3]_i_1__4_n_5 ;
  wire \err_cnt_reg[3]_i_1__4_n_6 ;
  wire \err_cnt_reg[3]_i_1__4_n_7 ;
  wire \err_cnt_reg[7]_i_1__4_n_0 ;
  wire \err_cnt_reg[7]_i_1__4_n_1 ;
  wire \err_cnt_reg[7]_i_1__4_n_2 ;
  wire \err_cnt_reg[7]_i_1__4_n_3 ;
  wire \err_cnt_reg[7]_i_1__4_n_4 ;
  wire \err_cnt_reg[7]_i_1__4_n_5 ;
  wire \err_cnt_reg[7]_i_1__4_n_6 ;
  wire \err_cnt_reg[7]_i_1__4_n_7 ;
  wire \ila_cnt[31]_i_1__4_n_0 ;
  wire \ila_cnt[3]_i_2__4_n_0 ;
  wire \ila_cnt_reg[0]_0 ;
  wire \ila_cnt_reg[11]_i_1__4_n_0 ;
  wire \ila_cnt_reg[11]_i_1__4_n_1 ;
  wire \ila_cnt_reg[11]_i_1__4_n_2 ;
  wire \ila_cnt_reg[11]_i_1__4_n_3 ;
  wire \ila_cnt_reg[11]_i_1__4_n_4 ;
  wire \ila_cnt_reg[11]_i_1__4_n_5 ;
  wire \ila_cnt_reg[11]_i_1__4_n_6 ;
  wire \ila_cnt_reg[11]_i_1__4_n_7 ;
  wire \ila_cnt_reg[15]_i_1__4_n_0 ;
  wire \ila_cnt_reg[15]_i_1__4_n_1 ;
  wire \ila_cnt_reg[15]_i_1__4_n_2 ;
  wire \ila_cnt_reg[15]_i_1__4_n_3 ;
  wire \ila_cnt_reg[15]_i_1__4_n_4 ;
  wire \ila_cnt_reg[15]_i_1__4_n_5 ;
  wire \ila_cnt_reg[15]_i_1__4_n_6 ;
  wire \ila_cnt_reg[15]_i_1__4_n_7 ;
  wire \ila_cnt_reg[19]_i_1__4_n_0 ;
  wire \ila_cnt_reg[19]_i_1__4_n_1 ;
  wire \ila_cnt_reg[19]_i_1__4_n_2 ;
  wire \ila_cnt_reg[19]_i_1__4_n_3 ;
  wire \ila_cnt_reg[19]_i_1__4_n_4 ;
  wire \ila_cnt_reg[19]_i_1__4_n_5 ;
  wire \ila_cnt_reg[19]_i_1__4_n_6 ;
  wire \ila_cnt_reg[19]_i_1__4_n_7 ;
  wire \ila_cnt_reg[23]_i_1__4_n_0 ;
  wire \ila_cnt_reg[23]_i_1__4_n_1 ;
  wire \ila_cnt_reg[23]_i_1__4_n_2 ;
  wire \ila_cnt_reg[23]_i_1__4_n_3 ;
  wire \ila_cnt_reg[23]_i_1__4_n_4 ;
  wire \ila_cnt_reg[23]_i_1__4_n_5 ;
  wire \ila_cnt_reg[23]_i_1__4_n_6 ;
  wire \ila_cnt_reg[23]_i_1__4_n_7 ;
  wire \ila_cnt_reg[27]_i_1__4_n_0 ;
  wire \ila_cnt_reg[27]_i_1__4_n_1 ;
  wire \ila_cnt_reg[27]_i_1__4_n_2 ;
  wire \ila_cnt_reg[27]_i_1__4_n_3 ;
  wire \ila_cnt_reg[27]_i_1__4_n_4 ;
  wire \ila_cnt_reg[27]_i_1__4_n_5 ;
  wire \ila_cnt_reg[27]_i_1__4_n_6 ;
  wire \ila_cnt_reg[27]_i_1__4_n_7 ;
  wire \ila_cnt_reg[31]_i_2__4_n_1 ;
  wire \ila_cnt_reg[31]_i_2__4_n_2 ;
  wire \ila_cnt_reg[31]_i_2__4_n_3 ;
  wire \ila_cnt_reg[31]_i_2__4_n_4 ;
  wire \ila_cnt_reg[31]_i_2__4_n_5 ;
  wire \ila_cnt_reg[31]_i_2__4_n_6 ;
  wire \ila_cnt_reg[31]_i_2__4_n_7 ;
  wire \ila_cnt_reg[3]_i_1__4_n_0 ;
  wire \ila_cnt_reg[3]_i_1__4_n_1 ;
  wire \ila_cnt_reg[3]_i_1__4_n_2 ;
  wire \ila_cnt_reg[3]_i_1__4_n_3 ;
  wire \ila_cnt_reg[3]_i_1__4_n_4 ;
  wire \ila_cnt_reg[3]_i_1__4_n_5 ;
  wire \ila_cnt_reg[3]_i_1__4_n_6 ;
  wire \ila_cnt_reg[3]_i_1__4_n_7 ;
  wire \ila_cnt_reg[7]_i_1__4_n_0 ;
  wire \ila_cnt_reg[7]_i_1__4_n_1 ;
  wire \ila_cnt_reg[7]_i_1__4_n_2 ;
  wire \ila_cnt_reg[7]_i_1__4_n_3 ;
  wire \ila_cnt_reg[7]_i_1__4_n_4 ;
  wire \ila_cnt_reg[7]_i_1__4_n_5 ;
  wire \ila_cnt_reg[7]_i_1__4_n_6 ;
  wire \ila_cnt_reg[7]_i_1__4_n_7 ;
  wire ila_error;
  wire ila_error0;
  wire ila_error_i_7__4_n_0;
  wire ila_error_i_8__4_n_0;
  wire ila_error_i_9__4_n_0;
  wire ila_error_reg_0;
  wire ila_test_i_1__4_n_0;
  wire [0:0]ila_test_reg_0;
  wire ila_test_reg_n_0;
  wire k285_test;
  wire k285_test_reg_0;
  wire lane_rst_5;
  wire \mf_cnt[31]_i_1__4_n_0 ;
  wire \mf_cnt[3]_i_2__4_n_0 ;
  wire \mf_cnt_reg[0]_0 ;
  wire [4:0]\mf_cnt_reg[0]_1 ;
  wire \mf_cnt_reg[11]_i_1__4_n_0 ;
  wire \mf_cnt_reg[11]_i_1__4_n_1 ;
  wire \mf_cnt_reg[11]_i_1__4_n_2 ;
  wire \mf_cnt_reg[11]_i_1__4_n_3 ;
  wire \mf_cnt_reg[11]_i_1__4_n_4 ;
  wire \mf_cnt_reg[11]_i_1__4_n_5 ;
  wire \mf_cnt_reg[11]_i_1__4_n_6 ;
  wire \mf_cnt_reg[11]_i_1__4_n_7 ;
  wire \mf_cnt_reg[15]_i_1__4_n_0 ;
  wire \mf_cnt_reg[15]_i_1__4_n_1 ;
  wire \mf_cnt_reg[15]_i_1__4_n_2 ;
  wire \mf_cnt_reg[15]_i_1__4_n_3 ;
  wire \mf_cnt_reg[15]_i_1__4_n_4 ;
  wire \mf_cnt_reg[15]_i_1__4_n_5 ;
  wire \mf_cnt_reg[15]_i_1__4_n_6 ;
  wire \mf_cnt_reg[15]_i_1__4_n_7 ;
  wire \mf_cnt_reg[19]_i_1__4_n_0 ;
  wire \mf_cnt_reg[19]_i_1__4_n_1 ;
  wire \mf_cnt_reg[19]_i_1__4_n_2 ;
  wire \mf_cnt_reg[19]_i_1__4_n_3 ;
  wire \mf_cnt_reg[19]_i_1__4_n_4 ;
  wire \mf_cnt_reg[19]_i_1__4_n_5 ;
  wire \mf_cnt_reg[19]_i_1__4_n_6 ;
  wire \mf_cnt_reg[19]_i_1__4_n_7 ;
  wire \mf_cnt_reg[23]_i_1__4_n_0 ;
  wire \mf_cnt_reg[23]_i_1__4_n_1 ;
  wire \mf_cnt_reg[23]_i_1__4_n_2 ;
  wire \mf_cnt_reg[23]_i_1__4_n_3 ;
  wire \mf_cnt_reg[23]_i_1__4_n_4 ;
  wire \mf_cnt_reg[23]_i_1__4_n_5 ;
  wire \mf_cnt_reg[23]_i_1__4_n_6 ;
  wire \mf_cnt_reg[23]_i_1__4_n_7 ;
  wire \mf_cnt_reg[27]_i_1__4_n_0 ;
  wire \mf_cnt_reg[27]_i_1__4_n_1 ;
  wire \mf_cnt_reg[27]_i_1__4_n_2 ;
  wire \mf_cnt_reg[27]_i_1__4_n_3 ;
  wire \mf_cnt_reg[27]_i_1__4_n_4 ;
  wire \mf_cnt_reg[27]_i_1__4_n_5 ;
  wire \mf_cnt_reg[27]_i_1__4_n_6 ;
  wire \mf_cnt_reg[27]_i_1__4_n_7 ;
  wire \mf_cnt_reg[31]_i_2__4_n_1 ;
  wire \mf_cnt_reg[31]_i_2__4_n_2 ;
  wire \mf_cnt_reg[31]_i_2__4_n_3 ;
  wire \mf_cnt_reg[31]_i_2__4_n_4 ;
  wire \mf_cnt_reg[31]_i_2__4_n_5 ;
  wire \mf_cnt_reg[31]_i_2__4_n_6 ;
  wire \mf_cnt_reg[31]_i_2__4_n_7 ;
  wire \mf_cnt_reg[3]_i_1__4_n_0 ;
  wire \mf_cnt_reg[3]_i_1__4_n_1 ;
  wire \mf_cnt_reg[3]_i_1__4_n_2 ;
  wire \mf_cnt_reg[3]_i_1__4_n_3 ;
  wire \mf_cnt_reg[3]_i_1__4_n_4 ;
  wire \mf_cnt_reg[3]_i_1__4_n_5 ;
  wire \mf_cnt_reg[3]_i_1__4_n_6 ;
  wire \mf_cnt_reg[3]_i_1__4_n_7 ;
  wire \mf_cnt_reg[7]_i_1__4_n_0 ;
  wire \mf_cnt_reg[7]_i_1__4_n_1 ;
  wire \mf_cnt_reg[7]_i_1__4_n_2 ;
  wire \mf_cnt_reg[7]_i_1__4_n_3 ;
  wire \mf_cnt_reg[7]_i_1__4_n_4 ;
  wire \mf_cnt_reg[7]_i_1__4_n_5 ;
  wire \mf_cnt_reg[7]_i_1__4_n_6 ;
  wire \mf_cnt_reg[7]_i_1__4_n_7 ;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[5] ;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;
  wire [1:0]testm_r;
  wire testm_sta;
  wire testm_sta0;
  wire [3:3]\NLW_err_cnt_reg[31]_i_3__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_ila_cnt_reg[31]_i_2__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_mf_cnt_reg[31]_i_2__4_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hFD)) 
    \err_cnt[31]_i_1__4 
       (.I0(active_lanes),
        .I1(rst),
        .I2(testm_sta),
        .O(\rx_cfg_lanes_in_use_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFF700F700F700)) 
    \err_cnt[31]_i_2__4 
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(\err_cnt[31]_i_4__4_n_0 ),
        .I3(k285_test),
        .I4(ila_error),
        .I5(ila_test_reg_n_0),
        .O(\err_cnt[31]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \err_cnt[31]_i_4__4 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[0]),
        .O(\err_cnt[31]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \err_cnt[3]_i_2__4 
       (.I0(test_err_count[0]),
        .O(\err_cnt[3]_i_2__4_n_0 ));
  FDRE \err_cnt_reg[0] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[3]_i_1__4_n_7 ),
        .Q(test_err_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[10] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[11]_i_1__4_n_5 ),
        .Q(test_err_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[11] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[11]_i_1__4_n_4 ),
        .Q(test_err_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \err_cnt_reg[11]_i_1__4 
       (.CI(\err_cnt_reg[7]_i_1__4_n_0 ),
        .CO({\err_cnt_reg[11]_i_1__4_n_0 ,\err_cnt_reg[11]_i_1__4_n_1 ,\err_cnt_reg[11]_i_1__4_n_2 ,\err_cnt_reg[11]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[11]_i_1__4_n_4 ,\err_cnt_reg[11]_i_1__4_n_5 ,\err_cnt_reg[11]_i_1__4_n_6 ,\err_cnt_reg[11]_i_1__4_n_7 }),
        .S(test_err_count[11:8]));
  FDRE \err_cnt_reg[12] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[15]_i_1__4_n_7 ),
        .Q(test_err_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[13] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[15]_i_1__4_n_6 ),
        .Q(test_err_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[14] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[15]_i_1__4_n_5 ),
        .Q(test_err_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[15] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[15]_i_1__4_n_4 ),
        .Q(test_err_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \err_cnt_reg[15]_i_1__4 
       (.CI(\err_cnt_reg[11]_i_1__4_n_0 ),
        .CO({\err_cnt_reg[15]_i_1__4_n_0 ,\err_cnt_reg[15]_i_1__4_n_1 ,\err_cnt_reg[15]_i_1__4_n_2 ,\err_cnt_reg[15]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[15]_i_1__4_n_4 ,\err_cnt_reg[15]_i_1__4_n_5 ,\err_cnt_reg[15]_i_1__4_n_6 ,\err_cnt_reg[15]_i_1__4_n_7 }),
        .S(test_err_count[15:12]));
  FDRE \err_cnt_reg[16] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[19]_i_1__4_n_7 ),
        .Q(test_err_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[17] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[19]_i_1__4_n_6 ),
        .Q(test_err_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[18] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[19]_i_1__4_n_5 ),
        .Q(test_err_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[19] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[19]_i_1__4_n_4 ),
        .Q(test_err_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \err_cnt_reg[19]_i_1__4 
       (.CI(\err_cnt_reg[15]_i_1__4_n_0 ),
        .CO({\err_cnt_reg[19]_i_1__4_n_0 ,\err_cnt_reg[19]_i_1__4_n_1 ,\err_cnt_reg[19]_i_1__4_n_2 ,\err_cnt_reg[19]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[19]_i_1__4_n_4 ,\err_cnt_reg[19]_i_1__4_n_5 ,\err_cnt_reg[19]_i_1__4_n_6 ,\err_cnt_reg[19]_i_1__4_n_7 }),
        .S(test_err_count[19:16]));
  FDRE \err_cnt_reg[1] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[3]_i_1__4_n_6 ),
        .Q(test_err_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[20] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[23]_i_1__4_n_7 ),
        .Q(test_err_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[21] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[23]_i_1__4_n_6 ),
        .Q(test_err_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[22] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[23]_i_1__4_n_5 ),
        .Q(test_err_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[23] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[23]_i_1__4_n_4 ),
        .Q(test_err_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \err_cnt_reg[23]_i_1__4 
       (.CI(\err_cnt_reg[19]_i_1__4_n_0 ),
        .CO({\err_cnt_reg[23]_i_1__4_n_0 ,\err_cnt_reg[23]_i_1__4_n_1 ,\err_cnt_reg[23]_i_1__4_n_2 ,\err_cnt_reg[23]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[23]_i_1__4_n_4 ,\err_cnt_reg[23]_i_1__4_n_5 ,\err_cnt_reg[23]_i_1__4_n_6 ,\err_cnt_reg[23]_i_1__4_n_7 }),
        .S(test_err_count[23:20]));
  FDRE \err_cnt_reg[24] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[27]_i_1__4_n_7 ),
        .Q(test_err_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[25] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[27]_i_1__4_n_6 ),
        .Q(test_err_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[26] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[27]_i_1__4_n_5 ),
        .Q(test_err_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[27] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[27]_i_1__4_n_4 ),
        .Q(test_err_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \err_cnt_reg[27]_i_1__4 
       (.CI(\err_cnt_reg[23]_i_1__4_n_0 ),
        .CO({\err_cnt_reg[27]_i_1__4_n_0 ,\err_cnt_reg[27]_i_1__4_n_1 ,\err_cnt_reg[27]_i_1__4_n_2 ,\err_cnt_reg[27]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[27]_i_1__4_n_4 ,\err_cnt_reg[27]_i_1__4_n_5 ,\err_cnt_reg[27]_i_1__4_n_6 ,\err_cnt_reg[27]_i_1__4_n_7 }),
        .S(test_err_count[27:24]));
  FDRE \err_cnt_reg[28] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[31]_i_3__4_n_7 ),
        .Q(test_err_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[29] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[31]_i_3__4_n_6 ),
        .Q(test_err_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[2] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[3]_i_1__4_n_5 ),
        .Q(test_err_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[30] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[31]_i_3__4_n_5 ),
        .Q(test_err_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[31] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[31]_i_3__4_n_4 ),
        .Q(test_err_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \err_cnt_reg[31]_i_3__4 
       (.CI(\err_cnt_reg[27]_i_1__4_n_0 ),
        .CO({\NLW_err_cnt_reg[31]_i_3__4_CO_UNCONNECTED [3],\err_cnt_reg[31]_i_3__4_n_1 ,\err_cnt_reg[31]_i_3__4_n_2 ,\err_cnt_reg[31]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[31]_i_3__4_n_4 ,\err_cnt_reg[31]_i_3__4_n_5 ,\err_cnt_reg[31]_i_3__4_n_6 ,\err_cnt_reg[31]_i_3__4_n_7 }),
        .S(test_err_count[31:28]));
  FDRE \err_cnt_reg[3] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[3]_i_1__4_n_4 ),
        .Q(test_err_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \err_cnt_reg[3]_i_1__4 
       (.CI(1'b0),
        .CO({\err_cnt_reg[3]_i_1__4_n_0 ,\err_cnt_reg[3]_i_1__4_n_1 ,\err_cnt_reg[3]_i_1__4_n_2 ,\err_cnt_reg[3]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\err_cnt_reg[3]_i_1__4_n_4 ,\err_cnt_reg[3]_i_1__4_n_5 ,\err_cnt_reg[3]_i_1__4_n_6 ,\err_cnt_reg[3]_i_1__4_n_7 }),
        .S({test_err_count[3:1],\err_cnt[3]_i_2__4_n_0 }));
  FDRE \err_cnt_reg[4] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[7]_i_1__4_n_7 ),
        .Q(test_err_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[5] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[7]_i_1__4_n_6 ),
        .Q(test_err_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[6] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[7]_i_1__4_n_5 ),
        .Q(test_err_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[7] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[7]_i_1__4_n_4 ),
        .Q(test_err_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \err_cnt_reg[7]_i_1__4 
       (.CI(\err_cnt_reg[3]_i_1__4_n_0 ),
        .CO({\err_cnt_reg[7]_i_1__4_n_0 ,\err_cnt_reg[7]_i_1__4_n_1 ,\err_cnt_reg[7]_i_1__4_n_2 ,\err_cnt_reg[7]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[7]_i_1__4_n_4 ,\err_cnt_reg[7]_i_1__4_n_5 ,\err_cnt_reg[7]_i_1__4_n_6 ,\err_cnt_reg[7]_i_1__4_n_7 }),
        .S(test_err_count[7:4]));
  FDRE \err_cnt_reg[8] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[11]_i_1__4_n_7 ),
        .Q(test_err_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \err_cnt_reg[9] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__4_n_0 ),
        .D(\err_cnt_reg[11]_i_1__4_n_6 ),
        .Q(test_err_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  LUT5 #(
    .INIT(32'h00020228)) 
    \ila_cnt[31]_i_1__4 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_q[1]),
        .I2(comma_is_q[2]),
        .I3(comma_is_q[0]),
        .I4(\data_d1_reg[25] ),
        .O(\ila_cnt[31]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_5__4 
       (.I0(\ila_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [1]),
        .I2(\mf_cnt_reg[0]_1 [3]),
        .I3(\mf_cnt_reg[0]_1 [0]),
        .I4(\mf_cnt_reg[0]_1 [2]),
        .I5(Q[3]),
        .O(\data_d1_reg[25] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ila_cnt[3]_i_2__4 
       (.I0(test_ila_count[0]),
        .O(\ila_cnt[3]_i_2__4_n_0 ));
  FDRE \ila_cnt_reg[0] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__4_n_7 ),
        .Q(test_ila_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[10] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__4_n_5 ),
        .Q(test_ila_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[11] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__4_n_4 ),
        .Q(test_ila_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \ila_cnt_reg[11]_i_1__4 
       (.CI(\ila_cnt_reg[7]_i_1__4_n_0 ),
        .CO({\ila_cnt_reg[11]_i_1__4_n_0 ,\ila_cnt_reg[11]_i_1__4_n_1 ,\ila_cnt_reg[11]_i_1__4_n_2 ,\ila_cnt_reg[11]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[11]_i_1__4_n_4 ,\ila_cnt_reg[11]_i_1__4_n_5 ,\ila_cnt_reg[11]_i_1__4_n_6 ,\ila_cnt_reg[11]_i_1__4_n_7 }),
        .S(test_ila_count[11:8]));
  FDRE \ila_cnt_reg[12] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__4_n_7 ),
        .Q(test_ila_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[13] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__4_n_6 ),
        .Q(test_ila_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[14] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__4_n_5 ),
        .Q(test_ila_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[15] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__4_n_4 ),
        .Q(test_ila_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \ila_cnt_reg[15]_i_1__4 
       (.CI(\ila_cnt_reg[11]_i_1__4_n_0 ),
        .CO({\ila_cnt_reg[15]_i_1__4_n_0 ,\ila_cnt_reg[15]_i_1__4_n_1 ,\ila_cnt_reg[15]_i_1__4_n_2 ,\ila_cnt_reg[15]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[15]_i_1__4_n_4 ,\ila_cnt_reg[15]_i_1__4_n_5 ,\ila_cnt_reg[15]_i_1__4_n_6 ,\ila_cnt_reg[15]_i_1__4_n_7 }),
        .S(test_ila_count[15:12]));
  FDRE \ila_cnt_reg[16] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__4_n_7 ),
        .Q(test_ila_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[17] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__4_n_6 ),
        .Q(test_ila_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[18] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__4_n_5 ),
        .Q(test_ila_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[19] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__4_n_4 ),
        .Q(test_ila_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \ila_cnt_reg[19]_i_1__4 
       (.CI(\ila_cnt_reg[15]_i_1__4_n_0 ),
        .CO({\ila_cnt_reg[19]_i_1__4_n_0 ,\ila_cnt_reg[19]_i_1__4_n_1 ,\ila_cnt_reg[19]_i_1__4_n_2 ,\ila_cnt_reg[19]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[19]_i_1__4_n_4 ,\ila_cnt_reg[19]_i_1__4_n_5 ,\ila_cnt_reg[19]_i_1__4_n_6 ,\ila_cnt_reg[19]_i_1__4_n_7 }),
        .S(test_ila_count[19:16]));
  FDRE \ila_cnt_reg[1] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__4_n_6 ),
        .Q(test_ila_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[20] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__4_n_7 ),
        .Q(test_ila_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[21] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__4_n_6 ),
        .Q(test_ila_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[22] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__4_n_5 ),
        .Q(test_ila_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[23] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__4_n_4 ),
        .Q(test_ila_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \ila_cnt_reg[23]_i_1__4 
       (.CI(\ila_cnt_reg[19]_i_1__4_n_0 ),
        .CO({\ila_cnt_reg[23]_i_1__4_n_0 ,\ila_cnt_reg[23]_i_1__4_n_1 ,\ila_cnt_reg[23]_i_1__4_n_2 ,\ila_cnt_reg[23]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[23]_i_1__4_n_4 ,\ila_cnt_reg[23]_i_1__4_n_5 ,\ila_cnt_reg[23]_i_1__4_n_6 ,\ila_cnt_reg[23]_i_1__4_n_7 }),
        .S(test_ila_count[23:20]));
  FDRE \ila_cnt_reg[24] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__4_n_7 ),
        .Q(test_ila_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[25] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__4_n_6 ),
        .Q(test_ila_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[26] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__4_n_5 ),
        .Q(test_ila_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[27] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__4_n_4 ),
        .Q(test_ila_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \ila_cnt_reg[27]_i_1__4 
       (.CI(\ila_cnt_reg[23]_i_1__4_n_0 ),
        .CO({\ila_cnt_reg[27]_i_1__4_n_0 ,\ila_cnt_reg[27]_i_1__4_n_1 ,\ila_cnt_reg[27]_i_1__4_n_2 ,\ila_cnt_reg[27]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[27]_i_1__4_n_4 ,\ila_cnt_reg[27]_i_1__4_n_5 ,\ila_cnt_reg[27]_i_1__4_n_6 ,\ila_cnt_reg[27]_i_1__4_n_7 }),
        .S(test_ila_count[27:24]));
  FDRE \ila_cnt_reg[28] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__4_n_7 ),
        .Q(test_ila_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[29] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__4_n_6 ),
        .Q(test_ila_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[2] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__4_n_5 ),
        .Q(test_ila_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[30] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__4_n_5 ),
        .Q(test_ila_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[31] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__4_n_4 ),
        .Q(test_ila_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \ila_cnt_reg[31]_i_2__4 
       (.CI(\ila_cnt_reg[27]_i_1__4_n_0 ),
        .CO({\NLW_ila_cnt_reg[31]_i_2__4_CO_UNCONNECTED [3],\ila_cnt_reg[31]_i_2__4_n_1 ,\ila_cnt_reg[31]_i_2__4_n_2 ,\ila_cnt_reg[31]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[31]_i_2__4_n_4 ,\ila_cnt_reg[31]_i_2__4_n_5 ,\ila_cnt_reg[31]_i_2__4_n_6 ,\ila_cnt_reg[31]_i_2__4_n_7 }),
        .S(test_ila_count[31:28]));
  FDRE \ila_cnt_reg[3] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__4_n_4 ),
        .Q(test_ila_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \ila_cnt_reg[3]_i_1__4 
       (.CI(1'b0),
        .CO({\ila_cnt_reg[3]_i_1__4_n_0 ,\ila_cnt_reg[3]_i_1__4_n_1 ,\ila_cnt_reg[3]_i_1__4_n_2 ,\ila_cnt_reg[3]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ila_cnt_reg[3]_i_1__4_n_4 ,\ila_cnt_reg[3]_i_1__4_n_5 ,\ila_cnt_reg[3]_i_1__4_n_6 ,\ila_cnt_reg[3]_i_1__4_n_7 }),
        .S({test_ila_count[3:1],\ila_cnt[3]_i_2__4_n_0 }));
  FDRE \ila_cnt_reg[4] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__4_n_7 ),
        .Q(test_ila_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[5] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__4_n_6 ),
        .Q(test_ila_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[6] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__4_n_5 ),
        .Q(test_ila_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[7] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__4_n_4 ),
        .Q(test_ila_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \ila_cnt_reg[7]_i_1__4 
       (.CI(\ila_cnt_reg[3]_i_1__4_n_0 ),
        .CO({\ila_cnt_reg[7]_i_1__4_n_0 ,\ila_cnt_reg[7]_i_1__4_n_1 ,\ila_cnt_reg[7]_i_1__4_n_2 ,\ila_cnt_reg[7]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[7]_i_1__4_n_4 ,\ila_cnt_reg[7]_i_1__4_n_5 ,\ila_cnt_reg[7]_i_1__4_n_6 ,\ila_cnt_reg[7]_i_1__4_n_7 }),
        .S(test_ila_count[7:4]));
  FDRE \ila_cnt_reg[8] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__4_n_7 ),
        .Q(test_ila_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \ila_cnt_reg[9] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__4_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__4_n_6 ),
        .Q(test_ila_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  LUT6 #(
    .INIT(64'h00FF101000001010)) 
    ila_error_i_2__4
       (.I0(comma_is_a[1]),
        .I1(comma_is_r[1]),
        .I2(Q[2]),
        .I3(ila_error_i_7__4_n_0),
        .I4(comma_is_q[2]),
        .I5(\data_d1_reg[25] ),
        .O(\char_d1_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ila_error_i_3__4
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(comma_is_k[0]),
        .I3(comma_is_k[1]),
        .O(\data_d1_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    ila_error_i_4__4
       (.I0(comma_is_q[0]),
        .I1(comma_is_a__0),
        .I2(comma_is_r__0),
        .I3(Q[0]),
        .I4(ila_error_i_8__4_n_0),
        .O(\char_d1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ila_error_i_5__4
       (.I0(comma_is_r[0]),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(comma_is_r[2]),
        .I4(ila_error_i_9__4_n_0),
        .O(\data_d1_reg[15] ));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_6__4
       (.I0(Q[3]),
        .I1(comma_is_r[2]),
        .I2(\data_d1_reg[31] ),
        .I3(\data_d1_reg[25] ),
        .O(ila_error0));
  LUT2 #(
    .INIT(4'h7)) 
    ila_error_i_7__4
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[0]),
        .O(ila_error_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_8__4
       (.I0(Q[1]),
        .I1(comma_is_r[0]),
        .I2(comma_is_a[0]),
        .I3(comma_is_q[1]),
        .O(ila_error_i_8__4_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ila_error_i_9__4
       (.I0(\data_d1_reg[31] ),
        .I1(comma_is_a[1]),
        .I2(comma_is_a__0),
        .I3(comma_is_a[0]),
        .O(ila_error_i_9__4_n_0));
  FDRE ila_error_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_error_reg_0),
        .Q(ila_error),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000EEE000000000)) 
    ila_test_i_1__4
       (.I0(ila_test_reg_n_0),
        .I1(ila_test_reg_0),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .I4(rst),
        .I5(active_lanes),
        .O(ila_test_i_1__4_n_0));
  FDRE ila_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_test_i_1__4_n_0),
        .Q(ila_test_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    k285_test_i_1__4
       (.I0(rst),
        .I1(active_lanes),
        .O(lane_rst_5));
  FDRE k285_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(k285_test_reg_0),
        .Q(k285_test),
        .R(lane_rst_5));
  LUT5 #(
    .INIT(32'h00020228)) 
    \mf_cnt[31]_i_1__4 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_a[0]),
        .I2(comma_is_a[1]),
        .I3(comma_is_a__0),
        .I4(\data_d1_reg[31] ),
        .O(\mf_cnt[31]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_6__4 
       (.I0(\mf_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [4]),
        .I2(\mf_cnt_reg[0]_1 [1]),
        .I3(\mf_cnt_reg[0]_1 [3]),
        .I4(\mf_cnt_reg[0]_1 [0]),
        .I5(Q[3]),
        .O(\data_d1_reg[31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mf_cnt[3]_i_2__4 
       (.I0(test_mf_count[0]),
        .O(\mf_cnt[3]_i_2__4_n_0 ));
  FDRE \mf_cnt_reg[0] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__4_n_7 ),
        .Q(test_mf_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[10] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__4_n_5 ),
        .Q(test_mf_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[11] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__4_n_4 ),
        .Q(test_mf_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \mf_cnt_reg[11]_i_1__4 
       (.CI(\mf_cnt_reg[7]_i_1__4_n_0 ),
        .CO({\mf_cnt_reg[11]_i_1__4_n_0 ,\mf_cnt_reg[11]_i_1__4_n_1 ,\mf_cnt_reg[11]_i_1__4_n_2 ,\mf_cnt_reg[11]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[11]_i_1__4_n_4 ,\mf_cnt_reg[11]_i_1__4_n_5 ,\mf_cnt_reg[11]_i_1__4_n_6 ,\mf_cnt_reg[11]_i_1__4_n_7 }),
        .S(test_mf_count[11:8]));
  FDRE \mf_cnt_reg[12] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__4_n_7 ),
        .Q(test_mf_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[13] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__4_n_6 ),
        .Q(test_mf_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[14] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__4_n_5 ),
        .Q(test_mf_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[15] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__4_n_4 ),
        .Q(test_mf_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \mf_cnt_reg[15]_i_1__4 
       (.CI(\mf_cnt_reg[11]_i_1__4_n_0 ),
        .CO({\mf_cnt_reg[15]_i_1__4_n_0 ,\mf_cnt_reg[15]_i_1__4_n_1 ,\mf_cnt_reg[15]_i_1__4_n_2 ,\mf_cnt_reg[15]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[15]_i_1__4_n_4 ,\mf_cnt_reg[15]_i_1__4_n_5 ,\mf_cnt_reg[15]_i_1__4_n_6 ,\mf_cnt_reg[15]_i_1__4_n_7 }),
        .S(test_mf_count[15:12]));
  FDRE \mf_cnt_reg[16] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__4_n_7 ),
        .Q(test_mf_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[17] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__4_n_6 ),
        .Q(test_mf_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[18] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__4_n_5 ),
        .Q(test_mf_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[19] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__4_n_4 ),
        .Q(test_mf_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \mf_cnt_reg[19]_i_1__4 
       (.CI(\mf_cnt_reg[15]_i_1__4_n_0 ),
        .CO({\mf_cnt_reg[19]_i_1__4_n_0 ,\mf_cnt_reg[19]_i_1__4_n_1 ,\mf_cnt_reg[19]_i_1__4_n_2 ,\mf_cnt_reg[19]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[19]_i_1__4_n_4 ,\mf_cnt_reg[19]_i_1__4_n_5 ,\mf_cnt_reg[19]_i_1__4_n_6 ,\mf_cnt_reg[19]_i_1__4_n_7 }),
        .S(test_mf_count[19:16]));
  FDRE \mf_cnt_reg[1] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__4_n_6 ),
        .Q(test_mf_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[20] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__4_n_7 ),
        .Q(test_mf_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[21] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__4_n_6 ),
        .Q(test_mf_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[22] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__4_n_5 ),
        .Q(test_mf_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[23] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__4_n_4 ),
        .Q(test_mf_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \mf_cnt_reg[23]_i_1__4 
       (.CI(\mf_cnt_reg[19]_i_1__4_n_0 ),
        .CO({\mf_cnt_reg[23]_i_1__4_n_0 ,\mf_cnt_reg[23]_i_1__4_n_1 ,\mf_cnt_reg[23]_i_1__4_n_2 ,\mf_cnt_reg[23]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[23]_i_1__4_n_4 ,\mf_cnt_reg[23]_i_1__4_n_5 ,\mf_cnt_reg[23]_i_1__4_n_6 ,\mf_cnt_reg[23]_i_1__4_n_7 }),
        .S(test_mf_count[23:20]));
  FDRE \mf_cnt_reg[24] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__4_n_7 ),
        .Q(test_mf_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[25] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__4_n_6 ),
        .Q(test_mf_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[26] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__4_n_5 ),
        .Q(test_mf_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[27] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__4_n_4 ),
        .Q(test_mf_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \mf_cnt_reg[27]_i_1__4 
       (.CI(\mf_cnt_reg[23]_i_1__4_n_0 ),
        .CO({\mf_cnt_reg[27]_i_1__4_n_0 ,\mf_cnt_reg[27]_i_1__4_n_1 ,\mf_cnt_reg[27]_i_1__4_n_2 ,\mf_cnt_reg[27]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[27]_i_1__4_n_4 ,\mf_cnt_reg[27]_i_1__4_n_5 ,\mf_cnt_reg[27]_i_1__4_n_6 ,\mf_cnt_reg[27]_i_1__4_n_7 }),
        .S(test_mf_count[27:24]));
  FDRE \mf_cnt_reg[28] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__4_n_7 ),
        .Q(test_mf_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[29] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__4_n_6 ),
        .Q(test_mf_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[2] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__4_n_5 ),
        .Q(test_mf_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[30] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__4_n_5 ),
        .Q(test_mf_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[31] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__4_n_4 ),
        .Q(test_mf_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \mf_cnt_reg[31]_i_2__4 
       (.CI(\mf_cnt_reg[27]_i_1__4_n_0 ),
        .CO({\NLW_mf_cnt_reg[31]_i_2__4_CO_UNCONNECTED [3],\mf_cnt_reg[31]_i_2__4_n_1 ,\mf_cnt_reg[31]_i_2__4_n_2 ,\mf_cnt_reg[31]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[31]_i_2__4_n_4 ,\mf_cnt_reg[31]_i_2__4_n_5 ,\mf_cnt_reg[31]_i_2__4_n_6 ,\mf_cnt_reg[31]_i_2__4_n_7 }),
        .S(test_mf_count[31:28]));
  FDRE \mf_cnt_reg[3] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__4_n_4 ),
        .Q(test_mf_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \mf_cnt_reg[3]_i_1__4 
       (.CI(1'b0),
        .CO({\mf_cnt_reg[3]_i_1__4_n_0 ,\mf_cnt_reg[3]_i_1__4_n_1 ,\mf_cnt_reg[3]_i_1__4_n_2 ,\mf_cnt_reg[3]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\mf_cnt_reg[3]_i_1__4_n_4 ,\mf_cnt_reg[3]_i_1__4_n_5 ,\mf_cnt_reg[3]_i_1__4_n_6 ,\mf_cnt_reg[3]_i_1__4_n_7 }),
        .S({test_mf_count[3:1],\mf_cnt[3]_i_2__4_n_0 }));
  FDRE \mf_cnt_reg[4] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__4_n_7 ),
        .Q(test_mf_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[5] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__4_n_6 ),
        .Q(test_mf_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[6] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__4_n_5 ),
        .Q(test_mf_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[7] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__4_n_4 ),
        .Q(test_mf_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  CARRY4 \mf_cnt_reg[7]_i_1__4 
       (.CI(\mf_cnt_reg[3]_i_1__4_n_0 ),
        .CO({\mf_cnt_reg[7]_i_1__4_n_0 ,\mf_cnt_reg[7]_i_1__4_n_1 ,\mf_cnt_reg[7]_i_1__4_n_2 ,\mf_cnt_reg[7]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[7]_i_1__4_n_4 ,\mf_cnt_reg[7]_i_1__4_n_5 ,\mf_cnt_reg[7]_i_1__4_n_6 ,\mf_cnt_reg[7]_i_1__4_n_7 }),
        .S(test_mf_count[7:4]));
  FDRE \mf_cnt_reg[8] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__4_n_7 ),
        .Q(test_mf_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \mf_cnt_reg[9] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__4_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__4_n_6 ),
        .Q(test_mf_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[5] ));
  FDRE \testm_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[0]),
        .Q(testm_r[0]),
        .R(lane_rst_5));
  FDRE \testm_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[1]),
        .Q(testm_r[1]),
        .R(lane_rst_5));
  LUT4 #(
    .INIT(16'h0110)) 
    testm_sta_i_1__4
       (.I0(testm_r[1]),
        .I1(testm_r[0]),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .O(testm_sta0));
  FDRE testm_sta_reg
       (.C(clk),
        .CE(1'b1),
        .D(testm_sta0),
        .Q(testm_sta),
        .R(lane_rst_5));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_testm_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_testm_32_48
   (lane_rst_4,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[4] ,
    test_ila_count,
    test_mf_count,
    \data_d1_reg[31] ,
    \data_d1_reg[15] ,
    \char_d1_reg[0] ,
    \data_d1_reg[31]_0 ,
    \data_d1_reg[25] ,
    \char_d1_reg[2] ,
    ila_error0,
    k285_test_reg_0,
    clk,
    ila_error_reg_0,
    comma_is_k,
    active_lanes,
    rst,
    lane_sta,
    test_modes,
    comma_is_a,
    comma_is_a__0,
    comma_is_r,
    comma_is_r__0,
    comma_is_q,
    Q,
    \mf_cnt_reg[0]_0 ,
    \mf_cnt_reg[0]_1 ,
    \ila_cnt_reg[0]_0 );
  output lane_rst_4;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[4] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [0:0]\data_d1_reg[31] ;
  output \data_d1_reg[15] ;
  output \char_d1_reg[0] ;
  output \data_d1_reg[31]_0 ;
  output [0:0]\data_d1_reg[25] ;
  output \char_d1_reg[2] ;
  output ila_error0;
  input k285_test_reg_0;
  input clk;
  input ila_error_reg_0;
  input [3:0]comma_is_k;
  input [0:0]active_lanes;
  input rst;
  input [0:0]lane_sta;
  input [1:0]test_modes;
  input [1:0]comma_is_a;
  input [0:0]comma_is_a__0;
  input [2:0]comma_is_r;
  input [0:0]comma_is_r__0;
  input [2:0]comma_is_q;
  input [3:0]Q;
  input \mf_cnt_reg[0]_0 ;
  input [4:0]\mf_cnt_reg[0]_1 ;
  input \ila_cnt_reg[0]_0 ;

  wire [3:0]Q;
  wire [0:0]active_lanes;
  wire \char_d1_reg[0] ;
  wire \char_d1_reg[2] ;
  wire clk;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[15] ;
  wire [0:0]\data_d1_reg[25] ;
  wire [0:0]\data_d1_reg[31] ;
  wire \data_d1_reg[31]_0 ;
  wire \err_cnt[31]_i_2__3_n_0 ;
  wire \err_cnt[31]_i_4__3_n_0 ;
  wire \err_cnt[3]_i_2__3_n_0 ;
  wire \err_cnt_reg[11]_i_1__3_n_0 ;
  wire \err_cnt_reg[11]_i_1__3_n_1 ;
  wire \err_cnt_reg[11]_i_1__3_n_2 ;
  wire \err_cnt_reg[11]_i_1__3_n_3 ;
  wire \err_cnt_reg[11]_i_1__3_n_4 ;
  wire \err_cnt_reg[11]_i_1__3_n_5 ;
  wire \err_cnt_reg[11]_i_1__3_n_6 ;
  wire \err_cnt_reg[11]_i_1__3_n_7 ;
  wire \err_cnt_reg[15]_i_1__3_n_0 ;
  wire \err_cnt_reg[15]_i_1__3_n_1 ;
  wire \err_cnt_reg[15]_i_1__3_n_2 ;
  wire \err_cnt_reg[15]_i_1__3_n_3 ;
  wire \err_cnt_reg[15]_i_1__3_n_4 ;
  wire \err_cnt_reg[15]_i_1__3_n_5 ;
  wire \err_cnt_reg[15]_i_1__3_n_6 ;
  wire \err_cnt_reg[15]_i_1__3_n_7 ;
  wire \err_cnt_reg[19]_i_1__3_n_0 ;
  wire \err_cnt_reg[19]_i_1__3_n_1 ;
  wire \err_cnt_reg[19]_i_1__3_n_2 ;
  wire \err_cnt_reg[19]_i_1__3_n_3 ;
  wire \err_cnt_reg[19]_i_1__3_n_4 ;
  wire \err_cnt_reg[19]_i_1__3_n_5 ;
  wire \err_cnt_reg[19]_i_1__3_n_6 ;
  wire \err_cnt_reg[19]_i_1__3_n_7 ;
  wire \err_cnt_reg[23]_i_1__3_n_0 ;
  wire \err_cnt_reg[23]_i_1__3_n_1 ;
  wire \err_cnt_reg[23]_i_1__3_n_2 ;
  wire \err_cnt_reg[23]_i_1__3_n_3 ;
  wire \err_cnt_reg[23]_i_1__3_n_4 ;
  wire \err_cnt_reg[23]_i_1__3_n_5 ;
  wire \err_cnt_reg[23]_i_1__3_n_6 ;
  wire \err_cnt_reg[23]_i_1__3_n_7 ;
  wire \err_cnt_reg[27]_i_1__3_n_0 ;
  wire \err_cnt_reg[27]_i_1__3_n_1 ;
  wire \err_cnt_reg[27]_i_1__3_n_2 ;
  wire \err_cnt_reg[27]_i_1__3_n_3 ;
  wire \err_cnt_reg[27]_i_1__3_n_4 ;
  wire \err_cnt_reg[27]_i_1__3_n_5 ;
  wire \err_cnt_reg[27]_i_1__3_n_6 ;
  wire \err_cnt_reg[27]_i_1__3_n_7 ;
  wire \err_cnt_reg[31]_i_3__3_n_1 ;
  wire \err_cnt_reg[31]_i_3__3_n_2 ;
  wire \err_cnt_reg[31]_i_3__3_n_3 ;
  wire \err_cnt_reg[31]_i_3__3_n_4 ;
  wire \err_cnt_reg[31]_i_3__3_n_5 ;
  wire \err_cnt_reg[31]_i_3__3_n_6 ;
  wire \err_cnt_reg[31]_i_3__3_n_7 ;
  wire \err_cnt_reg[3]_i_1__3_n_0 ;
  wire \err_cnt_reg[3]_i_1__3_n_1 ;
  wire \err_cnt_reg[3]_i_1__3_n_2 ;
  wire \err_cnt_reg[3]_i_1__3_n_3 ;
  wire \err_cnt_reg[3]_i_1__3_n_4 ;
  wire \err_cnt_reg[3]_i_1__3_n_5 ;
  wire \err_cnt_reg[3]_i_1__3_n_6 ;
  wire \err_cnt_reg[3]_i_1__3_n_7 ;
  wire \err_cnt_reg[7]_i_1__3_n_0 ;
  wire \err_cnt_reg[7]_i_1__3_n_1 ;
  wire \err_cnt_reg[7]_i_1__3_n_2 ;
  wire \err_cnt_reg[7]_i_1__3_n_3 ;
  wire \err_cnt_reg[7]_i_1__3_n_4 ;
  wire \err_cnt_reg[7]_i_1__3_n_5 ;
  wire \err_cnt_reg[7]_i_1__3_n_6 ;
  wire \err_cnt_reg[7]_i_1__3_n_7 ;
  wire \ila_cnt[31]_i_1__3_n_0 ;
  wire \ila_cnt[3]_i_2__3_n_0 ;
  wire \ila_cnt_reg[0]_0 ;
  wire \ila_cnt_reg[11]_i_1__3_n_0 ;
  wire \ila_cnt_reg[11]_i_1__3_n_1 ;
  wire \ila_cnt_reg[11]_i_1__3_n_2 ;
  wire \ila_cnt_reg[11]_i_1__3_n_3 ;
  wire \ila_cnt_reg[11]_i_1__3_n_4 ;
  wire \ila_cnt_reg[11]_i_1__3_n_5 ;
  wire \ila_cnt_reg[11]_i_1__3_n_6 ;
  wire \ila_cnt_reg[11]_i_1__3_n_7 ;
  wire \ila_cnt_reg[15]_i_1__3_n_0 ;
  wire \ila_cnt_reg[15]_i_1__3_n_1 ;
  wire \ila_cnt_reg[15]_i_1__3_n_2 ;
  wire \ila_cnt_reg[15]_i_1__3_n_3 ;
  wire \ila_cnt_reg[15]_i_1__3_n_4 ;
  wire \ila_cnt_reg[15]_i_1__3_n_5 ;
  wire \ila_cnt_reg[15]_i_1__3_n_6 ;
  wire \ila_cnt_reg[15]_i_1__3_n_7 ;
  wire \ila_cnt_reg[19]_i_1__3_n_0 ;
  wire \ila_cnt_reg[19]_i_1__3_n_1 ;
  wire \ila_cnt_reg[19]_i_1__3_n_2 ;
  wire \ila_cnt_reg[19]_i_1__3_n_3 ;
  wire \ila_cnt_reg[19]_i_1__3_n_4 ;
  wire \ila_cnt_reg[19]_i_1__3_n_5 ;
  wire \ila_cnt_reg[19]_i_1__3_n_6 ;
  wire \ila_cnt_reg[19]_i_1__3_n_7 ;
  wire \ila_cnt_reg[23]_i_1__3_n_0 ;
  wire \ila_cnt_reg[23]_i_1__3_n_1 ;
  wire \ila_cnt_reg[23]_i_1__3_n_2 ;
  wire \ila_cnt_reg[23]_i_1__3_n_3 ;
  wire \ila_cnt_reg[23]_i_1__3_n_4 ;
  wire \ila_cnt_reg[23]_i_1__3_n_5 ;
  wire \ila_cnt_reg[23]_i_1__3_n_6 ;
  wire \ila_cnt_reg[23]_i_1__3_n_7 ;
  wire \ila_cnt_reg[27]_i_1__3_n_0 ;
  wire \ila_cnt_reg[27]_i_1__3_n_1 ;
  wire \ila_cnt_reg[27]_i_1__3_n_2 ;
  wire \ila_cnt_reg[27]_i_1__3_n_3 ;
  wire \ila_cnt_reg[27]_i_1__3_n_4 ;
  wire \ila_cnt_reg[27]_i_1__3_n_5 ;
  wire \ila_cnt_reg[27]_i_1__3_n_6 ;
  wire \ila_cnt_reg[27]_i_1__3_n_7 ;
  wire \ila_cnt_reg[31]_i_2__3_n_1 ;
  wire \ila_cnt_reg[31]_i_2__3_n_2 ;
  wire \ila_cnt_reg[31]_i_2__3_n_3 ;
  wire \ila_cnt_reg[31]_i_2__3_n_4 ;
  wire \ila_cnt_reg[31]_i_2__3_n_5 ;
  wire \ila_cnt_reg[31]_i_2__3_n_6 ;
  wire \ila_cnt_reg[31]_i_2__3_n_7 ;
  wire \ila_cnt_reg[3]_i_1__3_n_0 ;
  wire \ila_cnt_reg[3]_i_1__3_n_1 ;
  wire \ila_cnt_reg[3]_i_1__3_n_2 ;
  wire \ila_cnt_reg[3]_i_1__3_n_3 ;
  wire \ila_cnt_reg[3]_i_1__3_n_4 ;
  wire \ila_cnt_reg[3]_i_1__3_n_5 ;
  wire \ila_cnt_reg[3]_i_1__3_n_6 ;
  wire \ila_cnt_reg[3]_i_1__3_n_7 ;
  wire \ila_cnt_reg[7]_i_1__3_n_0 ;
  wire \ila_cnt_reg[7]_i_1__3_n_1 ;
  wire \ila_cnt_reg[7]_i_1__3_n_2 ;
  wire \ila_cnt_reg[7]_i_1__3_n_3 ;
  wire \ila_cnt_reg[7]_i_1__3_n_4 ;
  wire \ila_cnt_reg[7]_i_1__3_n_5 ;
  wire \ila_cnt_reg[7]_i_1__3_n_6 ;
  wire \ila_cnt_reg[7]_i_1__3_n_7 ;
  wire ila_error;
  wire ila_error0;
  wire ila_error_i_7__3_n_0;
  wire ila_error_i_8__3_n_0;
  wire ila_error_i_9__3_n_0;
  wire ila_error_reg_0;
  wire ila_test_i_1__3_n_0;
  wire ila_test_reg_n_0;
  wire k285_test;
  wire k285_test_reg_0;
  wire lane_rst_4;
  wire [0:0]lane_sta;
  wire \mf_cnt[31]_i_1__3_n_0 ;
  wire \mf_cnt[3]_i_2__3_n_0 ;
  wire \mf_cnt_reg[0]_0 ;
  wire [4:0]\mf_cnt_reg[0]_1 ;
  wire \mf_cnt_reg[11]_i_1__3_n_0 ;
  wire \mf_cnt_reg[11]_i_1__3_n_1 ;
  wire \mf_cnt_reg[11]_i_1__3_n_2 ;
  wire \mf_cnt_reg[11]_i_1__3_n_3 ;
  wire \mf_cnt_reg[11]_i_1__3_n_4 ;
  wire \mf_cnt_reg[11]_i_1__3_n_5 ;
  wire \mf_cnt_reg[11]_i_1__3_n_6 ;
  wire \mf_cnt_reg[11]_i_1__3_n_7 ;
  wire \mf_cnt_reg[15]_i_1__3_n_0 ;
  wire \mf_cnt_reg[15]_i_1__3_n_1 ;
  wire \mf_cnt_reg[15]_i_1__3_n_2 ;
  wire \mf_cnt_reg[15]_i_1__3_n_3 ;
  wire \mf_cnt_reg[15]_i_1__3_n_4 ;
  wire \mf_cnt_reg[15]_i_1__3_n_5 ;
  wire \mf_cnt_reg[15]_i_1__3_n_6 ;
  wire \mf_cnt_reg[15]_i_1__3_n_7 ;
  wire \mf_cnt_reg[19]_i_1__3_n_0 ;
  wire \mf_cnt_reg[19]_i_1__3_n_1 ;
  wire \mf_cnt_reg[19]_i_1__3_n_2 ;
  wire \mf_cnt_reg[19]_i_1__3_n_3 ;
  wire \mf_cnt_reg[19]_i_1__3_n_4 ;
  wire \mf_cnt_reg[19]_i_1__3_n_5 ;
  wire \mf_cnt_reg[19]_i_1__3_n_6 ;
  wire \mf_cnt_reg[19]_i_1__3_n_7 ;
  wire \mf_cnt_reg[23]_i_1__3_n_0 ;
  wire \mf_cnt_reg[23]_i_1__3_n_1 ;
  wire \mf_cnt_reg[23]_i_1__3_n_2 ;
  wire \mf_cnt_reg[23]_i_1__3_n_3 ;
  wire \mf_cnt_reg[23]_i_1__3_n_4 ;
  wire \mf_cnt_reg[23]_i_1__3_n_5 ;
  wire \mf_cnt_reg[23]_i_1__3_n_6 ;
  wire \mf_cnt_reg[23]_i_1__3_n_7 ;
  wire \mf_cnt_reg[27]_i_1__3_n_0 ;
  wire \mf_cnt_reg[27]_i_1__3_n_1 ;
  wire \mf_cnt_reg[27]_i_1__3_n_2 ;
  wire \mf_cnt_reg[27]_i_1__3_n_3 ;
  wire \mf_cnt_reg[27]_i_1__3_n_4 ;
  wire \mf_cnt_reg[27]_i_1__3_n_5 ;
  wire \mf_cnt_reg[27]_i_1__3_n_6 ;
  wire \mf_cnt_reg[27]_i_1__3_n_7 ;
  wire \mf_cnt_reg[31]_i_2__3_n_1 ;
  wire \mf_cnt_reg[31]_i_2__3_n_2 ;
  wire \mf_cnt_reg[31]_i_2__3_n_3 ;
  wire \mf_cnt_reg[31]_i_2__3_n_4 ;
  wire \mf_cnt_reg[31]_i_2__3_n_5 ;
  wire \mf_cnt_reg[31]_i_2__3_n_6 ;
  wire \mf_cnt_reg[31]_i_2__3_n_7 ;
  wire \mf_cnt_reg[3]_i_1__3_n_0 ;
  wire \mf_cnt_reg[3]_i_1__3_n_1 ;
  wire \mf_cnt_reg[3]_i_1__3_n_2 ;
  wire \mf_cnt_reg[3]_i_1__3_n_3 ;
  wire \mf_cnt_reg[3]_i_1__3_n_4 ;
  wire \mf_cnt_reg[3]_i_1__3_n_5 ;
  wire \mf_cnt_reg[3]_i_1__3_n_6 ;
  wire \mf_cnt_reg[3]_i_1__3_n_7 ;
  wire \mf_cnt_reg[7]_i_1__3_n_0 ;
  wire \mf_cnt_reg[7]_i_1__3_n_1 ;
  wire \mf_cnt_reg[7]_i_1__3_n_2 ;
  wire \mf_cnt_reg[7]_i_1__3_n_3 ;
  wire \mf_cnt_reg[7]_i_1__3_n_4 ;
  wire \mf_cnt_reg[7]_i_1__3_n_5 ;
  wire \mf_cnt_reg[7]_i_1__3_n_6 ;
  wire \mf_cnt_reg[7]_i_1__3_n_7 ;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[4] ;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;
  wire [1:0]testm_r;
  wire testm_sta;
  wire testm_sta0;
  wire [3:3]\NLW_err_cnt_reg[31]_i_3__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_ila_cnt_reg[31]_i_2__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mf_cnt_reg[31]_i_2__3_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hFD)) 
    \err_cnt[31]_i_1__3 
       (.I0(active_lanes),
        .I1(rst),
        .I2(testm_sta),
        .O(\rx_cfg_lanes_in_use_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFF700F700F700)) 
    \err_cnt[31]_i_2__3 
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(\err_cnt[31]_i_4__3_n_0 ),
        .I3(k285_test),
        .I4(ila_error),
        .I5(ila_test_reg_n_0),
        .O(\err_cnt[31]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \err_cnt[31]_i_4__3 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[0]),
        .O(\err_cnt[31]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \err_cnt[3]_i_2__3 
       (.I0(test_err_count[0]),
        .O(\err_cnt[3]_i_2__3_n_0 ));
  FDRE \err_cnt_reg[0] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[3]_i_1__3_n_7 ),
        .Q(test_err_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[10] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[11]_i_1__3_n_5 ),
        .Q(test_err_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[11] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[11]_i_1__3_n_4 ),
        .Q(test_err_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \err_cnt_reg[11]_i_1__3 
       (.CI(\err_cnt_reg[7]_i_1__3_n_0 ),
        .CO({\err_cnt_reg[11]_i_1__3_n_0 ,\err_cnt_reg[11]_i_1__3_n_1 ,\err_cnt_reg[11]_i_1__3_n_2 ,\err_cnt_reg[11]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[11]_i_1__3_n_4 ,\err_cnt_reg[11]_i_1__3_n_5 ,\err_cnt_reg[11]_i_1__3_n_6 ,\err_cnt_reg[11]_i_1__3_n_7 }),
        .S(test_err_count[11:8]));
  FDRE \err_cnt_reg[12] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[15]_i_1__3_n_7 ),
        .Q(test_err_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[13] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[15]_i_1__3_n_6 ),
        .Q(test_err_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[14] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[15]_i_1__3_n_5 ),
        .Q(test_err_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[15] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[15]_i_1__3_n_4 ),
        .Q(test_err_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \err_cnt_reg[15]_i_1__3 
       (.CI(\err_cnt_reg[11]_i_1__3_n_0 ),
        .CO({\err_cnt_reg[15]_i_1__3_n_0 ,\err_cnt_reg[15]_i_1__3_n_1 ,\err_cnt_reg[15]_i_1__3_n_2 ,\err_cnt_reg[15]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[15]_i_1__3_n_4 ,\err_cnt_reg[15]_i_1__3_n_5 ,\err_cnt_reg[15]_i_1__3_n_6 ,\err_cnt_reg[15]_i_1__3_n_7 }),
        .S(test_err_count[15:12]));
  FDRE \err_cnt_reg[16] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[19]_i_1__3_n_7 ),
        .Q(test_err_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[17] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[19]_i_1__3_n_6 ),
        .Q(test_err_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[18] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[19]_i_1__3_n_5 ),
        .Q(test_err_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[19] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[19]_i_1__3_n_4 ),
        .Q(test_err_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \err_cnt_reg[19]_i_1__3 
       (.CI(\err_cnt_reg[15]_i_1__3_n_0 ),
        .CO({\err_cnt_reg[19]_i_1__3_n_0 ,\err_cnt_reg[19]_i_1__3_n_1 ,\err_cnt_reg[19]_i_1__3_n_2 ,\err_cnt_reg[19]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[19]_i_1__3_n_4 ,\err_cnt_reg[19]_i_1__3_n_5 ,\err_cnt_reg[19]_i_1__3_n_6 ,\err_cnt_reg[19]_i_1__3_n_7 }),
        .S(test_err_count[19:16]));
  FDRE \err_cnt_reg[1] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[3]_i_1__3_n_6 ),
        .Q(test_err_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[20] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[23]_i_1__3_n_7 ),
        .Q(test_err_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[21] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[23]_i_1__3_n_6 ),
        .Q(test_err_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[22] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[23]_i_1__3_n_5 ),
        .Q(test_err_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[23] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[23]_i_1__3_n_4 ),
        .Q(test_err_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \err_cnt_reg[23]_i_1__3 
       (.CI(\err_cnt_reg[19]_i_1__3_n_0 ),
        .CO({\err_cnt_reg[23]_i_1__3_n_0 ,\err_cnt_reg[23]_i_1__3_n_1 ,\err_cnt_reg[23]_i_1__3_n_2 ,\err_cnt_reg[23]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[23]_i_1__3_n_4 ,\err_cnt_reg[23]_i_1__3_n_5 ,\err_cnt_reg[23]_i_1__3_n_6 ,\err_cnt_reg[23]_i_1__3_n_7 }),
        .S(test_err_count[23:20]));
  FDRE \err_cnt_reg[24] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[27]_i_1__3_n_7 ),
        .Q(test_err_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[25] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[27]_i_1__3_n_6 ),
        .Q(test_err_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[26] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[27]_i_1__3_n_5 ),
        .Q(test_err_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[27] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[27]_i_1__3_n_4 ),
        .Q(test_err_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \err_cnt_reg[27]_i_1__3 
       (.CI(\err_cnt_reg[23]_i_1__3_n_0 ),
        .CO({\err_cnt_reg[27]_i_1__3_n_0 ,\err_cnt_reg[27]_i_1__3_n_1 ,\err_cnt_reg[27]_i_1__3_n_2 ,\err_cnt_reg[27]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[27]_i_1__3_n_4 ,\err_cnt_reg[27]_i_1__3_n_5 ,\err_cnt_reg[27]_i_1__3_n_6 ,\err_cnt_reg[27]_i_1__3_n_7 }),
        .S(test_err_count[27:24]));
  FDRE \err_cnt_reg[28] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[31]_i_3__3_n_7 ),
        .Q(test_err_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[29] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[31]_i_3__3_n_6 ),
        .Q(test_err_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[2] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[3]_i_1__3_n_5 ),
        .Q(test_err_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[30] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[31]_i_3__3_n_5 ),
        .Q(test_err_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[31] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[31]_i_3__3_n_4 ),
        .Q(test_err_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \err_cnt_reg[31]_i_3__3 
       (.CI(\err_cnt_reg[27]_i_1__3_n_0 ),
        .CO({\NLW_err_cnt_reg[31]_i_3__3_CO_UNCONNECTED [3],\err_cnt_reg[31]_i_3__3_n_1 ,\err_cnt_reg[31]_i_3__3_n_2 ,\err_cnt_reg[31]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[31]_i_3__3_n_4 ,\err_cnt_reg[31]_i_3__3_n_5 ,\err_cnt_reg[31]_i_3__3_n_6 ,\err_cnt_reg[31]_i_3__3_n_7 }),
        .S(test_err_count[31:28]));
  FDRE \err_cnt_reg[3] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[3]_i_1__3_n_4 ),
        .Q(test_err_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \err_cnt_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\err_cnt_reg[3]_i_1__3_n_0 ,\err_cnt_reg[3]_i_1__3_n_1 ,\err_cnt_reg[3]_i_1__3_n_2 ,\err_cnt_reg[3]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\err_cnt_reg[3]_i_1__3_n_4 ,\err_cnt_reg[3]_i_1__3_n_5 ,\err_cnt_reg[3]_i_1__3_n_6 ,\err_cnt_reg[3]_i_1__3_n_7 }),
        .S({test_err_count[3:1],\err_cnt[3]_i_2__3_n_0 }));
  FDRE \err_cnt_reg[4] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[7]_i_1__3_n_7 ),
        .Q(test_err_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[5] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[7]_i_1__3_n_6 ),
        .Q(test_err_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[6] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[7]_i_1__3_n_5 ),
        .Q(test_err_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[7] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[7]_i_1__3_n_4 ),
        .Q(test_err_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \err_cnt_reg[7]_i_1__3 
       (.CI(\err_cnt_reg[3]_i_1__3_n_0 ),
        .CO({\err_cnt_reg[7]_i_1__3_n_0 ,\err_cnt_reg[7]_i_1__3_n_1 ,\err_cnt_reg[7]_i_1__3_n_2 ,\err_cnt_reg[7]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[7]_i_1__3_n_4 ,\err_cnt_reg[7]_i_1__3_n_5 ,\err_cnt_reg[7]_i_1__3_n_6 ,\err_cnt_reg[7]_i_1__3_n_7 }),
        .S(test_err_count[7:4]));
  FDRE \err_cnt_reg[8] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[11]_i_1__3_n_7 ),
        .Q(test_err_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \err_cnt_reg[9] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__3_n_0 ),
        .D(\err_cnt_reg[11]_i_1__3_n_6 ),
        .Q(test_err_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  LUT5 #(
    .INIT(32'h00020228)) 
    \ila_cnt[31]_i_1__3 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_q[1]),
        .I2(comma_is_q[2]),
        .I3(comma_is_q[0]),
        .I4(\data_d1_reg[25] ),
        .O(\ila_cnt[31]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_5__3 
       (.I0(\ila_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [1]),
        .I2(\mf_cnt_reg[0]_1 [3]),
        .I3(\mf_cnt_reg[0]_1 [0]),
        .I4(\mf_cnt_reg[0]_1 [2]),
        .I5(Q[3]),
        .O(\data_d1_reg[25] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ila_cnt[3]_i_2__3 
       (.I0(test_ila_count[0]),
        .O(\ila_cnt[3]_i_2__3_n_0 ));
  FDRE \ila_cnt_reg[0] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__3_n_7 ),
        .Q(test_ila_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[10] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__3_n_5 ),
        .Q(test_ila_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[11] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__3_n_4 ),
        .Q(test_ila_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \ila_cnt_reg[11]_i_1__3 
       (.CI(\ila_cnt_reg[7]_i_1__3_n_0 ),
        .CO({\ila_cnt_reg[11]_i_1__3_n_0 ,\ila_cnt_reg[11]_i_1__3_n_1 ,\ila_cnt_reg[11]_i_1__3_n_2 ,\ila_cnt_reg[11]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[11]_i_1__3_n_4 ,\ila_cnt_reg[11]_i_1__3_n_5 ,\ila_cnt_reg[11]_i_1__3_n_6 ,\ila_cnt_reg[11]_i_1__3_n_7 }),
        .S(test_ila_count[11:8]));
  FDRE \ila_cnt_reg[12] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__3_n_7 ),
        .Q(test_ila_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[13] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__3_n_6 ),
        .Q(test_ila_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[14] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__3_n_5 ),
        .Q(test_ila_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[15] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__3_n_4 ),
        .Q(test_ila_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \ila_cnt_reg[15]_i_1__3 
       (.CI(\ila_cnt_reg[11]_i_1__3_n_0 ),
        .CO({\ila_cnt_reg[15]_i_1__3_n_0 ,\ila_cnt_reg[15]_i_1__3_n_1 ,\ila_cnt_reg[15]_i_1__3_n_2 ,\ila_cnt_reg[15]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[15]_i_1__3_n_4 ,\ila_cnt_reg[15]_i_1__3_n_5 ,\ila_cnt_reg[15]_i_1__3_n_6 ,\ila_cnt_reg[15]_i_1__3_n_7 }),
        .S(test_ila_count[15:12]));
  FDRE \ila_cnt_reg[16] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__3_n_7 ),
        .Q(test_ila_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[17] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__3_n_6 ),
        .Q(test_ila_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[18] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__3_n_5 ),
        .Q(test_ila_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[19] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__3_n_4 ),
        .Q(test_ila_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \ila_cnt_reg[19]_i_1__3 
       (.CI(\ila_cnt_reg[15]_i_1__3_n_0 ),
        .CO({\ila_cnt_reg[19]_i_1__3_n_0 ,\ila_cnt_reg[19]_i_1__3_n_1 ,\ila_cnt_reg[19]_i_1__3_n_2 ,\ila_cnt_reg[19]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[19]_i_1__3_n_4 ,\ila_cnt_reg[19]_i_1__3_n_5 ,\ila_cnt_reg[19]_i_1__3_n_6 ,\ila_cnt_reg[19]_i_1__3_n_7 }),
        .S(test_ila_count[19:16]));
  FDRE \ila_cnt_reg[1] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__3_n_6 ),
        .Q(test_ila_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[20] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__3_n_7 ),
        .Q(test_ila_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[21] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__3_n_6 ),
        .Q(test_ila_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[22] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__3_n_5 ),
        .Q(test_ila_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[23] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__3_n_4 ),
        .Q(test_ila_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \ila_cnt_reg[23]_i_1__3 
       (.CI(\ila_cnt_reg[19]_i_1__3_n_0 ),
        .CO({\ila_cnt_reg[23]_i_1__3_n_0 ,\ila_cnt_reg[23]_i_1__3_n_1 ,\ila_cnt_reg[23]_i_1__3_n_2 ,\ila_cnt_reg[23]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[23]_i_1__3_n_4 ,\ila_cnt_reg[23]_i_1__3_n_5 ,\ila_cnt_reg[23]_i_1__3_n_6 ,\ila_cnt_reg[23]_i_1__3_n_7 }),
        .S(test_ila_count[23:20]));
  FDRE \ila_cnt_reg[24] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__3_n_7 ),
        .Q(test_ila_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[25] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__3_n_6 ),
        .Q(test_ila_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[26] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__3_n_5 ),
        .Q(test_ila_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[27] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__3_n_4 ),
        .Q(test_ila_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \ila_cnt_reg[27]_i_1__3 
       (.CI(\ila_cnt_reg[23]_i_1__3_n_0 ),
        .CO({\ila_cnt_reg[27]_i_1__3_n_0 ,\ila_cnt_reg[27]_i_1__3_n_1 ,\ila_cnt_reg[27]_i_1__3_n_2 ,\ila_cnt_reg[27]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[27]_i_1__3_n_4 ,\ila_cnt_reg[27]_i_1__3_n_5 ,\ila_cnt_reg[27]_i_1__3_n_6 ,\ila_cnt_reg[27]_i_1__3_n_7 }),
        .S(test_ila_count[27:24]));
  FDRE \ila_cnt_reg[28] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__3_n_7 ),
        .Q(test_ila_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[29] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__3_n_6 ),
        .Q(test_ila_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[2] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__3_n_5 ),
        .Q(test_ila_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[30] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__3_n_5 ),
        .Q(test_ila_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[31] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__3_n_4 ),
        .Q(test_ila_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \ila_cnt_reg[31]_i_2__3 
       (.CI(\ila_cnt_reg[27]_i_1__3_n_0 ),
        .CO({\NLW_ila_cnt_reg[31]_i_2__3_CO_UNCONNECTED [3],\ila_cnt_reg[31]_i_2__3_n_1 ,\ila_cnt_reg[31]_i_2__3_n_2 ,\ila_cnt_reg[31]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[31]_i_2__3_n_4 ,\ila_cnt_reg[31]_i_2__3_n_5 ,\ila_cnt_reg[31]_i_2__3_n_6 ,\ila_cnt_reg[31]_i_2__3_n_7 }),
        .S(test_ila_count[31:28]));
  FDRE \ila_cnt_reg[3] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__3_n_4 ),
        .Q(test_ila_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \ila_cnt_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\ila_cnt_reg[3]_i_1__3_n_0 ,\ila_cnt_reg[3]_i_1__3_n_1 ,\ila_cnt_reg[3]_i_1__3_n_2 ,\ila_cnt_reg[3]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ila_cnt_reg[3]_i_1__3_n_4 ,\ila_cnt_reg[3]_i_1__3_n_5 ,\ila_cnt_reg[3]_i_1__3_n_6 ,\ila_cnt_reg[3]_i_1__3_n_7 }),
        .S({test_ila_count[3:1],\ila_cnt[3]_i_2__3_n_0 }));
  FDRE \ila_cnt_reg[4] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__3_n_7 ),
        .Q(test_ila_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[5] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__3_n_6 ),
        .Q(test_ila_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[6] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__3_n_5 ),
        .Q(test_ila_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[7] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__3_n_4 ),
        .Q(test_ila_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \ila_cnt_reg[7]_i_1__3 
       (.CI(\ila_cnt_reg[3]_i_1__3_n_0 ),
        .CO({\ila_cnt_reg[7]_i_1__3_n_0 ,\ila_cnt_reg[7]_i_1__3_n_1 ,\ila_cnt_reg[7]_i_1__3_n_2 ,\ila_cnt_reg[7]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[7]_i_1__3_n_4 ,\ila_cnt_reg[7]_i_1__3_n_5 ,\ila_cnt_reg[7]_i_1__3_n_6 ,\ila_cnt_reg[7]_i_1__3_n_7 }),
        .S(test_ila_count[7:4]));
  FDRE \ila_cnt_reg[8] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__3_n_7 ),
        .Q(test_ila_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \ila_cnt_reg[9] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__3_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__3_n_6 ),
        .Q(test_ila_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  LUT6 #(
    .INIT(64'h00FF101000001010)) 
    ila_error_i_2__3
       (.I0(comma_is_a[1]),
        .I1(comma_is_r[1]),
        .I2(Q[2]),
        .I3(ila_error_i_7__3_n_0),
        .I4(comma_is_q[2]),
        .I5(\data_d1_reg[25] ),
        .O(\char_d1_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ila_error_i_3__3
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(comma_is_k[0]),
        .I3(comma_is_k[1]),
        .O(\data_d1_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    ila_error_i_4__3
       (.I0(comma_is_q[0]),
        .I1(comma_is_a__0),
        .I2(comma_is_r__0),
        .I3(Q[0]),
        .I4(ila_error_i_8__3_n_0),
        .O(\char_d1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ila_error_i_5__3
       (.I0(comma_is_r[0]),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(comma_is_r[2]),
        .I4(ila_error_i_9__3_n_0),
        .O(\data_d1_reg[15] ));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_6__3
       (.I0(Q[3]),
        .I1(comma_is_r[2]),
        .I2(\data_d1_reg[31] ),
        .I3(\data_d1_reg[25] ),
        .O(ila_error0));
  LUT2 #(
    .INIT(4'h7)) 
    ila_error_i_7__3
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[0]),
        .O(ila_error_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_8__3
       (.I0(Q[1]),
        .I1(comma_is_r[0]),
        .I2(comma_is_a[0]),
        .I3(comma_is_q[1]),
        .O(ila_error_i_8__3_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ila_error_i_9__3
       (.I0(\data_d1_reg[31] ),
        .I1(comma_is_a[1]),
        .I2(comma_is_a__0),
        .I3(comma_is_a[0]),
        .O(ila_error_i_9__3_n_0));
  FDRE ila_error_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_error_reg_0),
        .Q(ila_error),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000EEE000000000)) 
    ila_test_i_1__3
       (.I0(ila_test_reg_n_0),
        .I1(lane_sta),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .I4(rst),
        .I5(active_lanes),
        .O(ila_test_i_1__3_n_0));
  FDRE ila_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_test_i_1__3_n_0),
        .Q(ila_test_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    k285_test_i_1__3
       (.I0(rst),
        .I1(active_lanes),
        .O(lane_rst_4));
  FDRE k285_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(k285_test_reg_0),
        .Q(k285_test),
        .R(lane_rst_4));
  LUT5 #(
    .INIT(32'h00020228)) 
    \mf_cnt[31]_i_1__3 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_a[0]),
        .I2(comma_is_a[1]),
        .I3(comma_is_a__0),
        .I4(\data_d1_reg[31] ),
        .O(\mf_cnt[31]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_6__3 
       (.I0(\mf_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [4]),
        .I2(\mf_cnt_reg[0]_1 [1]),
        .I3(\mf_cnt_reg[0]_1 [3]),
        .I4(\mf_cnt_reg[0]_1 [0]),
        .I5(Q[3]),
        .O(\data_d1_reg[31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mf_cnt[3]_i_2__3 
       (.I0(test_mf_count[0]),
        .O(\mf_cnt[3]_i_2__3_n_0 ));
  FDRE \mf_cnt_reg[0] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__3_n_7 ),
        .Q(test_mf_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[10] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__3_n_5 ),
        .Q(test_mf_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[11] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__3_n_4 ),
        .Q(test_mf_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \mf_cnt_reg[11]_i_1__3 
       (.CI(\mf_cnt_reg[7]_i_1__3_n_0 ),
        .CO({\mf_cnt_reg[11]_i_1__3_n_0 ,\mf_cnt_reg[11]_i_1__3_n_1 ,\mf_cnt_reg[11]_i_1__3_n_2 ,\mf_cnt_reg[11]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[11]_i_1__3_n_4 ,\mf_cnt_reg[11]_i_1__3_n_5 ,\mf_cnt_reg[11]_i_1__3_n_6 ,\mf_cnt_reg[11]_i_1__3_n_7 }),
        .S(test_mf_count[11:8]));
  FDRE \mf_cnt_reg[12] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__3_n_7 ),
        .Q(test_mf_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[13] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__3_n_6 ),
        .Q(test_mf_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[14] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__3_n_5 ),
        .Q(test_mf_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[15] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__3_n_4 ),
        .Q(test_mf_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \mf_cnt_reg[15]_i_1__3 
       (.CI(\mf_cnt_reg[11]_i_1__3_n_0 ),
        .CO({\mf_cnt_reg[15]_i_1__3_n_0 ,\mf_cnt_reg[15]_i_1__3_n_1 ,\mf_cnt_reg[15]_i_1__3_n_2 ,\mf_cnt_reg[15]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[15]_i_1__3_n_4 ,\mf_cnt_reg[15]_i_1__3_n_5 ,\mf_cnt_reg[15]_i_1__3_n_6 ,\mf_cnt_reg[15]_i_1__3_n_7 }),
        .S(test_mf_count[15:12]));
  FDRE \mf_cnt_reg[16] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__3_n_7 ),
        .Q(test_mf_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[17] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__3_n_6 ),
        .Q(test_mf_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[18] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__3_n_5 ),
        .Q(test_mf_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[19] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__3_n_4 ),
        .Q(test_mf_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \mf_cnt_reg[19]_i_1__3 
       (.CI(\mf_cnt_reg[15]_i_1__3_n_0 ),
        .CO({\mf_cnt_reg[19]_i_1__3_n_0 ,\mf_cnt_reg[19]_i_1__3_n_1 ,\mf_cnt_reg[19]_i_1__3_n_2 ,\mf_cnt_reg[19]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[19]_i_1__3_n_4 ,\mf_cnt_reg[19]_i_1__3_n_5 ,\mf_cnt_reg[19]_i_1__3_n_6 ,\mf_cnt_reg[19]_i_1__3_n_7 }),
        .S(test_mf_count[19:16]));
  FDRE \mf_cnt_reg[1] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__3_n_6 ),
        .Q(test_mf_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[20] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__3_n_7 ),
        .Q(test_mf_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[21] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__3_n_6 ),
        .Q(test_mf_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[22] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__3_n_5 ),
        .Q(test_mf_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[23] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__3_n_4 ),
        .Q(test_mf_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \mf_cnt_reg[23]_i_1__3 
       (.CI(\mf_cnt_reg[19]_i_1__3_n_0 ),
        .CO({\mf_cnt_reg[23]_i_1__3_n_0 ,\mf_cnt_reg[23]_i_1__3_n_1 ,\mf_cnt_reg[23]_i_1__3_n_2 ,\mf_cnt_reg[23]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[23]_i_1__3_n_4 ,\mf_cnt_reg[23]_i_1__3_n_5 ,\mf_cnt_reg[23]_i_1__3_n_6 ,\mf_cnt_reg[23]_i_1__3_n_7 }),
        .S(test_mf_count[23:20]));
  FDRE \mf_cnt_reg[24] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__3_n_7 ),
        .Q(test_mf_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[25] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__3_n_6 ),
        .Q(test_mf_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[26] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__3_n_5 ),
        .Q(test_mf_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[27] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__3_n_4 ),
        .Q(test_mf_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \mf_cnt_reg[27]_i_1__3 
       (.CI(\mf_cnt_reg[23]_i_1__3_n_0 ),
        .CO({\mf_cnt_reg[27]_i_1__3_n_0 ,\mf_cnt_reg[27]_i_1__3_n_1 ,\mf_cnt_reg[27]_i_1__3_n_2 ,\mf_cnt_reg[27]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[27]_i_1__3_n_4 ,\mf_cnt_reg[27]_i_1__3_n_5 ,\mf_cnt_reg[27]_i_1__3_n_6 ,\mf_cnt_reg[27]_i_1__3_n_7 }),
        .S(test_mf_count[27:24]));
  FDRE \mf_cnt_reg[28] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__3_n_7 ),
        .Q(test_mf_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[29] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__3_n_6 ),
        .Q(test_mf_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[2] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__3_n_5 ),
        .Q(test_mf_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[30] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__3_n_5 ),
        .Q(test_mf_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[31] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__3_n_4 ),
        .Q(test_mf_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \mf_cnt_reg[31]_i_2__3 
       (.CI(\mf_cnt_reg[27]_i_1__3_n_0 ),
        .CO({\NLW_mf_cnt_reg[31]_i_2__3_CO_UNCONNECTED [3],\mf_cnt_reg[31]_i_2__3_n_1 ,\mf_cnt_reg[31]_i_2__3_n_2 ,\mf_cnt_reg[31]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[31]_i_2__3_n_4 ,\mf_cnt_reg[31]_i_2__3_n_5 ,\mf_cnt_reg[31]_i_2__3_n_6 ,\mf_cnt_reg[31]_i_2__3_n_7 }),
        .S(test_mf_count[31:28]));
  FDRE \mf_cnt_reg[3] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__3_n_4 ),
        .Q(test_mf_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \mf_cnt_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\mf_cnt_reg[3]_i_1__3_n_0 ,\mf_cnt_reg[3]_i_1__3_n_1 ,\mf_cnt_reg[3]_i_1__3_n_2 ,\mf_cnt_reg[3]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\mf_cnt_reg[3]_i_1__3_n_4 ,\mf_cnt_reg[3]_i_1__3_n_5 ,\mf_cnt_reg[3]_i_1__3_n_6 ,\mf_cnt_reg[3]_i_1__3_n_7 }),
        .S({test_mf_count[3:1],\mf_cnt[3]_i_2__3_n_0 }));
  FDRE \mf_cnt_reg[4] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__3_n_7 ),
        .Q(test_mf_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[5] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__3_n_6 ),
        .Q(test_mf_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[6] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__3_n_5 ),
        .Q(test_mf_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[7] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__3_n_4 ),
        .Q(test_mf_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  CARRY4 \mf_cnt_reg[7]_i_1__3 
       (.CI(\mf_cnt_reg[3]_i_1__3_n_0 ),
        .CO({\mf_cnt_reg[7]_i_1__3_n_0 ,\mf_cnt_reg[7]_i_1__3_n_1 ,\mf_cnt_reg[7]_i_1__3_n_2 ,\mf_cnt_reg[7]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[7]_i_1__3_n_4 ,\mf_cnt_reg[7]_i_1__3_n_5 ,\mf_cnt_reg[7]_i_1__3_n_6 ,\mf_cnt_reg[7]_i_1__3_n_7 }),
        .S(test_mf_count[7:4]));
  FDRE \mf_cnt_reg[8] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__3_n_7 ),
        .Q(test_mf_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \mf_cnt_reg[9] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__3_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__3_n_6 ),
        .Q(test_mf_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[4] ));
  FDRE \testm_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[0]),
        .Q(testm_r[0]),
        .R(lane_rst_4));
  FDRE \testm_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[1]),
        .Q(testm_r[1]),
        .R(lane_rst_4));
  LUT4 #(
    .INIT(16'h0110)) 
    testm_sta_i_1__3
       (.I0(testm_r[1]),
        .I1(testm_r[0]),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .O(testm_sta0));
  FDRE testm_sta_reg
       (.C(clk),
        .CE(1'b1),
        .D(testm_sta0),
        .Q(testm_sta),
        .R(lane_rst_4));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_testm_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_testm_32_60
   (lane_rst_3,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[3] ,
    test_ila_count,
    test_mf_count,
    \data_d1_reg[31] ,
    \data_d1_reg[15] ,
    \char_d1_reg[0] ,
    \data_d1_reg[31]_0 ,
    \data_d1_reg[25] ,
    \char_d1_reg[2] ,
    ila_error0,
    k285_test_reg_0,
    clk,
    ila_error_reg_0,
    comma_is_k,
    active_lanes,
    rst,
    ila_test_reg_0,
    test_modes,
    comma_is_a,
    comma_is_a__0,
    comma_is_r,
    comma_is_r__0,
    comma_is_q,
    Q,
    \mf_cnt_reg[0]_0 ,
    \mf_cnt_reg[0]_1 ,
    \ila_cnt_reg[0]_0 );
  output lane_rst_3;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[3] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [0:0]\data_d1_reg[31] ;
  output \data_d1_reg[15] ;
  output \char_d1_reg[0] ;
  output \data_d1_reg[31]_0 ;
  output [0:0]\data_d1_reg[25] ;
  output \char_d1_reg[2] ;
  output ila_error0;
  input k285_test_reg_0;
  input clk;
  input ila_error_reg_0;
  input [3:0]comma_is_k;
  input [0:0]active_lanes;
  input rst;
  input [0:0]ila_test_reg_0;
  input [1:0]test_modes;
  input [1:0]comma_is_a;
  input [0:0]comma_is_a__0;
  input [2:0]comma_is_r;
  input [0:0]comma_is_r__0;
  input [2:0]comma_is_q;
  input [3:0]Q;
  input \mf_cnt_reg[0]_0 ;
  input [4:0]\mf_cnt_reg[0]_1 ;
  input \ila_cnt_reg[0]_0 ;

  wire [3:0]Q;
  wire [0:0]active_lanes;
  wire \char_d1_reg[0] ;
  wire \char_d1_reg[2] ;
  wire clk;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[15] ;
  wire [0:0]\data_d1_reg[25] ;
  wire [0:0]\data_d1_reg[31] ;
  wire \data_d1_reg[31]_0 ;
  wire \err_cnt[31]_i_2__2_n_0 ;
  wire \err_cnt[31]_i_4__2_n_0 ;
  wire \err_cnt[3]_i_2__2_n_0 ;
  wire \err_cnt_reg[11]_i_1__2_n_0 ;
  wire \err_cnt_reg[11]_i_1__2_n_1 ;
  wire \err_cnt_reg[11]_i_1__2_n_2 ;
  wire \err_cnt_reg[11]_i_1__2_n_3 ;
  wire \err_cnt_reg[11]_i_1__2_n_4 ;
  wire \err_cnt_reg[11]_i_1__2_n_5 ;
  wire \err_cnt_reg[11]_i_1__2_n_6 ;
  wire \err_cnt_reg[11]_i_1__2_n_7 ;
  wire \err_cnt_reg[15]_i_1__2_n_0 ;
  wire \err_cnt_reg[15]_i_1__2_n_1 ;
  wire \err_cnt_reg[15]_i_1__2_n_2 ;
  wire \err_cnt_reg[15]_i_1__2_n_3 ;
  wire \err_cnt_reg[15]_i_1__2_n_4 ;
  wire \err_cnt_reg[15]_i_1__2_n_5 ;
  wire \err_cnt_reg[15]_i_1__2_n_6 ;
  wire \err_cnt_reg[15]_i_1__2_n_7 ;
  wire \err_cnt_reg[19]_i_1__2_n_0 ;
  wire \err_cnt_reg[19]_i_1__2_n_1 ;
  wire \err_cnt_reg[19]_i_1__2_n_2 ;
  wire \err_cnt_reg[19]_i_1__2_n_3 ;
  wire \err_cnt_reg[19]_i_1__2_n_4 ;
  wire \err_cnt_reg[19]_i_1__2_n_5 ;
  wire \err_cnt_reg[19]_i_1__2_n_6 ;
  wire \err_cnt_reg[19]_i_1__2_n_7 ;
  wire \err_cnt_reg[23]_i_1__2_n_0 ;
  wire \err_cnt_reg[23]_i_1__2_n_1 ;
  wire \err_cnt_reg[23]_i_1__2_n_2 ;
  wire \err_cnt_reg[23]_i_1__2_n_3 ;
  wire \err_cnt_reg[23]_i_1__2_n_4 ;
  wire \err_cnt_reg[23]_i_1__2_n_5 ;
  wire \err_cnt_reg[23]_i_1__2_n_6 ;
  wire \err_cnt_reg[23]_i_1__2_n_7 ;
  wire \err_cnt_reg[27]_i_1__2_n_0 ;
  wire \err_cnt_reg[27]_i_1__2_n_1 ;
  wire \err_cnt_reg[27]_i_1__2_n_2 ;
  wire \err_cnt_reg[27]_i_1__2_n_3 ;
  wire \err_cnt_reg[27]_i_1__2_n_4 ;
  wire \err_cnt_reg[27]_i_1__2_n_5 ;
  wire \err_cnt_reg[27]_i_1__2_n_6 ;
  wire \err_cnt_reg[27]_i_1__2_n_7 ;
  wire \err_cnt_reg[31]_i_3__2_n_1 ;
  wire \err_cnt_reg[31]_i_3__2_n_2 ;
  wire \err_cnt_reg[31]_i_3__2_n_3 ;
  wire \err_cnt_reg[31]_i_3__2_n_4 ;
  wire \err_cnt_reg[31]_i_3__2_n_5 ;
  wire \err_cnt_reg[31]_i_3__2_n_6 ;
  wire \err_cnt_reg[31]_i_3__2_n_7 ;
  wire \err_cnt_reg[3]_i_1__2_n_0 ;
  wire \err_cnt_reg[3]_i_1__2_n_1 ;
  wire \err_cnt_reg[3]_i_1__2_n_2 ;
  wire \err_cnt_reg[3]_i_1__2_n_3 ;
  wire \err_cnt_reg[3]_i_1__2_n_4 ;
  wire \err_cnt_reg[3]_i_1__2_n_5 ;
  wire \err_cnt_reg[3]_i_1__2_n_6 ;
  wire \err_cnt_reg[3]_i_1__2_n_7 ;
  wire \err_cnt_reg[7]_i_1__2_n_0 ;
  wire \err_cnt_reg[7]_i_1__2_n_1 ;
  wire \err_cnt_reg[7]_i_1__2_n_2 ;
  wire \err_cnt_reg[7]_i_1__2_n_3 ;
  wire \err_cnt_reg[7]_i_1__2_n_4 ;
  wire \err_cnt_reg[7]_i_1__2_n_5 ;
  wire \err_cnt_reg[7]_i_1__2_n_6 ;
  wire \err_cnt_reg[7]_i_1__2_n_7 ;
  wire \ila_cnt[31]_i_1__2_n_0 ;
  wire \ila_cnt[3]_i_2__2_n_0 ;
  wire \ila_cnt_reg[0]_0 ;
  wire \ila_cnt_reg[11]_i_1__2_n_0 ;
  wire \ila_cnt_reg[11]_i_1__2_n_1 ;
  wire \ila_cnt_reg[11]_i_1__2_n_2 ;
  wire \ila_cnt_reg[11]_i_1__2_n_3 ;
  wire \ila_cnt_reg[11]_i_1__2_n_4 ;
  wire \ila_cnt_reg[11]_i_1__2_n_5 ;
  wire \ila_cnt_reg[11]_i_1__2_n_6 ;
  wire \ila_cnt_reg[11]_i_1__2_n_7 ;
  wire \ila_cnt_reg[15]_i_1__2_n_0 ;
  wire \ila_cnt_reg[15]_i_1__2_n_1 ;
  wire \ila_cnt_reg[15]_i_1__2_n_2 ;
  wire \ila_cnt_reg[15]_i_1__2_n_3 ;
  wire \ila_cnt_reg[15]_i_1__2_n_4 ;
  wire \ila_cnt_reg[15]_i_1__2_n_5 ;
  wire \ila_cnt_reg[15]_i_1__2_n_6 ;
  wire \ila_cnt_reg[15]_i_1__2_n_7 ;
  wire \ila_cnt_reg[19]_i_1__2_n_0 ;
  wire \ila_cnt_reg[19]_i_1__2_n_1 ;
  wire \ila_cnt_reg[19]_i_1__2_n_2 ;
  wire \ila_cnt_reg[19]_i_1__2_n_3 ;
  wire \ila_cnt_reg[19]_i_1__2_n_4 ;
  wire \ila_cnt_reg[19]_i_1__2_n_5 ;
  wire \ila_cnt_reg[19]_i_1__2_n_6 ;
  wire \ila_cnt_reg[19]_i_1__2_n_7 ;
  wire \ila_cnt_reg[23]_i_1__2_n_0 ;
  wire \ila_cnt_reg[23]_i_1__2_n_1 ;
  wire \ila_cnt_reg[23]_i_1__2_n_2 ;
  wire \ila_cnt_reg[23]_i_1__2_n_3 ;
  wire \ila_cnt_reg[23]_i_1__2_n_4 ;
  wire \ila_cnt_reg[23]_i_1__2_n_5 ;
  wire \ila_cnt_reg[23]_i_1__2_n_6 ;
  wire \ila_cnt_reg[23]_i_1__2_n_7 ;
  wire \ila_cnt_reg[27]_i_1__2_n_0 ;
  wire \ila_cnt_reg[27]_i_1__2_n_1 ;
  wire \ila_cnt_reg[27]_i_1__2_n_2 ;
  wire \ila_cnt_reg[27]_i_1__2_n_3 ;
  wire \ila_cnt_reg[27]_i_1__2_n_4 ;
  wire \ila_cnt_reg[27]_i_1__2_n_5 ;
  wire \ila_cnt_reg[27]_i_1__2_n_6 ;
  wire \ila_cnt_reg[27]_i_1__2_n_7 ;
  wire \ila_cnt_reg[31]_i_2__2_n_1 ;
  wire \ila_cnt_reg[31]_i_2__2_n_2 ;
  wire \ila_cnt_reg[31]_i_2__2_n_3 ;
  wire \ila_cnt_reg[31]_i_2__2_n_4 ;
  wire \ila_cnt_reg[31]_i_2__2_n_5 ;
  wire \ila_cnt_reg[31]_i_2__2_n_6 ;
  wire \ila_cnt_reg[31]_i_2__2_n_7 ;
  wire \ila_cnt_reg[3]_i_1__2_n_0 ;
  wire \ila_cnt_reg[3]_i_1__2_n_1 ;
  wire \ila_cnt_reg[3]_i_1__2_n_2 ;
  wire \ila_cnt_reg[3]_i_1__2_n_3 ;
  wire \ila_cnt_reg[3]_i_1__2_n_4 ;
  wire \ila_cnt_reg[3]_i_1__2_n_5 ;
  wire \ila_cnt_reg[3]_i_1__2_n_6 ;
  wire \ila_cnt_reg[3]_i_1__2_n_7 ;
  wire \ila_cnt_reg[7]_i_1__2_n_0 ;
  wire \ila_cnt_reg[7]_i_1__2_n_1 ;
  wire \ila_cnt_reg[7]_i_1__2_n_2 ;
  wire \ila_cnt_reg[7]_i_1__2_n_3 ;
  wire \ila_cnt_reg[7]_i_1__2_n_4 ;
  wire \ila_cnt_reg[7]_i_1__2_n_5 ;
  wire \ila_cnt_reg[7]_i_1__2_n_6 ;
  wire \ila_cnt_reg[7]_i_1__2_n_7 ;
  wire ila_error;
  wire ila_error0;
  wire ila_error_i_7__2_n_0;
  wire ila_error_i_8__2_n_0;
  wire ila_error_i_9__2_n_0;
  wire ila_error_reg_0;
  wire ila_test_i_1__2_n_0;
  wire [0:0]ila_test_reg_0;
  wire ila_test_reg_n_0;
  wire k285_test;
  wire k285_test_reg_0;
  wire lane_rst_3;
  wire \mf_cnt[31]_i_1__2_n_0 ;
  wire \mf_cnt[3]_i_2__2_n_0 ;
  wire \mf_cnt_reg[0]_0 ;
  wire [4:0]\mf_cnt_reg[0]_1 ;
  wire \mf_cnt_reg[11]_i_1__2_n_0 ;
  wire \mf_cnt_reg[11]_i_1__2_n_1 ;
  wire \mf_cnt_reg[11]_i_1__2_n_2 ;
  wire \mf_cnt_reg[11]_i_1__2_n_3 ;
  wire \mf_cnt_reg[11]_i_1__2_n_4 ;
  wire \mf_cnt_reg[11]_i_1__2_n_5 ;
  wire \mf_cnt_reg[11]_i_1__2_n_6 ;
  wire \mf_cnt_reg[11]_i_1__2_n_7 ;
  wire \mf_cnt_reg[15]_i_1__2_n_0 ;
  wire \mf_cnt_reg[15]_i_1__2_n_1 ;
  wire \mf_cnt_reg[15]_i_1__2_n_2 ;
  wire \mf_cnt_reg[15]_i_1__2_n_3 ;
  wire \mf_cnt_reg[15]_i_1__2_n_4 ;
  wire \mf_cnt_reg[15]_i_1__2_n_5 ;
  wire \mf_cnt_reg[15]_i_1__2_n_6 ;
  wire \mf_cnt_reg[15]_i_1__2_n_7 ;
  wire \mf_cnt_reg[19]_i_1__2_n_0 ;
  wire \mf_cnt_reg[19]_i_1__2_n_1 ;
  wire \mf_cnt_reg[19]_i_1__2_n_2 ;
  wire \mf_cnt_reg[19]_i_1__2_n_3 ;
  wire \mf_cnt_reg[19]_i_1__2_n_4 ;
  wire \mf_cnt_reg[19]_i_1__2_n_5 ;
  wire \mf_cnt_reg[19]_i_1__2_n_6 ;
  wire \mf_cnt_reg[19]_i_1__2_n_7 ;
  wire \mf_cnt_reg[23]_i_1__2_n_0 ;
  wire \mf_cnt_reg[23]_i_1__2_n_1 ;
  wire \mf_cnt_reg[23]_i_1__2_n_2 ;
  wire \mf_cnt_reg[23]_i_1__2_n_3 ;
  wire \mf_cnt_reg[23]_i_1__2_n_4 ;
  wire \mf_cnt_reg[23]_i_1__2_n_5 ;
  wire \mf_cnt_reg[23]_i_1__2_n_6 ;
  wire \mf_cnt_reg[23]_i_1__2_n_7 ;
  wire \mf_cnt_reg[27]_i_1__2_n_0 ;
  wire \mf_cnt_reg[27]_i_1__2_n_1 ;
  wire \mf_cnt_reg[27]_i_1__2_n_2 ;
  wire \mf_cnt_reg[27]_i_1__2_n_3 ;
  wire \mf_cnt_reg[27]_i_1__2_n_4 ;
  wire \mf_cnt_reg[27]_i_1__2_n_5 ;
  wire \mf_cnt_reg[27]_i_1__2_n_6 ;
  wire \mf_cnt_reg[27]_i_1__2_n_7 ;
  wire \mf_cnt_reg[31]_i_2__2_n_1 ;
  wire \mf_cnt_reg[31]_i_2__2_n_2 ;
  wire \mf_cnt_reg[31]_i_2__2_n_3 ;
  wire \mf_cnt_reg[31]_i_2__2_n_4 ;
  wire \mf_cnt_reg[31]_i_2__2_n_5 ;
  wire \mf_cnt_reg[31]_i_2__2_n_6 ;
  wire \mf_cnt_reg[31]_i_2__2_n_7 ;
  wire \mf_cnt_reg[3]_i_1__2_n_0 ;
  wire \mf_cnt_reg[3]_i_1__2_n_1 ;
  wire \mf_cnt_reg[3]_i_1__2_n_2 ;
  wire \mf_cnt_reg[3]_i_1__2_n_3 ;
  wire \mf_cnt_reg[3]_i_1__2_n_4 ;
  wire \mf_cnt_reg[3]_i_1__2_n_5 ;
  wire \mf_cnt_reg[3]_i_1__2_n_6 ;
  wire \mf_cnt_reg[3]_i_1__2_n_7 ;
  wire \mf_cnt_reg[7]_i_1__2_n_0 ;
  wire \mf_cnt_reg[7]_i_1__2_n_1 ;
  wire \mf_cnt_reg[7]_i_1__2_n_2 ;
  wire \mf_cnt_reg[7]_i_1__2_n_3 ;
  wire \mf_cnt_reg[7]_i_1__2_n_4 ;
  wire \mf_cnt_reg[7]_i_1__2_n_5 ;
  wire \mf_cnt_reg[7]_i_1__2_n_6 ;
  wire \mf_cnt_reg[7]_i_1__2_n_7 ;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[3] ;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;
  wire [1:0]testm_r;
  wire testm_sta;
  wire testm_sta0;
  wire [3:3]\NLW_err_cnt_reg[31]_i_3__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ila_cnt_reg[31]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_mf_cnt_reg[31]_i_2__2_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hFD)) 
    \err_cnt[31]_i_1__2 
       (.I0(active_lanes),
        .I1(rst),
        .I2(testm_sta),
        .O(\rx_cfg_lanes_in_use_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFF700F700F700)) 
    \err_cnt[31]_i_2__2 
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(\err_cnt[31]_i_4__2_n_0 ),
        .I3(k285_test),
        .I4(ila_error),
        .I5(ila_test_reg_n_0),
        .O(\err_cnt[31]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \err_cnt[31]_i_4__2 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[0]),
        .O(\err_cnt[31]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \err_cnt[3]_i_2__2 
       (.I0(test_err_count[0]),
        .O(\err_cnt[3]_i_2__2_n_0 ));
  FDRE \err_cnt_reg[0] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[3]_i_1__2_n_7 ),
        .Q(test_err_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[10] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[11]_i_1__2_n_5 ),
        .Q(test_err_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[11] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[11]_i_1__2_n_4 ),
        .Q(test_err_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \err_cnt_reg[11]_i_1__2 
       (.CI(\err_cnt_reg[7]_i_1__2_n_0 ),
        .CO({\err_cnt_reg[11]_i_1__2_n_0 ,\err_cnt_reg[11]_i_1__2_n_1 ,\err_cnt_reg[11]_i_1__2_n_2 ,\err_cnt_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[11]_i_1__2_n_4 ,\err_cnt_reg[11]_i_1__2_n_5 ,\err_cnt_reg[11]_i_1__2_n_6 ,\err_cnt_reg[11]_i_1__2_n_7 }),
        .S(test_err_count[11:8]));
  FDRE \err_cnt_reg[12] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[15]_i_1__2_n_7 ),
        .Q(test_err_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[13] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[15]_i_1__2_n_6 ),
        .Q(test_err_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[14] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[15]_i_1__2_n_5 ),
        .Q(test_err_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[15] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[15]_i_1__2_n_4 ),
        .Q(test_err_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \err_cnt_reg[15]_i_1__2 
       (.CI(\err_cnt_reg[11]_i_1__2_n_0 ),
        .CO({\err_cnt_reg[15]_i_1__2_n_0 ,\err_cnt_reg[15]_i_1__2_n_1 ,\err_cnt_reg[15]_i_1__2_n_2 ,\err_cnt_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[15]_i_1__2_n_4 ,\err_cnt_reg[15]_i_1__2_n_5 ,\err_cnt_reg[15]_i_1__2_n_6 ,\err_cnt_reg[15]_i_1__2_n_7 }),
        .S(test_err_count[15:12]));
  FDRE \err_cnt_reg[16] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[19]_i_1__2_n_7 ),
        .Q(test_err_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[17] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[19]_i_1__2_n_6 ),
        .Q(test_err_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[18] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[19]_i_1__2_n_5 ),
        .Q(test_err_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[19] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[19]_i_1__2_n_4 ),
        .Q(test_err_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \err_cnt_reg[19]_i_1__2 
       (.CI(\err_cnt_reg[15]_i_1__2_n_0 ),
        .CO({\err_cnt_reg[19]_i_1__2_n_0 ,\err_cnt_reg[19]_i_1__2_n_1 ,\err_cnt_reg[19]_i_1__2_n_2 ,\err_cnt_reg[19]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[19]_i_1__2_n_4 ,\err_cnt_reg[19]_i_1__2_n_5 ,\err_cnt_reg[19]_i_1__2_n_6 ,\err_cnt_reg[19]_i_1__2_n_7 }),
        .S(test_err_count[19:16]));
  FDRE \err_cnt_reg[1] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[3]_i_1__2_n_6 ),
        .Q(test_err_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[20] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[23]_i_1__2_n_7 ),
        .Q(test_err_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[21] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[23]_i_1__2_n_6 ),
        .Q(test_err_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[22] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[23]_i_1__2_n_5 ),
        .Q(test_err_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[23] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[23]_i_1__2_n_4 ),
        .Q(test_err_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \err_cnt_reg[23]_i_1__2 
       (.CI(\err_cnt_reg[19]_i_1__2_n_0 ),
        .CO({\err_cnt_reg[23]_i_1__2_n_0 ,\err_cnt_reg[23]_i_1__2_n_1 ,\err_cnt_reg[23]_i_1__2_n_2 ,\err_cnt_reg[23]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[23]_i_1__2_n_4 ,\err_cnt_reg[23]_i_1__2_n_5 ,\err_cnt_reg[23]_i_1__2_n_6 ,\err_cnt_reg[23]_i_1__2_n_7 }),
        .S(test_err_count[23:20]));
  FDRE \err_cnt_reg[24] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[27]_i_1__2_n_7 ),
        .Q(test_err_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[25] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[27]_i_1__2_n_6 ),
        .Q(test_err_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[26] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[27]_i_1__2_n_5 ),
        .Q(test_err_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[27] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[27]_i_1__2_n_4 ),
        .Q(test_err_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \err_cnt_reg[27]_i_1__2 
       (.CI(\err_cnt_reg[23]_i_1__2_n_0 ),
        .CO({\err_cnt_reg[27]_i_1__2_n_0 ,\err_cnt_reg[27]_i_1__2_n_1 ,\err_cnt_reg[27]_i_1__2_n_2 ,\err_cnt_reg[27]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[27]_i_1__2_n_4 ,\err_cnt_reg[27]_i_1__2_n_5 ,\err_cnt_reg[27]_i_1__2_n_6 ,\err_cnt_reg[27]_i_1__2_n_7 }),
        .S(test_err_count[27:24]));
  FDRE \err_cnt_reg[28] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[31]_i_3__2_n_7 ),
        .Q(test_err_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[29] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[31]_i_3__2_n_6 ),
        .Q(test_err_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[2] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[3]_i_1__2_n_5 ),
        .Q(test_err_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[30] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[31]_i_3__2_n_5 ),
        .Q(test_err_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[31] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[31]_i_3__2_n_4 ),
        .Q(test_err_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \err_cnt_reg[31]_i_3__2 
       (.CI(\err_cnt_reg[27]_i_1__2_n_0 ),
        .CO({\NLW_err_cnt_reg[31]_i_3__2_CO_UNCONNECTED [3],\err_cnt_reg[31]_i_3__2_n_1 ,\err_cnt_reg[31]_i_3__2_n_2 ,\err_cnt_reg[31]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[31]_i_3__2_n_4 ,\err_cnt_reg[31]_i_3__2_n_5 ,\err_cnt_reg[31]_i_3__2_n_6 ,\err_cnt_reg[31]_i_3__2_n_7 }),
        .S(test_err_count[31:28]));
  FDRE \err_cnt_reg[3] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[3]_i_1__2_n_4 ),
        .Q(test_err_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \err_cnt_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\err_cnt_reg[3]_i_1__2_n_0 ,\err_cnt_reg[3]_i_1__2_n_1 ,\err_cnt_reg[3]_i_1__2_n_2 ,\err_cnt_reg[3]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\err_cnt_reg[3]_i_1__2_n_4 ,\err_cnt_reg[3]_i_1__2_n_5 ,\err_cnt_reg[3]_i_1__2_n_6 ,\err_cnt_reg[3]_i_1__2_n_7 }),
        .S({test_err_count[3:1],\err_cnt[3]_i_2__2_n_0 }));
  FDRE \err_cnt_reg[4] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[7]_i_1__2_n_7 ),
        .Q(test_err_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[5] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[7]_i_1__2_n_6 ),
        .Q(test_err_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[6] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[7]_i_1__2_n_5 ),
        .Q(test_err_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[7] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[7]_i_1__2_n_4 ),
        .Q(test_err_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \err_cnt_reg[7]_i_1__2 
       (.CI(\err_cnt_reg[3]_i_1__2_n_0 ),
        .CO({\err_cnt_reg[7]_i_1__2_n_0 ,\err_cnt_reg[7]_i_1__2_n_1 ,\err_cnt_reg[7]_i_1__2_n_2 ,\err_cnt_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[7]_i_1__2_n_4 ,\err_cnt_reg[7]_i_1__2_n_5 ,\err_cnt_reg[7]_i_1__2_n_6 ,\err_cnt_reg[7]_i_1__2_n_7 }),
        .S(test_err_count[7:4]));
  FDRE \err_cnt_reg[8] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[11]_i_1__2_n_7 ),
        .Q(test_err_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \err_cnt_reg[9] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__2_n_0 ),
        .D(\err_cnt_reg[11]_i_1__2_n_6 ),
        .Q(test_err_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  LUT5 #(
    .INIT(32'h00020228)) 
    \ila_cnt[31]_i_1__2 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_q[1]),
        .I2(comma_is_q[2]),
        .I3(comma_is_q[0]),
        .I4(\data_d1_reg[25] ),
        .O(\ila_cnt[31]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_5__2 
       (.I0(\ila_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [1]),
        .I2(\mf_cnt_reg[0]_1 [3]),
        .I3(\mf_cnt_reg[0]_1 [0]),
        .I4(\mf_cnt_reg[0]_1 [2]),
        .I5(Q[3]),
        .O(\data_d1_reg[25] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ila_cnt[3]_i_2__2 
       (.I0(test_ila_count[0]),
        .O(\ila_cnt[3]_i_2__2_n_0 ));
  FDRE \ila_cnt_reg[0] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__2_n_7 ),
        .Q(test_ila_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[10] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__2_n_5 ),
        .Q(test_ila_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[11] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__2_n_4 ),
        .Q(test_ila_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \ila_cnt_reg[11]_i_1__2 
       (.CI(\ila_cnt_reg[7]_i_1__2_n_0 ),
        .CO({\ila_cnt_reg[11]_i_1__2_n_0 ,\ila_cnt_reg[11]_i_1__2_n_1 ,\ila_cnt_reg[11]_i_1__2_n_2 ,\ila_cnt_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[11]_i_1__2_n_4 ,\ila_cnt_reg[11]_i_1__2_n_5 ,\ila_cnt_reg[11]_i_1__2_n_6 ,\ila_cnt_reg[11]_i_1__2_n_7 }),
        .S(test_ila_count[11:8]));
  FDRE \ila_cnt_reg[12] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__2_n_7 ),
        .Q(test_ila_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[13] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__2_n_6 ),
        .Q(test_ila_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[14] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__2_n_5 ),
        .Q(test_ila_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[15] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__2_n_4 ),
        .Q(test_ila_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \ila_cnt_reg[15]_i_1__2 
       (.CI(\ila_cnt_reg[11]_i_1__2_n_0 ),
        .CO({\ila_cnt_reg[15]_i_1__2_n_0 ,\ila_cnt_reg[15]_i_1__2_n_1 ,\ila_cnt_reg[15]_i_1__2_n_2 ,\ila_cnt_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[15]_i_1__2_n_4 ,\ila_cnt_reg[15]_i_1__2_n_5 ,\ila_cnt_reg[15]_i_1__2_n_6 ,\ila_cnt_reg[15]_i_1__2_n_7 }),
        .S(test_ila_count[15:12]));
  FDRE \ila_cnt_reg[16] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__2_n_7 ),
        .Q(test_ila_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[17] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__2_n_6 ),
        .Q(test_ila_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[18] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__2_n_5 ),
        .Q(test_ila_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[19] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__2_n_4 ),
        .Q(test_ila_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \ila_cnt_reg[19]_i_1__2 
       (.CI(\ila_cnt_reg[15]_i_1__2_n_0 ),
        .CO({\ila_cnt_reg[19]_i_1__2_n_0 ,\ila_cnt_reg[19]_i_1__2_n_1 ,\ila_cnt_reg[19]_i_1__2_n_2 ,\ila_cnt_reg[19]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[19]_i_1__2_n_4 ,\ila_cnt_reg[19]_i_1__2_n_5 ,\ila_cnt_reg[19]_i_1__2_n_6 ,\ila_cnt_reg[19]_i_1__2_n_7 }),
        .S(test_ila_count[19:16]));
  FDRE \ila_cnt_reg[1] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__2_n_6 ),
        .Q(test_ila_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[20] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__2_n_7 ),
        .Q(test_ila_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[21] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__2_n_6 ),
        .Q(test_ila_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[22] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__2_n_5 ),
        .Q(test_ila_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[23] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__2_n_4 ),
        .Q(test_ila_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \ila_cnt_reg[23]_i_1__2 
       (.CI(\ila_cnt_reg[19]_i_1__2_n_0 ),
        .CO({\ila_cnt_reg[23]_i_1__2_n_0 ,\ila_cnt_reg[23]_i_1__2_n_1 ,\ila_cnt_reg[23]_i_1__2_n_2 ,\ila_cnt_reg[23]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[23]_i_1__2_n_4 ,\ila_cnt_reg[23]_i_1__2_n_5 ,\ila_cnt_reg[23]_i_1__2_n_6 ,\ila_cnt_reg[23]_i_1__2_n_7 }),
        .S(test_ila_count[23:20]));
  FDRE \ila_cnt_reg[24] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__2_n_7 ),
        .Q(test_ila_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[25] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__2_n_6 ),
        .Q(test_ila_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[26] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__2_n_5 ),
        .Q(test_ila_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[27] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__2_n_4 ),
        .Q(test_ila_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \ila_cnt_reg[27]_i_1__2 
       (.CI(\ila_cnt_reg[23]_i_1__2_n_0 ),
        .CO({\ila_cnt_reg[27]_i_1__2_n_0 ,\ila_cnt_reg[27]_i_1__2_n_1 ,\ila_cnt_reg[27]_i_1__2_n_2 ,\ila_cnt_reg[27]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[27]_i_1__2_n_4 ,\ila_cnt_reg[27]_i_1__2_n_5 ,\ila_cnt_reg[27]_i_1__2_n_6 ,\ila_cnt_reg[27]_i_1__2_n_7 }),
        .S(test_ila_count[27:24]));
  FDRE \ila_cnt_reg[28] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__2_n_7 ),
        .Q(test_ila_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[29] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__2_n_6 ),
        .Q(test_ila_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[2] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__2_n_5 ),
        .Q(test_ila_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[30] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__2_n_5 ),
        .Q(test_ila_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[31] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__2_n_4 ),
        .Q(test_ila_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \ila_cnt_reg[31]_i_2__2 
       (.CI(\ila_cnt_reg[27]_i_1__2_n_0 ),
        .CO({\NLW_ila_cnt_reg[31]_i_2__2_CO_UNCONNECTED [3],\ila_cnt_reg[31]_i_2__2_n_1 ,\ila_cnt_reg[31]_i_2__2_n_2 ,\ila_cnt_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[31]_i_2__2_n_4 ,\ila_cnt_reg[31]_i_2__2_n_5 ,\ila_cnt_reg[31]_i_2__2_n_6 ,\ila_cnt_reg[31]_i_2__2_n_7 }),
        .S(test_ila_count[31:28]));
  FDRE \ila_cnt_reg[3] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__2_n_4 ),
        .Q(test_ila_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \ila_cnt_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\ila_cnt_reg[3]_i_1__2_n_0 ,\ila_cnt_reg[3]_i_1__2_n_1 ,\ila_cnt_reg[3]_i_1__2_n_2 ,\ila_cnt_reg[3]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ila_cnt_reg[3]_i_1__2_n_4 ,\ila_cnt_reg[3]_i_1__2_n_5 ,\ila_cnt_reg[3]_i_1__2_n_6 ,\ila_cnt_reg[3]_i_1__2_n_7 }),
        .S({test_ila_count[3:1],\ila_cnt[3]_i_2__2_n_0 }));
  FDRE \ila_cnt_reg[4] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__2_n_7 ),
        .Q(test_ila_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[5] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__2_n_6 ),
        .Q(test_ila_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[6] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__2_n_5 ),
        .Q(test_ila_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[7] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__2_n_4 ),
        .Q(test_ila_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \ila_cnt_reg[7]_i_1__2 
       (.CI(\ila_cnt_reg[3]_i_1__2_n_0 ),
        .CO({\ila_cnt_reg[7]_i_1__2_n_0 ,\ila_cnt_reg[7]_i_1__2_n_1 ,\ila_cnt_reg[7]_i_1__2_n_2 ,\ila_cnt_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[7]_i_1__2_n_4 ,\ila_cnt_reg[7]_i_1__2_n_5 ,\ila_cnt_reg[7]_i_1__2_n_6 ,\ila_cnt_reg[7]_i_1__2_n_7 }),
        .S(test_ila_count[7:4]));
  FDRE \ila_cnt_reg[8] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__2_n_7 ),
        .Q(test_ila_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \ila_cnt_reg[9] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__2_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__2_n_6 ),
        .Q(test_ila_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  LUT6 #(
    .INIT(64'h00FF101000001010)) 
    ila_error_i_2__2
       (.I0(comma_is_a[1]),
        .I1(comma_is_r[1]),
        .I2(Q[2]),
        .I3(ila_error_i_7__2_n_0),
        .I4(comma_is_q[2]),
        .I5(\data_d1_reg[25] ),
        .O(\char_d1_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ila_error_i_3__2
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(comma_is_k[0]),
        .I3(comma_is_k[1]),
        .O(\data_d1_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    ila_error_i_4__2
       (.I0(comma_is_q[0]),
        .I1(comma_is_a__0),
        .I2(comma_is_r__0),
        .I3(Q[0]),
        .I4(ila_error_i_8__2_n_0),
        .O(\char_d1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ila_error_i_5__2
       (.I0(comma_is_r[0]),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(comma_is_r[2]),
        .I4(ila_error_i_9__2_n_0),
        .O(\data_d1_reg[15] ));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_6__2
       (.I0(Q[3]),
        .I1(comma_is_r[2]),
        .I2(\data_d1_reg[31] ),
        .I3(\data_d1_reg[25] ),
        .O(ila_error0));
  LUT2 #(
    .INIT(4'h7)) 
    ila_error_i_7__2
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[0]),
        .O(ila_error_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_8__2
       (.I0(Q[1]),
        .I1(comma_is_r[0]),
        .I2(comma_is_a[0]),
        .I3(comma_is_q[1]),
        .O(ila_error_i_8__2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ila_error_i_9__2
       (.I0(\data_d1_reg[31] ),
        .I1(comma_is_a[1]),
        .I2(comma_is_a__0),
        .I3(comma_is_a[0]),
        .O(ila_error_i_9__2_n_0));
  FDRE ila_error_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_error_reg_0),
        .Q(ila_error),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000EEE000000000)) 
    ila_test_i_1__2
       (.I0(ila_test_reg_n_0),
        .I1(ila_test_reg_0),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .I4(rst),
        .I5(active_lanes),
        .O(ila_test_i_1__2_n_0));
  FDRE ila_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_test_i_1__2_n_0),
        .Q(ila_test_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    k285_test_i_1__2
       (.I0(rst),
        .I1(active_lanes),
        .O(lane_rst_3));
  FDRE k285_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(k285_test_reg_0),
        .Q(k285_test),
        .R(lane_rst_3));
  LUT5 #(
    .INIT(32'h00020228)) 
    \mf_cnt[31]_i_1__2 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_a[0]),
        .I2(comma_is_a[1]),
        .I3(comma_is_a__0),
        .I4(\data_d1_reg[31] ),
        .O(\mf_cnt[31]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_6__2 
       (.I0(\mf_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [4]),
        .I2(\mf_cnt_reg[0]_1 [1]),
        .I3(\mf_cnt_reg[0]_1 [3]),
        .I4(\mf_cnt_reg[0]_1 [0]),
        .I5(Q[3]),
        .O(\data_d1_reg[31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mf_cnt[3]_i_2__2 
       (.I0(test_mf_count[0]),
        .O(\mf_cnt[3]_i_2__2_n_0 ));
  FDRE \mf_cnt_reg[0] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__2_n_7 ),
        .Q(test_mf_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[10] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__2_n_5 ),
        .Q(test_mf_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[11] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__2_n_4 ),
        .Q(test_mf_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \mf_cnt_reg[11]_i_1__2 
       (.CI(\mf_cnt_reg[7]_i_1__2_n_0 ),
        .CO({\mf_cnt_reg[11]_i_1__2_n_0 ,\mf_cnt_reg[11]_i_1__2_n_1 ,\mf_cnt_reg[11]_i_1__2_n_2 ,\mf_cnt_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[11]_i_1__2_n_4 ,\mf_cnt_reg[11]_i_1__2_n_5 ,\mf_cnt_reg[11]_i_1__2_n_6 ,\mf_cnt_reg[11]_i_1__2_n_7 }),
        .S(test_mf_count[11:8]));
  FDRE \mf_cnt_reg[12] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__2_n_7 ),
        .Q(test_mf_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[13] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__2_n_6 ),
        .Q(test_mf_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[14] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__2_n_5 ),
        .Q(test_mf_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[15] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__2_n_4 ),
        .Q(test_mf_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \mf_cnt_reg[15]_i_1__2 
       (.CI(\mf_cnt_reg[11]_i_1__2_n_0 ),
        .CO({\mf_cnt_reg[15]_i_1__2_n_0 ,\mf_cnt_reg[15]_i_1__2_n_1 ,\mf_cnt_reg[15]_i_1__2_n_2 ,\mf_cnt_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[15]_i_1__2_n_4 ,\mf_cnt_reg[15]_i_1__2_n_5 ,\mf_cnt_reg[15]_i_1__2_n_6 ,\mf_cnt_reg[15]_i_1__2_n_7 }),
        .S(test_mf_count[15:12]));
  FDRE \mf_cnt_reg[16] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__2_n_7 ),
        .Q(test_mf_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[17] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__2_n_6 ),
        .Q(test_mf_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[18] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__2_n_5 ),
        .Q(test_mf_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[19] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__2_n_4 ),
        .Q(test_mf_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \mf_cnt_reg[19]_i_1__2 
       (.CI(\mf_cnt_reg[15]_i_1__2_n_0 ),
        .CO({\mf_cnt_reg[19]_i_1__2_n_0 ,\mf_cnt_reg[19]_i_1__2_n_1 ,\mf_cnt_reg[19]_i_1__2_n_2 ,\mf_cnt_reg[19]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[19]_i_1__2_n_4 ,\mf_cnt_reg[19]_i_1__2_n_5 ,\mf_cnt_reg[19]_i_1__2_n_6 ,\mf_cnt_reg[19]_i_1__2_n_7 }),
        .S(test_mf_count[19:16]));
  FDRE \mf_cnt_reg[1] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__2_n_6 ),
        .Q(test_mf_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[20] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__2_n_7 ),
        .Q(test_mf_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[21] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__2_n_6 ),
        .Q(test_mf_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[22] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__2_n_5 ),
        .Q(test_mf_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[23] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__2_n_4 ),
        .Q(test_mf_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \mf_cnt_reg[23]_i_1__2 
       (.CI(\mf_cnt_reg[19]_i_1__2_n_0 ),
        .CO({\mf_cnt_reg[23]_i_1__2_n_0 ,\mf_cnt_reg[23]_i_1__2_n_1 ,\mf_cnt_reg[23]_i_1__2_n_2 ,\mf_cnt_reg[23]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[23]_i_1__2_n_4 ,\mf_cnt_reg[23]_i_1__2_n_5 ,\mf_cnt_reg[23]_i_1__2_n_6 ,\mf_cnt_reg[23]_i_1__2_n_7 }),
        .S(test_mf_count[23:20]));
  FDRE \mf_cnt_reg[24] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__2_n_7 ),
        .Q(test_mf_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[25] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__2_n_6 ),
        .Q(test_mf_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[26] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__2_n_5 ),
        .Q(test_mf_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[27] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__2_n_4 ),
        .Q(test_mf_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \mf_cnt_reg[27]_i_1__2 
       (.CI(\mf_cnt_reg[23]_i_1__2_n_0 ),
        .CO({\mf_cnt_reg[27]_i_1__2_n_0 ,\mf_cnt_reg[27]_i_1__2_n_1 ,\mf_cnt_reg[27]_i_1__2_n_2 ,\mf_cnt_reg[27]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[27]_i_1__2_n_4 ,\mf_cnt_reg[27]_i_1__2_n_5 ,\mf_cnt_reg[27]_i_1__2_n_6 ,\mf_cnt_reg[27]_i_1__2_n_7 }),
        .S(test_mf_count[27:24]));
  FDRE \mf_cnt_reg[28] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__2_n_7 ),
        .Q(test_mf_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[29] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__2_n_6 ),
        .Q(test_mf_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[2] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__2_n_5 ),
        .Q(test_mf_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[30] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__2_n_5 ),
        .Q(test_mf_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[31] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__2_n_4 ),
        .Q(test_mf_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \mf_cnt_reg[31]_i_2__2 
       (.CI(\mf_cnt_reg[27]_i_1__2_n_0 ),
        .CO({\NLW_mf_cnt_reg[31]_i_2__2_CO_UNCONNECTED [3],\mf_cnt_reg[31]_i_2__2_n_1 ,\mf_cnt_reg[31]_i_2__2_n_2 ,\mf_cnt_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[31]_i_2__2_n_4 ,\mf_cnt_reg[31]_i_2__2_n_5 ,\mf_cnt_reg[31]_i_2__2_n_6 ,\mf_cnt_reg[31]_i_2__2_n_7 }),
        .S(test_mf_count[31:28]));
  FDRE \mf_cnt_reg[3] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__2_n_4 ),
        .Q(test_mf_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \mf_cnt_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\mf_cnt_reg[3]_i_1__2_n_0 ,\mf_cnt_reg[3]_i_1__2_n_1 ,\mf_cnt_reg[3]_i_1__2_n_2 ,\mf_cnt_reg[3]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\mf_cnt_reg[3]_i_1__2_n_4 ,\mf_cnt_reg[3]_i_1__2_n_5 ,\mf_cnt_reg[3]_i_1__2_n_6 ,\mf_cnt_reg[3]_i_1__2_n_7 }),
        .S({test_mf_count[3:1],\mf_cnt[3]_i_2__2_n_0 }));
  FDRE \mf_cnt_reg[4] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__2_n_7 ),
        .Q(test_mf_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[5] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__2_n_6 ),
        .Q(test_mf_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[6] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__2_n_5 ),
        .Q(test_mf_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[7] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__2_n_4 ),
        .Q(test_mf_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  CARRY4 \mf_cnt_reg[7]_i_1__2 
       (.CI(\mf_cnt_reg[3]_i_1__2_n_0 ),
        .CO({\mf_cnt_reg[7]_i_1__2_n_0 ,\mf_cnt_reg[7]_i_1__2_n_1 ,\mf_cnt_reg[7]_i_1__2_n_2 ,\mf_cnt_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[7]_i_1__2_n_4 ,\mf_cnt_reg[7]_i_1__2_n_5 ,\mf_cnt_reg[7]_i_1__2_n_6 ,\mf_cnt_reg[7]_i_1__2_n_7 }),
        .S(test_mf_count[7:4]));
  FDRE \mf_cnt_reg[8] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__2_n_7 ),
        .Q(test_mf_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \mf_cnt_reg[9] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__2_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__2_n_6 ),
        .Q(test_mf_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[3] ));
  FDRE \testm_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[0]),
        .Q(testm_r[0]),
        .R(lane_rst_3));
  FDRE \testm_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[1]),
        .Q(testm_r[1]),
        .R(lane_rst_3));
  LUT4 #(
    .INIT(16'h0110)) 
    testm_sta_i_1__2
       (.I0(testm_r[1]),
        .I1(testm_r[0]),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .O(testm_sta0));
  FDRE testm_sta_reg
       (.C(clk),
        .CE(1'b1),
        .D(testm_sta0),
        .Q(testm_sta),
        .R(lane_rst_3));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_testm_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_testm_32_72
   (lane_rst_2,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[2] ,
    test_ila_count,
    test_mf_count,
    \data_d1_reg[31] ,
    \data_d1_reg[15] ,
    \char_d1_reg[0] ,
    \data_d1_reg[31]_0 ,
    \data_d1_reg[25] ,
    \char_d1_reg[2] ,
    ila_error0,
    k285_test_reg_0,
    clk,
    ila_error_reg_0,
    comma_is_k,
    active_lanes,
    rst,
    ila_test_reg_0,
    test_modes,
    comma_is_a,
    comma_is_a__0,
    comma_is_r,
    comma_is_r__0,
    comma_is_q,
    Q,
    \mf_cnt_reg[0]_0 ,
    \mf_cnt_reg[0]_1 ,
    \ila_cnt_reg[0]_0 );
  output lane_rst_2;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[2] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [0:0]\data_d1_reg[31] ;
  output \data_d1_reg[15] ;
  output \char_d1_reg[0] ;
  output \data_d1_reg[31]_0 ;
  output [0:0]\data_d1_reg[25] ;
  output \char_d1_reg[2] ;
  output ila_error0;
  input k285_test_reg_0;
  input clk;
  input ila_error_reg_0;
  input [3:0]comma_is_k;
  input [0:0]active_lanes;
  input rst;
  input [0:0]ila_test_reg_0;
  input [1:0]test_modes;
  input [1:0]comma_is_a;
  input [0:0]comma_is_a__0;
  input [2:0]comma_is_r;
  input [0:0]comma_is_r__0;
  input [2:0]comma_is_q;
  input [3:0]Q;
  input \mf_cnt_reg[0]_0 ;
  input [4:0]\mf_cnt_reg[0]_1 ;
  input \ila_cnt_reg[0]_0 ;

  wire [3:0]Q;
  wire [0:0]active_lanes;
  wire \char_d1_reg[0] ;
  wire \char_d1_reg[2] ;
  wire clk;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[15] ;
  wire [0:0]\data_d1_reg[25] ;
  wire [0:0]\data_d1_reg[31] ;
  wire \data_d1_reg[31]_0 ;
  wire \err_cnt[31]_i_2__1_n_0 ;
  wire \err_cnt[31]_i_4__1_n_0 ;
  wire \err_cnt[3]_i_2__1_n_0 ;
  wire \err_cnt_reg[11]_i_1__1_n_0 ;
  wire \err_cnt_reg[11]_i_1__1_n_1 ;
  wire \err_cnt_reg[11]_i_1__1_n_2 ;
  wire \err_cnt_reg[11]_i_1__1_n_3 ;
  wire \err_cnt_reg[11]_i_1__1_n_4 ;
  wire \err_cnt_reg[11]_i_1__1_n_5 ;
  wire \err_cnt_reg[11]_i_1__1_n_6 ;
  wire \err_cnt_reg[11]_i_1__1_n_7 ;
  wire \err_cnt_reg[15]_i_1__1_n_0 ;
  wire \err_cnt_reg[15]_i_1__1_n_1 ;
  wire \err_cnt_reg[15]_i_1__1_n_2 ;
  wire \err_cnt_reg[15]_i_1__1_n_3 ;
  wire \err_cnt_reg[15]_i_1__1_n_4 ;
  wire \err_cnt_reg[15]_i_1__1_n_5 ;
  wire \err_cnt_reg[15]_i_1__1_n_6 ;
  wire \err_cnt_reg[15]_i_1__1_n_7 ;
  wire \err_cnt_reg[19]_i_1__1_n_0 ;
  wire \err_cnt_reg[19]_i_1__1_n_1 ;
  wire \err_cnt_reg[19]_i_1__1_n_2 ;
  wire \err_cnt_reg[19]_i_1__1_n_3 ;
  wire \err_cnt_reg[19]_i_1__1_n_4 ;
  wire \err_cnt_reg[19]_i_1__1_n_5 ;
  wire \err_cnt_reg[19]_i_1__1_n_6 ;
  wire \err_cnt_reg[19]_i_1__1_n_7 ;
  wire \err_cnt_reg[23]_i_1__1_n_0 ;
  wire \err_cnt_reg[23]_i_1__1_n_1 ;
  wire \err_cnt_reg[23]_i_1__1_n_2 ;
  wire \err_cnt_reg[23]_i_1__1_n_3 ;
  wire \err_cnt_reg[23]_i_1__1_n_4 ;
  wire \err_cnt_reg[23]_i_1__1_n_5 ;
  wire \err_cnt_reg[23]_i_1__1_n_6 ;
  wire \err_cnt_reg[23]_i_1__1_n_7 ;
  wire \err_cnt_reg[27]_i_1__1_n_0 ;
  wire \err_cnt_reg[27]_i_1__1_n_1 ;
  wire \err_cnt_reg[27]_i_1__1_n_2 ;
  wire \err_cnt_reg[27]_i_1__1_n_3 ;
  wire \err_cnt_reg[27]_i_1__1_n_4 ;
  wire \err_cnt_reg[27]_i_1__1_n_5 ;
  wire \err_cnt_reg[27]_i_1__1_n_6 ;
  wire \err_cnt_reg[27]_i_1__1_n_7 ;
  wire \err_cnt_reg[31]_i_3__1_n_1 ;
  wire \err_cnt_reg[31]_i_3__1_n_2 ;
  wire \err_cnt_reg[31]_i_3__1_n_3 ;
  wire \err_cnt_reg[31]_i_3__1_n_4 ;
  wire \err_cnt_reg[31]_i_3__1_n_5 ;
  wire \err_cnt_reg[31]_i_3__1_n_6 ;
  wire \err_cnt_reg[31]_i_3__1_n_7 ;
  wire \err_cnt_reg[3]_i_1__1_n_0 ;
  wire \err_cnt_reg[3]_i_1__1_n_1 ;
  wire \err_cnt_reg[3]_i_1__1_n_2 ;
  wire \err_cnt_reg[3]_i_1__1_n_3 ;
  wire \err_cnt_reg[3]_i_1__1_n_4 ;
  wire \err_cnt_reg[3]_i_1__1_n_5 ;
  wire \err_cnt_reg[3]_i_1__1_n_6 ;
  wire \err_cnt_reg[3]_i_1__1_n_7 ;
  wire \err_cnt_reg[7]_i_1__1_n_0 ;
  wire \err_cnt_reg[7]_i_1__1_n_1 ;
  wire \err_cnt_reg[7]_i_1__1_n_2 ;
  wire \err_cnt_reg[7]_i_1__1_n_3 ;
  wire \err_cnt_reg[7]_i_1__1_n_4 ;
  wire \err_cnt_reg[7]_i_1__1_n_5 ;
  wire \err_cnt_reg[7]_i_1__1_n_6 ;
  wire \err_cnt_reg[7]_i_1__1_n_7 ;
  wire \ila_cnt[31]_i_1__1_n_0 ;
  wire \ila_cnt[3]_i_2__1_n_0 ;
  wire \ila_cnt_reg[0]_0 ;
  wire \ila_cnt_reg[11]_i_1__1_n_0 ;
  wire \ila_cnt_reg[11]_i_1__1_n_1 ;
  wire \ila_cnt_reg[11]_i_1__1_n_2 ;
  wire \ila_cnt_reg[11]_i_1__1_n_3 ;
  wire \ila_cnt_reg[11]_i_1__1_n_4 ;
  wire \ila_cnt_reg[11]_i_1__1_n_5 ;
  wire \ila_cnt_reg[11]_i_1__1_n_6 ;
  wire \ila_cnt_reg[11]_i_1__1_n_7 ;
  wire \ila_cnt_reg[15]_i_1__1_n_0 ;
  wire \ila_cnt_reg[15]_i_1__1_n_1 ;
  wire \ila_cnt_reg[15]_i_1__1_n_2 ;
  wire \ila_cnt_reg[15]_i_1__1_n_3 ;
  wire \ila_cnt_reg[15]_i_1__1_n_4 ;
  wire \ila_cnt_reg[15]_i_1__1_n_5 ;
  wire \ila_cnt_reg[15]_i_1__1_n_6 ;
  wire \ila_cnt_reg[15]_i_1__1_n_7 ;
  wire \ila_cnt_reg[19]_i_1__1_n_0 ;
  wire \ila_cnt_reg[19]_i_1__1_n_1 ;
  wire \ila_cnt_reg[19]_i_1__1_n_2 ;
  wire \ila_cnt_reg[19]_i_1__1_n_3 ;
  wire \ila_cnt_reg[19]_i_1__1_n_4 ;
  wire \ila_cnt_reg[19]_i_1__1_n_5 ;
  wire \ila_cnt_reg[19]_i_1__1_n_6 ;
  wire \ila_cnt_reg[19]_i_1__1_n_7 ;
  wire \ila_cnt_reg[23]_i_1__1_n_0 ;
  wire \ila_cnt_reg[23]_i_1__1_n_1 ;
  wire \ila_cnt_reg[23]_i_1__1_n_2 ;
  wire \ila_cnt_reg[23]_i_1__1_n_3 ;
  wire \ila_cnt_reg[23]_i_1__1_n_4 ;
  wire \ila_cnt_reg[23]_i_1__1_n_5 ;
  wire \ila_cnt_reg[23]_i_1__1_n_6 ;
  wire \ila_cnt_reg[23]_i_1__1_n_7 ;
  wire \ila_cnt_reg[27]_i_1__1_n_0 ;
  wire \ila_cnt_reg[27]_i_1__1_n_1 ;
  wire \ila_cnt_reg[27]_i_1__1_n_2 ;
  wire \ila_cnt_reg[27]_i_1__1_n_3 ;
  wire \ila_cnt_reg[27]_i_1__1_n_4 ;
  wire \ila_cnt_reg[27]_i_1__1_n_5 ;
  wire \ila_cnt_reg[27]_i_1__1_n_6 ;
  wire \ila_cnt_reg[27]_i_1__1_n_7 ;
  wire \ila_cnt_reg[31]_i_2__1_n_1 ;
  wire \ila_cnt_reg[31]_i_2__1_n_2 ;
  wire \ila_cnt_reg[31]_i_2__1_n_3 ;
  wire \ila_cnt_reg[31]_i_2__1_n_4 ;
  wire \ila_cnt_reg[31]_i_2__1_n_5 ;
  wire \ila_cnt_reg[31]_i_2__1_n_6 ;
  wire \ila_cnt_reg[31]_i_2__1_n_7 ;
  wire \ila_cnt_reg[3]_i_1__1_n_0 ;
  wire \ila_cnt_reg[3]_i_1__1_n_1 ;
  wire \ila_cnt_reg[3]_i_1__1_n_2 ;
  wire \ila_cnt_reg[3]_i_1__1_n_3 ;
  wire \ila_cnt_reg[3]_i_1__1_n_4 ;
  wire \ila_cnt_reg[3]_i_1__1_n_5 ;
  wire \ila_cnt_reg[3]_i_1__1_n_6 ;
  wire \ila_cnt_reg[3]_i_1__1_n_7 ;
  wire \ila_cnt_reg[7]_i_1__1_n_0 ;
  wire \ila_cnt_reg[7]_i_1__1_n_1 ;
  wire \ila_cnt_reg[7]_i_1__1_n_2 ;
  wire \ila_cnt_reg[7]_i_1__1_n_3 ;
  wire \ila_cnt_reg[7]_i_1__1_n_4 ;
  wire \ila_cnt_reg[7]_i_1__1_n_5 ;
  wire \ila_cnt_reg[7]_i_1__1_n_6 ;
  wire \ila_cnt_reg[7]_i_1__1_n_7 ;
  wire ila_error;
  wire ila_error0;
  wire ila_error_i_7__1_n_0;
  wire ila_error_i_8__1_n_0;
  wire ila_error_i_9__1_n_0;
  wire ila_error_reg_0;
  wire ila_test_i_1__1_n_0;
  wire [0:0]ila_test_reg_0;
  wire ila_test_reg_n_0;
  wire k285_test;
  wire k285_test_reg_0;
  wire lane_rst_2;
  wire \mf_cnt[31]_i_1__1_n_0 ;
  wire \mf_cnt[3]_i_2__1_n_0 ;
  wire \mf_cnt_reg[0]_0 ;
  wire [4:0]\mf_cnt_reg[0]_1 ;
  wire \mf_cnt_reg[11]_i_1__1_n_0 ;
  wire \mf_cnt_reg[11]_i_1__1_n_1 ;
  wire \mf_cnt_reg[11]_i_1__1_n_2 ;
  wire \mf_cnt_reg[11]_i_1__1_n_3 ;
  wire \mf_cnt_reg[11]_i_1__1_n_4 ;
  wire \mf_cnt_reg[11]_i_1__1_n_5 ;
  wire \mf_cnt_reg[11]_i_1__1_n_6 ;
  wire \mf_cnt_reg[11]_i_1__1_n_7 ;
  wire \mf_cnt_reg[15]_i_1__1_n_0 ;
  wire \mf_cnt_reg[15]_i_1__1_n_1 ;
  wire \mf_cnt_reg[15]_i_1__1_n_2 ;
  wire \mf_cnt_reg[15]_i_1__1_n_3 ;
  wire \mf_cnt_reg[15]_i_1__1_n_4 ;
  wire \mf_cnt_reg[15]_i_1__1_n_5 ;
  wire \mf_cnt_reg[15]_i_1__1_n_6 ;
  wire \mf_cnt_reg[15]_i_1__1_n_7 ;
  wire \mf_cnt_reg[19]_i_1__1_n_0 ;
  wire \mf_cnt_reg[19]_i_1__1_n_1 ;
  wire \mf_cnt_reg[19]_i_1__1_n_2 ;
  wire \mf_cnt_reg[19]_i_1__1_n_3 ;
  wire \mf_cnt_reg[19]_i_1__1_n_4 ;
  wire \mf_cnt_reg[19]_i_1__1_n_5 ;
  wire \mf_cnt_reg[19]_i_1__1_n_6 ;
  wire \mf_cnt_reg[19]_i_1__1_n_7 ;
  wire \mf_cnt_reg[23]_i_1__1_n_0 ;
  wire \mf_cnt_reg[23]_i_1__1_n_1 ;
  wire \mf_cnt_reg[23]_i_1__1_n_2 ;
  wire \mf_cnt_reg[23]_i_1__1_n_3 ;
  wire \mf_cnt_reg[23]_i_1__1_n_4 ;
  wire \mf_cnt_reg[23]_i_1__1_n_5 ;
  wire \mf_cnt_reg[23]_i_1__1_n_6 ;
  wire \mf_cnt_reg[23]_i_1__1_n_7 ;
  wire \mf_cnt_reg[27]_i_1__1_n_0 ;
  wire \mf_cnt_reg[27]_i_1__1_n_1 ;
  wire \mf_cnt_reg[27]_i_1__1_n_2 ;
  wire \mf_cnt_reg[27]_i_1__1_n_3 ;
  wire \mf_cnt_reg[27]_i_1__1_n_4 ;
  wire \mf_cnt_reg[27]_i_1__1_n_5 ;
  wire \mf_cnt_reg[27]_i_1__1_n_6 ;
  wire \mf_cnt_reg[27]_i_1__1_n_7 ;
  wire \mf_cnt_reg[31]_i_2__1_n_1 ;
  wire \mf_cnt_reg[31]_i_2__1_n_2 ;
  wire \mf_cnt_reg[31]_i_2__1_n_3 ;
  wire \mf_cnt_reg[31]_i_2__1_n_4 ;
  wire \mf_cnt_reg[31]_i_2__1_n_5 ;
  wire \mf_cnt_reg[31]_i_2__1_n_6 ;
  wire \mf_cnt_reg[31]_i_2__1_n_7 ;
  wire \mf_cnt_reg[3]_i_1__1_n_0 ;
  wire \mf_cnt_reg[3]_i_1__1_n_1 ;
  wire \mf_cnt_reg[3]_i_1__1_n_2 ;
  wire \mf_cnt_reg[3]_i_1__1_n_3 ;
  wire \mf_cnt_reg[3]_i_1__1_n_4 ;
  wire \mf_cnt_reg[3]_i_1__1_n_5 ;
  wire \mf_cnt_reg[3]_i_1__1_n_6 ;
  wire \mf_cnt_reg[3]_i_1__1_n_7 ;
  wire \mf_cnt_reg[7]_i_1__1_n_0 ;
  wire \mf_cnt_reg[7]_i_1__1_n_1 ;
  wire \mf_cnt_reg[7]_i_1__1_n_2 ;
  wire \mf_cnt_reg[7]_i_1__1_n_3 ;
  wire \mf_cnt_reg[7]_i_1__1_n_4 ;
  wire \mf_cnt_reg[7]_i_1__1_n_5 ;
  wire \mf_cnt_reg[7]_i_1__1_n_6 ;
  wire \mf_cnt_reg[7]_i_1__1_n_7 ;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[2] ;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;
  wire [1:0]testm_r;
  wire testm_sta;
  wire testm_sta0;
  wire [3:3]\NLW_err_cnt_reg[31]_i_3__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ila_cnt_reg[31]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mf_cnt_reg[31]_i_2__1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hFD)) 
    \err_cnt[31]_i_1__1 
       (.I0(active_lanes),
        .I1(rst),
        .I2(testm_sta),
        .O(\rx_cfg_lanes_in_use_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFF700F700F700)) 
    \err_cnt[31]_i_2__1 
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(\err_cnt[31]_i_4__1_n_0 ),
        .I3(k285_test),
        .I4(ila_error),
        .I5(ila_test_reg_n_0),
        .O(\err_cnt[31]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \err_cnt[31]_i_4__1 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[0]),
        .O(\err_cnt[31]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \err_cnt[3]_i_2__1 
       (.I0(test_err_count[0]),
        .O(\err_cnt[3]_i_2__1_n_0 ));
  FDRE \err_cnt_reg[0] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[3]_i_1__1_n_7 ),
        .Q(test_err_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[10] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[11]_i_1__1_n_5 ),
        .Q(test_err_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[11] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[11]_i_1__1_n_4 ),
        .Q(test_err_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \err_cnt_reg[11]_i_1__1 
       (.CI(\err_cnt_reg[7]_i_1__1_n_0 ),
        .CO({\err_cnt_reg[11]_i_1__1_n_0 ,\err_cnt_reg[11]_i_1__1_n_1 ,\err_cnt_reg[11]_i_1__1_n_2 ,\err_cnt_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[11]_i_1__1_n_4 ,\err_cnt_reg[11]_i_1__1_n_5 ,\err_cnt_reg[11]_i_1__1_n_6 ,\err_cnt_reg[11]_i_1__1_n_7 }),
        .S(test_err_count[11:8]));
  FDRE \err_cnt_reg[12] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[15]_i_1__1_n_7 ),
        .Q(test_err_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[13] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[15]_i_1__1_n_6 ),
        .Q(test_err_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[14] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[15]_i_1__1_n_5 ),
        .Q(test_err_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[15] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[15]_i_1__1_n_4 ),
        .Q(test_err_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \err_cnt_reg[15]_i_1__1 
       (.CI(\err_cnt_reg[11]_i_1__1_n_0 ),
        .CO({\err_cnt_reg[15]_i_1__1_n_0 ,\err_cnt_reg[15]_i_1__1_n_1 ,\err_cnt_reg[15]_i_1__1_n_2 ,\err_cnt_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[15]_i_1__1_n_4 ,\err_cnt_reg[15]_i_1__1_n_5 ,\err_cnt_reg[15]_i_1__1_n_6 ,\err_cnt_reg[15]_i_1__1_n_7 }),
        .S(test_err_count[15:12]));
  FDRE \err_cnt_reg[16] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[19]_i_1__1_n_7 ),
        .Q(test_err_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[17] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[19]_i_1__1_n_6 ),
        .Q(test_err_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[18] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[19]_i_1__1_n_5 ),
        .Q(test_err_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[19] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[19]_i_1__1_n_4 ),
        .Q(test_err_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \err_cnt_reg[19]_i_1__1 
       (.CI(\err_cnt_reg[15]_i_1__1_n_0 ),
        .CO({\err_cnt_reg[19]_i_1__1_n_0 ,\err_cnt_reg[19]_i_1__1_n_1 ,\err_cnt_reg[19]_i_1__1_n_2 ,\err_cnt_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[19]_i_1__1_n_4 ,\err_cnt_reg[19]_i_1__1_n_5 ,\err_cnt_reg[19]_i_1__1_n_6 ,\err_cnt_reg[19]_i_1__1_n_7 }),
        .S(test_err_count[19:16]));
  FDRE \err_cnt_reg[1] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[3]_i_1__1_n_6 ),
        .Q(test_err_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[20] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[23]_i_1__1_n_7 ),
        .Q(test_err_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[21] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[23]_i_1__1_n_6 ),
        .Q(test_err_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[22] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[23]_i_1__1_n_5 ),
        .Q(test_err_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[23] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[23]_i_1__1_n_4 ),
        .Q(test_err_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \err_cnt_reg[23]_i_1__1 
       (.CI(\err_cnt_reg[19]_i_1__1_n_0 ),
        .CO({\err_cnt_reg[23]_i_1__1_n_0 ,\err_cnt_reg[23]_i_1__1_n_1 ,\err_cnt_reg[23]_i_1__1_n_2 ,\err_cnt_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[23]_i_1__1_n_4 ,\err_cnt_reg[23]_i_1__1_n_5 ,\err_cnt_reg[23]_i_1__1_n_6 ,\err_cnt_reg[23]_i_1__1_n_7 }),
        .S(test_err_count[23:20]));
  FDRE \err_cnt_reg[24] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[27]_i_1__1_n_7 ),
        .Q(test_err_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[25] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[27]_i_1__1_n_6 ),
        .Q(test_err_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[26] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[27]_i_1__1_n_5 ),
        .Q(test_err_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[27] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[27]_i_1__1_n_4 ),
        .Q(test_err_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \err_cnt_reg[27]_i_1__1 
       (.CI(\err_cnt_reg[23]_i_1__1_n_0 ),
        .CO({\err_cnt_reg[27]_i_1__1_n_0 ,\err_cnt_reg[27]_i_1__1_n_1 ,\err_cnt_reg[27]_i_1__1_n_2 ,\err_cnt_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[27]_i_1__1_n_4 ,\err_cnt_reg[27]_i_1__1_n_5 ,\err_cnt_reg[27]_i_1__1_n_6 ,\err_cnt_reg[27]_i_1__1_n_7 }),
        .S(test_err_count[27:24]));
  FDRE \err_cnt_reg[28] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[31]_i_3__1_n_7 ),
        .Q(test_err_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[29] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[31]_i_3__1_n_6 ),
        .Q(test_err_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[2] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[3]_i_1__1_n_5 ),
        .Q(test_err_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[30] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[31]_i_3__1_n_5 ),
        .Q(test_err_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[31] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[31]_i_3__1_n_4 ),
        .Q(test_err_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \err_cnt_reg[31]_i_3__1 
       (.CI(\err_cnt_reg[27]_i_1__1_n_0 ),
        .CO({\NLW_err_cnt_reg[31]_i_3__1_CO_UNCONNECTED [3],\err_cnt_reg[31]_i_3__1_n_1 ,\err_cnt_reg[31]_i_3__1_n_2 ,\err_cnt_reg[31]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[31]_i_3__1_n_4 ,\err_cnt_reg[31]_i_3__1_n_5 ,\err_cnt_reg[31]_i_3__1_n_6 ,\err_cnt_reg[31]_i_3__1_n_7 }),
        .S(test_err_count[31:28]));
  FDRE \err_cnt_reg[3] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[3]_i_1__1_n_4 ),
        .Q(test_err_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \err_cnt_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\err_cnt_reg[3]_i_1__1_n_0 ,\err_cnt_reg[3]_i_1__1_n_1 ,\err_cnt_reg[3]_i_1__1_n_2 ,\err_cnt_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\err_cnt_reg[3]_i_1__1_n_4 ,\err_cnt_reg[3]_i_1__1_n_5 ,\err_cnt_reg[3]_i_1__1_n_6 ,\err_cnt_reg[3]_i_1__1_n_7 }),
        .S({test_err_count[3:1],\err_cnt[3]_i_2__1_n_0 }));
  FDRE \err_cnt_reg[4] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[7]_i_1__1_n_7 ),
        .Q(test_err_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[5] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[7]_i_1__1_n_6 ),
        .Q(test_err_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[6] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[7]_i_1__1_n_5 ),
        .Q(test_err_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[7] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[7]_i_1__1_n_4 ),
        .Q(test_err_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \err_cnt_reg[7]_i_1__1 
       (.CI(\err_cnt_reg[3]_i_1__1_n_0 ),
        .CO({\err_cnt_reg[7]_i_1__1_n_0 ,\err_cnt_reg[7]_i_1__1_n_1 ,\err_cnt_reg[7]_i_1__1_n_2 ,\err_cnt_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[7]_i_1__1_n_4 ,\err_cnt_reg[7]_i_1__1_n_5 ,\err_cnt_reg[7]_i_1__1_n_6 ,\err_cnt_reg[7]_i_1__1_n_7 }),
        .S(test_err_count[7:4]));
  FDRE \err_cnt_reg[8] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[11]_i_1__1_n_7 ),
        .Q(test_err_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \err_cnt_reg[9] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__1_n_0 ),
        .D(\err_cnt_reg[11]_i_1__1_n_6 ),
        .Q(test_err_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  LUT5 #(
    .INIT(32'h00020228)) 
    \ila_cnt[31]_i_1__1 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_q[1]),
        .I2(comma_is_q[2]),
        .I3(comma_is_q[0]),
        .I4(\data_d1_reg[25] ),
        .O(\ila_cnt[31]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_5__1 
       (.I0(\ila_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [1]),
        .I2(\mf_cnt_reg[0]_1 [3]),
        .I3(\mf_cnt_reg[0]_1 [0]),
        .I4(\mf_cnt_reg[0]_1 [2]),
        .I5(Q[3]),
        .O(\data_d1_reg[25] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ila_cnt[3]_i_2__1 
       (.I0(test_ila_count[0]),
        .O(\ila_cnt[3]_i_2__1_n_0 ));
  FDRE \ila_cnt_reg[0] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__1_n_7 ),
        .Q(test_ila_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[10] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__1_n_5 ),
        .Q(test_ila_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[11] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__1_n_4 ),
        .Q(test_ila_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \ila_cnt_reg[11]_i_1__1 
       (.CI(\ila_cnt_reg[7]_i_1__1_n_0 ),
        .CO({\ila_cnt_reg[11]_i_1__1_n_0 ,\ila_cnt_reg[11]_i_1__1_n_1 ,\ila_cnt_reg[11]_i_1__1_n_2 ,\ila_cnt_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[11]_i_1__1_n_4 ,\ila_cnt_reg[11]_i_1__1_n_5 ,\ila_cnt_reg[11]_i_1__1_n_6 ,\ila_cnt_reg[11]_i_1__1_n_7 }),
        .S(test_ila_count[11:8]));
  FDRE \ila_cnt_reg[12] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__1_n_7 ),
        .Q(test_ila_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[13] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__1_n_6 ),
        .Q(test_ila_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[14] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__1_n_5 ),
        .Q(test_ila_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[15] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__1_n_4 ),
        .Q(test_ila_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \ila_cnt_reg[15]_i_1__1 
       (.CI(\ila_cnt_reg[11]_i_1__1_n_0 ),
        .CO({\ila_cnt_reg[15]_i_1__1_n_0 ,\ila_cnt_reg[15]_i_1__1_n_1 ,\ila_cnt_reg[15]_i_1__1_n_2 ,\ila_cnt_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[15]_i_1__1_n_4 ,\ila_cnt_reg[15]_i_1__1_n_5 ,\ila_cnt_reg[15]_i_1__1_n_6 ,\ila_cnt_reg[15]_i_1__1_n_7 }),
        .S(test_ila_count[15:12]));
  FDRE \ila_cnt_reg[16] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__1_n_7 ),
        .Q(test_ila_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[17] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__1_n_6 ),
        .Q(test_ila_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[18] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__1_n_5 ),
        .Q(test_ila_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[19] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__1_n_4 ),
        .Q(test_ila_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \ila_cnt_reg[19]_i_1__1 
       (.CI(\ila_cnt_reg[15]_i_1__1_n_0 ),
        .CO({\ila_cnt_reg[19]_i_1__1_n_0 ,\ila_cnt_reg[19]_i_1__1_n_1 ,\ila_cnt_reg[19]_i_1__1_n_2 ,\ila_cnt_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[19]_i_1__1_n_4 ,\ila_cnt_reg[19]_i_1__1_n_5 ,\ila_cnt_reg[19]_i_1__1_n_6 ,\ila_cnt_reg[19]_i_1__1_n_7 }),
        .S(test_ila_count[19:16]));
  FDRE \ila_cnt_reg[1] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__1_n_6 ),
        .Q(test_ila_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[20] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__1_n_7 ),
        .Q(test_ila_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[21] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__1_n_6 ),
        .Q(test_ila_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[22] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__1_n_5 ),
        .Q(test_ila_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[23] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__1_n_4 ),
        .Q(test_ila_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \ila_cnt_reg[23]_i_1__1 
       (.CI(\ila_cnt_reg[19]_i_1__1_n_0 ),
        .CO({\ila_cnt_reg[23]_i_1__1_n_0 ,\ila_cnt_reg[23]_i_1__1_n_1 ,\ila_cnt_reg[23]_i_1__1_n_2 ,\ila_cnt_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[23]_i_1__1_n_4 ,\ila_cnt_reg[23]_i_1__1_n_5 ,\ila_cnt_reg[23]_i_1__1_n_6 ,\ila_cnt_reg[23]_i_1__1_n_7 }),
        .S(test_ila_count[23:20]));
  FDRE \ila_cnt_reg[24] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__1_n_7 ),
        .Q(test_ila_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[25] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__1_n_6 ),
        .Q(test_ila_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[26] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__1_n_5 ),
        .Q(test_ila_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[27] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__1_n_4 ),
        .Q(test_ila_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \ila_cnt_reg[27]_i_1__1 
       (.CI(\ila_cnt_reg[23]_i_1__1_n_0 ),
        .CO({\ila_cnt_reg[27]_i_1__1_n_0 ,\ila_cnt_reg[27]_i_1__1_n_1 ,\ila_cnt_reg[27]_i_1__1_n_2 ,\ila_cnt_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[27]_i_1__1_n_4 ,\ila_cnt_reg[27]_i_1__1_n_5 ,\ila_cnt_reg[27]_i_1__1_n_6 ,\ila_cnt_reg[27]_i_1__1_n_7 }),
        .S(test_ila_count[27:24]));
  FDRE \ila_cnt_reg[28] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__1_n_7 ),
        .Q(test_ila_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[29] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__1_n_6 ),
        .Q(test_ila_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[2] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__1_n_5 ),
        .Q(test_ila_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[30] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__1_n_5 ),
        .Q(test_ila_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[31] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__1_n_4 ),
        .Q(test_ila_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \ila_cnt_reg[31]_i_2__1 
       (.CI(\ila_cnt_reg[27]_i_1__1_n_0 ),
        .CO({\NLW_ila_cnt_reg[31]_i_2__1_CO_UNCONNECTED [3],\ila_cnt_reg[31]_i_2__1_n_1 ,\ila_cnt_reg[31]_i_2__1_n_2 ,\ila_cnt_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[31]_i_2__1_n_4 ,\ila_cnt_reg[31]_i_2__1_n_5 ,\ila_cnt_reg[31]_i_2__1_n_6 ,\ila_cnt_reg[31]_i_2__1_n_7 }),
        .S(test_ila_count[31:28]));
  FDRE \ila_cnt_reg[3] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__1_n_4 ),
        .Q(test_ila_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \ila_cnt_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\ila_cnt_reg[3]_i_1__1_n_0 ,\ila_cnt_reg[3]_i_1__1_n_1 ,\ila_cnt_reg[3]_i_1__1_n_2 ,\ila_cnt_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ila_cnt_reg[3]_i_1__1_n_4 ,\ila_cnt_reg[3]_i_1__1_n_5 ,\ila_cnt_reg[3]_i_1__1_n_6 ,\ila_cnt_reg[3]_i_1__1_n_7 }),
        .S({test_ila_count[3:1],\ila_cnt[3]_i_2__1_n_0 }));
  FDRE \ila_cnt_reg[4] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__1_n_7 ),
        .Q(test_ila_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[5] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__1_n_6 ),
        .Q(test_ila_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[6] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__1_n_5 ),
        .Q(test_ila_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[7] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__1_n_4 ),
        .Q(test_ila_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \ila_cnt_reg[7]_i_1__1 
       (.CI(\ila_cnt_reg[3]_i_1__1_n_0 ),
        .CO({\ila_cnt_reg[7]_i_1__1_n_0 ,\ila_cnt_reg[7]_i_1__1_n_1 ,\ila_cnt_reg[7]_i_1__1_n_2 ,\ila_cnt_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[7]_i_1__1_n_4 ,\ila_cnt_reg[7]_i_1__1_n_5 ,\ila_cnt_reg[7]_i_1__1_n_6 ,\ila_cnt_reg[7]_i_1__1_n_7 }),
        .S(test_ila_count[7:4]));
  FDRE \ila_cnt_reg[8] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__1_n_7 ),
        .Q(test_ila_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \ila_cnt_reg[9] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__1_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__1_n_6 ),
        .Q(test_ila_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  LUT6 #(
    .INIT(64'h00FF101000001010)) 
    ila_error_i_2__1
       (.I0(comma_is_a[1]),
        .I1(comma_is_r[1]),
        .I2(Q[2]),
        .I3(ila_error_i_7__1_n_0),
        .I4(comma_is_q[2]),
        .I5(\data_d1_reg[25] ),
        .O(\char_d1_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ila_error_i_3__1
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(comma_is_k[0]),
        .I3(comma_is_k[1]),
        .O(\data_d1_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    ila_error_i_4__1
       (.I0(comma_is_q[0]),
        .I1(comma_is_a__0),
        .I2(comma_is_r__0),
        .I3(Q[0]),
        .I4(ila_error_i_8__1_n_0),
        .O(\char_d1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ila_error_i_5__1
       (.I0(comma_is_r[0]),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(comma_is_r[2]),
        .I4(ila_error_i_9__1_n_0),
        .O(\data_d1_reg[15] ));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_6__1
       (.I0(Q[3]),
        .I1(comma_is_r[2]),
        .I2(\data_d1_reg[31] ),
        .I3(\data_d1_reg[25] ),
        .O(ila_error0));
  LUT2 #(
    .INIT(4'h7)) 
    ila_error_i_7__1
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[0]),
        .O(ila_error_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_8__1
       (.I0(Q[1]),
        .I1(comma_is_r[0]),
        .I2(comma_is_a[0]),
        .I3(comma_is_q[1]),
        .O(ila_error_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ila_error_i_9__1
       (.I0(\data_d1_reg[31] ),
        .I1(comma_is_a[1]),
        .I2(comma_is_a__0),
        .I3(comma_is_a[0]),
        .O(ila_error_i_9__1_n_0));
  FDRE ila_error_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_error_reg_0),
        .Q(ila_error),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000EEE000000000)) 
    ila_test_i_1__1
       (.I0(ila_test_reg_n_0),
        .I1(ila_test_reg_0),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .I4(rst),
        .I5(active_lanes),
        .O(ila_test_i_1__1_n_0));
  FDRE ila_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_test_i_1__1_n_0),
        .Q(ila_test_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    k285_test_i_1__1
       (.I0(rst),
        .I1(active_lanes),
        .O(lane_rst_2));
  FDRE k285_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(k285_test_reg_0),
        .Q(k285_test),
        .R(lane_rst_2));
  LUT5 #(
    .INIT(32'h00020228)) 
    \mf_cnt[31]_i_1__1 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_a[0]),
        .I2(comma_is_a[1]),
        .I3(comma_is_a__0),
        .I4(\data_d1_reg[31] ),
        .O(\mf_cnt[31]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_6__1 
       (.I0(\mf_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [4]),
        .I2(\mf_cnt_reg[0]_1 [1]),
        .I3(\mf_cnt_reg[0]_1 [3]),
        .I4(\mf_cnt_reg[0]_1 [0]),
        .I5(Q[3]),
        .O(\data_d1_reg[31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mf_cnt[3]_i_2__1 
       (.I0(test_mf_count[0]),
        .O(\mf_cnt[3]_i_2__1_n_0 ));
  FDRE \mf_cnt_reg[0] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__1_n_7 ),
        .Q(test_mf_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[10] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__1_n_5 ),
        .Q(test_mf_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[11] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__1_n_4 ),
        .Q(test_mf_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \mf_cnt_reg[11]_i_1__1 
       (.CI(\mf_cnt_reg[7]_i_1__1_n_0 ),
        .CO({\mf_cnt_reg[11]_i_1__1_n_0 ,\mf_cnt_reg[11]_i_1__1_n_1 ,\mf_cnt_reg[11]_i_1__1_n_2 ,\mf_cnt_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[11]_i_1__1_n_4 ,\mf_cnt_reg[11]_i_1__1_n_5 ,\mf_cnt_reg[11]_i_1__1_n_6 ,\mf_cnt_reg[11]_i_1__1_n_7 }),
        .S(test_mf_count[11:8]));
  FDRE \mf_cnt_reg[12] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__1_n_7 ),
        .Q(test_mf_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[13] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__1_n_6 ),
        .Q(test_mf_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[14] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__1_n_5 ),
        .Q(test_mf_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[15] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__1_n_4 ),
        .Q(test_mf_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \mf_cnt_reg[15]_i_1__1 
       (.CI(\mf_cnt_reg[11]_i_1__1_n_0 ),
        .CO({\mf_cnt_reg[15]_i_1__1_n_0 ,\mf_cnt_reg[15]_i_1__1_n_1 ,\mf_cnt_reg[15]_i_1__1_n_2 ,\mf_cnt_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[15]_i_1__1_n_4 ,\mf_cnt_reg[15]_i_1__1_n_5 ,\mf_cnt_reg[15]_i_1__1_n_6 ,\mf_cnt_reg[15]_i_1__1_n_7 }),
        .S(test_mf_count[15:12]));
  FDRE \mf_cnt_reg[16] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__1_n_7 ),
        .Q(test_mf_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[17] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__1_n_6 ),
        .Q(test_mf_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[18] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__1_n_5 ),
        .Q(test_mf_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[19] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__1_n_4 ),
        .Q(test_mf_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \mf_cnt_reg[19]_i_1__1 
       (.CI(\mf_cnt_reg[15]_i_1__1_n_0 ),
        .CO({\mf_cnt_reg[19]_i_1__1_n_0 ,\mf_cnt_reg[19]_i_1__1_n_1 ,\mf_cnt_reg[19]_i_1__1_n_2 ,\mf_cnt_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[19]_i_1__1_n_4 ,\mf_cnt_reg[19]_i_1__1_n_5 ,\mf_cnt_reg[19]_i_1__1_n_6 ,\mf_cnt_reg[19]_i_1__1_n_7 }),
        .S(test_mf_count[19:16]));
  FDRE \mf_cnt_reg[1] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__1_n_6 ),
        .Q(test_mf_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[20] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__1_n_7 ),
        .Q(test_mf_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[21] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__1_n_6 ),
        .Q(test_mf_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[22] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__1_n_5 ),
        .Q(test_mf_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[23] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__1_n_4 ),
        .Q(test_mf_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \mf_cnt_reg[23]_i_1__1 
       (.CI(\mf_cnt_reg[19]_i_1__1_n_0 ),
        .CO({\mf_cnt_reg[23]_i_1__1_n_0 ,\mf_cnt_reg[23]_i_1__1_n_1 ,\mf_cnt_reg[23]_i_1__1_n_2 ,\mf_cnt_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[23]_i_1__1_n_4 ,\mf_cnt_reg[23]_i_1__1_n_5 ,\mf_cnt_reg[23]_i_1__1_n_6 ,\mf_cnt_reg[23]_i_1__1_n_7 }),
        .S(test_mf_count[23:20]));
  FDRE \mf_cnt_reg[24] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__1_n_7 ),
        .Q(test_mf_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[25] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__1_n_6 ),
        .Q(test_mf_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[26] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__1_n_5 ),
        .Q(test_mf_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[27] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__1_n_4 ),
        .Q(test_mf_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \mf_cnt_reg[27]_i_1__1 
       (.CI(\mf_cnt_reg[23]_i_1__1_n_0 ),
        .CO({\mf_cnt_reg[27]_i_1__1_n_0 ,\mf_cnt_reg[27]_i_1__1_n_1 ,\mf_cnt_reg[27]_i_1__1_n_2 ,\mf_cnt_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[27]_i_1__1_n_4 ,\mf_cnt_reg[27]_i_1__1_n_5 ,\mf_cnt_reg[27]_i_1__1_n_6 ,\mf_cnt_reg[27]_i_1__1_n_7 }),
        .S(test_mf_count[27:24]));
  FDRE \mf_cnt_reg[28] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__1_n_7 ),
        .Q(test_mf_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[29] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__1_n_6 ),
        .Q(test_mf_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[2] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__1_n_5 ),
        .Q(test_mf_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[30] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__1_n_5 ),
        .Q(test_mf_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[31] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__1_n_4 ),
        .Q(test_mf_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \mf_cnt_reg[31]_i_2__1 
       (.CI(\mf_cnt_reg[27]_i_1__1_n_0 ),
        .CO({\NLW_mf_cnt_reg[31]_i_2__1_CO_UNCONNECTED [3],\mf_cnt_reg[31]_i_2__1_n_1 ,\mf_cnt_reg[31]_i_2__1_n_2 ,\mf_cnt_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[31]_i_2__1_n_4 ,\mf_cnt_reg[31]_i_2__1_n_5 ,\mf_cnt_reg[31]_i_2__1_n_6 ,\mf_cnt_reg[31]_i_2__1_n_7 }),
        .S(test_mf_count[31:28]));
  FDRE \mf_cnt_reg[3] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__1_n_4 ),
        .Q(test_mf_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \mf_cnt_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\mf_cnt_reg[3]_i_1__1_n_0 ,\mf_cnt_reg[3]_i_1__1_n_1 ,\mf_cnt_reg[3]_i_1__1_n_2 ,\mf_cnt_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\mf_cnt_reg[3]_i_1__1_n_4 ,\mf_cnt_reg[3]_i_1__1_n_5 ,\mf_cnt_reg[3]_i_1__1_n_6 ,\mf_cnt_reg[3]_i_1__1_n_7 }),
        .S({test_mf_count[3:1],\mf_cnt[3]_i_2__1_n_0 }));
  FDRE \mf_cnt_reg[4] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__1_n_7 ),
        .Q(test_mf_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[5] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__1_n_6 ),
        .Q(test_mf_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[6] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__1_n_5 ),
        .Q(test_mf_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[7] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__1_n_4 ),
        .Q(test_mf_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  CARRY4 \mf_cnt_reg[7]_i_1__1 
       (.CI(\mf_cnt_reg[3]_i_1__1_n_0 ),
        .CO({\mf_cnt_reg[7]_i_1__1_n_0 ,\mf_cnt_reg[7]_i_1__1_n_1 ,\mf_cnt_reg[7]_i_1__1_n_2 ,\mf_cnt_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[7]_i_1__1_n_4 ,\mf_cnt_reg[7]_i_1__1_n_5 ,\mf_cnt_reg[7]_i_1__1_n_6 ,\mf_cnt_reg[7]_i_1__1_n_7 }),
        .S(test_mf_count[7:4]));
  FDRE \mf_cnt_reg[8] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__1_n_7 ),
        .Q(test_mf_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \mf_cnt_reg[9] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__1_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__1_n_6 ),
        .Q(test_mf_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[2] ));
  FDRE \testm_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[0]),
        .Q(testm_r[0]),
        .R(lane_rst_2));
  FDRE \testm_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[1]),
        .Q(testm_r[1]),
        .R(lane_rst_2));
  LUT4 #(
    .INIT(16'h0110)) 
    testm_sta_i_1__1
       (.I0(testm_r[1]),
        .I1(testm_r[0]),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .O(testm_sta0));
  FDRE testm_sta_reg
       (.C(clk),
        .CE(1'b1),
        .D(testm_sta0),
        .Q(testm_sta),
        .R(lane_rst_2));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_testm_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_testm_32_84
   (lane_rst_1,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[1] ,
    test_ila_count,
    test_mf_count,
    \data_d1_reg[31] ,
    \data_d1_reg[15] ,
    \char_d1_reg[0] ,
    \data_d1_reg[31]_0 ,
    \data_d1_reg[25] ,
    \char_d1_reg[2] ,
    ila_error0,
    k285_test_reg_0,
    clk,
    ila_error_reg_0,
    comma_is_k,
    active_lanes,
    rst,
    lane_sta,
    test_modes,
    comma_is_a,
    comma_is_a__0,
    comma_is_r,
    comma_is_r__0,
    comma_is_q,
    Q,
    \mf_cnt_reg[0]_0 ,
    \mf_cnt_reg[0]_1 ,
    \ila_cnt_reg[0]_0 );
  output lane_rst_1;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[1] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [0:0]\data_d1_reg[31] ;
  output \data_d1_reg[15] ;
  output \char_d1_reg[0] ;
  output \data_d1_reg[31]_0 ;
  output [0:0]\data_d1_reg[25] ;
  output \char_d1_reg[2] ;
  output ila_error0;
  input k285_test_reg_0;
  input clk;
  input ila_error_reg_0;
  input [3:0]comma_is_k;
  input [0:0]active_lanes;
  input rst;
  input [0:0]lane_sta;
  input [1:0]test_modes;
  input [1:0]comma_is_a;
  input [0:0]comma_is_a__0;
  input [2:0]comma_is_r;
  input [0:0]comma_is_r__0;
  input [2:0]comma_is_q;
  input [3:0]Q;
  input \mf_cnt_reg[0]_0 ;
  input [4:0]\mf_cnt_reg[0]_1 ;
  input \ila_cnt_reg[0]_0 ;

  wire [3:0]Q;
  wire [0:0]active_lanes;
  wire \char_d1_reg[0] ;
  wire \char_d1_reg[2] ;
  wire clk;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[15] ;
  wire [0:0]\data_d1_reg[25] ;
  wire [0:0]\data_d1_reg[31] ;
  wire \data_d1_reg[31]_0 ;
  wire \err_cnt[31]_i_2__0_n_0 ;
  wire \err_cnt[31]_i_4__0_n_0 ;
  wire \err_cnt[3]_i_2__0_n_0 ;
  wire \err_cnt_reg[11]_i_1__0_n_0 ;
  wire \err_cnt_reg[11]_i_1__0_n_1 ;
  wire \err_cnt_reg[11]_i_1__0_n_2 ;
  wire \err_cnt_reg[11]_i_1__0_n_3 ;
  wire \err_cnt_reg[11]_i_1__0_n_4 ;
  wire \err_cnt_reg[11]_i_1__0_n_5 ;
  wire \err_cnt_reg[11]_i_1__0_n_6 ;
  wire \err_cnt_reg[11]_i_1__0_n_7 ;
  wire \err_cnt_reg[15]_i_1__0_n_0 ;
  wire \err_cnt_reg[15]_i_1__0_n_1 ;
  wire \err_cnt_reg[15]_i_1__0_n_2 ;
  wire \err_cnt_reg[15]_i_1__0_n_3 ;
  wire \err_cnt_reg[15]_i_1__0_n_4 ;
  wire \err_cnt_reg[15]_i_1__0_n_5 ;
  wire \err_cnt_reg[15]_i_1__0_n_6 ;
  wire \err_cnt_reg[15]_i_1__0_n_7 ;
  wire \err_cnt_reg[19]_i_1__0_n_0 ;
  wire \err_cnt_reg[19]_i_1__0_n_1 ;
  wire \err_cnt_reg[19]_i_1__0_n_2 ;
  wire \err_cnt_reg[19]_i_1__0_n_3 ;
  wire \err_cnt_reg[19]_i_1__0_n_4 ;
  wire \err_cnt_reg[19]_i_1__0_n_5 ;
  wire \err_cnt_reg[19]_i_1__0_n_6 ;
  wire \err_cnt_reg[19]_i_1__0_n_7 ;
  wire \err_cnt_reg[23]_i_1__0_n_0 ;
  wire \err_cnt_reg[23]_i_1__0_n_1 ;
  wire \err_cnt_reg[23]_i_1__0_n_2 ;
  wire \err_cnt_reg[23]_i_1__0_n_3 ;
  wire \err_cnt_reg[23]_i_1__0_n_4 ;
  wire \err_cnt_reg[23]_i_1__0_n_5 ;
  wire \err_cnt_reg[23]_i_1__0_n_6 ;
  wire \err_cnt_reg[23]_i_1__0_n_7 ;
  wire \err_cnt_reg[27]_i_1__0_n_0 ;
  wire \err_cnt_reg[27]_i_1__0_n_1 ;
  wire \err_cnt_reg[27]_i_1__0_n_2 ;
  wire \err_cnt_reg[27]_i_1__0_n_3 ;
  wire \err_cnt_reg[27]_i_1__0_n_4 ;
  wire \err_cnt_reg[27]_i_1__0_n_5 ;
  wire \err_cnt_reg[27]_i_1__0_n_6 ;
  wire \err_cnt_reg[27]_i_1__0_n_7 ;
  wire \err_cnt_reg[31]_i_3__0_n_1 ;
  wire \err_cnt_reg[31]_i_3__0_n_2 ;
  wire \err_cnt_reg[31]_i_3__0_n_3 ;
  wire \err_cnt_reg[31]_i_3__0_n_4 ;
  wire \err_cnt_reg[31]_i_3__0_n_5 ;
  wire \err_cnt_reg[31]_i_3__0_n_6 ;
  wire \err_cnt_reg[31]_i_3__0_n_7 ;
  wire \err_cnt_reg[3]_i_1__0_n_0 ;
  wire \err_cnt_reg[3]_i_1__0_n_1 ;
  wire \err_cnt_reg[3]_i_1__0_n_2 ;
  wire \err_cnt_reg[3]_i_1__0_n_3 ;
  wire \err_cnt_reg[3]_i_1__0_n_4 ;
  wire \err_cnt_reg[3]_i_1__0_n_5 ;
  wire \err_cnt_reg[3]_i_1__0_n_6 ;
  wire \err_cnt_reg[3]_i_1__0_n_7 ;
  wire \err_cnt_reg[7]_i_1__0_n_0 ;
  wire \err_cnt_reg[7]_i_1__0_n_1 ;
  wire \err_cnt_reg[7]_i_1__0_n_2 ;
  wire \err_cnt_reg[7]_i_1__0_n_3 ;
  wire \err_cnt_reg[7]_i_1__0_n_4 ;
  wire \err_cnt_reg[7]_i_1__0_n_5 ;
  wire \err_cnt_reg[7]_i_1__0_n_6 ;
  wire \err_cnt_reg[7]_i_1__0_n_7 ;
  wire \ila_cnt[31]_i_1__0_n_0 ;
  wire \ila_cnt[3]_i_2__0_n_0 ;
  wire \ila_cnt_reg[0]_0 ;
  wire \ila_cnt_reg[11]_i_1__0_n_0 ;
  wire \ila_cnt_reg[11]_i_1__0_n_1 ;
  wire \ila_cnt_reg[11]_i_1__0_n_2 ;
  wire \ila_cnt_reg[11]_i_1__0_n_3 ;
  wire \ila_cnt_reg[11]_i_1__0_n_4 ;
  wire \ila_cnt_reg[11]_i_1__0_n_5 ;
  wire \ila_cnt_reg[11]_i_1__0_n_6 ;
  wire \ila_cnt_reg[11]_i_1__0_n_7 ;
  wire \ila_cnt_reg[15]_i_1__0_n_0 ;
  wire \ila_cnt_reg[15]_i_1__0_n_1 ;
  wire \ila_cnt_reg[15]_i_1__0_n_2 ;
  wire \ila_cnt_reg[15]_i_1__0_n_3 ;
  wire \ila_cnt_reg[15]_i_1__0_n_4 ;
  wire \ila_cnt_reg[15]_i_1__0_n_5 ;
  wire \ila_cnt_reg[15]_i_1__0_n_6 ;
  wire \ila_cnt_reg[15]_i_1__0_n_7 ;
  wire \ila_cnt_reg[19]_i_1__0_n_0 ;
  wire \ila_cnt_reg[19]_i_1__0_n_1 ;
  wire \ila_cnt_reg[19]_i_1__0_n_2 ;
  wire \ila_cnt_reg[19]_i_1__0_n_3 ;
  wire \ila_cnt_reg[19]_i_1__0_n_4 ;
  wire \ila_cnt_reg[19]_i_1__0_n_5 ;
  wire \ila_cnt_reg[19]_i_1__0_n_6 ;
  wire \ila_cnt_reg[19]_i_1__0_n_7 ;
  wire \ila_cnt_reg[23]_i_1__0_n_0 ;
  wire \ila_cnt_reg[23]_i_1__0_n_1 ;
  wire \ila_cnt_reg[23]_i_1__0_n_2 ;
  wire \ila_cnt_reg[23]_i_1__0_n_3 ;
  wire \ila_cnt_reg[23]_i_1__0_n_4 ;
  wire \ila_cnt_reg[23]_i_1__0_n_5 ;
  wire \ila_cnt_reg[23]_i_1__0_n_6 ;
  wire \ila_cnt_reg[23]_i_1__0_n_7 ;
  wire \ila_cnt_reg[27]_i_1__0_n_0 ;
  wire \ila_cnt_reg[27]_i_1__0_n_1 ;
  wire \ila_cnt_reg[27]_i_1__0_n_2 ;
  wire \ila_cnt_reg[27]_i_1__0_n_3 ;
  wire \ila_cnt_reg[27]_i_1__0_n_4 ;
  wire \ila_cnt_reg[27]_i_1__0_n_5 ;
  wire \ila_cnt_reg[27]_i_1__0_n_6 ;
  wire \ila_cnt_reg[27]_i_1__0_n_7 ;
  wire \ila_cnt_reg[31]_i_2__0_n_1 ;
  wire \ila_cnt_reg[31]_i_2__0_n_2 ;
  wire \ila_cnt_reg[31]_i_2__0_n_3 ;
  wire \ila_cnt_reg[31]_i_2__0_n_4 ;
  wire \ila_cnt_reg[31]_i_2__0_n_5 ;
  wire \ila_cnt_reg[31]_i_2__0_n_6 ;
  wire \ila_cnt_reg[31]_i_2__0_n_7 ;
  wire \ila_cnt_reg[3]_i_1__0_n_0 ;
  wire \ila_cnt_reg[3]_i_1__0_n_1 ;
  wire \ila_cnt_reg[3]_i_1__0_n_2 ;
  wire \ila_cnt_reg[3]_i_1__0_n_3 ;
  wire \ila_cnt_reg[3]_i_1__0_n_4 ;
  wire \ila_cnt_reg[3]_i_1__0_n_5 ;
  wire \ila_cnt_reg[3]_i_1__0_n_6 ;
  wire \ila_cnt_reg[3]_i_1__0_n_7 ;
  wire \ila_cnt_reg[7]_i_1__0_n_0 ;
  wire \ila_cnt_reg[7]_i_1__0_n_1 ;
  wire \ila_cnt_reg[7]_i_1__0_n_2 ;
  wire \ila_cnt_reg[7]_i_1__0_n_3 ;
  wire \ila_cnt_reg[7]_i_1__0_n_4 ;
  wire \ila_cnt_reg[7]_i_1__0_n_5 ;
  wire \ila_cnt_reg[7]_i_1__0_n_6 ;
  wire \ila_cnt_reg[7]_i_1__0_n_7 ;
  wire ila_error;
  wire ila_error0;
  wire ila_error_i_7__0_n_0;
  wire ila_error_i_8__0_n_0;
  wire ila_error_i_9__0_n_0;
  wire ila_error_reg_0;
  wire ila_test_i_1__0_n_0;
  wire ila_test_reg_n_0;
  wire k285_test;
  wire k285_test_reg_0;
  wire lane_rst_1;
  wire [0:0]lane_sta;
  wire \mf_cnt[31]_i_1__0_n_0 ;
  wire \mf_cnt[3]_i_2__0_n_0 ;
  wire \mf_cnt_reg[0]_0 ;
  wire [4:0]\mf_cnt_reg[0]_1 ;
  wire \mf_cnt_reg[11]_i_1__0_n_0 ;
  wire \mf_cnt_reg[11]_i_1__0_n_1 ;
  wire \mf_cnt_reg[11]_i_1__0_n_2 ;
  wire \mf_cnt_reg[11]_i_1__0_n_3 ;
  wire \mf_cnt_reg[11]_i_1__0_n_4 ;
  wire \mf_cnt_reg[11]_i_1__0_n_5 ;
  wire \mf_cnt_reg[11]_i_1__0_n_6 ;
  wire \mf_cnt_reg[11]_i_1__0_n_7 ;
  wire \mf_cnt_reg[15]_i_1__0_n_0 ;
  wire \mf_cnt_reg[15]_i_1__0_n_1 ;
  wire \mf_cnt_reg[15]_i_1__0_n_2 ;
  wire \mf_cnt_reg[15]_i_1__0_n_3 ;
  wire \mf_cnt_reg[15]_i_1__0_n_4 ;
  wire \mf_cnt_reg[15]_i_1__0_n_5 ;
  wire \mf_cnt_reg[15]_i_1__0_n_6 ;
  wire \mf_cnt_reg[15]_i_1__0_n_7 ;
  wire \mf_cnt_reg[19]_i_1__0_n_0 ;
  wire \mf_cnt_reg[19]_i_1__0_n_1 ;
  wire \mf_cnt_reg[19]_i_1__0_n_2 ;
  wire \mf_cnt_reg[19]_i_1__0_n_3 ;
  wire \mf_cnt_reg[19]_i_1__0_n_4 ;
  wire \mf_cnt_reg[19]_i_1__0_n_5 ;
  wire \mf_cnt_reg[19]_i_1__0_n_6 ;
  wire \mf_cnt_reg[19]_i_1__0_n_7 ;
  wire \mf_cnt_reg[23]_i_1__0_n_0 ;
  wire \mf_cnt_reg[23]_i_1__0_n_1 ;
  wire \mf_cnt_reg[23]_i_1__0_n_2 ;
  wire \mf_cnt_reg[23]_i_1__0_n_3 ;
  wire \mf_cnt_reg[23]_i_1__0_n_4 ;
  wire \mf_cnt_reg[23]_i_1__0_n_5 ;
  wire \mf_cnt_reg[23]_i_1__0_n_6 ;
  wire \mf_cnt_reg[23]_i_1__0_n_7 ;
  wire \mf_cnt_reg[27]_i_1__0_n_0 ;
  wire \mf_cnt_reg[27]_i_1__0_n_1 ;
  wire \mf_cnt_reg[27]_i_1__0_n_2 ;
  wire \mf_cnt_reg[27]_i_1__0_n_3 ;
  wire \mf_cnt_reg[27]_i_1__0_n_4 ;
  wire \mf_cnt_reg[27]_i_1__0_n_5 ;
  wire \mf_cnt_reg[27]_i_1__0_n_6 ;
  wire \mf_cnt_reg[27]_i_1__0_n_7 ;
  wire \mf_cnt_reg[31]_i_2__0_n_1 ;
  wire \mf_cnt_reg[31]_i_2__0_n_2 ;
  wire \mf_cnt_reg[31]_i_2__0_n_3 ;
  wire \mf_cnt_reg[31]_i_2__0_n_4 ;
  wire \mf_cnt_reg[31]_i_2__0_n_5 ;
  wire \mf_cnt_reg[31]_i_2__0_n_6 ;
  wire \mf_cnt_reg[31]_i_2__0_n_7 ;
  wire \mf_cnt_reg[3]_i_1__0_n_0 ;
  wire \mf_cnt_reg[3]_i_1__0_n_1 ;
  wire \mf_cnt_reg[3]_i_1__0_n_2 ;
  wire \mf_cnt_reg[3]_i_1__0_n_3 ;
  wire \mf_cnt_reg[3]_i_1__0_n_4 ;
  wire \mf_cnt_reg[3]_i_1__0_n_5 ;
  wire \mf_cnt_reg[3]_i_1__0_n_6 ;
  wire \mf_cnt_reg[3]_i_1__0_n_7 ;
  wire \mf_cnt_reg[7]_i_1__0_n_0 ;
  wire \mf_cnt_reg[7]_i_1__0_n_1 ;
  wire \mf_cnt_reg[7]_i_1__0_n_2 ;
  wire \mf_cnt_reg[7]_i_1__0_n_3 ;
  wire \mf_cnt_reg[7]_i_1__0_n_4 ;
  wire \mf_cnt_reg[7]_i_1__0_n_5 ;
  wire \mf_cnt_reg[7]_i_1__0_n_6 ;
  wire \mf_cnt_reg[7]_i_1__0_n_7 ;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[1] ;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;
  wire [1:0]testm_r;
  wire testm_sta;
  wire testm_sta0;
  wire [3:3]\NLW_err_cnt_reg[31]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_ila_cnt_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_mf_cnt_reg[31]_i_2__0_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hFD)) 
    \err_cnt[31]_i_1__0 
       (.I0(active_lanes),
        .I1(rst),
        .I2(testm_sta),
        .O(\rx_cfg_lanes_in_use_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFF700F700F700)) 
    \err_cnt[31]_i_2__0 
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(\err_cnt[31]_i_4__0_n_0 ),
        .I3(k285_test),
        .I4(ila_error),
        .I5(ila_test_reg_n_0),
        .O(\err_cnt[31]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \err_cnt[31]_i_4__0 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[0]),
        .O(\err_cnt[31]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \err_cnt[3]_i_2__0 
       (.I0(test_err_count[0]),
        .O(\err_cnt[3]_i_2__0_n_0 ));
  FDRE \err_cnt_reg[0] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[3]_i_1__0_n_7 ),
        .Q(test_err_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[10] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[11]_i_1__0_n_5 ),
        .Q(test_err_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[11] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[11]_i_1__0_n_4 ),
        .Q(test_err_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \err_cnt_reg[11]_i_1__0 
       (.CI(\err_cnt_reg[7]_i_1__0_n_0 ),
        .CO({\err_cnt_reg[11]_i_1__0_n_0 ,\err_cnt_reg[11]_i_1__0_n_1 ,\err_cnt_reg[11]_i_1__0_n_2 ,\err_cnt_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[11]_i_1__0_n_4 ,\err_cnt_reg[11]_i_1__0_n_5 ,\err_cnt_reg[11]_i_1__0_n_6 ,\err_cnt_reg[11]_i_1__0_n_7 }),
        .S(test_err_count[11:8]));
  FDRE \err_cnt_reg[12] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[15]_i_1__0_n_7 ),
        .Q(test_err_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[13] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[15]_i_1__0_n_6 ),
        .Q(test_err_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[14] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[15]_i_1__0_n_5 ),
        .Q(test_err_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[15] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[15]_i_1__0_n_4 ),
        .Q(test_err_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \err_cnt_reg[15]_i_1__0 
       (.CI(\err_cnt_reg[11]_i_1__0_n_0 ),
        .CO({\err_cnt_reg[15]_i_1__0_n_0 ,\err_cnt_reg[15]_i_1__0_n_1 ,\err_cnt_reg[15]_i_1__0_n_2 ,\err_cnt_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[15]_i_1__0_n_4 ,\err_cnt_reg[15]_i_1__0_n_5 ,\err_cnt_reg[15]_i_1__0_n_6 ,\err_cnt_reg[15]_i_1__0_n_7 }),
        .S(test_err_count[15:12]));
  FDRE \err_cnt_reg[16] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[19]_i_1__0_n_7 ),
        .Q(test_err_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[17] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[19]_i_1__0_n_6 ),
        .Q(test_err_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[18] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[19]_i_1__0_n_5 ),
        .Q(test_err_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[19] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[19]_i_1__0_n_4 ),
        .Q(test_err_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \err_cnt_reg[19]_i_1__0 
       (.CI(\err_cnt_reg[15]_i_1__0_n_0 ),
        .CO({\err_cnt_reg[19]_i_1__0_n_0 ,\err_cnt_reg[19]_i_1__0_n_1 ,\err_cnt_reg[19]_i_1__0_n_2 ,\err_cnt_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[19]_i_1__0_n_4 ,\err_cnt_reg[19]_i_1__0_n_5 ,\err_cnt_reg[19]_i_1__0_n_6 ,\err_cnt_reg[19]_i_1__0_n_7 }),
        .S(test_err_count[19:16]));
  FDRE \err_cnt_reg[1] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[3]_i_1__0_n_6 ),
        .Q(test_err_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[20] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[23]_i_1__0_n_7 ),
        .Q(test_err_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[21] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[23]_i_1__0_n_6 ),
        .Q(test_err_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[22] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[23]_i_1__0_n_5 ),
        .Q(test_err_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[23] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[23]_i_1__0_n_4 ),
        .Q(test_err_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \err_cnt_reg[23]_i_1__0 
       (.CI(\err_cnt_reg[19]_i_1__0_n_0 ),
        .CO({\err_cnt_reg[23]_i_1__0_n_0 ,\err_cnt_reg[23]_i_1__0_n_1 ,\err_cnt_reg[23]_i_1__0_n_2 ,\err_cnt_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[23]_i_1__0_n_4 ,\err_cnt_reg[23]_i_1__0_n_5 ,\err_cnt_reg[23]_i_1__0_n_6 ,\err_cnt_reg[23]_i_1__0_n_7 }),
        .S(test_err_count[23:20]));
  FDRE \err_cnt_reg[24] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[27]_i_1__0_n_7 ),
        .Q(test_err_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[25] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[27]_i_1__0_n_6 ),
        .Q(test_err_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[26] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[27]_i_1__0_n_5 ),
        .Q(test_err_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[27] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[27]_i_1__0_n_4 ),
        .Q(test_err_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \err_cnt_reg[27]_i_1__0 
       (.CI(\err_cnt_reg[23]_i_1__0_n_0 ),
        .CO({\err_cnt_reg[27]_i_1__0_n_0 ,\err_cnt_reg[27]_i_1__0_n_1 ,\err_cnt_reg[27]_i_1__0_n_2 ,\err_cnt_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[27]_i_1__0_n_4 ,\err_cnt_reg[27]_i_1__0_n_5 ,\err_cnt_reg[27]_i_1__0_n_6 ,\err_cnt_reg[27]_i_1__0_n_7 }),
        .S(test_err_count[27:24]));
  FDRE \err_cnt_reg[28] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[31]_i_3__0_n_7 ),
        .Q(test_err_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[29] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[31]_i_3__0_n_6 ),
        .Q(test_err_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[2] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[3]_i_1__0_n_5 ),
        .Q(test_err_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[30] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[31]_i_3__0_n_5 ),
        .Q(test_err_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[31] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[31]_i_3__0_n_4 ),
        .Q(test_err_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \err_cnt_reg[31]_i_3__0 
       (.CI(\err_cnt_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_err_cnt_reg[31]_i_3__0_CO_UNCONNECTED [3],\err_cnt_reg[31]_i_3__0_n_1 ,\err_cnt_reg[31]_i_3__0_n_2 ,\err_cnt_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[31]_i_3__0_n_4 ,\err_cnt_reg[31]_i_3__0_n_5 ,\err_cnt_reg[31]_i_3__0_n_6 ,\err_cnt_reg[31]_i_3__0_n_7 }),
        .S(test_err_count[31:28]));
  FDRE \err_cnt_reg[3] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[3]_i_1__0_n_4 ),
        .Q(test_err_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \err_cnt_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\err_cnt_reg[3]_i_1__0_n_0 ,\err_cnt_reg[3]_i_1__0_n_1 ,\err_cnt_reg[3]_i_1__0_n_2 ,\err_cnt_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\err_cnt_reg[3]_i_1__0_n_4 ,\err_cnt_reg[3]_i_1__0_n_5 ,\err_cnt_reg[3]_i_1__0_n_6 ,\err_cnt_reg[3]_i_1__0_n_7 }),
        .S({test_err_count[3:1],\err_cnt[3]_i_2__0_n_0 }));
  FDRE \err_cnt_reg[4] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[7]_i_1__0_n_7 ),
        .Q(test_err_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[5] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[7]_i_1__0_n_6 ),
        .Q(test_err_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[6] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[7]_i_1__0_n_5 ),
        .Q(test_err_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[7] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[7]_i_1__0_n_4 ),
        .Q(test_err_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \err_cnt_reg[7]_i_1__0 
       (.CI(\err_cnt_reg[3]_i_1__0_n_0 ),
        .CO({\err_cnt_reg[7]_i_1__0_n_0 ,\err_cnt_reg[7]_i_1__0_n_1 ,\err_cnt_reg[7]_i_1__0_n_2 ,\err_cnt_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[7]_i_1__0_n_4 ,\err_cnt_reg[7]_i_1__0_n_5 ,\err_cnt_reg[7]_i_1__0_n_6 ,\err_cnt_reg[7]_i_1__0_n_7 }),
        .S(test_err_count[7:4]));
  FDRE \err_cnt_reg[8] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[11]_i_1__0_n_7 ),
        .Q(test_err_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \err_cnt_reg[9] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2__0_n_0 ),
        .D(\err_cnt_reg[11]_i_1__0_n_6 ),
        .Q(test_err_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  LUT5 #(
    .INIT(32'h00020228)) 
    \ila_cnt[31]_i_1__0 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_q[1]),
        .I2(comma_is_q[2]),
        .I3(comma_is_q[0]),
        .I4(\data_d1_reg[25] ),
        .O(\ila_cnt[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_5__0 
       (.I0(\ila_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [1]),
        .I2(\mf_cnt_reg[0]_1 [3]),
        .I3(\mf_cnt_reg[0]_1 [0]),
        .I4(\mf_cnt_reg[0]_1 [2]),
        .I5(Q[3]),
        .O(\data_d1_reg[25] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ila_cnt[3]_i_2__0 
       (.I0(test_ila_count[0]),
        .O(\ila_cnt[3]_i_2__0_n_0 ));
  FDRE \ila_cnt_reg[0] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__0_n_7 ),
        .Q(test_ila_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[10] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__0_n_5 ),
        .Q(test_ila_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[11] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__0_n_4 ),
        .Q(test_ila_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \ila_cnt_reg[11]_i_1__0 
       (.CI(\ila_cnt_reg[7]_i_1__0_n_0 ),
        .CO({\ila_cnt_reg[11]_i_1__0_n_0 ,\ila_cnt_reg[11]_i_1__0_n_1 ,\ila_cnt_reg[11]_i_1__0_n_2 ,\ila_cnt_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[11]_i_1__0_n_4 ,\ila_cnt_reg[11]_i_1__0_n_5 ,\ila_cnt_reg[11]_i_1__0_n_6 ,\ila_cnt_reg[11]_i_1__0_n_7 }),
        .S(test_ila_count[11:8]));
  FDRE \ila_cnt_reg[12] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__0_n_7 ),
        .Q(test_ila_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[13] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__0_n_6 ),
        .Q(test_ila_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[14] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__0_n_5 ),
        .Q(test_ila_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[15] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[15]_i_1__0_n_4 ),
        .Q(test_ila_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \ila_cnt_reg[15]_i_1__0 
       (.CI(\ila_cnt_reg[11]_i_1__0_n_0 ),
        .CO({\ila_cnt_reg[15]_i_1__0_n_0 ,\ila_cnt_reg[15]_i_1__0_n_1 ,\ila_cnt_reg[15]_i_1__0_n_2 ,\ila_cnt_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[15]_i_1__0_n_4 ,\ila_cnt_reg[15]_i_1__0_n_5 ,\ila_cnt_reg[15]_i_1__0_n_6 ,\ila_cnt_reg[15]_i_1__0_n_7 }),
        .S(test_ila_count[15:12]));
  FDRE \ila_cnt_reg[16] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__0_n_7 ),
        .Q(test_ila_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[17] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__0_n_6 ),
        .Q(test_ila_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[18] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__0_n_5 ),
        .Q(test_ila_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[19] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[19]_i_1__0_n_4 ),
        .Q(test_ila_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \ila_cnt_reg[19]_i_1__0 
       (.CI(\ila_cnt_reg[15]_i_1__0_n_0 ),
        .CO({\ila_cnt_reg[19]_i_1__0_n_0 ,\ila_cnt_reg[19]_i_1__0_n_1 ,\ila_cnt_reg[19]_i_1__0_n_2 ,\ila_cnt_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[19]_i_1__0_n_4 ,\ila_cnt_reg[19]_i_1__0_n_5 ,\ila_cnt_reg[19]_i_1__0_n_6 ,\ila_cnt_reg[19]_i_1__0_n_7 }),
        .S(test_ila_count[19:16]));
  FDRE \ila_cnt_reg[1] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__0_n_6 ),
        .Q(test_ila_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[20] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__0_n_7 ),
        .Q(test_ila_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[21] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__0_n_6 ),
        .Q(test_ila_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[22] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__0_n_5 ),
        .Q(test_ila_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[23] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[23]_i_1__0_n_4 ),
        .Q(test_ila_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \ila_cnt_reg[23]_i_1__0 
       (.CI(\ila_cnt_reg[19]_i_1__0_n_0 ),
        .CO({\ila_cnt_reg[23]_i_1__0_n_0 ,\ila_cnt_reg[23]_i_1__0_n_1 ,\ila_cnt_reg[23]_i_1__0_n_2 ,\ila_cnt_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[23]_i_1__0_n_4 ,\ila_cnt_reg[23]_i_1__0_n_5 ,\ila_cnt_reg[23]_i_1__0_n_6 ,\ila_cnt_reg[23]_i_1__0_n_7 }),
        .S(test_ila_count[23:20]));
  FDRE \ila_cnt_reg[24] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__0_n_7 ),
        .Q(test_ila_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[25] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__0_n_6 ),
        .Q(test_ila_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[26] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__0_n_5 ),
        .Q(test_ila_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[27] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[27]_i_1__0_n_4 ),
        .Q(test_ila_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \ila_cnt_reg[27]_i_1__0 
       (.CI(\ila_cnt_reg[23]_i_1__0_n_0 ),
        .CO({\ila_cnt_reg[27]_i_1__0_n_0 ,\ila_cnt_reg[27]_i_1__0_n_1 ,\ila_cnt_reg[27]_i_1__0_n_2 ,\ila_cnt_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[27]_i_1__0_n_4 ,\ila_cnt_reg[27]_i_1__0_n_5 ,\ila_cnt_reg[27]_i_1__0_n_6 ,\ila_cnt_reg[27]_i_1__0_n_7 }),
        .S(test_ila_count[27:24]));
  FDRE \ila_cnt_reg[28] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__0_n_7 ),
        .Q(test_ila_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[29] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__0_n_6 ),
        .Q(test_ila_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[2] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__0_n_5 ),
        .Q(test_ila_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[30] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__0_n_5 ),
        .Q(test_ila_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[31] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[31]_i_2__0_n_4 ),
        .Q(test_ila_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \ila_cnt_reg[31]_i_2__0 
       (.CI(\ila_cnt_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_ila_cnt_reg[31]_i_2__0_CO_UNCONNECTED [3],\ila_cnt_reg[31]_i_2__0_n_1 ,\ila_cnt_reg[31]_i_2__0_n_2 ,\ila_cnt_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[31]_i_2__0_n_4 ,\ila_cnt_reg[31]_i_2__0_n_5 ,\ila_cnt_reg[31]_i_2__0_n_6 ,\ila_cnt_reg[31]_i_2__0_n_7 }),
        .S(test_ila_count[31:28]));
  FDRE \ila_cnt_reg[3] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[3]_i_1__0_n_4 ),
        .Q(test_ila_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \ila_cnt_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\ila_cnt_reg[3]_i_1__0_n_0 ,\ila_cnt_reg[3]_i_1__0_n_1 ,\ila_cnt_reg[3]_i_1__0_n_2 ,\ila_cnt_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ila_cnt_reg[3]_i_1__0_n_4 ,\ila_cnt_reg[3]_i_1__0_n_5 ,\ila_cnt_reg[3]_i_1__0_n_6 ,\ila_cnt_reg[3]_i_1__0_n_7 }),
        .S({test_ila_count[3:1],\ila_cnt[3]_i_2__0_n_0 }));
  FDRE \ila_cnt_reg[4] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__0_n_7 ),
        .Q(test_ila_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[5] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__0_n_6 ),
        .Q(test_ila_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[6] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__0_n_5 ),
        .Q(test_ila_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[7] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[7]_i_1__0_n_4 ),
        .Q(test_ila_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \ila_cnt_reg[7]_i_1__0 
       (.CI(\ila_cnt_reg[3]_i_1__0_n_0 ),
        .CO({\ila_cnt_reg[7]_i_1__0_n_0 ,\ila_cnt_reg[7]_i_1__0_n_1 ,\ila_cnt_reg[7]_i_1__0_n_2 ,\ila_cnt_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[7]_i_1__0_n_4 ,\ila_cnt_reg[7]_i_1__0_n_5 ,\ila_cnt_reg[7]_i_1__0_n_6 ,\ila_cnt_reg[7]_i_1__0_n_7 }),
        .S(test_ila_count[7:4]));
  FDRE \ila_cnt_reg[8] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__0_n_7 ),
        .Q(test_ila_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \ila_cnt_reg[9] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1__0_n_0 ),
        .D(\ila_cnt_reg[11]_i_1__0_n_6 ),
        .Q(test_ila_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  LUT6 #(
    .INIT(64'h00FF101000001010)) 
    ila_error_i_2__0
       (.I0(comma_is_a[1]),
        .I1(comma_is_r[1]),
        .I2(Q[2]),
        .I3(ila_error_i_7__0_n_0),
        .I4(comma_is_q[2]),
        .I5(\data_d1_reg[25] ),
        .O(\char_d1_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ila_error_i_3__0
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(comma_is_k[0]),
        .I3(comma_is_k[1]),
        .O(\data_d1_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    ila_error_i_4__0
       (.I0(comma_is_q[0]),
        .I1(comma_is_a__0),
        .I2(comma_is_r__0),
        .I3(Q[0]),
        .I4(ila_error_i_8__0_n_0),
        .O(\char_d1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ila_error_i_5__0
       (.I0(comma_is_r[0]),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(comma_is_r[2]),
        .I4(ila_error_i_9__0_n_0),
        .O(\data_d1_reg[15] ));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_6__0
       (.I0(Q[3]),
        .I1(comma_is_r[2]),
        .I2(\data_d1_reg[31] ),
        .I3(\data_d1_reg[25] ),
        .O(ila_error0));
  LUT2 #(
    .INIT(4'h7)) 
    ila_error_i_7__0
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[0]),
        .O(ila_error_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_8__0
       (.I0(Q[1]),
        .I1(comma_is_r[0]),
        .I2(comma_is_a[0]),
        .I3(comma_is_q[1]),
        .O(ila_error_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ila_error_i_9__0
       (.I0(\data_d1_reg[31] ),
        .I1(comma_is_a[1]),
        .I2(comma_is_a__0),
        .I3(comma_is_a[0]),
        .O(ila_error_i_9__0_n_0));
  FDRE ila_error_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_error_reg_0),
        .Q(ila_error),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000EEE000000000)) 
    ila_test_i_1__0
       (.I0(ila_test_reg_n_0),
        .I1(lane_sta),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .I4(rst),
        .I5(active_lanes),
        .O(ila_test_i_1__0_n_0));
  FDRE ila_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_test_i_1__0_n_0),
        .Q(ila_test_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    k285_test_i_1__0
       (.I0(rst),
        .I1(active_lanes),
        .O(lane_rst_1));
  FDRE k285_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(k285_test_reg_0),
        .Q(k285_test),
        .R(lane_rst_1));
  LUT5 #(
    .INIT(32'h00020228)) 
    \mf_cnt[31]_i_1__0 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_a[0]),
        .I2(comma_is_a[1]),
        .I3(comma_is_a__0),
        .I4(\data_d1_reg[31] ),
        .O(\mf_cnt[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_6__0 
       (.I0(\mf_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [4]),
        .I2(\mf_cnt_reg[0]_1 [1]),
        .I3(\mf_cnt_reg[0]_1 [3]),
        .I4(\mf_cnt_reg[0]_1 [0]),
        .I5(Q[3]),
        .O(\data_d1_reg[31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mf_cnt[3]_i_2__0 
       (.I0(test_mf_count[0]),
        .O(\mf_cnt[3]_i_2__0_n_0 ));
  FDRE \mf_cnt_reg[0] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__0_n_7 ),
        .Q(test_mf_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[10] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__0_n_5 ),
        .Q(test_mf_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[11] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__0_n_4 ),
        .Q(test_mf_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \mf_cnt_reg[11]_i_1__0 
       (.CI(\mf_cnt_reg[7]_i_1__0_n_0 ),
        .CO({\mf_cnt_reg[11]_i_1__0_n_0 ,\mf_cnt_reg[11]_i_1__0_n_1 ,\mf_cnt_reg[11]_i_1__0_n_2 ,\mf_cnt_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[11]_i_1__0_n_4 ,\mf_cnt_reg[11]_i_1__0_n_5 ,\mf_cnt_reg[11]_i_1__0_n_6 ,\mf_cnt_reg[11]_i_1__0_n_7 }),
        .S(test_mf_count[11:8]));
  FDRE \mf_cnt_reg[12] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__0_n_7 ),
        .Q(test_mf_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[13] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__0_n_6 ),
        .Q(test_mf_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[14] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__0_n_5 ),
        .Q(test_mf_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[15] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[15]_i_1__0_n_4 ),
        .Q(test_mf_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \mf_cnt_reg[15]_i_1__0 
       (.CI(\mf_cnt_reg[11]_i_1__0_n_0 ),
        .CO({\mf_cnt_reg[15]_i_1__0_n_0 ,\mf_cnt_reg[15]_i_1__0_n_1 ,\mf_cnt_reg[15]_i_1__0_n_2 ,\mf_cnt_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[15]_i_1__0_n_4 ,\mf_cnt_reg[15]_i_1__0_n_5 ,\mf_cnt_reg[15]_i_1__0_n_6 ,\mf_cnt_reg[15]_i_1__0_n_7 }),
        .S(test_mf_count[15:12]));
  FDRE \mf_cnt_reg[16] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__0_n_7 ),
        .Q(test_mf_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[17] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__0_n_6 ),
        .Q(test_mf_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[18] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__0_n_5 ),
        .Q(test_mf_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[19] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[19]_i_1__0_n_4 ),
        .Q(test_mf_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \mf_cnt_reg[19]_i_1__0 
       (.CI(\mf_cnt_reg[15]_i_1__0_n_0 ),
        .CO({\mf_cnt_reg[19]_i_1__0_n_0 ,\mf_cnt_reg[19]_i_1__0_n_1 ,\mf_cnt_reg[19]_i_1__0_n_2 ,\mf_cnt_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[19]_i_1__0_n_4 ,\mf_cnt_reg[19]_i_1__0_n_5 ,\mf_cnt_reg[19]_i_1__0_n_6 ,\mf_cnt_reg[19]_i_1__0_n_7 }),
        .S(test_mf_count[19:16]));
  FDRE \mf_cnt_reg[1] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__0_n_6 ),
        .Q(test_mf_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[20] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__0_n_7 ),
        .Q(test_mf_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[21] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__0_n_6 ),
        .Q(test_mf_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[22] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__0_n_5 ),
        .Q(test_mf_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[23] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[23]_i_1__0_n_4 ),
        .Q(test_mf_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \mf_cnt_reg[23]_i_1__0 
       (.CI(\mf_cnt_reg[19]_i_1__0_n_0 ),
        .CO({\mf_cnt_reg[23]_i_1__0_n_0 ,\mf_cnt_reg[23]_i_1__0_n_1 ,\mf_cnt_reg[23]_i_1__0_n_2 ,\mf_cnt_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[23]_i_1__0_n_4 ,\mf_cnt_reg[23]_i_1__0_n_5 ,\mf_cnt_reg[23]_i_1__0_n_6 ,\mf_cnt_reg[23]_i_1__0_n_7 }),
        .S(test_mf_count[23:20]));
  FDRE \mf_cnt_reg[24] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__0_n_7 ),
        .Q(test_mf_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[25] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__0_n_6 ),
        .Q(test_mf_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[26] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__0_n_5 ),
        .Q(test_mf_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[27] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[27]_i_1__0_n_4 ),
        .Q(test_mf_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \mf_cnt_reg[27]_i_1__0 
       (.CI(\mf_cnt_reg[23]_i_1__0_n_0 ),
        .CO({\mf_cnt_reg[27]_i_1__0_n_0 ,\mf_cnt_reg[27]_i_1__0_n_1 ,\mf_cnt_reg[27]_i_1__0_n_2 ,\mf_cnt_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[27]_i_1__0_n_4 ,\mf_cnt_reg[27]_i_1__0_n_5 ,\mf_cnt_reg[27]_i_1__0_n_6 ,\mf_cnt_reg[27]_i_1__0_n_7 }),
        .S(test_mf_count[27:24]));
  FDRE \mf_cnt_reg[28] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__0_n_7 ),
        .Q(test_mf_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[29] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__0_n_6 ),
        .Q(test_mf_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[2] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__0_n_5 ),
        .Q(test_mf_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[30] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__0_n_5 ),
        .Q(test_mf_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[31] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[31]_i_2__0_n_4 ),
        .Q(test_mf_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \mf_cnt_reg[31]_i_2__0 
       (.CI(\mf_cnt_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_mf_cnt_reg[31]_i_2__0_CO_UNCONNECTED [3],\mf_cnt_reg[31]_i_2__0_n_1 ,\mf_cnt_reg[31]_i_2__0_n_2 ,\mf_cnt_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[31]_i_2__0_n_4 ,\mf_cnt_reg[31]_i_2__0_n_5 ,\mf_cnt_reg[31]_i_2__0_n_6 ,\mf_cnt_reg[31]_i_2__0_n_7 }),
        .S(test_mf_count[31:28]));
  FDRE \mf_cnt_reg[3] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[3]_i_1__0_n_4 ),
        .Q(test_mf_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \mf_cnt_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\mf_cnt_reg[3]_i_1__0_n_0 ,\mf_cnt_reg[3]_i_1__0_n_1 ,\mf_cnt_reg[3]_i_1__0_n_2 ,\mf_cnt_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\mf_cnt_reg[3]_i_1__0_n_4 ,\mf_cnt_reg[3]_i_1__0_n_5 ,\mf_cnt_reg[3]_i_1__0_n_6 ,\mf_cnt_reg[3]_i_1__0_n_7 }),
        .S({test_mf_count[3:1],\mf_cnt[3]_i_2__0_n_0 }));
  FDRE \mf_cnt_reg[4] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__0_n_7 ),
        .Q(test_mf_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[5] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__0_n_6 ),
        .Q(test_mf_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[6] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__0_n_5 ),
        .Q(test_mf_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[7] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[7]_i_1__0_n_4 ),
        .Q(test_mf_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  CARRY4 \mf_cnt_reg[7]_i_1__0 
       (.CI(\mf_cnt_reg[3]_i_1__0_n_0 ),
        .CO({\mf_cnt_reg[7]_i_1__0_n_0 ,\mf_cnt_reg[7]_i_1__0_n_1 ,\mf_cnt_reg[7]_i_1__0_n_2 ,\mf_cnt_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[7]_i_1__0_n_4 ,\mf_cnt_reg[7]_i_1__0_n_5 ,\mf_cnt_reg[7]_i_1__0_n_6 ,\mf_cnt_reg[7]_i_1__0_n_7 }),
        .S(test_mf_count[7:4]));
  FDRE \mf_cnt_reg[8] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__0_n_7 ),
        .Q(test_mf_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \mf_cnt_reg[9] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1__0_n_0 ),
        .D(\mf_cnt_reg[11]_i_1__0_n_6 ),
        .Q(test_mf_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[1] ));
  FDRE \testm_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[0]),
        .Q(testm_r[0]),
        .R(lane_rst_1));
  FDRE \testm_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[1]),
        .Q(testm_r[1]),
        .R(lane_rst_1));
  LUT4 #(
    .INIT(16'h0110)) 
    testm_sta_i_1__0
       (.I0(testm_r[1]),
        .I1(testm_r[0]),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .O(testm_sta0));
  FDRE testm_sta_reg
       (.C(clk),
        .CE(1'b1),
        .D(testm_sta0),
        .Q(testm_sta),
        .R(lane_rst_1));
endmodule

(* ORIG_REF_NAME = "jesd204_v7_2_4_rx_testm_32" *) 
module jesd204_0_jesd204_v7_2_4_rx_testm_32_96
   (lane_rst_0,
    test_err_count,
    \rx_cfg_lanes_in_use_reg[0] ,
    test_ila_count,
    test_mf_count,
    \data_d1_reg[31] ,
    \data_d1_reg[15] ,
    \char_d1_reg[0] ,
    \data_d1_reg[31]_0 ,
    \data_d1_reg[25] ,
    \char_d1_reg[2] ,
    ila_error0,
    k285_test_reg_0,
    clk,
    ila_error_reg_0,
    comma_is_k,
    active_lanes,
    rst,
    lane_sta,
    test_modes,
    comma_is_a,
    comma_is_a__0,
    comma_is_r,
    comma_is_r__0,
    comma_is_q,
    Q,
    \mf_cnt_reg[0]_0 ,
    \mf_cnt_reg[0]_1 ,
    \ila_cnt_reg[0]_0 );
  output lane_rst_0;
  output [31:0]test_err_count;
  output \rx_cfg_lanes_in_use_reg[0] ;
  output [31:0]test_ila_count;
  output [31:0]test_mf_count;
  output [0:0]\data_d1_reg[31] ;
  output \data_d1_reg[15] ;
  output \char_d1_reg[0] ;
  output \data_d1_reg[31]_0 ;
  output [0:0]\data_d1_reg[25] ;
  output \char_d1_reg[2] ;
  output ila_error0;
  input k285_test_reg_0;
  input clk;
  input ila_error_reg_0;
  input [3:0]comma_is_k;
  input [0:0]active_lanes;
  input rst;
  input [0:0]lane_sta;
  input [1:0]test_modes;
  input [1:0]comma_is_a;
  input [0:0]comma_is_a__0;
  input [2:0]comma_is_r;
  input [0:0]comma_is_r__0;
  input [2:0]comma_is_q;
  input [3:0]Q;
  input \mf_cnt_reg[0]_0 ;
  input [4:0]\mf_cnt_reg[0]_1 ;
  input \ila_cnt_reg[0]_0 ;

  wire [3:0]Q;
  wire [0:0]active_lanes;
  wire \char_d1_reg[0] ;
  wire \char_d1_reg[2] ;
  wire clk;
  wire [1:0]comma_is_a;
  wire [0:0]comma_is_a__0;
  wire [3:0]comma_is_k;
  wire [2:0]comma_is_q;
  wire [2:0]comma_is_r;
  wire [0:0]comma_is_r__0;
  wire \data_d1_reg[15] ;
  wire [0:0]\data_d1_reg[25] ;
  wire [0:0]\data_d1_reg[31] ;
  wire \data_d1_reg[31]_0 ;
  wire \err_cnt[31]_i_2_n_0 ;
  wire \err_cnt[31]_i_4_n_0 ;
  wire \err_cnt[3]_i_2_n_0 ;
  wire \err_cnt_reg[11]_i_1_n_0 ;
  wire \err_cnt_reg[11]_i_1_n_1 ;
  wire \err_cnt_reg[11]_i_1_n_2 ;
  wire \err_cnt_reg[11]_i_1_n_3 ;
  wire \err_cnt_reg[11]_i_1_n_4 ;
  wire \err_cnt_reg[11]_i_1_n_5 ;
  wire \err_cnt_reg[11]_i_1_n_6 ;
  wire \err_cnt_reg[11]_i_1_n_7 ;
  wire \err_cnt_reg[15]_i_1_n_0 ;
  wire \err_cnt_reg[15]_i_1_n_1 ;
  wire \err_cnt_reg[15]_i_1_n_2 ;
  wire \err_cnt_reg[15]_i_1_n_3 ;
  wire \err_cnt_reg[15]_i_1_n_4 ;
  wire \err_cnt_reg[15]_i_1_n_5 ;
  wire \err_cnt_reg[15]_i_1_n_6 ;
  wire \err_cnt_reg[15]_i_1_n_7 ;
  wire \err_cnt_reg[19]_i_1_n_0 ;
  wire \err_cnt_reg[19]_i_1_n_1 ;
  wire \err_cnt_reg[19]_i_1_n_2 ;
  wire \err_cnt_reg[19]_i_1_n_3 ;
  wire \err_cnt_reg[19]_i_1_n_4 ;
  wire \err_cnt_reg[19]_i_1_n_5 ;
  wire \err_cnt_reg[19]_i_1_n_6 ;
  wire \err_cnt_reg[19]_i_1_n_7 ;
  wire \err_cnt_reg[23]_i_1_n_0 ;
  wire \err_cnt_reg[23]_i_1_n_1 ;
  wire \err_cnt_reg[23]_i_1_n_2 ;
  wire \err_cnt_reg[23]_i_1_n_3 ;
  wire \err_cnt_reg[23]_i_1_n_4 ;
  wire \err_cnt_reg[23]_i_1_n_5 ;
  wire \err_cnt_reg[23]_i_1_n_6 ;
  wire \err_cnt_reg[23]_i_1_n_7 ;
  wire \err_cnt_reg[27]_i_1_n_0 ;
  wire \err_cnt_reg[27]_i_1_n_1 ;
  wire \err_cnt_reg[27]_i_1_n_2 ;
  wire \err_cnt_reg[27]_i_1_n_3 ;
  wire \err_cnt_reg[27]_i_1_n_4 ;
  wire \err_cnt_reg[27]_i_1_n_5 ;
  wire \err_cnt_reg[27]_i_1_n_6 ;
  wire \err_cnt_reg[27]_i_1_n_7 ;
  wire \err_cnt_reg[31]_i_3_n_1 ;
  wire \err_cnt_reg[31]_i_3_n_2 ;
  wire \err_cnt_reg[31]_i_3_n_3 ;
  wire \err_cnt_reg[31]_i_3_n_4 ;
  wire \err_cnt_reg[31]_i_3_n_5 ;
  wire \err_cnt_reg[31]_i_3_n_6 ;
  wire \err_cnt_reg[31]_i_3_n_7 ;
  wire \err_cnt_reg[3]_i_1_n_0 ;
  wire \err_cnt_reg[3]_i_1_n_1 ;
  wire \err_cnt_reg[3]_i_1_n_2 ;
  wire \err_cnt_reg[3]_i_1_n_3 ;
  wire \err_cnt_reg[3]_i_1_n_4 ;
  wire \err_cnt_reg[3]_i_1_n_5 ;
  wire \err_cnt_reg[3]_i_1_n_6 ;
  wire \err_cnt_reg[3]_i_1_n_7 ;
  wire \err_cnt_reg[7]_i_1_n_0 ;
  wire \err_cnt_reg[7]_i_1_n_1 ;
  wire \err_cnt_reg[7]_i_1_n_2 ;
  wire \err_cnt_reg[7]_i_1_n_3 ;
  wire \err_cnt_reg[7]_i_1_n_4 ;
  wire \err_cnt_reg[7]_i_1_n_5 ;
  wire \err_cnt_reg[7]_i_1_n_6 ;
  wire \err_cnt_reg[7]_i_1_n_7 ;
  wire \ila_cnt[31]_i_1_n_0 ;
  wire \ila_cnt[3]_i_2_n_0 ;
  wire \ila_cnt_reg[0]_0 ;
  wire \ila_cnt_reg[11]_i_1_n_0 ;
  wire \ila_cnt_reg[11]_i_1_n_1 ;
  wire \ila_cnt_reg[11]_i_1_n_2 ;
  wire \ila_cnt_reg[11]_i_1_n_3 ;
  wire \ila_cnt_reg[11]_i_1_n_4 ;
  wire \ila_cnt_reg[11]_i_1_n_5 ;
  wire \ila_cnt_reg[11]_i_1_n_6 ;
  wire \ila_cnt_reg[11]_i_1_n_7 ;
  wire \ila_cnt_reg[15]_i_1_n_0 ;
  wire \ila_cnt_reg[15]_i_1_n_1 ;
  wire \ila_cnt_reg[15]_i_1_n_2 ;
  wire \ila_cnt_reg[15]_i_1_n_3 ;
  wire \ila_cnt_reg[15]_i_1_n_4 ;
  wire \ila_cnt_reg[15]_i_1_n_5 ;
  wire \ila_cnt_reg[15]_i_1_n_6 ;
  wire \ila_cnt_reg[15]_i_1_n_7 ;
  wire \ila_cnt_reg[19]_i_1_n_0 ;
  wire \ila_cnt_reg[19]_i_1_n_1 ;
  wire \ila_cnt_reg[19]_i_1_n_2 ;
  wire \ila_cnt_reg[19]_i_1_n_3 ;
  wire \ila_cnt_reg[19]_i_1_n_4 ;
  wire \ila_cnt_reg[19]_i_1_n_5 ;
  wire \ila_cnt_reg[19]_i_1_n_6 ;
  wire \ila_cnt_reg[19]_i_1_n_7 ;
  wire \ila_cnt_reg[23]_i_1_n_0 ;
  wire \ila_cnt_reg[23]_i_1_n_1 ;
  wire \ila_cnt_reg[23]_i_1_n_2 ;
  wire \ila_cnt_reg[23]_i_1_n_3 ;
  wire \ila_cnt_reg[23]_i_1_n_4 ;
  wire \ila_cnt_reg[23]_i_1_n_5 ;
  wire \ila_cnt_reg[23]_i_1_n_6 ;
  wire \ila_cnt_reg[23]_i_1_n_7 ;
  wire \ila_cnt_reg[27]_i_1_n_0 ;
  wire \ila_cnt_reg[27]_i_1_n_1 ;
  wire \ila_cnt_reg[27]_i_1_n_2 ;
  wire \ila_cnt_reg[27]_i_1_n_3 ;
  wire \ila_cnt_reg[27]_i_1_n_4 ;
  wire \ila_cnt_reg[27]_i_1_n_5 ;
  wire \ila_cnt_reg[27]_i_1_n_6 ;
  wire \ila_cnt_reg[27]_i_1_n_7 ;
  wire \ila_cnt_reg[31]_i_2_n_1 ;
  wire \ila_cnt_reg[31]_i_2_n_2 ;
  wire \ila_cnt_reg[31]_i_2_n_3 ;
  wire \ila_cnt_reg[31]_i_2_n_4 ;
  wire \ila_cnt_reg[31]_i_2_n_5 ;
  wire \ila_cnt_reg[31]_i_2_n_6 ;
  wire \ila_cnt_reg[31]_i_2_n_7 ;
  wire \ila_cnt_reg[3]_i_1_n_0 ;
  wire \ila_cnt_reg[3]_i_1_n_1 ;
  wire \ila_cnt_reg[3]_i_1_n_2 ;
  wire \ila_cnt_reg[3]_i_1_n_3 ;
  wire \ila_cnt_reg[3]_i_1_n_4 ;
  wire \ila_cnt_reg[3]_i_1_n_5 ;
  wire \ila_cnt_reg[3]_i_1_n_6 ;
  wire \ila_cnt_reg[3]_i_1_n_7 ;
  wire \ila_cnt_reg[7]_i_1_n_0 ;
  wire \ila_cnt_reg[7]_i_1_n_1 ;
  wire \ila_cnt_reg[7]_i_1_n_2 ;
  wire \ila_cnt_reg[7]_i_1_n_3 ;
  wire \ila_cnt_reg[7]_i_1_n_4 ;
  wire \ila_cnt_reg[7]_i_1_n_5 ;
  wire \ila_cnt_reg[7]_i_1_n_6 ;
  wire \ila_cnt_reg[7]_i_1_n_7 ;
  wire ila_error;
  wire ila_error0;
  wire ila_error_i_7_n_0;
  wire ila_error_i_8_n_0;
  wire ila_error_i_9_n_0;
  wire ila_error_reg_0;
  wire ila_test_i_1_n_0;
  wire ila_test_reg_n_0;
  wire k285_test;
  wire k285_test_reg_0;
  wire lane_rst_0;
  wire [0:0]lane_sta;
  wire \mf_cnt[31]_i_1_n_0 ;
  wire \mf_cnt[3]_i_2_n_0 ;
  wire \mf_cnt_reg[0]_0 ;
  wire [4:0]\mf_cnt_reg[0]_1 ;
  wire \mf_cnt_reg[11]_i_1_n_0 ;
  wire \mf_cnt_reg[11]_i_1_n_1 ;
  wire \mf_cnt_reg[11]_i_1_n_2 ;
  wire \mf_cnt_reg[11]_i_1_n_3 ;
  wire \mf_cnt_reg[11]_i_1_n_4 ;
  wire \mf_cnt_reg[11]_i_1_n_5 ;
  wire \mf_cnt_reg[11]_i_1_n_6 ;
  wire \mf_cnt_reg[11]_i_1_n_7 ;
  wire \mf_cnt_reg[15]_i_1_n_0 ;
  wire \mf_cnt_reg[15]_i_1_n_1 ;
  wire \mf_cnt_reg[15]_i_1_n_2 ;
  wire \mf_cnt_reg[15]_i_1_n_3 ;
  wire \mf_cnt_reg[15]_i_1_n_4 ;
  wire \mf_cnt_reg[15]_i_1_n_5 ;
  wire \mf_cnt_reg[15]_i_1_n_6 ;
  wire \mf_cnt_reg[15]_i_1_n_7 ;
  wire \mf_cnt_reg[19]_i_1_n_0 ;
  wire \mf_cnt_reg[19]_i_1_n_1 ;
  wire \mf_cnt_reg[19]_i_1_n_2 ;
  wire \mf_cnt_reg[19]_i_1_n_3 ;
  wire \mf_cnt_reg[19]_i_1_n_4 ;
  wire \mf_cnt_reg[19]_i_1_n_5 ;
  wire \mf_cnt_reg[19]_i_1_n_6 ;
  wire \mf_cnt_reg[19]_i_1_n_7 ;
  wire \mf_cnt_reg[23]_i_1_n_0 ;
  wire \mf_cnt_reg[23]_i_1_n_1 ;
  wire \mf_cnt_reg[23]_i_1_n_2 ;
  wire \mf_cnt_reg[23]_i_1_n_3 ;
  wire \mf_cnt_reg[23]_i_1_n_4 ;
  wire \mf_cnt_reg[23]_i_1_n_5 ;
  wire \mf_cnt_reg[23]_i_1_n_6 ;
  wire \mf_cnt_reg[23]_i_1_n_7 ;
  wire \mf_cnt_reg[27]_i_1_n_0 ;
  wire \mf_cnt_reg[27]_i_1_n_1 ;
  wire \mf_cnt_reg[27]_i_1_n_2 ;
  wire \mf_cnt_reg[27]_i_1_n_3 ;
  wire \mf_cnt_reg[27]_i_1_n_4 ;
  wire \mf_cnt_reg[27]_i_1_n_5 ;
  wire \mf_cnt_reg[27]_i_1_n_6 ;
  wire \mf_cnt_reg[27]_i_1_n_7 ;
  wire \mf_cnt_reg[31]_i_2_n_1 ;
  wire \mf_cnt_reg[31]_i_2_n_2 ;
  wire \mf_cnt_reg[31]_i_2_n_3 ;
  wire \mf_cnt_reg[31]_i_2_n_4 ;
  wire \mf_cnt_reg[31]_i_2_n_5 ;
  wire \mf_cnt_reg[31]_i_2_n_6 ;
  wire \mf_cnt_reg[31]_i_2_n_7 ;
  wire \mf_cnt_reg[3]_i_1_n_0 ;
  wire \mf_cnt_reg[3]_i_1_n_1 ;
  wire \mf_cnt_reg[3]_i_1_n_2 ;
  wire \mf_cnt_reg[3]_i_1_n_3 ;
  wire \mf_cnt_reg[3]_i_1_n_4 ;
  wire \mf_cnt_reg[3]_i_1_n_5 ;
  wire \mf_cnt_reg[3]_i_1_n_6 ;
  wire \mf_cnt_reg[3]_i_1_n_7 ;
  wire \mf_cnt_reg[7]_i_1_n_0 ;
  wire \mf_cnt_reg[7]_i_1_n_1 ;
  wire \mf_cnt_reg[7]_i_1_n_2 ;
  wire \mf_cnt_reg[7]_i_1_n_3 ;
  wire \mf_cnt_reg[7]_i_1_n_4 ;
  wire \mf_cnt_reg[7]_i_1_n_5 ;
  wire \mf_cnt_reg[7]_i_1_n_6 ;
  wire \mf_cnt_reg[7]_i_1_n_7 ;
  wire rst;
  wire \rx_cfg_lanes_in_use_reg[0] ;
  wire [31:0]test_err_count;
  wire [31:0]test_ila_count;
  wire [31:0]test_mf_count;
  wire [1:0]test_modes;
  wire [1:0]testm_r;
  wire testm_sta;
  wire testm_sta0;
  wire [3:3]\NLW_err_cnt_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_ila_cnt_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_mf_cnt_reg[31]_i_2_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hFD)) 
    \err_cnt[31]_i_1 
       (.I0(active_lanes),
        .I1(rst),
        .I2(testm_sta),
        .O(\rx_cfg_lanes_in_use_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF700F700F700)) 
    \err_cnt[31]_i_2 
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(\err_cnt[31]_i_4_n_0 ),
        .I3(k285_test),
        .I4(ila_error),
        .I5(ila_test_reg_n_0),
        .O(\err_cnt[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \err_cnt[31]_i_4 
       (.I0(comma_is_k[1]),
        .I1(comma_is_k[0]),
        .O(\err_cnt[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \err_cnt[3]_i_2 
       (.I0(test_err_count[0]),
        .O(\err_cnt[3]_i_2_n_0 ));
  FDRE \err_cnt_reg[0] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[3]_i_1_n_7 ),
        .Q(test_err_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[10] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[11]_i_1_n_5 ),
        .Q(test_err_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[11] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[11]_i_1_n_4 ),
        .Q(test_err_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \err_cnt_reg[11]_i_1 
       (.CI(\err_cnt_reg[7]_i_1_n_0 ),
        .CO({\err_cnt_reg[11]_i_1_n_0 ,\err_cnt_reg[11]_i_1_n_1 ,\err_cnt_reg[11]_i_1_n_2 ,\err_cnt_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[11]_i_1_n_4 ,\err_cnt_reg[11]_i_1_n_5 ,\err_cnt_reg[11]_i_1_n_6 ,\err_cnt_reg[11]_i_1_n_7 }),
        .S(test_err_count[11:8]));
  FDRE \err_cnt_reg[12] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[15]_i_1_n_7 ),
        .Q(test_err_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[13] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[15]_i_1_n_6 ),
        .Q(test_err_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[14] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[15]_i_1_n_5 ),
        .Q(test_err_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[15] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[15]_i_1_n_4 ),
        .Q(test_err_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \err_cnt_reg[15]_i_1 
       (.CI(\err_cnt_reg[11]_i_1_n_0 ),
        .CO({\err_cnt_reg[15]_i_1_n_0 ,\err_cnt_reg[15]_i_1_n_1 ,\err_cnt_reg[15]_i_1_n_2 ,\err_cnt_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[15]_i_1_n_4 ,\err_cnt_reg[15]_i_1_n_5 ,\err_cnt_reg[15]_i_1_n_6 ,\err_cnt_reg[15]_i_1_n_7 }),
        .S(test_err_count[15:12]));
  FDRE \err_cnt_reg[16] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[19]_i_1_n_7 ),
        .Q(test_err_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[17] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[19]_i_1_n_6 ),
        .Q(test_err_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[18] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[19]_i_1_n_5 ),
        .Q(test_err_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[19] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[19]_i_1_n_4 ),
        .Q(test_err_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \err_cnt_reg[19]_i_1 
       (.CI(\err_cnt_reg[15]_i_1_n_0 ),
        .CO({\err_cnt_reg[19]_i_1_n_0 ,\err_cnt_reg[19]_i_1_n_1 ,\err_cnt_reg[19]_i_1_n_2 ,\err_cnt_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[19]_i_1_n_4 ,\err_cnt_reg[19]_i_1_n_5 ,\err_cnt_reg[19]_i_1_n_6 ,\err_cnt_reg[19]_i_1_n_7 }),
        .S(test_err_count[19:16]));
  FDRE \err_cnt_reg[1] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[3]_i_1_n_6 ),
        .Q(test_err_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[20] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[23]_i_1_n_7 ),
        .Q(test_err_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[21] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[23]_i_1_n_6 ),
        .Q(test_err_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[22] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[23]_i_1_n_5 ),
        .Q(test_err_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[23] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[23]_i_1_n_4 ),
        .Q(test_err_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \err_cnt_reg[23]_i_1 
       (.CI(\err_cnt_reg[19]_i_1_n_0 ),
        .CO({\err_cnt_reg[23]_i_1_n_0 ,\err_cnt_reg[23]_i_1_n_1 ,\err_cnt_reg[23]_i_1_n_2 ,\err_cnt_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[23]_i_1_n_4 ,\err_cnt_reg[23]_i_1_n_5 ,\err_cnt_reg[23]_i_1_n_6 ,\err_cnt_reg[23]_i_1_n_7 }),
        .S(test_err_count[23:20]));
  FDRE \err_cnt_reg[24] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[27]_i_1_n_7 ),
        .Q(test_err_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[25] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[27]_i_1_n_6 ),
        .Q(test_err_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[26] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[27]_i_1_n_5 ),
        .Q(test_err_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[27] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[27]_i_1_n_4 ),
        .Q(test_err_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \err_cnt_reg[27]_i_1 
       (.CI(\err_cnt_reg[23]_i_1_n_0 ),
        .CO({\err_cnt_reg[27]_i_1_n_0 ,\err_cnt_reg[27]_i_1_n_1 ,\err_cnt_reg[27]_i_1_n_2 ,\err_cnt_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[27]_i_1_n_4 ,\err_cnt_reg[27]_i_1_n_5 ,\err_cnt_reg[27]_i_1_n_6 ,\err_cnt_reg[27]_i_1_n_7 }),
        .S(test_err_count[27:24]));
  FDRE \err_cnt_reg[28] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[31]_i_3_n_7 ),
        .Q(test_err_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[29] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[31]_i_3_n_6 ),
        .Q(test_err_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[2] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[3]_i_1_n_5 ),
        .Q(test_err_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[30] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[31]_i_3_n_5 ),
        .Q(test_err_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[31] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[31]_i_3_n_4 ),
        .Q(test_err_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \err_cnt_reg[31]_i_3 
       (.CI(\err_cnt_reg[27]_i_1_n_0 ),
        .CO({\NLW_err_cnt_reg[31]_i_3_CO_UNCONNECTED [3],\err_cnt_reg[31]_i_3_n_1 ,\err_cnt_reg[31]_i_3_n_2 ,\err_cnt_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[31]_i_3_n_4 ,\err_cnt_reg[31]_i_3_n_5 ,\err_cnt_reg[31]_i_3_n_6 ,\err_cnt_reg[31]_i_3_n_7 }),
        .S(test_err_count[31:28]));
  FDRE \err_cnt_reg[3] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[3]_i_1_n_4 ),
        .Q(test_err_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \err_cnt_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\err_cnt_reg[3]_i_1_n_0 ,\err_cnt_reg[3]_i_1_n_1 ,\err_cnt_reg[3]_i_1_n_2 ,\err_cnt_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\err_cnt_reg[3]_i_1_n_4 ,\err_cnt_reg[3]_i_1_n_5 ,\err_cnt_reg[3]_i_1_n_6 ,\err_cnt_reg[3]_i_1_n_7 }),
        .S({test_err_count[3:1],\err_cnt[3]_i_2_n_0 }));
  FDRE \err_cnt_reg[4] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[7]_i_1_n_7 ),
        .Q(test_err_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[5] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[7]_i_1_n_6 ),
        .Q(test_err_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[6] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[7]_i_1_n_5 ),
        .Q(test_err_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[7] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[7]_i_1_n_4 ),
        .Q(test_err_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \err_cnt_reg[7]_i_1 
       (.CI(\err_cnt_reg[3]_i_1_n_0 ),
        .CO({\err_cnt_reg[7]_i_1_n_0 ,\err_cnt_reg[7]_i_1_n_1 ,\err_cnt_reg[7]_i_1_n_2 ,\err_cnt_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\err_cnt_reg[7]_i_1_n_4 ,\err_cnt_reg[7]_i_1_n_5 ,\err_cnt_reg[7]_i_1_n_6 ,\err_cnt_reg[7]_i_1_n_7 }),
        .S(test_err_count[7:4]));
  FDRE \err_cnt_reg[8] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[11]_i_1_n_7 ),
        .Q(test_err_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \err_cnt_reg[9] 
       (.C(clk),
        .CE(\err_cnt[31]_i_2_n_0 ),
        .D(\err_cnt_reg[11]_i_1_n_6 ),
        .Q(test_err_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  LUT5 #(
    .INIT(32'h00020228)) 
    \ila_cnt[31]_i_1 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_q[1]),
        .I2(comma_is_q[2]),
        .I3(comma_is_q[0]),
        .I4(\data_d1_reg[25] ),
        .O(\ila_cnt[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ila_cnt[31]_i_5 
       (.I0(\ila_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [1]),
        .I2(\mf_cnt_reg[0]_1 [3]),
        .I3(\mf_cnt_reg[0]_1 [0]),
        .I4(\mf_cnt_reg[0]_1 [2]),
        .I5(Q[3]),
        .O(\data_d1_reg[25] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ila_cnt[3]_i_2 
       (.I0(test_ila_count[0]),
        .O(\ila_cnt[3]_i_2_n_0 ));
  FDRE \ila_cnt_reg[0] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[3]_i_1_n_7 ),
        .Q(test_ila_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[10] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[11]_i_1_n_5 ),
        .Q(test_ila_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[11] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[11]_i_1_n_4 ),
        .Q(test_ila_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \ila_cnt_reg[11]_i_1 
       (.CI(\ila_cnt_reg[7]_i_1_n_0 ),
        .CO({\ila_cnt_reg[11]_i_1_n_0 ,\ila_cnt_reg[11]_i_1_n_1 ,\ila_cnt_reg[11]_i_1_n_2 ,\ila_cnt_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[11]_i_1_n_4 ,\ila_cnt_reg[11]_i_1_n_5 ,\ila_cnt_reg[11]_i_1_n_6 ,\ila_cnt_reg[11]_i_1_n_7 }),
        .S(test_ila_count[11:8]));
  FDRE \ila_cnt_reg[12] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[15]_i_1_n_7 ),
        .Q(test_ila_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[13] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[15]_i_1_n_6 ),
        .Q(test_ila_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[14] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[15]_i_1_n_5 ),
        .Q(test_ila_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[15] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[15]_i_1_n_4 ),
        .Q(test_ila_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \ila_cnt_reg[15]_i_1 
       (.CI(\ila_cnt_reg[11]_i_1_n_0 ),
        .CO({\ila_cnt_reg[15]_i_1_n_0 ,\ila_cnt_reg[15]_i_1_n_1 ,\ila_cnt_reg[15]_i_1_n_2 ,\ila_cnt_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[15]_i_1_n_4 ,\ila_cnt_reg[15]_i_1_n_5 ,\ila_cnt_reg[15]_i_1_n_6 ,\ila_cnt_reg[15]_i_1_n_7 }),
        .S(test_ila_count[15:12]));
  FDRE \ila_cnt_reg[16] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[19]_i_1_n_7 ),
        .Q(test_ila_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[17] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[19]_i_1_n_6 ),
        .Q(test_ila_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[18] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[19]_i_1_n_5 ),
        .Q(test_ila_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[19] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[19]_i_1_n_4 ),
        .Q(test_ila_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \ila_cnt_reg[19]_i_1 
       (.CI(\ila_cnt_reg[15]_i_1_n_0 ),
        .CO({\ila_cnt_reg[19]_i_1_n_0 ,\ila_cnt_reg[19]_i_1_n_1 ,\ila_cnt_reg[19]_i_1_n_2 ,\ila_cnt_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[19]_i_1_n_4 ,\ila_cnt_reg[19]_i_1_n_5 ,\ila_cnt_reg[19]_i_1_n_6 ,\ila_cnt_reg[19]_i_1_n_7 }),
        .S(test_ila_count[19:16]));
  FDRE \ila_cnt_reg[1] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[3]_i_1_n_6 ),
        .Q(test_ila_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[20] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[23]_i_1_n_7 ),
        .Q(test_ila_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[21] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[23]_i_1_n_6 ),
        .Q(test_ila_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[22] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[23]_i_1_n_5 ),
        .Q(test_ila_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[23] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[23]_i_1_n_4 ),
        .Q(test_ila_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \ila_cnt_reg[23]_i_1 
       (.CI(\ila_cnt_reg[19]_i_1_n_0 ),
        .CO({\ila_cnt_reg[23]_i_1_n_0 ,\ila_cnt_reg[23]_i_1_n_1 ,\ila_cnt_reg[23]_i_1_n_2 ,\ila_cnt_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[23]_i_1_n_4 ,\ila_cnt_reg[23]_i_1_n_5 ,\ila_cnt_reg[23]_i_1_n_6 ,\ila_cnt_reg[23]_i_1_n_7 }),
        .S(test_ila_count[23:20]));
  FDRE \ila_cnt_reg[24] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[27]_i_1_n_7 ),
        .Q(test_ila_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[25] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[27]_i_1_n_6 ),
        .Q(test_ila_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[26] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[27]_i_1_n_5 ),
        .Q(test_ila_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[27] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[27]_i_1_n_4 ),
        .Q(test_ila_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \ila_cnt_reg[27]_i_1 
       (.CI(\ila_cnt_reg[23]_i_1_n_0 ),
        .CO({\ila_cnt_reg[27]_i_1_n_0 ,\ila_cnt_reg[27]_i_1_n_1 ,\ila_cnt_reg[27]_i_1_n_2 ,\ila_cnt_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[27]_i_1_n_4 ,\ila_cnt_reg[27]_i_1_n_5 ,\ila_cnt_reg[27]_i_1_n_6 ,\ila_cnt_reg[27]_i_1_n_7 }),
        .S(test_ila_count[27:24]));
  FDRE \ila_cnt_reg[28] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[31]_i_2_n_7 ),
        .Q(test_ila_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[29] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[31]_i_2_n_6 ),
        .Q(test_ila_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[2] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[3]_i_1_n_5 ),
        .Q(test_ila_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[30] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[31]_i_2_n_5 ),
        .Q(test_ila_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[31] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[31]_i_2_n_4 ),
        .Q(test_ila_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \ila_cnt_reg[31]_i_2 
       (.CI(\ila_cnt_reg[27]_i_1_n_0 ),
        .CO({\NLW_ila_cnt_reg[31]_i_2_CO_UNCONNECTED [3],\ila_cnt_reg[31]_i_2_n_1 ,\ila_cnt_reg[31]_i_2_n_2 ,\ila_cnt_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[31]_i_2_n_4 ,\ila_cnt_reg[31]_i_2_n_5 ,\ila_cnt_reg[31]_i_2_n_6 ,\ila_cnt_reg[31]_i_2_n_7 }),
        .S(test_ila_count[31:28]));
  FDRE \ila_cnt_reg[3] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[3]_i_1_n_4 ),
        .Q(test_ila_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \ila_cnt_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ila_cnt_reg[3]_i_1_n_0 ,\ila_cnt_reg[3]_i_1_n_1 ,\ila_cnt_reg[3]_i_1_n_2 ,\ila_cnt_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ila_cnt_reg[3]_i_1_n_4 ,\ila_cnt_reg[3]_i_1_n_5 ,\ila_cnt_reg[3]_i_1_n_6 ,\ila_cnt_reg[3]_i_1_n_7 }),
        .S({test_ila_count[3:1],\ila_cnt[3]_i_2_n_0 }));
  FDRE \ila_cnt_reg[4] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[7]_i_1_n_7 ),
        .Q(test_ila_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[5] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[7]_i_1_n_6 ),
        .Q(test_ila_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[6] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[7]_i_1_n_5 ),
        .Q(test_ila_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[7] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[7]_i_1_n_4 ),
        .Q(test_ila_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \ila_cnt_reg[7]_i_1 
       (.CI(\ila_cnt_reg[3]_i_1_n_0 ),
        .CO({\ila_cnt_reg[7]_i_1_n_0 ,\ila_cnt_reg[7]_i_1_n_1 ,\ila_cnt_reg[7]_i_1_n_2 ,\ila_cnt_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ila_cnt_reg[7]_i_1_n_4 ,\ila_cnt_reg[7]_i_1_n_5 ,\ila_cnt_reg[7]_i_1_n_6 ,\ila_cnt_reg[7]_i_1_n_7 }),
        .S(test_ila_count[7:4]));
  FDRE \ila_cnt_reg[8] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[11]_i_1_n_7 ),
        .Q(test_ila_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \ila_cnt_reg[9] 
       (.C(clk),
        .CE(\ila_cnt[31]_i_1_n_0 ),
        .D(\ila_cnt_reg[11]_i_1_n_6 ),
        .Q(test_ila_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  LUT6 #(
    .INIT(64'h00FF101000001010)) 
    ila_error_i_2
       (.I0(comma_is_a[1]),
        .I1(comma_is_r[1]),
        .I2(Q[2]),
        .I3(ila_error_i_7_n_0),
        .I4(comma_is_q[2]),
        .I5(\data_d1_reg[25] ),
        .O(\char_d1_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ila_error_i_3
       (.I0(comma_is_k[3]),
        .I1(comma_is_k[2]),
        .I2(comma_is_k[0]),
        .I3(comma_is_k[1]),
        .O(\data_d1_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    ila_error_i_4
       (.I0(comma_is_q[0]),
        .I1(comma_is_a__0),
        .I2(comma_is_r__0),
        .I3(Q[0]),
        .I4(ila_error_i_8_n_0),
        .O(\char_d1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ila_error_i_5
       (.I0(comma_is_r[0]),
        .I1(comma_is_r__0),
        .I2(comma_is_r[1]),
        .I3(comma_is_r[2]),
        .I4(ila_error_i_9_n_0),
        .O(\data_d1_reg[15] ));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_6
       (.I0(Q[3]),
        .I1(comma_is_r[2]),
        .I2(\data_d1_reg[31] ),
        .I3(\data_d1_reg[25] ),
        .O(ila_error0));
  LUT2 #(
    .INIT(4'h7)) 
    ila_error_i_7
       (.I0(comma_is_q[1]),
        .I1(comma_is_q[0]),
        .O(ila_error_i_7_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ila_error_i_8
       (.I0(Q[1]),
        .I1(comma_is_r[0]),
        .I2(comma_is_a[0]),
        .I3(comma_is_q[1]),
        .O(ila_error_i_8_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ila_error_i_9
       (.I0(\data_d1_reg[31] ),
        .I1(comma_is_a[1]),
        .I2(comma_is_a__0),
        .I3(comma_is_a[0]),
        .O(ila_error_i_9_n_0));
  FDRE ila_error_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_error_reg_0),
        .Q(ila_error),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000EEE000000000)) 
    ila_test_i_1
       (.I0(ila_test_reg_n_0),
        .I1(lane_sta),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .I4(rst),
        .I5(active_lanes),
        .O(ila_test_i_1_n_0));
  FDRE ila_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(ila_test_i_1_n_0),
        .Q(ila_test_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    k285_test_i_1
       (.I0(rst),
        .I1(active_lanes),
        .O(lane_rst_0));
  FDRE k285_test_reg
       (.C(clk),
        .CE(1'b1),
        .D(k285_test_reg_0),
        .Q(k285_test),
        .R(lane_rst_0));
  LUT5 #(
    .INIT(32'h00020228)) 
    \mf_cnt[31]_i_1 
       (.I0(ila_test_reg_n_0),
        .I1(comma_is_a[0]),
        .I2(comma_is_a[1]),
        .I3(comma_is_a__0),
        .I4(\data_d1_reg[31] ),
        .O(\mf_cnt[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mf_cnt[31]_i_6 
       (.I0(\mf_cnt_reg[0]_0 ),
        .I1(\mf_cnt_reg[0]_1 [4]),
        .I2(\mf_cnt_reg[0]_1 [1]),
        .I3(\mf_cnt_reg[0]_1 [3]),
        .I4(\mf_cnt_reg[0]_1 [0]),
        .I5(Q[3]),
        .O(\data_d1_reg[31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mf_cnt[3]_i_2 
       (.I0(test_mf_count[0]),
        .O(\mf_cnt[3]_i_2_n_0 ));
  FDRE \mf_cnt_reg[0] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[3]_i_1_n_7 ),
        .Q(test_mf_count[0]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[10] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[11]_i_1_n_5 ),
        .Q(test_mf_count[10]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[11] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[11]_i_1_n_4 ),
        .Q(test_mf_count[11]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \mf_cnt_reg[11]_i_1 
       (.CI(\mf_cnt_reg[7]_i_1_n_0 ),
        .CO({\mf_cnt_reg[11]_i_1_n_0 ,\mf_cnt_reg[11]_i_1_n_1 ,\mf_cnt_reg[11]_i_1_n_2 ,\mf_cnt_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[11]_i_1_n_4 ,\mf_cnt_reg[11]_i_1_n_5 ,\mf_cnt_reg[11]_i_1_n_6 ,\mf_cnt_reg[11]_i_1_n_7 }),
        .S(test_mf_count[11:8]));
  FDRE \mf_cnt_reg[12] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[15]_i_1_n_7 ),
        .Q(test_mf_count[12]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[13] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[15]_i_1_n_6 ),
        .Q(test_mf_count[13]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[14] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[15]_i_1_n_5 ),
        .Q(test_mf_count[14]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[15] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[15]_i_1_n_4 ),
        .Q(test_mf_count[15]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \mf_cnt_reg[15]_i_1 
       (.CI(\mf_cnt_reg[11]_i_1_n_0 ),
        .CO({\mf_cnt_reg[15]_i_1_n_0 ,\mf_cnt_reg[15]_i_1_n_1 ,\mf_cnt_reg[15]_i_1_n_2 ,\mf_cnt_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[15]_i_1_n_4 ,\mf_cnt_reg[15]_i_1_n_5 ,\mf_cnt_reg[15]_i_1_n_6 ,\mf_cnt_reg[15]_i_1_n_7 }),
        .S(test_mf_count[15:12]));
  FDRE \mf_cnt_reg[16] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[19]_i_1_n_7 ),
        .Q(test_mf_count[16]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[17] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[19]_i_1_n_6 ),
        .Q(test_mf_count[17]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[18] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[19]_i_1_n_5 ),
        .Q(test_mf_count[18]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[19] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[19]_i_1_n_4 ),
        .Q(test_mf_count[19]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \mf_cnt_reg[19]_i_1 
       (.CI(\mf_cnt_reg[15]_i_1_n_0 ),
        .CO({\mf_cnt_reg[19]_i_1_n_0 ,\mf_cnt_reg[19]_i_1_n_1 ,\mf_cnt_reg[19]_i_1_n_2 ,\mf_cnt_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[19]_i_1_n_4 ,\mf_cnt_reg[19]_i_1_n_5 ,\mf_cnt_reg[19]_i_1_n_6 ,\mf_cnt_reg[19]_i_1_n_7 }),
        .S(test_mf_count[19:16]));
  FDRE \mf_cnt_reg[1] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[3]_i_1_n_6 ),
        .Q(test_mf_count[1]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[20] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[23]_i_1_n_7 ),
        .Q(test_mf_count[20]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[21] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[23]_i_1_n_6 ),
        .Q(test_mf_count[21]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[22] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[23]_i_1_n_5 ),
        .Q(test_mf_count[22]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[23] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[23]_i_1_n_4 ),
        .Q(test_mf_count[23]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \mf_cnt_reg[23]_i_1 
       (.CI(\mf_cnt_reg[19]_i_1_n_0 ),
        .CO({\mf_cnt_reg[23]_i_1_n_0 ,\mf_cnt_reg[23]_i_1_n_1 ,\mf_cnt_reg[23]_i_1_n_2 ,\mf_cnt_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[23]_i_1_n_4 ,\mf_cnt_reg[23]_i_1_n_5 ,\mf_cnt_reg[23]_i_1_n_6 ,\mf_cnt_reg[23]_i_1_n_7 }),
        .S(test_mf_count[23:20]));
  FDRE \mf_cnt_reg[24] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[27]_i_1_n_7 ),
        .Q(test_mf_count[24]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[25] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[27]_i_1_n_6 ),
        .Q(test_mf_count[25]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[26] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[27]_i_1_n_5 ),
        .Q(test_mf_count[26]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[27] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[27]_i_1_n_4 ),
        .Q(test_mf_count[27]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \mf_cnt_reg[27]_i_1 
       (.CI(\mf_cnt_reg[23]_i_1_n_0 ),
        .CO({\mf_cnt_reg[27]_i_1_n_0 ,\mf_cnt_reg[27]_i_1_n_1 ,\mf_cnt_reg[27]_i_1_n_2 ,\mf_cnt_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[27]_i_1_n_4 ,\mf_cnt_reg[27]_i_1_n_5 ,\mf_cnt_reg[27]_i_1_n_6 ,\mf_cnt_reg[27]_i_1_n_7 }),
        .S(test_mf_count[27:24]));
  FDRE \mf_cnt_reg[28] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[31]_i_2_n_7 ),
        .Q(test_mf_count[28]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[29] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[31]_i_2_n_6 ),
        .Q(test_mf_count[29]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[2] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[3]_i_1_n_5 ),
        .Q(test_mf_count[2]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[30] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[31]_i_2_n_5 ),
        .Q(test_mf_count[30]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[31] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[31]_i_2_n_4 ),
        .Q(test_mf_count[31]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \mf_cnt_reg[31]_i_2 
       (.CI(\mf_cnt_reg[27]_i_1_n_0 ),
        .CO({\NLW_mf_cnt_reg[31]_i_2_CO_UNCONNECTED [3],\mf_cnt_reg[31]_i_2_n_1 ,\mf_cnt_reg[31]_i_2_n_2 ,\mf_cnt_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[31]_i_2_n_4 ,\mf_cnt_reg[31]_i_2_n_5 ,\mf_cnt_reg[31]_i_2_n_6 ,\mf_cnt_reg[31]_i_2_n_7 }),
        .S(test_mf_count[31:28]));
  FDRE \mf_cnt_reg[3] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[3]_i_1_n_4 ),
        .Q(test_mf_count[3]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \mf_cnt_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mf_cnt_reg[3]_i_1_n_0 ,\mf_cnt_reg[3]_i_1_n_1 ,\mf_cnt_reg[3]_i_1_n_2 ,\mf_cnt_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\mf_cnt_reg[3]_i_1_n_4 ,\mf_cnt_reg[3]_i_1_n_5 ,\mf_cnt_reg[3]_i_1_n_6 ,\mf_cnt_reg[3]_i_1_n_7 }),
        .S({test_mf_count[3:1],\mf_cnt[3]_i_2_n_0 }));
  FDRE \mf_cnt_reg[4] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[7]_i_1_n_7 ),
        .Q(test_mf_count[4]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[5] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[7]_i_1_n_6 ),
        .Q(test_mf_count[5]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[6] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[7]_i_1_n_5 ),
        .Q(test_mf_count[6]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[7] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[7]_i_1_n_4 ),
        .Q(test_mf_count[7]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  CARRY4 \mf_cnt_reg[7]_i_1 
       (.CI(\mf_cnt_reg[3]_i_1_n_0 ),
        .CO({\mf_cnt_reg[7]_i_1_n_0 ,\mf_cnt_reg[7]_i_1_n_1 ,\mf_cnt_reg[7]_i_1_n_2 ,\mf_cnt_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mf_cnt_reg[7]_i_1_n_4 ,\mf_cnt_reg[7]_i_1_n_5 ,\mf_cnt_reg[7]_i_1_n_6 ,\mf_cnt_reg[7]_i_1_n_7 }),
        .S(test_mf_count[7:4]));
  FDRE \mf_cnt_reg[8] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[11]_i_1_n_7 ),
        .Q(test_mf_count[8]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \mf_cnt_reg[9] 
       (.C(clk),
        .CE(\mf_cnt[31]_i_1_n_0 ),
        .D(\mf_cnt_reg[11]_i_1_n_6 ),
        .Q(test_mf_count[9]),
        .R(\rx_cfg_lanes_in_use_reg[0] ));
  FDRE \testm_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[0]),
        .Q(testm_r[0]),
        .R(lane_rst_0));
  FDRE \testm_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(test_modes[1]),
        .Q(testm_r[1]),
        .R(lane_rst_0));
  LUT4 #(
    .INIT(16'h0110)) 
    testm_sta_i_1
       (.I0(testm_r[1]),
        .I1(testm_r[0]),
        .I2(test_modes[0]),
        .I3(test_modes[1]),
        .O(testm_sta0));
  FDRE testm_sta_reg
       (.C(clk),
        .CE(1'b1),
        .D(testm_sta0),
        .Q(testm_sta),
        .R(lane_rst_0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
m3UnV8x1LBNlH5QyH4pZsT0LsD2drBDfE901bSD6SGIKqDgm/7O9C2nnLTTQF/Y0eBOkkXRHPLgY
CneFS48Y5w==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
kzsOC8bhIPNCJqIBHe8cR0fioPCwNCw2jR/iCft8rgl8JgPziJnRPSlnMAjGjIit54WdEkj/GQbq
Sob3YiUq9SrHuAr9qIEXDSmEIVl+GFFWum+nxAX8+1uckB8LGI6QYW2cTPQNj47jrdIyQWmK82UQ
boW3qAu+KlA651qbpB0=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
aGewvzWNp77fnE2nqVDxtg9M1PiocvhNN0XccdcLGCKtWRprILA6ol0zd1MhGgFuDIZyBjHLImwv
nf8WYaCnkWjViXZB4kb/eB304qx8zapIHvuyKcGFgwYdog3ewQ+F4bdD95XZSUS47zi+/D3rfbsn
ngBnIzVbdG9AH1bUqUqjJXQcjJbzloivmQ4oW6EPm/NBjG59DNAgGuLaUTAptLi+bEyu4Hva2kWn
CE4y6GY3QBf2t1IDNBuePsj3loxIWXrFkE9kBm92sDR/H8OtantpXvOl6IPXNX6b73OjeuHa0wYq
Fuvp8pLG4UoDJJU/VzAZR7n8rkJ35/2CyRyqIA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
f+6lwI1avybBZxtF9kWL6PihjKIJqWbGmd/nj7TbgNF80Hw0wlD/BSUJBzNO4mnQUYv8PWLCHfmg
i6kx/P6pqkkp0LV2ZBRv+7Un60O/X37S8bmvvAXmRezZaOSGXTyiCkOkN1A9kfWftyaZdm1z8m/y
8Gma/jNP9ncbfcn96HVJ2r/XfBJHrCCmja9mRr2h1U9mxg4y8Z4UGDV5d9oGw0CLbvMHx5Hnv92i
iSlYZV4uuA53chxyzQcTS5xJfRadDhM+m0mDZ6Mqg7y0TUFttZ6MbKaNu8qJfxf+6j53Qlz1GJ3y
OIT6L706ItfM7GUGN12P2jdshC5TzUcVLc8KRA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
cocVZjfAqHLhjdeZS9Z6v4n6gU96utL1yS5+K4Rj1kaAY7Mly6BzEp8zwM/GU663WR29u04kQ5Yk
rvDoe+d+0GNzmtEId6gvkZNWrRJdd1ifh8+0LE2pd4qe5el0pG3b7MtaSHKnB868c9sRjVF0AlHd
WY7HaLSExCgeTeB+aQqcndrakKFK9D3Y36zqcTlEOEsbxvhZrayb7zypwwPlnpiFN7WgbxQrB14L
9Ps2W68vYOOuVioRxDURxr0qGc1sR2fXOp4exIJ2qWnUiok6zZNqLr/Kbbe6SaNeiKyY1puNoyDE
f6gUUzsukONnw8Ku5Q0kTBOSVululLI91LgMcw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
HUzRcC8C4AWZ5iLhnaYO2pvhgZQOBG8vZNLZ3BsX24+1imYfaUnREjLwnZtCLeCDvFb6exo1ZLGa
FO6EXQyE2npZxPop9Zsu+h39SR7Ohbur3yKN+2DlubAHSGRh0i5L0IpgehLpbl3hHhRO6rQJb/R6
qNqacJvPHP/k4CcTxMA=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
pGw9sBG6JF9FComNrVsjJ9oKvSioNN8brmX9OH8ZfozeCS+6YheQS387gMUAsIxHwC9n1D+naX4a
ILo11EDB42qN26yP6QJv3I7+ozo29ymgR8E8SvNCd47a3GIAVgrhj1QUxJOljgJw8NqatU8Si3sR
J9D9do9TKa7Svm0vodKbjIfiZj4lI/Pi6469JiT2k+ZgGM1hyNjxA/QTE1zBOgkO7gLbkt4Kj1Uj
lHezvV6mUoKl5XqbZ3C25BQSJxr2GgENiuWJx2npDmqT95KhBUIgtQ7I80umJykKc9TnlcAqcRJW
AbbpLs5mqbU6XvWQaF8RQ9szvlNh9XT+7xDzSg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 26512)
`pragma protect data_block
uGAiUpo4L1vzbKK3GRG6vKnGbz7udJG0x97TzXKl2bsoJxRhmrNXdJ9v8yr2UEevgoP2lMi5WrdN
ZvD9exqe+phFUam7M2L7fjx62I2kMdgUiEIwcVycEjLYwBKyfRank/oQ8zYARgWcNFYgHjQ3+YMe
UeH9W81dwVNHfK8kIhPMcuDvGsYAg8RIQpCBao1E1vu+NfT1To5W070C4V0rhCNxf4I8nAYANdje
1a70wXXu2xQy6MwbVDSkCAj0FpXMYjVPR4qWZI+ppoI1KfGPGFXdyAICWRvY0A/CKbprTDlpYWlB
KxbJ6CHco5gEFbECLV6DjWSNyz+HEbGu6tfSLpO6KoysLoIpA/ERVRKaQKEPHSt9rTTTMjynqgwU
HX7aI9eLSLGSH5pCfE15bxdnnv25zqBvezalrdCOGKm5IrPqMvyxM9owVrMIQC4h5xVK9DZYl0ph
R2PaICDUiaDLWnAfngFn6n7bFycUThoKHH75AucQSUDs8OnXR8fDWOC2m+eWpQ90Jz3x147SqeCY
W/ERa6YxalssA4bkzxWvcx1PCC0sxf2WH3PaQUYGt82huWQiG6et5NeyvUNem7xZQEp2Z1NazYgO
9YSRXzLEuL8sPbbK0klN9Iy1Zpn1Cj4+Ndik8VB5ftz8i9N2oNue9cui/e6CiG82Qt4fY8bBhq13
zmCJ+O3cqjmQk2ZDcIor5mRXuqJv4d/MUQ9Mx+zUduuQbtJ5o4xG0dS5kcurSh8QyQrCje12rlp4
XzGBsx+7LlfLgt11tiRbjqrXxDMZ3R8OyajglUKKp/O1mPgFzBMor+IgVwsfSk56dK92O6kY5jrR
XWXhRb3HS2InNz2DKcSZ/Ow2UGRd5pv8R/PPAJ3iiFyQhPid115/NSEacf4iwunuVuShF5ZG3O0r
dOa/5Ee/M/beo8iIujAouXr9uS8hKXVWkd7iLeJ5LK/ZvG4Z7AZTpP6cl6gLICeKTE+Q6Uc06AZB
w2NtmaEf6la+5m64l3R8Bmn+a2ml+zxFN00BltYc8YvHF9vAInqq1JJzLDJGjhlRUXof4pY8mHrG
NfxByFa0VwavfU5yO4OOjp5J64hkesT2EI/5rOLJBrwVpuWpHesWESxd8ufrZpcmIeFyW/C78AiG
okRVxnDeehjbw5X/sGlFBr/+ydK93OSZiT+O6O1ScZHaGIg40DqN3YD8PWhGDjDmM8lrAEpjJBoo
kRDtVD41fDUaBI+Wzbz4U18mySUXUs2umb17qZUB1zyzA6gAqejehMqmOGkS14Di9h+ygS5CuQQ3
fc+qKwin5tbQ7KAsaJTGk1TJp+8AR8GRCanud86qvqlKmEPBDjMbFzBzPOf0Wk20LYFu2BiQT07T
NY609UMdsOSRUXXshRAtp+B/jeHUFvXU70K2Icp19ieKHRy82EeC1ufbY6OwX8I1Fsw8NA7qHELV
OVS3spz6fSLLpT2zGb0VBo9z8l+l3WGGFhTBPlc7i4s+pYujvHxCcTJDDrMGNoBsGAU0ZwXEFWLX
tRJYp9Qw0uaPnCto0QNYP8BWRdk0FBs0b6LRdYITo3RZv5ZHEu1ZdQBX/SwslKuruLGtFAEGJfSU
z2gVPUltvf+LsgHanRO5ozHHexjOjbR8FAmy2Guma6BAdEB9tDI+tK8dFBFFKBSMYOqy19W/5pMH
wF62r1zeGzMoAaAbEBLoXV5cENl9J2o9GGZZ3dXMu5x6QieGb3x5z4Wh2sFMCtZ1EUVhl0i/iphO
v9qW+5tHtV0Hckz/6lKhOsLq4gsdWAoIq0CsJPnOLjiV6pn/sS9eXXjaONDvSrw4fYQbTx6xDrC2
DGnBM2Gxf0ItDNm0B8Ide2WK4k5KfT7zAvs5rRuwTMnmAMc2OkxxAbWi5xYbolXxDgP61owuIH7x
ytmr4Ew71vAuHjNkZ0umkWNnLzqp2XKl0Z5CQE0hzKN+mW98M0/yXidykC31XvH36wVmA/BrpLp1
y10GbTL6LlF3wTjD+fEXmnL+6qZL0zwDWgFq+mgwXU1Za23K5nepwhZh3lNjYjLClQfYLebixBUL
OeyJf8SbE5jHpuJC62F8YNYwieamHWijtbKdW5JE7jOZs2hc/dPo4ayJoUW9aCuhyG3QgNPz8G7e
MxJ7XB+5pw2/Qv0qAlOpGp++/R3xmTvROKWnu1nATwFsc6+wmsRMZqKRvRIec1P+Blxk3F/vGWU8
rgYjmrL9JfB+jdkWxt6SK5JimZQqz6bWRnw23GddDGSN54MSFSCDOt0zetDshDXHwoW0ppx1WFFs
aiwKqhaWrsFlM7KIWu+6RL7O3Lx9jyX3YIl5BG+3MzfNGNs6ZXXwTRaHhsLo9uKn+S15MBw9eEzd
Ny1dn4+1WEFT7ccIDLzAr5ExXNVeIKfdLcWj6fZxZELTEmDi7QQekgziobrQdnu+9LH7UwKqO3f6
WoYN6J+vy2g8++V2BzYVUoMkuekljWADeTYJ8o5jqIYqoLLZDI46wRAs4r+WYSyxoCoSGPv8iPX0
nN8Cx1U6TS0r3mbt+5Ef+vHvMWeVRujUml9QybWwbKi1ntA/GnnSZcvkL8DYGSrefjBAYz+Sw7O3
YZpaBHYInGbR9HUMabyGSOYl1JDQkAyKUiNl+sAk0yZkeeafS3obrmz680xDuIqv26+yewBXdt7B
tfecwN5WlqvxxUQ3jR5EwWGJo67pqUwvmjbfv777C+XGxDSGx53anIwwwEMS6cKKSUZ6MmecnD6E
+DLOkVHcZpRYm2cndMx4kj9WcBtBjFVSuJ8B3+O+ao+DN/IuGcn+siZGOEtcJXJgVXhYGykZ6a7s
URDbTgGM4PKF23v6CqubOgcYkzBu+bHfcC4RwCIXmHQt3Mtol+VCf8cFL9GX/hEqCrO2rmFWRuSm
y9o78eZrEn+MUnbs3oKWxfJZIX1vYWB19juoZXIWpYLmq8jKltTN0gsTl+kR2+XhGNVKBMNp8dsN
AtYJ2kPtvh0TbayVX5tb8Hx7Ap+yzYp0SMQut3ZFVX+Z3o43wSe6PaJi6EWaxXRPjkK4ONbubiTN
qKQJ833Ec4UfYReyNHTts+bABGNuOATgJ5SYqUYUpdYk9TXdXRvoc9XA/9CHIM4+EAsLF3pM7r29
Pgh7Io4sSEXdS0a9ZnM1MJI324jg8XdX/+aLemdK0K7LMF085k1btDORLiqQU8QKM5Ww4M97RWcU
x4yfpzciby59oDIFCDm6ZqaKC6IF2oZfW1i2Qiij9YrtFhBZ7/2Z7rHPw5g7SLpbzL8hWzuShKX4
8L4J+7DvMfirXHK2QITtYp2VipRG1wdZW7b+xoe5XNeBYi7e1aMG+KLKYMZGLn3pG82Y8SVBipnK
qjnGkHRM4Roc8bMMBw51+dwkuG+4Nkaj+RT0hE83xMzgF6XD6HpeTHztvJffYsPoibZZwcO9/vAa
dc1BJU1UC3jiWZ0AQavw9UG6fwD0QYXx7OXa/mqCDyYuTThxsj5YSYRBBpGwB1WTjExhfNmcTTLn
zBAIdZQR8QSGzuWgJHJyDH6hfQXX6ifLzpVnmtM6sstSI5A0s5m8U0FdDdbHyC0wTeZhXAiBOxFf
FJl6RPI5P+1BrIGmh0a0NkEG/hDtSDEeqRUl4eWCkH43iS+hEyISY3o9OORI8F9AvvrkNXJsQHU+
j0yZ2Q4wah4U7gUSBHIfHrXrRgvpXsF0fQwaslrpOk+g69cDIvmrzFqfxgEK0jazP6FMpCsyGr68
KQvWdf/Uqq0P0w1ROGNgiqpo+wI0i1HCsXPvhL1SHDUnfl90/xeSb/sqddrQAzWMM0dLqpcNzYb9
ikp71yO8lzpOz992QIFjgIYcIqOA0R8DFvyqjlTAXOPdPIGm4i/gOvHAf3tLTbOM5gudSIfPkLCC
pbFMf+0BRp181h9xKbAp/ZP977m4KDtub7cKdts7+ijGh9bE8e9heQqWEkFQ47cWrcdomXuRebj4
VP+x2fM+kXtwcARfnJksjohNpwu2PicDTKDv63hHeH/qTQRZgEMWLUm28SJ5ewgsGOz3BIAoZYHz
Ef2uMFBiWiMafZ8nm2Q9S4ppgPFVkfWTOqiW3YQE+75MuDLCiOe7UT7SPrq0JQb3vpHY2cJg6uGf
C+sADwgATZfOSW0fGb4GaTFrh5j+3bn/XV/hyVt8kw6CraZPMLQ5ke3nY3CQOBrLIPWsAo2d4Fgt
GEiaPIv3CLH1d6+OoJyvfcPWBON2OimH0maQZU4dC0V+8vLlR6yjBvVT/GUmh43jTAFPwKSLNST4
e1idXNLEOU6HRUnxE64NAQah2N+Xut4dCgIFeZ6NVZX+SUu0OB2aCdO6PSo5NQ4D5OkCBymr0bnH
ylf3Nl0emvJU3G9e1Di2m79Zhewr++PlNAdFFvsZyQGdpxaNHUAtRXGsCUeSr/TqQXcrBaonOwWf
D0YxdZZzZfT+vhM5E5VqJ1w2l8IgqAY15hpwFFk28rF3AXRLNzdFKzPzGEp18VZBBrYD5CkBWmsl
w7fZAz+aB09lePRegjXfW+pD4yglvwz5dXKEzNl0IELvbFN8Wp5x6E6oT+a+3pHDFa9ybJLimeHs
a7+bDlCbtXDgtGjj4SW28dhuBxv5fRv2JokOf/d7ydBjeFA9gt5FOTduemr9NDScDlZY/1eECDgR
na6mQ7lS1WW0BPyZ/9YzYsR6ZR4eC2lsgdGWNcj8iZuM3WtcMh4/P2V/uGqYr3H+7mPvD0UdxReP
PM9sFGlfS6FjJxFJnXL5e8C2jkwZ0LFyXvgJZpK96vakdpwFlWAsb0y1wPgnj0m3VjhMcpyes3gq
7gxvuiEIzrORmxXRY4JXaZXOTnhsXoBz7jwdkZyVMSRT6y6p85qSOEmdeJBDgJkq8V1AgIJGY5eu
mqrY8zLNxq9tCRcntowxTnOa6LHAv2q/rUbnMWm9YH+vdGKkpF0/fRZ7WA93olTJq/eCfJDBrK5r
Wj2X0fcBAlEOVpuY/X9yRreUAZ8vrDs4uTie1gDPBu5D3//FOm+3dXgEftupTz4mTe0sZmdwpLbv
uupGSDGn63lm34luwMf+nvobbKdnUGRSxmpAFcXnDcs+yPGOIQnDn7MT/s0f5V7xRCPyA1IvSaTG
rSl5jI9UAxvllXuw5hnDhE51dAQTdzdQzFDsLLODdG3kkuCu7t3ieFvIPTKNdcU4H3RG1wgBYeTd
/A05m5v7UaMV9KNAbW69bXrmx0pTIVzfTfWUVLq+Y8+j8drr9b+FkGGV23H/YBw09FouEl+QNiVt
84Kz8hfAAFklycQg5yW03NooD9T8J3UkQwEqqvLooSQjGsFhW7oW+H3aHOZLmPmmfbpIhs80Qg73
kKEc8i5qiwBo1m0PDDw1XzmDb4uo1XC686Bdu4L14sMLjeoAsCqrnXXouvKj6PVwl8Ml45AbyGZX
O9XoYiv2+57KOwy4/eTMeqikoykME9VDv9yfyCwOoavkO2gFY7zN/prQTkDMiEnr7+RQZFkHeuHd
jxm1n6YYuY1VxYcN1tgkNos7lStiaFTKRfZABiSAcPQv31QeTvvV4J/G0rrFyABVi6+WKvVXs9dI
0QpIDTbD91KULCcAslFVLkcuEy/HrBJKYTjJVAfEKVbsTQxp8UTffD5uktAVjGCkGSfQoyicLrpz
mx1BPGAjjFNbDvi+kc5TtwC7wPk/d1ZbQupwgQTZJv7V70ZwvzIjY007V9PQ1KNUtOXYmkaUvO1U
6ycMMPVJJBRYcsRs371atYiAhP7EK9SWy3LfQ9/ztGQZpQCWDEg7rA5FMn00l2rEDKbT0Flxhucr
R6qwgZAuAj4ZY5jFelS7Rp0U9vXb8JEjsHdYvLDLKp7uCklUMmICt1uOpCXyOIvMcAzCYT2c68ys
ruhGzckJKlAeg0hDF8C1xq7KskeDMdf1PSf1odCMUR75slK1VRRpUN28CuEORnCBXJ21YKU2ujdJ
PMatn4HjYqiVFu8rwkPXcMTugGbo49POmj1yUycqcJCYXTGPNRMKTte8hTif+w99KUqw/sU9EAfl
vYCTDFwwsHJ6xZkNbbEgmU+9pkhSYtHBY5ymItiK9D0PAQWrEesmEz6noUFO6+aGOozv65YS1R9N
H+kLVZDsqFMwX583swH5faxIHDXo8A8auQD2Xy+svR1DM8VodU5dl5Eq7aUx0z618VBudyphWQp5
RDQKR74frGoqo6UKkbtL2BQaI81xgkyv3Fn9VffQYGmue7Nnh1LoPyXdLEu5QjMrzJdJNyoSltjd
3KFfZRfIeNw6m2WVGNiasf5LyjRL/7IXW0G6A8rQYfc5bToynAhBr2HfOELOk+6R99UGXG8dOcie
5V0WAs0QO+npAW/8rci2xyqYCEHW/sc8+8CLA5gmuVz15/NfW6QWfSz1teSylNjAW8QT+rztzeNr
mCnYNmG0y/Nw+Vmw3OFw/WkZeFxF2EqZ0wz9PuzGo+IkdU9nqo8+eMUabyWxQBhaSoY3DZHk36jP
i1IHfxDxe8qWMD+D7+hLkSzlJYc8Vos6RGG34zRBeTkMUPN3WmhVYVmOOjy9IntFAoFD5ooyIzEN
oqkxsk1/mHqojtNwOwKSPxgSYtyl0twLnpP9JMSWRiyN0IcP3t05ox09c8fb26+wMhjEpjevUnlX
9OdCkF8+qWADDrR0L7EsiM0DDE8F9uf0oxVhHj8QhZxa1b3xetfgkLEsbkV3q7wJ8ssFTLi55ufX
v692xeq1aC/DEYLxc3E7EhVCE273RV9sGI08sP2f2nWMrqesnIHNTUGBJSQcLb8OgBw8LJ8AIZEP
W0dEtixU5eeMrbquQmkMuTNUIDb8JXvTnexKq0oIm6p3EfEfipZVVbVlZnelDZC3BBnv759qHLgu
js7HmfofuKyriSxj8ZkwgnN4Lu59PDEwe2JG0LDH6fziCm8zsImHoFMozsMsJv3CiQl0uG6a2qJA
jlQhFcAn66lE8eGZmsxPEjxlYbjmw9TnSZ0WLo3Ku37F1jrD76CwUhohRsxF4hlNSaYkA8geAqSV
am7OLeF78avp4Zof8f7XHWXEnDhbLlkYrQ2uGkYIrMTKJL2zi2rGLMU0bJqB4JRGYc1ttTUI6byj
gAUSoRQcwumojQWoeY9p+gTJnSOc3+OuWt3oxno+7vRloYw40K8Fu/QZW1/y69mNp7avERcM4DEB
Yt7Vvgpqr5MpsQRBI8LDoH6a/YPZ9ssL33bxJjzZRDlnUk9CG89H/ctXHMWtO9SkdnTVvZRKoRGu
pwfuDS0t16JhofUq3PahGiZmQ8YLkqFvpThnq+JIbeGxUqHJvYouz/buQOpfSzl5Zed5IVKxBQ/m
1TKOo0mxYADuctD5oPLUqzQdZ19K+qO6J7QsRGoEqXnZElOGk6OqLgX1ReBrJSm9TF/eGgHLhbI6
oLrvD1zgzpTVkppLbY7jcpNzRLmohk/LpLnh+U31+qjs2yyPu/DpJ/Wh8yv3C7/mIWzo1UJxsrV+
TenExC463iEouwet8lpv3u09g4S4A2b9CiQgwYICh8gffNHa0R8T0x1q9c1lNvFBkl10PI0YhTwe
kCYXfMTxL0uCYwgf8N5vaZfoRFohgTv7hJgjUp2LjA9BSxUaaL8iNK3NtKpPn7XtcJvauJrV56/m
CBZNHUcXUZ+1g62JV89JtUYM6B/58q47EMDDTQ3bYPCCdzSGhjGRQ6PBRRSlAxsU9Kf64VmxY+fn
5Y6RIdeqispma0oYVMYy+fWmXpQqmfI6wPcmEChq1Ow1HEZp29lN5UaL0t/9iSNXVHH9Kp404UG4
q/dbxp9faNNP3wHH7+lDVE34LCibne0QlyXHdnTz+4zlU7M4ItNc0BmEbijUag19Cg8CgY8DNsA9
aQ8WilW7bKHldjpoGD+s/KbiTjz0PArnacsEfZcqMxRr0i5Zgq0uOqJjCtTI3TRHAECiSEAu+n+i
Or44xnBpwDF1An0wngXf8j5MgISLbPwr20Wr3W2dKkefy2clYyd1BjiLYTl5haKyCn5jGgB3Rte8
5ZBzFmPClSKVFfJ33qDppBFUMW4cbnhS+feIaZJfrC2kWFxv36w8+LtwJGtkn60fdhjSu6EWjV+N
zsvi6xohIC26CKTMAgme8WzCMbshKuUW3zLkDI9QMLYskZdDTOi+Ytw4FeL5D+UPNQUPBOvXRb78
9+uNG621EeQkkQQM5tgpqNZ0VYDIUOhJpxX+ZO1ibJnHnmYZfMIcGBzx+bs/+kHc7e8w9IBFGCCK
mkERcT92Lwnqnk5pmx8ehnOC56GsclAmPEnuD1hgmIqGIyKchuhjNJIRQUanhVwpFo4EdZ5EIUXv
aPSxiHn+xb7S7ddK73PJWUiVdDnyI0DkYUzxGkb5pkBakYnGog+npTUafpf/0bI8d8Mofy4/lIDj
p5mxh0GSlHljq7yiDIIgLM7ut7Cl2gcTnBcto+AFdHF4pa+vwNFEJi7lPXx2il8GOCCZK+ZFyca0
2vwF4yqmMXV5x5dnJY9ocHVpYy3SC5E5expuIXhNFm3rP4DQED1rxmr9c5V5eZhZDGNlZqjogXtV
WZo7ydmE21iutgOxbG3lFQ/W+T6sEb1w1wR7UvfnOeE4Tt4y9gqz4h6LvELZQvO0wYhW2Mdc3+i9
r8fc5+INnGjxsVMry2B0JMN/jI+Q+pCqvbGusBeeVV2GSe+FXjGUWwBaWdgA7A/ILsJC7cE+TAe7
8bd5bJFpyDn4+7S0AZDDbc5Ms/VjBe7nB44bAsST9z2RnuqGBSdWZVzCk4qbg2iC1HFidSfVPtIl
024+st7gGKX3o3QOUS6WE6hSbjiZ0KoDzIAE3staKQCJ9Z35cZqg2iGf3pzoI7Nmv14litt4kAb/
KE/kJkovrF4mIox6pPpIhfP7I3nv9t/R9mBqpjY5H0lUmifDuB1CxMUUzzbEzKJXid/ZZ00vRdt9
e/BLsjVtY4BfWrV4zSLVJIiiZvDe+8m/vfRe3Zmss8sMqOZEU2YAOgFY98G/06y2IksixoWOawCg
IREKzVuWdVSfMbYLddlQ2WuYVn9eO2ogoKt5DkasmMuxi+ZTcu8qWAgpOKtNMWMJRe7sArKLyAO8
bhowdE4DON43kTycto0TwLN08jqXM5dTN/V/w46xcLe+SDyWaxhcaa8HrP2Fa+2n3SUPncliriqG
t4QARHgQCp/E841hERk501H63vdokWZJliHPGUnkjSZJDv1nvS+ENU8vtkE8Z8W6e/D7YlQ/zm3R
8CzJvY32pHlXuQnWdY2ipuBirKG9v9EG5GlX/c18GJdKXWUOXiVQ9s0u5ymMGvUXAyQaVDsDPAWl
Ml57L9XRKgv4OsorG3iPODbBCZ4eVteuEe5JbUG8Op5FxKWVnaBls9SUK0BNuVUwHYjXmBLWZrRG
nkqp3ukB2EgyAvxngbHbDfv9zDFAnWWXPpnIIGF0+e1Vofu3Y+yHLkJ0z6txaKdmjX7hySlwOnsU
Uyaf0BtzjMNBoHUeMIiCIK415iWD+B0ZiGk3vNldmZde4JvaMa9k0XRJrJ6Q7c898NPVSuuv3qzn
R9xxlGUnQBkXQxsdttEnH3fe6s9PJffMDuV2jISwT7PDrAPttYImj/cz9coWAy50lAWKJ0R+iUMy
AaAZveDjaWrI22lBQZnbi1hCAaC9OO/cxAZTbPMu1P4jR/qytNaz3jJuLslo/k8b2myrFd3nyhHa
dKscfbR9m85sIW0haGC7qefkBO7qXPqclWOiFhuaNgIhC8j8Wtm8WBDZzMUqhAKuWP+nb/Bp2AJ4
p7WuZM4tNql4yyOBj34LVH3SrA/WsErHj5AkO2XpiojLH2BIVwgW+Ez8TBN9FrU32S8/jTOu9XSv
pS3dogtctHLs3fNwnYJr1I/mwt60Q1j0E5O/q/L7CIipvNMk6kcmFSwuB4NH5NzUd7QePJuRiDIa
TySPRbC5jl9djhui4SEy4/C6aMECSSkbQzVID0GCJavJkFFdQ6ZShQkIXDWuxqVkQf76G1V1GABG
ne1oCmGhEeoMqQdZ+bvztOcQ/p56I+1R9xNHtZUwMSW22HnK5vg9epUkRiV+3gV+UAeETLMQRkCv
7MfUMx8cgjIGAKWbhGdO8530MDIUowmjfpIHTWGOb3wAxiq+L1WEh7E3Apyc6voWz5fn+sP0xeel
rGNo6pxHNVN6jwnFQPIUEh805U0RoHVpzI5sLxahdnhk8i1ESC40x06j3R4JAI89ii6+0oJ7vREd
WVkfYlkgnlLBFuL5V1jsbh3SRjD6VOw1iQLlrOqAQHotcEhIsy8I+ytcyLPr+GpGqPrn5CSapbDp
zWK1Bq8ufcNHKTNCzYbXyQTcfT4GiEqx2N9Nu4Stuts5UXxpCF2L286kDaQMTqieDwJHkYuza4X9
ObsUsSBbU2zx31rRHlVbGef++eK8sC1NRDpLbeJZmbQFyU7soCtNoMqz15BDYup54Xy3TrXX6Vla
bomnzoPsWB/cURTbdvNF9EFzYgy9L+Eh6je9j5TAxKhJlQox0f1t4HO/O+FsW5LVndwDZeobOIM4
m/9GEfV7d9F5FQ1CdfWex7jqLSgeULrQhAqbdecknYzOiqW6lS+jWHefvC3wzYZvadt9I4rZyeca
XuS6zAs68sVMNNVlzTxj57F/f085Ue8g4UnLT+B8sZXMMIhr1KzqIh6HYOAEMLeM1tMELb2Nz6d9
iVyBGNeyMuYMI9FxMSnB2jLAf0O8qAB3hmeM6M2xou+PmmjdgABKHQjJaPBhyBF1Xy9PR5aSxFGZ
ATF7gbYzaR+XXaIfwPyy42Vn5L9Kcl4f91DcpVe9Crt41aaPOw3zEaLWn/Cebz6y0aPjdBAVjL9B
M8x3uCNBV05BPQzIV7xomNLA2NjDilhEQxwZD/c0LrUEQMBgftbePqMK/1/cf9TMqWA/J4n5S1pQ
ioC2cLUKJ9fFhXpY9PPKJNkEuabm/coAf91M491H/VlTvx1Z04CfdspYgX0kHK0IA/GMJE1ljWfq
qI4ZnwCHthu4LIsFfIRyHV9k9MDGC2ciCyCmmANsnW2YXOnEmHYvQMHoxUcJoZfJ7zuWvtcvkHOm
9z6E6Shw6mg0pFwBbfE/ENDlNulmbzJev/H81jS3uZcCWDX9U909AmR1fSGu492xc1rpbzBBrNlR
rNl0lMaYhPk65KCFVirPdsxx4T3EtKlT9ZWEgwW5Dz6niKZw3JxrAGUtYVJ3OnCtcPoqLeuqDbBe
pI2LjRYvYD1wW+n1XGKoSxFXZ4jEy7ofQVgeWlMPVdiyPf3Gvwtz48+6C8VHdLNipM8cZWxxwPrW
E7XdH6or3Nt44NGweEzqPl/GKai7IZFtXPA6kfAYyuklclZBP3J92LULfDg6J/Reeh9fsJde+6Ub
WsuVANTcrHW1mR0w7/ItCWVtxIVycCvaYwPoI0dAAZXuUhMgdHWqRczRMfZc9YTFvU0vG/nCrWEo
q/POmXldT6dsprSS42qyRU1XUoXGvH9ZfSI9EcEcF/3kDIne+vwRAxcpsVH0aUiMqEfFmKzl9yuy
e4JS0un7n0fJa9+GGL3hdAxINdzlDtvINDxocE4ze8/8MgRv/ItOIHGNq3QuJg6+9JBGuT7QkpCM
y8qBpAJWcGfeLjmH8qyP7/+zKlbjOu5fFJyunRjuWLAGSdjMSUkxOQpg/pERJnD+zJUFYAv4LqpX
p0UaMEMIDdyUqRrlbijbJd7t+7diIJi0MNthu4OVfoYjuzvjaFmOhqroqZoZTjpspqC0MGsBWzHA
QWVrc3DrHLx0lJYBXx2BztxzbsmA4L9IlXTHz20WX/ifqEfseNRwfTfjF5C66KsH5DvTlCQIkY76
Drn2jn+vrUQOWPFE6bxZMFHxlDTzgOeZXRBKlJAewPyvjRAreGwV/odX1WoJmCfxZ7/NTOtUKcXs
c1c98+MzkWA4/lNBLATDmyntDxUH+sZTz8x+SKqKj0/ovOGVvHtjnMvgGI413J/SD5bVse+jWlDf
yMFzc4Y+Y5+f4WPYxShdswT+K8zZiEQb7g76F/OrHtoCKPCU6/yI8tD793bdk7qXVHSMs4zmITPM
NarkvRfeoDJPVAA+xZ7mlmXGo+ewWSNVeZ9F54qHJVLw957PcxhChLB+57VDz7ge7N57QF8Q479F
DjoKQ3oALVuFWP3ywPhEMh5z1lINdTzrvDXXZKk0Z9b3accNfmdgXDkNrcv6BBj6d9jvg1fbk+wt
el+hyAHcXAjICbFnLTCqtMMrXoYd6LfptKf0uWlFJumt6I1vRUP1BCOB6heFRqN9TQYEN5csp4FU
IycYO6Cc7n3P/0sFlMtyIyTNhAPdtgrCrLt/UxqVF3TxmF+qEjoXGcJ99zczkVY1XvGDK/fLdER6
Cr00ONuVt5zZ9Ub+MY9cRy82wNJ3mTnLofYPwAkwJPCTw48AEoQhfZMCdELKOKZup+HVNvdklkX8
EpEKq8iRV4adpxMgA+gwScg/GUPBGhzxsEEIYW+0UaKCNAiD1QSNvy1Urpd6cu8YGNwDi0YId5+U
ishOlgQJhlQkQIquV1aA5RgwLnpRsim4Pf6gJfhUm6jfNEb52DimIq1r/PxNeETpWpjti56TVKIC
J7+pi6iO2nHOB3kkWlfWYoae7FUoVps21Tv/whKYu40r5Ah/8NhWAliy1sNTx6NsoHV8JhbL1Oef
3CEdeeLSJSmM0qNWJPVKn/9XN6hJDJnp7HspGVBHQqT18VZPAWSiCMIr7u14lVdboYnissR6wKtu
qO4i3je4J5479KroWaWA4XWw7RR6VXdx5r4rBcKzPNNhZhcNzIPGD+GOlB+Wm2pROBfV8eS7X496
F6/b4yCkEKrGjWJRIe3sC5wfQeTMel3aw4SbnV8co76bcZAY9DCvrmgULb9bikPZovXOiKo5zH78
sQquQB41H4OWSjRM2lF30LmGOOhNLHzeFsfZEODEbUSZHCBLJJMbIll7knaJ6lw6dbDaLiQdS4aM
NU06Vp/M+UgtVRhTeu9v3xsklbq98MRPWY2gzDg0z4ThmdESIji8dZohW20ro6QdbA0hNz3E44WA
ytne5bYM2BFW1XEcQXcmV9yTvmhegVD3uBCUlkX4sN7i/SckpL2N/nO/UASIgyw0478sdAbF3ehO
Vy83aQf76+t3YAe13dIWvRObLVEM9em5v90+3HBsoaQaMqLTlx5I5Z8LPxgKX9OeKPMBoEwEWA6c
010XC8gdZrJrvCj33ZbL2YuEx3tlUJTC51GoJW1GXErWcoX8Q9iusTidHtWGstPGdAHLww06Vh1G
OsdcLrCYmxu86Wx4HR6MooWqgZm7R0Zto4qXFBNu/2sgpZdjxCBeXVi6xSzL5Mp/tYVkno6qbnAq
SGTBzOi8Gp/h3ddLrK7Ta3sNr5T/pXYQMl3AdHG5DAQKeak14f8RIduFq/KXC0odyJJZX9yzVsri
xzKAi3djpevtjsqQIh6ZRfMh5t5q92qDubywxjTKJl2zJd4neKtmfQVY4yMTOvBX4HFye1DaktqC
/39awOG1HdQCnEYT3Cs4L98E38wVrtLohRTJRYsfo1veuEVluGmTIBqvhHjhe1pgvnNRM05iJntb
F8XC4KCzKvQJYh+lAZIBT2s0HxjRfbY2vaaQ5p4K7uiV1hKfCqTHG106pDwylffUb7+kIY616TGi
ampl+zNB4za6b+KoF5HaSoEntqRJcPJX+zOjVidwLHdeOP/AiZ50DFXVB3cVQiWSLv/kZA4ivqDI
ba+6MwzmLbeEYsZXYtVLlrvB4NJfAwVwwbt7ms2S/0PRkQ0JMhwR62g/OU8e7u9wuvCvxcm8KADn
O56y7rrpD3Ri8lOrFAOQQQmFsczbAYg2BWapafPRbIyt0nxzzmod9vIa5/LiQn5AGU53zuR/66mN
eOagEjNuE0dNikH47L8mSUU/6e0OwYo4p3lbp0YQTu4xrMGsHvTwITCAc3KOOvvTPf4t2pAOiL/1
IFQij773yUND8lB2cWaYD/fJAdWzcJbue/34sSZZnQZjk8I+UM98KVSVlZVk+UviIShB5zy33DCO
gysu1OIJTFpvr+gnOroYgSraHKYr4Vk7Tk01k9epwFemtFvoWhvWhH/8b3HN0oGG7+cBP10ttD9o
OqSAtYcQbviovkFQlBtejdpC550A4eA9KR0cEBi+AqGcUJ+WwN0rW1dlRAmfP9rMWtgrvNfvGclK
/K4BvWWz5rbzn/t6zxjYDsuNt4vMS8ph3bjNQnaPzA+ojE5ieePbTIdBRvrJ/8n409rWt0S/OG19
KQ+b1v9ir1KHYaaooJlEbqV9FAHAClbECFNZd5zeg2LakOkDBqf8McZ1tkFfxCQM+7UOUVXoMjQj
bQkGvLSk8wOl7wi3SWZnHC9fMdt6HAfu0R4+pP6dGfMH2JEwEKOarLEHrzvULO5Y7oCEbku7i/Hj
rKPYd5kPYsCub5fmHGoTCSlgJ53e0oowrprF0RhQSdZAq7PD2tHpJnKdcl6U/ntmblnVp9D+SOQ8
jRUwhwxUg6YOhCp2TmXsm+CbQwfeO8pkf3CBp5g7TOxn1+nU33YMz3JKW0x1yHZjJdBv4rfIOoSm
VqY0zGyeRiAPZDPOlruDto8tDgOTkFaUp/SKoz99dLx3IXAn/oCbaNWC+UDLA8o/HVZ2soAcatOL
RZP09nwlQE7N7ECf7kqTFC6bZK19d3VXY5WMc5fzrTJzVvzTW2WQDKOkcPYr/NfhqduLxui7p68t
neMKjnacidU2ExEtktHnmPvkcSc7oJLaKFs3G7w2RuQO3TWIdj5KKqFHyRMNIS1wSRZSyqiPviMu
9fIZvwlGRlyBV9hE2GkUYiuDFrLZ02PVcsA66FCTYp4b69q8cLOb3fpPKV/1i2zTlG1Rd21QIZqL
U6ADr8ba1U2osbgJZpMU4EUxmHTcfW+auGK/v0BOSAhP8VEwvoZyS1gZGQOgL9KoBKz2km371UxL
ACp1Tbf1xZMsxGliJFOSOuJ4NOvMPJhvCENxiCrO/sKAIMaptaOffDLLdRJ4Q4wjYjSvG/Wb35Nt
7lGGuPd+k5hnM1TyHQMdh+plWdbrvocTxB4H2dITaKJujHLXAdyoDCVO7ow2QeO06YsvtQRHbRqD
AJ7sPKjiE/46B2O1x4VgxrJyhFyalDgA6LIOE2brg7Wlg3hRhikD7kPwxc3oyI4rtw6m0spyFzZa
6W4mqyXpuJxiXg0C+UutFx9IgZd3hEmz08QVSyvDVrGmZ5Dls31i1V6xvJmPfKpAZa4P154hfCBe
iNR2PAwsXLAA0C9ObUwP/YDuMVN8W4erWeUNZPnesulUAsA3qM1HPKonNUlBDwV3jWAV9P2vQ3Um
os8fajdAoNtFFpUcv3vcSNEZJhzwoEqL/dyq3rqOG8ArUvdmVJzQsyWNFGwaiVA58Qk2sztF7xsr
M12DVZtF0PevW5pRZEBVrbctg52mLIR6HuyWjEZ0AK8VgXuRAXIWxbBXR5RKfoy6Z0V+u0KKyn2Q
EB37PMO6So4KopEi+NK5FuZIHiOEswpZsfbRFHQoinySJTXlsQmZ34I9z5XLxCz2jHezEkLkU35M
NP2OSs8nAzT9QMWbqBb74gWJ9Cg5RI1tXGBkWxb3BNzVpEWX+Xbd3e1hXylFi6uLzjdMDTBvnmAD
CkRq18KVEI6ZGqyiJ7Y7PakZ+H4D8zANnVFmfswtq8GE69F3x1PHCVatkp8Zs3P8aKLWh8XuMQlL
j/BWH55qOfMFoayQXD+opVYxuUBIbJMLI0xp72lcIVe86Vljidg9jsoVNJujj6EI52WKqu1uYPek
+wCH2C+MS0NRubrBT4f06QuhV/inGPN6+oNDUpoxVVnqCI1zjDN0i+ESPyLYFSa9OyYZpO/9QHQk
NwBECO5f7y10p4qNGzmjV0W8UMTLKssNyrQowQKvLIuZ70xc5hIWMYav2i7+pX5wscTRzx5YBQ+L
xzAR5Tgo1WcnevsHM/aHpOTffw/CImlIzvmqE1i2iXJHAI2gXW4vgX5pMB8QM8OQeCMtG8kr6Ka2
jwy+ptQTxJ5d1inGC2Tu4bGn5lCbPP/oseiXJNBuQeHtAfQkCalf1shxWU3eCHPOY9Fuknuivb+J
jqbFfI4/yI226xNbQyffhL43p7ez68AuXJZ8tGrny+c0kfK8tEOE2N3mliBdFNrgeW9vOQeX0mLi
uSIGMkhZuy8XjF52uTchEKUYGi01BS/t9HOWIRiZ5frMeiTfoio8IkkjNqYpccVTbj6qGskoVfP9
G01v9k9yKXu11hkIRamhaNYduqb4MSxA9e6NVNuv6Y1kz64LMF7DWpiEnNR53CquolG1dDrN2N+1
yTRK5fIv2rwOFKekN0KnU+SH25/vmTgrD0dXCqYDy0nnrOUP8HXnx+JMCTSRDiaSivfwx7kyBcoO
aJcHWjz3dNpasezh3R4GsjZFnP2ApWBT0KdwYzs7FBdNVqzdT6FYXEcCYMKEv61L+jofzWF1eb/F
+WzMuCqVuGE0/SnlFb6bdIp41nFvLKOej7ym7TVGjUecDKnngC3JaM/VoHaZPYymUH7ThXqSLL+q
frNgU5i73ybTuJenQeyx2as0/crAmXbwaOdg5DYhrOMc4P8Uw/a31LW/6d2C8739CDL9932hMPOO
7/GMn2WSSxHU237k8m//+f+34+I3sON0T/fkzg7yIcqYJHr+MYWooHBLanaDa5MMhHkDfIjAFs8J
7RhW6+QuyXivhVt5VRRbs9gtoSI+THjurHQWALwvqxHrUJF/aB+lYr0z4FsV/G+VDTpj6M3uqmEd
Noklxbxxbdsqc1uFiwIe1Hpiv9boNfJWgakmYxvi5ORwvUsNmZ0svT7SDWC43H1EjSccsevEvJOv
nX6XJGl+lepA4GOjL+G7yGv44nI3DNe1LB5R8PO3cHAZ0fuNEP7iHBnctJrCPl7stXYVV+5VkLg3
kXk1rXPt72eKeRVhrnvNDX+Ejqq+99fXLuiBGpKl++1eFEEHk3FHGPSxhL9+ZJ1OXZxqkLO/Yl5Q
AQz0AVKMaczDNXfdKwf5LThmpYOC2ndhu/M1dA0sHqAvIU+nn0eDF7GurqNFfKS2HTldOen3wEtf
Qb1UR9TbFYJE4tR3GbK8inbGB46RNzpeOlKM4IDsR7skp8Ja8hYUPJJxtixqaeIGINKa7rpK25Mr
oLc+5tfSd6MSHCHSjNmupORMOEu47meRHo/Tl/ktVuy4qMvaFO+tCc+T42Y4lRYO2XNgTglGQrWk
Id8sI+lsV+DcSrCtH+Q8iA1gOUr+VCocz4zPydOVneN0oiJtq6DMxGixdqpgSCYyiB1j/QuKP2k/
EWwtUYVOHrluyCiOrTNtZQmxMDx8hDXi0sDFKVS5MII4zQWM11N01mMdjprs5BuYwzN2uenKFROA
WOQGM/M87AjNDJzq9c+jd+kUVDnKd0ACiIVAdLyUb94e9t9Bbe3v0VmDTQdvXIwapM6uVxYO4S5f
72XRbl6LlkGEXGZHSprIf77VuwupOq0JfA/c/2ESoHb4vh0X1tAN6oOVavKrjZiuuHh45p4EwbHL
E/gZLfkN3rvSG1La44f3EemToOSCMvuqBLa1ms5yjd+MaJeQ/7qQl+lXlHp53StGhYhnwq17koEt
R+ra2mxwMK8fhew9D1MNmscuX37TbCzna519jjbv8OWahKrfW3Z6QXXn3RD5j086J6nk9ZbpiIPW
RNoX0JGRstKyFSa69WDEIcZrTdDPcRJWgkDT+uWkEV0kPx3yx5lDyXFSc3w89PQdwTl2qQELp9uf
Rexn2dZMak8Bk6a4U+Z/baH1ubZGG8S7JJuXR5CPdt+9qHBIg+06QijRZYZsrYCS6JETy2Ff64A5
lwOPf20VeZ6izzI3RVOhyZHKmeFmUt3KmgRsu720J/ovBFzZ7R2ZYv2jbFTcz4etr9xkzNxKhYne
OMOhGDekePoRit90e4UW1L3k2NAndc2VtusFZ/JbtKA9M9iYdlUu86Iytjdms7gthzGQlqkrusci
w3os0vM3MXFwTH2sv9Ljq/gzBccRGB8krePOuI+brKPA1gr7yu9zvlh0PqoFK7+ybmRBGHicrUge
yj3tRXP4rkjU7tW7TGMb10RhHbG/7lSmGIG2o2kEyzx68gbRoW+kqDiFNuutrFoNrHosd9XufRch
vUl/Vi6iYKXDCVrLdacKWbkxInAo9wXYXzy1uIlEbME7G60RPWEpqsQk5d2YvIHYBJYDTJ5CRGou
K/Fcgquo22IOQ3mIuB7RqbEylk7y5p/ddkz/8nu1zLMQ8GqMg9fhoQatH8HatzVgSjkJDVDVNuuF
/MkEkFbAGqWLks4IUS/IpIfDUi44B14UNUb10Mvg8HC4ahkS0vdDGwWhKqLL97NrZIAyUwGOcrTV
Q537/ubTh9O6yWyNhnV4LnyxqcyqBtlinF9lkDSu2E2h92zAY33urqY+nx8NgU0FU2R86pQ5lETS
tDi0D6TzDtwWJ098Vc880RrC8cw/M5lH2TcbPdyebChsvPPX6MbjRAD9lCSuRL1yTLWDUZT6R0vi
EUhOZCkn4RQZWYzIG5BaYWVsyZf7NEe6Bkg2HuYdNmv3VfdCX3wLHiQ/U+y8IIXrTR6cxRutKaYH
LXoBRRZyzj9zn3fHMDBhsc4Gr3jTrKN1afes+X2GdhS3s9afhSa52oWmiVAmrNt0JPhwtoWt9s6x
5nnZ54GyeZoUq1wAfHvepc2n0KctdUsNkgUHfx35d6yjx3Ld2J//MGKSGXDNyjHwuW58oKvE/SL0
bWllfkPeUEznl7Icj2xXITZ4cJvR3g/19bp9KKKhODO5yHr2tkihliO2kEUjnjC+omYLOtUPb8NM
73K/DvTAUT2smwOtnyKo9Uy6kpyYyXMYxkhNsh7xZDwaex2b92ePrm0fcm3mC6ePlFNBBgoKdGW4
zrhwVXZyL6Ov9vfhT9H0/kr0XfOKHvRf/FT6nuozVg8+w8ADEORZeGuNWOq4SHEBSDKt1H53jj07
TCMGf/qBTr9Un3/UFdX3RZkfHzoCdLrV+yvYGLUmwEVui6JpPJ+KyplGBL1Iy25SM1oOCaILQDIx
n+kZtQVCHdgr9xzSKmHYyghF7sfIohZAUtu9XbF99cprOoy65qYXatjwCokjF67PCkFax8Hh3Xx8
LFT7pG2yYEvhslY6VIIsdp7Az1zxA9DfbY0gQYbR2pfaXMKzCUCLG1haZoSZutCYotKB0UvwZlZB
88f+/2rqyhsuFXbkJIaljfnWuE3IHt0vqGB5vGf8oulhJz2FzaMaGDb4uUxb0uYyrd3VUkfOQ2L1
mKNQBizLU9A9iDXH/TYDPYW415Gc9cLgdA4FPkxYgVhfQEFt8FfdzEjlpKm95lOoqK6c8IVAvZ0e
pL1n6ueWsFdRG2gdMAzzd/69/D2YUiGin6TwBi1tY8cuBuvNoLlgj3w/B9kz7QlgUGRu1AQjUcV6
hACmDHm2IpGa+syyAVfLu5bPUeva3Gv1gehOaAwP0sqkDaLCVdsRW1qcfzbHlBNBibjtfJHvGlRu
68K/DIs3G94EULTc/M2Zdk8AjinBkuURo9qR9Tp7tApyRvQkdziBVnLL3D4+vAyM6gzH+jrm7Adh
1Ndf0tXc3gcqbKu2CxlTOit0Jt/ki0gDvCKV8J4YIISBybcOkApv+7stWXL+oCJHHNhp1IyKBiOW
IzCX3cJnPWSAXC9WF0BjALn5ktN4eHbUZAhMr5LYhzqrXahQ3prVCqq6YqlKsiFEGQN58Z6DAXHz
LGRgLUIzOESkNesg7k7X+blv5A0vjSYZVYBs4Vo4hBz/ltc98r2uiA430kGcQ+dlq0eAnkKq6z92
yY4/tNkzt9yevqlITDX6w/eqy4qGxI7iWXC6RP/8ttu1NfSZrW9cUWdglRDrW59fJQQU6EozBzYX
I24m/kmH6SawdyY+LUM/s9eZSSvazVv7lWRwYOtwh1+6WugW0OWgmKBV7YNpUVkxm9W0BkckSeaB
ZhQbZhGtk+45YCHWT6+qVusKjnrFWN/b89KxG44EAzqLZpQ1tRDHUlkUcz/INTsS4X8Hh/1RopXm
c7yjb2AVUsyq3mmBZsmpfBfjK3/cHrHguJUA5Pnh41lk5M9jCd4z/+Ecq3GZVZ3vhGX/hyxFL79D
+sEbHqS+Ah//iHs9ZySyhZPsEO5DlYOnHGITmBTkd8ubFfYUyzOKtWkyVGZIiTl7SK15bdRbHbaC
gbY9ye/m1u8vDBz/b+xgA9x4V5E9lSNZSW4DVqr4B+0ngEk8RrxO+HHQkO2mvUDuJWSYCfuG2rus
oumDjlzvXsSM7byURdWudXvIjbg3krVF6yaxRW/w/mdlmFXQ/drRRhg+qifmAn06EuG1jEMWGB9N
ulxF5x3IWFqDPzFP8UYarWB7O8uh0oroPgr8l66jbOeCwnqBoOvUvW3oWNxDxy4E8HSQq6nK5TlW
v3uJh0pOrUrZTEVtw/dsIicOE7EywGiV6+tRSvoG6A5auhCoK2rB2mM9yZvYoYoniN9chBIaVogS
aNbx1hoB2PiXkcp28DzB1keqji/l2kzDAyygEZTVBGvFcOxBBQnoYg8kIvMwIxzuCa3g+fCOs49i
xPpjR7K1klFKTykrOXy+lM2Rafab/uu1WNtxrSWDH8yf6BA6iw5iOHb8hnjWrken8a/3UOhhI6cr
7w0vKm+jrgAS7QGj+tjXhln5SevcO6gX9x57hjYBcssGZ8JNEUmBPcS3MEpQo17ZEb5x6Vs1vIMJ
MSobUcYQly6ORes0tU2Y+npY2PosAhU4pQUOxIxVx6j2Qcf/pZGjPhQJjsp/Vd/FOM+jkOKopbCd
cchftN5I1zxh1HHOsc2+6DUqA5l5BvjuB9sUg8o7fcvuYun8GSRvnMYKWEYUMOWtqDAWAqGxd8uj
wCxiXd/9F+U1AYKVNcCsZ7Y1MRAbTCo38XzZnsYcKoYNWMM5Z980fl2t5n561mhWuZ2vp7A3cx5n
bdylPam2mZLa0pvYGmOAyqFUxnW1u2NfzUsEc+aEXcCgls1xtFf2PWD5JzlpwXeNfO26lTHsPDS+
4Sle/MoTRC429IF0d21P0KlRq3CxnLaV+Gkylr9MQJt37w1RuJz0g8x+GyStcPJRhLwc2KuTNUJI
CCkY1xhFeb9xqJkeFKzOzhKwfCPdZd3mDArQ3cFjfFPaGidgkHMlUcxoq9iqktT3aSmkgI6U2b17
MojKoCedsEUmmbkcEM/n6azGN4SUK6eAR4gfBhkalYokjrlg4kxp0XmcFnFzKdPmd3bBKQ8KLUHZ
uWytH73XenZLWCLg3JFYFBLUh8DqdyxUDl5GgePcbutFftTFUoE6/BK/RP73oLsZpcarDDwiZNzn
hWf/UnewC/SneOyPZCy5xRxaRc8tdD90db7O4zPwAZjEu6O3n4WDCGshG0ZiMY6TeXY4d+okIrWt
MZ64WioEnvuvUsOeGdqR349M1hzD8UdHPMy9NtzYRVuguZsJ3TDNpqhYQX8zEvVHW0Y4i3H/A2sr
6kBsJFZeOs/zgFRBszap+e+yPPF6CnjFkfu8sbN9Q7ycVo/IaG6FkEy/obhhH8DLWqqoCFSUaCYD
rdo7eCsWD0SXod/B9BaB7Jp9RegyWcnYFZ3ezOy7tDTjZi4G6iU/kxGJLtfuyCAnAKCwhrhx4W+I
BPFff+u/bWI8VrRZacCaadlYiAiqSW1u3p61qMOQT/HAnTlPGitdiREuo/c4cN3KhhoQGmXOEbYc
Aw1vCT+JepB8zmURUfGaDMBr/FTycAcuAkH6RNJtlIfyUKdpxBNJAmR4ooj8kBPH+Us5S/0Xtnsc
YAfw/oOPAjho1pgwlpTCPZ2n0Mf2bhKk+s148Nm912WAq6UcIfOZefpImk8E1gfy2E+Or9xZ65Xx
GozIbl1zA6dzEDj7AYH1TpUu1jh7BsvuSITWpdWxkdnMc06ZFHWATVMIbjlsT2ykizB/jbosw8Zv
210uLugr4UlYBRa/po2DL84/HyGH0XBd56EJ6jiFbVEfc18vBv4O/FXgf4WaEYL6LbSAxUAquS2S
VnmOPqb5xBp/a5ZCOyeu37BA3GWKg5hbG4Dbv9KUwkqX/4LbbrajTGxBX7OF5S314yZ8786Km6pz
Wdcj3HuP09nRJLPmFWeugwypNzPz8tvtVzy4CenYQxSGyNNbqmfymln2KBu7gBrlUfwR1DtlgEas
yX9gFWNhepIVE9Tw96glR0NtbyAnRfB1Z/cf8x6cKr04fdncMfyoT6pb0/Iw0IJfAdb7WioW0A2d
hy9+SdCh112MYO4R7yu2hO8wPTctYzUNdDWyHwYqqpiyh2RfSjl5VHjPFGTGZTbOshgAUp3uFGAe
94mNO9k2kKNIi8j5DCndC0tY+J6dytFpMxIaJ+9cFWHqlza+4LGHcTrHZ7bbmsaj7Nh1IcceHuiu
gEbbStkta1+VBkVwH/2fXU5xjwRkhbTy6CXahImIjrEm9uX6MnhG+7NPRCzhf/jkogqB4Mg+V0MP
qSEfKhKIZV521z9dTgwQBIwZoNseuiEXhLVJwUEgKvuVXKfjhRDrH3baYmOCxPnmso1Ng7kgBKJl
L0/ci/9s502B3zZJ0HWL7kvnRqmFuOw/rUlwLwtQAaSnYvql1efghM7NILtqnfd3d0mYMt1SrTa1
/+TPk/U4AJ1pLlfWawY1lhbdpZNzOHnm6t4iag9+Q0AuyT1n/rgOVNJ6eoxsitIyrRMkNqPTBofY
nyeUMuaVKVeSr2o/2g3hUFqLAzUDWwIxC0jrbIZMyR4vSNgg3Yks0kftIeJ9C0Oc9vA5WU1fv3fL
Q6/EzDZdS7FEZVi2o6TsSp3dGYMpb4FMm14+vXM0WV3FGFUq5QwSaAA1KgmGC7F355LZ/oJHV5B6
lgv8PonkUhVzHdIhpYKqg7daBtIMnMDVMyOtAFeAESqniqM7pSQV1IkCyVzamOlp5IjLp+prIFxS
nCxTVla3yEKt7APEc+OWzDFCF+m96KBFuCTCACtpFonIykIErhounTheRXZnm/h98uv8KXDTN8h1
SBAkltAvrQo0kF9YJnWvHPvN69vTnBFAXY5AbTwGMucVu9Kx3ou2RIV4c8cBmBv5YO93KqnHhTvP
LKxtwLFCtdGQ/iCJGRwdAZQ5tf10Fee2C3sy3Z30tXaw7oX1y1qI1gf47OaBTKEusp2nLahzN89d
V/tN1Oj5a2sv2N6+9iPlaJ03/Jt+DesqMqOb0GHE6ITCVIFOdNAjFS8XWOOlnqMLyV4kNchQAezE
Mb6a9gcwMQLEYYW4kkkV7UjHAaa1pJEvz+tIGYWHWlpvhA98PenKX8Xn3UoIidgc9+kLwP/kt/GX
EHzZUIAi8f9ewRF24CJSw9AN7m71x+K2jH+dYYd6OzcUq11pZTzsz1xCxjfkYQnkODyobT69Bjq+
rKibeG/pRXwEi2N+UGVSj1l+v0gkMUDbkPOUy4+CO+E8LBFFysKjv1/bVFfpzwzgvMVyCvirZv3I
6sKFW2hmuVGTUod7Rf8k8MMHndqbdM5kk2r2w00l+AzZPwGLclQuSO18HMKc+ZVThcFPfSQavV5v
8QLnYsa0C4ZkDPV5OkR/e3P3fN96a+h+gcpTgw9+DAZtijHbhTx2Xaks8YFMbJ0+XHvK1EhCCaJt
gkr9Pch3lbkLO8cwqlb2UAmT1jQ/kjLEvzD3T9f0vig6Hcc2otWlJlxZXXtoOOcOLtb1vqU3wVtG
QdlXjmCcl+YbKY9HTe0VafsXB+IhykoaPIMXCNYAPLdXK7VIgQ/LcfWyvXXTggV6MjADlvqviWdv
NSBTzb5eCq3w3osLTfXRO0ez5KELker2sZLsyyf+P0fKUuT8/FMlQYwNqu1FIx92QCNqFbRjbx2W
5DDo/Mn2ExlW8Qk1PgVaQOCpZfQRJYrjGVZpFqM+x1ScZ8oZVn/3/HhyQZqP9V5Kq3JeboRSxAwg
Zd4xzEeoUGaw+07fuv1lfKmSQVYpu7e13ehdKhtz4yjTm1wSIhBwGEGwol4eV6U5EmaD1pGbGSJv
S3jxMsa+re3HaCfdhJulvw2Ab4uJfdh1DbI+u6Ay7cX5pm/zqP2lIFhXAXmjjxxexIg6iIFuOQR2
eZ0787iey6UcGnwUchUzlhuYZkhUgByW5/acf0knMpJcr9PDd7d2XhTumiRe0OG0sdwDFxpi4nIi
f31UsrM827F2VH7i/aR2rO9za/wmBII7fKVxiLdajiZ7DP/ZCA6C5ZUY4FZO+MFLiMX5vB0sfp89
jEyL5jjmIHuP+X/iBpPS6fZIWRtJ25xxojsavSiRp/AnMn0ROGWGUZHJObmNUf9mm3t5DPgIrT5y
fwLcZfEPKJgiaOnTC6EqpOYY+HEeD036gRWoLKbPMiIgVuXjOzDiRfPojFUJG924Uvuvr0YTWMYo
5r4bEI+6bCkRWp1A7fY3ySpb9BTPg6zAEobMnkA1wOWjL03lBfd1ODbMwtD4P//2pD7kPcNWu36n
u1Ga5mu44IH7Pp752WPHtWk7PAX7x1TZ9NZ8YeeV7Y78Lkw1QHwl34Z3UlH42CSfj+bqmqQRz+ag
4qu3hZO9S5oTg9Mzzd28WG7q+Z8n9vXKzV06FPbfJ1VUbuP49JdxIFkqixj04S/VPwyzhG6KTn3c
rT+ftCn305V6DIZP9nElzhLQytJ0RfvSu5O5VTbYgfYk8KKx4lVm5VIG4KWqPud/gIV+/7I8eIwr
RXMn//w/RDVTHcfcFRAHqYZA9DU9fYEnHx9UYVJUyYJ2cqxMeQeSyu/qvfGcl1hOHrimq+vhQJ7d
GV0RQ6N/7BxC6ZpESis6VDyOi2Rg0dKog79q9wCHMBnRQnfU6lMxmCxhI2y2FDOYgXZJYLm/bjBx
SdNQN+D4C3f7z9TfVJH8wTAlY4/kr6O/hF+6Q2hUL1AKGezCcJDS+2QU3h3sFWI2IC32HNMIN98e
Pk95CfDFMwGlpSx/CTs9K5kTR0AV19W3N/uwxDByiA1y4Xl6VOUlnqewqPpagGld1J0ombDiu9tN
pWOmNfg7kxkNLPiBwtrwpBY9c/s0hT7rCc/cHDN/SorkvPceo72VIuctIYHi9wFRPWmaiI99zpEg
Z+fwTKzbVyX64RZyIGrmjIDl2FmLuub9Mb+Yld4vDEu2YrkfXMMiyE5tAvFLzaa8uU1FpaNTPXf3
TSnIDBKVKWLNjFQzzZXKlJmZDDoylnP8T0h+pxWmY5PeVC8qMzGTtsJSukOdAeyRDQHaWFkmyJvV
n5KnurpYY9nv0KK9m3JHzITIO+jFZl2NKS6MFu5eOvlul7NXm+B6IyXj/BAAXKoNP61B5Su/WM07
qcc1Zfqf6wX6yHXsqtFHgoD5dv92Bx0kIjakghHrMTQ5fQIj9f7PM299dBtDyNVHKvMgkwJDj8Ye
X6TIKM4EuIpIk+p1uvCg8P6IkwESxiF/T1nIOEEg08C8mIb8vITqn/ZqFreMiMNFaE0DzP+DDMr2
2tDg/SUjpsb3pbkmjKPbnLIKEZNF2DUu3+OjifcgF/KnWXvdyHBpQbTpZTkJBysYc/Q3nPHAfaxL
kRSeItEcUqwecXHrKmymPf5rizoAEaluCJnM1ZC3ziqe7Tqte/1SUXJ4e3fO0QAaaTV/ixkxqKFl
j6VW5fdsWwzCvMEAcenT4e3GnBN/k7oqA6N/C/qYKttnVKAKhSi7fZ+c2DVAC0RBnDFKAGgz8zRa
hdbWsAKQk49UIeTsTA0E0c0MFL+ozkRK3gp7G5YPxsp/pqfHvdCdBeo4FvU30394cByd4QtWwhfb
L7mOeyFMenPWpHWKxmnoLsMW/fEeXjUiMzCQI/8rFfFRnWSDymVlHcErSzTIJWxLKoPub8f2m+ts
6qIGt7fN1UiWrHs6pf+fz0KGBIwk05ItXv9kaHYp5Vk9LoNKeQ+uDFmzFLOK/lU3VNPklVHEm0q5
Tz/1iRCDwvbA+UYBp2uvF+bu1QuqfNamxyG3oSNiZQ7OxowP4N17JSSFNSj2rPuF6W6baDfYr5pH
v9tI+gOLypHeardqeAf2jAisP+/Tz6PAj/vrl1j0H8v6ko67MexeItcA4Iq2/lJU5Np2qhr6r13b
mAUsj5JM0dEeqmCx1X/gKY/xaaZlPPjr8m/OLC4YFCisSGBuVXAFDNLs2ZKZ8yUg4l27c3+Eo2em
ZhQoHnZ/+1EcaXUfnRNVOTo87ziMiQzBEwwXQKAQpLe3JWupwNE3JlXvIWbH88qf2Sw6OcL/dzVW
iksXqv296nV4sqR9eBfFb7uiI8fi0+B76vU3iMNMu+RPAPTFr7y0GfQ89wSiKwzx5c6anKZrcpcR
yFv8+4pRMzwNnpWXjKe/xEkI0yx1Z7tcsuK0/V2WpBk5lsrYUZHeeEr3VIDg5rv5WmmvxTUOOT8q
mtw2mzaIlKpMJ9Cv00WS/cEa7FcYUFps6PlHpJZNr1R/P20k+KUwebGuCAaoF7U0BEsgBgrONHT2
hwcmRrJis83IlYguK6LDDZFqqWmEL621H02CxatqhAkgIDjlduAE8eDKHk85e7k9gqpcVvo75MFE
TRzDQUHIQfk2vml2EVkcBlrcjzYus9gFSiIYfMqG8XCKe5+jEUhEJd2GCA/+M4tmLZLVB4YexfFI
qty5KMHdS1KRS4uqxnVk+yiSWva+Ouo5rotTGXHSMxcWs351iDXu4IogaHbfrX27cGIm/uQhfroS
6W28dTE8l70g9fDaeBUWTta1WOXr/XnV2ExhqWO5sDFegZFJ4tZk25syoXhl3QuQ25vcWM+UrL1z
NkQ6O1IRkYKisvdjbUWTLIGpWx+aM4dPnpLRu6JQdjAXoLcU1Pw5n5dALhLmFfYDWY1kWeXJg3aA
xrdLeWroVacwV/5Ucq42ciP1FIRprDiKn7sp6zu0VDR23HyA0Y7ZOpGF0dWkpa7Tf+6Ud9daqdT3
RGqY7FYo5pv0SSHmFgruf9GYopp4DCiPqj7vqUBq9TA3KYfPC7cG5niB1Lq+IJQH6mkiIyG1sv1/
ydlwpKKN7L2sRavWteDC+C65eUzrbFuzmyXeM8k6zX6ApfrNO1rJSHmKae2XkcFeVUtwXI8Fmz1E
ceoUQzBauUD8ofowjoF4XYCs/6en217jNS7E+BKzLZunnxkHGrPVx1s0Wmzl+aL1i+o2jon6NNvY
KjqJaNtJTMk7dyMhbQ637vy7xeiHIvdA+WPHO2j9lEgkVNuTXLTYhfqzHv6F2eHL56IaQsKam6Db
jx1czNoX0PYmRfPVTY3b6vJZ61fNnHj7opU0BMnf/aY/bkuT+d6/yu+OxSSoFU0brKBvCWqdx9/k
C5m6wv34inpDXP5nsg3OZjwKqq7K5HgYflwtpD1ciCBu4mAvXX/+lwuQ4ClR4l6ey9QTGxUJ/3wh
ovftM/5o9iHeLMu/gV2uVQgZPohFe4z7GSWWUyEGMVtJ3o/lNkuJfSmKOyQkFadyw8/SAM29nI/K
XhUYvdigas5f/1KC8JCcxITzAB/7WvDIF7D3OlqFn0Z1KhKcHVdFSnIngbf6z6vLgMw5/flCThnh
gYM/pLAANp8FC2z+OW6NxjhL+CfsiMOVANFE3kRRHMsloKGH4uqn/oyX5qVGTtcBXGzIwJtgyweg
+fsn4FtK8KqXWHU7uUAB89Yu+M13PxtztC4y482JXRAVLUCY/QBAzLoZWjDfg5q+WMAtwSmYsAqJ
JeCYWglenXA4jgvrQ6UybSKnpzZtTPbhmWLWrMx+i+hvqTNakHT2+BiGiA5cTh9rIWMGmS5TzPpC
15cEP3/6qkhsAV+wc+TDmzFogmi5qpDFmBat/zGPgzzSgyTpqKcwYGLYNovjM1c/JPrIuD4vxzO8
/BZT3GKWtTnBQjXJwtU9QKd4z7GvjsdZ5xihPDmLzHJlD64JOVmT0HI/i2jwxK7LnJsC/lBCc/AN
PAAWbJ8yywCQn2S/Ogiet1fLHQ1kn87Xqa0tqvoxSzGaISO24Qne9OqXhJ6wfcZfFn7fo1OeQmvb
H7ArCLGTLc/+TCNT+nMOa48WXpUmETa4r3m4BIwfwrq0QUVRmIa7X+v9c261O3f7tYyubOKezcVn
EP/COS70Nn1fSKuPS+09J+tOfcvdt+l/G3pUoRexFBJ07x+8rUsxqYoS7P76658cGoB8jKf6mLen
Gl7+eEwbGiAtagOOfRBbQeGqQEBGH0eprkTJeuckHLlKMVx71IwpGpRzUmLq6VQ4YaVXYq4heu31
NMEbzNJu3kjPONfVaxYGjJUxjNV7QwTWSl6GqO3YhBgpPRAw7dxblhv6UOcgMNvZH8QwiJJHvGCm
WlG6YmZByK+BSOV3rKQkOpj2dASMKtniHuukXz9QnG45xN0I1T15693P8o+eS7j8bGG9TS8A23tH
3/kIVa0QOVYgXVcX7V0KSjWK9o2GYrHpiHXVR+JuyqTE1nB3CMRvSXBoiF/FtkcHYFbeLZb1/3r+
blfBPGF1S4fU2trD11GNNfxtBLfGGvNCW16ANNfTTb/UIwf7sfU89Z9uAsZlMe1Zag4WHmpmXcRc
PiR1TTv+lDqphSuQxjImuSw1s2OfQ5fh/MBdS9SquDNI0ugFRdbN57NNjNoIP1zamdHrkmPWVXUF
OnIRbJwQS1voLaVgMQMI1zpjbgUZ2Zewt3iErPiGbIQZfLptH6keo7LEg+vUogoJsJbCwjmWqe6b
Ys+vl03guhKg4f4Dn4ngSOhupcSH0ftdvzc5Pueu2BP1WWIX+TnbGwdKbtNJAoW23/9FVg6S5wrz
CIzuD9bvZ5Bu9UZwuqRXvrkLzS/smmzrLm4Ck2IeK8IAML6q4Am7I81oTVyBxETzHcHyXCD9iFt5
IbzeNFngJF+yW2PtUnxO287hkwf1v43dDnvaAvhfDZyr8uSod/VtcmKsV+KeUb1qwOUt6aszB2DV
l4KiC3pPQNAu3ymoTMvYsa+oNr033oRPfVLuzYbMvteb8EFIy2PULuSOVDI+y6Vu2zwW81Eiqw4b
Ube8irwIkZuHE+QkMJVT0x9YXgPoaZLGH4nalkznccBNIDAfXh7fbeUy2+lQBp5gwNDHC33EKaHK
FTdHrLkOFy5oKu68McZC7fmwr6uoT5sbrZxACXdRAZI17Yr0qPQ0dqL8LYmOTYRJx7/FfctzQ29A
Ma/ysiESXFsdTJWsQZN0E8FAJYjZ4Tbnq0E6qYAuRTstOQBR6epE1UL6o6kbe6MX3nDEbN7IVmid
hr07RyZ7WWT/fTcAwhpR6eSYntSAx59rJdJi6NQKiH28C0nkQJiVgJinPopU5eoC+c/OwQqq4XmV
sGX45X3rG5dnF/Fdei+nxhdiHLGbXZoFttmXgNJVMHtZKZw4jJ5apOUM1kfPjhNdJyZnykdItfJc
M14vf9+9e2o+63tzmMqQtOi962wU9lWNjIWGJXrqwmRJHVlb23Af/FvzK2nQPAGKiZZhP+irVlU4
rBJ4hnkMJMiJ+mGvjUICC9zRRkDJ6Wr3cUZUxVXRs5+OdFOEAMUlgbvmbeJWKDnK7Nlq9MKFX3Z0
ksnyCzekOAeEYiHg21O54fTvc6pSoXf2ovrwWlHRICMJx3/E8WIjm6AsZCpUK/Sk+WKqkRxO/Vfn
5M1m46M2WDuX35E75Ace9h7YOuH+RuVHu+M0Cp27yhHdvXo1+xsyPVilG979APyKWlxh09lKr7Cu
aQp6MXw89rOYNeP+oG/zngyQVQUFgy4tNchl17DC/vKq0xuinMH4MLv81QdvVlM9aC2DcQmNrqXq
v99VQYo4W2rjQ6QJiOKRUShmehNhKzkfZthWZVRCxHp9oq5yK7yAqHYxVKultszg7vAuqKWnjnlG
6V1KPkv91s6cIZmoGd4tZ+j0jxtJ2AUujX/iKg8kCIC4D/JcdCs/YXOgfde9NKcfyx1An7wNJPHb
1GsUiKjT6EHWIjlQg8dMa/EHmt0RVWWbBQQU38fDZH/UhtfLWH6OwqcHasSIeWjb1PWXAGnocvcz
WlThuCVsX/UuqE/5DLFXn5M5ZcwDUEQj3agzJobh46WujEg3yTkZ0UrNz1Nz2extYlVxvgIk3QW0
Diajz8CfLl7vjbN18Bq0wwmUhzZab1CIH05StB2ilM4r2MzjkHrypCbZ/fQo3I77UKjuMwiwlR8y
kcoLZ+ZmiAsEBunKqYXzKIPKHR59D4u+sccFWVX7UB1UtOT3l4GpoxN9g4u+IXrc3T+rO2pTqCy0
hBTTZbN2/XbkPmQrRdgNOmoJfVc+szpF9Cjc2FrfR7V20Sc7iCvK1KtSDneAeFgGOCorxvxQTQli
M3Of5E1jiFzI2q6DC4EyMP7RittUCTbjDC6aRLrHQRfm32weAUHfqWPdoWzJHqmIzBtIFiwf/4S3
/VDT58SyAW/eBswtvztRAuJ0gFKB5DugvHki/g8YFu+X5zFbZ+8UwqKHs/jEMGTLYOEkPZXdhUet
rvX7e/HChSOQ8Bm7oNSrHlb1yGbzpnL8fKk0J5Dp7oIWSnUTQuXXdEFse0Upyf39hdseGPX3FbXz
SeSfRYG4g2coGG8lkUgaAq4qTMESeG5Z1Y5zO7H9fLETTTXE8gdGxSb51gvgmgvxnXlN/4zDqh3/
Etok02916qvU4oVTjRoXiB8PCaxGsIIYR22BLs+9mb9N9qrtx5rljG/1QAQs5YZTlgralBc/vwqZ
ycmFwsYt/OS9dh6upfV2L8uwEl7WrzfwIgBOMKrwMmAVoflr28tJ3/eqKflyAX0i3yb/j5c0pHEb
qprOgjqyj7JEmAq6db5ssCD77X7R8gRySFJXYPFxyIvYQ7c6nMlJ6a/UH3x6V5d3H6y4RtY5ml19
+JlWcMweC58Fhlz5uFBUwx78kUqjrdw2GS36VMWXeE/EDMUO51u0qsw+k2OYyxp74vkFSKKzZXy2
KB3ZKx83vUH7hhnGiatjEpByaU9wfnxzMKm9Hvmt7Oc2VvOxLAusbtRd2eoaiud1B4yDpfof/d9Y
SYSwv+avGtWeRkkW4/iIGtQS8PUop8f65QT1ihwxQeKzHkVUZ3YVRX2qx51H1HUINnmyiRwEC+E+
oXdfoPzGUPfuumkW3yS3vtGv1C2x8AQGyGrSCiKDNq49wS8h3OHleqcl2nI1gHaegGYCHPy96iPV
lnzpAXVrnnSvF9WjXNDWNdFHEAEtjeUiyGNvW1D+askR7tzqj/8wjdWxx9pDBaa5plbEuJfBvUrS
UxFo2W+dcQpvzWjzuVaiN3meYHEioIlC4x9gL66JYDOMlt7pNhnIXKG5pBgQOsVtQHdlP3zhbcmt
iSRp/680Ug6FvMAr5wEYgCh5RFKVcyTWZXY+nOcM3oBYrwBmoIw/1A05liKG8647fllvjeRb7NO9
pWQxUOO2def6jCSaxF+eo5W5DaWUsr310C0oReBg5T1W5RSvpVzRp5N+n9Ywm9f+jHogHqAZO7WZ
fE2R6kkTuHMNPXan1s0n/r7o0+pEIjVM5OxQ/H0Vn7Lov61Z4Q7AvzfgE+bVFaTsimlOorkEAn1d
zEQGXzn0dgf+c0VVpzUj7XQtcZqYdG99joNg4Z0rZdd0KOHIIoMWX3XEjSlkg2JOv8xurWj08kxt
7NsfklZqvYtrHWShzztdNiMZ0CuB1bxkfIwyJ3SxeORJUb9AJrwnTgdslBrl9Tyt+wBoPUIWumzI
if3tv0+EzRynQw/ns2Ovb+XoALH2MlvIIzMxo6luzBJicaWqBr2Qgmg8eDgZNkkKdJY1dRDTJ4XY
JX9Wn1zzsINS+tLtJk1UtCehLDqR47ZBswcfF/wrXCfSbcMsnmJuuFxnXzMfOKM+nowtrMs5X9II
PPcwZ3gqEY+hmnV7gX9pL29ctQIlNjGqEn/G/SiQUW5HXK5hpgmSU1WOeCAdQ0URSfAjQaoa/y3k
PtKYTFABw25Xu1XKH1Ug7F2l4lkZnXxRiNAxvBnENk5dvOcsLB7qhb82WOLtLem2enyEfqlbcwgU
4SaCm52e+s9PPKZp+rBGbwKiSRB9hzcQdk9xninhEqZGtIxwzUxpr1MNMZtzs7Zn34k4vhVo2tEN
2pl03D2rOuRIgiZBh4Rhin6hdMlOsECPxrf92K0tGx9jwcOurGRtyfM7Wo605u9X1YrhfRN4rKSf
rbFlkylSVvmL3DPc7r9Wb9I7o4JZEn2nR6yd6NAZ7yHLeo3gTZ+L/N62++NhZ5C3KqI1+xboMZHU
QCfIMVeTiTuzf+7nAwVvwdkrRoMMe2AXzURnwEz2w8x1cYcb7fTtU+o8C2CkVdW8nIZovte8NXpV
VVKPZ9643FddXB3xH0jJ2B4ltftvQ/D17rD1wMj7/WmbP84EjHzZmayhUct9qAG/b7zbVnhjYNH+
B7aVDMu8h/QbPiz74cHvnjUifKWr3IpbxB6Wkolbmuuw/wkLOtplJcT6DDUY0E6yt3ZmY7udZJAO
PxEEanybJfERj3Pql1J1+/I3KO1aIIB57tZ7o2fEBLYdGjKmK5xmonJInkB6nRGtaKhkZ2bvKFwG
FwrvLEduAO2+yEIKc2VJKe+RkDdgzw3lZbq6bidpOr3gQc8nMxpVfPv6zrgLfHbaAV43p7flBMkf
mvh2eW4WV2ETrbOVYAdT6rEKi0TCB3x/Evedezdl2lo+R0Lh5qwsrmT/sTOazjyxAziCNtnyA0R7
/KODEGUel9TuXFT0ANw19otpZC8E02kucKQt+7Xxy4ac0IepYzNp84xTBxXjt1bndwASS8tmHzHq
H6VIBtHVtZGBnqg0MyDXCHRDZMzPZegaBtfTVXpMVpy9+rvQptGT4/J8h78vFjxyIB3stHEvpD7l
3FukDu4oywvisriZStYHaBSSV/G7a4BBZjYEuqCsnLzqxUKBA1A3xQXzgH7Km9E/QRPaTUKiOWqm
g62gcg7/x2eYIru8RTEsbiTMnuGmtcTD1JJoOUttvILtBoj6sSk7k8A7iaQ/cKIDSWfB7qp8LtWL
pbYHXxNUYVddh51E/F7HUOzZyKS8JHC+YFdc0mGwZRFQkMpKdHk1Cno858N5TrtQFOmcZ0BR34FF
oQcJhziHkaYIDE/cy9V7LSjWMjdK467M9YzmbOs8rKkAUFRo0ptdaqDAZnudfG4Mfb47e0FrwseC
Uvblb/XR1CjHuHdkHugVItUTiZbgN3g4KJ704/snyS1iFGBHHbtqIurpLAG+YOGKgcCaghiqsaOy
4Naxsl+AE7Moe1ZbJoi9aL7hkctTJUL5MBkxkFexM0w4gaXn7qJVt9MQmp4+LVbKtcCwtacALBg2
+8EZFPCI2uJ7i9WaJ5JsYQAV9F+O7B3hFXkU08RDRZwCWyY/oF8ktgHsGx3THsGK2Tv/ydKnxyjG
QzOTklvKgcWq1to1lsYZJy8dXxCtgW6jN4UO4ORLqYO6PUE7YDqd5co3rtQFBsTCHTRmGykKnLV5
ZWKloFnbGwKgqCVDAI2HDmDkMcQUf1zmM2vtg61QefNreZlv4hKZaTWQz6/5iDOHWqqlcBzAasl/
8U7DqbrykFehfsizhwhetMEKp0wfIHfYFedCq0dPaEGMuIDhHo/Pv9UbRWzpo68Qc9GthgbpT7y5
lRRXO5MGT5AlwKoPEx2jhgWxVWzeas+PX+R9n1+JXViUQiICPKJRdi26UO3cJDqNNLLvDuCv6gv5
723i27rfQ+EviPIdJAh8DORZq6DooGSztUPMP8voyVodY5H9P3uxIVBvY7lm9bKKVuqx5e2uSEWL
YKXInsSsY+emPx8fqEETuGDUjFGDLY55BakkLnEHsUiGK7PUzp0n9IB48mBD7J0NaN9ikvmSSn9V
BbANvSljEjhLaY8aZIeysZrhxcRKzje5SqM3mlaNkT00uhJib8lSqX46RZucwYM+XgLCMnfgHB3u
g93yR2TByX21ZRV2wrv8eR8YKghXnwoYhrQBuh1wRTdNbgA+1pd8p5O3d1ehiaDY2M/FVUNlWWnW
LLj9gY8T5ASL9yRkCmUr9I73NMAFcW1GsTxI94g+OFk3ee8k/2de7X/2wbSAndJ+j4EB4voWC15R
S/T/SPBmfbV6dG1bi9omIidF5xncyQnh0r22HZvf0qwS4sbUuNtSCdUtZ9t8hKtc71isAHWZHRfN
ciowi9aJvwiNIsLCaDyFTt1lkFiiNduQ3x1uZCxUD0aSVXt8Y0QqOMdWwoKii84+nsrU/xf+afgq
I7knMfCOy6AJ6B1j6lecYAirWIzLwqDDUBY1qBbu9YE2SVMTo4CXh3Yif4rMHH6lY+M5DnatLg+n
Pip/7cbGc5BP4bpcWOgI1DqZe5PHDnJO2Ln+2IrR+Qwlu7voVrviWUJH3ggHAyOoDLkPL9PItlvo
b4UlvfqYh+4mTMg38Wiz9QFvUuOpw76tzNJwiR2S94njjm12+CMh1hwgu8Eq8zp0isedXBrWGgkW
A5e7SXJ19UP/Qr/E8V7UWf/rvX1k08jmL6Z1X4rfsp53hb3dtdgA00g7MiH5wtyZzoy0N2um7//Z
NscDM9OlTHQg4OYhVemg2qLPWbNNHgxCJewHoA28oqVQV1FWmGNq3puz3JSf+S56rmMzCWWMdMeG
D/NDKKJW5038IDg00B3Yj/Ch8eUZry13ZAchd0eOfKNFRFDBhDdPUDuRnApERGMIFm/jO5K7nnjD
FzAx1lOe4GE/g9q6yEKXN/m1ret1gZNQR9u3hnNnLWN1GGLzGZneShn/WVJkkSs7cvi3dbOI1xdh
6B1NLSksE2uPA+2IFlYCzBQ8xuuv6ZEbK3zYvEKhqgnZZHuM79pjNPjm6CRl18WfAhccsU3CPnx9
dB7pXec0ysLKNWcDAgevCD3UxvTjAfetLIUEZ+//GB10EyWqYRyMfupYgkCgwA90iBMRcgo7Xnkg
Q5RYDPrphnViICUa5X4u6uDB+5RQPeBbUIfqCFoC1Nr/vJND03+k9gM+URA8rsdZAG7NiSqNVTb+
bIpBHt2b39/0I3z5aPAliAEE1tlp1AAHZUYh/Mw2C8KtwyClprn40Ri0b1GLQ/F+x9RBtcdz6NYv
EgvAInJjq/2uVEp8UKCFKrJKYiwAkCXcxKKsPn1zwA+Wm5BieISh7dfPJq/oevXZRRe52Yw3DHCK
ql4zeupDMAjg9d+2SWFxOF7P5WoI9lsD2eJJM/2W575tdoR9imwi8mvNHhQH0WuwWImc2kMxf9YV
2HFPk7rSuNb4H9YOzH0dDn5/4vhnH7hZU/dC9mYiVEnp/IFbIfKqdQGyPkbmosUKhiX9+FUb499O
96CK97EeBkejC2JwcUpxKAEruDHkj9oSycL0NATAg0d8oEaVozB5a7CkavBJSzn71G+IwVemOEiX
i09fMpgCyf9oafWdL0kx8+tpJc1fn8hklVa4hpwz+sSBn2NHcr9K69OC3LjsaOTrCRnPAOqMbYn5
dX2SPoW96ujYD/+PHo0A3Z/fwIHTlRpo5Rg79Z5f9YwasvgrLTeqaMim68ptnWRihjx4yu1B4HiJ
csTDyKiH5w==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
