
CANopen-BLDC-Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a400  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  0800a600  0800a600  0001a600  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aacc  0800aacc  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800aacc  0800aacc  0001aacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aad4  0800aad4  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aad4  0800aad4  0001aad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aad8  0800aad8  0001aad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800aadc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000074c  200001f4  0800acd0  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000940  0800acd0  00020940  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bc97  00000000  00000000  00020222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003764  00000000  00000000  0003beb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001478  00000000  00000000  0003f620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001300  00000000  00000000  00040a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad2b  00000000  00000000  00041d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a309  00000000  00000000  0006cac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001025d0  00000000  00000000  00086dcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018939c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006544  00000000  00000000  001893f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f4 	.word	0x200001f4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800a5e8 	.word	0x0800a5e8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f8 	.word	0x200001f8
 800023c:	0800a5e8 	.word	0x0800a5e8

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80005ec:	4b18      	ldr	r3, [pc, #96]	; (8000650 <MX_CAN1_Init+0x68>)
 80005ee:	4a19      	ldr	r2, [pc, #100]	; (8000654 <MX_CAN1_Init+0x6c>)
 80005f0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80005f2:	4b17      	ldr	r3, [pc, #92]	; (8000650 <MX_CAN1_Init+0x68>)
 80005f4:	2210      	movs	r2, #16
 80005f6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80005f8:	4b15      	ldr	r3, [pc, #84]	; (8000650 <MX_CAN1_Init+0x68>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80005fe:	4b14      	ldr	r3, [pc, #80]	; (8000650 <MX_CAN1_Init+0x68>)
 8000600:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000604:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000606:	4b12      	ldr	r3, [pc, #72]	; (8000650 <MX_CAN1_Init+0x68>)
 8000608:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800060c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800060e:	4b10      	ldr	r3, [pc, #64]	; (8000650 <MX_CAN1_Init+0x68>)
 8000610:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000614:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000616:	4b0e      	ldr	r3, [pc, #56]	; (8000650 <MX_CAN1_Init+0x68>)
 8000618:	2200      	movs	r2, #0
 800061a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MX_CAN1_Init+0x68>)
 800061e:	2200      	movs	r2, #0
 8000620:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000622:	4b0b      	ldr	r3, [pc, #44]	; (8000650 <MX_CAN1_Init+0x68>)
 8000624:	2200      	movs	r2, #0
 8000626:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000628:	4b09      	ldr	r3, [pc, #36]	; (8000650 <MX_CAN1_Init+0x68>)
 800062a:	2200      	movs	r2, #0
 800062c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800062e:	4b08      	ldr	r3, [pc, #32]	; (8000650 <MX_CAN1_Init+0x68>)
 8000630:	2200      	movs	r2, #0
 8000632:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <MX_CAN1_Init+0x68>)
 8000636:	2200      	movs	r2, #0
 8000638:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800063a:	4805      	ldr	r0, [pc, #20]	; (8000650 <MX_CAN1_Init+0x68>)
 800063c:	f002 f956 	bl	80028ec <HAL_CAN_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000646:	f001 fbfd 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	20000228 	.word	0x20000228
 8000654:	40006400 	.word	0x40006400

08000658 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08a      	sub	sp, #40	; 0x28
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a1b      	ldr	r2, [pc, #108]	; (80006e4 <HAL_CAN_MspInit+0x8c>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d12f      	bne.n	80006da <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800067a:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 800067c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067e:	4a1a      	ldr	r2, [pc, #104]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 8000680:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000684:	6413      	str	r3, [r2, #64]	; 0x40
 8000686:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 8000688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800068a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800068e:	613b      	str	r3, [r7, #16]
 8000690:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000692:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	4a14      	ldr	r2, [pc, #80]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 8000698:	f043 0308 	orr.w	r3, r3, #8
 800069c:	6313      	str	r3, [r2, #48]	; 0x30
 800069e:	4b12      	ldr	r3, [pc, #72]	; (80006e8 <HAL_CAN_MspInit+0x90>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	f003 0308 	and.w	r3, r3, #8
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80006aa:	2303      	movs	r3, #3
 80006ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ae:	2302      	movs	r3, #2
 80006b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006b6:	2303      	movs	r3, #3
 80006b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80006ba:	2309      	movs	r3, #9
 80006bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006be:	f107 0314 	add.w	r3, r7, #20
 80006c2:	4619      	mov	r1, r3
 80006c4:	4809      	ldr	r0, [pc, #36]	; (80006ec <HAL_CAN_MspInit+0x94>)
 80006c6:	f003 f923 	bl	8003910 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80006ca:	2200      	movs	r2, #0
 80006cc:	2100      	movs	r1, #0
 80006ce:	2014      	movs	r0, #20
 80006d0:	f003 f855 	bl	800377e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80006d4:	2014      	movs	r0, #20
 80006d6:	f003 f86e 	bl	80037b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80006da:	bf00      	nop
 80006dc:	3728      	adds	r7, #40	; 0x28
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40006400 	.word	0x40006400
 80006e8:	40023800 	.word	0x40023800
 80006ec:	40020c00 	.word	0x40020c00

080006f0 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08c      	sub	sp, #48	; 0x30
 80006f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	f107 031c 	add.w	r3, r7, #28
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
 8000704:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	4b6c      	ldr	r3, [pc, #432]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a6b      	ldr	r2, [pc, #428]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800070c:	f043 0304 	orr.w	r3, r3, #4
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b69      	ldr	r3, [pc, #420]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0304 	and.w	r3, r3, #4
 800071a:	61bb      	str	r3, [r7, #24]
 800071c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800071e:	4b66      	ldr	r3, [pc, #408]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	4a65      	ldr	r2, [pc, #404]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000728:	6313      	str	r3, [r2, #48]	; 0x30
 800072a:	4b63      	ldr	r3, [pc, #396]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000732:	617b      	str	r3, [r7, #20]
 8000734:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b60      	ldr	r3, [pc, #384]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a5f      	ldr	r2, [pc, #380]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
 8000742:	4b5d      	ldr	r3, [pc, #372]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	613b      	str	r3, [r7, #16]
 800074c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800074e:	4b5a      	ldr	r3, [pc, #360]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a59      	ldr	r2, [pc, #356]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000754:	f043 0302 	orr.w	r3, r3, #2
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b57      	ldr	r3, [pc, #348]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0302 	and.w	r3, r3, #2
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000766:	4b54      	ldr	r3, [pc, #336]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	4a53      	ldr	r2, [pc, #332]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800076c:	f043 0308 	orr.w	r3, r3, #8
 8000770:	6313      	str	r3, [r2, #48]	; 0x30
 8000772:	4b51      	ldr	r3, [pc, #324]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	f003 0308 	and.w	r3, r3, #8
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800077e:	4b4e      	ldr	r3, [pc, #312]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a4d      	ldr	r2, [pc, #308]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 8000784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
 800078a:	4b4b      	ldr	r3, [pc, #300]	; (80008b8 <MX_GPIO_Init+0x1c8>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	f244 0181 	movw	r1, #16513	; 0x4081
 800079c:	4847      	ldr	r0, [pc, #284]	; (80008bc <MX_GPIO_Init+0x1cc>)
 800079e:	f003 fa63 	bl	8003c68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2140      	movs	r1, #64	; 0x40
 80007a6:	4846      	ldr	r0, [pc, #280]	; (80008c0 <MX_GPIO_Init+0x1d0>)
 80007a8:	f003 fa5e 	bl	8003c68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80007ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007b2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80007bc:	f107 031c 	add.w	r3, r7, #28
 80007c0:	4619      	mov	r1, r3
 80007c2:	4840      	ldr	r0, [pc, #256]	; (80008c4 <MX_GPIO_Init+0x1d4>)
 80007c4:	f003 f8a4 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80007c8:	2332      	movs	r3, #50	; 0x32
 80007ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007cc:	2302      	movs	r3, #2
 80007ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	2300      	movs	r3, #0
 80007d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007d4:	2303      	movs	r3, #3
 80007d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007d8:	230b      	movs	r3, #11
 80007da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007dc:	f107 031c 	add.w	r3, r7, #28
 80007e0:	4619      	mov	r1, r3
 80007e2:	4838      	ldr	r0, [pc, #224]	; (80008c4 <MX_GPIO_Init+0x1d4>)
 80007e4:	f003 f894 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80007e8:	2386      	movs	r3, #134	; 0x86
 80007ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ec:	2302      	movs	r3, #2
 80007ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007f4:	2303      	movs	r3, #3
 80007f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007f8:	230b      	movs	r3, #11
 80007fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fc:	f107 031c 	add.w	r3, r7, #28
 8000800:	4619      	mov	r1, r3
 8000802:	4831      	ldr	r0, [pc, #196]	; (80008c8 <MX_GPIO_Init+0x1d8>)
 8000804:	f003 f884 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000808:	f244 0381 	movw	r3, #16513	; 0x4081
 800080c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080e:	2301      	movs	r3, #1
 8000810:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000816:	2300      	movs	r3, #0
 8000818:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081a:	f107 031c 	add.w	r3, r7, #28
 800081e:	4619      	mov	r1, r3
 8000820:	4826      	ldr	r0, [pc, #152]	; (80008bc <MX_GPIO_Init+0x1cc>)
 8000822:	f003 f875 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000826:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800082a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082c:	2302      	movs	r3, #2
 800082e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000834:	2303      	movs	r3, #3
 8000836:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000838:	230b      	movs	r3, #11
 800083a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800083c:	f107 031c 	add.w	r3, r7, #28
 8000840:	4619      	mov	r1, r3
 8000842:	481e      	ldr	r0, [pc, #120]	; (80008bc <MX_GPIO_Init+0x1cc>)
 8000844:	f003 f864 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000848:	2340      	movs	r3, #64	; 0x40
 800084a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084c:	2301      	movs	r3, #1
 800084e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000854:	2300      	movs	r3, #0
 8000856:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000858:	f107 031c 	add.w	r3, r7, #28
 800085c:	4619      	mov	r1, r3
 800085e:	4818      	ldr	r0, [pc, #96]	; (80008c0 <MX_GPIO_Init+0x1d0>)
 8000860:	f003 f856 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000864:	2380      	movs	r3, #128	; 0x80
 8000866:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000868:	2300      	movs	r3, #0
 800086a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000870:	f107 031c 	add.w	r3, r7, #28
 8000874:	4619      	mov	r1, r3
 8000876:	4812      	ldr	r0, [pc, #72]	; (80008c0 <MX_GPIO_Init+0x1d0>)
 8000878:	f003 f84a 	bl	8003910 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800087c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000880:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000882:	2302      	movs	r3, #2
 8000884:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800088a:	2303      	movs	r3, #3
 800088c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800088e:	230b      	movs	r3, #11
 8000890:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	4809      	ldr	r0, [pc, #36]	; (80008c0 <MX_GPIO_Init+0x1d0>)
 800089a:	f003 f839 	bl	8003910 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	2100      	movs	r1, #0
 80008a2:	2028      	movs	r0, #40	; 0x28
 80008a4:	f002 ff6b 	bl	800377e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008a8:	2028      	movs	r0, #40	; 0x28
 80008aa:	f002 ff84 	bl	80037b6 <HAL_NVIC_EnableIRQ>

}
 80008ae:	bf00      	nop
 80008b0:	3730      	adds	r7, #48	; 0x30
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40023800 	.word	0x40023800
 80008bc:	40020400 	.word	0x40020400
 80008c0:	40021800 	.word	0x40021800
 80008c4:	40020800 	.word	0x40020800
 80008c8:	40020000 	.word	0x40020000

080008cc <fnLEDsErrorState>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

//ERROR SIGNALIZATION
void fnLEDsErrorState(){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 80008d0:	2201      	movs	r2, #1
 80008d2:	2101      	movs	r1, #1
 80008d4:	4807      	ldr	r0, [pc, #28]	; (80008f4 <fnLEDsErrorState+0x28>)
 80008d6:	f003 f9c7 	bl	8003c68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80008da:	2201      	movs	r2, #1
 80008dc:	2180      	movs	r1, #128	; 0x80
 80008de:	4805      	ldr	r0, [pc, #20]	; (80008f4 <fnLEDsErrorState+0x28>)
 80008e0:	f003 f9c2 	bl	8003c68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80008e4:	2201      	movs	r2, #1
 80008e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ea:	4802      	ldr	r0, [pc, #8]	; (80008f4 <fnLEDsErrorState+0x28>)
 80008ec:	f003 f9bc 	bl	8003c68 <HAL_GPIO_WritePin>
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40020400 	.word	0x40020400

080008f8 <fnInit>:


//INIT FUNCTION
void fnInit(){
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
	switch(iMachineStatus){
 80008fc:	4bc6      	ldr	r3, [pc, #792]	; (8000c18 <fnInit+0x320>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b50      	cmp	r3, #80	; 0x50
 8000902:	f200 833a 	bhi.w	8000f7a <fnInit+0x682>
 8000906:	a201      	add	r2, pc, #4	; (adr r2, 800090c <fnInit+0x14>)
 8000908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090c:	08000a51 	.word	0x08000a51
 8000910:	08000f7b 	.word	0x08000f7b
 8000914:	08000f7b 	.word	0x08000f7b
 8000918:	08000f7b 	.word	0x08000f7b
 800091c:	08000f7b 	.word	0x08000f7b
 8000920:	08000a99 	.word	0x08000a99
 8000924:	08000f7b 	.word	0x08000f7b
 8000928:	08000f7b 	.word	0x08000f7b
 800092c:	08000f7b 	.word	0x08000f7b
 8000930:	08000f7b 	.word	0x08000f7b
 8000934:	08000ae1 	.word	0x08000ae1
 8000938:	08000f7b 	.word	0x08000f7b
 800093c:	08000f7b 	.word	0x08000f7b
 8000940:	08000f7b 	.word	0x08000f7b
 8000944:	08000f7b 	.word	0x08000f7b
 8000948:	08000f7b 	.word	0x08000f7b
 800094c:	08000f7b 	.word	0x08000f7b
 8000950:	08000f7b 	.word	0x08000f7b
 8000954:	08000f7b 	.word	0x08000f7b
 8000958:	08000f7b 	.word	0x08000f7b
 800095c:	08000b4f 	.word	0x08000b4f
 8000960:	08000f7b 	.word	0x08000f7b
 8000964:	08000f7b 	.word	0x08000f7b
 8000968:	08000f7b 	.word	0x08000f7b
 800096c:	08000f7b 	.word	0x08000f7b
 8000970:	08000bbd 	.word	0x08000bbd
 8000974:	08000f7b 	.word	0x08000f7b
 8000978:	08000f7b 	.word	0x08000f7b
 800097c:	08000f7b 	.word	0x08000f7b
 8000980:	08000f7b 	.word	0x08000f7b
 8000984:	08000c55 	.word	0x08000c55
 8000988:	08000f7b 	.word	0x08000f7b
 800098c:	08000f7b 	.word	0x08000f7b
 8000990:	08000f7b 	.word	0x08000f7b
 8000994:	08000f7b 	.word	0x08000f7b
 8000998:	08000f7b 	.word	0x08000f7b
 800099c:	08000f7b 	.word	0x08000f7b
 80009a0:	08000f7b 	.word	0x08000f7b
 80009a4:	08000f7b 	.word	0x08000f7b
 80009a8:	08000f7b 	.word	0x08000f7b
 80009ac:	08000cc3 	.word	0x08000cc3
 80009b0:	08000f7b 	.word	0x08000f7b
 80009b4:	08000f7b 	.word	0x08000f7b
 80009b8:	08000f7b 	.word	0x08000f7b
 80009bc:	08000f7b 	.word	0x08000f7b
 80009c0:	08000f7b 	.word	0x08000f7b
 80009c4:	08000f7b 	.word	0x08000f7b
 80009c8:	08000f7b 	.word	0x08000f7b
 80009cc:	08000f7b 	.word	0x08000f7b
 80009d0:	08000f7b 	.word	0x08000f7b
 80009d4:	08000d31 	.word	0x08000d31
 80009d8:	08000f7b 	.word	0x08000f7b
 80009dc:	08000f7b 	.word	0x08000f7b
 80009e0:	08000f7b 	.word	0x08000f7b
 80009e4:	08000f7b 	.word	0x08000f7b
 80009e8:	08000d9f 	.word	0x08000d9f
 80009ec:	08000f7b 	.word	0x08000f7b
 80009f0:	08000f7b 	.word	0x08000f7b
 80009f4:	08000f7b 	.word	0x08000f7b
 80009f8:	08000f7b 	.word	0x08000f7b
 80009fc:	08000e1b 	.word	0x08000e1b
 8000a00:	08000f7b 	.word	0x08000f7b
 8000a04:	08000f7b 	.word	0x08000f7b
 8000a08:	08000f7b 	.word	0x08000f7b
 8000a0c:	08000f7b 	.word	0x08000f7b
 8000a10:	08000f7b 	.word	0x08000f7b
 8000a14:	08000f7b 	.word	0x08000f7b
 8000a18:	08000f7b 	.word	0x08000f7b
 8000a1c:	08000f7b 	.word	0x08000f7b
 8000a20:	08000f7b 	.word	0x08000f7b
 8000a24:	08000e89 	.word	0x08000e89
 8000a28:	08000f7b 	.word	0x08000f7b
 8000a2c:	08000f7b 	.word	0x08000f7b
 8000a30:	08000f7b 	.word	0x08000f7b
 8000a34:	08000f7b 	.word	0x08000f7b
 8000a38:	08000f7b 	.word	0x08000f7b
 8000a3c:	08000f7b 	.word	0x08000f7b
 8000a40:	08000f7b 	.word	0x08000f7b
 8000a44:	08000f7b 	.word	0x08000f7b
 8000a48:	08000f7b 	.word	0x08000f7b
 8000a4c:	08000f3d 	.word	0x08000f3d

	case 0: //RESET PDO
		TxHeader.StdId = 0x000;
 8000a50:	4b72      	ldr	r3, [pc, #456]	; (8000c1c <fnInit+0x324>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 2;
 8000a56:	4b71      	ldr	r3, [pc, #452]	; (8000c1c <fnInit+0x324>)
 8000a58:	2202      	movs	r2, #2
 8000a5a:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x82;
 8000a5c:	4b70      	ldr	r3, [pc, #448]	; (8000c20 <fnInit+0x328>)
 8000a5e:	2282      	movs	r2, #130	; 0x82
 8000a60:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x0A;
 8000a62:	4b6f      	ldr	r3, [pc, #444]	; (8000c20 <fnInit+0x328>)
 8000a64:	220a      	movs	r2, #10
 8000a66:	705a      	strb	r2, [r3, #1]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000a68:	4b6e      	ldr	r3, [pc, #440]	; (8000c24 <fnInit+0x32c>)
 8000a6a:	4a6d      	ldr	r2, [pc, #436]	; (8000c20 <fnInit+0x328>)
 8000a6c:	496b      	ldr	r1, [pc, #428]	; (8000c1c <fnInit+0x324>)
 8000a6e:	486e      	ldr	r0, [pc, #440]	; (8000c28 <fnInit+0x330>)
 8000a70:	f002 f968 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d004      	beq.n	8000a84 <fnInit+0x18c>
			fnLEDsErrorState();
 8000a7a:	f7ff ff27 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000a7e:	f001 f9e1 	bl	8001e44 <Error_Handler>
		}
		else{
			iMachineStatus = 5;
			HAL_UART_Transmit(&huart3, "C000", 4, 100);
		}
		break;
 8000a82:	e27a      	b.n	8000f7a <fnInit+0x682>
			iMachineStatus = 5;
 8000a84:	4b64      	ldr	r3, [pc, #400]	; (8000c18 <fnInit+0x320>)
 8000a86:	2205      	movs	r2, #5
 8000a88:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C000", 4, 100);
 8000a8a:	2364      	movs	r3, #100	; 0x64
 8000a8c:	2204      	movs	r2, #4
 8000a8e:	4967      	ldr	r1, [pc, #412]	; (8000c2c <fnInit+0x334>)
 8000a90:	4867      	ldr	r0, [pc, #412]	; (8000c30 <fnInit+0x338>)
 8000a92:	f005 f917 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000a96:	e270      	b.n	8000f7a <fnInit+0x682>

	case 5: //SET PDO
		TxHeader.StdId = 0x000;
 8000a98:	4b60      	ldr	r3, [pc, #384]	; (8000c1c <fnInit+0x324>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 2;
 8000a9e:	4b5f      	ldr	r3, [pc, #380]	; (8000c1c <fnInit+0x324>)
 8000aa0:	2202      	movs	r2, #2
 8000aa2:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x01;
 8000aa4:	4b5e      	ldr	r3, [pc, #376]	; (8000c20 <fnInit+0x328>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x0A;
 8000aaa:	4b5d      	ldr	r3, [pc, #372]	; (8000c20 <fnInit+0x328>)
 8000aac:	220a      	movs	r2, #10
 8000aae:	705a      	strb	r2, [r3, #1]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000ab0:	4b5c      	ldr	r3, [pc, #368]	; (8000c24 <fnInit+0x32c>)
 8000ab2:	4a5b      	ldr	r2, [pc, #364]	; (8000c20 <fnInit+0x328>)
 8000ab4:	4959      	ldr	r1, [pc, #356]	; (8000c1c <fnInit+0x324>)
 8000ab6:	485c      	ldr	r0, [pc, #368]	; (8000c28 <fnInit+0x330>)
 8000ab8:	f002 f944 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d004      	beq.n	8000acc <fnInit+0x1d4>
			fnLEDsErrorState();
 8000ac2:	f7ff ff03 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000ac6:	f001 f9bd 	bl	8001e44 <Error_Handler>
		}
		else{
			iMachineStatus = 10;
			HAL_UART_Transmit(&huart3, "C005", 4, 100);
		}
		break;
 8000aca:	e256      	b.n	8000f7a <fnInit+0x682>
			iMachineStatus = 10;
 8000acc:	4b52      	ldr	r3, [pc, #328]	; (8000c18 <fnInit+0x320>)
 8000ace:	220a      	movs	r2, #10
 8000ad0:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C005", 4, 100);
 8000ad2:	2364      	movs	r3, #100	; 0x64
 8000ad4:	2204      	movs	r2, #4
 8000ad6:	4957      	ldr	r1, [pc, #348]	; (8000c34 <fnInit+0x33c>)
 8000ad8:	4855      	ldr	r0, [pc, #340]	; (8000c30 <fnInit+0x338>)
 8000ada:	f005 f8f3 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000ade:	e24c      	b.n	8000f7a <fnInit+0x682>

	case 10: //SHUTDOWN
		TxHeader.StdId = 0x60A;
 8000ae0:	4b4e      	ldr	r3, [pc, #312]	; (8000c1c <fnInit+0x324>)
 8000ae2:	f240 620a 	movw	r2, #1546	; 0x60a
 8000ae6:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000ae8:	4b4c      	ldr	r3, [pc, #304]	; (8000c1c <fnInit+0x324>)
 8000aea:	2208      	movs	r2, #8
 8000aec:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000aee:	4b4c      	ldr	r3, [pc, #304]	; (8000c20 <fnInit+0x328>)
 8000af0:	2222      	movs	r2, #34	; 0x22
 8000af2:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000af4:	4b4a      	ldr	r3, [pc, #296]	; (8000c20 <fnInit+0x328>)
 8000af6:	2240      	movs	r2, #64	; 0x40
 8000af8:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000afa:	4b49      	ldr	r3, [pc, #292]	; (8000c20 <fnInit+0x328>)
 8000afc:	2260      	movs	r2, #96	; 0x60
 8000afe:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000b00:	4b47      	ldr	r3, [pc, #284]	; (8000c20 <fnInit+0x328>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x06;
 8000b06:	4b46      	ldr	r3, [pc, #280]	; (8000c20 <fnInit+0x328>)
 8000b08:	2206      	movs	r2, #6
 8000b0a:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000b0c:	4b44      	ldr	r3, [pc, #272]	; (8000c20 <fnInit+0x328>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000b12:	4b43      	ldr	r3, [pc, #268]	; (8000c20 <fnInit+0x328>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000b18:	4b41      	ldr	r3, [pc, #260]	; (8000c20 <fnInit+0x328>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000b1e:	4b41      	ldr	r3, [pc, #260]	; (8000c24 <fnInit+0x32c>)
 8000b20:	4a3f      	ldr	r2, [pc, #252]	; (8000c20 <fnInit+0x328>)
 8000b22:	493e      	ldr	r1, [pc, #248]	; (8000c1c <fnInit+0x324>)
 8000b24:	4840      	ldr	r0, [pc, #256]	; (8000c28 <fnInit+0x330>)
 8000b26:	f002 f90d 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d004      	beq.n	8000b3a <fnInit+0x242>
			fnLEDsErrorState();
 8000b30:	f7ff fecc 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000b34:	f001 f986 	bl	8001e44 <Error_Handler>
		}
		else{
			iMachineStatus = 20;
			HAL_UART_Transmit(&huart3, "C010", 4, 100);
		}
		break;
 8000b38:	e21f      	b.n	8000f7a <fnInit+0x682>
			iMachineStatus = 20;
 8000b3a:	4b37      	ldr	r3, [pc, #220]	; (8000c18 <fnInit+0x320>)
 8000b3c:	2214      	movs	r2, #20
 8000b3e:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C010", 4, 100);
 8000b40:	2364      	movs	r3, #100	; 0x64
 8000b42:	2204      	movs	r2, #4
 8000b44:	493c      	ldr	r1, [pc, #240]	; (8000c38 <fnInit+0x340>)
 8000b46:	483a      	ldr	r0, [pc, #232]	; (8000c30 <fnInit+0x338>)
 8000b48:	f005 f8bc 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000b4c:	e215      	b.n	8000f7a <fnInit+0x682>

	case 20://SWITCH ON
		TxHeader.StdId = 0x60A;
 8000b4e:	4b33      	ldr	r3, [pc, #204]	; (8000c1c <fnInit+0x324>)
 8000b50:	f240 620a 	movw	r2, #1546	; 0x60a
 8000b54:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000b56:	4b31      	ldr	r3, [pc, #196]	; (8000c1c <fnInit+0x324>)
 8000b58:	2208      	movs	r2, #8
 8000b5a:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000b5c:	4b30      	ldr	r3, [pc, #192]	; (8000c20 <fnInit+0x328>)
 8000b5e:	2222      	movs	r2, #34	; 0x22
 8000b60:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000b62:	4b2f      	ldr	r3, [pc, #188]	; (8000c20 <fnInit+0x328>)
 8000b64:	2240      	movs	r2, #64	; 0x40
 8000b66:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000b68:	4b2d      	ldr	r3, [pc, #180]	; (8000c20 <fnInit+0x328>)
 8000b6a:	2260      	movs	r2, #96	; 0x60
 8000b6c:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000b6e:	4b2c      	ldr	r3, [pc, #176]	; (8000c20 <fnInit+0x328>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x07;
 8000b74:	4b2a      	ldr	r3, [pc, #168]	; (8000c20 <fnInit+0x328>)
 8000b76:	2207      	movs	r2, #7
 8000b78:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000b7a:	4b29      	ldr	r3, [pc, #164]	; (8000c20 <fnInit+0x328>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000b80:	4b27      	ldr	r3, [pc, #156]	; (8000c20 <fnInit+0x328>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000b86:	4b26      	ldr	r3, [pc, #152]	; (8000c20 <fnInit+0x328>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000b8c:	4b25      	ldr	r3, [pc, #148]	; (8000c24 <fnInit+0x32c>)
 8000b8e:	4a24      	ldr	r2, [pc, #144]	; (8000c20 <fnInit+0x328>)
 8000b90:	4922      	ldr	r1, [pc, #136]	; (8000c1c <fnInit+0x324>)
 8000b92:	4825      	ldr	r0, [pc, #148]	; (8000c28 <fnInit+0x330>)
 8000b94:	f002 f8d6 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d004      	beq.n	8000ba8 <fnInit+0x2b0>
			fnLEDsErrorState();
 8000b9e:	f7ff fe95 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000ba2:	f001 f94f 	bl	8001e44 <Error_Handler>
		}
		else{
			iMachineStatus = 25;
			HAL_UART_Transmit(&huart3, "C020", 4, 100);
		}
		break;
 8000ba6:	e1e8      	b.n	8000f7a <fnInit+0x682>
			iMachineStatus = 25;
 8000ba8:	4b1b      	ldr	r3, [pc, #108]	; (8000c18 <fnInit+0x320>)
 8000baa:	2219      	movs	r2, #25
 8000bac:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C020", 4, 100);
 8000bae:	2364      	movs	r3, #100	; 0x64
 8000bb0:	2204      	movs	r2, #4
 8000bb2:	4922      	ldr	r1, [pc, #136]	; (8000c3c <fnInit+0x344>)
 8000bb4:	481e      	ldr	r0, [pc, #120]	; (8000c30 <fnInit+0x338>)
 8000bb6:	f005 f885 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000bba:	e1de      	b.n	8000f7a <fnInit+0x682>

	case 25://ENABLE OPERATION
		TxHeader.StdId = 0x60A;
 8000bbc:	4b17      	ldr	r3, [pc, #92]	; (8000c1c <fnInit+0x324>)
 8000bbe:	f240 620a 	movw	r2, #1546	; 0x60a
 8000bc2:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000bc4:	4b15      	ldr	r3, [pc, #84]	; (8000c1c <fnInit+0x324>)
 8000bc6:	2208      	movs	r2, #8
 8000bc8:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000bca:	4b15      	ldr	r3, [pc, #84]	; (8000c20 <fnInit+0x328>)
 8000bcc:	2222      	movs	r2, #34	; 0x22
 8000bce:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000bd0:	4b13      	ldr	r3, [pc, #76]	; (8000c20 <fnInit+0x328>)
 8000bd2:	2240      	movs	r2, #64	; 0x40
 8000bd4:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000bd6:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <fnInit+0x328>)
 8000bd8:	2260      	movs	r2, #96	; 0x60
 8000bda:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000bdc:	4b10      	ldr	r3, [pc, #64]	; (8000c20 <fnInit+0x328>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 8000be2:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <fnInit+0x328>)
 8000be4:	220f      	movs	r2, #15
 8000be6:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000be8:	4b0d      	ldr	r3, [pc, #52]	; (8000c20 <fnInit+0x328>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000bee:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <fnInit+0x328>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	; (8000c20 <fnInit+0x328>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000bfa:	4b0a      	ldr	r3, [pc, #40]	; (8000c24 <fnInit+0x32c>)
 8000bfc:	4a08      	ldr	r2, [pc, #32]	; (8000c20 <fnInit+0x328>)
 8000bfe:	4907      	ldr	r1, [pc, #28]	; (8000c1c <fnInit+0x324>)
 8000c00:	4809      	ldr	r0, [pc, #36]	; (8000c28 <fnInit+0x330>)
 8000c02:	f002 f89f 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d019      	beq.n	8000c40 <fnInit+0x348>
			fnLEDsErrorState();
 8000c0c:	f7ff fe5e 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000c10:	f001 f918 	bl	8001e44 <Error_Handler>
		}
		else{
			iMachineStatus = 30;
			HAL_UART_Transmit(&huart3, "C025", 4, 100);
		}
		break;
 8000c14:	e1b1      	b.n	8000f7a <fnInit+0x682>
 8000c16:	bf00      	nop
 8000c18:	20000002 	.word	0x20000002
 8000c1c:	20000298 	.word	0x20000298
 8000c20:	20000258 	.word	0x20000258
 8000c24:	20000260 	.word	0x20000260
 8000c28:	20000228 	.word	0x20000228
 8000c2c:	0800a600 	.word	0x0800a600
 8000c30:	200004a4 	.word	0x200004a4
 8000c34:	0800a608 	.word	0x0800a608
 8000c38:	0800a610 	.word	0x0800a610
 8000c3c:	0800a618 	.word	0x0800a618
			iMachineStatus = 30;
 8000c40:	4bb0      	ldr	r3, [pc, #704]	; (8000f04 <fnInit+0x60c>)
 8000c42:	221e      	movs	r2, #30
 8000c44:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C025", 4, 100);
 8000c46:	2364      	movs	r3, #100	; 0x64
 8000c48:	2204      	movs	r2, #4
 8000c4a:	49af      	ldr	r1, [pc, #700]	; (8000f08 <fnInit+0x610>)
 8000c4c:	48af      	ldr	r0, [pc, #700]	; (8000f0c <fnInit+0x614>)
 8000c4e:	f005 f839 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000c52:	e192      	b.n	8000f7a <fnInit+0x682>

	case 30://POSITION MODE
		TxHeader.StdId = 0x60A;
 8000c54:	4bae      	ldr	r3, [pc, #696]	; (8000f10 <fnInit+0x618>)
 8000c56:	f240 620a 	movw	r2, #1546	; 0x60a
 8000c5a:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000c5c:	4bac      	ldr	r3, [pc, #688]	; (8000f10 <fnInit+0x618>)
 8000c5e:	2208      	movs	r2, #8
 8000c60:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000c62:	4bac      	ldr	r3, [pc, #688]	; (8000f14 <fnInit+0x61c>)
 8000c64:	2222      	movs	r2, #34	; 0x22
 8000c66:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x60;
 8000c68:	4baa      	ldr	r3, [pc, #680]	; (8000f14 <fnInit+0x61c>)
 8000c6a:	2260      	movs	r2, #96	; 0x60
 8000c6c:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000c6e:	4ba9      	ldr	r3, [pc, #676]	; (8000f14 <fnInit+0x61c>)
 8000c70:	2260      	movs	r2, #96	; 0x60
 8000c72:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000c74:	4ba7      	ldr	r3, [pc, #668]	; (8000f14 <fnInit+0x61c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x01;
 8000c7a:	4ba6      	ldr	r3, [pc, #664]	; (8000f14 <fnInit+0x61c>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000c80:	4ba4      	ldr	r3, [pc, #656]	; (8000f14 <fnInit+0x61c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000c86:	4ba3      	ldr	r3, [pc, #652]	; (8000f14 <fnInit+0x61c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000c8c:	4ba1      	ldr	r3, [pc, #644]	; (8000f14 <fnInit+0x61c>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000c92:	4ba1      	ldr	r3, [pc, #644]	; (8000f18 <fnInit+0x620>)
 8000c94:	4a9f      	ldr	r2, [pc, #636]	; (8000f14 <fnInit+0x61c>)
 8000c96:	499e      	ldr	r1, [pc, #632]	; (8000f10 <fnInit+0x618>)
 8000c98:	48a0      	ldr	r0, [pc, #640]	; (8000f1c <fnInit+0x624>)
 8000c9a:	f002 f853 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d004      	beq.n	8000cae <fnInit+0x3b6>
			fnLEDsErrorState();
 8000ca4:	f7ff fe12 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000ca8:	f001 f8cc 	bl	8001e44 <Error_Handler>
		}
		else{
			iMachineStatus = 40;
			HAL_UART_Transmit(&huart3, "C030", 4, 100);
		}
		break;
 8000cac:	e165      	b.n	8000f7a <fnInit+0x682>
			iMachineStatus = 40;
 8000cae:	4b95      	ldr	r3, [pc, #596]	; (8000f04 <fnInit+0x60c>)
 8000cb0:	2228      	movs	r2, #40	; 0x28
 8000cb2:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C030", 4, 100);
 8000cb4:	2364      	movs	r3, #100	; 0x64
 8000cb6:	2204      	movs	r2, #4
 8000cb8:	4999      	ldr	r1, [pc, #612]	; (8000f20 <fnInit+0x628>)
 8000cba:	4894      	ldr	r0, [pc, #592]	; (8000f0c <fnInit+0x614>)
 8000cbc:	f005 f802 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000cc0:	e15b      	b.n	8000f7a <fnInit+0x682>

	case 40:// POSITION 0
		TxHeader.StdId = 0x60A;
 8000cc2:	4b93      	ldr	r3, [pc, #588]	; (8000f10 <fnInit+0x618>)
 8000cc4:	f240 620a 	movw	r2, #1546	; 0x60a
 8000cc8:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000cca:	4b91      	ldr	r3, [pc, #580]	; (8000f10 <fnInit+0x618>)
 8000ccc:	2208      	movs	r2, #8
 8000cce:	611a      	str	r2, [r3, #16]

		TxData[0] = 0x22;
 8000cd0:	4b90      	ldr	r3, [pc, #576]	; (8000f14 <fnInit+0x61c>)
 8000cd2:	2222      	movs	r2, #34	; 0x22
 8000cd4:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x7A;
 8000cd6:	4b8f      	ldr	r3, [pc, #572]	; (8000f14 <fnInit+0x61c>)
 8000cd8:	227a      	movs	r2, #122	; 0x7a
 8000cda:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000cdc:	4b8d      	ldr	r3, [pc, #564]	; (8000f14 <fnInit+0x61c>)
 8000cde:	2260      	movs	r2, #96	; 0x60
 8000ce0:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000ce2:	4b8c      	ldr	r3, [pc, #560]	; (8000f14 <fnInit+0x61c>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8000ce8:	4b8a      	ldr	r3, [pc, #552]	; (8000f14 <fnInit+0x61c>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000cee:	4b89      	ldr	r3, [pc, #548]	; (8000f14 <fnInit+0x61c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000cf4:	4b87      	ldr	r3, [pc, #540]	; (8000f14 <fnInit+0x61c>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000cfa:	4b86      	ldr	r3, [pc, #536]	; (8000f14 <fnInit+0x61c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000d00:	4b85      	ldr	r3, [pc, #532]	; (8000f18 <fnInit+0x620>)
 8000d02:	4a84      	ldr	r2, [pc, #528]	; (8000f14 <fnInit+0x61c>)
 8000d04:	4982      	ldr	r1, [pc, #520]	; (8000f10 <fnInit+0x618>)
 8000d06:	4885      	ldr	r0, [pc, #532]	; (8000f1c <fnInit+0x624>)
 8000d08:	f002 f81c 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d004      	beq.n	8000d1c <fnInit+0x424>
			fnLEDsErrorState();
 8000d12:	f7ff fddb 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000d16:	f001 f895 	bl	8001e44 <Error_Handler>
		}
		else{
			iMachineStatus = 50;
			HAL_UART_Transmit(&huart3, "P000", 4, 100);
		}
		break;
 8000d1a:	e12e      	b.n	8000f7a <fnInit+0x682>
			iMachineStatus = 50;
 8000d1c:	4b79      	ldr	r3, [pc, #484]	; (8000f04 <fnInit+0x60c>)
 8000d1e:	2232      	movs	r2, #50	; 0x32
 8000d20:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "P000", 4, 100);
 8000d22:	2364      	movs	r3, #100	; 0x64
 8000d24:	2204      	movs	r2, #4
 8000d26:	497f      	ldr	r1, [pc, #508]	; (8000f24 <fnInit+0x62c>)
 8000d28:	4878      	ldr	r0, [pc, #480]	; (8000f0c <fnInit+0x614>)
 8000d2a:	f004 ffcb 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000d2e:	e124      	b.n	8000f7a <fnInit+0x682>

	case 50://START SUPPLY
		TxHeader.StdId = 0x60A;
 8000d30:	4b77      	ldr	r3, [pc, #476]	; (8000f10 <fnInit+0x618>)
 8000d32:	f240 620a 	movw	r2, #1546	; 0x60a
 8000d36:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000d38:	4b75      	ldr	r3, [pc, #468]	; (8000f10 <fnInit+0x618>)
 8000d3a:	2208      	movs	r2, #8
 8000d3c:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000d3e:	4b75      	ldr	r3, [pc, #468]	; (8000f14 <fnInit+0x61c>)
 8000d40:	2222      	movs	r2, #34	; 0x22
 8000d42:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000d44:	4b73      	ldr	r3, [pc, #460]	; (8000f14 <fnInit+0x61c>)
 8000d46:	2240      	movs	r2, #64	; 0x40
 8000d48:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000d4a:	4b72      	ldr	r3, [pc, #456]	; (8000f14 <fnInit+0x61c>)
 8000d4c:	2260      	movs	r2, #96	; 0x60
 8000d4e:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000d50:	4b70      	ldr	r3, [pc, #448]	; (8000f14 <fnInit+0x61c>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x1F;
 8000d56:	4b6f      	ldr	r3, [pc, #444]	; (8000f14 <fnInit+0x61c>)
 8000d58:	221f      	movs	r2, #31
 8000d5a:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000d5c:	4b6d      	ldr	r3, [pc, #436]	; (8000f14 <fnInit+0x61c>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000d62:	4b6c      	ldr	r3, [pc, #432]	; (8000f14 <fnInit+0x61c>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000d68:	4b6a      	ldr	r3, [pc, #424]	; (8000f14 <fnInit+0x61c>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000d6e:	4b6a      	ldr	r3, [pc, #424]	; (8000f18 <fnInit+0x620>)
 8000d70:	4a68      	ldr	r2, [pc, #416]	; (8000f14 <fnInit+0x61c>)
 8000d72:	4967      	ldr	r1, [pc, #412]	; (8000f10 <fnInit+0x618>)
 8000d74:	4869      	ldr	r0, [pc, #420]	; (8000f1c <fnInit+0x624>)
 8000d76:	f001 ffe5 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d004      	beq.n	8000d8a <fnInit+0x492>
			fnLEDsErrorState();
 8000d80:	f7ff fda4 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000d84:	f001 f85e 	bl	8001e44 <Error_Handler>
		}
		else{
			iMachineStatus = 55;
			HAL_UART_Transmit(&huart3, "C050", 4, 100);
		}
		break;
 8000d88:	e0f7      	b.n	8000f7a <fnInit+0x682>
			iMachineStatus = 55;
 8000d8a:	4b5e      	ldr	r3, [pc, #376]	; (8000f04 <fnInit+0x60c>)
 8000d8c:	2237      	movs	r2, #55	; 0x37
 8000d8e:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C050", 4, 100);
 8000d90:	2364      	movs	r3, #100	; 0x64
 8000d92:	2204      	movs	r2, #4
 8000d94:	4964      	ldr	r1, [pc, #400]	; (8000f28 <fnInit+0x630>)
 8000d96:	485d      	ldr	r0, [pc, #372]	; (8000f0c <fnInit+0x614>)
 8000d98:	f004 ff94 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000d9c:	e0ed      	b.n	8000f7a <fnInit+0x682>

	case 55://SET POINT ACK CHECK
		TxHeader.StdId = 0x60A;
 8000d9e:	4b5c      	ldr	r3, [pc, #368]	; (8000f10 <fnInit+0x618>)
 8000da0:	f240 620a 	movw	r2, #1546	; 0x60a
 8000da4:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000da6:	4b5a      	ldr	r3, [pc, #360]	; (8000f10 <fnInit+0x618>)
 8000da8:	2208      	movs	r2, #8
 8000daa:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8000dac:	4b59      	ldr	r3, [pc, #356]	; (8000f14 <fnInit+0x61c>)
 8000dae:	2240      	movs	r2, #64	; 0x40
 8000db0:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8000db2:	4b58      	ldr	r3, [pc, #352]	; (8000f14 <fnInit+0x61c>)
 8000db4:	2241      	movs	r2, #65	; 0x41
 8000db6:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000db8:	4b56      	ldr	r3, [pc, #344]	; (8000f14 <fnInit+0x61c>)
 8000dba:	2260      	movs	r2, #96	; 0x60
 8000dbc:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000dbe:	4b55      	ldr	r3, [pc, #340]	; (8000f14 <fnInit+0x61c>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8000dc4:	4b53      	ldr	r3, [pc, #332]	; (8000f14 <fnInit+0x61c>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000dca:	4b52      	ldr	r3, [pc, #328]	; (8000f14 <fnInit+0x61c>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000dd0:	4b50      	ldr	r3, [pc, #320]	; (8000f14 <fnInit+0x61c>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000dd6:	4b4f      	ldr	r3, [pc, #316]	; (8000f14 <fnInit+0x61c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000ddc:	4b4e      	ldr	r3, [pc, #312]	; (8000f18 <fnInit+0x620>)
 8000dde:	4a4d      	ldr	r2, [pc, #308]	; (8000f14 <fnInit+0x61c>)
 8000de0:	494b      	ldr	r1, [pc, #300]	; (8000f10 <fnInit+0x618>)
 8000de2:	484e      	ldr	r0, [pc, #312]	; (8000f1c <fnInit+0x624>)
 8000de4:	f001 ffae 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d004      	beq.n	8000df8 <fnInit+0x500>
			fnLEDsErrorState();
 8000dee:	f7ff fd6d 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000df2:	f001 f827 	bl	8001e44 <Error_Handler>
		}
		else if (RxData[5] & 0b10000) {
			iMachineStatus = 60;
			HAL_UART_Transmit(&huart3, "C055", 4, 100);
		}
		break;
 8000df6:	e0bd      	b.n	8000f74 <fnInit+0x67c>
		else if (RxData[5] & 0b10000) {
 8000df8:	4b4c      	ldr	r3, [pc, #304]	; (8000f2c <fnInit+0x634>)
 8000dfa:	795b      	ldrb	r3, [r3, #5]
 8000dfc:	f003 0310 	and.w	r3, r3, #16
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	f000 80b7 	beq.w	8000f74 <fnInit+0x67c>
			iMachineStatus = 60;
 8000e06:	4b3f      	ldr	r3, [pc, #252]	; (8000f04 <fnInit+0x60c>)
 8000e08:	223c      	movs	r2, #60	; 0x3c
 8000e0a:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C055", 4, 100);
 8000e0c:	2364      	movs	r3, #100	; 0x64
 8000e0e:	2204      	movs	r2, #4
 8000e10:	4947      	ldr	r1, [pc, #284]	; (8000f30 <fnInit+0x638>)
 8000e12:	483e      	ldr	r0, [pc, #248]	; (8000f0c <fnInit+0x614>)
 8000e14:	f004 ff56 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000e18:	e0ac      	b.n	8000f74 <fnInit+0x67c>

	case 60://STOP SUPPLY
		TxHeader.StdId = 0x60A;
 8000e1a:	4b3d      	ldr	r3, [pc, #244]	; (8000f10 <fnInit+0x618>)
 8000e1c:	f240 620a 	movw	r2, #1546	; 0x60a
 8000e20:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000e22:	4b3b      	ldr	r3, [pc, #236]	; (8000f10 <fnInit+0x618>)
 8000e24:	2208      	movs	r2, #8
 8000e26:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000e28:	4b3a      	ldr	r3, [pc, #232]	; (8000f14 <fnInit+0x61c>)
 8000e2a:	2222      	movs	r2, #34	; 0x22
 8000e2c:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000e2e:	4b39      	ldr	r3, [pc, #228]	; (8000f14 <fnInit+0x61c>)
 8000e30:	2240      	movs	r2, #64	; 0x40
 8000e32:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000e34:	4b37      	ldr	r3, [pc, #220]	; (8000f14 <fnInit+0x61c>)
 8000e36:	2260      	movs	r2, #96	; 0x60
 8000e38:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000e3a:	4b36      	ldr	r3, [pc, #216]	; (8000f14 <fnInit+0x61c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 8000e40:	4b34      	ldr	r3, [pc, #208]	; (8000f14 <fnInit+0x61c>)
 8000e42:	220f      	movs	r2, #15
 8000e44:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000e46:	4b33      	ldr	r3, [pc, #204]	; (8000f14 <fnInit+0x61c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000e4c:	4b31      	ldr	r3, [pc, #196]	; (8000f14 <fnInit+0x61c>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000e52:	4b30      	ldr	r3, [pc, #192]	; (8000f14 <fnInit+0x61c>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000e58:	4b2f      	ldr	r3, [pc, #188]	; (8000f18 <fnInit+0x620>)
 8000e5a:	4a2e      	ldr	r2, [pc, #184]	; (8000f14 <fnInit+0x61c>)
 8000e5c:	492c      	ldr	r1, [pc, #176]	; (8000f10 <fnInit+0x618>)
 8000e5e:	482f      	ldr	r0, [pc, #188]	; (8000f1c <fnInit+0x624>)
 8000e60:	f001 ff70 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d004      	beq.n	8000e74 <fnInit+0x57c>
			fnLEDsErrorState();
 8000e6a:	f7ff fd2f 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000e6e:	f000 ffe9 	bl	8001e44 <Error_Handler>
		}
		else{
			iMachineStatus = 70;
			HAL_UART_Transmit(&huart3, "C060", 4, 100);
		}
		break;
 8000e72:	e082      	b.n	8000f7a <fnInit+0x682>
			iMachineStatus = 70;
 8000e74:	4b23      	ldr	r3, [pc, #140]	; (8000f04 <fnInit+0x60c>)
 8000e76:	2246      	movs	r2, #70	; 0x46
 8000e78:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C060", 4, 100);
 8000e7a:	2364      	movs	r3, #100	; 0x64
 8000e7c:	2204      	movs	r2, #4
 8000e7e:	492d      	ldr	r1, [pc, #180]	; (8000f34 <fnInit+0x63c>)
 8000e80:	4822      	ldr	r0, [pc, #136]	; (8000f0c <fnInit+0x614>)
 8000e82:	f004 ff1f 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000e86:	e078      	b.n	8000f7a <fnInit+0x682>

	case 70://TARGET REACHED CHECK
		TxHeader.StdId = 0x60A;
 8000e88:	4b21      	ldr	r3, [pc, #132]	; (8000f10 <fnInit+0x618>)
 8000e8a:	f240 620a 	movw	r2, #1546	; 0x60a
 8000e8e:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000e90:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <fnInit+0x618>)
 8000e92:	2208      	movs	r2, #8
 8000e94:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8000e96:	4b1f      	ldr	r3, [pc, #124]	; (8000f14 <fnInit+0x61c>)
 8000e98:	2240      	movs	r2, #64	; 0x40
 8000e9a:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8000e9c:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <fnInit+0x61c>)
 8000e9e:	2241      	movs	r2, #65	; 0x41
 8000ea0:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000ea2:	4b1c      	ldr	r3, [pc, #112]	; (8000f14 <fnInit+0x61c>)
 8000ea4:	2260      	movs	r2, #96	; 0x60
 8000ea6:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000ea8:	4b1a      	ldr	r3, [pc, #104]	; (8000f14 <fnInit+0x61c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8000eae:	4b19      	ldr	r3, [pc, #100]	; (8000f14 <fnInit+0x61c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000eb4:	4b17      	ldr	r3, [pc, #92]	; (8000f14 <fnInit+0x61c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000eba:	4b16      	ldr	r3, [pc, #88]	; (8000f14 <fnInit+0x61c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8000ec0:	4b14      	ldr	r3, [pc, #80]	; (8000f14 <fnInit+0x61c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000ec6:	4b14      	ldr	r3, [pc, #80]	; (8000f18 <fnInit+0x620>)
 8000ec8:	4a12      	ldr	r2, [pc, #72]	; (8000f14 <fnInit+0x61c>)
 8000eca:	4911      	ldr	r1, [pc, #68]	; (8000f10 <fnInit+0x618>)
 8000ecc:	4813      	ldr	r0, [pc, #76]	; (8000f1c <fnInit+0x624>)
 8000ece:	f001 ff39 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d004      	beq.n	8000ee2 <fnInit+0x5ea>
			fnLEDsErrorState();
 8000ed8:	f7ff fcf8 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000edc:	f000 ffb2 	bl	8001e44 <Error_Handler>
		}
		else if (RxData[5] & 0b00100) {
			iMachineStatus = 80;
			HAL_UART_Transmit(&huart3, "C070", 4, 100);
		}
		break;
 8000ee0:	e04a      	b.n	8000f78 <fnInit+0x680>
		else if (RxData[5] & 0b00100) {
 8000ee2:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <fnInit+0x634>)
 8000ee4:	795b      	ldrb	r3, [r3, #5]
 8000ee6:	f003 0304 	and.w	r3, r3, #4
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d044      	beq.n	8000f78 <fnInit+0x680>
			iMachineStatus = 80;
 8000eee:	4b05      	ldr	r3, [pc, #20]	; (8000f04 <fnInit+0x60c>)
 8000ef0:	2250      	movs	r2, #80	; 0x50
 8000ef2:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, "C070", 4, 100);
 8000ef4:	2364      	movs	r3, #100	; 0x64
 8000ef6:	2204      	movs	r2, #4
 8000ef8:	490f      	ldr	r1, [pc, #60]	; (8000f38 <fnInit+0x640>)
 8000efa:	4804      	ldr	r0, [pc, #16]	; (8000f0c <fnInit+0x614>)
 8000efc:	f004 fee2 	bl	8005cc4 <HAL_UART_Transmit>
		break;
 8000f00:	e03a      	b.n	8000f78 <fnInit+0x680>
 8000f02:	bf00      	nop
 8000f04:	20000002 	.word	0x20000002
 8000f08:	0800a620 	.word	0x0800a620
 8000f0c:	200004a4 	.word	0x200004a4
 8000f10:	20000298 	.word	0x20000298
 8000f14:	20000258 	.word	0x20000258
 8000f18:	20000260 	.word	0x20000260
 8000f1c:	20000228 	.word	0x20000228
 8000f20:	0800a628 	.word	0x0800a628
 8000f24:	0800a630 	.word	0x0800a630
 8000f28:	0800a638 	.word	0x0800a638
 8000f2c:	20000264 	.word	0x20000264
 8000f30:	0800a640 	.word	0x0800a640
 8000f34:	0800a648 	.word	0x0800a648
 8000f38:	0800a650 	.word	0x0800a650

	case 80://READ STATUS CHECK
		if (RxData[4] == 39) {
 8000f3c:	4b10      	ldr	r3, [pc, #64]	; (8000f80 <fnInit+0x688>)
 8000f3e:	791b      	ldrb	r3, [r3, #4]
 8000f40:	2b27      	cmp	r3, #39	; 0x27
 8000f42:	d112      	bne.n	8000f6a <fnInit+0x672>
			iMachineStatus = 1;
 8000f44:	4b0f      	ldr	r3, [pc, #60]	; (8000f84 <fnInit+0x68c>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	701a      	strb	r2, [r3, #0]
			iHomingStatus = 1;
 8000f4a:	4b0f      	ldr	r3, [pc, #60]	; (8000f88 <fnInit+0x690>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	701a      	strb	r2, [r3, #0]

			// ENCODER TIMER START
			HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8000f50:	213c      	movs	r1, #60	; 0x3c
 8000f52:	480e      	ldr	r0, [pc, #56]	; (8000f8c <fnInit+0x694>)
 8000f54:	f004 fb20 	bl	8005598 <HAL_TIM_Encoder_Start>
			fnEncCalibration();
 8000f58:	f000 f97c 	bl	8001254 <fnEncCalibration>

			HAL_UART_Transmit(&huart3, "C080", 4, 100);
 8000f5c:	2364      	movs	r3, #100	; 0x64
 8000f5e:	2204      	movs	r2, #4
 8000f60:	490b      	ldr	r1, [pc, #44]	; (8000f90 <fnInit+0x698>)
 8000f62:	480c      	ldr	r0, [pc, #48]	; (8000f94 <fnInit+0x69c>)
 8000f64:	f004 feae 	bl	8005cc4 <HAL_UART_Transmit>
		else {
			fnLEDsErrorState();
			Error_Handler();
		}

		break;
 8000f68:	e007      	b.n	8000f7a <fnInit+0x682>
			fnLEDsErrorState();
 8000f6a:	f7ff fcaf 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8000f6e:	f000 ff69 	bl	8001e44 <Error_Handler>
		break;
 8000f72:	e002      	b.n	8000f7a <fnInit+0x682>
		break;
 8000f74:	bf00      	nop
 8000f76:	e000      	b.n	8000f7a <fnInit+0x682>
		break;
 8000f78:	bf00      	nop
	}
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000264 	.word	0x20000264
 8000f84:	20000002 	.word	0x20000002
 8000f88:	20000003 	.word	0x20000003
 8000f8c:	20000328 	.word	0x20000328
 8000f90:	0800a658 	.word	0x0800a658
 8000f94:	200004a4 	.word	0x200004a4

08000f98 <fnReset>:

void fnReset(){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	switch(iMachineStatus){
 8000f9c:	4b79      	ldr	r3, [pc, #484]	; (8001184 <fnReset+0x1ec>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b50      	cmp	r3, #80	; 0x50
 8000fa2:	f000 80d7 	beq.w	8001154 <fnReset+0x1bc>
 8000fa6:	2b50      	cmp	r3, #80	; 0x50
 8000fa8:	f300 80ea 	bgt.w	8001180 <fnReset+0x1e8>
 8000fac:	2b46      	cmp	r3, #70	; 0x46
 8000fae:	f000 80a0 	beq.w	80010f2 <fnReset+0x15a>
 8000fb2:	2b46      	cmp	r3, #70	; 0x46
 8000fb4:	f300 80e4 	bgt.w	8001180 <fnReset+0x1e8>
 8000fb8:	2b19      	cmp	r3, #25
 8000fba:	d069      	beq.n	8001090 <fnReset+0xf8>
 8000fbc:	2b19      	cmp	r3, #25
 8000fbe:	f300 80df 	bgt.w	8001180 <fnReset+0x1e8>
 8000fc2:	2b0a      	cmp	r3, #10
 8000fc4:	d002      	beq.n	8000fcc <fnReset+0x34>
 8000fc6:	2b14      	cmp	r3, #20
 8000fc8:	d031      	beq.n	800102e <fnReset+0x96>
			Error_Handler();
		}

		break;
	}
}
 8000fca:	e0d9      	b.n	8001180 <fnReset+0x1e8>
		TxHeader.StdId = 0x60A;
 8000fcc:	4b6e      	ldr	r3, [pc, #440]	; (8001188 <fnReset+0x1f0>)
 8000fce:	f240 620a 	movw	r2, #1546	; 0x60a
 8000fd2:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8000fd4:	4b6c      	ldr	r3, [pc, #432]	; (8001188 <fnReset+0x1f0>)
 8000fd6:	2208      	movs	r2, #8
 8000fd8:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8000fda:	4b6c      	ldr	r3, [pc, #432]	; (800118c <fnReset+0x1f4>)
 8000fdc:	2222      	movs	r2, #34	; 0x22
 8000fde:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8000fe0:	4b6a      	ldr	r3, [pc, #424]	; (800118c <fnReset+0x1f4>)
 8000fe2:	2240      	movs	r2, #64	; 0x40
 8000fe4:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8000fe6:	4b69      	ldr	r3, [pc, #420]	; (800118c <fnReset+0x1f4>)
 8000fe8:	2260      	movs	r2, #96	; 0x60
 8000fea:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8000fec:	4b67      	ldr	r3, [pc, #412]	; (800118c <fnReset+0x1f4>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x06;
 8000ff2:	4b66      	ldr	r3, [pc, #408]	; (800118c <fnReset+0x1f4>)
 8000ff4:	2206      	movs	r2, #6
 8000ff6:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8000ff8:	4b64      	ldr	r3, [pc, #400]	; (800118c <fnReset+0x1f4>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8000ffe:	4b63      	ldr	r3, [pc, #396]	; (800118c <fnReset+0x1f4>)
 8001000:	2200      	movs	r2, #0
 8001002:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001004:	4b61      	ldr	r3, [pc, #388]	; (800118c <fnReset+0x1f4>)
 8001006:	2200      	movs	r2, #0
 8001008:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800100a:	4b61      	ldr	r3, [pc, #388]	; (8001190 <fnReset+0x1f8>)
 800100c:	4a5f      	ldr	r2, [pc, #380]	; (800118c <fnReset+0x1f4>)
 800100e:	495e      	ldr	r1, [pc, #376]	; (8001188 <fnReset+0x1f0>)
 8001010:	4860      	ldr	r0, [pc, #384]	; (8001194 <fnReset+0x1fc>)
 8001012:	f001 fe97 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d004      	beq.n	8001026 <fnReset+0x8e>
			fnLEDsErrorState();
 800101c:	f7ff fc56 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001020:	f000 ff10 	bl	8001e44 <Error_Handler>
		break;
 8001024:	e0ac      	b.n	8001180 <fnReset+0x1e8>
			iMachineStatus = 20;
 8001026:	4b57      	ldr	r3, [pc, #348]	; (8001184 <fnReset+0x1ec>)
 8001028:	2214      	movs	r2, #20
 800102a:	701a      	strb	r2, [r3, #0]
		break;
 800102c:	e0a8      	b.n	8001180 <fnReset+0x1e8>
		TxHeader.StdId = 0x60A;
 800102e:	4b56      	ldr	r3, [pc, #344]	; (8001188 <fnReset+0x1f0>)
 8001030:	f240 620a 	movw	r2, #1546	; 0x60a
 8001034:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001036:	4b54      	ldr	r3, [pc, #336]	; (8001188 <fnReset+0x1f0>)
 8001038:	2208      	movs	r2, #8
 800103a:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 800103c:	4b53      	ldr	r3, [pc, #332]	; (800118c <fnReset+0x1f4>)
 800103e:	2222      	movs	r2, #34	; 0x22
 8001040:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8001042:	4b52      	ldr	r3, [pc, #328]	; (800118c <fnReset+0x1f4>)
 8001044:	2240      	movs	r2, #64	; 0x40
 8001046:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001048:	4b50      	ldr	r3, [pc, #320]	; (800118c <fnReset+0x1f4>)
 800104a:	2260      	movs	r2, #96	; 0x60
 800104c:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 800104e:	4b4f      	ldr	r3, [pc, #316]	; (800118c <fnReset+0x1f4>)
 8001050:	2200      	movs	r2, #0
 8001052:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x07;
 8001054:	4b4d      	ldr	r3, [pc, #308]	; (800118c <fnReset+0x1f4>)
 8001056:	2207      	movs	r2, #7
 8001058:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800105a:	4b4c      	ldr	r3, [pc, #304]	; (800118c <fnReset+0x1f4>)
 800105c:	2200      	movs	r2, #0
 800105e:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001060:	4b4a      	ldr	r3, [pc, #296]	; (800118c <fnReset+0x1f4>)
 8001062:	2200      	movs	r2, #0
 8001064:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001066:	4b49      	ldr	r3, [pc, #292]	; (800118c <fnReset+0x1f4>)
 8001068:	2200      	movs	r2, #0
 800106a:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800106c:	4b48      	ldr	r3, [pc, #288]	; (8001190 <fnReset+0x1f8>)
 800106e:	4a47      	ldr	r2, [pc, #284]	; (800118c <fnReset+0x1f4>)
 8001070:	4945      	ldr	r1, [pc, #276]	; (8001188 <fnReset+0x1f0>)
 8001072:	4848      	ldr	r0, [pc, #288]	; (8001194 <fnReset+0x1fc>)
 8001074:	f001 fe66 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d004      	beq.n	8001088 <fnReset+0xf0>
			fnLEDsErrorState();
 800107e:	f7ff fc25 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001082:	f000 fedf 	bl	8001e44 <Error_Handler>
		break;
 8001086:	e07b      	b.n	8001180 <fnReset+0x1e8>
			iMachineStatus = 25;
 8001088:	4b3e      	ldr	r3, [pc, #248]	; (8001184 <fnReset+0x1ec>)
 800108a:	2219      	movs	r2, #25
 800108c:	701a      	strb	r2, [r3, #0]
		break;
 800108e:	e077      	b.n	8001180 <fnReset+0x1e8>
		TxHeader.StdId = 0x60A;
 8001090:	4b3d      	ldr	r3, [pc, #244]	; (8001188 <fnReset+0x1f0>)
 8001092:	f240 620a 	movw	r2, #1546	; 0x60a
 8001096:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001098:	4b3b      	ldr	r3, [pc, #236]	; (8001188 <fnReset+0x1f0>)
 800109a:	2208      	movs	r2, #8
 800109c:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 800109e:	4b3b      	ldr	r3, [pc, #236]	; (800118c <fnReset+0x1f4>)
 80010a0:	2222      	movs	r2, #34	; 0x22
 80010a2:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 80010a4:	4b39      	ldr	r3, [pc, #228]	; (800118c <fnReset+0x1f4>)
 80010a6:	2240      	movs	r2, #64	; 0x40
 80010a8:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80010aa:	4b38      	ldr	r3, [pc, #224]	; (800118c <fnReset+0x1f4>)
 80010ac:	2260      	movs	r2, #96	; 0x60
 80010ae:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80010b0:	4b36      	ldr	r3, [pc, #216]	; (800118c <fnReset+0x1f4>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 80010b6:	4b35      	ldr	r3, [pc, #212]	; (800118c <fnReset+0x1f4>)
 80010b8:	220f      	movs	r2, #15
 80010ba:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 80010bc:	4b33      	ldr	r3, [pc, #204]	; (800118c <fnReset+0x1f4>)
 80010be:	2200      	movs	r2, #0
 80010c0:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 80010c2:	4b32      	ldr	r3, [pc, #200]	; (800118c <fnReset+0x1f4>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 80010c8:	4b30      	ldr	r3, [pc, #192]	; (800118c <fnReset+0x1f4>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80010ce:	4b30      	ldr	r3, [pc, #192]	; (8001190 <fnReset+0x1f8>)
 80010d0:	4a2e      	ldr	r2, [pc, #184]	; (800118c <fnReset+0x1f4>)
 80010d2:	492d      	ldr	r1, [pc, #180]	; (8001188 <fnReset+0x1f0>)
 80010d4:	482f      	ldr	r0, [pc, #188]	; (8001194 <fnReset+0x1fc>)
 80010d6:	f001 fe35 	bl	8002d44 <HAL_CAN_AddTxMessage>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d004      	beq.n	80010ea <fnReset+0x152>
			fnLEDsErrorState();
 80010e0:	f7ff fbf4 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 80010e4:	f000 feae 	bl	8001e44 <Error_Handler>
		break;
 80010e8:	e04a      	b.n	8001180 <fnReset+0x1e8>
			iMachineStatus = 70;
 80010ea:	4b26      	ldr	r3, [pc, #152]	; (8001184 <fnReset+0x1ec>)
 80010ec:	2246      	movs	r2, #70	; 0x46
 80010ee:	701a      	strb	r2, [r3, #0]
		break;
 80010f0:	e046      	b.n	8001180 <fnReset+0x1e8>
		TxHeader.StdId = 0x60A;
 80010f2:	4b25      	ldr	r3, [pc, #148]	; (8001188 <fnReset+0x1f0>)
 80010f4:	f240 620a 	movw	r2, #1546	; 0x60a
 80010f8:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80010fa:	4b23      	ldr	r3, [pc, #140]	; (8001188 <fnReset+0x1f0>)
 80010fc:	2208      	movs	r2, #8
 80010fe:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8001100:	4b22      	ldr	r3, [pc, #136]	; (800118c <fnReset+0x1f4>)
 8001102:	2240      	movs	r2, #64	; 0x40
 8001104:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8001106:	4b21      	ldr	r3, [pc, #132]	; (800118c <fnReset+0x1f4>)
 8001108:	2241      	movs	r2, #65	; 0x41
 800110a:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800110c:	4b1f      	ldr	r3, [pc, #124]	; (800118c <fnReset+0x1f4>)
 800110e:	2260      	movs	r2, #96	; 0x60
 8001110:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001112:	4b1e      	ldr	r3, [pc, #120]	; (800118c <fnReset+0x1f4>)
 8001114:	2200      	movs	r2, #0
 8001116:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8001118:	4b1c      	ldr	r3, [pc, #112]	; (800118c <fnReset+0x1f4>)
 800111a:	2200      	movs	r2, #0
 800111c:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800111e:	4b1b      	ldr	r3, [pc, #108]	; (800118c <fnReset+0x1f4>)
 8001120:	2200      	movs	r2, #0
 8001122:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001124:	4b19      	ldr	r3, [pc, #100]	; (800118c <fnReset+0x1f4>)
 8001126:	2200      	movs	r2, #0
 8001128:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800112a:	4b18      	ldr	r3, [pc, #96]	; (800118c <fnReset+0x1f4>)
 800112c:	2200      	movs	r2, #0
 800112e:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001130:	4b17      	ldr	r3, [pc, #92]	; (8001190 <fnReset+0x1f8>)
 8001132:	4a16      	ldr	r2, [pc, #88]	; (800118c <fnReset+0x1f4>)
 8001134:	4914      	ldr	r1, [pc, #80]	; (8001188 <fnReset+0x1f0>)
 8001136:	4817      	ldr	r0, [pc, #92]	; (8001194 <fnReset+0x1fc>)
 8001138:	f001 fe04 	bl	8002d44 <HAL_CAN_AddTxMessage>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d004      	beq.n	800114c <fnReset+0x1b4>
			fnLEDsErrorState();
 8001142:	f7ff fbc3 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001146:	f000 fe7d 	bl	8001e44 <Error_Handler>
		break;
 800114a:	e019      	b.n	8001180 <fnReset+0x1e8>
			iMachineStatus = 80;
 800114c:	4b0d      	ldr	r3, [pc, #52]	; (8001184 <fnReset+0x1ec>)
 800114e:	2250      	movs	r2, #80	; 0x50
 8001150:	701a      	strb	r2, [r3, #0]
		break;
 8001152:	e015      	b.n	8001180 <fnReset+0x1e8>
		if (RxData[4] == 39) {
 8001154:	4b10      	ldr	r3, [pc, #64]	; (8001198 <fnReset+0x200>)
 8001156:	791b      	ldrb	r3, [r3, #4]
 8001158:	2b27      	cmp	r3, #39	; 0x27
 800115a:	d10c      	bne.n	8001176 <fnReset+0x1de>
			iMachineStatus = 1;
 800115c:	4b09      	ldr	r3, [pc, #36]	; (8001184 <fnReset+0x1ec>)
 800115e:	2201      	movs	r2, #1
 8001160:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001162:	2200      	movs	r2, #0
 8001164:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001168:	480c      	ldr	r0, [pc, #48]	; (800119c <fnReset+0x204>)
 800116a:	f002 fd7d 	bl	8003c68 <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim14);
 800116e:	480c      	ldr	r0, [pc, #48]	; (80011a0 <fnReset+0x208>)
 8001170:	f004 f93c 	bl	80053ec <HAL_TIM_Base_Stop_IT>
		break;
 8001174:	e003      	b.n	800117e <fnReset+0x1e6>
			fnLEDsErrorState();
 8001176:	f7ff fba9 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 800117a:	f000 fe63 	bl	8001e44 <Error_Handler>
		break;
 800117e:	bf00      	nop
}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000002 	.word	0x20000002
 8001188:	20000298 	.word	0x20000298
 800118c:	20000258 	.word	0x20000258
 8001190:	20000260 	.word	0x20000260
 8001194:	20000228 	.word	0x20000228
 8001198:	20000264 	.word	0x20000264
 800119c:	40020400 	.word	0x40020400
 80011a0:	2000040c 	.word	0x2000040c

080011a4 <fnEncCounts2Angle>:


//CALCULATING ENCODER'S COUNTS TO ANGLE
float fnEncCounts2Angle(uint16_t iCounts)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	80fb      	strh	r3, [r7, #6]
	fEncAngleTemp = iCounts*fEncDegPerCount;
 80011ae:	88fb      	ldrh	r3, [r7, #6]
 80011b0:	ee07 3a90 	vmov	s15, r3
 80011b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011b8:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <fnEncCounts2Angle+0x3c>)
 80011ba:	edd3 7a00 	vldr	s15, [r3]
 80011be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011c2:	4b08      	ldr	r3, [pc, #32]	; (80011e4 <fnEncCounts2Angle+0x40>)
 80011c4:	edc3 7a00 	vstr	s15, [r3]

	return fEncAngleTemp;
 80011c8:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <fnEncCounts2Angle+0x40>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	ee07 3a90 	vmov	s15, r3
}
 80011d0:	eeb0 0a67 	vmov.f32	s0, s15
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	20000008 	.word	0x20000008
 80011e4:	20000218 	.word	0x20000218

080011e8 <fnEncReadCount>:

//READING DATA FROM ENCODER
void fnEncReadCount()
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	iEncCountReal = __HAL_TIM_GET_COUNTER(&htim3);
 80011ec:	4b15      	ldr	r3, [pc, #84]	; (8001244 <fnEncReadCount+0x5c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	4b14      	ldr	r3, [pc, #80]	; (8001248 <fnEncReadCount+0x60>)
 80011f6:	801a      	strh	r2, [r3, #0]
	if(iEncCountReal > iEncCountsNumber / 2)
 80011f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011fc:	085b      	lsrs	r3, r3, #1
 80011fe:	b29a      	uxth	r2, r3
 8001200:	4b11      	ldr	r3, [pc, #68]	; (8001248 <fnEncReadCount+0x60>)
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	429a      	cmp	r2, r3
 8001206:	d208      	bcs.n	800121a <fnEncReadCount+0x32>
	{
		iEncCount = iEncCountsNumber - iEncCountReal;
 8001208:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800120c:	4b0e      	ldr	r3, [pc, #56]	; (8001248 <fnEncReadCount+0x60>)
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	b29a      	uxth	r2, r3
 8001214:	4b0d      	ldr	r3, [pc, #52]	; (800124c <fnEncReadCount+0x64>)
 8001216:	801a      	strh	r2, [r3, #0]
 8001218:	e003      	b.n	8001222 <fnEncReadCount+0x3a>
	}
	else
	{
		iEncCount = iEncCountReal;
 800121a:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <fnEncReadCount+0x60>)
 800121c:	881a      	ldrh	r2, [r3, #0]
 800121e:	4b0b      	ldr	r3, [pc, #44]	; (800124c <fnEncReadCount+0x64>)
 8001220:	801a      	strh	r2, [r3, #0]
	}

	fEncAngle = fnEncCounts2Angle(iEncCount)/2;
 8001222:	4b0a      	ldr	r3, [pc, #40]	; (800124c <fnEncReadCount+0x64>)
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff ffbc 	bl	80011a4 <fnEncCounts2Angle>
 800122c:	eeb0 7a40 	vmov.f32	s14, s0
 8001230:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001234:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001238:	4b05      	ldr	r3, [pc, #20]	; (8001250 <fnEncReadCount+0x68>)
 800123a:	edc3 7a00 	vstr	s15, [r3]
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20000328 	.word	0x20000328
 8001248:	20000210 	.word	0x20000210
 800124c:	20000212 	.word	0x20000212
 8001250:	20000214 	.word	0x20000214

08001254 <fnEncCalibration>:

//ENCODER CALIBRATION - BASE
void fnEncCalibration()
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	TIM3->CNT = 0;
 8001258:	4b03      	ldr	r3, [pc, #12]	; (8001268 <fnEncCalibration+0x14>)
 800125a:	2200      	movs	r2, #0
 800125c:	625a      	str	r2, [r3, #36]	; 0x24
	fnEncReadCount();
 800125e:	f7ff ffc3 	bl	80011e8 <fnEncReadCount>
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40000400 	.word	0x40000400

0800126c <fnMoveAbsolute>:

//FRAME SET POSITION SEND
void fnMoveAbsolute(uint32_t iNumber){
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]

	//VAR CHECKING IF LEG IS SELECTED
	uint8_t iMoveEnabled = 100;
 8001274:	2364      	movs	r3, #100	; 0x64
 8001276:	73fb      	strb	r3, [r7, #15]
	if (iNumber > 90) {
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2b5a      	cmp	r3, #90	; 0x5a
 800127c:	d901      	bls.n	8001282 <fnMoveAbsolute+0x16>
		iNumber = 90;
 800127e:	235a      	movs	r3, #90	; 0x5a
 8001280:	607b      	str	r3, [r7, #4]
	else if (iNumber < 0) {
		iNumber = 0;
	}

	//ESTABLISHING MOTION DIRECTORY BASED ON SEL LEG
	if(iSelected_leg == 0){
 8001282:	4b2b      	ldr	r3, [pc, #172]	; (8001330 <fnMoveAbsolute+0xc4>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	b2db      	uxtb	r3, r3
 8001288:	2b00      	cmp	r3, #0
 800128a:	d108      	bne.n	800129e <fnMoveAbsolute+0x32>
		iNumber = iNumber * 1000;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001292:	fb02 f303 	mul.w	r3, r2, r3
 8001296:	607b      	str	r3, [r7, #4]
		iMoveEnabled = 1;
 8001298:	2301      	movs	r3, #1
 800129a:	73fb      	strb	r3, [r7, #15]
 800129c:	e00e      	b.n	80012bc <fnMoveAbsolute+0x50>
	}

	else if(iSelected_leg == 1){
 800129e:	4b24      	ldr	r3, [pc, #144]	; (8001330 <fnMoveAbsolute+0xc4>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d107      	bne.n	80012b8 <fnMoveAbsolute+0x4c>
		iNumber = -iNumber * 1000;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a22      	ldr	r2, [pc, #136]	; (8001334 <fnMoveAbsolute+0xc8>)
 80012ac:	fb02 f303 	mul.w	r3, r2, r3
 80012b0:	607b      	str	r3, [r7, #4]
		iMoveEnabled = 1;
 80012b2:	2301      	movs	r3, #1
 80012b4:	73fb      	strb	r3, [r7, #15]
 80012b6:	e001      	b.n	80012bc <fnMoveAbsolute+0x50>
	}

	else
		iMoveEnabled = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	73fb      	strb	r3, [r7, #15]

	if(iMoveEnabled == 1){
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d132      	bne.n	8001328 <fnMoveAbsolute+0xbc>
		TxHeader.StdId = 0x60A;
 80012c2:	4b1d      	ldr	r3, [pc, #116]	; (8001338 <fnMoveAbsolute+0xcc>)
 80012c4:	f240 620a 	movw	r2, #1546	; 0x60a
 80012c8:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80012ca:	4b1b      	ldr	r3, [pc, #108]	; (8001338 <fnMoveAbsolute+0xcc>)
 80012cc:	2208      	movs	r2, #8
 80012ce:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 80012d0:	4b1a      	ldr	r3, [pc, #104]	; (800133c <fnMoveAbsolute+0xd0>)
 80012d2:	2222      	movs	r2, #34	; 0x22
 80012d4:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x7A;
 80012d6:	4b19      	ldr	r3, [pc, #100]	; (800133c <fnMoveAbsolute+0xd0>)
 80012d8:	227a      	movs	r2, #122	; 0x7a
 80012da:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80012dc:	4b17      	ldr	r3, [pc, #92]	; (800133c <fnMoveAbsolute+0xd0>)
 80012de:	2260      	movs	r2, #96	; 0x60
 80012e0:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80012e2:	4b16      	ldr	r3, [pc, #88]	; (800133c <fnMoveAbsolute+0xd0>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	70da      	strb	r2, [r3, #3]
		TxData[4] = (uint8_t) iNumber;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	b2da      	uxtb	r2, r3
 80012ec:	4b13      	ldr	r3, [pc, #76]	; (800133c <fnMoveAbsolute+0xd0>)
 80012ee:	711a      	strb	r2, [r3, #4]
		TxData[5] = (uint8_t)(iNumber >> 8);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	0a1b      	lsrs	r3, r3, #8
 80012f4:	b2da      	uxtb	r2, r3
 80012f6:	4b11      	ldr	r3, [pc, #68]	; (800133c <fnMoveAbsolute+0xd0>)
 80012f8:	715a      	strb	r2, [r3, #5]
		TxData[6] = (uint8_t)(iNumber >> 16);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	0c1b      	lsrs	r3, r3, #16
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	4b0e      	ldr	r3, [pc, #56]	; (800133c <fnMoveAbsolute+0xd0>)
 8001302:	719a      	strb	r2, [r3, #6]
		TxData[7] = (uint8_t)(iNumber >> 24);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	0e1b      	lsrs	r3, r3, #24
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4b0c      	ldr	r3, [pc, #48]	; (800133c <fnMoveAbsolute+0xd0>)
 800130c:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800130e:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <fnMoveAbsolute+0xd4>)
 8001310:	4a0a      	ldr	r2, [pc, #40]	; (800133c <fnMoveAbsolute+0xd0>)
 8001312:	4909      	ldr	r1, [pc, #36]	; (8001338 <fnMoveAbsolute+0xcc>)
 8001314:	480b      	ldr	r0, [pc, #44]	; (8001344 <fnMoveAbsolute+0xd8>)
 8001316:	f001 fd15 	bl	8002d44 <HAL_CAN_AddTxMessage>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d003      	beq.n	8001328 <fnMoveAbsolute+0xbc>
			fnLEDsErrorState();
 8001320:	f7ff fad4 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001324:	f000 fd8e 	bl	8001e44 <Error_Handler>
		}

	}
}
 8001328:	bf00      	nop
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000001 	.word	0x20000001
 8001334:	fffffc18 	.word	0xfffffc18
 8001338:	20000298 	.word	0x20000298
 800133c:	20000258 	.word	0x20000258
 8001340:	20000260 	.word	0x20000260
 8001344:	20000228 	.word	0x20000228

08001348 <fnSingleMotionAction>:

void fnSingleMotionAction(){
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	switch (iSingleMachineStatus){
 800134c:	4b3d      	ldr	r3, [pc, #244]	; (8001444 <fnSingleMotionAction+0xfc>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b1e      	cmp	r3, #30
 8001352:	d040      	beq.n	80013d6 <fnSingleMotionAction+0x8e>
 8001354:	2b1e      	cmp	r3, #30
 8001356:	dc72      	bgt.n	800143e <fnSingleMotionAction+0xf6>
 8001358:	2b0a      	cmp	r3, #10
 800135a:	d002      	beq.n	8001362 <fnSingleMotionAction+0x1a>
 800135c:	2b14      	cmp	r3, #20
 800135e:	d031      	beq.n	80013c4 <fnSingleMotionAction+0x7c>
			iSingleMachineStatus = 100;
			HAL_TIM_Base_Stop_IT(&htim7);
		}
		break;
	}
}
 8001360:	e06d      	b.n	800143e <fnSingleMotionAction+0xf6>
		TxHeader.StdId = 0x60A;
 8001362:	4b39      	ldr	r3, [pc, #228]	; (8001448 <fnSingleMotionAction+0x100>)
 8001364:	f240 620a 	movw	r2, #1546	; 0x60a
 8001368:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 800136a:	4b37      	ldr	r3, [pc, #220]	; (8001448 <fnSingleMotionAction+0x100>)
 800136c:	2208      	movs	r2, #8
 800136e:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8001370:	4b36      	ldr	r3, [pc, #216]	; (800144c <fnSingleMotionAction+0x104>)
 8001372:	2222      	movs	r2, #34	; 0x22
 8001374:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8001376:	4b35      	ldr	r3, [pc, #212]	; (800144c <fnSingleMotionAction+0x104>)
 8001378:	2240      	movs	r2, #64	; 0x40
 800137a:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800137c:	4b33      	ldr	r3, [pc, #204]	; (800144c <fnSingleMotionAction+0x104>)
 800137e:	2260      	movs	r2, #96	; 0x60
 8001380:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001382:	4b32      	ldr	r3, [pc, #200]	; (800144c <fnSingleMotionAction+0x104>)
 8001384:	2200      	movs	r2, #0
 8001386:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x1F;
 8001388:	4b30      	ldr	r3, [pc, #192]	; (800144c <fnSingleMotionAction+0x104>)
 800138a:	221f      	movs	r2, #31
 800138c:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800138e:	4b2f      	ldr	r3, [pc, #188]	; (800144c <fnSingleMotionAction+0x104>)
 8001390:	2200      	movs	r2, #0
 8001392:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001394:	4b2d      	ldr	r3, [pc, #180]	; (800144c <fnSingleMotionAction+0x104>)
 8001396:	2200      	movs	r2, #0
 8001398:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800139a:	4b2c      	ldr	r3, [pc, #176]	; (800144c <fnSingleMotionAction+0x104>)
 800139c:	2200      	movs	r2, #0
 800139e:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80013a0:	4b2b      	ldr	r3, [pc, #172]	; (8001450 <fnSingleMotionAction+0x108>)
 80013a2:	4a2a      	ldr	r2, [pc, #168]	; (800144c <fnSingleMotionAction+0x104>)
 80013a4:	4928      	ldr	r1, [pc, #160]	; (8001448 <fnSingleMotionAction+0x100>)
 80013a6:	482b      	ldr	r0, [pc, #172]	; (8001454 <fnSingleMotionAction+0x10c>)
 80013a8:	f001 fccc 	bl	8002d44 <HAL_CAN_AddTxMessage>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d004      	beq.n	80013bc <fnSingleMotionAction+0x74>
			fnLEDsErrorState();
 80013b2:	f7ff fa8b 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 80013b6:	f000 fd45 	bl	8001e44 <Error_Handler>
		break;
 80013ba:	e040      	b.n	800143e <fnSingleMotionAction+0xf6>
			iSingleMachineStatus = 20;
 80013bc:	4b21      	ldr	r3, [pc, #132]	; (8001444 <fnSingleMotionAction+0xfc>)
 80013be:	2214      	movs	r2, #20
 80013c0:	701a      	strb	r2, [r3, #0]
		break;
 80013c2:	e03c      	b.n	800143e <fnSingleMotionAction+0xf6>
		fnMoveAbsolute(iPosition);
 80013c4:	4b24      	ldr	r3, [pc, #144]	; (8001458 <fnSingleMotionAction+0x110>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff ff4f 	bl	800126c <fnMoveAbsolute>
		iSingleMachineStatus = 30;
 80013ce:	4b1d      	ldr	r3, [pc, #116]	; (8001444 <fnSingleMotionAction+0xfc>)
 80013d0:	221e      	movs	r2, #30
 80013d2:	701a      	strb	r2, [r3, #0]
		break;
 80013d4:	e033      	b.n	800143e <fnSingleMotionAction+0xf6>
		TxHeader.StdId = 0x60A;
 80013d6:	4b1c      	ldr	r3, [pc, #112]	; (8001448 <fnSingleMotionAction+0x100>)
 80013d8:	f240 620a 	movw	r2, #1546	; 0x60a
 80013dc:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80013de:	4b1a      	ldr	r3, [pc, #104]	; (8001448 <fnSingleMotionAction+0x100>)
 80013e0:	2208      	movs	r2, #8
 80013e2:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 80013e4:	4b19      	ldr	r3, [pc, #100]	; (800144c <fnSingleMotionAction+0x104>)
 80013e6:	2222      	movs	r2, #34	; 0x22
 80013e8:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 80013ea:	4b18      	ldr	r3, [pc, #96]	; (800144c <fnSingleMotionAction+0x104>)
 80013ec:	2240      	movs	r2, #64	; 0x40
 80013ee:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80013f0:	4b16      	ldr	r3, [pc, #88]	; (800144c <fnSingleMotionAction+0x104>)
 80013f2:	2260      	movs	r2, #96	; 0x60
 80013f4:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80013f6:	4b15      	ldr	r3, [pc, #84]	; (800144c <fnSingleMotionAction+0x104>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 80013fc:	4b13      	ldr	r3, [pc, #76]	; (800144c <fnSingleMotionAction+0x104>)
 80013fe:	220f      	movs	r2, #15
 8001400:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001402:	4b12      	ldr	r3, [pc, #72]	; (800144c <fnSingleMotionAction+0x104>)
 8001404:	2200      	movs	r2, #0
 8001406:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001408:	4b10      	ldr	r3, [pc, #64]	; (800144c <fnSingleMotionAction+0x104>)
 800140a:	2200      	movs	r2, #0
 800140c:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800140e:	4b0f      	ldr	r3, [pc, #60]	; (800144c <fnSingleMotionAction+0x104>)
 8001410:	2200      	movs	r2, #0
 8001412:	71da      	strb	r2, [r3, #7]
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001414:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <fnSingleMotionAction+0x108>)
 8001416:	4a0d      	ldr	r2, [pc, #52]	; (800144c <fnSingleMotionAction+0x104>)
 8001418:	490b      	ldr	r1, [pc, #44]	; (8001448 <fnSingleMotionAction+0x100>)
 800141a:	480e      	ldr	r0, [pc, #56]	; (8001454 <fnSingleMotionAction+0x10c>)
 800141c:	f001 fc92 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d004      	beq.n	8001430 <fnSingleMotionAction+0xe8>
			fnLEDsErrorState();
 8001426:	f7ff fa51 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 800142a:	f000 fd0b 	bl	8001e44 <Error_Handler>
		break;
 800142e:	e005      	b.n	800143c <fnSingleMotionAction+0xf4>
			iSingleMachineStatus = 100;
 8001430:	4b04      	ldr	r3, [pc, #16]	; (8001444 <fnSingleMotionAction+0xfc>)
 8001432:	2264      	movs	r2, #100	; 0x64
 8001434:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim7);
 8001436:	4809      	ldr	r0, [pc, #36]	; (800145c <fnSingleMotionAction+0x114>)
 8001438:	f003 ffd8 	bl	80053ec <HAL_TIM_Base_Stop_IT>
		break;
 800143c:	bf00      	nop
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000004 	.word	0x20000004
 8001448:	20000298 	.word	0x20000298
 800144c:	20000258 	.word	0x20000258
 8001450:	20000260 	.word	0x20000260
 8001454:	20000228 	.word	0x20000228
 8001458:	20000254 	.word	0x20000254
 800145c:	20000458 	.word	0x20000458

08001460 <fnSerialMotionAction>:

void fnSerialMotionAction(){
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	switch (iSerialMachineStatus){
 8001464:	4bab      	ldr	r3, [pc, #684]	; (8001714 <fnSerialMotionAction+0x2b4>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	3b0a      	subs	r3, #10
 800146a:	2b1e      	cmp	r3, #30
 800146c:	f200 8150 	bhi.w	8001710 <fnSerialMotionAction+0x2b0>
 8001470:	a201      	add	r2, pc, #4	; (adr r2, 8001478 <fnSerialMotionAction+0x18>)
 8001472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001476:	bf00      	nop
 8001478:	080014f5 	.word	0x080014f5
 800147c:	08001711 	.word	0x08001711
 8001480:	08001711 	.word	0x08001711
 8001484:	08001711 	.word	0x08001711
 8001488:	08001711 	.word	0x08001711
 800148c:	08001711 	.word	0x08001711
 8001490:	08001711 	.word	0x08001711
 8001494:	08001711 	.word	0x08001711
 8001498:	08001711 	.word	0x08001711
 800149c:	08001711 	.word	0x08001711
 80014a0:	08001557 	.word	0x08001557
 80014a4:	08001711 	.word	0x08001711
 80014a8:	08001711 	.word	0x08001711
 80014ac:	08001711 	.word	0x08001711
 80014b0:	08001711 	.word	0x08001711
 80014b4:	08001569 	.word	0x08001569
 80014b8:	08001711 	.word	0x08001711
 80014bc:	08001711 	.word	0x08001711
 80014c0:	08001711 	.word	0x08001711
 80014c4:	08001711 	.word	0x08001711
 80014c8:	080015d9 	.word	0x080015d9
 80014cc:	08001711 	.word	0x08001711
 80014d0:	08001711 	.word	0x08001711
 80014d4:	08001711 	.word	0x08001711
 80014d8:	08001711 	.word	0x08001711
 80014dc:	0800163b 	.word	0x0800163b
 80014e0:	08001711 	.word	0x08001711
 80014e4:	08001711 	.word	0x08001711
 80014e8:	08001711 	.word	0x08001711
 80014ec:	08001711 	.word	0x08001711
 80014f0:	080016b5 	.word	0x080016b5
	case 10:
		//START SUPPLY
		TxHeader.StdId = 0x60A;
 80014f4:	4b88      	ldr	r3, [pc, #544]	; (8001718 <fnSerialMotionAction+0x2b8>)
 80014f6:	f240 620a 	movw	r2, #1546	; 0x60a
 80014fa:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80014fc:	4b86      	ldr	r3, [pc, #536]	; (8001718 <fnSerialMotionAction+0x2b8>)
 80014fe:	2208      	movs	r2, #8
 8001500:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 8001502:	4b86      	ldr	r3, [pc, #536]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001504:	2222      	movs	r2, #34	; 0x22
 8001506:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 8001508:	4b84      	ldr	r3, [pc, #528]	; (800171c <fnSerialMotionAction+0x2bc>)
 800150a:	2240      	movs	r2, #64	; 0x40
 800150c:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800150e:	4b83      	ldr	r3, [pc, #524]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001510:	2260      	movs	r2, #96	; 0x60
 8001512:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001514:	4b81      	ldr	r3, [pc, #516]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001516:	2200      	movs	r2, #0
 8001518:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x1F;
 800151a:	4b80      	ldr	r3, [pc, #512]	; (800171c <fnSerialMotionAction+0x2bc>)
 800151c:	221f      	movs	r2, #31
 800151e:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001520:	4b7e      	ldr	r3, [pc, #504]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001522:	2200      	movs	r2, #0
 8001524:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001526:	4b7d      	ldr	r3, [pc, #500]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001528:	2200      	movs	r2, #0
 800152a:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800152c:	4b7b      	ldr	r3, [pc, #492]	; (800171c <fnSerialMotionAction+0x2bc>)
 800152e:	2200      	movs	r2, #0
 8001530:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001532:	4b7b      	ldr	r3, [pc, #492]	; (8001720 <fnSerialMotionAction+0x2c0>)
 8001534:	4a79      	ldr	r2, [pc, #484]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001536:	4978      	ldr	r1, [pc, #480]	; (8001718 <fnSerialMotionAction+0x2b8>)
 8001538:	487a      	ldr	r0, [pc, #488]	; (8001724 <fnSerialMotionAction+0x2c4>)
 800153a:	f001 fc03 	bl	8002d44 <HAL_CAN_AddTxMessage>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d004      	beq.n	800154e <fnSerialMotionAction+0xee>
			fnLEDsErrorState();
 8001544:	f7ff f9c2 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 8001548:	f000 fc7c 	bl	8001e44 <Error_Handler>
		}
		else{
			iSerialMachineStatus = 20;
		}
		break;
 800154c:	e0e0      	b.n	8001710 <fnSerialMotionAction+0x2b0>
			iSerialMachineStatus = 20;
 800154e:	4b71      	ldr	r3, [pc, #452]	; (8001714 <fnSerialMotionAction+0x2b4>)
 8001550:	2214      	movs	r2, #20
 8001552:	701a      	strb	r2, [r3, #0]
		break;
 8001554:	e0dc      	b.n	8001710 <fnSerialMotionAction+0x2b0>

	case 20:
		//MOVE
		fnMoveAbsolute(iPosition);
 8001556:	4b74      	ldr	r3, [pc, #464]	; (8001728 <fnSerialMotionAction+0x2c8>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff fe86 	bl	800126c <fnMoveAbsolute>
		iSerialMachineStatus = 25;
 8001560:	4b6c      	ldr	r3, [pc, #432]	; (8001714 <fnSerialMotionAction+0x2b4>)
 8001562:	2219      	movs	r2, #25
 8001564:	701a      	strb	r2, [r3, #0]
		break;
 8001566:	e0d3      	b.n	8001710 <fnSerialMotionAction+0x2b0>

	case 25://SET POINT ACK CHECK
		TxHeader.StdId = 0x60A;
 8001568:	4b6b      	ldr	r3, [pc, #428]	; (8001718 <fnSerialMotionAction+0x2b8>)
 800156a:	f240 620a 	movw	r2, #1546	; 0x60a
 800156e:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001570:	4b69      	ldr	r3, [pc, #420]	; (8001718 <fnSerialMotionAction+0x2b8>)
 8001572:	2208      	movs	r2, #8
 8001574:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8001576:	4b69      	ldr	r3, [pc, #420]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001578:	2240      	movs	r2, #64	; 0x40
 800157a:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 800157c:	4b67      	ldr	r3, [pc, #412]	; (800171c <fnSerialMotionAction+0x2bc>)
 800157e:	2241      	movs	r2, #65	; 0x41
 8001580:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001582:	4b66      	ldr	r3, [pc, #408]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001584:	2260      	movs	r2, #96	; 0x60
 8001586:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001588:	4b64      	ldr	r3, [pc, #400]	; (800171c <fnSerialMotionAction+0x2bc>)
 800158a:	2200      	movs	r2, #0
 800158c:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 800158e:	4b63      	ldr	r3, [pc, #396]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001590:	2200      	movs	r2, #0
 8001592:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001594:	4b61      	ldr	r3, [pc, #388]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001596:	2200      	movs	r2, #0
 8001598:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 800159a:	4b60      	ldr	r3, [pc, #384]	; (800171c <fnSerialMotionAction+0x2bc>)
 800159c:	2200      	movs	r2, #0
 800159e:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 80015a0:	4b5e      	ldr	r3, [pc, #376]	; (800171c <fnSerialMotionAction+0x2bc>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80015a6:	4b5e      	ldr	r3, [pc, #376]	; (8001720 <fnSerialMotionAction+0x2c0>)
 80015a8:	4a5c      	ldr	r2, [pc, #368]	; (800171c <fnSerialMotionAction+0x2bc>)
 80015aa:	495b      	ldr	r1, [pc, #364]	; (8001718 <fnSerialMotionAction+0x2b8>)
 80015ac:	485d      	ldr	r0, [pc, #372]	; (8001724 <fnSerialMotionAction+0x2c4>)
 80015ae:	f001 fbc9 	bl	8002d44 <HAL_CAN_AddTxMessage>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d004      	beq.n	80015c2 <fnSerialMotionAction+0x162>
			fnLEDsErrorState();
 80015b8:	f7ff f988 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 80015bc:	f000 fc42 	bl	8001e44 <Error_Handler>
		}
		else if (RxData[5] & 0b10000) {
			iSerialMachineStatus = 30;
		}
		break;
 80015c0:	e0a3      	b.n	800170a <fnSerialMotionAction+0x2aa>
		else if (RxData[5] & 0b10000) {
 80015c2:	4b5a      	ldr	r3, [pc, #360]	; (800172c <fnSerialMotionAction+0x2cc>)
 80015c4:	795b      	ldrb	r3, [r3, #5]
 80015c6:	f003 0310 	and.w	r3, r3, #16
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f000 809d 	beq.w	800170a <fnSerialMotionAction+0x2aa>
			iSerialMachineStatus = 30;
 80015d0:	4b50      	ldr	r3, [pc, #320]	; (8001714 <fnSerialMotionAction+0x2b4>)
 80015d2:	221e      	movs	r2, #30
 80015d4:	701a      	strb	r2, [r3, #0]
		break;
 80015d6:	e098      	b.n	800170a <fnSerialMotionAction+0x2aa>

	case 30:
		//STOP SUPPLY
		TxHeader.StdId = 0x60A;
 80015d8:	4b4f      	ldr	r3, [pc, #316]	; (8001718 <fnSerialMotionAction+0x2b8>)
 80015da:	f240 620a 	movw	r2, #1546	; 0x60a
 80015de:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 80015e0:	4b4d      	ldr	r3, [pc, #308]	; (8001718 <fnSerialMotionAction+0x2b8>)
 80015e2:	2208      	movs	r2, #8
 80015e4:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x22;
 80015e6:	4b4d      	ldr	r3, [pc, #308]	; (800171c <fnSerialMotionAction+0x2bc>)
 80015e8:	2222      	movs	r2, #34	; 0x22
 80015ea:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x40;
 80015ec:	4b4b      	ldr	r3, [pc, #300]	; (800171c <fnSerialMotionAction+0x2bc>)
 80015ee:	2240      	movs	r2, #64	; 0x40
 80015f0:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 80015f2:	4b4a      	ldr	r3, [pc, #296]	; (800171c <fnSerialMotionAction+0x2bc>)
 80015f4:	2260      	movs	r2, #96	; 0x60
 80015f6:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 80015f8:	4b48      	ldr	r3, [pc, #288]	; (800171c <fnSerialMotionAction+0x2bc>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x0F;
 80015fe:	4b47      	ldr	r3, [pc, #284]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001600:	220f      	movs	r2, #15
 8001602:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001604:	4b45      	ldr	r3, [pc, #276]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001606:	2200      	movs	r2, #0
 8001608:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 800160a:	4b44      	ldr	r3, [pc, #272]	; (800171c <fnSerialMotionAction+0x2bc>)
 800160c:	2200      	movs	r2, #0
 800160e:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001610:	4b42      	ldr	r3, [pc, #264]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001612:	2200      	movs	r2, #0
 8001614:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001616:	4b42      	ldr	r3, [pc, #264]	; (8001720 <fnSerialMotionAction+0x2c0>)
 8001618:	4a40      	ldr	r2, [pc, #256]	; (800171c <fnSerialMotionAction+0x2bc>)
 800161a:	493f      	ldr	r1, [pc, #252]	; (8001718 <fnSerialMotionAction+0x2b8>)
 800161c:	4841      	ldr	r0, [pc, #260]	; (8001724 <fnSerialMotionAction+0x2c4>)
 800161e:	f001 fb91 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d004      	beq.n	8001632 <fnSerialMotionAction+0x1d2>
			fnLEDsErrorState();
 8001628:	f7ff f950 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 800162c:	f000 fc0a 	bl	8001e44 <Error_Handler>
		}
		else{
			iSerialMachineStatus = 35;
		}
		break;
 8001630:	e06e      	b.n	8001710 <fnSerialMotionAction+0x2b0>
			iSerialMachineStatus = 35;
 8001632:	4b38      	ldr	r3, [pc, #224]	; (8001714 <fnSerialMotionAction+0x2b4>)
 8001634:	2223      	movs	r2, #35	; 0x23
 8001636:	701a      	strb	r2, [r3, #0]
		break;
 8001638:	e06a      	b.n	8001710 <fnSerialMotionAction+0x2b0>

	case 35://TARGET REACHED CHECK
		TxHeader.StdId = 0x60A;
 800163a:	4b37      	ldr	r3, [pc, #220]	; (8001718 <fnSerialMotionAction+0x2b8>)
 800163c:	f240 620a 	movw	r2, #1546	; 0x60a
 8001640:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 8001642:	4b35      	ldr	r3, [pc, #212]	; (8001718 <fnSerialMotionAction+0x2b8>)
 8001644:	2208      	movs	r2, #8
 8001646:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8001648:	4b34      	ldr	r3, [pc, #208]	; (800171c <fnSerialMotionAction+0x2bc>)
 800164a:	2240      	movs	r2, #64	; 0x40
 800164c:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 800164e:	4b33      	ldr	r3, [pc, #204]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001650:	2241      	movs	r2, #65	; 0x41
 8001652:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 8001654:	4b31      	ldr	r3, [pc, #196]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001656:	2260      	movs	r2, #96	; 0x60
 8001658:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 800165a:	4b30      	ldr	r3, [pc, #192]	; (800171c <fnSerialMotionAction+0x2bc>)
 800165c:	2200      	movs	r2, #0
 800165e:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8001660:	4b2e      	ldr	r3, [pc, #184]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001662:	2200      	movs	r2, #0
 8001664:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 8001666:	4b2d      	ldr	r3, [pc, #180]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001668:	2200      	movs	r2, #0
 800166a:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 800166c:	4b2b      	ldr	r3, [pc, #172]	; (800171c <fnSerialMotionAction+0x2bc>)
 800166e:	2200      	movs	r2, #0
 8001670:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 8001672:	4b2a      	ldr	r3, [pc, #168]	; (800171c <fnSerialMotionAction+0x2bc>)
 8001674:	2200      	movs	r2, #0
 8001676:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001678:	4b29      	ldr	r3, [pc, #164]	; (8001720 <fnSerialMotionAction+0x2c0>)
 800167a:	4a28      	ldr	r2, [pc, #160]	; (800171c <fnSerialMotionAction+0x2bc>)
 800167c:	4926      	ldr	r1, [pc, #152]	; (8001718 <fnSerialMotionAction+0x2b8>)
 800167e:	4829      	ldr	r0, [pc, #164]	; (8001724 <fnSerialMotionAction+0x2c4>)
 8001680:	f001 fb60 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d004      	beq.n	8001694 <fnSerialMotionAction+0x234>
			fnLEDsErrorState();
 800168a:	f7ff f91f 	bl	80008cc <fnLEDsErrorState>
			Error_Handler();
 800168e:	f000 fbd9 	bl	8001e44 <Error_Handler>
		}
		else if (RxData[5] & 0b00100) {
			iSerialCounter++;
			iSerialMachineStatus = 40;
		}
		break;
 8001692:	e03c      	b.n	800170e <fnSerialMotionAction+0x2ae>
		else if (RxData[5] & 0b00100) {
 8001694:	4b25      	ldr	r3, [pc, #148]	; (800172c <fnSerialMotionAction+0x2cc>)
 8001696:	795b      	ldrb	r3, [r3, #5]
 8001698:	f003 0304 	and.w	r3, r3, #4
 800169c:	2b00      	cmp	r3, #0
 800169e:	d036      	beq.n	800170e <fnSerialMotionAction+0x2ae>
			iSerialCounter++;
 80016a0:	4b23      	ldr	r3, [pc, #140]	; (8001730 <fnSerialMotionAction+0x2d0>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	3301      	adds	r3, #1
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	4b21      	ldr	r3, [pc, #132]	; (8001730 <fnSerialMotionAction+0x2d0>)
 80016aa:	701a      	strb	r2, [r3, #0]
			iSerialMachineStatus = 40;
 80016ac:	4b19      	ldr	r3, [pc, #100]	; (8001714 <fnSerialMotionAction+0x2b4>)
 80016ae:	2228      	movs	r2, #40	; 0x28
 80016b0:	701a      	strb	r2, [r3, #0]
		break;
 80016b2:	e02c      	b.n	800170e <fnSerialMotionAction+0x2ae>

	case 40://REPETITION COUNTER CHECK
		if (iSerialCounter / 2 == iSerialReps) {
 80016b4:	4b1e      	ldr	r3, [pc, #120]	; (8001730 <fnSerialMotionAction+0x2d0>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	085b      	lsrs	r3, r3, #1
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	4b1d      	ldr	r3, [pc, #116]	; (8001734 <fnSerialMotionAction+0x2d4>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d10c      	bne.n	80016de <fnSerialMotionAction+0x27e>
			//iSerialCounter = 0;
			iSerialMachineStatus = 100;
 80016c4:	4b13      	ldr	r3, [pc, #76]	; (8001714 <fnSerialMotionAction+0x2b4>)
 80016c6:	2264      	movs	r2, #100	; 0x64
 80016c8:	701a      	strb	r2, [r3, #0]
			iSerialRange = 0;
 80016ca:	4b1b      	ldr	r3, [pc, #108]	; (8001738 <fnSerialMotionAction+0x2d8>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
			iSerialReps = 0;
 80016d0:	4b18      	ldr	r3, [pc, #96]	; (8001734 <fnSerialMotionAction+0x2d4>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop(&htim10);
 80016d6:	4819      	ldr	r0, [pc, #100]	; (800173c <fnSerialMotionAction+0x2dc>)
 80016d8:	f003 fde9 	bl	80052ae <HAL_TIM_Base_Stop>
		}
		else {
			iPosition = 0;
			iSerialMachineStatus = 10;
		}
		break;
 80016dc:	e018      	b.n	8001710 <fnSerialMotionAction+0x2b0>
		else if (iSerialCounter % 2 == 0) {
 80016de:	4b14      	ldr	r3, [pc, #80]	; (8001730 <fnSerialMotionAction+0x2d0>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d107      	bne.n	80016fc <fnSerialMotionAction+0x29c>
			iPosition = iSerialRange;
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <fnSerialMotionAction+0x2d8>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a0d      	ldr	r2, [pc, #52]	; (8001728 <fnSerialMotionAction+0x2c8>)
 80016f2:	6013      	str	r3, [r2, #0]
			iSerialMachineStatus = 10;
 80016f4:	4b07      	ldr	r3, [pc, #28]	; (8001714 <fnSerialMotionAction+0x2b4>)
 80016f6:	220a      	movs	r2, #10
 80016f8:	701a      	strb	r2, [r3, #0]
		break;
 80016fa:	e009      	b.n	8001710 <fnSerialMotionAction+0x2b0>
			iPosition = 0;
 80016fc:	4b0a      	ldr	r3, [pc, #40]	; (8001728 <fnSerialMotionAction+0x2c8>)
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
			iSerialMachineStatus = 10;
 8001702:	4b04      	ldr	r3, [pc, #16]	; (8001714 <fnSerialMotionAction+0x2b4>)
 8001704:	220a      	movs	r2, #10
 8001706:	701a      	strb	r2, [r3, #0]
		break;
 8001708:	e002      	b.n	8001710 <fnSerialMotionAction+0x2b0>
		break;
 800170a:	bf00      	nop
 800170c:	e000      	b.n	8001710 <fnSerialMotionAction+0x2b0>
		break;
 800170e:	bf00      	nop
	}
}
 8001710:	bf00      	nop
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20000005 	.word	0x20000005
 8001718:	20000298 	.word	0x20000298
 800171c:	20000258 	.word	0x20000258
 8001720:	20000260 	.word	0x20000260
 8001724:	20000228 	.word	0x20000228
 8001728:	20000254 	.word	0x20000254
 800172c:	20000264 	.word	0x20000264
 8001730:	2000000c 	.word	0x2000000c
 8001734:	20000014 	.word	0x20000014
 8001738:	20000010 	.word	0x20000010
 800173c:	200002dc 	.word	0x200002dc

08001740 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM6){
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a2b      	ldr	r2, [pc, #172]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d11b      	bne.n	800178a <HAL_TIM_PeriodElapsedCallback+0x4a>
		if (iHomingStatus != 1) {
 8001752:	4b2b      	ldr	r3, [pc, #172]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b01      	cmp	r3, #1
 8001758:	d006      	beq.n	8001768 <HAL_TIM_PeriodElapsedCallback+0x28>
			fnInit();
 800175a:	f7ff f8cd 	bl	80008f8 <fnInit>
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800175e:	2101      	movs	r1, #1
 8001760:	4828      	ldr	r0, [pc, #160]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001762:	f002 fa9a 	bl	8003c9a <HAL_GPIO_TogglePin>
	else if(htim -> Instance == TIM14){
			fnReset();
		}


}
 8001766:	e044      	b.n	80017f2 <HAL_TIM_PeriodElapsedCallback+0xb2>
			fnEncReadCount();
 8001768:	f7ff fd3e 	bl	80011e8 <fnEncReadCount>
			length = sprintf(data_msg, "e%.3f", fEncAngle);
 800176c:	4b26      	ldr	r3, [pc, #152]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800176e:	edd3 7a00 	vldr	s15, [r3]
 8001772:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001776:	ec53 2b17 	vmov	r2, r3, d7
 800177a:	4924      	ldr	r1, [pc, #144]	; (800180c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800177c:	4824      	ldr	r0, [pc, #144]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800177e:	f006 fcd1 	bl	8008124 <siprintf>
 8001782:	4603      	mov	r3, r0
 8001784:	4a23      	ldr	r2, [pc, #140]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001786:	6013      	str	r3, [r2, #0]
}
 8001788:	e033      	b.n	80017f2 <HAL_TIM_PeriodElapsedCallback+0xb2>
	else if(htim -> Instance == TIM7){
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a22      	ldr	r2, [pc, #136]	; (8001818 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d102      	bne.n	800179a <HAL_TIM_PeriodElapsedCallback+0x5a>
		fnSingleMotionAction();
 8001794:	f7ff fdd8 	bl	8001348 <fnSingleMotionAction>
}
 8001798:	e02b      	b.n	80017f2 <HAL_TIM_PeriodElapsedCallback+0xb2>
	else if(htim -> Instance == TIM10){
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a1f      	ldr	r2, [pc, #124]	; (800181c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d102      	bne.n	80017aa <HAL_TIM_PeriodElapsedCallback+0x6a>
		fnSerialMotionAction();
 80017a4:	f7ff fe5c 	bl	8001460 <fnSerialMotionAction>
}
 80017a8:	e023      	b.n	80017f2 <HAL_TIM_PeriodElapsedCallback+0xb2>
	else if(htim -> Instance == TIM11){
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a1c      	ldr	r2, [pc, #112]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d117      	bne.n	80017e4 <HAL_TIM_PeriodElapsedCallback+0xa4>
		length = sprintf(data_msg, "e%.3f \r\n", fEncAngle);
 80017b4:	4b14      	ldr	r3, [pc, #80]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80017b6:	edd3 7a00 	vldr	s15, [r3]
 80017ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017be:	ec53 2b17 	vmov	r2, r3, d7
 80017c2:	4918      	ldr	r1, [pc, #96]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80017c4:	4812      	ldr	r0, [pc, #72]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80017c6:	f006 fcad 	bl	8008124 <siprintf>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4a11      	ldr	r2, [pc, #68]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80017ce:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart3, data_msg, length, 0xffff);
 80017d0:	4b10      	ldr	r3, [pc, #64]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017da:	490d      	ldr	r1, [pc, #52]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80017dc:	4812      	ldr	r0, [pc, #72]	; (8001828 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80017de:	f004 fa71 	bl	8005cc4 <HAL_UART_Transmit>
}
 80017e2:	e006      	b.n	80017f2 <HAL_TIM_PeriodElapsedCallback+0xb2>
	else if(htim -> Instance == TIM14){
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a10      	ldr	r2, [pc, #64]	; (800182c <HAL_TIM_PeriodElapsedCallback+0xec>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d101      	bne.n	80017f2 <HAL_TIM_PeriodElapsedCallback+0xb2>
			fnReset();
 80017ee:	f7ff fbd3 	bl	8000f98 <fnReset>
}
 80017f2:	bf00      	nop
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40001000 	.word	0x40001000
 8001800:	20000003 	.word	0x20000003
 8001804:	40020400 	.word	0x40020400
 8001808:	20000214 	.word	0x20000214
 800180c:	0800a660 	.word	0x0800a660
 8001810:	200002cc 	.word	0x200002cc
 8001814:	20000250 	.word	0x20000250
 8001818:	40001400 	.word	0x40001400
 800181c:	40014400 	.word	0x40014400
 8001820:	40014800 	.word	0x40014800
 8001824:	0800a668 	.word	0x0800a668
 8001828:	200004a4 	.word	0x200004a4
 800182c:	40002000 	.word	0x40002000

08001830 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == USER_Btn_Pin){
 800183a:	88fb      	ldrh	r3, [r7, #6]
 800183c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001840:	d129      	bne.n	8001896 <HAL_GPIO_EXTI_Callback+0x66>
		TxHeader.StdId = 0x60A;
 8001842:	4b17      	ldr	r3, [pc, #92]	; (80018a0 <HAL_GPIO_EXTI_Callback+0x70>)
 8001844:	f240 620a 	movw	r2, #1546	; 0x60a
 8001848:	601a      	str	r2, [r3, #0]
		TxHeader.DLC = 8;
 800184a:	4b15      	ldr	r3, [pc, #84]	; (80018a0 <HAL_GPIO_EXTI_Callback+0x70>)
 800184c:	2208      	movs	r2, #8
 800184e:	611a      	str	r2, [r3, #16]
		TxData[0] = 0x40;
 8001850:	4b14      	ldr	r3, [pc, #80]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x74>)
 8001852:	2240      	movs	r2, #64	; 0x40
 8001854:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x41;
 8001856:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x74>)
 8001858:	2241      	movs	r2, #65	; 0x41
 800185a:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x60;
 800185c:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x74>)
 800185e:	2260      	movs	r2, #96	; 0x60
 8001860:	709a      	strb	r2, [r3, #2]
		TxData[3] = 0x00;
 8001862:	4b10      	ldr	r3, [pc, #64]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x74>)
 8001864:	2200      	movs	r2, #0
 8001866:	70da      	strb	r2, [r3, #3]
		TxData[4] = 0x00;
 8001868:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x74>)
 800186a:	2200      	movs	r2, #0
 800186c:	711a      	strb	r2, [r3, #4]
		TxData[5] = 0x00;
 800186e:	4b0d      	ldr	r3, [pc, #52]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x74>)
 8001870:	2200      	movs	r2, #0
 8001872:	715a      	strb	r2, [r3, #5]
		TxData[6] = 0x00;
 8001874:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x74>)
 8001876:	2200      	movs	r2, #0
 8001878:	719a      	strb	r2, [r3, #6]
		TxData[7] = 0x00;
 800187a:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x74>)
 800187c:	2200      	movs	r2, #0
 800187e:	71da      	strb	r2, [r3, #7]

		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001880:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <HAL_GPIO_EXTI_Callback+0x78>)
 8001882:	4a08      	ldr	r2, [pc, #32]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x74>)
 8001884:	4906      	ldr	r1, [pc, #24]	; (80018a0 <HAL_GPIO_EXTI_Callback+0x70>)
 8001886:	4809      	ldr	r0, [pc, #36]	; (80018ac <HAL_GPIO_EXTI_Callback+0x7c>)
 8001888:	f001 fa5c 	bl	8002d44 <HAL_CAN_AddTxMessage>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <HAL_GPIO_EXTI_Callback+0x66>
			Error_Handler();
 8001892:	f000 fad7 	bl	8001e44 <Error_Handler>

		}
	}
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000298 	.word	0x20000298
 80018a4:	20000258 	.word	0x20000258
 80018a8:	20000260 	.word	0x20000260
 80018ac:	20000228 	.word	0x20000228

080018b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018b4:	f000 ff99 	bl	80027ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018b8:	f000 f874 	bl	80019a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018bc:	f7fe ff18 	bl	80006f0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80018c0:	f000 fe64 	bl	800258c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80018c4:	f000 fede 	bl	8002684 <MX_USB_OTG_FS_PCD_Init>
  MX_CAN1_Init();
 80018c8:	f7fe fe8e 	bl	80005e8 <MX_CAN1_Init>
  MX_TIM6_Init();
 80018cc:	f000 fc8a 	bl	80021e4 <MX_TIM6_Init>
  MX_TIM3_Init();
 80018d0:	f000 fc32 	bl	8002138 <MX_TIM3_Init>
  MX_TIM7_Init();
 80018d4:	f000 fcbe 	bl	8002254 <MX_TIM7_Init>
  MX_TIM10_Init();
 80018d8:	f000 fcf4 	bl	80022c4 <MX_TIM10_Init>
  MX_TIM14_Init();
 80018dc:	f000 fd3a 	bl	8002354 <MX_TIM14_Init>
  MX_TIM11_Init();
 80018e0:	f000 fd14 	bl	800230c <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80018e4:	f7fe ff04 	bl	80006f0 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 80018e8:	f000 fe50 	bl	800258c <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 80018ec:	f000 feca 	bl	8002684 <MX_USB_OTG_FS_PCD_Init>
	MX_CAN1_Init();
 80018f0:	f7fe fe7a 	bl	80005e8 <MX_CAN1_Init>
	MX_TIM6_Init();
 80018f4:	f000 fc76 	bl	80021e4 <MX_TIM6_Init>
	MX_TIM3_Init();
 80018f8:	f000 fc1e 	bl	8002138 <MX_TIM3_Init>
	MX_TIM7_Init();
 80018fc:	f000 fcaa 	bl	8002254 <MX_TIM7_Init>
	MX_TIM10_Init();
 8001900:	f000 fce0 	bl	80022c4 <MX_TIM10_Init>
	MX_TIM14_Init();
 8001904:	f000 fd26 	bl	8002354 <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */

	// UART START
	HAL_UART_Receive_IT(&huart3, sUserMessage, 4);
 8001908:	2204      	movs	r2, #4
 800190a:	4921      	ldr	r1, [pc, #132]	; (8001990 <main+0xe0>)
 800190c:	4821      	ldr	r0, [pc, #132]	; (8001994 <main+0xe4>)
 800190e:	f004 fa6c 	bl	8005dea <HAL_UART_Receive_IT>

	// CAN START
	HAL_CAN_Start(&hcan1);
 8001912:	4821      	ldr	r0, [pc, #132]	; (8001998 <main+0xe8>)
 8001914:	f001 f9d2 	bl	8002cbc <HAL_CAN_Start>

	// CAN CONFIG
	// TxHeader param config
	TxHeader.StdId = 0x000;
 8001918:	4b20      	ldr	r3, [pc, #128]	; (800199c <main+0xec>)
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0;
 800191e:	4b1f      	ldr	r3, [pc, #124]	; (800199c <main+0xec>)
 8001920:	2200      	movs	r2, #0
 8001922:	605a      	str	r2, [r3, #4]
	TxHeader.IDE = CAN_ID_STD;
 8001924:	4b1d      	ldr	r3, [pc, #116]	; (800199c <main+0xec>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 800192a:	4b1c      	ldr	r3, [pc, #112]	; (800199c <main+0xec>)
 800192c:	2200      	movs	r2, #0
 800192e:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = 2;
 8001930:	4b1a      	ldr	r3, [pc, #104]	; (800199c <main+0xec>)
 8001932:	2202      	movs	r2, #2
 8001934:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001936:	4b19      	ldr	r3, [pc, #100]	; (800199c <main+0xec>)
 8001938:	2200      	movs	r2, #0
 800193a:	751a      	strb	r2, [r3, #20]

	// CANFilter param config
	CANFilter.FilterActivation = CAN_FILTER_ENABLE;
 800193c:	4b18      	ldr	r3, [pc, #96]	; (80019a0 <main+0xf0>)
 800193e:	2201      	movs	r2, #1
 8001940:	621a      	str	r2, [r3, #32]
	CANFilter.FilterBank = 18;
 8001942:	4b17      	ldr	r3, [pc, #92]	; (80019a0 <main+0xf0>)
 8001944:	2212      	movs	r2, #18
 8001946:	615a      	str	r2, [r3, #20]
	CANFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001948:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <main+0xf0>)
 800194a:	2200      	movs	r2, #0
 800194c:	611a      	str	r2, [r3, #16]
	CANFilter.FilterIdHigh = 0x58A<<5;
 800194e:	4b14      	ldr	r3, [pc, #80]	; (80019a0 <main+0xf0>)
 8001950:	f24b 1240 	movw	r2, #45376	; 0xb140
 8001954:	601a      	str	r2, [r3, #0]
	CANFilter.FilterIdLow = 0x0000;
 8001956:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <main+0xf0>)
 8001958:	2200      	movs	r2, #0
 800195a:	605a      	str	r2, [r3, #4]
	CANFilter.FilterMaskIdHigh = 0x58A<<5;
 800195c:	4b10      	ldr	r3, [pc, #64]	; (80019a0 <main+0xf0>)
 800195e:	f24b 1240 	movw	r2, #45376	; 0xb140
 8001962:	609a      	str	r2, [r3, #8]
	CANFilter.FilterMaskIdLow = 0x0000;
 8001964:	4b0e      	ldr	r3, [pc, #56]	; (80019a0 <main+0xf0>)
 8001966:	2200      	movs	r2, #0
 8001968:	60da      	str	r2, [r3, #12]
	CANFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 800196a:	4b0d      	ldr	r3, [pc, #52]	; (80019a0 <main+0xf0>)
 800196c:	2200      	movs	r2, #0
 800196e:	619a      	str	r2, [r3, #24]
	CANFilter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001970:	4b0b      	ldr	r3, [pc, #44]	; (80019a0 <main+0xf0>)
 8001972:	2201      	movs	r2, #1
 8001974:	61da      	str	r2, [r3, #28]
	CANFilter.SlaveStartFilterBank = 20;
 8001976:	4b0a      	ldr	r3, [pc, #40]	; (80019a0 <main+0xf0>)
 8001978:	2214      	movs	r2, #20
 800197a:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &CANFilter);
 800197c:	4908      	ldr	r1, [pc, #32]	; (80019a0 <main+0xf0>)
 800197e:	4806      	ldr	r0, [pc, #24]	; (8001998 <main+0xe8>)
 8001980:	f001 f8b0 	bl	8002ae4 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001984:	2102      	movs	r1, #2
 8001986:	4804      	ldr	r0, [pc, #16]	; (8001998 <main+0xe8>)
 8001988:	f001 fbc9 	bl	800311e <HAL_CAN_ActivateNotification>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800198c:	e7fe      	b.n	800198c <main+0xdc>
 800198e:	bf00      	nop
 8001990:	2000026c 	.word	0x2000026c
 8001994:	200004a4 	.word	0x200004a4
 8001998:	20000228 	.word	0x20000228
 800199c:	20000298 	.word	0x20000298
 80019a0:	20000270 	.word	0x20000270

080019a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b0b8      	sub	sp, #224	; 0xe0
 80019a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019aa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80019ae:	2234      	movs	r2, #52	; 0x34
 80019b0:	2100      	movs	r1, #0
 80019b2:	4618      	mov	r0, r3
 80019b4:	f005 ff6a 	bl	800788c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019b8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019c8:	f107 0308 	add.w	r3, r7, #8
 80019cc:	2290      	movs	r2, #144	; 0x90
 80019ce:	2100      	movs	r1, #0
 80019d0:	4618      	mov	r0, r3
 80019d2:	f005 ff5b 	bl	800788c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80019d6:	f002 fadb 	bl	8003f90 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019da:	4b3c      	ldr	r3, [pc, #240]	; (8001acc <SystemClock_Config+0x128>)
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	4a3b      	ldr	r2, [pc, #236]	; (8001acc <SystemClock_Config+0x128>)
 80019e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e4:	6413      	str	r3, [r2, #64]	; 0x40
 80019e6:	4b39      	ldr	r3, [pc, #228]	; (8001acc <SystemClock_Config+0x128>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019f2:	4b37      	ldr	r3, [pc, #220]	; (8001ad0 <SystemClock_Config+0x12c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80019fa:	4a35      	ldr	r2, [pc, #212]	; (8001ad0 <SystemClock_Config+0x12c>)
 80019fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	4b33      	ldr	r3, [pc, #204]	; (8001ad0 <SystemClock_Config+0x12c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a0a:	603b      	str	r3, [r7, #0]
 8001a0c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a14:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001a18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a22:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a2a:	2304      	movs	r3, #4
 8001a2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001a30:	2360      	movs	r3, #96	; 0x60
 8001a32:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a36:	2302      	movs	r3, #2
 8001a38:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a3c:	2304      	movs	r3, #4
 8001a3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a42:	2302      	movs	r3, #2
 8001a44:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a48:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f002 faff 	bl	8004050 <HAL_RCC_OscConfig>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001a58:	f000 f9f4 	bl	8001e44 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001a5c:	f002 faa8 	bl	8003fb0 <HAL_PWREx_EnableOverDrive>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001a66:	f000 f9ed 	bl	8001e44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a6a:	230f      	movs	r3, #15
 8001a6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a70:	2302      	movs	r3, #2
 8001a72:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a76:	2300      	movs	r3, #0
 8001a78:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a84:	2300      	movs	r3, #0
 8001a86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a8a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001a8e:	2103      	movs	r1, #3
 8001a90:	4618      	mov	r0, r3
 8001a92:	f002 fd8b 	bl	80045ac <HAL_RCC_ClockConfig>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8001a9c:	f000 f9d2 	bl	8001e44 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <SystemClock_Config+0x130>)
 8001aa2:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aae:	f107 0308 	add.w	r3, r7, #8
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f002 ff7c 	bl	80049b0 <HAL_RCCEx_PeriphCLKConfig>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <SystemClock_Config+0x11e>
  {
    Error_Handler();
 8001abe:	f000 f9c1 	bl	8001e44 <Error_Handler>
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	37e0      	adds	r7, #224	; 0xe0
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40007000 	.word	0x40007000
 8001ad4:	00200100 	.word	0x00200100

08001ad8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4aaa      	ldr	r2, [pc, #680]	; (8001d90 <HAL_UART_RxCpltCallback+0x2b8>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	f040 8142 	bne.w	8001d70 <HAL_UART_RxCpltCallback+0x298>

		//INIT COMMAND
		if(strncmp(sUserMessage, sInitCommand,4) == 0){
 8001aec:	2204      	movs	r2, #4
 8001aee:	49a9      	ldr	r1, [pc, #676]	; (8001d94 <HAL_UART_RxCpltCallback+0x2bc>)
 8001af0:	48a9      	ldr	r0, [pc, #676]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001af2:	f006 fb37 	bl	8008164 <strncmp>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d109      	bne.n	8001b10 <HAL_UART_RxCpltCallback+0x38>
			iMachineStatus = 0;
 8001afc:	4ba7      	ldr	r3, [pc, #668]	; (8001d9c <HAL_UART_RxCpltCallback+0x2c4>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	701a      	strb	r2, [r3, #0]
			iHomingStatus = 0;
 8001b02:	4ba7      	ldr	r3, [pc, #668]	; (8001da0 <HAL_UART_RxCpltCallback+0x2c8>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim6);
 8001b08:	48a6      	ldr	r0, [pc, #664]	; (8001da4 <HAL_UART_RxCpltCallback+0x2cc>)
 8001b0a:	f003 fbf7 	bl	80052fc <HAL_TIM_Base_Start_IT>
 8001b0e:	e135      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
		}

		//MODE SELECTION [SNGL/SERL]
		else if(strncmp(sUserMessage, sSingle_mode, 4) == 0){
 8001b10:	2204      	movs	r2, #4
 8001b12:	49a5      	ldr	r1, [pc, #660]	; (8001da8 <HAL_UART_RxCpltCallback+0x2d0>)
 8001b14:	48a0      	ldr	r0, [pc, #640]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001b16:	f006 fb25 	bl	8008164 <strncmp>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d107      	bne.n	8001b30 <HAL_UART_RxCpltCallback+0x58>
			iMode = 0;
 8001b20:	4ba2      	ldr	r3, [pc, #648]	; (8001dac <HAL_UART_RxCpltCallback+0x2d4>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001b26:	2101      	movs	r1, #1
 8001b28:	48a1      	ldr	r0, [pc, #644]	; (8001db0 <HAL_UART_RxCpltCallback+0x2d8>)
 8001b2a:	f002 f8b6 	bl	8003c9a <HAL_GPIO_TogglePin>
 8001b2e:	e125      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
		}

		else if(strncmp(sUserMessage, sSerial_mode, 4) == 0){
 8001b30:	2204      	movs	r2, #4
 8001b32:	49a0      	ldr	r1, [pc, #640]	; (8001db4 <HAL_UART_RxCpltCallback+0x2dc>)
 8001b34:	4898      	ldr	r0, [pc, #608]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001b36:	f006 fb15 	bl	8008164 <strncmp>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d107      	bne.n	8001b50 <HAL_UART_RxCpltCallback+0x78>
			iMode = 1;
 8001b40:	4b9a      	ldr	r3, [pc, #616]	; (8001dac <HAL_UART_RxCpltCallback+0x2d4>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b46:	2180      	movs	r1, #128	; 0x80
 8001b48:	4899      	ldr	r0, [pc, #612]	; (8001db0 <HAL_UART_RxCpltCallback+0x2d8>)
 8001b4a:	f002 f8a6 	bl	8003c9a <HAL_GPIO_TogglePin>
 8001b4e:	e115      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
		}

		//LEG SELECTION [RGHT/LEFT]
		else if(strncmp(sUserMessage, sLeft, 4) == 0){
 8001b50:	2204      	movs	r2, #4
 8001b52:	4999      	ldr	r1, [pc, #612]	; (8001db8 <HAL_UART_RxCpltCallback+0x2e0>)
 8001b54:	4890      	ldr	r0, [pc, #576]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001b56:	f006 fb05 	bl	8008164 <strncmp>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d10a      	bne.n	8001b76 <HAL_UART_RxCpltCallback+0x9e>
			iSelected_leg = 0;
 8001b60:	4b96      	ldr	r3, [pc, #600]	; (8001dbc <HAL_UART_RxCpltCallback+0x2e4>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001b66:	2101      	movs	r1, #1
 8001b68:	4891      	ldr	r0, [pc, #580]	; (8001db0 <HAL_UART_RxCpltCallback+0x2d8>)
 8001b6a:	f002 f896 	bl	8003c9a <HAL_GPIO_TogglePin>
			//start timera
			HAL_TIM_Base_Start_IT(&htim11);
 8001b6e:	4894      	ldr	r0, [pc, #592]	; (8001dc0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001b70:	f003 fbc4 	bl	80052fc <HAL_TIM_Base_Start_IT>
 8001b74:	e102      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
		}

		else if(strncmp(sUserMessage, sRight, 4) == 0){
 8001b76:	2204      	movs	r2, #4
 8001b78:	4992      	ldr	r1, [pc, #584]	; (8001dc4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001b7a:	4887      	ldr	r0, [pc, #540]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001b7c:	f006 faf2 	bl	8008164 <strncmp>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10a      	bne.n	8001b9c <HAL_UART_RxCpltCallback+0xc4>
			iSelected_leg = 1;
 8001b86:	4b8d      	ldr	r3, [pc, #564]	; (8001dbc <HAL_UART_RxCpltCallback+0x2e4>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b8c:	2180      	movs	r1, #128	; 0x80
 8001b8e:	4888      	ldr	r0, [pc, #544]	; (8001db0 <HAL_UART_RxCpltCallback+0x2d8>)
 8001b90:	f002 f883 	bl	8003c9a <HAL_GPIO_TogglePin>
			//start timera
			HAL_TIM_Base_Start_IT(&htim11);
 8001b94:	488a      	ldr	r0, [pc, #552]	; (8001dc0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001b96:	f003 fbb1 	bl	80052fc <HAL_TIM_Base_Start_IT>
 8001b9a:	e0ef      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
		}

		//SINGLE POSITION [P]
		else if(sUserMessage[3] == 'P'){
 8001b9c:	4b7e      	ldr	r3, [pc, #504]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001b9e:	78db      	ldrb	r3, [r3, #3]
 8001ba0:	2b50      	cmp	r3, #80	; 0x50
 8001ba2:	d113      	bne.n	8001bcc <HAL_UART_RxCpltCallback+0xf4>

			if(iMode == 0){
 8001ba4:	4b81      	ldr	r3, [pc, #516]	; (8001dac <HAL_UART_RxCpltCallback+0x2d4>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	f040 80e6 	bne.w	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
				iPosition = (uint32_t)(atoi(sUserMessage));
 8001bb0:	4879      	ldr	r0, [pc, #484]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001bb2:	f005 fe3d 	bl	8007830 <atoi>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4b83      	ldr	r3, [pc, #524]	; (8001dc8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001bbc:	601a      	str	r2, [r3, #0]
				iSingleMachineStatus = 10;
 8001bbe:	4b83      	ldr	r3, [pc, #524]	; (8001dcc <HAL_UART_RxCpltCallback+0x2f4>)
 8001bc0:	220a      	movs	r2, #10
 8001bc2:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim7);
 8001bc4:	4882      	ldr	r0, [pc, #520]	; (8001dd0 <HAL_UART_RxCpltCallback+0x2f8>)
 8001bc6:	f003 fb99 	bl	80052fc <HAL_TIM_Base_Start_IT>
 8001bca:	e0d7      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>

			}
		}

		//START SERIAL [STSE]
		else if(strncmp(sUserMessage, sSerialStart, 4) == 0){
 8001bcc:	2204      	movs	r2, #4
 8001bce:	4981      	ldr	r1, [pc, #516]	; (8001dd4 <HAL_UART_RxCpltCallback+0x2fc>)
 8001bd0:	4871      	ldr	r0, [pc, #452]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001bd2:	f006 fac7 	bl	8008164 <strncmp>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d123      	bne.n	8001c24 <HAL_UART_RxCpltCallback+0x14c>

			if(iMode == 1 && iSelected_leg != 100 && iSerialReps != 0 && iSerialRange != 0){
 8001bdc:	4b73      	ldr	r3, [pc, #460]	; (8001dac <HAL_UART_RxCpltCallback+0x2d4>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	f040 80ca 	bne.w	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
 8001be8:	4b74      	ldr	r3, [pc, #464]	; (8001dbc <HAL_UART_RxCpltCallback+0x2e4>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b64      	cmp	r3, #100	; 0x64
 8001bf0:	f000 80c4 	beq.w	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
 8001bf4:	4b78      	ldr	r3, [pc, #480]	; (8001dd8 <HAL_UART_RxCpltCallback+0x300>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f000 80bf 	beq.w	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
 8001bfe:	4b77      	ldr	r3, [pc, #476]	; (8001ddc <HAL_UART_RxCpltCallback+0x304>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	f000 80ba 	beq.w	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
				iSerialCounter = 0;
 8001c08:	4b75      	ldr	r3, [pc, #468]	; (8001de0 <HAL_UART_RxCpltCallback+0x308>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	701a      	strb	r2, [r3, #0]
				iSerialMachineStatus = 10;
 8001c0e:	4b75      	ldr	r3, [pc, #468]	; (8001de4 <HAL_UART_RxCpltCallback+0x30c>)
 8001c10:	220a      	movs	r2, #10
 8001c12:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim10);
 8001c14:	4874      	ldr	r0, [pc, #464]	; (8001de8 <HAL_UART_RxCpltCallback+0x310>)
 8001c16:	f003 fb71 	bl	80052fc <HAL_TIM_Base_Start_IT>
				HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	4864      	ldr	r0, [pc, #400]	; (8001db0 <HAL_UART_RxCpltCallback+0x2d8>)
 8001c1e:	f002 f83c 	bl	8003c9a <HAL_GPIO_TogglePin>
 8001c22:	e0ab      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>

		}


		//SERIAL - REPETITIONS [N]
		else if(sUserMessage[3] == 'N'){
 8001c24:	4b5c      	ldr	r3, [pc, #368]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c26:	78db      	ldrb	r3, [r3, #3]
 8001c28:	2b4e      	cmp	r3, #78	; 0x4e
 8001c2a:	d10d      	bne.n	8001c48 <HAL_UART_RxCpltCallback+0x170>
			if(iMode == 1){
 8001c2c:	4b5f      	ldr	r3, [pc, #380]	; (8001dac <HAL_UART_RxCpltCallback+0x2d4>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	f040 80a2 	bne.w	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
				iSerialReps = (uint32_t)(atoi(sUserMessage));
 8001c38:	4857      	ldr	r0, [pc, #348]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c3a:	f005 fdf9 	bl	8007830 <atoi>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	4b65      	ldr	r3, [pc, #404]	; (8001dd8 <HAL_UART_RxCpltCallback+0x300>)
 8001c44:	701a      	strb	r2, [r3, #0]
 8001c46:	e099      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
			}
		}

		//SERIAL - RANGE [R]
		else if(sUserMessage[3] == 'R'){
 8001c48:	4b53      	ldr	r3, [pc, #332]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c4a:	78db      	ldrb	r3, [r3, #3]
 8001c4c:	2b52      	cmp	r3, #82	; 0x52
 8001c4e:	d111      	bne.n	8001c74 <HAL_UART_RxCpltCallback+0x19c>
			if(iMode == 1){
 8001c50:	4b56      	ldr	r3, [pc, #344]	; (8001dac <HAL_UART_RxCpltCallback+0x2d4>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	f040 8090 	bne.w	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
				iSerialRange = (uint32_t)(atoi(sUserMessage));
 8001c5c:	484e      	ldr	r0, [pc, #312]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c5e:	f005 fde7 	bl	8007830 <atoi>
 8001c62:	4603      	mov	r3, r0
 8001c64:	461a      	mov	r2, r3
 8001c66:	4b5d      	ldr	r3, [pc, #372]	; (8001ddc <HAL_UART_RxCpltCallback+0x304>)
 8001c68:	601a      	str	r2, [r3, #0]
				iPosition = iSerialRange;
 8001c6a:	4b5c      	ldr	r3, [pc, #368]	; (8001ddc <HAL_UART_RxCpltCallback+0x304>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a56      	ldr	r2, [pc, #344]	; (8001dc8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001c70:	6013      	str	r3, [r2, #0]
 8001c72:	e083      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
			}
		}

		//GENERAL STOP COMMAND [HALT]
		else if(strncmp(sUserMessage, sGeneralStop, 4) == 0){
 8001c74:	2204      	movs	r2, #4
 8001c76:	495d      	ldr	r1, [pc, #372]	; (8001dec <HAL_UART_RxCpltCallback+0x314>)
 8001c78:	4847      	ldr	r0, [pc, #284]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c7a:	f006 fa73 	bl	8008164 <strncmp>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d166      	bne.n	8001d52 <HAL_UART_RxCpltCallback+0x27a>

			//QUICK STOP
			TxHeader.StdId = 0x60A;
 8001c84:	4b5a      	ldr	r3, [pc, #360]	; (8001df0 <HAL_UART_RxCpltCallback+0x318>)
 8001c86:	f240 620a 	movw	r2, #1546	; 0x60a
 8001c8a:	601a      	str	r2, [r3, #0]
			TxHeader.DLC = 8;
 8001c8c:	4b58      	ldr	r3, [pc, #352]	; (8001df0 <HAL_UART_RxCpltCallback+0x318>)
 8001c8e:	2208      	movs	r2, #8
 8001c90:	611a      	str	r2, [r3, #16]
			TxData[0] = 0x22;
 8001c92:	4b58      	ldr	r3, [pc, #352]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001c94:	2222      	movs	r2, #34	; 0x22
 8001c96:	701a      	strb	r2, [r3, #0]
			TxData[1] = 0x40;
 8001c98:	4b56      	ldr	r3, [pc, #344]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001c9a:	2240      	movs	r2, #64	; 0x40
 8001c9c:	705a      	strb	r2, [r3, #1]
			TxData[2] = 0x60;
 8001c9e:	4b55      	ldr	r3, [pc, #340]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001ca0:	2260      	movs	r2, #96	; 0x60
 8001ca2:	709a      	strb	r2, [r3, #2]
			TxData[3] = 0x00;
 8001ca4:	4b53      	ldr	r3, [pc, #332]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	70da      	strb	r2, [r3, #3]
			TxData[4] = 0x02;
 8001caa:	4b52      	ldr	r3, [pc, #328]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001cac:	2202      	movs	r2, #2
 8001cae:	711a      	strb	r2, [r3, #4]
			TxData[5] = 0x00;
 8001cb0:	4b50      	ldr	r3, [pc, #320]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	715a      	strb	r2, [r3, #5]
			TxData[6] = 0x00;
 8001cb6:	4b4f      	ldr	r3, [pc, #316]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	719a      	strb	r2, [r3, #6]
			TxData[7] = 0x00;
 8001cbc:	4b4d      	ldr	r3, [pc, #308]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	71da      	strb	r2, [r3, #7]

			if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001cc2:	4b4d      	ldr	r3, [pc, #308]	; (8001df8 <HAL_UART_RxCpltCallback+0x320>)
 8001cc4:	4a4b      	ldr	r2, [pc, #300]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001cc6:	494a      	ldr	r1, [pc, #296]	; (8001df0 <HAL_UART_RxCpltCallback+0x318>)
 8001cc8:	484c      	ldr	r0, [pc, #304]	; (8001dfc <HAL_UART_RxCpltCallback+0x324>)
 8001cca:	f001 f83b 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d004      	beq.n	8001cde <HAL_UART_RxCpltCallback+0x206>
				fnLEDsErrorState();
 8001cd4:	f7fe fdfa 	bl	80008cc <fnLEDsErrorState>
				Error_Handler();
 8001cd8:	f000 f8b4 	bl	8001e44 <Error_Handler>
 8001cdc:	e04e      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
			}
			else{
				//DISBALE VOLTAGE
				TxHeader.StdId = 0x60A;
 8001cde:	4b44      	ldr	r3, [pc, #272]	; (8001df0 <HAL_UART_RxCpltCallback+0x318>)
 8001ce0:	f240 620a 	movw	r2, #1546	; 0x60a
 8001ce4:	601a      	str	r2, [r3, #0]
				TxHeader.DLC = 8;
 8001ce6:	4b42      	ldr	r3, [pc, #264]	; (8001df0 <HAL_UART_RxCpltCallback+0x318>)
 8001ce8:	2208      	movs	r2, #8
 8001cea:	611a      	str	r2, [r3, #16]
				TxData[0] = 0x22;
 8001cec:	4b41      	ldr	r3, [pc, #260]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001cee:	2222      	movs	r2, #34	; 0x22
 8001cf0:	701a      	strb	r2, [r3, #0]
				TxData[1] = 0x40;
 8001cf2:	4b40      	ldr	r3, [pc, #256]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001cf4:	2240      	movs	r2, #64	; 0x40
 8001cf6:	705a      	strb	r2, [r3, #1]
				TxData[2] = 0x60;
 8001cf8:	4b3e      	ldr	r3, [pc, #248]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001cfa:	2260      	movs	r2, #96	; 0x60
 8001cfc:	709a      	strb	r2, [r3, #2]
				TxData[3] = 0x00;
 8001cfe:	4b3d      	ldr	r3, [pc, #244]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	70da      	strb	r2, [r3, #3]
				TxData[4] = 0x00;
 8001d04:	4b3b      	ldr	r3, [pc, #236]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	711a      	strb	r2, [r3, #4]
				TxData[5] = 0x00;
 8001d0a:	4b3a      	ldr	r3, [pc, #232]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	715a      	strb	r2, [r3, #5]
				TxData[6] = 0x00;
 8001d10:	4b38      	ldr	r3, [pc, #224]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	719a      	strb	r2, [r3, #6]
				TxData[7] = 0x00;
 8001d16:	4b37      	ldr	r3, [pc, #220]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	71da      	strb	r2, [r3, #7]

				if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8001d1c:	4b36      	ldr	r3, [pc, #216]	; (8001df8 <HAL_UART_RxCpltCallback+0x320>)
 8001d1e:	4a35      	ldr	r2, [pc, #212]	; (8001df4 <HAL_UART_RxCpltCallback+0x31c>)
 8001d20:	4933      	ldr	r1, [pc, #204]	; (8001df0 <HAL_UART_RxCpltCallback+0x318>)
 8001d22:	4836      	ldr	r0, [pc, #216]	; (8001dfc <HAL_UART_RxCpltCallback+0x324>)
 8001d24:	f001 f80e 	bl	8002d44 <HAL_CAN_AddTxMessage>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d004      	beq.n	8001d38 <HAL_UART_RxCpltCallback+0x260>
					fnLEDsErrorState();
 8001d2e:	f7fe fdcd 	bl	80008cc <fnLEDsErrorState>
					Error_Handler();
 8001d32:	f000 f887 	bl	8001e44 <Error_Handler>
 8001d36:	e021      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
				}
				else {
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d3e:	481c      	ldr	r0, [pc, #112]	; (8001db0 <HAL_UART_RxCpltCallback+0x2d8>)
 8001d40:	f001 ff92 	bl	8003c68 <HAL_GPIO_WritePin>
					HAL_UART_Transmit(&huart3, "STOP", 4, 100);
 8001d44:	2364      	movs	r3, #100	; 0x64
 8001d46:	2204      	movs	r2, #4
 8001d48:	492d      	ldr	r1, [pc, #180]	; (8001e00 <HAL_UART_RxCpltCallback+0x328>)
 8001d4a:	482e      	ldr	r0, [pc, #184]	; (8001e04 <HAL_UART_RxCpltCallback+0x32c>)
 8001d4c:	f003 ffba 	bl	8005cc4 <HAL_UART_Transmit>
 8001d50:	e014      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
				}
			}
		}

		//RESET COMMAND [RSET]
		else if(strncmp(sUserMessage, sReset, 4) == 0){
 8001d52:	2204      	movs	r2, #4
 8001d54:	492c      	ldr	r1, [pc, #176]	; (8001e08 <HAL_UART_RxCpltCallback+0x330>)
 8001d56:	4810      	ldr	r0, [pc, #64]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001d58:	f006 fa04 	bl	8008164 <strncmp>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d10c      	bne.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
			iMachineStatus=10;
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <HAL_UART_RxCpltCallback+0x2c4>)
 8001d64:	220a      	movs	r2, #10
 8001d66:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim14);
 8001d68:	4828      	ldr	r0, [pc, #160]	; (8001e0c <HAL_UART_RxCpltCallback+0x334>)
 8001d6a:	f003 fac7 	bl	80052fc <HAL_TIM_Base_Start_IT>
 8001d6e:	e005      	b.n	8001d7c <HAL_UART_RxCpltCallback+0x2a4>
		}


	}
	else{
		HAL_UART_Transmit(&huart3, sErrorMessage, strlen(sErrorMessage), 100);
 8001d70:	2364      	movs	r3, #100	; 0x64
 8001d72:	220c      	movs	r2, #12
 8001d74:	4926      	ldr	r1, [pc, #152]	; (8001e10 <HAL_UART_RxCpltCallback+0x338>)
 8001d76:	4823      	ldr	r0, [pc, #140]	; (8001e04 <HAL_UART_RxCpltCallback+0x32c>)
 8001d78:	f003 ffa4 	bl	8005cc4 <HAL_UART_Transmit>
	}
	HAL_UART_Receive_IT(&huart3, sUserMessage, 4);
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	4906      	ldr	r1, [pc, #24]	; (8001d98 <HAL_UART_RxCpltCallback+0x2c0>)
 8001d80:	4820      	ldr	r0, [pc, #128]	; (8001e04 <HAL_UART_RxCpltCallback+0x32c>)
 8001d82:	f004 f832 	bl	8005dea <HAL_UART_Receive_IT>
			HAL_UART_Transmit(&huart3, "C200", 4, 100);
		}
		break;
	}
	 */
}
 8001d86:	bf00      	nop
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40004800 	.word	0x40004800
 8001d94:	0800a67c 	.word	0x0800a67c
 8001d98:	2000026c 	.word	0x2000026c
 8001d9c:	20000002 	.word	0x20000002
 8001da0:	20000003 	.word	0x20000003
 8001da4:	200003c0 	.word	0x200003c0
 8001da8:	0800a6ac 	.word	0x0800a6ac
 8001dac:	20000000 	.word	0x20000000
 8001db0:	40020400 	.word	0x40020400
 8001db4:	0800a6b4 	.word	0x0800a6b4
 8001db8:	0800a6c4 	.word	0x0800a6c4
 8001dbc:	20000001 	.word	0x20000001
 8001dc0:	20000374 	.word	0x20000374
 8001dc4:	0800a6bc 	.word	0x0800a6bc
 8001dc8:	20000254 	.word	0x20000254
 8001dcc:	20000004 	.word	0x20000004
 8001dd0:	20000458 	.word	0x20000458
 8001dd4:	0800a694 	.word	0x0800a694
 8001dd8:	20000014 	.word	0x20000014
 8001ddc:	20000010 	.word	0x20000010
 8001de0:	2000000c 	.word	0x2000000c
 8001de4:	20000005 	.word	0x20000005
 8001de8:	200002dc 	.word	0x200002dc
 8001dec:	0800a69c 	.word	0x0800a69c
 8001df0:	20000298 	.word	0x20000298
 8001df4:	20000258 	.word	0x20000258
 8001df8:	20000260 	.word	0x20000260
 8001dfc:	20000228 	.word	0x20000228
 8001e00:	0800a674 	.word	0x0800a674
 8001e04:	200004a4 	.word	0x200004a4
 8001e08:	0800a6a4 	.word	0x0800a6a4
 8001e0c:	2000040c 	.word	0x2000040c
 8001e10:	0800a684 	.word	0x0800a684

08001e14 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]

	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8001e1c:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 8001e1e:	4a07      	ldr	r2, [pc, #28]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8001e20:	2100      	movs	r1, #0
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f001 f869 	bl	8002efa <HAL_CAN_GetRxMessage>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001e28:	2180      	movs	r1, #128	; 0x80
 8001e2a:	4805      	ldr	r0, [pc, #20]	; (8001e40 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8001e2c:	f001 ff35 	bl	8003c9a <HAL_GPIO_TogglePin>
}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	20000264 	.word	0x20000264
 8001e3c:	200002b0 	.word	0x200002b0
 8001e40:	40020400 	.word	0x40020400

08001e44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e48:	b672      	cpsid	i
}
 8001e4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001e4c:	e7fe      	b.n	8001e4c <Error_Handler+0x8>
	...

08001e50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e56:	4b0f      	ldr	r3, [pc, #60]	; (8001e94 <HAL_MspInit+0x44>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	4a0e      	ldr	r2, [pc, #56]	; (8001e94 <HAL_MspInit+0x44>)
 8001e5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e60:	6413      	str	r3, [r2, #64]	; 0x40
 8001e62:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <HAL_MspInit+0x44>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e6a:	607b      	str	r3, [r7, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e6e:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <HAL_MspInit+0x44>)
 8001e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e72:	4a08      	ldr	r2, [pc, #32]	; (8001e94 <HAL_MspInit+0x44>)
 8001e74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e78:	6453      	str	r3, [r2, #68]	; 0x44
 8001e7a:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <HAL_MspInit+0x44>)
 8001e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e82:	603b      	str	r3, [r7, #0]
 8001e84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	40023800 	.word	0x40023800

08001e98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e9c:	e7fe      	b.n	8001e9c <NMI_Handler+0x4>

08001e9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ea2:	e7fe      	b.n	8001ea2 <HardFault_Handler+0x4>

08001ea4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ea8:	e7fe      	b.n	8001ea8 <MemManage_Handler+0x4>

08001eaa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eae:	e7fe      	b.n	8001eae <BusFault_Handler+0x4>

08001eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eb4:	e7fe      	b.n	8001eb4 <UsageFault_Handler+0x4>

08001eb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ec8:	bf00      	nop
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr

08001ed2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ed6:	bf00      	nop
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ee4:	f000 fcbe 	bl	8002864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ee8:	bf00      	nop
 8001eea:	bd80      	pop	{r7, pc}

08001eec <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001ef0:	4802      	ldr	r0, [pc, #8]	; (8001efc <CAN1_RX0_IRQHandler+0x10>)
 8001ef2:	f001 f93a 	bl	800316a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20000228 	.word	0x20000228

08001f00 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001f04:	4802      	ldr	r0, [pc, #8]	; (8001f10 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f06:	f003 fbd5 	bl	80056b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	200002dc 	.word	0x200002dc

08001f14 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f18:	4802      	ldr	r0, [pc, #8]	; (8001f24 <TIM3_IRQHandler+0x10>)
 8001f1a:	f003 fbcb 	bl	80056b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20000328 	.word	0x20000328

08001f28 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f2c:	4802      	ldr	r0, [pc, #8]	; (8001f38 <USART3_IRQHandler+0x10>)
 8001f2e:	f003 ffab 	bl	8005e88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	200004a4 	.word	0x200004a4

08001f3c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001f40:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f44:	f001 fec4 	bl	8003cd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f48:	bf00      	nop
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001f50:	4802      	ldr	r0, [pc, #8]	; (8001f5c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001f52:	f003 fbaf 	bl	80056b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	2000040c 	.word	0x2000040c

08001f60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f64:	4802      	ldr	r0, [pc, #8]	; (8001f70 <TIM6_DAC_IRQHandler+0x10>)
 8001f66:	f003 fba5 	bl	80056b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	200003c0 	.word	0x200003c0

08001f74 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f78:	4802      	ldr	r0, [pc, #8]	; (8001f84 <TIM7_IRQHandler+0x10>)
 8001f7a:	f003 fb9b 	bl	80056b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000458 	.word	0x20000458

08001f88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
	return 1;
 8001f8c:	2301      	movs	r3, #1
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <_kill>:

int _kill(int pid, int sig)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001fa2:	f005 fc49 	bl	8007838 <__errno>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2216      	movs	r2, #22
 8001faa:	601a      	str	r2, [r3, #0]
	return -1;
 8001fac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <_exit>:

void _exit (int status)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f7ff ffe7 	bl	8001f98 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001fca:	e7fe      	b.n	8001fca <_exit+0x12>

08001fcc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
 8001fdc:	e00a      	b.n	8001ff4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fde:	f3af 8000 	nop.w
 8001fe2:	4601      	mov	r1, r0
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	1c5a      	adds	r2, r3, #1
 8001fe8:	60ba      	str	r2, [r7, #8]
 8001fea:	b2ca      	uxtb	r2, r1
 8001fec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	617b      	str	r3, [r7, #20]
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	dbf0      	blt.n	8001fde <_read+0x12>
	}

return len;
 8001ffc:	687b      	ldr	r3, [r7, #4]
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3718      	adds	r7, #24
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b086      	sub	sp, #24
 800200a:	af00      	add	r7, sp, #0
 800200c:	60f8      	str	r0, [r7, #12]
 800200e:	60b9      	str	r1, [r7, #8]
 8002010:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002012:	2300      	movs	r3, #0
 8002014:	617b      	str	r3, [r7, #20]
 8002016:	e009      	b.n	800202c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	1c5a      	adds	r2, r3, #1
 800201c:	60ba      	str	r2, [r7, #8]
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	4618      	mov	r0, r3
 8002022:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	3301      	adds	r3, #1
 800202a:	617b      	str	r3, [r7, #20]
 800202c:	697a      	ldr	r2, [r7, #20]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	429a      	cmp	r2, r3
 8002032:	dbf1      	blt.n	8002018 <_write+0x12>
	}
	return len;
 8002034:	687b      	ldr	r3, [r7, #4]
}
 8002036:	4618      	mov	r0, r3
 8002038:	3718      	adds	r7, #24
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <_close>:

int _close(int file)
{
 800203e:	b480      	push	{r7}
 8002040:	b083      	sub	sp, #12
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
	return -1;
 8002046:	f04f 33ff 	mov.w	r3, #4294967295
}
 800204a:	4618      	mov	r0, r3
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
 800205e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002066:	605a      	str	r2, [r3, #4]
	return 0;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	370c      	adds	r7, #12
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <_isatty>:

int _isatty(int file)
{
 8002076:	b480      	push	{r7}
 8002078:	b083      	sub	sp, #12
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
	return 1;
 800207e:	2301      	movs	r3, #1
}
 8002080:	4618      	mov	r0, r3
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
	return 0;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
	...

080020a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020b0:	4a14      	ldr	r2, [pc, #80]	; (8002104 <_sbrk+0x5c>)
 80020b2:	4b15      	ldr	r3, [pc, #84]	; (8002108 <_sbrk+0x60>)
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020bc:	4b13      	ldr	r3, [pc, #76]	; (800210c <_sbrk+0x64>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d102      	bne.n	80020ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020c4:	4b11      	ldr	r3, [pc, #68]	; (800210c <_sbrk+0x64>)
 80020c6:	4a12      	ldr	r2, [pc, #72]	; (8002110 <_sbrk+0x68>)
 80020c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ca:	4b10      	ldr	r3, [pc, #64]	; (800210c <_sbrk+0x64>)
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d207      	bcs.n	80020e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020d8:	f005 fbae 	bl	8007838 <__errno>
 80020dc:	4603      	mov	r3, r0
 80020de:	220c      	movs	r2, #12
 80020e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020e2:	f04f 33ff 	mov.w	r3, #4294967295
 80020e6:	e009      	b.n	80020fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020e8:	4b08      	ldr	r3, [pc, #32]	; (800210c <_sbrk+0x64>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ee:	4b07      	ldr	r3, [pc, #28]	; (800210c <_sbrk+0x64>)
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4413      	add	r3, r2
 80020f6:	4a05      	ldr	r2, [pc, #20]	; (800210c <_sbrk+0x64>)
 80020f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020fa:	68fb      	ldr	r3, [r7, #12]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3718      	adds	r7, #24
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	20080000 	.word	0x20080000
 8002108:	00000400 	.word	0x00000400
 800210c:	2000021c 	.word	0x2000021c
 8002110:	20000940 	.word	0x20000940

08002114 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002118:	4b06      	ldr	r3, [pc, #24]	; (8002134 <SystemInit+0x20>)
 800211a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800211e:	4a05      	ldr	r2, [pc, #20]	; (8002134 <SystemInit+0x20>)
 8002120:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002124:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000ed00 	.word	0xe000ed00

08002138 <MX_TIM3_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim14;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08c      	sub	sp, #48	; 0x30
 800213c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800213e:	f107 030c 	add.w	r3, r7, #12
 8002142:	2224      	movs	r2, #36	; 0x24
 8002144:	2100      	movs	r1, #0
 8002146:	4618      	mov	r0, r3
 8002148:	f005 fba0 	bl	800788c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800214c:	463b      	mov	r3, r7
 800214e:	2200      	movs	r2, #0
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	605a      	str	r2, [r3, #4]
 8002154:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002156:	4b21      	ldr	r3, [pc, #132]	; (80021dc <MX_TIM3_Init+0xa4>)
 8002158:	4a21      	ldr	r2, [pc, #132]	; (80021e0 <MX_TIM3_Init+0xa8>)
 800215a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800215c:	4b1f      	ldr	r3, [pc, #124]	; (80021dc <MX_TIM3_Init+0xa4>)
 800215e:	2200      	movs	r2, #0
 8002160:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002162:	4b1e      	ldr	r3, [pc, #120]	; (80021dc <MX_TIM3_Init+0xa4>)
 8002164:	2200      	movs	r2, #0
 8002166:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002168:	4b1c      	ldr	r3, [pc, #112]	; (80021dc <MX_TIM3_Init+0xa4>)
 800216a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800216e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002170:	4b1a      	ldr	r3, [pc, #104]	; (80021dc <MX_TIM3_Init+0xa4>)
 8002172:	2200      	movs	r2, #0
 8002174:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002176:	4b19      	ldr	r3, [pc, #100]	; (80021dc <MX_TIM3_Init+0xa4>)
 8002178:	2200      	movs	r2, #0
 800217a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800217c:	2301      	movs	r3, #1
 800217e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002180:	2300      	movs	r3, #0
 8002182:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002184:	2301      	movs	r3, #1
 8002186:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002188:	2300      	movs	r3, #0
 800218a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800218c:	2300      	movs	r3, #0
 800218e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002190:	2300      	movs	r3, #0
 8002192:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002194:	2301      	movs	r3, #1
 8002196:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002198:	2300      	movs	r3, #0
 800219a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80021a0:	f107 030c 	add.w	r3, r7, #12
 80021a4:	4619      	mov	r1, r3
 80021a6:	480d      	ldr	r0, [pc, #52]	; (80021dc <MX_TIM3_Init+0xa4>)
 80021a8:	f003 f950 	bl	800544c <HAL_TIM_Encoder_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80021b2:	f7ff fe47 	bl	8001e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b6:	2300      	movs	r3, #0
 80021b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021ba:	2300      	movs	r3, #0
 80021bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021be:	463b      	mov	r3, r7
 80021c0:	4619      	mov	r1, r3
 80021c2:	4806      	ldr	r0, [pc, #24]	; (80021dc <MX_TIM3_Init+0xa4>)
 80021c4:	f003 fc84 	bl	8005ad0 <HAL_TIMEx_MasterConfigSynchronization>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80021ce:	f7ff fe39 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021d2:	bf00      	nop
 80021d4:	3730      	adds	r7, #48	; 0x30
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000328 	.word	0x20000328
 80021e0:	40000400 	.word	0x40000400

080021e4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ea:	1d3b      	adds	r3, r7, #4
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80021f4:	4b15      	ldr	r3, [pc, #84]	; (800224c <MX_TIM6_Init+0x68>)
 80021f6:	4a16      	ldr	r2, [pc, #88]	; (8002250 <MX_TIM6_Init+0x6c>)
 80021f8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9599;
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <MX_TIM6_Init+0x68>)
 80021fc:	f242 527f 	movw	r2, #9599	; 0x257f
 8002200:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002202:	4b12      	ldr	r3, [pc, #72]	; (800224c <MX_TIM6_Init+0x68>)
 8002204:	2200      	movs	r2, #0
 8002206:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8002208:	4b10      	ldr	r3, [pc, #64]	; (800224c <MX_TIM6_Init+0x68>)
 800220a:	f241 3287 	movw	r2, #4999	; 0x1387
 800220e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002210:	4b0e      	ldr	r3, [pc, #56]	; (800224c <MX_TIM6_Init+0x68>)
 8002212:	2280      	movs	r2, #128	; 0x80
 8002214:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002216:	480d      	ldr	r0, [pc, #52]	; (800224c <MX_TIM6_Init+0x68>)
 8002218:	f002 fff2 	bl	8005200 <HAL_TIM_Base_Init>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002222:	f7ff fe0f 	bl	8001e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002226:	2300      	movs	r3, #0
 8002228:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800222e:	1d3b      	adds	r3, r7, #4
 8002230:	4619      	mov	r1, r3
 8002232:	4806      	ldr	r0, [pc, #24]	; (800224c <MX_TIM6_Init+0x68>)
 8002234:	f003 fc4c 	bl	8005ad0 <HAL_TIMEx_MasterConfigSynchronization>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800223e:	f7ff fe01 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200003c0 	.word	0x200003c0
 8002250:	40001000 	.word	0x40001000

08002254 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800225a:	1d3b      	adds	r3, r7, #4
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002264:	4b15      	ldr	r3, [pc, #84]	; (80022bc <MX_TIM7_Init+0x68>)
 8002266:	4a16      	ldr	r2, [pc, #88]	; (80022c0 <MX_TIM7_Init+0x6c>)
 8002268:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9600-1;
 800226a:	4b14      	ldr	r3, [pc, #80]	; (80022bc <MX_TIM7_Init+0x68>)
 800226c:	f242 527f 	movw	r2, #9599	; 0x257f
 8002270:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002272:	4b12      	ldr	r3, [pc, #72]	; (80022bc <MX_TIM7_Init+0x68>)
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000-1;
 8002278:	4b10      	ldr	r3, [pc, #64]	; (80022bc <MX_TIM7_Init+0x68>)
 800227a:	f241 3287 	movw	r2, #4999	; 0x1387
 800227e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002280:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <MX_TIM7_Init+0x68>)
 8002282:	2280      	movs	r2, #128	; 0x80
 8002284:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002286:	480d      	ldr	r0, [pc, #52]	; (80022bc <MX_TIM7_Init+0x68>)
 8002288:	f002 ffba 	bl	8005200 <HAL_TIM_Base_Init>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002292:	f7ff fdd7 	bl	8001e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002296:	2300      	movs	r3, #0
 8002298:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800229a:	2300      	movs	r3, #0
 800229c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800229e:	1d3b      	adds	r3, r7, #4
 80022a0:	4619      	mov	r1, r3
 80022a2:	4806      	ldr	r0, [pc, #24]	; (80022bc <MX_TIM7_Init+0x68>)
 80022a4:	f003 fc14 	bl	8005ad0 <HAL_TIMEx_MasterConfigSynchronization>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80022ae:	f7ff fdc9 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000458 	.word	0x20000458
 80022c0:	40001400 	.word	0x40001400

080022c4 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80022c8:	4b0e      	ldr	r3, [pc, #56]	; (8002304 <MX_TIM10_Init+0x40>)
 80022ca:	4a0f      	ldr	r2, [pc, #60]	; (8002308 <MX_TIM10_Init+0x44>)
 80022cc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9600-1;
 80022ce:	4b0d      	ldr	r3, [pc, #52]	; (8002304 <MX_TIM10_Init+0x40>)
 80022d0:	f242 527f 	movw	r2, #9599	; 0x257f
 80022d4:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d6:	4b0b      	ldr	r3, [pc, #44]	; (8002304 <MX_TIM10_Init+0x40>)
 80022d8:	2200      	movs	r2, #0
 80022da:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 5000-1;
 80022dc:	4b09      	ldr	r3, [pc, #36]	; (8002304 <MX_TIM10_Init+0x40>)
 80022de:	f241 3287 	movw	r2, #4999	; 0x1387
 80022e2:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022e4:	4b07      	ldr	r3, [pc, #28]	; (8002304 <MX_TIM10_Init+0x40>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022ea:	4b06      	ldr	r3, [pc, #24]	; (8002304 <MX_TIM10_Init+0x40>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80022f0:	4804      	ldr	r0, [pc, #16]	; (8002304 <MX_TIM10_Init+0x40>)
 80022f2:	f002 ff85 	bl	8005200 <HAL_TIM_Base_Init>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 80022fc:	f7ff fda2 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002300:	bf00      	nop
 8002302:	bd80      	pop	{r7, pc}
 8002304:	200002dc 	.word	0x200002dc
 8002308:	40014400 	.word	0x40014400

0800230c <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002310:	4b0e      	ldr	r3, [pc, #56]	; (800234c <MX_TIM11_Init+0x40>)
 8002312:	4a0f      	ldr	r2, [pc, #60]	; (8002350 <MX_TIM11_Init+0x44>)
 8002314:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 9599;
 8002316:	4b0d      	ldr	r3, [pc, #52]	; (800234c <MX_TIM11_Init+0x40>)
 8002318:	f242 527f 	movw	r2, #9599	; 0x257f
 800231c:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800231e:	4b0b      	ldr	r3, [pc, #44]	; (800234c <MX_TIM11_Init+0x40>)
 8002320:	2200      	movs	r2, #0
 8002322:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 9999;
 8002324:	4b09      	ldr	r3, [pc, #36]	; (800234c <MX_TIM11_Init+0x40>)
 8002326:	f242 720f 	movw	r2, #9999	; 0x270f
 800232a:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800232c:	4b07      	ldr	r3, [pc, #28]	; (800234c <MX_TIM11_Init+0x40>)
 800232e:	2200      	movs	r2, #0
 8002330:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002332:	4b06      	ldr	r3, [pc, #24]	; (800234c <MX_TIM11_Init+0x40>)
 8002334:	2280      	movs	r2, #128	; 0x80
 8002336:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002338:	4804      	ldr	r0, [pc, #16]	; (800234c <MX_TIM11_Init+0x40>)
 800233a:	f002 ff61 	bl	8005200 <HAL_TIM_Base_Init>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 8002344:	f7ff fd7e 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002348:	bf00      	nop
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000374 	.word	0x20000374
 8002350:	40014800 	.word	0x40014800

08002354 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002358:	4b0e      	ldr	r3, [pc, #56]	; (8002394 <MX_TIM14_Init+0x40>)
 800235a:	4a0f      	ldr	r2, [pc, #60]	; (8002398 <MX_TIM14_Init+0x44>)
 800235c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 9599;
 800235e:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <MX_TIM14_Init+0x40>)
 8002360:	f242 527f 	movw	r2, #9599	; 0x257f
 8002364:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002366:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <MX_TIM14_Init+0x40>)
 8002368:	2200      	movs	r2, #0
 800236a:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 4999;
 800236c:	4b09      	ldr	r3, [pc, #36]	; (8002394 <MX_TIM14_Init+0x40>)
 800236e:	f241 3287 	movw	r2, #4999	; 0x1387
 8002372:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002374:	4b07      	ldr	r3, [pc, #28]	; (8002394 <MX_TIM14_Init+0x40>)
 8002376:	2200      	movs	r2, #0
 8002378:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800237a:	4b06      	ldr	r3, [pc, #24]	; (8002394 <MX_TIM14_Init+0x40>)
 800237c:	2280      	movs	r2, #128	; 0x80
 800237e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002380:	4804      	ldr	r0, [pc, #16]	; (8002394 <MX_TIM14_Init+0x40>)
 8002382:	f002 ff3d 	bl	8005200 <HAL_TIM_Base_Init>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 800238c:	f7ff fd5a 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}
 8002394:	2000040c 	.word	0x2000040c
 8002398:	40002000 	.word	0x40002000

0800239c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b08a      	sub	sp, #40	; 0x28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a4:	f107 0314 	add.w	r3, r7, #20
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
 80023ac:	605a      	str	r2, [r3, #4]
 80023ae:	609a      	str	r2, [r3, #8]
 80023b0:	60da      	str	r2, [r3, #12]
 80023b2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a29      	ldr	r2, [pc, #164]	; (8002460 <HAL_TIM_Encoder_MspInit+0xc4>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d14b      	bne.n	8002456 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023be:	4b29      	ldr	r3, [pc, #164]	; (8002464 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	4a28      	ldr	r2, [pc, #160]	; (8002464 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023c4:	f043 0302 	orr.w	r3, r3, #2
 80023c8:	6413      	str	r3, [r2, #64]	; 0x40
 80023ca:	4b26      	ldr	r3, [pc, #152]	; (8002464 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	613b      	str	r3, [r7, #16]
 80023d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d6:	4b23      	ldr	r3, [pc, #140]	; (8002464 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	4a22      	ldr	r2, [pc, #136]	; (8002464 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	6313      	str	r3, [r2, #48]	; 0x30
 80023e2:	4b20      	ldr	r3, [pc, #128]	; (8002464 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ee:	4b1d      	ldr	r3, [pc, #116]	; (8002464 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	4a1c      	ldr	r2, [pc, #112]	; (8002464 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023f4:	f043 0304 	orr.w	r3, r3, #4
 80023f8:	6313      	str	r3, [r2, #48]	; 0x30
 80023fa:	4b1a      	ldr	r3, [pc, #104]	; (8002464 <HAL_TIM_Encoder_MspInit+0xc8>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	f003 0304 	and.w	r3, r3, #4
 8002402:	60bb      	str	r3, [r7, #8]
 8002404:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002406:	2340      	movs	r3, #64	; 0x40
 8002408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240a:	2302      	movs	r3, #2
 800240c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002412:	2300      	movs	r3, #0
 8002414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002416:	2302      	movs	r3, #2
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241a:	f107 0314 	add.w	r3, r7, #20
 800241e:	4619      	mov	r1, r3
 8002420:	4811      	ldr	r0, [pc, #68]	; (8002468 <HAL_TIM_Encoder_MspInit+0xcc>)
 8002422:	f001 fa75 	bl	8003910 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002426:	2380      	movs	r3, #128	; 0x80
 8002428:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242a:	2302      	movs	r3, #2
 800242c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242e:	2300      	movs	r3, #0
 8002430:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002432:	2300      	movs	r3, #0
 8002434:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002436:	2302      	movs	r3, #2
 8002438:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800243a:	f107 0314 	add.w	r3, r7, #20
 800243e:	4619      	mov	r1, r3
 8002440:	480a      	ldr	r0, [pc, #40]	; (800246c <HAL_TIM_Encoder_MspInit+0xd0>)
 8002442:	f001 fa65 	bl	8003910 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002446:	2200      	movs	r2, #0
 8002448:	2100      	movs	r1, #0
 800244a:	201d      	movs	r0, #29
 800244c:	f001 f997 	bl	800377e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002450:	201d      	movs	r0, #29
 8002452:	f001 f9b0 	bl	80037b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002456:	bf00      	nop
 8002458:	3728      	adds	r7, #40	; 0x28
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40000400 	.word	0x40000400
 8002464:	40023800 	.word	0x40023800
 8002468:	40020000 	.word	0x40020000
 800246c:	40020800 	.word	0x40020800

08002470 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b088      	sub	sp, #32
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a3d      	ldr	r2, [pc, #244]	; (8002574 <HAL_TIM_Base_MspInit+0x104>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d114      	bne.n	80024ac <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002482:	4b3d      	ldr	r3, [pc, #244]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002486:	4a3c      	ldr	r2, [pc, #240]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 8002488:	f043 0310 	orr.w	r3, r3, #16
 800248c:	6413      	str	r3, [r2, #64]	; 0x40
 800248e:	4b3a      	ldr	r3, [pc, #232]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 8002490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002492:	f003 0310 	and.w	r3, r3, #16
 8002496:	61fb      	str	r3, [r7, #28]
 8002498:	69fb      	ldr	r3, [r7, #28]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800249a:	2200      	movs	r2, #0
 800249c:	2100      	movs	r1, #0
 800249e:	2036      	movs	r0, #54	; 0x36
 80024a0:	f001 f96d 	bl	800377e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024a4:	2036      	movs	r0, #54	; 0x36
 80024a6:	f001 f986 	bl	80037b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 80024aa:	e05e      	b.n	800256a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM7)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a32      	ldr	r2, [pc, #200]	; (800257c <HAL_TIM_Base_MspInit+0x10c>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d114      	bne.n	80024e0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80024b6:	4b30      	ldr	r3, [pc, #192]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 80024b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ba:	4a2f      	ldr	r2, [pc, #188]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 80024bc:	f043 0320 	orr.w	r3, r3, #32
 80024c0:	6413      	str	r3, [r2, #64]	; 0x40
 80024c2:	4b2d      	ldr	r3, [pc, #180]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	f003 0320 	and.w	r3, r3, #32
 80024ca:	61bb      	str	r3, [r7, #24]
 80024cc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2100      	movs	r1, #0
 80024d2:	2037      	movs	r0, #55	; 0x37
 80024d4:	f001 f953 	bl	800377e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80024d8:	2037      	movs	r0, #55	; 0x37
 80024da:	f001 f96c 	bl	80037b6 <HAL_NVIC_EnableIRQ>
}
 80024de:	e044      	b.n	800256a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM10)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a26      	ldr	r2, [pc, #152]	; (8002580 <HAL_TIM_Base_MspInit+0x110>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d114      	bne.n	8002514 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80024ea:	4b23      	ldr	r3, [pc, #140]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ee:	4a22      	ldr	r2, [pc, #136]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 80024f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024f4:	6453      	str	r3, [r2, #68]	; 0x44
 80024f6:	4b20      	ldr	r3, [pc, #128]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 80024f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024fe:	617b      	str	r3, [r7, #20]
 8002500:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002502:	2200      	movs	r2, #0
 8002504:	2100      	movs	r1, #0
 8002506:	2019      	movs	r0, #25
 8002508:	f001 f939 	bl	800377e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800250c:	2019      	movs	r0, #25
 800250e:	f001 f952 	bl	80037b6 <HAL_NVIC_EnableIRQ>
}
 8002512:	e02a      	b.n	800256a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM11)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a1a      	ldr	r2, [pc, #104]	; (8002584 <HAL_TIM_Base_MspInit+0x114>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d10c      	bne.n	8002538 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800251e:	4b16      	ldr	r3, [pc, #88]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 8002520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002522:	4a15      	ldr	r2, [pc, #84]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 8002524:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002528:	6453      	str	r3, [r2, #68]	; 0x44
 800252a:	4b13      	ldr	r3, [pc, #76]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 800252c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002532:	613b      	str	r3, [r7, #16]
 8002534:	693b      	ldr	r3, [r7, #16]
}
 8002536:	e018      	b.n	800256a <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM14)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a12      	ldr	r2, [pc, #72]	; (8002588 <HAL_TIM_Base_MspInit+0x118>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d113      	bne.n	800256a <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002542:	4b0d      	ldr	r3, [pc, #52]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	4a0c      	ldr	r2, [pc, #48]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 8002548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800254c:	6413      	str	r3, [r2, #64]	; 0x40
 800254e:	4b0a      	ldr	r3, [pc, #40]	; (8002578 <HAL_TIM_Base_MspInit+0x108>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800255a:	2200      	movs	r2, #0
 800255c:	2100      	movs	r1, #0
 800255e:	202d      	movs	r0, #45	; 0x2d
 8002560:	f001 f90d 	bl	800377e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002564:	202d      	movs	r0, #45	; 0x2d
 8002566:	f001 f926 	bl	80037b6 <HAL_NVIC_EnableIRQ>
}
 800256a:	bf00      	nop
 800256c:	3720      	adds	r7, #32
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40001000 	.word	0x40001000
 8002578:	40023800 	.word	0x40023800
 800257c:	40001400 	.word	0x40001400
 8002580:	40014400 	.word	0x40014400
 8002584:	40014800 	.word	0x40014800
 8002588:	40002000 	.word	0x40002000

0800258c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002590:	4b14      	ldr	r3, [pc, #80]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 8002592:	4a15      	ldr	r2, [pc, #84]	; (80025e8 <MX_USART3_UART_Init+0x5c>)
 8002594:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002596:	4b13      	ldr	r3, [pc, #76]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 8002598:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800259c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800259e:	4b11      	ldr	r3, [pc, #68]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025a4:	4b0f      	ldr	r3, [pc, #60]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025aa:	4b0e      	ldr	r3, [pc, #56]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025b0:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 80025b2:	220c      	movs	r2, #12
 80025b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025b6:	4b0b      	ldr	r3, [pc, #44]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025bc:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 80025be:	2200      	movs	r2, #0
 80025c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025c2:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025c8:	4b06      	ldr	r3, [pc, #24]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025ce:	4805      	ldr	r0, [pc, #20]	; (80025e4 <MX_USART3_UART_Init+0x58>)
 80025d0:	f003 fb2a 	bl	8005c28 <HAL_UART_Init>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80025da:	f7ff fc33 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80025de:	bf00      	nop
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	200004a4 	.word	0x200004a4
 80025e8:	40004800 	.word	0x40004800

080025ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08a      	sub	sp, #40	; 0x28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f4:	f107 0314 	add.w	r3, r7, #20
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	609a      	str	r2, [r3, #8]
 8002600:	60da      	str	r2, [r3, #12]
 8002602:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a1b      	ldr	r2, [pc, #108]	; (8002678 <HAL_UART_MspInit+0x8c>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d130      	bne.n	8002670 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800260e:	4b1b      	ldr	r3, [pc, #108]	; (800267c <HAL_UART_MspInit+0x90>)
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	4a1a      	ldr	r2, [pc, #104]	; (800267c <HAL_UART_MspInit+0x90>)
 8002614:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002618:	6413      	str	r3, [r2, #64]	; 0x40
 800261a:	4b18      	ldr	r3, [pc, #96]	; (800267c <HAL_UART_MspInit+0x90>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002622:	613b      	str	r3, [r7, #16]
 8002624:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002626:	4b15      	ldr	r3, [pc, #84]	; (800267c <HAL_UART_MspInit+0x90>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	4a14      	ldr	r2, [pc, #80]	; (800267c <HAL_UART_MspInit+0x90>)
 800262c:	f043 0308 	orr.w	r3, r3, #8
 8002630:	6313      	str	r3, [r2, #48]	; 0x30
 8002632:	4b12      	ldr	r3, [pc, #72]	; (800267c <HAL_UART_MspInit+0x90>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002636:	f003 0308 	and.w	r3, r3, #8
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800263e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002642:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002644:	2302      	movs	r3, #2
 8002646:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002648:	2300      	movs	r3, #0
 800264a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800264c:	2303      	movs	r3, #3
 800264e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002650:	2307      	movs	r3, #7
 8002652:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002654:	f107 0314 	add.w	r3, r7, #20
 8002658:	4619      	mov	r1, r3
 800265a:	4809      	ldr	r0, [pc, #36]	; (8002680 <HAL_UART_MspInit+0x94>)
 800265c:	f001 f958 	bl	8003910 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002660:	2200      	movs	r2, #0
 8002662:	2100      	movs	r1, #0
 8002664:	2027      	movs	r0, #39	; 0x27
 8002666:	f001 f88a 	bl	800377e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800266a:	2027      	movs	r0, #39	; 0x27
 800266c:	f001 f8a3 	bl	80037b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002670:	bf00      	nop
 8002672:	3728      	adds	r7, #40	; 0x28
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40004800 	.word	0x40004800
 800267c:	40023800 	.word	0x40023800
 8002680:	40020c00 	.word	0x40020c00

08002684 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002688:	4b14      	ldr	r3, [pc, #80]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800268a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800268e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002690:	4b12      	ldr	r3, [pc, #72]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002692:	2206      	movs	r2, #6
 8002694:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002696:	4b11      	ldr	r3, [pc, #68]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002698:	2202      	movs	r2, #2
 800269a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800269c:	4b0f      	ldr	r3, [pc, #60]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800269e:	2200      	movs	r2, #0
 80026a0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80026a2:	4b0e      	ldr	r3, [pc, #56]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026a4:	2202      	movs	r2, #2
 80026a6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80026a8:	4b0c      	ldr	r3, [pc, #48]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80026ae:	4b0b      	ldr	r3, [pc, #44]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80026b4:	4b09      	ldr	r3, [pc, #36]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80026ba:	4b08      	ldr	r3, [pc, #32]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026bc:	2201      	movs	r2, #1
 80026be:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80026c6:	4805      	ldr	r0, [pc, #20]	; (80026dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80026c8:	f001 fb1a 	bl	8003d00 <HAL_PCD_Init>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80026d2:	f7ff fbb7 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000528 	.word	0x20000528

080026e0 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b08a      	sub	sp, #40	; 0x28
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e8:	f107 0314 	add.w	r3, r7, #20
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	60da      	str	r2, [r3, #12]
 80026f6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002700:	d141      	bne.n	8002786 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002702:	4b23      	ldr	r3, [pc, #140]	; (8002790 <HAL_PCD_MspInit+0xb0>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002706:	4a22      	ldr	r2, [pc, #136]	; (8002790 <HAL_PCD_MspInit+0xb0>)
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	6313      	str	r3, [r2, #48]	; 0x30
 800270e:	4b20      	ldr	r3, [pc, #128]	; (8002790 <HAL_PCD_MspInit+0xb0>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	613b      	str	r3, [r7, #16]
 8002718:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800271a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800271e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002720:	2302      	movs	r3, #2
 8002722:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002724:	2300      	movs	r3, #0
 8002726:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002728:	2303      	movs	r3, #3
 800272a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800272c:	230a      	movs	r3, #10
 800272e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002730:	f107 0314 	add.w	r3, r7, #20
 8002734:	4619      	mov	r1, r3
 8002736:	4817      	ldr	r0, [pc, #92]	; (8002794 <HAL_PCD_MspInit+0xb4>)
 8002738:	f001 f8ea 	bl	8003910 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800273c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002742:	2300      	movs	r3, #0
 8002744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002746:	2300      	movs	r3, #0
 8002748:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800274a:	f107 0314 	add.w	r3, r7, #20
 800274e:	4619      	mov	r1, r3
 8002750:	4810      	ldr	r0, [pc, #64]	; (8002794 <HAL_PCD_MspInit+0xb4>)
 8002752:	f001 f8dd 	bl	8003910 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002756:	4b0e      	ldr	r3, [pc, #56]	; (8002790 <HAL_PCD_MspInit+0xb0>)
 8002758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800275a:	4a0d      	ldr	r2, [pc, #52]	; (8002790 <HAL_PCD_MspInit+0xb0>)
 800275c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002760:	6353      	str	r3, [r2, #52]	; 0x34
 8002762:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <HAL_PCD_MspInit+0xb0>)
 8002764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4b08      	ldr	r3, [pc, #32]	; (8002790 <HAL_PCD_MspInit+0xb0>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	4a07      	ldr	r2, [pc, #28]	; (8002790 <HAL_PCD_MspInit+0xb0>)
 8002774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002778:	6453      	str	r3, [r2, #68]	; 0x44
 800277a:	4b05      	ldr	r3, [pc, #20]	; (8002790 <HAL_PCD_MspInit+0xb0>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002786:	bf00      	nop
 8002788:	3728      	adds	r7, #40	; 0x28
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40023800 	.word	0x40023800
 8002794:	40020000 	.word	0x40020000

08002798 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002798:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800279c:	480d      	ldr	r0, [pc, #52]	; (80027d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800279e:	490e      	ldr	r1, [pc, #56]	; (80027d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027a0:	4a0e      	ldr	r2, [pc, #56]	; (80027dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027a4:	e002      	b.n	80027ac <LoopCopyDataInit>

080027a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027aa:	3304      	adds	r3, #4

080027ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027b0:	d3f9      	bcc.n	80027a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027b2:	4a0b      	ldr	r2, [pc, #44]	; (80027e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027b4:	4c0b      	ldr	r4, [pc, #44]	; (80027e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027b8:	e001      	b.n	80027be <LoopFillZerobss>

080027ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027bc:	3204      	adds	r2, #4

080027be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027c0:	d3fb      	bcc.n	80027ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027c2:	f7ff fca7 	bl	8002114 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027c6:	f005 f83d 	bl	8007844 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027ca:	f7ff f871 	bl	80018b0 <main>
  bx  lr    
 80027ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027d0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80027d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027d8:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80027dc:	0800aadc 	.word	0x0800aadc
  ldr r2, =_sbss
 80027e0:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80027e4:	20000940 	.word	0x20000940

080027e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027e8:	e7fe      	b.n	80027e8 <ADC_IRQHandler>

080027ea <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027ee:	2003      	movs	r0, #3
 80027f0:	f000 ffba 	bl	8003768 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027f4:	2000      	movs	r0, #0
 80027f6:	f000 f805 	bl	8002804 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027fa:	f7ff fb29 	bl	8001e50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	bd80      	pop	{r7, pc}

08002804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800280c:	4b12      	ldr	r3, [pc, #72]	; (8002858 <HAL_InitTick+0x54>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	4b12      	ldr	r3, [pc, #72]	; (800285c <HAL_InitTick+0x58>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	4619      	mov	r1, r3
 8002816:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800281a:	fbb3 f3f1 	udiv	r3, r3, r1
 800281e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002822:	4618      	mov	r0, r3
 8002824:	f000 ffd5 	bl	80037d2 <HAL_SYSTICK_Config>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e00e      	b.n	8002850 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2b0f      	cmp	r3, #15
 8002836:	d80a      	bhi.n	800284e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002838:	2200      	movs	r2, #0
 800283a:	6879      	ldr	r1, [r7, #4]
 800283c:	f04f 30ff 	mov.w	r0, #4294967295
 8002840:	f000 ff9d 	bl	800377e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002844:	4a06      	ldr	r2, [pc, #24]	; (8002860 <HAL_InitTick+0x5c>)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800284a:	2300      	movs	r3, #0
 800284c:	e000      	b.n	8002850 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
}
 8002850:	4618      	mov	r0, r3
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	20000018 	.word	0x20000018
 800285c:	20000020 	.word	0x20000020
 8002860:	2000001c 	.word	0x2000001c

08002864 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002868:	4b06      	ldr	r3, [pc, #24]	; (8002884 <HAL_IncTick+0x20>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	461a      	mov	r2, r3
 800286e:	4b06      	ldr	r3, [pc, #24]	; (8002888 <HAL_IncTick+0x24>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4413      	add	r3, r2
 8002874:	4a04      	ldr	r2, [pc, #16]	; (8002888 <HAL_IncTick+0x24>)
 8002876:	6013      	str	r3, [r2, #0]
}
 8002878:	bf00      	nop
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	20000020 	.word	0x20000020
 8002888:	2000092c 	.word	0x2000092c

0800288c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  return uwTick;
 8002890:	4b03      	ldr	r3, [pc, #12]	; (80028a0 <HAL_GetTick+0x14>)
 8002892:	681b      	ldr	r3, [r3, #0]
}
 8002894:	4618      	mov	r0, r3
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	2000092c 	.word	0x2000092c

080028a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028ac:	f7ff ffee 	bl	800288c <HAL_GetTick>
 80028b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028bc:	d005      	beq.n	80028ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028be:	4b0a      	ldr	r3, [pc, #40]	; (80028e8 <HAL_Delay+0x44>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	461a      	mov	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4413      	add	r3, r2
 80028c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028ca:	bf00      	nop
 80028cc:	f7ff ffde 	bl	800288c <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d8f7      	bhi.n	80028cc <HAL_Delay+0x28>
  {
  }
}
 80028dc:	bf00      	nop
 80028de:	bf00      	nop
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	20000020 	.word	0x20000020

080028ec <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e0ed      	b.n	8002ada <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d102      	bne.n	8002910 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7fd fea4 	bl	8000658 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0201 	orr.w	r2, r2, #1
 800291e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002920:	f7ff ffb4 	bl	800288c <HAL_GetTick>
 8002924:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002926:	e012      	b.n	800294e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002928:	f7ff ffb0 	bl	800288c <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b0a      	cmp	r3, #10
 8002934:	d90b      	bls.n	800294e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2205      	movs	r2, #5
 8002946:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e0c5      	b.n	8002ada <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b00      	cmp	r3, #0
 800295a:	d0e5      	beq.n	8002928 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 0202 	bic.w	r2, r2, #2
 800296a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800296c:	f7ff ff8e 	bl	800288c <HAL_GetTick>
 8002970:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002972:	e012      	b.n	800299a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002974:	f7ff ff8a 	bl	800288c <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b0a      	cmp	r3, #10
 8002980:	d90b      	bls.n	800299a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002986:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2205      	movs	r2, #5
 8002992:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e09f      	b.n	8002ada <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1e5      	bne.n	8002974 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	7e1b      	ldrb	r3, [r3, #24]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d108      	bne.n	80029c2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	e007      	b.n	80029d2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	7e5b      	ldrb	r3, [r3, #25]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d108      	bne.n	80029ec <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029e8:	601a      	str	r2, [r3, #0]
 80029ea:	e007      	b.n	80029fc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	7e9b      	ldrb	r3, [r3, #26]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d108      	bne.n	8002a16 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f042 0220 	orr.w	r2, r2, #32
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	e007      	b.n	8002a26 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 0220 	bic.w	r2, r2, #32
 8002a24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	7edb      	ldrb	r3, [r3, #27]
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d108      	bne.n	8002a40 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0210 	bic.w	r2, r2, #16
 8002a3c:	601a      	str	r2, [r3, #0]
 8002a3e:	e007      	b.n	8002a50 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 0210 	orr.w	r2, r2, #16
 8002a4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	7f1b      	ldrb	r3, [r3, #28]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d108      	bne.n	8002a6a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0208 	orr.w	r2, r2, #8
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	e007      	b.n	8002a7a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 0208 	bic.w	r2, r2, #8
 8002a78:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	7f5b      	ldrb	r3, [r3, #29]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d108      	bne.n	8002a94 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f042 0204 	orr.w	r2, r2, #4
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	e007      	b.n	8002aa4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f022 0204 	bic.w	r2, r2, #4
 8002aa2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	431a      	orrs	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	ea42 0103 	orr.w	r1, r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	1e5a      	subs	r2, r3, #1
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b087      	sub	sp, #28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002afa:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002afc:	7cfb      	ldrb	r3, [r7, #19]
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d003      	beq.n	8002b0a <HAL_CAN_ConfigFilter+0x26>
 8002b02:	7cfb      	ldrb	r3, [r7, #19]
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	f040 80c7 	bne.w	8002c98 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a69      	ldr	r2, [pc, #420]	; (8002cb4 <HAL_CAN_ConfigFilter+0x1d0>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d001      	beq.n	8002b18 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8002b14:	4b68      	ldr	r3, [pc, #416]	; (8002cb8 <HAL_CAN_ConfigFilter+0x1d4>)
 8002b16:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b1e:	f043 0201 	orr.w	r2, r3, #1
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	4a63      	ldr	r2, [pc, #396]	; (8002cb8 <HAL_CAN_ConfigFilter+0x1d4>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d111      	bne.n	8002b54 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b36:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b4a:	021b      	lsls	r3, r3, #8
 8002b4c:	431a      	orrs	r2, r3
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	f003 031f 	and.w	r3, r3, #31
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b62:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	401a      	ands	r2, r3
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	69db      	ldr	r3, [r3, #28]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d123      	bne.n	8002bc6 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	43db      	mvns	r3, r3
 8002b88:	401a      	ands	r2, r3
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002ba0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	3248      	adds	r2, #72	; 0x48
 8002ba6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bba:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bbc:	6979      	ldr	r1, [r7, #20]
 8002bbe:	3348      	adds	r3, #72	; 0x48
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	440b      	add	r3, r1
 8002bc4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	69db      	ldr	r3, [r3, #28]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d122      	bne.n	8002c14 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	431a      	orrs	r2, r3
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002bee:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	3248      	adds	r2, #72	; 0x48
 8002bf4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c08:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c0a:	6979      	ldr	r1, [r7, #20]
 8002c0c:	3348      	adds	r3, #72	; 0x48
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	440b      	add	r3, r1
 8002c12:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d109      	bne.n	8002c30 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	43db      	mvns	r3, r3
 8002c26:	401a      	ands	r2, r3
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002c2e:	e007      	b.n	8002c40 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	691b      	ldr	r3, [r3, #16]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d109      	bne.n	8002c5c <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	43db      	mvns	r3, r3
 8002c52:	401a      	ands	r2, r3
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002c5a:	e007      	b.n	8002c6c <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	431a      	orrs	r2, r3
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d107      	bne.n	8002c84 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c8a:	f023 0201 	bic.w	r2, r3, #1
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	e006      	b.n	8002ca6 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
  }
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	371c      	adds	r7, #28
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	40003400 	.word	0x40003400
 8002cb8:	40006400 	.word	0x40006400

08002cbc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d12e      	bne.n	8002d2e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0201 	bic.w	r2, r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002ce8:	f7ff fdd0 	bl	800288c <HAL_GetTick>
 8002cec:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002cee:	e012      	b.n	8002d16 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002cf0:	f7ff fdcc 	bl	800288c <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b0a      	cmp	r3, #10
 8002cfc:	d90b      	bls.n	8002d16 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d02:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2205      	movs	r2, #5
 8002d0e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e012      	b.n	8002d3c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1e5      	bne.n	8002cf0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	e006      	b.n	8002d3c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
  }
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b089      	sub	sp, #36	; 0x24
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
 8002d50:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d58:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d62:	7ffb      	ldrb	r3, [r7, #31]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d003      	beq.n	8002d70 <HAL_CAN_AddTxMessage+0x2c>
 8002d68:	7ffb      	ldrb	r3, [r7, #31]
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	f040 80b8 	bne.w	8002ee0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10a      	bne.n	8002d90 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d105      	bne.n	8002d90 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f000 80a0 	beq.w	8002ed0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	0e1b      	lsrs	r3, r3, #24
 8002d94:	f003 0303 	and.w	r3, r3, #3
 8002d98:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d907      	bls.n	8002db0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e09e      	b.n	8002eee <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002db0:	2201      	movs	r2, #1
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	409a      	lsls	r2, r3
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10d      	bne.n	8002dde <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002dcc:	68f9      	ldr	r1, [r7, #12]
 8002dce:	6809      	ldr	r1, [r1, #0]
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	3318      	adds	r3, #24
 8002dd6:	011b      	lsls	r3, r3, #4
 8002dd8:	440b      	add	r3, r1
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	e00f      	b.n	8002dfe <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002de8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dee:	68f9      	ldr	r1, [r7, #12]
 8002df0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002df2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	3318      	adds	r3, #24
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	440b      	add	r3, r1
 8002dfc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6819      	ldr	r1, [r3, #0]
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	691a      	ldr	r2, [r3, #16]
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	3318      	adds	r3, #24
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	440b      	add	r3, r1
 8002e0e:	3304      	adds	r3, #4
 8002e10:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	7d1b      	ldrb	r3, [r3, #20]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d111      	bne.n	8002e3e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	3318      	adds	r3, #24
 8002e22:	011b      	lsls	r3, r3, #4
 8002e24:	4413      	add	r3, r2
 8002e26:	3304      	adds	r3, #4
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	6811      	ldr	r1, [r2, #0]
 8002e2e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	3318      	adds	r3, #24
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	440b      	add	r3, r1
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	3307      	adds	r3, #7
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	061a      	lsls	r2, r3, #24
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	3306      	adds	r3, #6
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	041b      	lsls	r3, r3, #16
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	3305      	adds	r3, #5
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	021b      	lsls	r3, r3, #8
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	3204      	adds	r2, #4
 8002e5e:	7812      	ldrb	r2, [r2, #0]
 8002e60:	4610      	mov	r0, r2
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	6811      	ldr	r1, [r2, #0]
 8002e66:	ea43 0200 	orr.w	r2, r3, r0
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	440b      	add	r3, r1
 8002e70:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002e74:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	3303      	adds	r3, #3
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	061a      	lsls	r2, r3, #24
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	3302      	adds	r3, #2
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	041b      	lsls	r3, r3, #16
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	021b      	lsls	r3, r3, #8
 8002e90:	4313      	orrs	r3, r2
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	7812      	ldrb	r2, [r2, #0]
 8002e96:	4610      	mov	r0, r2
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	6811      	ldr	r1, [r2, #0]
 8002e9c:	ea43 0200 	orr.w	r2, r3, r0
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	011b      	lsls	r3, r3, #4
 8002ea4:	440b      	add	r3, r1
 8002ea6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002eaa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	3318      	adds	r3, #24
 8002eb4:	011b      	lsls	r3, r3, #4
 8002eb6:	4413      	add	r3, r2
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	6811      	ldr	r1, [r2, #0]
 8002ebe:	f043 0201 	orr.w	r2, r3, #1
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	3318      	adds	r3, #24
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	440b      	add	r3, r1
 8002eca:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	e00e      	b.n	8002eee <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e006      	b.n	8002eee <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
  }
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3724      	adds	r7, #36	; 0x24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002efa:	b480      	push	{r7}
 8002efc:	b087      	sub	sp, #28
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	60f8      	str	r0, [r7, #12]
 8002f02:	60b9      	str	r1, [r7, #8]
 8002f04:	607a      	str	r2, [r7, #4]
 8002f06:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f0e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d003      	beq.n	8002f1e <HAL_CAN_GetRxMessage+0x24>
 8002f16:	7dfb      	ldrb	r3, [r7, #23]
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	f040 80f3 	bne.w	8003104 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d10e      	bne.n	8002f42 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d116      	bne.n	8002f60 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e0e7      	b.n	8003112 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	691b      	ldr	r3, [r3, #16]
 8002f48:	f003 0303 	and.w	r3, r3, #3
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d107      	bne.n	8002f60 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f54:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e0d8      	b.n	8003112 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	331b      	adds	r3, #27
 8002f68:	011b      	lsls	r3, r3, #4
 8002f6a:	4413      	add	r3, r2
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0204 	and.w	r2, r3, #4
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10c      	bne.n	8002f98 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	331b      	adds	r3, #27
 8002f86:	011b      	lsls	r3, r3, #4
 8002f88:	4413      	add	r3, r2
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	0d5b      	lsrs	r3, r3, #21
 8002f8e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	e00b      	b.n	8002fb0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	331b      	adds	r3, #27
 8002fa0:	011b      	lsls	r3, r3, #4
 8002fa2:	4413      	add	r3, r2
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	08db      	lsrs	r3, r3, #3
 8002fa8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	331b      	adds	r3, #27
 8002fb8:	011b      	lsls	r3, r3, #4
 8002fba:	4413      	add	r3, r2
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0202 	and.w	r2, r3, #2
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	331b      	adds	r3, #27
 8002fce:	011b      	lsls	r3, r3, #4
 8002fd0:	4413      	add	r3, r2
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 020f 	and.w	r2, r3, #15
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	331b      	adds	r3, #27
 8002fe6:	011b      	lsls	r3, r3, #4
 8002fe8:	4413      	add	r3, r2
 8002fea:	3304      	adds	r3, #4
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	0a1b      	lsrs	r3, r3, #8
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	331b      	adds	r3, #27
 8002ffe:	011b      	lsls	r3, r3, #4
 8003000:	4413      	add	r3, r2
 8003002:	3304      	adds	r3, #4
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	0c1b      	lsrs	r3, r3, #16
 8003008:	b29a      	uxth	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	4413      	add	r3, r2
 8003018:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	b2da      	uxtb	r2, r3
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	011b      	lsls	r3, r3, #4
 800302c:	4413      	add	r3, r2
 800302e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	0a1a      	lsrs	r2, r3, #8
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	3301      	adds	r3, #1
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	4413      	add	r3, r2
 8003048:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	0c1a      	lsrs	r2, r3, #16
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	3302      	adds	r3, #2
 8003054:	b2d2      	uxtb	r2, r2
 8003056:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	011b      	lsls	r3, r3, #4
 8003060:	4413      	add	r3, r2
 8003062:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	0e1a      	lsrs	r2, r3, #24
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	3303      	adds	r3, #3
 800306e:	b2d2      	uxtb	r2, r2
 8003070:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	011b      	lsls	r3, r3, #4
 800307a:	4413      	add	r3, r2
 800307c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	3304      	adds	r3, #4
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	011b      	lsls	r3, r3, #4
 8003092:	4413      	add	r3, r2
 8003094:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	0a1a      	lsrs	r2, r3, #8
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	3305      	adds	r3, #5
 80030a0:	b2d2      	uxtb	r2, r2
 80030a2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	011b      	lsls	r3, r3, #4
 80030ac:	4413      	add	r3, r2
 80030ae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	0c1a      	lsrs	r2, r3, #16
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	3306      	adds	r3, #6
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	011b      	lsls	r3, r3, #4
 80030c6:	4413      	add	r3, r2
 80030c8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	0e1a      	lsrs	r2, r3, #24
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	3307      	adds	r3, #7
 80030d4:	b2d2      	uxtb	r2, r2
 80030d6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d108      	bne.n	80030f0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68da      	ldr	r2, [r3, #12]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f042 0220 	orr.w	r2, r2, #32
 80030ec:	60da      	str	r2, [r3, #12]
 80030ee:	e007      	b.n	8003100 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	691a      	ldr	r2, [r3, #16]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f042 0220 	orr.w	r2, r2, #32
 80030fe:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003100:	2300      	movs	r3, #0
 8003102:	e006      	b.n	8003112 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003108:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
  }
}
 8003112:	4618      	mov	r0, r3
 8003114:	371c      	adds	r7, #28
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800311e:	b480      	push	{r7}
 8003120:	b085      	sub	sp, #20
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
 8003126:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800312e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003130:	7bfb      	ldrb	r3, [r7, #15]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d002      	beq.n	800313c <HAL_CAN_ActivateNotification+0x1e>
 8003136:	7bfb      	ldrb	r3, [r7, #15]
 8003138:	2b02      	cmp	r3, #2
 800313a:	d109      	bne.n	8003150 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	6959      	ldr	r1, [r3, #20]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	430a      	orrs	r2, r1
 800314a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800314c:	2300      	movs	r3, #0
 800314e:	e006      	b.n	800315e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003154:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
  }
}
 800315e:	4618      	mov	r0, r3
 8003160:	3714      	adds	r7, #20
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b08a      	sub	sp, #40	; 0x28
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003172:	2300      	movs	r3, #0
 8003174:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	695b      	ldr	r3, [r3, #20]
 800317c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	699b      	ldr	r3, [r3, #24]
 80031a4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	f003 0301 	and.w	r3, r3, #1
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d07c      	beq.n	80032aa <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d023      	beq.n	8003202 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2201      	movs	r2, #1
 80031c0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d003      	beq.n	80031d4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 f983 	bl	80034d8 <HAL_CAN_TxMailbox0CompleteCallback>
 80031d2:	e016      	b.n	8003202 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	f003 0304 	and.w	r3, r3, #4
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d004      	beq.n	80031e8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80031de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031e4:	627b      	str	r3, [r7, #36]	; 0x24
 80031e6:	e00c      	b.n	8003202 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	f003 0308 	and.w	r3, r3, #8
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d004      	beq.n	80031fc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80031f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80031f8:	627b      	str	r3, [r7, #36]	; 0x24
 80031fa:	e002      	b.n	8003202 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 f989 	bl	8003514 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003208:	2b00      	cmp	r3, #0
 800320a:	d024      	beq.n	8003256 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003214:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800321c:	2b00      	cmp	r3, #0
 800321e:	d003      	beq.n	8003228 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 f963 	bl	80034ec <HAL_CAN_TxMailbox1CompleteCallback>
 8003226:	e016      	b.n	8003256 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800322e:	2b00      	cmp	r3, #0
 8003230:	d004      	beq.n	800323c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003234:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003238:	627b      	str	r3, [r7, #36]	; 0x24
 800323a:	e00c      	b.n	8003256 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003242:	2b00      	cmp	r3, #0
 8003244:	d004      	beq.n	8003250 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003248:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800324c:	627b      	str	r3, [r7, #36]	; 0x24
 800324e:	e002      	b.n	8003256 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f000 f969 	bl	8003528 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d024      	beq.n	80032aa <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003268:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d003      	beq.n	800327c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 f943 	bl	8003500 <HAL_CAN_TxMailbox2CompleteCallback>
 800327a:	e016      	b.n	80032aa <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d004      	beq.n	8003290 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003288:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800328c:	627b      	str	r3, [r7, #36]	; 0x24
 800328e:	e00c      	b.n	80032aa <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d004      	beq.n	80032a4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800329a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032a0:	627b      	str	r3, [r7, #36]	; 0x24
 80032a2:	e002      	b.n	80032aa <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 f949 	bl	800353c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80032aa:	6a3b      	ldr	r3, [r7, #32]
 80032ac:	f003 0308 	and.w	r3, r3, #8
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00c      	beq.n	80032ce <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	f003 0310 	and.w	r3, r3, #16
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d007      	beq.n	80032ce <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80032be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032c4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2210      	movs	r2, #16
 80032cc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80032ce:	6a3b      	ldr	r3, [r7, #32]
 80032d0:	f003 0304 	and.w	r3, r3, #4
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d00b      	beq.n	80032f0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f003 0308 	and.w	r3, r3, #8
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d006      	beq.n	80032f0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2208      	movs	r2, #8
 80032e8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f930 	bl	8003550 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80032f0:	6a3b      	ldr	r3, [r7, #32]
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d009      	beq.n	800330e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	f003 0303 	and.w	r3, r3, #3
 8003304:	2b00      	cmp	r3, #0
 8003306:	d002      	beq.n	800330e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f7fe fd83 	bl	8001e14 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00c      	beq.n	8003332 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	f003 0310 	and.w	r3, r3, #16
 800331e:	2b00      	cmp	r3, #0
 8003320:	d007      	beq.n	8003332 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003324:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003328:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2210      	movs	r2, #16
 8003330:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	f003 0320 	and.w	r3, r3, #32
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00b      	beq.n	8003354 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	f003 0308 	and.w	r3, r3, #8
 8003342:	2b00      	cmp	r3, #0
 8003344:	d006      	beq.n	8003354 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2208      	movs	r2, #8
 800334c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 f912 	bl	8003578 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003354:	6a3b      	ldr	r3, [r7, #32]
 8003356:	f003 0310 	and.w	r3, r3, #16
 800335a:	2b00      	cmp	r3, #0
 800335c:	d009      	beq.n	8003372 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	f003 0303 	and.w	r3, r3, #3
 8003368:	2b00      	cmp	r3, #0
 800336a:	d002      	beq.n	8003372 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f000 f8f9 	bl	8003564 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003372:	6a3b      	ldr	r3, [r7, #32]
 8003374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00b      	beq.n	8003394 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	f003 0310 	and.w	r3, r3, #16
 8003382:	2b00      	cmp	r3, #0
 8003384:	d006      	beq.n	8003394 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2210      	movs	r2, #16
 800338c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 f8fc 	bl	800358c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003394:	6a3b      	ldr	r3, [r7, #32]
 8003396:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00b      	beq.n	80033b6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	f003 0308 	and.w	r3, r3, #8
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d006      	beq.n	80033b6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2208      	movs	r2, #8
 80033ae:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 f8f5 	bl	80035a0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80033b6:	6a3b      	ldr	r3, [r7, #32]
 80033b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d07b      	beq.n	80034b8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	f003 0304 	and.w	r3, r3, #4
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d072      	beq.n	80034b0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80033ca:	6a3b      	ldr	r3, [r7, #32]
 80033cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d008      	beq.n	80033e6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80033de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e0:	f043 0301 	orr.w	r3, r3, #1
 80033e4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80033e6:	6a3b      	ldr	r3, [r7, #32]
 80033e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d008      	beq.n	8003402 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80033fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fc:	f043 0302 	orr.w	r3, r3, #2
 8003400:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003402:	6a3b      	ldr	r3, [r7, #32]
 8003404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003408:	2b00      	cmp	r3, #0
 800340a:	d008      	beq.n	800341e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003412:	2b00      	cmp	r3, #0
 8003414:	d003      	beq.n	800341e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003418:	f043 0304 	orr.w	r3, r3, #4
 800341c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003424:	2b00      	cmp	r3, #0
 8003426:	d043      	beq.n	80034b0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800342e:	2b00      	cmp	r3, #0
 8003430:	d03e      	beq.n	80034b0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003438:	2b60      	cmp	r3, #96	; 0x60
 800343a:	d02b      	beq.n	8003494 <HAL_CAN_IRQHandler+0x32a>
 800343c:	2b60      	cmp	r3, #96	; 0x60
 800343e:	d82e      	bhi.n	800349e <HAL_CAN_IRQHandler+0x334>
 8003440:	2b50      	cmp	r3, #80	; 0x50
 8003442:	d022      	beq.n	800348a <HAL_CAN_IRQHandler+0x320>
 8003444:	2b50      	cmp	r3, #80	; 0x50
 8003446:	d82a      	bhi.n	800349e <HAL_CAN_IRQHandler+0x334>
 8003448:	2b40      	cmp	r3, #64	; 0x40
 800344a:	d019      	beq.n	8003480 <HAL_CAN_IRQHandler+0x316>
 800344c:	2b40      	cmp	r3, #64	; 0x40
 800344e:	d826      	bhi.n	800349e <HAL_CAN_IRQHandler+0x334>
 8003450:	2b30      	cmp	r3, #48	; 0x30
 8003452:	d010      	beq.n	8003476 <HAL_CAN_IRQHandler+0x30c>
 8003454:	2b30      	cmp	r3, #48	; 0x30
 8003456:	d822      	bhi.n	800349e <HAL_CAN_IRQHandler+0x334>
 8003458:	2b10      	cmp	r3, #16
 800345a:	d002      	beq.n	8003462 <HAL_CAN_IRQHandler+0x2f8>
 800345c:	2b20      	cmp	r3, #32
 800345e:	d005      	beq.n	800346c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003460:	e01d      	b.n	800349e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003464:	f043 0308 	orr.w	r3, r3, #8
 8003468:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800346a:	e019      	b.n	80034a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346e:	f043 0310 	orr.w	r3, r3, #16
 8003472:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003474:	e014      	b.n	80034a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003478:	f043 0320 	orr.w	r3, r3, #32
 800347c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800347e:	e00f      	b.n	80034a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003482:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003486:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003488:	e00a      	b.n	80034a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003490:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003492:	e005      	b.n	80034a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003496:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800349a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800349c:	e000      	b.n	80034a0 <HAL_CAN_IRQHandler+0x336>
            break;
 800349e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	699a      	ldr	r2, [r3, #24]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80034ae:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2204      	movs	r2, #4
 80034b6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80034b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d008      	beq.n	80034d0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c4:	431a      	orrs	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f872 	bl	80035b4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80034d0:	bf00      	nop
 80034d2:	3728      	adds	r7, #40	; 0x28
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003508:	bf00      	nop
 800350a:	370c      	adds	r7, #12
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003580:	bf00      	nop
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003594:	bf00      	nop
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b085      	sub	sp, #20
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f003 0307 	and.w	r3, r3, #7
 80035d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035d8:	4b0b      	ldr	r3, [pc, #44]	; (8003608 <__NVIC_SetPriorityGrouping+0x40>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035de:	68ba      	ldr	r2, [r7, #8]
 80035e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035e4:	4013      	ands	r3, r2
 80035e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80035f0:	4b06      	ldr	r3, [pc, #24]	; (800360c <__NVIC_SetPriorityGrouping+0x44>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035f6:	4a04      	ldr	r2, [pc, #16]	; (8003608 <__NVIC_SetPriorityGrouping+0x40>)
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	60d3      	str	r3, [r2, #12]
}
 80035fc:	bf00      	nop
 80035fe:	3714      	adds	r7, #20
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr
 8003608:	e000ed00 	.word	0xe000ed00
 800360c:	05fa0000 	.word	0x05fa0000

08003610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003614:	4b04      	ldr	r3, [pc, #16]	; (8003628 <__NVIC_GetPriorityGrouping+0x18>)
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	0a1b      	lsrs	r3, r3, #8
 800361a:	f003 0307 	and.w	r3, r3, #7
}
 800361e:	4618      	mov	r0, r3
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr
 8003628:	e000ed00 	.word	0xe000ed00

0800362c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	4603      	mov	r3, r0
 8003634:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363a:	2b00      	cmp	r3, #0
 800363c:	db0b      	blt.n	8003656 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800363e:	79fb      	ldrb	r3, [r7, #7]
 8003640:	f003 021f 	and.w	r2, r3, #31
 8003644:	4907      	ldr	r1, [pc, #28]	; (8003664 <__NVIC_EnableIRQ+0x38>)
 8003646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364a:	095b      	lsrs	r3, r3, #5
 800364c:	2001      	movs	r0, #1
 800364e:	fa00 f202 	lsl.w	r2, r0, r2
 8003652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003656:	bf00      	nop
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	e000e100 	.word	0xe000e100

08003668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	6039      	str	r1, [r7, #0]
 8003672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003678:	2b00      	cmp	r3, #0
 800367a:	db0a      	blt.n	8003692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	b2da      	uxtb	r2, r3
 8003680:	490c      	ldr	r1, [pc, #48]	; (80036b4 <__NVIC_SetPriority+0x4c>)
 8003682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003686:	0112      	lsls	r2, r2, #4
 8003688:	b2d2      	uxtb	r2, r2
 800368a:	440b      	add	r3, r1
 800368c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003690:	e00a      	b.n	80036a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	b2da      	uxtb	r2, r3
 8003696:	4908      	ldr	r1, [pc, #32]	; (80036b8 <__NVIC_SetPriority+0x50>)
 8003698:	79fb      	ldrb	r3, [r7, #7]
 800369a:	f003 030f 	and.w	r3, r3, #15
 800369e:	3b04      	subs	r3, #4
 80036a0:	0112      	lsls	r2, r2, #4
 80036a2:	b2d2      	uxtb	r2, r2
 80036a4:	440b      	add	r3, r1
 80036a6:	761a      	strb	r2, [r3, #24]
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr
 80036b4:	e000e100 	.word	0xe000e100
 80036b8:	e000ed00 	.word	0xe000ed00

080036bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036bc:	b480      	push	{r7}
 80036be:	b089      	sub	sp, #36	; 0x24
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f003 0307 	and.w	r3, r3, #7
 80036ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	f1c3 0307 	rsb	r3, r3, #7
 80036d6:	2b04      	cmp	r3, #4
 80036d8:	bf28      	it	cs
 80036da:	2304      	movcs	r3, #4
 80036dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	3304      	adds	r3, #4
 80036e2:	2b06      	cmp	r3, #6
 80036e4:	d902      	bls.n	80036ec <NVIC_EncodePriority+0x30>
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	3b03      	subs	r3, #3
 80036ea:	e000      	b.n	80036ee <NVIC_EncodePriority+0x32>
 80036ec:	2300      	movs	r3, #0
 80036ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036f0:	f04f 32ff 	mov.w	r2, #4294967295
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	fa02 f303 	lsl.w	r3, r2, r3
 80036fa:	43da      	mvns	r2, r3
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	401a      	ands	r2, r3
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003704:	f04f 31ff 	mov.w	r1, #4294967295
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	fa01 f303 	lsl.w	r3, r1, r3
 800370e:	43d9      	mvns	r1, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003714:	4313      	orrs	r3, r2
         );
}
 8003716:	4618      	mov	r0, r3
 8003718:	3724      	adds	r7, #36	; 0x24
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
	...

08003724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3b01      	subs	r3, #1
 8003730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003734:	d301      	bcc.n	800373a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003736:	2301      	movs	r3, #1
 8003738:	e00f      	b.n	800375a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800373a:	4a0a      	ldr	r2, [pc, #40]	; (8003764 <SysTick_Config+0x40>)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	3b01      	subs	r3, #1
 8003740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003742:	210f      	movs	r1, #15
 8003744:	f04f 30ff 	mov.w	r0, #4294967295
 8003748:	f7ff ff8e 	bl	8003668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800374c:	4b05      	ldr	r3, [pc, #20]	; (8003764 <SysTick_Config+0x40>)
 800374e:	2200      	movs	r2, #0
 8003750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003752:	4b04      	ldr	r3, [pc, #16]	; (8003764 <SysTick_Config+0x40>)
 8003754:	2207      	movs	r2, #7
 8003756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	e000e010 	.word	0xe000e010

08003768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f7ff ff29 	bl	80035c8 <__NVIC_SetPriorityGrouping>
}
 8003776:	bf00      	nop
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800377e:	b580      	push	{r7, lr}
 8003780:	b086      	sub	sp, #24
 8003782:	af00      	add	r7, sp, #0
 8003784:	4603      	mov	r3, r0
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	607a      	str	r2, [r7, #4]
 800378a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800378c:	2300      	movs	r3, #0
 800378e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003790:	f7ff ff3e 	bl	8003610 <__NVIC_GetPriorityGrouping>
 8003794:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	68b9      	ldr	r1, [r7, #8]
 800379a:	6978      	ldr	r0, [r7, #20]
 800379c:	f7ff ff8e 	bl	80036bc <NVIC_EncodePriority>
 80037a0:	4602      	mov	r2, r0
 80037a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a6:	4611      	mov	r1, r2
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff ff5d 	bl	8003668 <__NVIC_SetPriority>
}
 80037ae:	bf00      	nop
 80037b0:	3718      	adds	r7, #24
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b082      	sub	sp, #8
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	4603      	mov	r3, r0
 80037be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7ff ff31 	bl	800362c <__NVIC_EnableIRQ>
}
 80037ca:	bf00      	nop
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b082      	sub	sp, #8
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7ff ffa2 	bl	8003724 <SysTick_Config>
 80037e0:	4603      	mov	r3, r0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b084      	sub	sp, #16
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037f6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80037f8:	f7ff f848 	bl	800288c <HAL_GetTick>
 80037fc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b02      	cmp	r3, #2
 8003808:	d008      	beq.n	800381c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2280      	movs	r2, #128	; 0x80
 800380e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e052      	b.n	80038c2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0216 	bic.w	r2, r2, #22
 800382a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695a      	ldr	r2, [r3, #20]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800383a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003840:	2b00      	cmp	r3, #0
 8003842:	d103      	bne.n	800384c <HAL_DMA_Abort+0x62>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003848:	2b00      	cmp	r3, #0
 800384a:	d007      	beq.n	800385c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0208 	bic.w	r2, r2, #8
 800385a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0201 	bic.w	r2, r2, #1
 800386a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800386c:	e013      	b.n	8003896 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800386e:	f7ff f80d 	bl	800288c <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	2b05      	cmp	r3, #5
 800387a:	d90c      	bls.n	8003896 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2220      	movs	r2, #32
 8003880:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2203      	movs	r2, #3
 8003886:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e015      	b.n	80038c2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0301 	and.w	r3, r3, #1
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1e4      	bne.n	800386e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a8:	223f      	movs	r2, #63	; 0x3f
 80038aa:	409a      	lsls	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b083      	sub	sp, #12
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d004      	beq.n	80038e8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2280      	movs	r2, #128	; 0x80
 80038e2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e00c      	b.n	8003902 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2205      	movs	r2, #5
 80038ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 0201 	bic.w	r2, r2, #1
 80038fe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	370c      	adds	r7, #12
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
	...

08003910 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003910:	b480      	push	{r7}
 8003912:	b089      	sub	sp, #36	; 0x24
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800391a:	2300      	movs	r3, #0
 800391c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800391e:	2300      	movs	r3, #0
 8003920:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003922:	2300      	movs	r3, #0
 8003924:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003926:	2300      	movs	r3, #0
 8003928:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800392a:	2300      	movs	r3, #0
 800392c:	61fb      	str	r3, [r7, #28]
 800392e:	e175      	b.n	8003c1c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003930:	2201      	movs	r2, #1
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	4013      	ands	r3, r2
 8003942:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	429a      	cmp	r2, r3
 800394a:	f040 8164 	bne.w	8003c16 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f003 0303 	and.w	r3, r3, #3
 8003956:	2b01      	cmp	r3, #1
 8003958:	d005      	beq.n	8003966 <HAL_GPIO_Init+0x56>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d130      	bne.n	80039c8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	2203      	movs	r2, #3
 8003972:	fa02 f303 	lsl.w	r3, r2, r3
 8003976:	43db      	mvns	r3, r3
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4013      	ands	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	4313      	orrs	r3, r2
 800398e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800399c:	2201      	movs	r2, #1
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	43db      	mvns	r3, r3
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	4013      	ands	r3, r2
 80039aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	091b      	lsrs	r3, r3, #4
 80039b2:	f003 0201 	and.w	r2, r3, #1
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4313      	orrs	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f003 0303 	and.w	r3, r3, #3
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d017      	beq.n	8003a04 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	2203      	movs	r2, #3
 80039e0:	fa02 f303 	lsl.w	r3, r2, r3
 80039e4:	43db      	mvns	r3, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	4013      	ands	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	689a      	ldr	r2, [r3, #8]
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	fa02 f303 	lsl.w	r3, r2, r3
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f003 0303 	and.w	r3, r3, #3
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d123      	bne.n	8003a58 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	08da      	lsrs	r2, r3, #3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	3208      	adds	r2, #8
 8003a18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	f003 0307 	and.w	r3, r3, #7
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	220f      	movs	r2, #15
 8003a28:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2c:	43db      	mvns	r3, r3
 8003a2e:	69ba      	ldr	r2, [r7, #24]
 8003a30:	4013      	ands	r3, r2
 8003a32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	691a      	ldr	r2, [r3, #16]
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	f003 0307 	and.w	r3, r3, #7
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	fa02 f303 	lsl.w	r3, r2, r3
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	08da      	lsrs	r2, r3, #3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	3208      	adds	r2, #8
 8003a52:	69b9      	ldr	r1, [r7, #24]
 8003a54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	2203      	movs	r2, #3
 8003a64:	fa02 f303 	lsl.w	r3, r2, r3
 8003a68:	43db      	mvns	r3, r3
 8003a6a:	69ba      	ldr	r2, [r7, #24]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f003 0203 	and.w	r2, r3, #3
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	f000 80be 	beq.w	8003c16 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a9a:	4b66      	ldr	r3, [pc, #408]	; (8003c34 <HAL_GPIO_Init+0x324>)
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9e:	4a65      	ldr	r2, [pc, #404]	; (8003c34 <HAL_GPIO_Init+0x324>)
 8003aa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8003aa6:	4b63      	ldr	r3, [pc, #396]	; (8003c34 <HAL_GPIO_Init+0x324>)
 8003aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aae:	60fb      	str	r3, [r7, #12]
 8003ab0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003ab2:	4a61      	ldr	r2, [pc, #388]	; (8003c38 <HAL_GPIO_Init+0x328>)
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	089b      	lsrs	r3, r3, #2
 8003ab8:	3302      	adds	r3, #2
 8003aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	f003 0303 	and.w	r3, r3, #3
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	220f      	movs	r2, #15
 8003aca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a58      	ldr	r2, [pc, #352]	; (8003c3c <HAL_GPIO_Init+0x32c>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d037      	beq.n	8003b4e <HAL_GPIO_Init+0x23e>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a57      	ldr	r2, [pc, #348]	; (8003c40 <HAL_GPIO_Init+0x330>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d031      	beq.n	8003b4a <HAL_GPIO_Init+0x23a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a56      	ldr	r2, [pc, #344]	; (8003c44 <HAL_GPIO_Init+0x334>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d02b      	beq.n	8003b46 <HAL_GPIO_Init+0x236>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a55      	ldr	r2, [pc, #340]	; (8003c48 <HAL_GPIO_Init+0x338>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d025      	beq.n	8003b42 <HAL_GPIO_Init+0x232>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a54      	ldr	r2, [pc, #336]	; (8003c4c <HAL_GPIO_Init+0x33c>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d01f      	beq.n	8003b3e <HAL_GPIO_Init+0x22e>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a53      	ldr	r2, [pc, #332]	; (8003c50 <HAL_GPIO_Init+0x340>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d019      	beq.n	8003b3a <HAL_GPIO_Init+0x22a>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a52      	ldr	r2, [pc, #328]	; (8003c54 <HAL_GPIO_Init+0x344>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d013      	beq.n	8003b36 <HAL_GPIO_Init+0x226>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a51      	ldr	r2, [pc, #324]	; (8003c58 <HAL_GPIO_Init+0x348>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d00d      	beq.n	8003b32 <HAL_GPIO_Init+0x222>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a50      	ldr	r2, [pc, #320]	; (8003c5c <HAL_GPIO_Init+0x34c>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d007      	beq.n	8003b2e <HAL_GPIO_Init+0x21e>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a4f      	ldr	r2, [pc, #316]	; (8003c60 <HAL_GPIO_Init+0x350>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d101      	bne.n	8003b2a <HAL_GPIO_Init+0x21a>
 8003b26:	2309      	movs	r3, #9
 8003b28:	e012      	b.n	8003b50 <HAL_GPIO_Init+0x240>
 8003b2a:	230a      	movs	r3, #10
 8003b2c:	e010      	b.n	8003b50 <HAL_GPIO_Init+0x240>
 8003b2e:	2308      	movs	r3, #8
 8003b30:	e00e      	b.n	8003b50 <HAL_GPIO_Init+0x240>
 8003b32:	2307      	movs	r3, #7
 8003b34:	e00c      	b.n	8003b50 <HAL_GPIO_Init+0x240>
 8003b36:	2306      	movs	r3, #6
 8003b38:	e00a      	b.n	8003b50 <HAL_GPIO_Init+0x240>
 8003b3a:	2305      	movs	r3, #5
 8003b3c:	e008      	b.n	8003b50 <HAL_GPIO_Init+0x240>
 8003b3e:	2304      	movs	r3, #4
 8003b40:	e006      	b.n	8003b50 <HAL_GPIO_Init+0x240>
 8003b42:	2303      	movs	r3, #3
 8003b44:	e004      	b.n	8003b50 <HAL_GPIO_Init+0x240>
 8003b46:	2302      	movs	r3, #2
 8003b48:	e002      	b.n	8003b50 <HAL_GPIO_Init+0x240>
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e000      	b.n	8003b50 <HAL_GPIO_Init+0x240>
 8003b4e:	2300      	movs	r3, #0
 8003b50:	69fa      	ldr	r2, [r7, #28]
 8003b52:	f002 0203 	and.w	r2, r2, #3
 8003b56:	0092      	lsls	r2, r2, #2
 8003b58:	4093      	lsls	r3, r2
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003b60:	4935      	ldr	r1, [pc, #212]	; (8003c38 <HAL_GPIO_Init+0x328>)
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	089b      	lsrs	r3, r3, #2
 8003b66:	3302      	adds	r3, #2
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b6e:	4b3d      	ldr	r3, [pc, #244]	; (8003c64 <HAL_GPIO_Init+0x354>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	43db      	mvns	r3, r3
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d003      	beq.n	8003b92 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b92:	4a34      	ldr	r2, [pc, #208]	; (8003c64 <HAL_GPIO_Init+0x354>)
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b98:	4b32      	ldr	r3, [pc, #200]	; (8003c64 <HAL_GPIO_Init+0x354>)
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	43db      	mvns	r3, r3
 8003ba2:	69ba      	ldr	r2, [r7, #24]
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d003      	beq.n	8003bbc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bbc:	4a29      	ldr	r2, [pc, #164]	; (8003c64 <HAL_GPIO_Init+0x354>)
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bc2:	4b28      	ldr	r3, [pc, #160]	; (8003c64 <HAL_GPIO_Init+0x354>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	43db      	mvns	r3, r3
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	4013      	ands	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003be6:	4a1f      	ldr	r2, [pc, #124]	; (8003c64 <HAL_GPIO_Init+0x354>)
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bec:	4b1d      	ldr	r3, [pc, #116]	; (8003c64 <HAL_GPIO_Init+0x354>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	43db      	mvns	r3, r3
 8003bf6:	69ba      	ldr	r2, [r7, #24]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d003      	beq.n	8003c10 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c10:	4a14      	ldr	r2, [pc, #80]	; (8003c64 <HAL_GPIO_Init+0x354>)
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	61fb      	str	r3, [r7, #28]
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	2b0f      	cmp	r3, #15
 8003c20:	f67f ae86 	bls.w	8003930 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003c24:	bf00      	nop
 8003c26:	bf00      	nop
 8003c28:	3724      	adds	r7, #36	; 0x24
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	40023800 	.word	0x40023800
 8003c38:	40013800 	.word	0x40013800
 8003c3c:	40020000 	.word	0x40020000
 8003c40:	40020400 	.word	0x40020400
 8003c44:	40020800 	.word	0x40020800
 8003c48:	40020c00 	.word	0x40020c00
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	40021400 	.word	0x40021400
 8003c54:	40021800 	.word	0x40021800
 8003c58:	40021c00 	.word	0x40021c00
 8003c5c:	40022000 	.word	0x40022000
 8003c60:	40022400 	.word	0x40022400
 8003c64:	40013c00 	.word	0x40013c00

08003c68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	460b      	mov	r3, r1
 8003c72:	807b      	strh	r3, [r7, #2]
 8003c74:	4613      	mov	r3, r2
 8003c76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c78:	787b      	ldrb	r3, [r7, #1]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d003      	beq.n	8003c86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c7e:	887a      	ldrh	r2, [r7, #2]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003c84:	e003      	b.n	8003c8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003c86:	887b      	ldrh	r3, [r7, #2]
 8003c88:	041a      	lsls	r2, r3, #16
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	619a      	str	r2, [r3, #24]
}
 8003c8e:	bf00      	nop
 8003c90:	370c      	adds	r7, #12
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b085      	sub	sp, #20
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003cac:	887a      	ldrh	r2, [r7, #2]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	041a      	lsls	r2, r3, #16
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	43d9      	mvns	r1, r3
 8003cb8:	887b      	ldrh	r3, [r7, #2]
 8003cba:	400b      	ands	r3, r1
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	619a      	str	r2, [r3, #24]
}
 8003cc2:	bf00      	nop
 8003cc4:	3714      	adds	r7, #20
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
	...

08003cd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003cda:	4b08      	ldr	r3, [pc, #32]	; (8003cfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cdc:	695a      	ldr	r2, [r3, #20]
 8003cde:	88fb      	ldrh	r3, [r7, #6]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d006      	beq.n	8003cf4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ce6:	4a05      	ldr	r2, [pc, #20]	; (8003cfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ce8:	88fb      	ldrh	r3, [r7, #6]
 8003cea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cec:	88fb      	ldrh	r3, [r7, #6]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7fd fd9e 	bl	8001830 <HAL_GPIO_EXTI_Callback>
  }
}
 8003cf4:	bf00      	nop
 8003cf6:	3708      	adds	r7, #8
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40013c00 	.word	0x40013c00

08003d00 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d02:	b08f      	sub	sp, #60	; 0x3c
 8003d04:	af0a      	add	r7, sp, #40	; 0x28
 8003d06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d101      	bne.n	8003d12 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e116      	b.n	8003f40 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d106      	bne.n	8003d32 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f7fe fcd7 	bl	80026e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2203      	movs	r2, #3
 8003d36:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d102      	bne.n	8003d4c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f003 fad7 	bl	8007304 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	603b      	str	r3, [r7, #0]
 8003d5c:	687e      	ldr	r6, [r7, #4]
 8003d5e:	466d      	mov	r5, sp
 8003d60:	f106 0410 	add.w	r4, r6, #16
 8003d64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d6c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d70:	e885 0003 	stmia.w	r5, {r0, r1}
 8003d74:	1d33      	adds	r3, r6, #4
 8003d76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d78:	6838      	ldr	r0, [r7, #0]
 8003d7a:	f003 fa6b 	bl	8007254 <USB_CoreInit>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d005      	beq.n	8003d90 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2202      	movs	r2, #2
 8003d88:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e0d7      	b.n	8003f40 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2100      	movs	r1, #0
 8003d96:	4618      	mov	r0, r3
 8003d98:	f003 fac5 	bl	8007326 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	73fb      	strb	r3, [r7, #15]
 8003da0:	e04a      	b.n	8003e38 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003da2:	7bfa      	ldrb	r2, [r7, #15]
 8003da4:	6879      	ldr	r1, [r7, #4]
 8003da6:	4613      	mov	r3, r2
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	1a9b      	subs	r3, r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	440b      	add	r3, r1
 8003db0:	333d      	adds	r3, #61	; 0x3d
 8003db2:	2201      	movs	r2, #1
 8003db4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003db6:	7bfa      	ldrb	r2, [r7, #15]
 8003db8:	6879      	ldr	r1, [r7, #4]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	00db      	lsls	r3, r3, #3
 8003dbe:	1a9b      	subs	r3, r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	440b      	add	r3, r1
 8003dc4:	333c      	adds	r3, #60	; 0x3c
 8003dc6:	7bfa      	ldrb	r2, [r7, #15]
 8003dc8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003dca:	7bfa      	ldrb	r2, [r7, #15]
 8003dcc:	7bfb      	ldrb	r3, [r7, #15]
 8003dce:	b298      	uxth	r0, r3
 8003dd0:	6879      	ldr	r1, [r7, #4]
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	00db      	lsls	r3, r3, #3
 8003dd6:	1a9b      	subs	r3, r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	440b      	add	r3, r1
 8003ddc:	3342      	adds	r3, #66	; 0x42
 8003dde:	4602      	mov	r2, r0
 8003de0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003de2:	7bfa      	ldrb	r2, [r7, #15]
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	4613      	mov	r3, r2
 8003de8:	00db      	lsls	r3, r3, #3
 8003dea:	1a9b      	subs	r3, r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	440b      	add	r3, r1
 8003df0:	333f      	adds	r3, #63	; 0x3f
 8003df2:	2200      	movs	r2, #0
 8003df4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003df6:	7bfa      	ldrb	r2, [r7, #15]
 8003df8:	6879      	ldr	r1, [r7, #4]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	1a9b      	subs	r3, r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	440b      	add	r3, r1
 8003e04:	3344      	adds	r3, #68	; 0x44
 8003e06:	2200      	movs	r2, #0
 8003e08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003e0a:	7bfa      	ldrb	r2, [r7, #15]
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	00db      	lsls	r3, r3, #3
 8003e12:	1a9b      	subs	r3, r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	440b      	add	r3, r1
 8003e18:	3348      	adds	r3, #72	; 0x48
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003e1e:	7bfa      	ldrb	r2, [r7, #15]
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	4613      	mov	r3, r2
 8003e24:	00db      	lsls	r3, r3, #3
 8003e26:	1a9b      	subs	r3, r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	440b      	add	r3, r1
 8003e2c:	3350      	adds	r3, #80	; 0x50
 8003e2e:	2200      	movs	r2, #0
 8003e30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e32:	7bfb      	ldrb	r3, [r7, #15]
 8003e34:	3301      	adds	r3, #1
 8003e36:	73fb      	strb	r3, [r7, #15]
 8003e38:	7bfa      	ldrb	r2, [r7, #15]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d3af      	bcc.n	8003da2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e42:	2300      	movs	r3, #0
 8003e44:	73fb      	strb	r3, [r7, #15]
 8003e46:	e044      	b.n	8003ed2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003e48:	7bfa      	ldrb	r2, [r7, #15]
 8003e4a:	6879      	ldr	r1, [r7, #4]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	00db      	lsls	r3, r3, #3
 8003e50:	1a9b      	subs	r3, r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	440b      	add	r3, r1
 8003e56:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003e5e:	7bfa      	ldrb	r2, [r7, #15]
 8003e60:	6879      	ldr	r1, [r7, #4]
 8003e62:	4613      	mov	r3, r2
 8003e64:	00db      	lsls	r3, r3, #3
 8003e66:	1a9b      	subs	r3, r3, r2
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	440b      	add	r3, r1
 8003e6c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003e70:	7bfa      	ldrb	r2, [r7, #15]
 8003e72:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003e74:	7bfa      	ldrb	r2, [r7, #15]
 8003e76:	6879      	ldr	r1, [r7, #4]
 8003e78:	4613      	mov	r3, r2
 8003e7a:	00db      	lsls	r3, r3, #3
 8003e7c:	1a9b      	subs	r3, r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	440b      	add	r3, r1
 8003e82:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003e86:	2200      	movs	r2, #0
 8003e88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003e8a:	7bfa      	ldrb	r2, [r7, #15]
 8003e8c:	6879      	ldr	r1, [r7, #4]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	1a9b      	subs	r3, r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	440b      	add	r3, r1
 8003e98:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003ea0:	7bfa      	ldrb	r2, [r7, #15]
 8003ea2:	6879      	ldr	r1, [r7, #4]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	1a9b      	subs	r3, r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	440b      	add	r3, r1
 8003eae:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003eb6:	7bfa      	ldrb	r2, [r7, #15]
 8003eb8:	6879      	ldr	r1, [r7, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	00db      	lsls	r3, r3, #3
 8003ebe:	1a9b      	subs	r3, r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003ec8:	2200      	movs	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ecc:	7bfb      	ldrb	r3, [r7, #15]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	73fb      	strb	r3, [r7, #15]
 8003ed2:	7bfa      	ldrb	r2, [r7, #15]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d3b5      	bcc.n	8003e48 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	603b      	str	r3, [r7, #0]
 8003ee2:	687e      	ldr	r6, [r7, #4]
 8003ee4:	466d      	mov	r5, sp
 8003ee6:	f106 0410 	add.w	r4, r6, #16
 8003eea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003eec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003eee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ef0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ef2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ef6:	e885 0003 	stmia.w	r5, {r0, r1}
 8003efa:	1d33      	adds	r3, r6, #4
 8003efc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003efe:	6838      	ldr	r0, [r7, #0]
 8003f00:	f003 fa5e 	bl	80073c0 <USB_DevInit>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d005      	beq.n	8003f16 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e014      	b.n	8003f40 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d102      	bne.n	8003f34 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 f80a 	bl	8003f48 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f003 fc18 	bl	800776e <USB_DevDisconnect>

  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3714      	adds	r7, #20
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f48 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b085      	sub	sp, #20
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f76:	4b05      	ldr	r3, [pc, #20]	; (8003f8c <HAL_PCDEx_ActivateLPM+0x44>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3714      	adds	r7, #20
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr
 8003f8c:	10000003 	.word	0x10000003

08003f90 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003f90:	b480      	push	{r7}
 8003f92:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f94:	4b05      	ldr	r3, [pc, #20]	; (8003fac <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a04      	ldr	r2, [pc, #16]	; (8003fac <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003f9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f9e:	6013      	str	r3, [r2, #0]
}
 8003fa0:	bf00      	nop
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	40007000 	.word	0x40007000

08003fb0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003fba:	4b23      	ldr	r3, [pc, #140]	; (8004048 <HAL_PWREx_EnableOverDrive+0x98>)
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbe:	4a22      	ldr	r2, [pc, #136]	; (8004048 <HAL_PWREx_EnableOverDrive+0x98>)
 8003fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8003fc6:	4b20      	ldr	r3, [pc, #128]	; (8004048 <HAL_PWREx_EnableOverDrive+0x98>)
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fce:	603b      	str	r3, [r7, #0]
 8003fd0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003fd2:	4b1e      	ldr	r3, [pc, #120]	; (800404c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a1d      	ldr	r2, [pc, #116]	; (800404c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003fd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fdc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fde:	f7fe fc55 	bl	800288c <HAL_GetTick>
 8003fe2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003fe4:	e009      	b.n	8003ffa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003fe6:	f7fe fc51 	bl	800288c <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ff4:	d901      	bls.n	8003ffa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e022      	b.n	8004040 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ffa:	4b14      	ldr	r3, [pc, #80]	; (800404c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004002:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004006:	d1ee      	bne.n	8003fe6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004008:	4b10      	ldr	r3, [pc, #64]	; (800404c <HAL_PWREx_EnableOverDrive+0x9c>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a0f      	ldr	r2, [pc, #60]	; (800404c <HAL_PWREx_EnableOverDrive+0x9c>)
 800400e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004012:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004014:	f7fe fc3a 	bl	800288c <HAL_GetTick>
 8004018:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800401a:	e009      	b.n	8004030 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800401c:	f7fe fc36 	bl	800288c <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800402a:	d901      	bls.n	8004030 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e007      	b.n	8004040 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004030:	4b06      	ldr	r3, [pc, #24]	; (800404c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004038:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800403c:	d1ee      	bne.n	800401c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3708      	adds	r7, #8
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	40023800 	.word	0x40023800
 800404c:	40007000 	.word	0x40007000

08004050 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004058:	2300      	movs	r3, #0
 800405a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e29b      	b.n	800459e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	f000 8087 	beq.w	8004182 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004074:	4b96      	ldr	r3, [pc, #600]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f003 030c 	and.w	r3, r3, #12
 800407c:	2b04      	cmp	r3, #4
 800407e:	d00c      	beq.n	800409a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004080:	4b93      	ldr	r3, [pc, #588]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f003 030c 	and.w	r3, r3, #12
 8004088:	2b08      	cmp	r3, #8
 800408a:	d112      	bne.n	80040b2 <HAL_RCC_OscConfig+0x62>
 800408c:	4b90      	ldr	r3, [pc, #576]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004094:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004098:	d10b      	bne.n	80040b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800409a:	4b8d      	ldr	r3, [pc, #564]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d06c      	beq.n	8004180 <HAL_RCC_OscConfig+0x130>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d168      	bne.n	8004180 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e275      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040ba:	d106      	bne.n	80040ca <HAL_RCC_OscConfig+0x7a>
 80040bc:	4b84      	ldr	r3, [pc, #528]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a83      	ldr	r2, [pc, #524]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040c6:	6013      	str	r3, [r2, #0]
 80040c8:	e02e      	b.n	8004128 <HAL_RCC_OscConfig+0xd8>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10c      	bne.n	80040ec <HAL_RCC_OscConfig+0x9c>
 80040d2:	4b7f      	ldr	r3, [pc, #508]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a7e      	ldr	r2, [pc, #504]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040dc:	6013      	str	r3, [r2, #0]
 80040de:	4b7c      	ldr	r3, [pc, #496]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a7b      	ldr	r2, [pc, #492]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040e8:	6013      	str	r3, [r2, #0]
 80040ea:	e01d      	b.n	8004128 <HAL_RCC_OscConfig+0xd8>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040f4:	d10c      	bne.n	8004110 <HAL_RCC_OscConfig+0xc0>
 80040f6:	4b76      	ldr	r3, [pc, #472]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a75      	ldr	r2, [pc, #468]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004100:	6013      	str	r3, [r2, #0]
 8004102:	4b73      	ldr	r3, [pc, #460]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a72      	ldr	r2, [pc, #456]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004108:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800410c:	6013      	str	r3, [r2, #0]
 800410e:	e00b      	b.n	8004128 <HAL_RCC_OscConfig+0xd8>
 8004110:	4b6f      	ldr	r3, [pc, #444]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a6e      	ldr	r2, [pc, #440]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004116:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800411a:	6013      	str	r3, [r2, #0]
 800411c:	4b6c      	ldr	r3, [pc, #432]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a6b      	ldr	r2, [pc, #428]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004122:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004126:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d013      	beq.n	8004158 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004130:	f7fe fbac 	bl	800288c <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004138:	f7fe fba8 	bl	800288c <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b64      	cmp	r3, #100	; 0x64
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e229      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800414a:	4b61      	ldr	r3, [pc, #388]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d0f0      	beq.n	8004138 <HAL_RCC_OscConfig+0xe8>
 8004156:	e014      	b.n	8004182 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004158:	f7fe fb98 	bl	800288c <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004160:	f7fe fb94 	bl	800288c <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b64      	cmp	r3, #100	; 0x64
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e215      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004172:	4b57      	ldr	r3, [pc, #348]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1f0      	bne.n	8004160 <HAL_RCC_OscConfig+0x110>
 800417e:	e000      	b.n	8004182 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004180:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d069      	beq.n	8004262 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800418e:	4b50      	ldr	r3, [pc, #320]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 030c 	and.w	r3, r3, #12
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00b      	beq.n	80041b2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800419a:	4b4d      	ldr	r3, [pc, #308]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f003 030c 	and.w	r3, r3, #12
 80041a2:	2b08      	cmp	r3, #8
 80041a4:	d11c      	bne.n	80041e0 <HAL_RCC_OscConfig+0x190>
 80041a6:	4b4a      	ldr	r3, [pc, #296]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d116      	bne.n	80041e0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041b2:	4b47      	ldr	r3, [pc, #284]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d005      	beq.n	80041ca <HAL_RCC_OscConfig+0x17a>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d001      	beq.n	80041ca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e1e9      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ca:	4b41      	ldr	r3, [pc, #260]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	493d      	ldr	r1, [pc, #244]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041de:	e040      	b.n	8004262 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d023      	beq.n	8004230 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041e8:	4b39      	ldr	r3, [pc, #228]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a38      	ldr	r2, [pc, #224]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041ee:	f043 0301 	orr.w	r3, r3, #1
 80041f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f4:	f7fe fb4a 	bl	800288c <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041fc:	f7fe fb46 	bl	800288c <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e1c7      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800420e:	4b30      	ldr	r3, [pc, #192]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0f0      	beq.n	80041fc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800421a:	4b2d      	ldr	r3, [pc, #180]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4929      	ldr	r1, [pc, #164]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800422a:	4313      	orrs	r3, r2
 800422c:	600b      	str	r3, [r1, #0]
 800422e:	e018      	b.n	8004262 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004230:	4b27      	ldr	r3, [pc, #156]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a26      	ldr	r2, [pc, #152]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004236:	f023 0301 	bic.w	r3, r3, #1
 800423a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423c:	f7fe fb26 	bl	800288c <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004244:	f7fe fb22 	bl	800288c <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b02      	cmp	r3, #2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e1a3      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004256:	4b1e      	ldr	r3, [pc, #120]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1f0      	bne.n	8004244 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0308 	and.w	r3, r3, #8
 800426a:	2b00      	cmp	r3, #0
 800426c:	d038      	beq.n	80042e0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d019      	beq.n	80042aa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004276:	4b16      	ldr	r3, [pc, #88]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800427a:	4a15      	ldr	r2, [pc, #84]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800427c:	f043 0301 	orr.w	r3, r3, #1
 8004280:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004282:	f7fe fb03 	bl	800288c <HAL_GetTick>
 8004286:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004288:	e008      	b.n	800429c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800428a:	f7fe faff 	bl	800288c <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	2b02      	cmp	r3, #2
 8004296:	d901      	bls.n	800429c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e180      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800429c:	4b0c      	ldr	r3, [pc, #48]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800429e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d0f0      	beq.n	800428a <HAL_RCC_OscConfig+0x23a>
 80042a8:	e01a      	b.n	80042e0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042aa:	4b09      	ldr	r3, [pc, #36]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80042ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ae:	4a08      	ldr	r2, [pc, #32]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80042b0:	f023 0301 	bic.w	r3, r3, #1
 80042b4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b6:	f7fe fae9 	bl	800288c <HAL_GetTick>
 80042ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042bc:	e00a      	b.n	80042d4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042be:	f7fe fae5 	bl	800288c <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d903      	bls.n	80042d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e166      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
 80042d0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042d4:	4b92      	ldr	r3, [pc, #584]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80042d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1ee      	bne.n	80042be <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0304 	and.w	r3, r3, #4
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 80a4 	beq.w	8004436 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ee:	4b8c      	ldr	r3, [pc, #560]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10d      	bne.n	8004316 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80042fa:	4b89      	ldr	r3, [pc, #548]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80042fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fe:	4a88      	ldr	r2, [pc, #544]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004304:	6413      	str	r3, [r2, #64]	; 0x40
 8004306:	4b86      	ldr	r3, [pc, #536]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800430e:	60bb      	str	r3, [r7, #8]
 8004310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004312:	2301      	movs	r3, #1
 8004314:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004316:	4b83      	ldr	r3, [pc, #524]	; (8004524 <HAL_RCC_OscConfig+0x4d4>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800431e:	2b00      	cmp	r3, #0
 8004320:	d118      	bne.n	8004354 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004322:	4b80      	ldr	r3, [pc, #512]	; (8004524 <HAL_RCC_OscConfig+0x4d4>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a7f      	ldr	r2, [pc, #508]	; (8004524 <HAL_RCC_OscConfig+0x4d4>)
 8004328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800432c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800432e:	f7fe faad 	bl	800288c <HAL_GetTick>
 8004332:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004334:	e008      	b.n	8004348 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004336:	f7fe faa9 	bl	800288c <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b64      	cmp	r3, #100	; 0x64
 8004342:	d901      	bls.n	8004348 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e12a      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004348:	4b76      	ldr	r3, [pc, #472]	; (8004524 <HAL_RCC_OscConfig+0x4d4>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004350:	2b00      	cmp	r3, #0
 8004352:	d0f0      	beq.n	8004336 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d106      	bne.n	800436a <HAL_RCC_OscConfig+0x31a>
 800435c:	4b70      	ldr	r3, [pc, #448]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 800435e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004360:	4a6f      	ldr	r2, [pc, #444]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004362:	f043 0301 	orr.w	r3, r3, #1
 8004366:	6713      	str	r3, [r2, #112]	; 0x70
 8004368:	e02d      	b.n	80043c6 <HAL_RCC_OscConfig+0x376>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10c      	bne.n	800438c <HAL_RCC_OscConfig+0x33c>
 8004372:	4b6b      	ldr	r3, [pc, #428]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004376:	4a6a      	ldr	r2, [pc, #424]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004378:	f023 0301 	bic.w	r3, r3, #1
 800437c:	6713      	str	r3, [r2, #112]	; 0x70
 800437e:	4b68      	ldr	r3, [pc, #416]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004382:	4a67      	ldr	r2, [pc, #412]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004384:	f023 0304 	bic.w	r3, r3, #4
 8004388:	6713      	str	r3, [r2, #112]	; 0x70
 800438a:	e01c      	b.n	80043c6 <HAL_RCC_OscConfig+0x376>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	2b05      	cmp	r3, #5
 8004392:	d10c      	bne.n	80043ae <HAL_RCC_OscConfig+0x35e>
 8004394:	4b62      	ldr	r3, [pc, #392]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004398:	4a61      	ldr	r2, [pc, #388]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 800439a:	f043 0304 	orr.w	r3, r3, #4
 800439e:	6713      	str	r3, [r2, #112]	; 0x70
 80043a0:	4b5f      	ldr	r3, [pc, #380]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80043a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a4:	4a5e      	ldr	r2, [pc, #376]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80043a6:	f043 0301 	orr.w	r3, r3, #1
 80043aa:	6713      	str	r3, [r2, #112]	; 0x70
 80043ac:	e00b      	b.n	80043c6 <HAL_RCC_OscConfig+0x376>
 80043ae:	4b5c      	ldr	r3, [pc, #368]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80043b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b2:	4a5b      	ldr	r2, [pc, #364]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80043b4:	f023 0301 	bic.w	r3, r3, #1
 80043b8:	6713      	str	r3, [r2, #112]	; 0x70
 80043ba:	4b59      	ldr	r3, [pc, #356]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80043bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043be:	4a58      	ldr	r2, [pc, #352]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80043c0:	f023 0304 	bic.w	r3, r3, #4
 80043c4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d015      	beq.n	80043fa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043ce:	f7fe fa5d 	bl	800288c <HAL_GetTick>
 80043d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043d4:	e00a      	b.n	80043ec <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d6:	f7fe fa59 	bl	800288c <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d901      	bls.n	80043ec <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e0d8      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ec:	4b4c      	ldr	r3, [pc, #304]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80043ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d0ee      	beq.n	80043d6 <HAL_RCC_OscConfig+0x386>
 80043f8:	e014      	b.n	8004424 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043fa:	f7fe fa47 	bl	800288c <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004400:	e00a      	b.n	8004418 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004402:	f7fe fa43 	bl	800288c <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004410:	4293      	cmp	r3, r2
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e0c2      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004418:	4b41      	ldr	r3, [pc, #260]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 800441a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1ee      	bne.n	8004402 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004424:	7dfb      	ldrb	r3, [r7, #23]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d105      	bne.n	8004436 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800442a:	4b3d      	ldr	r3, [pc, #244]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 800442c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442e:	4a3c      	ldr	r2, [pc, #240]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004430:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004434:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	699b      	ldr	r3, [r3, #24]
 800443a:	2b00      	cmp	r3, #0
 800443c:	f000 80ae 	beq.w	800459c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004440:	4b37      	ldr	r3, [pc, #220]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 030c 	and.w	r3, r3, #12
 8004448:	2b08      	cmp	r3, #8
 800444a:	d06d      	beq.n	8004528 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	2b02      	cmp	r3, #2
 8004452:	d14b      	bne.n	80044ec <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004454:	4b32      	ldr	r3, [pc, #200]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a31      	ldr	r2, [pc, #196]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 800445a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800445e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004460:	f7fe fa14 	bl	800288c <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004468:	f7fe fa10 	bl	800288c <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e091      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447a:	4b29      	ldr	r3, [pc, #164]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	69da      	ldr	r2, [r3, #28]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	431a      	orrs	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004494:	019b      	lsls	r3, r3, #6
 8004496:	431a      	orrs	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449c:	085b      	lsrs	r3, r3, #1
 800449e:	3b01      	subs	r3, #1
 80044a0:	041b      	lsls	r3, r3, #16
 80044a2:	431a      	orrs	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a8:	061b      	lsls	r3, r3, #24
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b0:	071b      	lsls	r3, r3, #28
 80044b2:	491b      	ldr	r1, [pc, #108]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044b8:	4b19      	ldr	r3, [pc, #100]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a18      	ldr	r2, [pc, #96]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80044be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c4:	f7fe f9e2 	bl	800288c <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044cc:	f7fe f9de 	bl	800288c <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e05f      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044de:	4b10      	ldr	r3, [pc, #64]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d0f0      	beq.n	80044cc <HAL_RCC_OscConfig+0x47c>
 80044ea:	e057      	b.n	800459c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ec:	4b0c      	ldr	r3, [pc, #48]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a0b      	ldr	r2, [pc, #44]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 80044f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f8:	f7fe f9c8 	bl	800288c <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004500:	f7fe f9c4 	bl	800288c <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e045      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004512:	4b03      	ldr	r3, [pc, #12]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f0      	bne.n	8004500 <HAL_RCC_OscConfig+0x4b0>
 800451e:	e03d      	b.n	800459c <HAL_RCC_OscConfig+0x54c>
 8004520:	40023800 	.word	0x40023800
 8004524:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004528:	4b1f      	ldr	r3, [pc, #124]	; (80045a8 <HAL_RCC_OscConfig+0x558>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d030      	beq.n	8004598 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004540:	429a      	cmp	r2, r3
 8004542:	d129      	bne.n	8004598 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800454e:	429a      	cmp	r2, r3
 8004550:	d122      	bne.n	8004598 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004558:	4013      	ands	r3, r2
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800455e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004560:	4293      	cmp	r3, r2
 8004562:	d119      	bne.n	8004598 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800456e:	085b      	lsrs	r3, r3, #1
 8004570:	3b01      	subs	r3, #1
 8004572:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004574:	429a      	cmp	r2, r3
 8004576:	d10f      	bne.n	8004598 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004582:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004584:	429a      	cmp	r2, r3
 8004586:	d107      	bne.n	8004598 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004592:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004594:	429a      	cmp	r2, r3
 8004596:	d001      	beq.n	800459c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e000      	b.n	800459e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3718      	adds	r7, #24
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40023800 	.word	0x40023800

080045ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80045b6:	2300      	movs	r3, #0
 80045b8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e0d0      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045c4:	4b6a      	ldr	r3, [pc, #424]	; (8004770 <HAL_RCC_ClockConfig+0x1c4>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 030f 	and.w	r3, r3, #15
 80045cc:	683a      	ldr	r2, [r7, #0]
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d910      	bls.n	80045f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045d2:	4b67      	ldr	r3, [pc, #412]	; (8004770 <HAL_RCC_ClockConfig+0x1c4>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f023 020f 	bic.w	r2, r3, #15
 80045da:	4965      	ldr	r1, [pc, #404]	; (8004770 <HAL_RCC_ClockConfig+0x1c4>)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	4313      	orrs	r3, r2
 80045e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045e2:	4b63      	ldr	r3, [pc, #396]	; (8004770 <HAL_RCC_ClockConfig+0x1c4>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 030f 	and.w	r3, r3, #15
 80045ea:	683a      	ldr	r2, [r7, #0]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d001      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e0b8      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0302 	and.w	r3, r3, #2
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d020      	beq.n	8004642 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0304 	and.w	r3, r3, #4
 8004608:	2b00      	cmp	r3, #0
 800460a:	d005      	beq.n	8004618 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800460c:	4b59      	ldr	r3, [pc, #356]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	4a58      	ldr	r2, [pc, #352]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 8004612:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004616:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0308 	and.w	r3, r3, #8
 8004620:	2b00      	cmp	r3, #0
 8004622:	d005      	beq.n	8004630 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004624:	4b53      	ldr	r3, [pc, #332]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	4a52      	ldr	r2, [pc, #328]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 800462a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800462e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004630:	4b50      	ldr	r3, [pc, #320]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	494d      	ldr	r1, [pc, #308]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 800463e:	4313      	orrs	r3, r2
 8004640:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	2b00      	cmp	r3, #0
 800464c:	d040      	beq.n	80046d0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d107      	bne.n	8004666 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004656:	4b47      	ldr	r3, [pc, #284]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d115      	bne.n	800468e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e07f      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	2b02      	cmp	r3, #2
 800466c:	d107      	bne.n	800467e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800466e:	4b41      	ldr	r3, [pc, #260]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d109      	bne.n	800468e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e073      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800467e:	4b3d      	ldr	r3, [pc, #244]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e06b      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800468e:	4b39      	ldr	r3, [pc, #228]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f023 0203 	bic.w	r2, r3, #3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	4936      	ldr	r1, [pc, #216]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 800469c:	4313      	orrs	r3, r2
 800469e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046a0:	f7fe f8f4 	bl	800288c <HAL_GetTick>
 80046a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a6:	e00a      	b.n	80046be <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046a8:	f7fe f8f0 	bl	800288c <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d901      	bls.n	80046be <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e053      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046be:	4b2d      	ldr	r3, [pc, #180]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f003 020c 	and.w	r2, r3, #12
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d1eb      	bne.n	80046a8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046d0:	4b27      	ldr	r3, [pc, #156]	; (8004770 <HAL_RCC_ClockConfig+0x1c4>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 030f 	and.w	r3, r3, #15
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d210      	bcs.n	8004700 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046de:	4b24      	ldr	r3, [pc, #144]	; (8004770 <HAL_RCC_ClockConfig+0x1c4>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f023 020f 	bic.w	r2, r3, #15
 80046e6:	4922      	ldr	r1, [pc, #136]	; (8004770 <HAL_RCC_ClockConfig+0x1c4>)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ee:	4b20      	ldr	r3, [pc, #128]	; (8004770 <HAL_RCC_ClockConfig+0x1c4>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 030f 	and.w	r3, r3, #15
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d001      	beq.n	8004700 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e032      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0304 	and.w	r3, r3, #4
 8004708:	2b00      	cmp	r3, #0
 800470a:	d008      	beq.n	800471e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800470c:	4b19      	ldr	r3, [pc, #100]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	4916      	ldr	r1, [pc, #88]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 800471a:	4313      	orrs	r3, r2
 800471c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0308 	and.w	r3, r3, #8
 8004726:	2b00      	cmp	r3, #0
 8004728:	d009      	beq.n	800473e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800472a:	4b12      	ldr	r3, [pc, #72]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	00db      	lsls	r3, r3, #3
 8004738:	490e      	ldr	r1, [pc, #56]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 800473a:	4313      	orrs	r3, r2
 800473c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800473e:	f000 f821 	bl	8004784 <HAL_RCC_GetSysClockFreq>
 8004742:	4602      	mov	r2, r0
 8004744:	4b0b      	ldr	r3, [pc, #44]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	091b      	lsrs	r3, r3, #4
 800474a:	f003 030f 	and.w	r3, r3, #15
 800474e:	490a      	ldr	r1, [pc, #40]	; (8004778 <HAL_RCC_ClockConfig+0x1cc>)
 8004750:	5ccb      	ldrb	r3, [r1, r3]
 8004752:	fa22 f303 	lsr.w	r3, r2, r3
 8004756:	4a09      	ldr	r2, [pc, #36]	; (800477c <HAL_RCC_ClockConfig+0x1d0>)
 8004758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800475a:	4b09      	ldr	r3, [pc, #36]	; (8004780 <HAL_RCC_ClockConfig+0x1d4>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4618      	mov	r0, r3
 8004760:	f7fe f850 	bl	8002804 <HAL_InitTick>

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	40023c00 	.word	0x40023c00
 8004774:	40023800 	.word	0x40023800
 8004778:	0800a6cc 	.word	0x0800a6cc
 800477c:	20000018 	.word	0x20000018
 8004780:	2000001c 	.word	0x2000001c

08004784 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004784:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004788:	b084      	sub	sp, #16
 800478a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800478c:	2300      	movs	r3, #0
 800478e:	607b      	str	r3, [r7, #4]
 8004790:	2300      	movs	r3, #0
 8004792:	60fb      	str	r3, [r7, #12]
 8004794:	2300      	movs	r3, #0
 8004796:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004798:	2300      	movs	r3, #0
 800479a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800479c:	4b67      	ldr	r3, [pc, #412]	; (800493c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 030c 	and.w	r3, r3, #12
 80047a4:	2b08      	cmp	r3, #8
 80047a6:	d00d      	beq.n	80047c4 <HAL_RCC_GetSysClockFreq+0x40>
 80047a8:	2b08      	cmp	r3, #8
 80047aa:	f200 80bd 	bhi.w	8004928 <HAL_RCC_GetSysClockFreq+0x1a4>
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <HAL_RCC_GetSysClockFreq+0x34>
 80047b2:	2b04      	cmp	r3, #4
 80047b4:	d003      	beq.n	80047be <HAL_RCC_GetSysClockFreq+0x3a>
 80047b6:	e0b7      	b.n	8004928 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047b8:	4b61      	ldr	r3, [pc, #388]	; (8004940 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80047ba:	60bb      	str	r3, [r7, #8]
      break;
 80047bc:	e0b7      	b.n	800492e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047be:	4b61      	ldr	r3, [pc, #388]	; (8004944 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80047c0:	60bb      	str	r3, [r7, #8]
      break;
 80047c2:	e0b4      	b.n	800492e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047c4:	4b5d      	ldr	r3, [pc, #372]	; (800493c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047cc:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80047ce:	4b5b      	ldr	r3, [pc, #364]	; (800493c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d04d      	beq.n	8004876 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047da:	4b58      	ldr	r3, [pc, #352]	; (800493c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	099b      	lsrs	r3, r3, #6
 80047e0:	461a      	mov	r2, r3
 80047e2:	f04f 0300 	mov.w	r3, #0
 80047e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80047ea:	f04f 0100 	mov.w	r1, #0
 80047ee:	ea02 0800 	and.w	r8, r2, r0
 80047f2:	ea03 0901 	and.w	r9, r3, r1
 80047f6:	4640      	mov	r0, r8
 80047f8:	4649      	mov	r1, r9
 80047fa:	f04f 0200 	mov.w	r2, #0
 80047fe:	f04f 0300 	mov.w	r3, #0
 8004802:	014b      	lsls	r3, r1, #5
 8004804:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004808:	0142      	lsls	r2, r0, #5
 800480a:	4610      	mov	r0, r2
 800480c:	4619      	mov	r1, r3
 800480e:	ebb0 0008 	subs.w	r0, r0, r8
 8004812:	eb61 0109 	sbc.w	r1, r1, r9
 8004816:	f04f 0200 	mov.w	r2, #0
 800481a:	f04f 0300 	mov.w	r3, #0
 800481e:	018b      	lsls	r3, r1, #6
 8004820:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004824:	0182      	lsls	r2, r0, #6
 8004826:	1a12      	subs	r2, r2, r0
 8004828:	eb63 0301 	sbc.w	r3, r3, r1
 800482c:	f04f 0000 	mov.w	r0, #0
 8004830:	f04f 0100 	mov.w	r1, #0
 8004834:	00d9      	lsls	r1, r3, #3
 8004836:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800483a:	00d0      	lsls	r0, r2, #3
 800483c:	4602      	mov	r2, r0
 800483e:	460b      	mov	r3, r1
 8004840:	eb12 0208 	adds.w	r2, r2, r8
 8004844:	eb43 0309 	adc.w	r3, r3, r9
 8004848:	f04f 0000 	mov.w	r0, #0
 800484c:	f04f 0100 	mov.w	r1, #0
 8004850:	0259      	lsls	r1, r3, #9
 8004852:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004856:	0250      	lsls	r0, r2, #9
 8004858:	4602      	mov	r2, r0
 800485a:	460b      	mov	r3, r1
 800485c:	4610      	mov	r0, r2
 800485e:	4619      	mov	r1, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	461a      	mov	r2, r3
 8004864:	f04f 0300 	mov.w	r3, #0
 8004868:	f7fb fd42 	bl	80002f0 <__aeabi_uldivmod>
 800486c:	4602      	mov	r2, r0
 800486e:	460b      	mov	r3, r1
 8004870:	4613      	mov	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]
 8004874:	e04a      	b.n	800490c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004876:	4b31      	ldr	r3, [pc, #196]	; (800493c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	099b      	lsrs	r3, r3, #6
 800487c:	461a      	mov	r2, r3
 800487e:	f04f 0300 	mov.w	r3, #0
 8004882:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004886:	f04f 0100 	mov.w	r1, #0
 800488a:	ea02 0400 	and.w	r4, r2, r0
 800488e:	ea03 0501 	and.w	r5, r3, r1
 8004892:	4620      	mov	r0, r4
 8004894:	4629      	mov	r1, r5
 8004896:	f04f 0200 	mov.w	r2, #0
 800489a:	f04f 0300 	mov.w	r3, #0
 800489e:	014b      	lsls	r3, r1, #5
 80048a0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80048a4:	0142      	lsls	r2, r0, #5
 80048a6:	4610      	mov	r0, r2
 80048a8:	4619      	mov	r1, r3
 80048aa:	1b00      	subs	r0, r0, r4
 80048ac:	eb61 0105 	sbc.w	r1, r1, r5
 80048b0:	f04f 0200 	mov.w	r2, #0
 80048b4:	f04f 0300 	mov.w	r3, #0
 80048b8:	018b      	lsls	r3, r1, #6
 80048ba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80048be:	0182      	lsls	r2, r0, #6
 80048c0:	1a12      	subs	r2, r2, r0
 80048c2:	eb63 0301 	sbc.w	r3, r3, r1
 80048c6:	f04f 0000 	mov.w	r0, #0
 80048ca:	f04f 0100 	mov.w	r1, #0
 80048ce:	00d9      	lsls	r1, r3, #3
 80048d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80048d4:	00d0      	lsls	r0, r2, #3
 80048d6:	4602      	mov	r2, r0
 80048d8:	460b      	mov	r3, r1
 80048da:	1912      	adds	r2, r2, r4
 80048dc:	eb45 0303 	adc.w	r3, r5, r3
 80048e0:	f04f 0000 	mov.w	r0, #0
 80048e4:	f04f 0100 	mov.w	r1, #0
 80048e8:	0299      	lsls	r1, r3, #10
 80048ea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80048ee:	0290      	lsls	r0, r2, #10
 80048f0:	4602      	mov	r2, r0
 80048f2:	460b      	mov	r3, r1
 80048f4:	4610      	mov	r0, r2
 80048f6:	4619      	mov	r1, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	461a      	mov	r2, r3
 80048fc:	f04f 0300 	mov.w	r3, #0
 8004900:	f7fb fcf6 	bl	80002f0 <__aeabi_uldivmod>
 8004904:	4602      	mov	r2, r0
 8004906:	460b      	mov	r3, r1
 8004908:	4613      	mov	r3, r2
 800490a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800490c:	4b0b      	ldr	r3, [pc, #44]	; (800493c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	0c1b      	lsrs	r3, r3, #16
 8004912:	f003 0303 	and.w	r3, r3, #3
 8004916:	3301      	adds	r3, #1
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	fbb2 f3f3 	udiv	r3, r2, r3
 8004924:	60bb      	str	r3, [r7, #8]
      break;
 8004926:	e002      	b.n	800492e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004928:	4b05      	ldr	r3, [pc, #20]	; (8004940 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800492a:	60bb      	str	r3, [r7, #8]
      break;
 800492c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800492e:	68bb      	ldr	r3, [r7, #8]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800493a:	bf00      	nop
 800493c:	40023800 	.word	0x40023800
 8004940:	00f42400 	.word	0x00f42400
 8004944:	007a1200 	.word	0x007a1200

08004948 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004948:	b480      	push	{r7}
 800494a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800494c:	4b03      	ldr	r3, [pc, #12]	; (800495c <HAL_RCC_GetHCLKFreq+0x14>)
 800494e:	681b      	ldr	r3, [r3, #0]
}
 8004950:	4618      	mov	r0, r3
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	20000018 	.word	0x20000018

08004960 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004964:	f7ff fff0 	bl	8004948 <HAL_RCC_GetHCLKFreq>
 8004968:	4602      	mov	r2, r0
 800496a:	4b05      	ldr	r3, [pc, #20]	; (8004980 <HAL_RCC_GetPCLK1Freq+0x20>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	0a9b      	lsrs	r3, r3, #10
 8004970:	f003 0307 	and.w	r3, r3, #7
 8004974:	4903      	ldr	r1, [pc, #12]	; (8004984 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004976:	5ccb      	ldrb	r3, [r1, r3]
 8004978:	fa22 f303 	lsr.w	r3, r2, r3
}
 800497c:	4618      	mov	r0, r3
 800497e:	bd80      	pop	{r7, pc}
 8004980:	40023800 	.word	0x40023800
 8004984:	0800a6dc 	.word	0x0800a6dc

08004988 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800498c:	f7ff ffdc 	bl	8004948 <HAL_RCC_GetHCLKFreq>
 8004990:	4602      	mov	r2, r0
 8004992:	4b05      	ldr	r3, [pc, #20]	; (80049a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	0b5b      	lsrs	r3, r3, #13
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	4903      	ldr	r1, [pc, #12]	; (80049ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800499e:	5ccb      	ldrb	r3, [r1, r3]
 80049a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	40023800 	.word	0x40023800
 80049ac:	0800a6dc 	.word	0x0800a6dc

080049b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80049b8:	2300      	movs	r3, #0
 80049ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80049bc:	2300      	movs	r3, #0
 80049be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80049c0:	2300      	movs	r3, #0
 80049c2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80049c4:	2300      	movs	r3, #0
 80049c6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80049c8:	2300      	movs	r3, #0
 80049ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0301 	and.w	r3, r3, #1
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d012      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80049d8:	4b69      	ldr	r3, [pc, #420]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	4a68      	ldr	r2, [pc, #416]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049de:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80049e2:	6093      	str	r3, [r2, #8]
 80049e4:	4b66      	ldr	r3, [pc, #408]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049e6:	689a      	ldr	r2, [r3, #8]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ec:	4964      	ldr	r1, [pc, #400]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80049fa:	2301      	movs	r3, #1
 80049fc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d017      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a0a:	4b5d      	ldr	r3, [pc, #372]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a18:	4959      	ldr	r1, [pc, #356]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a28:	d101      	bne.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004a36:	2301      	movs	r3, #1
 8004a38:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d017      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004a46:	4b4e      	ldr	r3, [pc, #312]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a4c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a54:	494a      	ldr	r1, [pc, #296]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a64:	d101      	bne.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004a66:	2301      	movs	r3, #1
 8004a68:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004a72:	2301      	movs	r3, #1
 8004a74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d001      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004a82:	2301      	movs	r3, #1
 8004a84:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0320 	and.w	r3, r3, #32
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f000 808b 	beq.w	8004baa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a94:	4b3a      	ldr	r3, [pc, #232]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a98:	4a39      	ldr	r2, [pc, #228]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a9e:	6413      	str	r3, [r2, #64]	; 0x40
 8004aa0:	4b37      	ldr	r3, [pc, #220]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aa8:	60bb      	str	r3, [r7, #8]
 8004aaa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004aac:	4b35      	ldr	r3, [pc, #212]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a34      	ldr	r2, [pc, #208]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ab2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ab6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ab8:	f7fd fee8 	bl	800288c <HAL_GetTick>
 8004abc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ac0:	f7fd fee4 	bl	800288c <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b64      	cmp	r3, #100	; 0x64
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e38f      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ad2:	4b2c      	ldr	r3, [pc, #176]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d0f0      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ade:	4b28      	ldr	r3, [pc, #160]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ae6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d035      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d02e      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004afc:	4b20      	ldr	r3, [pc, #128]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b04:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b06:	4b1e      	ldr	r3, [pc, #120]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b0a:	4a1d      	ldr	r2, [pc, #116]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b10:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b12:	4b1b      	ldr	r3, [pc, #108]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b16:	4a1a      	ldr	r2, [pc, #104]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b1c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004b1e:	4a18      	ldr	r2, [pc, #96]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004b24:	4b16      	ldr	r3, [pc, #88]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b28:	f003 0301 	and.w	r3, r3, #1
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d114      	bne.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b30:	f7fd feac 	bl	800288c <HAL_GetTick>
 8004b34:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b36:	e00a      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b38:	f7fd fea8 	bl	800288c <HAL_GetTick>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d901      	bls.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e351      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b4e:	4b0c      	ldr	r3, [pc, #48]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d0ee      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b66:	d111      	bne.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004b68:	4b05      	ldr	r3, [pc, #20]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b74:	4b04      	ldr	r3, [pc, #16]	; (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004b76:	400b      	ands	r3, r1
 8004b78:	4901      	ldr	r1, [pc, #4]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	608b      	str	r3, [r1, #8]
 8004b7e:	e00b      	b.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004b80:	40023800 	.word	0x40023800
 8004b84:	40007000 	.word	0x40007000
 8004b88:	0ffffcff 	.word	0x0ffffcff
 8004b8c:	4bb3      	ldr	r3, [pc, #716]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	4ab2      	ldr	r2, [pc, #712]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b92:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004b96:	6093      	str	r3, [r2, #8]
 8004b98:	4bb0      	ldr	r3, [pc, #704]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ba4:	49ad      	ldr	r1, [pc, #692]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0310 	and.w	r3, r3, #16
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d010      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004bb6:	4ba9      	ldr	r3, [pc, #676]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bbc:	4aa7      	ldr	r2, [pc, #668]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004bbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bc2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004bc6:	4ba5      	ldr	r3, [pc, #660]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004bc8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bd0:	49a2      	ldr	r1, [pc, #648]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004be4:	4b9d      	ldr	r3, [pc, #628]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bf2:	499a      	ldr	r1, [pc, #616]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00a      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c06:	4b95      	ldr	r3, [pc, #596]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c0c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c14:	4991      	ldr	r1, [pc, #580]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c16:	4313      	orrs	r3, r2
 8004c18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00a      	beq.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c28:	4b8c      	ldr	r3, [pc, #560]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c2e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c36:	4989      	ldr	r1, [pc, #548]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00a      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c4a:	4b84      	ldr	r3, [pc, #528]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c50:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c58:	4980      	ldr	r1, [pc, #512]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00a      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c6c:	4b7b      	ldr	r3, [pc, #492]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c72:	f023 0203 	bic.w	r2, r3, #3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c7a:	4978      	ldr	r1, [pc, #480]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00a      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c8e:	4b73      	ldr	r3, [pc, #460]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c94:	f023 020c 	bic.w	r2, r3, #12
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c9c:	496f      	ldr	r1, [pc, #444]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00a      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004cb0:	4b6a      	ldr	r3, [pc, #424]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cbe:	4967      	ldr	r1, [pc, #412]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00a      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004cd2:	4b62      	ldr	r3, [pc, #392]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cd8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ce0:	495e      	ldr	r1, [pc, #376]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d00a      	beq.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004cf4:	4b59      	ldr	r3, [pc, #356]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cfa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d02:	4956      	ldr	r1, [pc, #344]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00a      	beq.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004d16:	4b51      	ldr	r3, [pc, #324]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d1c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d24:	494d      	ldr	r1, [pc, #308]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d00a      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004d38:	4b48      	ldr	r3, [pc, #288]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d3e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d46:	4945      	ldr	r1, [pc, #276]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00a      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004d5a:	4b40      	ldr	r3, [pc, #256]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d60:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d68:	493c      	ldr	r1, [pc, #240]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00a      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d7c:	4b37      	ldr	r3, [pc, #220]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d82:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d8a:	4934      	ldr	r1, [pc, #208]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d011      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004d9e:	4b2f      	ldr	r3, [pc, #188]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004da4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004dac:	492b      	ldr	r1, [pc, #172]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004db8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004dbc:	d101      	bne.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0308 	and.w	r3, r3, #8
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00a      	beq.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004dde:	4b1f      	ldr	r3, [pc, #124]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004de4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dec:	491b      	ldr	r1, [pc, #108]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00b      	beq.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e00:	4b16      	ldr	r3, [pc, #88]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e06:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e10:	4912      	ldr	r1, [pc, #72]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d00b      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004e24:	4b0d      	ldr	r3, [pc, #52]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e2a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e34:	4909      	ldr	r1, [pc, #36]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d00f      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e48:	4b04      	ldr	r3, [pc, #16]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e4e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e58:	e002      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004e5a:	bf00      	nop
 8004e5c:	40023800 	.word	0x40023800
 8004e60:	4986      	ldr	r1, [pc, #536]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00b      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004e74:	4b81      	ldr	r3, [pc, #516]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e7a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e84:	497d      	ldr	r1, [pc, #500]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e86:	4313      	orrs	r3, r2
 8004e88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d006      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f000 80d6 	beq.w	800504c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ea0:	4b76      	ldr	r3, [pc, #472]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a75      	ldr	r2, [pc, #468]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ea6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004eaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eac:	f7fd fcee 	bl	800288c <HAL_GetTick>
 8004eb0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004eb2:	e008      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004eb4:	f7fd fcea 	bl	800288c <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b64      	cmp	r3, #100	; 0x64
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e195      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ec6:	4b6d      	ldr	r3, [pc, #436]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1f0      	bne.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d021      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d11d      	bne.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004ee6:	4b65      	ldr	r3, [pc, #404]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004eec:	0c1b      	lsrs	r3, r3, #16
 8004eee:	f003 0303 	and.w	r3, r3, #3
 8004ef2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004ef4:	4b61      	ldr	r3, [pc, #388]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ef6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004efa:	0e1b      	lsrs	r3, r3, #24
 8004efc:	f003 030f 	and.w	r3, r3, #15
 8004f00:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	019a      	lsls	r2, r3, #6
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	041b      	lsls	r3, r3, #16
 8004f0c:	431a      	orrs	r2, r3
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	061b      	lsls	r3, r3, #24
 8004f12:	431a      	orrs	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	071b      	lsls	r3, r3, #28
 8004f1a:	4958      	ldr	r1, [pc, #352]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d004      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f36:	d00a      	beq.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d02e      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f4c:	d129      	bne.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004f4e:	4b4b      	ldr	r3, [pc, #300]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f54:	0c1b      	lsrs	r3, r3, #16
 8004f56:	f003 0303 	and.w	r3, r3, #3
 8004f5a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f5c:	4b47      	ldr	r3, [pc, #284]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f62:	0f1b      	lsrs	r3, r3, #28
 8004f64:	f003 0307 	and.w	r3, r3, #7
 8004f68:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	019a      	lsls	r2, r3, #6
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	041b      	lsls	r3, r3, #16
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	061b      	lsls	r3, r3, #24
 8004f7c:	431a      	orrs	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	071b      	lsls	r3, r3, #28
 8004f82:	493e      	ldr	r1, [pc, #248]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f84:	4313      	orrs	r3, r2
 8004f86:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004f8a:	4b3c      	ldr	r3, [pc, #240]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f90:	f023 021f 	bic.w	r2, r3, #31
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	4938      	ldr	r1, [pc, #224]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d01d      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004fae:	4b33      	ldr	r3, [pc, #204]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fb4:	0e1b      	lsrs	r3, r3, #24
 8004fb6:	f003 030f 	and.w	r3, r3, #15
 8004fba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004fbc:	4b2f      	ldr	r3, [pc, #188]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fc2:	0f1b      	lsrs	r3, r3, #28
 8004fc4:	f003 0307 	and.w	r3, r3, #7
 8004fc8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	019a      	lsls	r2, r3, #6
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	041b      	lsls	r3, r3, #16
 8004fd6:	431a      	orrs	r2, r3
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	061b      	lsls	r3, r3, #24
 8004fdc:	431a      	orrs	r2, r3
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	071b      	lsls	r3, r3, #28
 8004fe2:	4926      	ldr	r1, [pc, #152]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d011      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	019a      	lsls	r2, r3, #6
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	041b      	lsls	r3, r3, #16
 8005002:	431a      	orrs	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	061b      	lsls	r3, r3, #24
 800500a:	431a      	orrs	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	071b      	lsls	r3, r3, #28
 8005012:	491a      	ldr	r1, [pc, #104]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005014:	4313      	orrs	r3, r2
 8005016:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800501a:	4b18      	ldr	r3, [pc, #96]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a17      	ldr	r2, [pc, #92]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005020:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005024:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005026:	f7fd fc31 	bl	800288c <HAL_GetTick>
 800502a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800502c:	e008      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800502e:	f7fd fc2d 	bl	800288c <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	2b64      	cmp	r3, #100	; 0x64
 800503a:	d901      	bls.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e0d8      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005040:	4b0e      	ldr	r3, [pc, #56]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d0f0      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	2b01      	cmp	r3, #1
 8005050:	f040 80ce 	bne.w	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005054:	4b09      	ldr	r3, [pc, #36]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a08      	ldr	r2, [pc, #32]	; (800507c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800505a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800505e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005060:	f7fd fc14 	bl	800288c <HAL_GetTick>
 8005064:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005066:	e00b      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005068:	f7fd fc10 	bl	800288c <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b64      	cmp	r3, #100	; 0x64
 8005074:	d904      	bls.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e0bb      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800507a:	bf00      	nop
 800507c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005080:	4b5e      	ldr	r3, [pc, #376]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005088:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800508c:	d0ec      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d009      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d02e      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d12a      	bne.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80050b6:	4b51      	ldr	r3, [pc, #324]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050bc:	0c1b      	lsrs	r3, r3, #16
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80050c4:	4b4d      	ldr	r3, [pc, #308]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ca:	0f1b      	lsrs	r3, r3, #28
 80050cc:	f003 0307 	and.w	r3, r3, #7
 80050d0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	019a      	lsls	r2, r3, #6
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	041b      	lsls	r3, r3, #16
 80050dc:	431a      	orrs	r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	061b      	lsls	r3, r3, #24
 80050e4:	431a      	orrs	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	071b      	lsls	r3, r3, #28
 80050ea:	4944      	ldr	r1, [pc, #272]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80050f2:	4b42      	ldr	r3, [pc, #264]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050f8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005100:	3b01      	subs	r3, #1
 8005102:	021b      	lsls	r3, r3, #8
 8005104:	493d      	ldr	r1, [pc, #244]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005106:	4313      	orrs	r3, r2
 8005108:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d022      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800511c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005120:	d11d      	bne.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005122:	4b36      	ldr	r3, [pc, #216]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005128:	0e1b      	lsrs	r3, r3, #24
 800512a:	f003 030f 	and.w	r3, r3, #15
 800512e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005130:	4b32      	ldr	r3, [pc, #200]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005136:	0f1b      	lsrs	r3, r3, #28
 8005138:	f003 0307 	and.w	r3, r3, #7
 800513c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	019a      	lsls	r2, r3, #6
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	041b      	lsls	r3, r3, #16
 800514a:	431a      	orrs	r2, r3
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	061b      	lsls	r3, r3, #24
 8005150:	431a      	orrs	r2, r3
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	071b      	lsls	r3, r3, #28
 8005156:	4929      	ldr	r1, [pc, #164]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005158:	4313      	orrs	r3, r2
 800515a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0308 	and.w	r3, r3, #8
 8005166:	2b00      	cmp	r3, #0
 8005168:	d028      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800516a:	4b24      	ldr	r3, [pc, #144]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800516c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005170:	0e1b      	lsrs	r3, r3, #24
 8005172:	f003 030f 	and.w	r3, r3, #15
 8005176:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005178:	4b20      	ldr	r3, [pc, #128]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800517a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800517e:	0c1b      	lsrs	r3, r3, #16
 8005180:	f003 0303 	and.w	r3, r3, #3
 8005184:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	019a      	lsls	r2, r3, #6
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	041b      	lsls	r3, r3, #16
 8005190:	431a      	orrs	r2, r3
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	061b      	lsls	r3, r3, #24
 8005196:	431a      	orrs	r2, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	69db      	ldr	r3, [r3, #28]
 800519c:	071b      	lsls	r3, r3, #28
 800519e:	4917      	ldr	r1, [pc, #92]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80051a6:	4b15      	ldr	r3, [pc, #84]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b4:	4911      	ldr	r1, [pc, #68]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80051bc:	4b0f      	ldr	r3, [pc, #60]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a0e      	ldr	r2, [pc, #56]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051c8:	f7fd fb60 	bl	800288c <HAL_GetTick>
 80051cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80051ce:	e008      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80051d0:	f7fd fb5c 	bl	800288c <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	2b64      	cmp	r3, #100	; 0x64
 80051dc:	d901      	bls.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e007      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80051e2:	4b06      	ldr	r3, [pc, #24]	; (80051fc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80051ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051ee:	d1ef      	bne.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3720      	adds	r7, #32
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	40023800 	.word	0x40023800

08005200 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d101      	bne.n	8005212 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e049      	b.n	80052a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b00      	cmp	r3, #0
 800521c:	d106      	bne.n	800522c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f7fd f922 	bl	8002470 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	3304      	adds	r3, #4
 800523c:	4619      	mov	r1, r3
 800523e:	4610      	mov	r0, r2
 8005240:	f000 fb80 	bl	8005944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}

080052ae <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80052ae:	b480      	push	{r7}
 80052b0:	b083      	sub	sp, #12
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	6a1a      	ldr	r2, [r3, #32]
 80052bc:	f241 1311 	movw	r3, #4369	; 0x1111
 80052c0:	4013      	ands	r3, r2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d10f      	bne.n	80052e6 <HAL_TIM_Base_Stop+0x38>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6a1a      	ldr	r2, [r3, #32]
 80052cc:	f240 4344 	movw	r3, #1092	; 0x444
 80052d0:	4013      	ands	r3, r2
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d107      	bne.n	80052e6 <HAL_TIM_Base_Stop+0x38>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0201 	bic.w	r2, r2, #1
 80052e4:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b085      	sub	sp, #20
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b01      	cmp	r3, #1
 800530e:	d001      	beq.n	8005314 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e054      	b.n	80053be <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68da      	ldr	r2, [r3, #12]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f042 0201 	orr.w	r2, r2, #1
 800532a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a26      	ldr	r2, [pc, #152]	; (80053cc <HAL_TIM_Base_Start_IT+0xd0>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d022      	beq.n	800537c <HAL_TIM_Base_Start_IT+0x80>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800533e:	d01d      	beq.n	800537c <HAL_TIM_Base_Start_IT+0x80>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a22      	ldr	r2, [pc, #136]	; (80053d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d018      	beq.n	800537c <HAL_TIM_Base_Start_IT+0x80>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a21      	ldr	r2, [pc, #132]	; (80053d4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d013      	beq.n	800537c <HAL_TIM_Base_Start_IT+0x80>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a1f      	ldr	r2, [pc, #124]	; (80053d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d00e      	beq.n	800537c <HAL_TIM_Base_Start_IT+0x80>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a1e      	ldr	r2, [pc, #120]	; (80053dc <HAL_TIM_Base_Start_IT+0xe0>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d009      	beq.n	800537c <HAL_TIM_Base_Start_IT+0x80>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a1c      	ldr	r2, [pc, #112]	; (80053e0 <HAL_TIM_Base_Start_IT+0xe4>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d004      	beq.n	800537c <HAL_TIM_Base_Start_IT+0x80>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a1b      	ldr	r2, [pc, #108]	; (80053e4 <HAL_TIM_Base_Start_IT+0xe8>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d115      	bne.n	80053a8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	689a      	ldr	r2, [r3, #8]
 8005382:	4b19      	ldr	r3, [pc, #100]	; (80053e8 <HAL_TIM_Base_Start_IT+0xec>)
 8005384:	4013      	ands	r3, r2
 8005386:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2b06      	cmp	r3, #6
 800538c:	d015      	beq.n	80053ba <HAL_TIM_Base_Start_IT+0xbe>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005394:	d011      	beq.n	80053ba <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f042 0201 	orr.w	r2, r2, #1
 80053a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053a6:	e008      	b.n	80053ba <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0201 	orr.w	r2, r2, #1
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	e000      	b.n	80053bc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3714      	adds	r7, #20
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	40010000 	.word	0x40010000
 80053d0:	40000400 	.word	0x40000400
 80053d4:	40000800 	.word	0x40000800
 80053d8:	40000c00 	.word	0x40000c00
 80053dc:	40010400 	.word	0x40010400
 80053e0:	40014000 	.word	0x40014000
 80053e4:	40001800 	.word	0x40001800
 80053e8:	00010007 	.word	0x00010007

080053ec <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68da      	ldr	r2, [r3, #12]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0201 	bic.w	r2, r2, #1
 8005402:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6a1a      	ldr	r2, [r3, #32]
 800540a:	f241 1311 	movw	r3, #4369	; 0x1111
 800540e:	4013      	ands	r3, r2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10f      	bne.n	8005434 <HAL_TIM_Base_Stop_IT+0x48>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6a1a      	ldr	r2, [r3, #32]
 800541a:	f240 4344 	movw	r3, #1092	; 0x444
 800541e:	4013      	ands	r3, r2
 8005420:	2b00      	cmp	r3, #0
 8005422:	d107      	bne.n	8005434 <HAL_TIM_Base_Stop_IT+0x48>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f022 0201 	bic.w	r2, r2, #1
 8005432:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
	...

0800544c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b086      	sub	sp, #24
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d101      	bne.n	8005460 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e08f      	b.n	8005580 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005466:	b2db      	uxtb	r3, r3
 8005468:	2b00      	cmp	r3, #0
 800546a:	d106      	bne.n	800547a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f7fc ff91 	bl	800239c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2202      	movs	r2, #2
 800547e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6899      	ldr	r1, [r3, #8]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	4b3e      	ldr	r3, [pc, #248]	; (8005588 <HAL_TIM_Encoder_Init+0x13c>)
 800548e:	400b      	ands	r3, r1
 8005490:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	3304      	adds	r3, #4
 800549a:	4619      	mov	r1, r3
 800549c:	4610      	mov	r0, r2
 800549e:	f000 fa51 	bl	8005944 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80054c4:	693a      	ldr	r2, [r7, #16]
 80054c6:	4b31      	ldr	r3, [pc, #196]	; (800558c <HAL_TIM_Encoder_Init+0x140>)
 80054c8:	4013      	ands	r3, r2
 80054ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	689a      	ldr	r2, [r3, #8]
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	021b      	lsls	r3, r3, #8
 80054d6:	4313      	orrs	r3, r2
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	4313      	orrs	r3, r2
 80054dc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	4b2b      	ldr	r3, [pc, #172]	; (8005590 <HAL_TIM_Encoder_Init+0x144>)
 80054e2:	4013      	ands	r3, r2
 80054e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	4b2a      	ldr	r3, [pc, #168]	; (8005594 <HAL_TIM_Encoder_Init+0x148>)
 80054ea:	4013      	ands	r3, r2
 80054ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	68da      	ldr	r2, [r3, #12]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	69db      	ldr	r3, [r3, #28]
 80054f6:	021b      	lsls	r3, r3, #8
 80054f8:	4313      	orrs	r3, r2
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	691b      	ldr	r3, [r3, #16]
 8005504:	011a      	lsls	r2, r3, #4
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	031b      	lsls	r3, r3, #12
 800550c:	4313      	orrs	r3, r2
 800550e:	693a      	ldr	r2, [r7, #16]
 8005510:	4313      	orrs	r3, r2
 8005512:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800551a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005522:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	011b      	lsls	r3, r3, #4
 800552e:	4313      	orrs	r3, r2
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	4313      	orrs	r3, r2
 8005534:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	693a      	ldr	r2, [r7, #16]
 8005544:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2201      	movs	r2, #1
 800555a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2201      	movs	r2, #1
 8005572:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3718      	adds	r7, #24
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	fffebff8 	.word	0xfffebff8
 800558c:	fffffcfc 	.word	0xfffffcfc
 8005590:	fffff3f3 	.word	0xfffff3f3
 8005594:	ffff0f0f 	.word	0xffff0f0f

08005598 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055a8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055b0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80055b8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055c0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d110      	bne.n	80055ea <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d102      	bne.n	80055d4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80055ce:	7b7b      	ldrb	r3, [r7, #13]
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d001      	beq.n	80055d8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e069      	b.n	80056ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2202      	movs	r2, #2
 80055dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2202      	movs	r2, #2
 80055e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055e8:	e031      	b.n	800564e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	2b04      	cmp	r3, #4
 80055ee:	d110      	bne.n	8005612 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80055f0:	7bbb      	ldrb	r3, [r7, #14]
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d102      	bne.n	80055fc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80055f6:	7b3b      	ldrb	r3, [r7, #12]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d001      	beq.n	8005600 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e055      	b.n	80056ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2202      	movs	r2, #2
 800560c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005610:	e01d      	b.n	800564e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005612:	7bfb      	ldrb	r3, [r7, #15]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d108      	bne.n	800562a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005618:	7bbb      	ldrb	r3, [r7, #14]
 800561a:	2b01      	cmp	r3, #1
 800561c:	d105      	bne.n	800562a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800561e:	7b7b      	ldrb	r3, [r7, #13]
 8005620:	2b01      	cmp	r3, #1
 8005622:	d102      	bne.n	800562a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005624:	7b3b      	ldrb	r3, [r7, #12]
 8005626:	2b01      	cmp	r3, #1
 8005628:	d001      	beq.n	800562e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e03e      	b.n	80056ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2202      	movs	r2, #2
 8005632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2202      	movs	r2, #2
 800563a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2202      	movs	r2, #2
 8005642:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2202      	movs	r2, #2
 800564a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d003      	beq.n	800565c <HAL_TIM_Encoder_Start+0xc4>
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	2b04      	cmp	r3, #4
 8005658:	d008      	beq.n	800566c <HAL_TIM_Encoder_Start+0xd4>
 800565a:	e00f      	b.n	800567c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2201      	movs	r2, #1
 8005662:	2100      	movs	r1, #0
 8005664:	4618      	mov	r0, r3
 8005666:	f000 fa0d 	bl	8005a84 <TIM_CCxChannelCmd>
      break;
 800566a:	e016      	b.n	800569a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2201      	movs	r2, #1
 8005672:	2104      	movs	r1, #4
 8005674:	4618      	mov	r0, r3
 8005676:	f000 fa05 	bl	8005a84 <TIM_CCxChannelCmd>
      break;
 800567a:	e00e      	b.n	800569a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2201      	movs	r2, #1
 8005682:	2100      	movs	r1, #0
 8005684:	4618      	mov	r0, r3
 8005686:	f000 f9fd 	bl	8005a84 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2201      	movs	r2, #1
 8005690:	2104      	movs	r1, #4
 8005692:	4618      	mov	r0, r3
 8005694:	f000 f9f6 	bl	8005a84 <TIM_CCxChannelCmd>
      break;
 8005698:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f042 0201 	orr.w	r2, r2, #1
 80056a8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3710      	adds	r7, #16
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	f003 0302 	and.w	r3, r3, #2
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d122      	bne.n	8005710 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	f003 0302 	and.w	r3, r3, #2
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d11b      	bne.n	8005710 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f06f 0202 	mvn.w	r2, #2
 80056e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	699b      	ldr	r3, [r3, #24]
 80056ee:	f003 0303 	and.w	r3, r3, #3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f905 	bl	8005906 <HAL_TIM_IC_CaptureCallback>
 80056fc:	e005      	b.n	800570a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 f8f7 	bl	80058f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 f908 	bl	800591a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	f003 0304 	and.w	r3, r3, #4
 800571a:	2b04      	cmp	r3, #4
 800571c:	d122      	bne.n	8005764 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	f003 0304 	and.w	r3, r3, #4
 8005728:	2b04      	cmp	r3, #4
 800572a:	d11b      	bne.n	8005764 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f06f 0204 	mvn.w	r2, #4
 8005734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2202      	movs	r2, #2
 800573a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005746:	2b00      	cmp	r3, #0
 8005748:	d003      	beq.n	8005752 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 f8db 	bl	8005906 <HAL_TIM_IC_CaptureCallback>
 8005750:	e005      	b.n	800575e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f000 f8cd 	bl	80058f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 f8de 	bl	800591a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	f003 0308 	and.w	r3, r3, #8
 800576e:	2b08      	cmp	r3, #8
 8005770:	d122      	bne.n	80057b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f003 0308 	and.w	r3, r3, #8
 800577c:	2b08      	cmp	r3, #8
 800577e:	d11b      	bne.n	80057b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f06f 0208 	mvn.w	r2, #8
 8005788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2204      	movs	r2, #4
 800578e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	69db      	ldr	r3, [r3, #28]
 8005796:	f003 0303 	and.w	r3, r3, #3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d003      	beq.n	80057a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f8b1 	bl	8005906 <HAL_TIM_IC_CaptureCallback>
 80057a4:	e005      	b.n	80057b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 f8a3 	bl	80058f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 f8b4 	bl	800591a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2200      	movs	r2, #0
 80057b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	f003 0310 	and.w	r3, r3, #16
 80057c2:	2b10      	cmp	r3, #16
 80057c4:	d122      	bne.n	800580c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	f003 0310 	and.w	r3, r3, #16
 80057d0:	2b10      	cmp	r3, #16
 80057d2:	d11b      	bne.n	800580c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f06f 0210 	mvn.w	r2, #16
 80057dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2208      	movs	r2, #8
 80057e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	69db      	ldr	r3, [r3, #28]
 80057ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d003      	beq.n	80057fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f887 	bl	8005906 <HAL_TIM_IC_CaptureCallback>
 80057f8:	e005      	b.n	8005806 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 f879 	bl	80058f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 f88a 	bl	800591a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	2b01      	cmp	r3, #1
 8005818:	d10e      	bne.n	8005838 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	f003 0301 	and.w	r3, r3, #1
 8005824:	2b01      	cmp	r3, #1
 8005826:	d107      	bne.n	8005838 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f06f 0201 	mvn.w	r2, #1
 8005830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f7fb ff84 	bl	8001740 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005842:	2b80      	cmp	r3, #128	; 0x80
 8005844:	d10e      	bne.n	8005864 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005850:	2b80      	cmp	r3, #128	; 0x80
 8005852:	d107      	bne.n	8005864 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800585c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f9ce 	bl	8005c00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800586e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005872:	d10e      	bne.n	8005892 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800587e:	2b80      	cmp	r3, #128	; 0x80
 8005880:	d107      	bne.n	8005892 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800588a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 f9c1 	bl	8005c14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800589c:	2b40      	cmp	r3, #64	; 0x40
 800589e:	d10e      	bne.n	80058be <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058aa:	2b40      	cmp	r3, #64	; 0x40
 80058ac:	d107      	bne.n	80058be <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 f838 	bl	800592e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	f003 0320 	and.w	r3, r3, #32
 80058c8:	2b20      	cmp	r3, #32
 80058ca:	d10e      	bne.n	80058ea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	f003 0320 	and.w	r3, r3, #32
 80058d6:	2b20      	cmp	r3, #32
 80058d8:	d107      	bne.n	80058ea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f06f 0220 	mvn.w	r2, #32
 80058e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 f981 	bl	8005bec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058ea:	bf00      	nop
 80058ec:	3708      	adds	r7, #8
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058f2:	b480      	push	{r7}
 80058f4:	b083      	sub	sp, #12
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058fa:	bf00      	nop
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr

08005906 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005906:	b480      	push	{r7}
 8005908:	b083      	sub	sp, #12
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800590e:	bf00      	nop
 8005910:	370c      	adds	r7, #12
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr

0800591a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800591a:	b480      	push	{r7}
 800591c:	b083      	sub	sp, #12
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005922:	bf00      	nop
 8005924:	370c      	adds	r7, #12
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800592e:	b480      	push	{r7}
 8005930:	b083      	sub	sp, #12
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005936:	bf00      	nop
 8005938:	370c      	adds	r7, #12
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
	...

08005944 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005944:	b480      	push	{r7}
 8005946:	b085      	sub	sp, #20
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4a40      	ldr	r2, [pc, #256]	; (8005a58 <TIM_Base_SetConfig+0x114>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d013      	beq.n	8005984 <TIM_Base_SetConfig+0x40>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005962:	d00f      	beq.n	8005984 <TIM_Base_SetConfig+0x40>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4a3d      	ldr	r2, [pc, #244]	; (8005a5c <TIM_Base_SetConfig+0x118>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d00b      	beq.n	8005984 <TIM_Base_SetConfig+0x40>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a3c      	ldr	r2, [pc, #240]	; (8005a60 <TIM_Base_SetConfig+0x11c>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d007      	beq.n	8005984 <TIM_Base_SetConfig+0x40>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a3b      	ldr	r2, [pc, #236]	; (8005a64 <TIM_Base_SetConfig+0x120>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d003      	beq.n	8005984 <TIM_Base_SetConfig+0x40>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a3a      	ldr	r2, [pc, #232]	; (8005a68 <TIM_Base_SetConfig+0x124>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d108      	bne.n	8005996 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800598a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	4313      	orrs	r3, r2
 8005994:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a2f      	ldr	r2, [pc, #188]	; (8005a58 <TIM_Base_SetConfig+0x114>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d02b      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059a4:	d027      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a2c      	ldr	r2, [pc, #176]	; (8005a5c <TIM_Base_SetConfig+0x118>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d023      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a2b      	ldr	r2, [pc, #172]	; (8005a60 <TIM_Base_SetConfig+0x11c>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d01f      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a2a      	ldr	r2, [pc, #168]	; (8005a64 <TIM_Base_SetConfig+0x120>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d01b      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a29      	ldr	r2, [pc, #164]	; (8005a68 <TIM_Base_SetConfig+0x124>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d017      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a28      	ldr	r2, [pc, #160]	; (8005a6c <TIM_Base_SetConfig+0x128>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d013      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a27      	ldr	r2, [pc, #156]	; (8005a70 <TIM_Base_SetConfig+0x12c>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d00f      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a26      	ldr	r2, [pc, #152]	; (8005a74 <TIM_Base_SetConfig+0x130>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d00b      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a25      	ldr	r2, [pc, #148]	; (8005a78 <TIM_Base_SetConfig+0x134>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d007      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a24      	ldr	r2, [pc, #144]	; (8005a7c <TIM_Base_SetConfig+0x138>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d003      	beq.n	80059f6 <TIM_Base_SetConfig+0xb2>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a23      	ldr	r2, [pc, #140]	; (8005a80 <TIM_Base_SetConfig+0x13c>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d108      	bne.n	8005a08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	68fa      	ldr	r2, [r7, #12]
 8005a1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	689a      	ldr	r2, [r3, #8]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a0a      	ldr	r2, [pc, #40]	; (8005a58 <TIM_Base_SetConfig+0x114>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d003      	beq.n	8005a3c <TIM_Base_SetConfig+0xf8>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a0c      	ldr	r2, [pc, #48]	; (8005a68 <TIM_Base_SetConfig+0x124>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d103      	bne.n	8005a44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	691a      	ldr	r2, [r3, #16]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	615a      	str	r2, [r3, #20]
}
 8005a4a:	bf00      	nop
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	40010000 	.word	0x40010000
 8005a5c:	40000400 	.word	0x40000400
 8005a60:	40000800 	.word	0x40000800
 8005a64:	40000c00 	.word	0x40000c00
 8005a68:	40010400 	.word	0x40010400
 8005a6c:	40014000 	.word	0x40014000
 8005a70:	40014400 	.word	0x40014400
 8005a74:	40014800 	.word	0x40014800
 8005a78:	40001800 	.word	0x40001800
 8005a7c:	40001c00 	.word	0x40001c00
 8005a80:	40002000 	.word	0x40002000

08005a84 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b087      	sub	sp, #28
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	f003 031f 	and.w	r3, r3, #31
 8005a96:	2201      	movs	r2, #1
 8005a98:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6a1a      	ldr	r2, [r3, #32]
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	43db      	mvns	r3, r3
 8005aa6:	401a      	ands	r2, r3
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6a1a      	ldr	r2, [r3, #32]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	f003 031f 	and.w	r3, r3, #31
 8005ab6:	6879      	ldr	r1, [r7, #4]
 8005ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8005abc:	431a      	orrs	r2, r3
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	621a      	str	r2, [r3, #32]
}
 8005ac2:	bf00      	nop
 8005ac4:	371c      	adds	r7, #28
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
	...

08005ad0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b085      	sub	sp, #20
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d101      	bne.n	8005ae8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ae4:	2302      	movs	r3, #2
 8005ae6:	e06d      	b.n	8005bc4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a30      	ldr	r2, [pc, #192]	; (8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d004      	beq.n	8005b1c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a2f      	ldr	r2, [pc, #188]	; (8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d108      	bne.n	8005b2e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b22:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b34:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a20      	ldr	r2, [pc, #128]	; (8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d022      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b5a:	d01d      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a1d      	ldr	r2, [pc, #116]	; (8005bd8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d018      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a1c      	ldr	r2, [pc, #112]	; (8005bdc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d013      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a1a      	ldr	r2, [pc, #104]	; (8005be0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d00e      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a15      	ldr	r2, [pc, #84]	; (8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d009      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a16      	ldr	r2, [pc, #88]	; (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d004      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a15      	ldr	r2, [pc, #84]	; (8005be8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d10c      	bne.n	8005bb2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	68ba      	ldr	r2, [r7, #8]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3714      	adds	r7, #20
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr
 8005bd0:	40010000 	.word	0x40010000
 8005bd4:	40010400 	.word	0x40010400
 8005bd8:	40000400 	.word	0x40000400
 8005bdc:	40000800 	.word	0x40000800
 8005be0:	40000c00 	.word	0x40000c00
 8005be4:	40014000 	.word	0x40014000
 8005be8:	40001800 	.word	0x40001800

08005bec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bf4:	bf00      	nop
 8005bf6:	370c      	adds	r7, #12
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c08:	bf00      	nop
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b082      	sub	sp, #8
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d101      	bne.n	8005c3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e040      	b.n	8005cbc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d106      	bne.n	8005c50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f7fc fcce 	bl	80025ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2224      	movs	r2, #36	; 0x24
 8005c54:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f022 0201 	bic.w	r2, r2, #1
 8005c64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 fc18 	bl	800649c <UART_SetConfig>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d101      	bne.n	8005c76 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e022      	b.n	8005cbc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d002      	beq.n	8005c84 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 fe6e 	bl	8006960 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685a      	ldr	r2, [r3, #4]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689a      	ldr	r2, [r3, #8]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ca2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f042 0201 	orr.w	r2, r2, #1
 8005cb2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f000 fef5 	bl	8006aa4 <UART_CheckIdleState>
 8005cba:	4603      	mov	r3, r0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3708      	adds	r7, #8
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b08a      	sub	sp, #40	; 0x28
 8005cc8:	af02      	add	r7, sp, #8
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	603b      	str	r3, [r7, #0]
 8005cd0:	4613      	mov	r3, r2
 8005cd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005cd8:	2b20      	cmp	r3, #32
 8005cda:	f040 8081 	bne.w	8005de0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d002      	beq.n	8005cea <HAL_UART_Transmit+0x26>
 8005ce4:	88fb      	ldrh	r3, [r7, #6]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e079      	b.n	8005de2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d101      	bne.n	8005cfc <HAL_UART_Transmit+0x38>
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	e072      	b.n	8005de2 <HAL_UART_Transmit+0x11e>
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2221      	movs	r2, #33	; 0x21
 8005d10:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d12:	f7fc fdbb 	bl	800288c <HAL_GetTick>
 8005d16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	88fa      	ldrh	r2, [r7, #6]
 8005d1c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	88fa      	ldrh	r2, [r7, #6]
 8005d24:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d30:	d108      	bne.n	8005d44 <HAL_UART_Transmit+0x80>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	691b      	ldr	r3, [r3, #16]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d104      	bne.n	8005d44 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	61bb      	str	r3, [r7, #24]
 8005d42:	e003      	b.n	8005d4c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005d54:	e02c      	b.n	8005db0 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	9300      	str	r3, [sp, #0]
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	2180      	movs	r1, #128	; 0x80
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 fee8 	bl	8006b36 <UART_WaitOnFlagUntilTimeout>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d001      	beq.n	8005d70 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e038      	b.n	8005de2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d10b      	bne.n	8005d8e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	881b      	ldrh	r3, [r3, #0]
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d84:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	3302      	adds	r3, #2
 8005d8a:	61bb      	str	r3, [r7, #24]
 8005d8c:	e007      	b.n	8005d9e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	781a      	ldrb	r2, [r3, #0]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	3b01      	subs	r3, #1
 8005da8:	b29a      	uxth	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1cc      	bne.n	8005d56 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	9300      	str	r3, [sp, #0]
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	2140      	movs	r1, #64	; 0x40
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f000 feb5 	bl	8006b36 <UART_WaitOnFlagUntilTimeout>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e005      	b.n	8005de2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2220      	movs	r2, #32
 8005dda:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	e000      	b.n	8005de2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005de0:	2302      	movs	r3, #2
  }
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3720      	adds	r7, #32
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}

08005dea <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005dea:	b580      	push	{r7, lr}
 8005dec:	b08a      	sub	sp, #40	; 0x28
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	60f8      	str	r0, [r7, #12]
 8005df2:	60b9      	str	r1, [r7, #8]
 8005df4:	4613      	mov	r3, r2
 8005df6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005dfc:	2b20      	cmp	r3, #32
 8005dfe:	d13d      	bne.n	8005e7c <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d002      	beq.n	8005e0c <HAL_UART_Receive_IT+0x22>
 8005e06:	88fb      	ldrh	r3, [r7, #6]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d101      	bne.n	8005e10 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e036      	b.n	8005e7e <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d101      	bne.n	8005e1e <HAL_UART_Receive_IT+0x34>
 8005e1a:	2302      	movs	r3, #2
 8005e1c:	e02f      	b.n	8005e7e <HAL_UART_Receive_IT+0x94>
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d018      	beq.n	8005e6c <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	e853 3f00 	ldrex	r3, [r3]
 8005e46:	613b      	str	r3, [r7, #16]
   return(result);
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005e4e:	627b      	str	r3, [r7, #36]	; 0x24
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	461a      	mov	r2, r3
 8005e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e58:	623b      	str	r3, [r7, #32]
 8005e5a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5c:	69f9      	ldr	r1, [r7, #28]
 8005e5e:	6a3a      	ldr	r2, [r7, #32]
 8005e60:	e841 2300 	strex	r3, r2, [r1]
 8005e64:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d1e6      	bne.n	8005e3a <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005e6c:	88fb      	ldrh	r3, [r7, #6]
 8005e6e:	461a      	mov	r2, r3
 8005e70:	68b9      	ldr	r1, [r7, #8]
 8005e72:	68f8      	ldr	r0, [r7, #12]
 8005e74:	f000 ff24 	bl	8006cc0 <UART_Start_Receive_IT>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	e000      	b.n	8005e7e <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e7c:	2302      	movs	r3, #2
  }
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3728      	adds	r7, #40	; 0x28
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
	...

08005e88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b0ba      	sub	sp, #232	; 0xe8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	69db      	ldr	r3, [r3, #28]
 8005e96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005eae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005eb2:	f640 030f 	movw	r3, #2063	; 0x80f
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005ebc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d115      	bne.n	8005ef0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ec8:	f003 0320 	and.w	r3, r3, #32
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d00f      	beq.n	8005ef0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ed4:	f003 0320 	and.w	r3, r3, #32
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d009      	beq.n	8005ef0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 82a4 	beq.w	800642e <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	4798      	blx	r3
      }
      return;
 8005eee:	e29e      	b.n	800642e <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005ef0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 8117 	beq.w	8006128 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005efa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005efe:	f003 0301 	and.w	r3, r3, #1
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d106      	bne.n	8005f14 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005f06:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005f0a:	4b85      	ldr	r3, [pc, #532]	; (8006120 <HAL_UART_IRQHandler+0x298>)
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	f000 810a 	beq.w	8006128 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f18:	f003 0301 	and.w	r3, r3, #1
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d011      	beq.n	8005f44 <HAL_UART_IRQHandler+0xbc>
 8005f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00b      	beq.n	8005f44 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2201      	movs	r2, #1
 8005f32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f3a:	f043 0201 	orr.w	r2, r3, #1
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f48:	f003 0302 	and.w	r3, r3, #2
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d011      	beq.n	8005f74 <HAL_UART_IRQHandler+0xec>
 8005f50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d00b      	beq.n	8005f74 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2202      	movs	r2, #2
 8005f62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f6a:	f043 0204 	orr.w	r2, r3, #4
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f78:	f003 0304 	and.w	r3, r3, #4
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d011      	beq.n	8005fa4 <HAL_UART_IRQHandler+0x11c>
 8005f80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f84:	f003 0301 	and.w	r3, r3, #1
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00b      	beq.n	8005fa4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2204      	movs	r2, #4
 8005f92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f9a:	f043 0202 	orr.w	r2, r3, #2
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005fa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fa8:	f003 0308 	and.w	r3, r3, #8
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d017      	beq.n	8005fe0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005fb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fb4:	f003 0320 	and.w	r3, r3, #32
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d105      	bne.n	8005fc8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005fbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fc0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00b      	beq.n	8005fe0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	2208      	movs	r2, #8
 8005fce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005fd6:	f043 0208 	orr.w	r2, r3, #8
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005fe0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fe4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d012      	beq.n	8006012 <HAL_UART_IRQHandler+0x18a>
 8005fec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ff0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00c      	beq.n	8006012 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006000:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006008:	f043 0220 	orr.w	r2, r3, #32
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006018:	2b00      	cmp	r3, #0
 800601a:	f000 820a 	beq.w	8006432 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800601e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006022:	f003 0320 	and.w	r3, r3, #32
 8006026:	2b00      	cmp	r3, #0
 8006028:	d00d      	beq.n	8006046 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800602a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800602e:	f003 0320 	and.w	r3, r3, #32
 8006032:	2b00      	cmp	r3, #0
 8006034:	d007      	beq.n	8006046 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800603a:	2b00      	cmp	r3, #0
 800603c:	d003      	beq.n	8006046 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800604c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800605a:	2b40      	cmp	r3, #64	; 0x40
 800605c:	d005      	beq.n	800606a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800605e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006062:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006066:	2b00      	cmp	r3, #0
 8006068:	d04f      	beq.n	800610a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 fef2 	bl	8006e54 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800607a:	2b40      	cmp	r3, #64	; 0x40
 800607c:	d141      	bne.n	8006102 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	3308      	adds	r3, #8
 8006084:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006088:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800608c:	e853 3f00 	ldrex	r3, [r3]
 8006090:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006094:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800609c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	3308      	adds	r3, #8
 80060a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80060aa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80060ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80060b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80060ba:	e841 2300 	strex	r3, r2, [r1]
 80060be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80060c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1d9      	bne.n	800607e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d013      	beq.n	80060fa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060d6:	4a13      	ldr	r2, [pc, #76]	; (8006124 <HAL_UART_IRQHandler+0x29c>)
 80060d8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060de:	4618      	mov	r0, r3
 80060e0:	f7fd fbf3 	bl	80038ca <HAL_DMA_Abort_IT>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d017      	beq.n	800611a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80060f4:	4610      	mov	r0, r2
 80060f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060f8:	e00f      	b.n	800611a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 f9ae 	bl	800645c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006100:	e00b      	b.n	800611a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 f9aa 	bl	800645c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006108:	e007      	b.n	800611a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 f9a6 	bl	800645c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006118:	e18b      	b.n	8006432 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800611a:	bf00      	nop
    return;
 800611c:	e189      	b.n	8006432 <HAL_UART_IRQHandler+0x5aa>
 800611e:	bf00      	nop
 8006120:	04000120 	.word	0x04000120
 8006124:	08006f1b 	.word	0x08006f1b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800612c:	2b01      	cmp	r3, #1
 800612e:	f040 8144 	bne.w	80063ba <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006136:	f003 0310 	and.w	r3, r3, #16
 800613a:	2b00      	cmp	r3, #0
 800613c:	f000 813d 	beq.w	80063ba <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006140:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006144:	f003 0310 	and.w	r3, r3, #16
 8006148:	2b00      	cmp	r3, #0
 800614a:	f000 8136 	beq.w	80063ba <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2210      	movs	r2, #16
 8006154:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006160:	2b40      	cmp	r3, #64	; 0x40
 8006162:	f040 80b2 	bne.w	80062ca <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006172:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006176:	2b00      	cmp	r3, #0
 8006178:	f000 815d 	beq.w	8006436 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006182:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006186:	429a      	cmp	r2, r3
 8006188:	f080 8155 	bcs.w	8006436 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006192:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800619a:	69db      	ldr	r3, [r3, #28]
 800619c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061a0:	f000 8085 	beq.w	80062ae <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80061b0:	e853 3f00 	ldrex	r3, [r3]
 80061b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80061b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80061bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	461a      	mov	r2, r3
 80061ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80061ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80061d2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80061da:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80061de:	e841 2300 	strex	r3, r2, [r1]
 80061e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80061e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1da      	bne.n	80061a4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	3308      	adds	r3, #8
 80061f4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061f8:	e853 3f00 	ldrex	r3, [r3]
 80061fc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80061fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006200:	f023 0301 	bic.w	r3, r3, #1
 8006204:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	3308      	adds	r3, #8
 800620e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006212:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006216:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006218:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800621a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800621e:	e841 2300 	strex	r3, r2, [r1]
 8006222:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006224:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006226:	2b00      	cmp	r3, #0
 8006228:	d1e1      	bne.n	80061ee <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	3308      	adds	r3, #8
 8006230:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006232:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006234:	e853 3f00 	ldrex	r3, [r3]
 8006238:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800623a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800623c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006240:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	3308      	adds	r3, #8
 800624a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800624e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006250:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006252:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006254:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006256:	e841 2300 	strex	r3, r2, [r1]
 800625a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800625c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1e3      	bne.n	800622a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2220      	movs	r2, #32
 8006266:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006274:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006276:	e853 3f00 	ldrex	r3, [r3]
 800627a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800627c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800627e:	f023 0310 	bic.w	r3, r3, #16
 8006282:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	461a      	mov	r2, r3
 800628c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006290:	65bb      	str	r3, [r7, #88]	; 0x58
 8006292:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006294:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006296:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006298:	e841 2300 	strex	r3, r2, [r1]
 800629c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800629e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1e4      	bne.n	800626e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062a8:	4618      	mov	r0, r3
 80062aa:	f7fd fa9e 	bl	80037ea <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	b29b      	uxth	r3, r3
 80062c0:	4619      	mov	r1, r3
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f8d4 	bl	8006470 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80062c8:	e0b5      	b.n	8006436 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f000 80a7 	beq.w	800643a <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 80062ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f000 80a2 	beq.w	800643a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062fe:	e853 3f00 	ldrex	r3, [r3]
 8006302:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006306:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800630a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	461a      	mov	r2, r3
 8006314:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006318:	647b      	str	r3, [r7, #68]	; 0x44
 800631a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800631e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006320:	e841 2300 	strex	r3, r2, [r1]
 8006324:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006326:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006328:	2b00      	cmp	r3, #0
 800632a:	d1e4      	bne.n	80062f6 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	3308      	adds	r3, #8
 8006332:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006336:	e853 3f00 	ldrex	r3, [r3]
 800633a:	623b      	str	r3, [r7, #32]
   return(result);
 800633c:	6a3b      	ldr	r3, [r7, #32]
 800633e:	f023 0301 	bic.w	r3, r3, #1
 8006342:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	3308      	adds	r3, #8
 800634c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006350:	633a      	str	r2, [r7, #48]	; 0x30
 8006352:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006354:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006356:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006358:	e841 2300 	strex	r3, r2, [r1]
 800635c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800635e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006360:	2b00      	cmp	r3, #0
 8006362:	d1e3      	bne.n	800632c <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2220      	movs	r2, #32
 8006368:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	e853 3f00 	ldrex	r3, [r3]
 8006382:	60fb      	str	r3, [r7, #12]
   return(result);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f023 0310 	bic.w	r3, r3, #16
 800638a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	461a      	mov	r2, r3
 8006394:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006398:	61fb      	str	r3, [r7, #28]
 800639a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639c:	69b9      	ldr	r1, [r7, #24]
 800639e:	69fa      	ldr	r2, [r7, #28]
 80063a0:	e841 2300 	strex	r3, r2, [r1]
 80063a4:	617b      	str	r3, [r7, #20]
   return(result);
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d1e4      	bne.n	8006376 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80063b0:	4619      	mov	r1, r3
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 f85c 	bl	8006470 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80063b8:	e03f      	b.n	800643a <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80063ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00e      	beq.n	80063e4 <HAL_UART_IRQHandler+0x55c>
 80063c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d008      	beq.n	80063e4 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80063da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f000 f853 	bl	8006488 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80063e2:	e02d      	b.n	8006440 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80063e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00e      	beq.n	800640e <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80063f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d008      	beq.n	800640e <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006400:	2b00      	cmp	r3, #0
 8006402:	d01c      	beq.n	800643e <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	4798      	blx	r3
    }
    return;
 800640c:	e017      	b.n	800643e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800640e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006416:	2b00      	cmp	r3, #0
 8006418:	d012      	beq.n	8006440 <HAL_UART_IRQHandler+0x5b8>
 800641a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800641e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006422:	2b00      	cmp	r3, #0
 8006424:	d00c      	beq.n	8006440 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 fd8d 	bl	8006f46 <UART_EndTransmit_IT>
    return;
 800642c:	e008      	b.n	8006440 <HAL_UART_IRQHandler+0x5b8>
      return;
 800642e:	bf00      	nop
 8006430:	e006      	b.n	8006440 <HAL_UART_IRQHandler+0x5b8>
    return;
 8006432:	bf00      	nop
 8006434:	e004      	b.n	8006440 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006436:	bf00      	nop
 8006438:	e002      	b.n	8006440 <HAL_UART_IRQHandler+0x5b8>
      return;
 800643a:	bf00      	nop
 800643c:	e000      	b.n	8006440 <HAL_UART_IRQHandler+0x5b8>
    return;
 800643e:	bf00      	nop
  }

}
 8006440:	37e8      	adds	r7, #232	; 0xe8
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop

08006448 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006450:	bf00      	nop
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr

0800645c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	460b      	mov	r3, r1
 800647a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800647c:	bf00      	nop
 800647e:	370c      	adds	r7, #12
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b088      	sub	sp, #32
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80064a4:	2300      	movs	r3, #0
 80064a6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689a      	ldr	r2, [r3, #8]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	691b      	ldr	r3, [r3, #16]
 80064b0:	431a      	orrs	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	695b      	ldr	r3, [r3, #20]
 80064b6:	431a      	orrs	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	69db      	ldr	r3, [r3, #28]
 80064bc:	4313      	orrs	r3, r2
 80064be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	4ba7      	ldr	r3, [pc, #668]	; (8006764 <UART_SetConfig+0x2c8>)
 80064c8:	4013      	ands	r3, r2
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	6812      	ldr	r2, [r2, #0]
 80064ce:	6979      	ldr	r1, [r7, #20]
 80064d0:	430b      	orrs	r3, r1
 80064d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	68da      	ldr	r2, [r3, #12]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	430a      	orrs	r2, r1
 80064e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a1b      	ldr	r3, [r3, #32]
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	697a      	ldr	r2, [r7, #20]
 800650a:	430a      	orrs	r2, r1
 800650c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a95      	ldr	r2, [pc, #596]	; (8006768 <UART_SetConfig+0x2cc>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d120      	bne.n	800655a <UART_SetConfig+0xbe>
 8006518:	4b94      	ldr	r3, [pc, #592]	; (800676c <UART_SetConfig+0x2d0>)
 800651a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800651e:	f003 0303 	and.w	r3, r3, #3
 8006522:	2b03      	cmp	r3, #3
 8006524:	d816      	bhi.n	8006554 <UART_SetConfig+0xb8>
 8006526:	a201      	add	r2, pc, #4	; (adr r2, 800652c <UART_SetConfig+0x90>)
 8006528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800652c:	0800653d 	.word	0x0800653d
 8006530:	08006549 	.word	0x08006549
 8006534:	08006543 	.word	0x08006543
 8006538:	0800654f 	.word	0x0800654f
 800653c:	2301      	movs	r3, #1
 800653e:	77fb      	strb	r3, [r7, #31]
 8006540:	e14f      	b.n	80067e2 <UART_SetConfig+0x346>
 8006542:	2302      	movs	r3, #2
 8006544:	77fb      	strb	r3, [r7, #31]
 8006546:	e14c      	b.n	80067e2 <UART_SetConfig+0x346>
 8006548:	2304      	movs	r3, #4
 800654a:	77fb      	strb	r3, [r7, #31]
 800654c:	e149      	b.n	80067e2 <UART_SetConfig+0x346>
 800654e:	2308      	movs	r3, #8
 8006550:	77fb      	strb	r3, [r7, #31]
 8006552:	e146      	b.n	80067e2 <UART_SetConfig+0x346>
 8006554:	2310      	movs	r3, #16
 8006556:	77fb      	strb	r3, [r7, #31]
 8006558:	e143      	b.n	80067e2 <UART_SetConfig+0x346>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a84      	ldr	r2, [pc, #528]	; (8006770 <UART_SetConfig+0x2d4>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d132      	bne.n	80065ca <UART_SetConfig+0x12e>
 8006564:	4b81      	ldr	r3, [pc, #516]	; (800676c <UART_SetConfig+0x2d0>)
 8006566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800656a:	f003 030c 	and.w	r3, r3, #12
 800656e:	2b0c      	cmp	r3, #12
 8006570:	d828      	bhi.n	80065c4 <UART_SetConfig+0x128>
 8006572:	a201      	add	r2, pc, #4	; (adr r2, 8006578 <UART_SetConfig+0xdc>)
 8006574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006578:	080065ad 	.word	0x080065ad
 800657c:	080065c5 	.word	0x080065c5
 8006580:	080065c5 	.word	0x080065c5
 8006584:	080065c5 	.word	0x080065c5
 8006588:	080065b9 	.word	0x080065b9
 800658c:	080065c5 	.word	0x080065c5
 8006590:	080065c5 	.word	0x080065c5
 8006594:	080065c5 	.word	0x080065c5
 8006598:	080065b3 	.word	0x080065b3
 800659c:	080065c5 	.word	0x080065c5
 80065a0:	080065c5 	.word	0x080065c5
 80065a4:	080065c5 	.word	0x080065c5
 80065a8:	080065bf 	.word	0x080065bf
 80065ac:	2300      	movs	r3, #0
 80065ae:	77fb      	strb	r3, [r7, #31]
 80065b0:	e117      	b.n	80067e2 <UART_SetConfig+0x346>
 80065b2:	2302      	movs	r3, #2
 80065b4:	77fb      	strb	r3, [r7, #31]
 80065b6:	e114      	b.n	80067e2 <UART_SetConfig+0x346>
 80065b8:	2304      	movs	r3, #4
 80065ba:	77fb      	strb	r3, [r7, #31]
 80065bc:	e111      	b.n	80067e2 <UART_SetConfig+0x346>
 80065be:	2308      	movs	r3, #8
 80065c0:	77fb      	strb	r3, [r7, #31]
 80065c2:	e10e      	b.n	80067e2 <UART_SetConfig+0x346>
 80065c4:	2310      	movs	r3, #16
 80065c6:	77fb      	strb	r3, [r7, #31]
 80065c8:	e10b      	b.n	80067e2 <UART_SetConfig+0x346>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a69      	ldr	r2, [pc, #420]	; (8006774 <UART_SetConfig+0x2d8>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d120      	bne.n	8006616 <UART_SetConfig+0x17a>
 80065d4:	4b65      	ldr	r3, [pc, #404]	; (800676c <UART_SetConfig+0x2d0>)
 80065d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065da:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80065de:	2b30      	cmp	r3, #48	; 0x30
 80065e0:	d013      	beq.n	800660a <UART_SetConfig+0x16e>
 80065e2:	2b30      	cmp	r3, #48	; 0x30
 80065e4:	d814      	bhi.n	8006610 <UART_SetConfig+0x174>
 80065e6:	2b20      	cmp	r3, #32
 80065e8:	d009      	beq.n	80065fe <UART_SetConfig+0x162>
 80065ea:	2b20      	cmp	r3, #32
 80065ec:	d810      	bhi.n	8006610 <UART_SetConfig+0x174>
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d002      	beq.n	80065f8 <UART_SetConfig+0x15c>
 80065f2:	2b10      	cmp	r3, #16
 80065f4:	d006      	beq.n	8006604 <UART_SetConfig+0x168>
 80065f6:	e00b      	b.n	8006610 <UART_SetConfig+0x174>
 80065f8:	2300      	movs	r3, #0
 80065fa:	77fb      	strb	r3, [r7, #31]
 80065fc:	e0f1      	b.n	80067e2 <UART_SetConfig+0x346>
 80065fe:	2302      	movs	r3, #2
 8006600:	77fb      	strb	r3, [r7, #31]
 8006602:	e0ee      	b.n	80067e2 <UART_SetConfig+0x346>
 8006604:	2304      	movs	r3, #4
 8006606:	77fb      	strb	r3, [r7, #31]
 8006608:	e0eb      	b.n	80067e2 <UART_SetConfig+0x346>
 800660a:	2308      	movs	r3, #8
 800660c:	77fb      	strb	r3, [r7, #31]
 800660e:	e0e8      	b.n	80067e2 <UART_SetConfig+0x346>
 8006610:	2310      	movs	r3, #16
 8006612:	77fb      	strb	r3, [r7, #31]
 8006614:	e0e5      	b.n	80067e2 <UART_SetConfig+0x346>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a57      	ldr	r2, [pc, #348]	; (8006778 <UART_SetConfig+0x2dc>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d120      	bne.n	8006662 <UART_SetConfig+0x1c6>
 8006620:	4b52      	ldr	r3, [pc, #328]	; (800676c <UART_SetConfig+0x2d0>)
 8006622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006626:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800662a:	2bc0      	cmp	r3, #192	; 0xc0
 800662c:	d013      	beq.n	8006656 <UART_SetConfig+0x1ba>
 800662e:	2bc0      	cmp	r3, #192	; 0xc0
 8006630:	d814      	bhi.n	800665c <UART_SetConfig+0x1c0>
 8006632:	2b80      	cmp	r3, #128	; 0x80
 8006634:	d009      	beq.n	800664a <UART_SetConfig+0x1ae>
 8006636:	2b80      	cmp	r3, #128	; 0x80
 8006638:	d810      	bhi.n	800665c <UART_SetConfig+0x1c0>
 800663a:	2b00      	cmp	r3, #0
 800663c:	d002      	beq.n	8006644 <UART_SetConfig+0x1a8>
 800663e:	2b40      	cmp	r3, #64	; 0x40
 8006640:	d006      	beq.n	8006650 <UART_SetConfig+0x1b4>
 8006642:	e00b      	b.n	800665c <UART_SetConfig+0x1c0>
 8006644:	2300      	movs	r3, #0
 8006646:	77fb      	strb	r3, [r7, #31]
 8006648:	e0cb      	b.n	80067e2 <UART_SetConfig+0x346>
 800664a:	2302      	movs	r3, #2
 800664c:	77fb      	strb	r3, [r7, #31]
 800664e:	e0c8      	b.n	80067e2 <UART_SetConfig+0x346>
 8006650:	2304      	movs	r3, #4
 8006652:	77fb      	strb	r3, [r7, #31]
 8006654:	e0c5      	b.n	80067e2 <UART_SetConfig+0x346>
 8006656:	2308      	movs	r3, #8
 8006658:	77fb      	strb	r3, [r7, #31]
 800665a:	e0c2      	b.n	80067e2 <UART_SetConfig+0x346>
 800665c:	2310      	movs	r3, #16
 800665e:	77fb      	strb	r3, [r7, #31]
 8006660:	e0bf      	b.n	80067e2 <UART_SetConfig+0x346>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a45      	ldr	r2, [pc, #276]	; (800677c <UART_SetConfig+0x2e0>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d125      	bne.n	80066b8 <UART_SetConfig+0x21c>
 800666c:	4b3f      	ldr	r3, [pc, #252]	; (800676c <UART_SetConfig+0x2d0>)
 800666e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006672:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006676:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800667a:	d017      	beq.n	80066ac <UART_SetConfig+0x210>
 800667c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006680:	d817      	bhi.n	80066b2 <UART_SetConfig+0x216>
 8006682:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006686:	d00b      	beq.n	80066a0 <UART_SetConfig+0x204>
 8006688:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800668c:	d811      	bhi.n	80066b2 <UART_SetConfig+0x216>
 800668e:	2b00      	cmp	r3, #0
 8006690:	d003      	beq.n	800669a <UART_SetConfig+0x1fe>
 8006692:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006696:	d006      	beq.n	80066a6 <UART_SetConfig+0x20a>
 8006698:	e00b      	b.n	80066b2 <UART_SetConfig+0x216>
 800669a:	2300      	movs	r3, #0
 800669c:	77fb      	strb	r3, [r7, #31]
 800669e:	e0a0      	b.n	80067e2 <UART_SetConfig+0x346>
 80066a0:	2302      	movs	r3, #2
 80066a2:	77fb      	strb	r3, [r7, #31]
 80066a4:	e09d      	b.n	80067e2 <UART_SetConfig+0x346>
 80066a6:	2304      	movs	r3, #4
 80066a8:	77fb      	strb	r3, [r7, #31]
 80066aa:	e09a      	b.n	80067e2 <UART_SetConfig+0x346>
 80066ac:	2308      	movs	r3, #8
 80066ae:	77fb      	strb	r3, [r7, #31]
 80066b0:	e097      	b.n	80067e2 <UART_SetConfig+0x346>
 80066b2:	2310      	movs	r3, #16
 80066b4:	77fb      	strb	r3, [r7, #31]
 80066b6:	e094      	b.n	80067e2 <UART_SetConfig+0x346>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a30      	ldr	r2, [pc, #192]	; (8006780 <UART_SetConfig+0x2e4>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d125      	bne.n	800670e <UART_SetConfig+0x272>
 80066c2:	4b2a      	ldr	r3, [pc, #168]	; (800676c <UART_SetConfig+0x2d0>)
 80066c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80066cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80066d0:	d017      	beq.n	8006702 <UART_SetConfig+0x266>
 80066d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80066d6:	d817      	bhi.n	8006708 <UART_SetConfig+0x26c>
 80066d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066dc:	d00b      	beq.n	80066f6 <UART_SetConfig+0x25a>
 80066de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066e2:	d811      	bhi.n	8006708 <UART_SetConfig+0x26c>
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d003      	beq.n	80066f0 <UART_SetConfig+0x254>
 80066e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066ec:	d006      	beq.n	80066fc <UART_SetConfig+0x260>
 80066ee:	e00b      	b.n	8006708 <UART_SetConfig+0x26c>
 80066f0:	2301      	movs	r3, #1
 80066f2:	77fb      	strb	r3, [r7, #31]
 80066f4:	e075      	b.n	80067e2 <UART_SetConfig+0x346>
 80066f6:	2302      	movs	r3, #2
 80066f8:	77fb      	strb	r3, [r7, #31]
 80066fa:	e072      	b.n	80067e2 <UART_SetConfig+0x346>
 80066fc:	2304      	movs	r3, #4
 80066fe:	77fb      	strb	r3, [r7, #31]
 8006700:	e06f      	b.n	80067e2 <UART_SetConfig+0x346>
 8006702:	2308      	movs	r3, #8
 8006704:	77fb      	strb	r3, [r7, #31]
 8006706:	e06c      	b.n	80067e2 <UART_SetConfig+0x346>
 8006708:	2310      	movs	r3, #16
 800670a:	77fb      	strb	r3, [r7, #31]
 800670c:	e069      	b.n	80067e2 <UART_SetConfig+0x346>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a1c      	ldr	r2, [pc, #112]	; (8006784 <UART_SetConfig+0x2e8>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d137      	bne.n	8006788 <UART_SetConfig+0x2ec>
 8006718:	4b14      	ldr	r3, [pc, #80]	; (800676c <UART_SetConfig+0x2d0>)
 800671a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800671e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006722:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006726:	d017      	beq.n	8006758 <UART_SetConfig+0x2bc>
 8006728:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800672c:	d817      	bhi.n	800675e <UART_SetConfig+0x2c2>
 800672e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006732:	d00b      	beq.n	800674c <UART_SetConfig+0x2b0>
 8006734:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006738:	d811      	bhi.n	800675e <UART_SetConfig+0x2c2>
 800673a:	2b00      	cmp	r3, #0
 800673c:	d003      	beq.n	8006746 <UART_SetConfig+0x2aa>
 800673e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006742:	d006      	beq.n	8006752 <UART_SetConfig+0x2b6>
 8006744:	e00b      	b.n	800675e <UART_SetConfig+0x2c2>
 8006746:	2300      	movs	r3, #0
 8006748:	77fb      	strb	r3, [r7, #31]
 800674a:	e04a      	b.n	80067e2 <UART_SetConfig+0x346>
 800674c:	2302      	movs	r3, #2
 800674e:	77fb      	strb	r3, [r7, #31]
 8006750:	e047      	b.n	80067e2 <UART_SetConfig+0x346>
 8006752:	2304      	movs	r3, #4
 8006754:	77fb      	strb	r3, [r7, #31]
 8006756:	e044      	b.n	80067e2 <UART_SetConfig+0x346>
 8006758:	2308      	movs	r3, #8
 800675a:	77fb      	strb	r3, [r7, #31]
 800675c:	e041      	b.n	80067e2 <UART_SetConfig+0x346>
 800675e:	2310      	movs	r3, #16
 8006760:	77fb      	strb	r3, [r7, #31]
 8006762:	e03e      	b.n	80067e2 <UART_SetConfig+0x346>
 8006764:	efff69f3 	.word	0xefff69f3
 8006768:	40011000 	.word	0x40011000
 800676c:	40023800 	.word	0x40023800
 8006770:	40004400 	.word	0x40004400
 8006774:	40004800 	.word	0x40004800
 8006778:	40004c00 	.word	0x40004c00
 800677c:	40005000 	.word	0x40005000
 8006780:	40011400 	.word	0x40011400
 8006784:	40007800 	.word	0x40007800
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a71      	ldr	r2, [pc, #452]	; (8006954 <UART_SetConfig+0x4b8>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d125      	bne.n	80067de <UART_SetConfig+0x342>
 8006792:	4b71      	ldr	r3, [pc, #452]	; (8006958 <UART_SetConfig+0x4bc>)
 8006794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006798:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800679c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80067a0:	d017      	beq.n	80067d2 <UART_SetConfig+0x336>
 80067a2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80067a6:	d817      	bhi.n	80067d8 <UART_SetConfig+0x33c>
 80067a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067ac:	d00b      	beq.n	80067c6 <UART_SetConfig+0x32a>
 80067ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067b2:	d811      	bhi.n	80067d8 <UART_SetConfig+0x33c>
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d003      	beq.n	80067c0 <UART_SetConfig+0x324>
 80067b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80067bc:	d006      	beq.n	80067cc <UART_SetConfig+0x330>
 80067be:	e00b      	b.n	80067d8 <UART_SetConfig+0x33c>
 80067c0:	2300      	movs	r3, #0
 80067c2:	77fb      	strb	r3, [r7, #31]
 80067c4:	e00d      	b.n	80067e2 <UART_SetConfig+0x346>
 80067c6:	2302      	movs	r3, #2
 80067c8:	77fb      	strb	r3, [r7, #31]
 80067ca:	e00a      	b.n	80067e2 <UART_SetConfig+0x346>
 80067cc:	2304      	movs	r3, #4
 80067ce:	77fb      	strb	r3, [r7, #31]
 80067d0:	e007      	b.n	80067e2 <UART_SetConfig+0x346>
 80067d2:	2308      	movs	r3, #8
 80067d4:	77fb      	strb	r3, [r7, #31]
 80067d6:	e004      	b.n	80067e2 <UART_SetConfig+0x346>
 80067d8:	2310      	movs	r3, #16
 80067da:	77fb      	strb	r3, [r7, #31]
 80067dc:	e001      	b.n	80067e2 <UART_SetConfig+0x346>
 80067de:	2310      	movs	r3, #16
 80067e0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	69db      	ldr	r3, [r3, #28]
 80067e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067ea:	d15a      	bne.n	80068a2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 80067ec:	7ffb      	ldrb	r3, [r7, #31]
 80067ee:	2b08      	cmp	r3, #8
 80067f0:	d827      	bhi.n	8006842 <UART_SetConfig+0x3a6>
 80067f2:	a201      	add	r2, pc, #4	; (adr r2, 80067f8 <UART_SetConfig+0x35c>)
 80067f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067f8:	0800681d 	.word	0x0800681d
 80067fc:	08006825 	.word	0x08006825
 8006800:	0800682d 	.word	0x0800682d
 8006804:	08006843 	.word	0x08006843
 8006808:	08006833 	.word	0x08006833
 800680c:	08006843 	.word	0x08006843
 8006810:	08006843 	.word	0x08006843
 8006814:	08006843 	.word	0x08006843
 8006818:	0800683b 	.word	0x0800683b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800681c:	f7fe f8a0 	bl	8004960 <HAL_RCC_GetPCLK1Freq>
 8006820:	61b8      	str	r0, [r7, #24]
        break;
 8006822:	e013      	b.n	800684c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006824:	f7fe f8b0 	bl	8004988 <HAL_RCC_GetPCLK2Freq>
 8006828:	61b8      	str	r0, [r7, #24]
        break;
 800682a:	e00f      	b.n	800684c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800682c:	4b4b      	ldr	r3, [pc, #300]	; (800695c <UART_SetConfig+0x4c0>)
 800682e:	61bb      	str	r3, [r7, #24]
        break;
 8006830:	e00c      	b.n	800684c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006832:	f7fd ffa7 	bl	8004784 <HAL_RCC_GetSysClockFreq>
 8006836:	61b8      	str	r0, [r7, #24]
        break;
 8006838:	e008      	b.n	800684c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800683a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800683e:	61bb      	str	r3, [r7, #24]
        break;
 8006840:	e004      	b.n	800684c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006842:	2300      	movs	r3, #0
 8006844:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	77bb      	strb	r3, [r7, #30]
        break;
 800684a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d074      	beq.n	800693c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	005a      	lsls	r2, r3, #1
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	085b      	lsrs	r3, r3, #1
 800685c:	441a      	add	r2, r3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	fbb2 f3f3 	udiv	r3, r2, r3
 8006866:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	2b0f      	cmp	r3, #15
 800686c:	d916      	bls.n	800689c <UART_SetConfig+0x400>
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006874:	d212      	bcs.n	800689c <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	b29b      	uxth	r3, r3
 800687a:	f023 030f 	bic.w	r3, r3, #15
 800687e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	085b      	lsrs	r3, r3, #1
 8006884:	b29b      	uxth	r3, r3
 8006886:	f003 0307 	and.w	r3, r3, #7
 800688a:	b29a      	uxth	r2, r3
 800688c:	89fb      	ldrh	r3, [r7, #14]
 800688e:	4313      	orrs	r3, r2
 8006890:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	89fa      	ldrh	r2, [r7, #14]
 8006898:	60da      	str	r2, [r3, #12]
 800689a:	e04f      	b.n	800693c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	77bb      	strb	r3, [r7, #30]
 80068a0:	e04c      	b.n	800693c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80068a2:	7ffb      	ldrb	r3, [r7, #31]
 80068a4:	2b08      	cmp	r3, #8
 80068a6:	d828      	bhi.n	80068fa <UART_SetConfig+0x45e>
 80068a8:	a201      	add	r2, pc, #4	; (adr r2, 80068b0 <UART_SetConfig+0x414>)
 80068aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ae:	bf00      	nop
 80068b0:	080068d5 	.word	0x080068d5
 80068b4:	080068dd 	.word	0x080068dd
 80068b8:	080068e5 	.word	0x080068e5
 80068bc:	080068fb 	.word	0x080068fb
 80068c0:	080068eb 	.word	0x080068eb
 80068c4:	080068fb 	.word	0x080068fb
 80068c8:	080068fb 	.word	0x080068fb
 80068cc:	080068fb 	.word	0x080068fb
 80068d0:	080068f3 	.word	0x080068f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068d4:	f7fe f844 	bl	8004960 <HAL_RCC_GetPCLK1Freq>
 80068d8:	61b8      	str	r0, [r7, #24]
        break;
 80068da:	e013      	b.n	8006904 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068dc:	f7fe f854 	bl	8004988 <HAL_RCC_GetPCLK2Freq>
 80068e0:	61b8      	str	r0, [r7, #24]
        break;
 80068e2:	e00f      	b.n	8006904 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068e4:	4b1d      	ldr	r3, [pc, #116]	; (800695c <UART_SetConfig+0x4c0>)
 80068e6:	61bb      	str	r3, [r7, #24]
        break;
 80068e8:	e00c      	b.n	8006904 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068ea:	f7fd ff4b 	bl	8004784 <HAL_RCC_GetSysClockFreq>
 80068ee:	61b8      	str	r0, [r7, #24]
        break;
 80068f0:	e008      	b.n	8006904 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068f6:	61bb      	str	r3, [r7, #24]
        break;
 80068f8:	e004      	b.n	8006904 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80068fa:	2300      	movs	r3, #0
 80068fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	77bb      	strb	r3, [r7, #30]
        break;
 8006902:	bf00      	nop
    }

    if (pclk != 0U)
 8006904:	69bb      	ldr	r3, [r7, #24]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d018      	beq.n	800693c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	085a      	lsrs	r2, r3, #1
 8006910:	69bb      	ldr	r3, [r7, #24]
 8006912:	441a      	add	r2, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	fbb2 f3f3 	udiv	r3, r2, r3
 800691c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	2b0f      	cmp	r3, #15
 8006922:	d909      	bls.n	8006938 <UART_SetConfig+0x49c>
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800692a:	d205      	bcs.n	8006938 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	b29a      	uxth	r2, r3
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	60da      	str	r2, [r3, #12]
 8006936:	e001      	b.n	800693c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006948:	7fbb      	ldrb	r3, [r7, #30]
}
 800694a:	4618      	mov	r0, r3
 800694c:	3720      	adds	r7, #32
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop
 8006954:	40007c00 	.word	0x40007c00
 8006958:	40023800 	.word	0x40023800
 800695c:	00f42400 	.word	0x00f42400

08006960 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800696c:	f003 0301 	and.w	r3, r3, #1
 8006970:	2b00      	cmp	r3, #0
 8006972:	d00a      	beq.n	800698a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	430a      	orrs	r2, r1
 8006988:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800698e:	f003 0302 	and.w	r3, r3, #2
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00a      	beq.n	80069ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	430a      	orrs	r2, r1
 80069aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b0:	f003 0304 	and.w	r3, r3, #4
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00a      	beq.n	80069ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	430a      	orrs	r2, r1
 80069cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d2:	f003 0308 	and.w	r3, r3, #8
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00a      	beq.n	80069f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	430a      	orrs	r2, r1
 80069ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f4:	f003 0310 	and.w	r3, r3, #16
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d00a      	beq.n	8006a12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	430a      	orrs	r2, r1
 8006a10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a16:	f003 0320 	and.w	r3, r3, #32
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00a      	beq.n	8006a34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	430a      	orrs	r2, r1
 8006a32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d01a      	beq.n	8006a76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	430a      	orrs	r2, r1
 8006a54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a5e:	d10a      	bne.n	8006a76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	430a      	orrs	r2, r1
 8006a74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d00a      	beq.n	8006a98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	430a      	orrs	r2, r1
 8006a96:	605a      	str	r2, [r3, #4]
  }
}
 8006a98:	bf00      	nop
 8006a9a:	370c      	adds	r7, #12
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b086      	sub	sp, #24
 8006aa8:	af02      	add	r7, sp, #8
 8006aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ab4:	f7fb feea 	bl	800288c <HAL_GetTick>
 8006ab8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0308 	and.w	r3, r3, #8
 8006ac4:	2b08      	cmp	r3, #8
 8006ac6:	d10e      	bne.n	8006ae6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ac8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006acc:	9300      	str	r3, [sp, #0]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 f82d 	bl	8006b36 <UART_WaitOnFlagUntilTimeout>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d001      	beq.n	8006ae6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ae2:	2303      	movs	r3, #3
 8006ae4:	e023      	b.n	8006b2e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0304 	and.w	r3, r3, #4
 8006af0:	2b04      	cmp	r3, #4
 8006af2:	d10e      	bne.n	8006b12 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006af4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006af8:	9300      	str	r3, [sp, #0]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f817 	bl	8006b36 <UART_WaitOnFlagUntilTimeout>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d001      	beq.n	8006b12 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b0e:	2303      	movs	r3, #3
 8006b10:	e00d      	b.n	8006b2e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2220      	movs	r2, #32
 8006b16:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2220      	movs	r2, #32
 8006b1c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006b2c:	2300      	movs	r3, #0
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3710      	adds	r7, #16
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b09c      	sub	sp, #112	; 0x70
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	60f8      	str	r0, [r7, #12]
 8006b3e:	60b9      	str	r1, [r7, #8]
 8006b40:	603b      	str	r3, [r7, #0]
 8006b42:	4613      	mov	r3, r2
 8006b44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b46:	e0a5      	b.n	8006c94 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b4e:	f000 80a1 	beq.w	8006c94 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b52:	f7fb fe9b 	bl	800288c <HAL_GetTick>
 8006b56:	4602      	mov	r2, r0
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d302      	bcc.n	8006b68 <UART_WaitOnFlagUntilTimeout+0x32>
 8006b62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d13e      	bne.n	8006be6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b70:	e853 3f00 	ldrex	r3, [r3]
 8006b74:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006b76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b78:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006b7c:	667b      	str	r3, [r7, #100]	; 0x64
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	461a      	mov	r2, r3
 8006b84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b88:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b8c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006b8e:	e841 2300 	strex	r3, r2, [r1]
 8006b92:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006b94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1e6      	bne.n	8006b68 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	3308      	adds	r3, #8
 8006ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ba4:	e853 3f00 	ldrex	r3, [r3]
 8006ba8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bac:	f023 0301 	bic.w	r3, r3, #1
 8006bb0:	663b      	str	r3, [r7, #96]	; 0x60
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	3308      	adds	r3, #8
 8006bb8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006bba:	64ba      	str	r2, [r7, #72]	; 0x48
 8006bbc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bbe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006bc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bc2:	e841 2300 	strex	r3, r2, [r1]
 8006bc6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006bc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d1e5      	bne.n	8006b9a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2220      	movs	r2, #32
 8006bd2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006be2:	2303      	movs	r3, #3
 8006be4:	e067      	b.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 0304 	and.w	r3, r3, #4
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d04f      	beq.n	8006c94 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	69db      	ldr	r3, [r3, #28]
 8006bfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006bfe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c02:	d147      	bne.n	8006c94 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c0c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c16:	e853 3f00 	ldrex	r3, [r3]
 8006c1a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006c22:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	461a      	mov	r2, r3
 8006c2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c2c:	637b      	str	r3, [r7, #52]	; 0x34
 8006c2e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c34:	e841 2300 	strex	r3, r2, [r1]
 8006c38:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e6      	bne.n	8006c0e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3308      	adds	r3, #8
 8006c46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	e853 3f00 	ldrex	r3, [r3]
 8006c4e:	613b      	str	r3, [r7, #16]
   return(result);
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	f023 0301 	bic.w	r3, r3, #1
 8006c56:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	3308      	adds	r3, #8
 8006c5e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006c60:	623a      	str	r2, [r7, #32]
 8006c62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c64:	69f9      	ldr	r1, [r7, #28]
 8006c66:	6a3a      	ldr	r2, [r7, #32]
 8006c68:	e841 2300 	strex	r3, r2, [r1]
 8006c6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1e5      	bne.n	8006c40 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2220      	movs	r2, #32
 8006c78:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2220      	movs	r2, #32
 8006c7e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2220      	movs	r2, #32
 8006c84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006c90:	2303      	movs	r3, #3
 8006c92:	e010      	b.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	69da      	ldr	r2, [r3, #28]
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	68ba      	ldr	r2, [r7, #8]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	bf0c      	ite	eq
 8006ca4:	2301      	moveq	r3, #1
 8006ca6:	2300      	movne	r3, #0
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	461a      	mov	r2, r3
 8006cac:	79fb      	ldrb	r3, [r7, #7]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	f43f af4a 	beq.w	8006b48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3770      	adds	r7, #112	; 0x70
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
	...

08006cc0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b097      	sub	sp, #92	; 0x5c
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	68ba      	ldr	r2, [r7, #8]
 8006cd2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	88fa      	ldrh	r2, [r7, #6]
 8006cd8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	88fa      	ldrh	r2, [r7, #6]
 8006ce0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cf2:	d10e      	bne.n	8006d12 <UART_Start_Receive_IT+0x52>
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	691b      	ldr	r3, [r3, #16]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d105      	bne.n	8006d08 <UART_Start_Receive_IT+0x48>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006d02:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d06:	e02d      	b.n	8006d64 <UART_Start_Receive_IT+0xa4>
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	22ff      	movs	r2, #255	; 0xff
 8006d0c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d10:	e028      	b.n	8006d64 <UART_Start_Receive_IT+0xa4>
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10d      	bne.n	8006d36 <UART_Start_Receive_IT+0x76>
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	691b      	ldr	r3, [r3, #16]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d104      	bne.n	8006d2c <UART_Start_Receive_IT+0x6c>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	22ff      	movs	r2, #255	; 0xff
 8006d26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d2a:	e01b      	b.n	8006d64 <UART_Start_Receive_IT+0xa4>
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	227f      	movs	r2, #127	; 0x7f
 8006d30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d34:	e016      	b.n	8006d64 <UART_Start_Receive_IT+0xa4>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	689b      	ldr	r3, [r3, #8]
 8006d3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d3e:	d10d      	bne.n	8006d5c <UART_Start_Receive_IT+0x9c>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	691b      	ldr	r3, [r3, #16]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d104      	bne.n	8006d52 <UART_Start_Receive_IT+0x92>
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	227f      	movs	r2, #127	; 0x7f
 8006d4c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d50:	e008      	b.n	8006d64 <UART_Start_Receive_IT+0xa4>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	223f      	movs	r2, #63	; 0x3f
 8006d56:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d5a:	e003      	b.n	8006d64 <UART_Start_Receive_IT+0xa4>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2222      	movs	r2, #34	; 0x22
 8006d70:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	3308      	adds	r3, #8
 8006d78:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d7c:	e853 3f00 	ldrex	r3, [r3]
 8006d80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006d82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d84:	f043 0301 	orr.w	r3, r3, #1
 8006d88:	657b      	str	r3, [r7, #84]	; 0x54
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	3308      	adds	r3, #8
 8006d90:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006d92:	64ba      	str	r2, [r7, #72]	; 0x48
 8006d94:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d96:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006d98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d9a:	e841 2300 	strex	r3, r2, [r1]
 8006d9e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006da0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1e5      	bne.n	8006d72 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dae:	d107      	bne.n	8006dc0 <UART_Start_Receive_IT+0x100>
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d103      	bne.n	8006dc0 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	4a24      	ldr	r2, [pc, #144]	; (8006e4c <UART_Start_Receive_IT+0x18c>)
 8006dbc:	665a      	str	r2, [r3, #100]	; 0x64
 8006dbe:	e002      	b.n	8006dc6 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	4a23      	ldr	r2, [pc, #140]	; (8006e50 <UART_Start_Receive_IT+0x190>)
 8006dc4:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d019      	beq.n	8006e0a <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dde:	e853 3f00 	ldrex	r3, [r3]
 8006de2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006dea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	461a      	mov	r2, r3
 8006df2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006df4:	637b      	str	r3, [r7, #52]	; 0x34
 8006df6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006dfa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006dfc:	e841 2300 	strex	r3, r2, [r1]
 8006e00:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d1e6      	bne.n	8006dd6 <UART_Start_Receive_IT+0x116>
 8006e08:	e018      	b.n	8006e3c <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	e853 3f00 	ldrex	r3, [r3]
 8006e16:	613b      	str	r3, [r7, #16]
   return(result);
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	f043 0320 	orr.w	r3, r3, #32
 8006e1e:	653b      	str	r3, [r7, #80]	; 0x50
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	461a      	mov	r2, r3
 8006e26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e28:	623b      	str	r3, [r7, #32]
 8006e2a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2c:	69f9      	ldr	r1, [r7, #28]
 8006e2e:	6a3a      	ldr	r2, [r7, #32]
 8006e30:	e841 2300 	strex	r3, r2, [r1]
 8006e34:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d1e6      	bne.n	8006e0a <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	375c      	adds	r7, #92	; 0x5c
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	080070f7 	.word	0x080070f7
 8006e50:	08006f9b 	.word	0x08006f9b

08006e54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b095      	sub	sp, #84	; 0x54
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e64:	e853 3f00 	ldrex	r3, [r3]
 8006e68:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e6c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e70:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	461a      	mov	r2, r3
 8006e78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e7a:	643b      	str	r3, [r7, #64]	; 0x40
 8006e7c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e7e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e80:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e82:	e841 2300 	strex	r3, r2, [r1]
 8006e86:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1e6      	bne.n	8006e5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	3308      	adds	r3, #8
 8006e94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e96:	6a3b      	ldr	r3, [r7, #32]
 8006e98:	e853 3f00 	ldrex	r3, [r3]
 8006e9c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	f023 0301 	bic.w	r3, r3, #1
 8006ea4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3308      	adds	r3, #8
 8006eac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006eae:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006eb0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006eb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006eb6:	e841 2300 	strex	r3, r2, [r1]
 8006eba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d1e5      	bne.n	8006e8e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d118      	bne.n	8006efc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	e853 3f00 	ldrex	r3, [r3]
 8006ed6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	f023 0310 	bic.w	r3, r3, #16
 8006ede:	647b      	str	r3, [r7, #68]	; 0x44
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ee8:	61bb      	str	r3, [r7, #24]
 8006eea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eec:	6979      	ldr	r1, [r7, #20]
 8006eee:	69ba      	ldr	r2, [r7, #24]
 8006ef0:	e841 2300 	strex	r3, r2, [r1]
 8006ef4:	613b      	str	r3, [r7, #16]
   return(result);
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e6      	bne.n	8006eca <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2220      	movs	r2, #32
 8006f00:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006f0e:	bf00      	nop
 8006f10:	3754      	adds	r7, #84	; 0x54
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr

08006f1a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f1a:	b580      	push	{r7, lr}
 8006f1c:	b084      	sub	sp, #16
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f26:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f7ff fa8f 	bl	800645c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f3e:	bf00      	nop
 8006f40:	3710      	adds	r7, #16
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}

08006f46 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f46:	b580      	push	{r7, lr}
 8006f48:	b088      	sub	sp, #32
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	e853 3f00 	ldrex	r3, [r3]
 8006f5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f62:	61fb      	str	r3, [r7, #28]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	461a      	mov	r2, r3
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	61bb      	str	r3, [r7, #24]
 8006f6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f70:	6979      	ldr	r1, [r7, #20]
 8006f72:	69ba      	ldr	r2, [r7, #24]
 8006f74:	e841 2300 	strex	r3, r2, [r1]
 8006f78:	613b      	str	r3, [r7, #16]
   return(result);
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d1e6      	bne.n	8006f4e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2220      	movs	r2, #32
 8006f84:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f7ff fa5b 	bl	8006448 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f92:	bf00      	nop
 8006f94:	3720      	adds	r7, #32
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}

08006f9a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006f9a:	b580      	push	{r7, lr}
 8006f9c:	b096      	sub	sp, #88	; 0x58
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006fa8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006fb0:	2b22      	cmp	r3, #34	; 0x22
 8006fb2:	f040 8094 	bne.w	80070de <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fbc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006fc0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006fc4:	b2d9      	uxtb	r1, r3
 8006fc6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006fca:	b2da      	uxtb	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fd0:	400a      	ands	r2, r1
 8006fd2:	b2d2      	uxtb	r2, r2
 8006fd4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	b29a      	uxth	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d177      	bne.n	80070ee <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007006:	e853 3f00 	ldrex	r3, [r3]
 800700a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800700c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800700e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007012:	653b      	str	r3, [r7, #80]	; 0x50
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	461a      	mov	r2, r3
 800701a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800701c:	647b      	str	r3, [r7, #68]	; 0x44
 800701e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007020:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007022:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007024:	e841 2300 	strex	r3, r2, [r1]
 8007028:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800702a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800702c:	2b00      	cmp	r3, #0
 800702e:	d1e6      	bne.n	8006ffe <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	3308      	adds	r3, #8
 8007036:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703a:	e853 3f00 	ldrex	r3, [r3]
 800703e:	623b      	str	r3, [r7, #32]
   return(result);
 8007040:	6a3b      	ldr	r3, [r7, #32]
 8007042:	f023 0301 	bic.w	r3, r3, #1
 8007046:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	3308      	adds	r3, #8
 800704e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007050:	633a      	str	r2, [r7, #48]	; 0x30
 8007052:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007054:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007056:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007058:	e841 2300 	strex	r3, r2, [r1]
 800705c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800705e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1e5      	bne.n	8007030 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2220      	movs	r2, #32
 8007068:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2200      	movs	r2, #0
 800706e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007074:	2b01      	cmp	r3, #1
 8007076:	d12e      	bne.n	80070d6 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	e853 3f00 	ldrex	r3, [r3]
 800708a:	60fb      	str	r3, [r7, #12]
   return(result);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f023 0310 	bic.w	r3, r3, #16
 8007092:	64bb      	str	r3, [r7, #72]	; 0x48
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	461a      	mov	r2, r3
 800709a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800709c:	61fb      	str	r3, [r7, #28]
 800709e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a0:	69b9      	ldr	r1, [r7, #24]
 80070a2:	69fa      	ldr	r2, [r7, #28]
 80070a4:	e841 2300 	strex	r3, r2, [r1]
 80070a8:	617b      	str	r3, [r7, #20]
   return(result);
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d1e6      	bne.n	800707e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	69db      	ldr	r3, [r3, #28]
 80070b6:	f003 0310 	and.w	r3, r3, #16
 80070ba:	2b10      	cmp	r3, #16
 80070bc:	d103      	bne.n	80070c6 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2210      	movs	r2, #16
 80070c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80070cc:	4619      	mov	r1, r3
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f7ff f9ce 	bl	8006470 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80070d4:	e00b      	b.n	80070ee <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f7fa fcfe 	bl	8001ad8 <HAL_UART_RxCpltCallback>
}
 80070dc:	e007      	b.n	80070ee <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	699a      	ldr	r2, [r3, #24]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f042 0208 	orr.w	r2, r2, #8
 80070ec:	619a      	str	r2, [r3, #24]
}
 80070ee:	bf00      	nop
 80070f0:	3758      	adds	r7, #88	; 0x58
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b096      	sub	sp, #88	; 0x58
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007104:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800710c:	2b22      	cmp	r3, #34	; 0x22
 800710e:	f040 8094 	bne.w	800723a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007118:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007120:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007122:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007126:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800712a:	4013      	ands	r3, r2
 800712c:	b29a      	uxth	r2, r3
 800712e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007130:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007136:	1c9a      	adds	r2, r3, #2
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007142:	b29b      	uxth	r3, r3
 8007144:	3b01      	subs	r3, #1
 8007146:	b29a      	uxth	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007154:	b29b      	uxth	r3, r3
 8007156:	2b00      	cmp	r3, #0
 8007158:	d177      	bne.n	800724a <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007160:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007162:	e853 3f00 	ldrex	r3, [r3]
 8007166:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800716a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800716e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	461a      	mov	r2, r3
 8007176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007178:	643b      	str	r3, [r7, #64]	; 0x40
 800717a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800717e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007180:	e841 2300 	strex	r3, r2, [r1]
 8007184:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1e6      	bne.n	800715a <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	3308      	adds	r3, #8
 8007192:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007194:	6a3b      	ldr	r3, [r7, #32]
 8007196:	e853 3f00 	ldrex	r3, [r3]
 800719a:	61fb      	str	r3, [r7, #28]
   return(result);
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	f023 0301 	bic.w	r3, r3, #1
 80071a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	3308      	adds	r3, #8
 80071aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80071ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071b4:	e841 2300 	strex	r3, r2, [r1]
 80071b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80071ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1e5      	bne.n	800718c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2220      	movs	r2, #32
 80071c4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d12e      	bne.n	8007232 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	e853 3f00 	ldrex	r3, [r3]
 80071e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	f023 0310 	bic.w	r3, r3, #16
 80071ee:	647b      	str	r3, [r7, #68]	; 0x44
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	461a      	mov	r2, r3
 80071f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071f8:	61bb      	str	r3, [r7, #24]
 80071fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fc:	6979      	ldr	r1, [r7, #20]
 80071fe:	69ba      	ldr	r2, [r7, #24]
 8007200:	e841 2300 	strex	r3, r2, [r1]
 8007204:	613b      	str	r3, [r7, #16]
   return(result);
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d1e6      	bne.n	80071da <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	69db      	ldr	r3, [r3, #28]
 8007212:	f003 0310 	and.w	r3, r3, #16
 8007216:	2b10      	cmp	r3, #16
 8007218:	d103      	bne.n	8007222 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2210      	movs	r2, #16
 8007220:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007228:	4619      	mov	r1, r3
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f7ff f920 	bl	8006470 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007230:	e00b      	b.n	800724a <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f7fa fc50 	bl	8001ad8 <HAL_UART_RxCpltCallback>
}
 8007238:	e007      	b.n	800724a <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	699a      	ldr	r2, [r3, #24]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f042 0208 	orr.w	r2, r2, #8
 8007248:	619a      	str	r2, [r3, #24]
}
 800724a:	bf00      	nop
 800724c:	3758      	adds	r7, #88	; 0x58
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
	...

08007254 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007254:	b084      	sub	sp, #16
 8007256:	b580      	push	{r7, lr}
 8007258:	b084      	sub	sp, #16
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
 800725e:	f107 001c 	add.w	r0, r7, #28
 8007262:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007268:	2b01      	cmp	r3, #1
 800726a:	d120      	bne.n	80072ae <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007270:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	68da      	ldr	r2, [r3, #12]
 800727c:	4b20      	ldr	r3, [pc, #128]	; (8007300 <USB_CoreInit+0xac>)
 800727e:	4013      	ands	r3, r2
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007290:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007292:	2b01      	cmp	r3, #1
 8007294:	d105      	bne.n	80072a2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 fa92 	bl	80077cc <USB_CoreReset>
 80072a8:	4603      	mov	r3, r0
 80072aa:	73fb      	strb	r3, [r7, #15]
 80072ac:	e010      	b.n	80072d0 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 fa86 	bl	80077cc <USB_CoreReset>
 80072c0:	4603      	mov	r3, r0
 80072c2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80072d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d10b      	bne.n	80072ee <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	f043 0206 	orr.w	r2, r3, #6
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	f043 0220 	orr.w	r2, r3, #32
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80072ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3710      	adds	r7, #16
 80072f4:	46bd      	mov	sp, r7
 80072f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072fa:	b004      	add	sp, #16
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	ffbdffbf 	.word	0xffbdffbf

08007304 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	f023 0201 	bic.w	r2, r3, #1
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	370c      	adds	r7, #12
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr

08007326 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007326:	b580      	push	{r7, lr}
 8007328:	b084      	sub	sp, #16
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
 800732e:	460b      	mov	r3, r1
 8007330:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007332:	2300      	movs	r3, #0
 8007334:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007342:	78fb      	ldrb	r3, [r7, #3]
 8007344:	2b01      	cmp	r3, #1
 8007346:	d115      	bne.n	8007374 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007354:	2001      	movs	r0, #1
 8007356:	f7fb faa5 	bl	80028a4 <HAL_Delay>
      ms++;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	3301      	adds	r3, #1
 800735e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 fa25 	bl	80077b0 <USB_GetMode>
 8007366:	4603      	mov	r3, r0
 8007368:	2b01      	cmp	r3, #1
 800736a:	d01e      	beq.n	80073aa <USB_SetCurrentMode+0x84>
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2b31      	cmp	r3, #49	; 0x31
 8007370:	d9f0      	bls.n	8007354 <USB_SetCurrentMode+0x2e>
 8007372:	e01a      	b.n	80073aa <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007374:	78fb      	ldrb	r3, [r7, #3]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d115      	bne.n	80073a6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007386:	2001      	movs	r0, #1
 8007388:	f7fb fa8c 	bl	80028a4 <HAL_Delay>
      ms++;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	3301      	adds	r3, #1
 8007390:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 fa0c 	bl	80077b0 <USB_GetMode>
 8007398:	4603      	mov	r3, r0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d005      	beq.n	80073aa <USB_SetCurrentMode+0x84>
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2b31      	cmp	r3, #49	; 0x31
 80073a2:	d9f0      	bls.n	8007386 <USB_SetCurrentMode+0x60>
 80073a4:	e001      	b.n	80073aa <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e005      	b.n	80073b6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2b32      	cmp	r3, #50	; 0x32
 80073ae:	d101      	bne.n	80073b4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e000      	b.n	80073b6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3710      	adds	r7, #16
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
	...

080073c0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80073c0:	b084      	sub	sp, #16
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b086      	sub	sp, #24
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
 80073ca:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80073ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80073da:	2300      	movs	r3, #0
 80073dc:	613b      	str	r3, [r7, #16]
 80073de:	e009      	b.n	80073f4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	3340      	adds	r3, #64	; 0x40
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	4413      	add	r3, r2
 80073ea:	2200      	movs	r2, #0
 80073ec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	3301      	adds	r3, #1
 80073f2:	613b      	str	r3, [r7, #16]
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	2b0e      	cmp	r3, #14
 80073f8:	d9f2      	bls.n	80073e0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80073fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d11c      	bne.n	800743a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800740e:	f043 0302 	orr.w	r3, r3, #2
 8007412:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007418:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	601a      	str	r2, [r3, #0]
 8007438:	e005      	b.n	8007446 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800743e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800744c:	461a      	mov	r2, r3
 800744e:	2300      	movs	r3, #0
 8007450:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007458:	4619      	mov	r1, r3
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007460:	461a      	mov	r2, r3
 8007462:	680b      	ldr	r3, [r1, #0]
 8007464:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007468:	2b01      	cmp	r3, #1
 800746a:	d10c      	bne.n	8007486 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800746c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800746e:	2b00      	cmp	r3, #0
 8007470:	d104      	bne.n	800747c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007472:	2100      	movs	r1, #0
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 f961 	bl	800773c <USB_SetDevSpeed>
 800747a:	e008      	b.n	800748e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800747c:	2101      	movs	r1, #1
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 f95c 	bl	800773c <USB_SetDevSpeed>
 8007484:	e003      	b.n	800748e <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007486:	2103      	movs	r1, #3
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 f957 	bl	800773c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800748e:	2110      	movs	r1, #16
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 f8f3 	bl	800767c <USB_FlushTxFifo>
 8007496:	4603      	mov	r3, r0
 8007498:	2b00      	cmp	r3, #0
 800749a:	d001      	beq.n	80074a0 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 f91d 	bl	80076e0 <USB_FlushRxFifo>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d001      	beq.n	80074b0 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074b6:	461a      	mov	r2, r3
 80074b8:	2300      	movs	r3, #0
 80074ba:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074c2:	461a      	mov	r2, r3
 80074c4:	2300      	movs	r3, #0
 80074c6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074ce:	461a      	mov	r2, r3
 80074d0:	2300      	movs	r3, #0
 80074d2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074d4:	2300      	movs	r3, #0
 80074d6:	613b      	str	r3, [r7, #16]
 80074d8:	e043      	b.n	8007562 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	015a      	lsls	r2, r3, #5
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	4413      	add	r3, r2
 80074e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074f0:	d118      	bne.n	8007524 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d10a      	bne.n	800750e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007504:	461a      	mov	r2, r3
 8007506:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800750a:	6013      	str	r3, [r2, #0]
 800750c:	e013      	b.n	8007536 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	015a      	lsls	r2, r3, #5
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	4413      	add	r3, r2
 8007516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800751a:	461a      	mov	r2, r3
 800751c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007520:	6013      	str	r3, [r2, #0]
 8007522:	e008      	b.n	8007536 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	015a      	lsls	r2, r3, #5
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	4413      	add	r3, r2
 800752c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007530:	461a      	mov	r2, r3
 8007532:	2300      	movs	r3, #0
 8007534:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	015a      	lsls	r2, r3, #5
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	4413      	add	r3, r2
 800753e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007542:	461a      	mov	r2, r3
 8007544:	2300      	movs	r3, #0
 8007546:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	4413      	add	r3, r2
 8007550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007554:	461a      	mov	r2, r3
 8007556:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800755a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	3301      	adds	r3, #1
 8007560:	613b      	str	r3, [r7, #16]
 8007562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007564:	693a      	ldr	r2, [r7, #16]
 8007566:	429a      	cmp	r2, r3
 8007568:	d3b7      	bcc.n	80074da <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800756a:	2300      	movs	r3, #0
 800756c:	613b      	str	r3, [r7, #16]
 800756e:	e043      	b.n	80075f8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	015a      	lsls	r2, r3, #5
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	4413      	add	r3, r2
 8007578:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007582:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007586:	d118      	bne.n	80075ba <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d10a      	bne.n	80075a4 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	4413      	add	r3, r2
 8007596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800759a:	461a      	mov	r2, r3
 800759c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80075a0:	6013      	str	r3, [r2, #0]
 80075a2:	e013      	b.n	80075cc <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	015a      	lsls	r2, r3, #5
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	4413      	add	r3, r2
 80075ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075b0:	461a      	mov	r2, r3
 80075b2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80075b6:	6013      	str	r3, [r2, #0]
 80075b8:	e008      	b.n	80075cc <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	015a      	lsls	r2, r3, #5
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075c6:	461a      	mov	r2, r3
 80075c8:	2300      	movs	r3, #0
 80075ca:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	015a      	lsls	r2, r3, #5
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	4413      	add	r3, r2
 80075d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075d8:	461a      	mov	r2, r3
 80075da:	2300      	movs	r3, #0
 80075dc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	015a      	lsls	r2, r3, #5
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	4413      	add	r3, r2
 80075e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ea:	461a      	mov	r2, r3
 80075ec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80075f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	3301      	adds	r3, #1
 80075f6:	613b      	str	r3, [r7, #16]
 80075f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075fa:	693a      	ldr	r2, [r7, #16]
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d3b7      	bcc.n	8007570 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007606:	691b      	ldr	r3, [r3, #16]
 8007608:	68fa      	ldr	r2, [r7, #12]
 800760a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800760e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007612:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007620:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007624:	2b00      	cmp	r3, #0
 8007626:	d105      	bne.n	8007634 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	699b      	ldr	r3, [r3, #24]
 800762c:	f043 0210 	orr.w	r2, r3, #16
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	699a      	ldr	r2, [r3, #24]
 8007638:	4b0e      	ldr	r3, [pc, #56]	; (8007674 <USB_DevInit+0x2b4>)
 800763a:	4313      	orrs	r3, r2
 800763c:	687a      	ldr	r2, [r7, #4]
 800763e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007642:	2b00      	cmp	r3, #0
 8007644:	d005      	beq.n	8007652 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	699b      	ldr	r3, [r3, #24]
 800764a:	f043 0208 	orr.w	r2, r3, #8
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007652:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007654:	2b01      	cmp	r3, #1
 8007656:	d105      	bne.n	8007664 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	699a      	ldr	r2, [r3, #24]
 800765c:	4b06      	ldr	r3, [pc, #24]	; (8007678 <USB_DevInit+0x2b8>)
 800765e:	4313      	orrs	r3, r2
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007664:	7dfb      	ldrb	r3, [r7, #23]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3718      	adds	r7, #24
 800766a:	46bd      	mov	sp, r7
 800766c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007670:	b004      	add	sp, #16
 8007672:	4770      	bx	lr
 8007674:	803c3800 	.word	0x803c3800
 8007678:	40000004 	.word	0x40000004

0800767c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800767c:	b480      	push	{r7}
 800767e:	b085      	sub	sp, #20
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007686:	2300      	movs	r3, #0
 8007688:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	3301      	adds	r3, #1
 800768e:	60fb      	str	r3, [r7, #12]
 8007690:	4a12      	ldr	r2, [pc, #72]	; (80076dc <USB_FlushTxFifo+0x60>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d901      	bls.n	800769a <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e01a      	b.n	80076d0 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	691b      	ldr	r3, [r3, #16]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	daf3      	bge.n	800768a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80076a2:	2300      	movs	r3, #0
 80076a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	019b      	lsls	r3, r3, #6
 80076aa:	f043 0220 	orr.w	r2, r3, #32
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	3301      	adds	r3, #1
 80076b6:	60fb      	str	r3, [r7, #12]
 80076b8:	4a08      	ldr	r2, [pc, #32]	; (80076dc <USB_FlushTxFifo+0x60>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d901      	bls.n	80076c2 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 80076be:	2303      	movs	r3, #3
 80076c0:	e006      	b.n	80076d0 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	691b      	ldr	r3, [r3, #16]
 80076c6:	f003 0320 	and.w	r3, r3, #32
 80076ca:	2b20      	cmp	r3, #32
 80076cc:	d0f1      	beq.n	80076b2 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3714      	adds	r7, #20
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr
 80076dc:	00030d40 	.word	0x00030d40

080076e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076e8:	2300      	movs	r3, #0
 80076ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	3301      	adds	r3, #1
 80076f0:	60fb      	str	r3, [r7, #12]
 80076f2:	4a11      	ldr	r2, [pc, #68]	; (8007738 <USB_FlushRxFifo+0x58>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d901      	bls.n	80076fc <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 80076f8:	2303      	movs	r3, #3
 80076fa:	e017      	b.n	800772c <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	691b      	ldr	r3, [r3, #16]
 8007700:	2b00      	cmp	r3, #0
 8007702:	daf3      	bge.n	80076ec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007704:	2300      	movs	r3, #0
 8007706:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2210      	movs	r2, #16
 800770c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	3301      	adds	r3, #1
 8007712:	60fb      	str	r3, [r7, #12]
 8007714:	4a08      	ldr	r2, [pc, #32]	; (8007738 <USB_FlushRxFifo+0x58>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d901      	bls.n	800771e <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 800771a:	2303      	movs	r3, #3
 800771c:	e006      	b.n	800772c <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	f003 0310 	and.w	r3, r3, #16
 8007726:	2b10      	cmp	r3, #16
 8007728:	d0f1      	beq.n	800770e <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 800772a:	2300      	movs	r3, #0
}
 800772c:	4618      	mov	r0, r3
 800772e:	3714      	adds	r7, #20
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr
 8007738:	00030d40 	.word	0x00030d40

0800773c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800773c:	b480      	push	{r7}
 800773e:	b085      	sub	sp, #20
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	460b      	mov	r3, r1
 8007746:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	78fb      	ldrb	r3, [r7, #3]
 8007756:	68f9      	ldr	r1, [r7, #12]
 8007758:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800775c:	4313      	orrs	r3, r2
 800775e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3714      	adds	r7, #20
 8007766:	46bd      	mov	sp, r7
 8007768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776c:	4770      	bx	lr

0800776e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800776e:	b480      	push	{r7}
 8007770:	b085      	sub	sp, #20
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68fa      	ldr	r2, [r7, #12]
 8007784:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007788:	f023 0303 	bic.w	r3, r3, #3
 800778c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800779c:	f043 0302 	orr.w	r3, r3, #2
 80077a0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3714      	adds	r7, #20
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	695b      	ldr	r3, [r3, #20]
 80077bc:	f003 0301 	and.w	r3, r3, #1
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80077d4:	2300      	movs	r3, #0
 80077d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	3301      	adds	r3, #1
 80077dc:	60fb      	str	r3, [r7, #12]
 80077de:	4a13      	ldr	r2, [pc, #76]	; (800782c <USB_CoreReset+0x60>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d901      	bls.n	80077e8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80077e4:	2303      	movs	r3, #3
 80077e6:	e01a      	b.n	800781e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	daf3      	bge.n	80077d8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80077f0:	2300      	movs	r3, #0
 80077f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	691b      	ldr	r3, [r3, #16]
 80077f8:	f043 0201 	orr.w	r2, r3, #1
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	3301      	adds	r3, #1
 8007804:	60fb      	str	r3, [r7, #12]
 8007806:	4a09      	ldr	r2, [pc, #36]	; (800782c <USB_CoreReset+0x60>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d901      	bls.n	8007810 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800780c:	2303      	movs	r3, #3
 800780e:	e006      	b.n	800781e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	691b      	ldr	r3, [r3, #16]
 8007814:	f003 0301 	and.w	r3, r3, #1
 8007818:	2b01      	cmp	r3, #1
 800781a:	d0f1      	beq.n	8007800 <USB_CoreReset+0x34>

  return HAL_OK;
 800781c:	2300      	movs	r3, #0
}
 800781e:	4618      	mov	r0, r3
 8007820:	3714      	adds	r7, #20
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	00030d40 	.word	0x00030d40

08007830 <atoi>:
 8007830:	220a      	movs	r2, #10
 8007832:	2100      	movs	r1, #0
 8007834:	f000 bd2c 	b.w	8008290 <strtol>

08007838 <__errno>:
 8007838:	4b01      	ldr	r3, [pc, #4]	; (8007840 <__errno+0x8>)
 800783a:	6818      	ldr	r0, [r3, #0]
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop
 8007840:	20000024 	.word	0x20000024

08007844 <__libc_init_array>:
 8007844:	b570      	push	{r4, r5, r6, lr}
 8007846:	4d0d      	ldr	r5, [pc, #52]	; (800787c <__libc_init_array+0x38>)
 8007848:	4c0d      	ldr	r4, [pc, #52]	; (8007880 <__libc_init_array+0x3c>)
 800784a:	1b64      	subs	r4, r4, r5
 800784c:	10a4      	asrs	r4, r4, #2
 800784e:	2600      	movs	r6, #0
 8007850:	42a6      	cmp	r6, r4
 8007852:	d109      	bne.n	8007868 <__libc_init_array+0x24>
 8007854:	4d0b      	ldr	r5, [pc, #44]	; (8007884 <__libc_init_array+0x40>)
 8007856:	4c0c      	ldr	r4, [pc, #48]	; (8007888 <__libc_init_array+0x44>)
 8007858:	f002 fec6 	bl	800a5e8 <_init>
 800785c:	1b64      	subs	r4, r4, r5
 800785e:	10a4      	asrs	r4, r4, #2
 8007860:	2600      	movs	r6, #0
 8007862:	42a6      	cmp	r6, r4
 8007864:	d105      	bne.n	8007872 <__libc_init_array+0x2e>
 8007866:	bd70      	pop	{r4, r5, r6, pc}
 8007868:	f855 3b04 	ldr.w	r3, [r5], #4
 800786c:	4798      	blx	r3
 800786e:	3601      	adds	r6, #1
 8007870:	e7ee      	b.n	8007850 <__libc_init_array+0xc>
 8007872:	f855 3b04 	ldr.w	r3, [r5], #4
 8007876:	4798      	blx	r3
 8007878:	3601      	adds	r6, #1
 800787a:	e7f2      	b.n	8007862 <__libc_init_array+0x1e>
 800787c:	0800aad4 	.word	0x0800aad4
 8007880:	0800aad4 	.word	0x0800aad4
 8007884:	0800aad4 	.word	0x0800aad4
 8007888:	0800aad8 	.word	0x0800aad8

0800788c <memset>:
 800788c:	4402      	add	r2, r0
 800788e:	4603      	mov	r3, r0
 8007890:	4293      	cmp	r3, r2
 8007892:	d100      	bne.n	8007896 <memset+0xa>
 8007894:	4770      	bx	lr
 8007896:	f803 1b01 	strb.w	r1, [r3], #1
 800789a:	e7f9      	b.n	8007890 <memset+0x4>

0800789c <__cvt>:
 800789c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800789e:	ed2d 8b02 	vpush	{d8}
 80078a2:	eeb0 8b40 	vmov.f64	d8, d0
 80078a6:	b085      	sub	sp, #20
 80078a8:	4617      	mov	r7, r2
 80078aa:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80078ac:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80078ae:	ee18 2a90 	vmov	r2, s17
 80078b2:	f025 0520 	bic.w	r5, r5, #32
 80078b6:	2a00      	cmp	r2, #0
 80078b8:	bfb6      	itet	lt
 80078ba:	222d      	movlt	r2, #45	; 0x2d
 80078bc:	2200      	movge	r2, #0
 80078be:	eeb1 8b40 	vneglt.f64	d8, d0
 80078c2:	2d46      	cmp	r5, #70	; 0x46
 80078c4:	460c      	mov	r4, r1
 80078c6:	701a      	strb	r2, [r3, #0]
 80078c8:	d004      	beq.n	80078d4 <__cvt+0x38>
 80078ca:	2d45      	cmp	r5, #69	; 0x45
 80078cc:	d100      	bne.n	80078d0 <__cvt+0x34>
 80078ce:	3401      	adds	r4, #1
 80078d0:	2102      	movs	r1, #2
 80078d2:	e000      	b.n	80078d6 <__cvt+0x3a>
 80078d4:	2103      	movs	r1, #3
 80078d6:	ab03      	add	r3, sp, #12
 80078d8:	9301      	str	r3, [sp, #4]
 80078da:	ab02      	add	r3, sp, #8
 80078dc:	9300      	str	r3, [sp, #0]
 80078de:	4622      	mov	r2, r4
 80078e0:	4633      	mov	r3, r6
 80078e2:	eeb0 0b48 	vmov.f64	d0, d8
 80078e6:	f000 fd6b 	bl	80083c0 <_dtoa_r>
 80078ea:	2d47      	cmp	r5, #71	; 0x47
 80078ec:	d109      	bne.n	8007902 <__cvt+0x66>
 80078ee:	07fb      	lsls	r3, r7, #31
 80078f0:	d407      	bmi.n	8007902 <__cvt+0x66>
 80078f2:	9b03      	ldr	r3, [sp, #12]
 80078f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078f6:	1a1b      	subs	r3, r3, r0
 80078f8:	6013      	str	r3, [r2, #0]
 80078fa:	b005      	add	sp, #20
 80078fc:	ecbd 8b02 	vpop	{d8}
 8007900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007902:	2d46      	cmp	r5, #70	; 0x46
 8007904:	eb00 0204 	add.w	r2, r0, r4
 8007908:	d10c      	bne.n	8007924 <__cvt+0x88>
 800790a:	7803      	ldrb	r3, [r0, #0]
 800790c:	2b30      	cmp	r3, #48	; 0x30
 800790e:	d107      	bne.n	8007920 <__cvt+0x84>
 8007910:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007918:	bf1c      	itt	ne
 800791a:	f1c4 0401 	rsbne	r4, r4, #1
 800791e:	6034      	strne	r4, [r6, #0]
 8007920:	6833      	ldr	r3, [r6, #0]
 8007922:	441a      	add	r2, r3
 8007924:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800792c:	bf08      	it	eq
 800792e:	9203      	streq	r2, [sp, #12]
 8007930:	2130      	movs	r1, #48	; 0x30
 8007932:	9b03      	ldr	r3, [sp, #12]
 8007934:	4293      	cmp	r3, r2
 8007936:	d2dc      	bcs.n	80078f2 <__cvt+0x56>
 8007938:	1c5c      	adds	r4, r3, #1
 800793a:	9403      	str	r4, [sp, #12]
 800793c:	7019      	strb	r1, [r3, #0]
 800793e:	e7f8      	b.n	8007932 <__cvt+0x96>

08007940 <__exponent>:
 8007940:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007942:	4603      	mov	r3, r0
 8007944:	2900      	cmp	r1, #0
 8007946:	bfb8      	it	lt
 8007948:	4249      	neglt	r1, r1
 800794a:	f803 2b02 	strb.w	r2, [r3], #2
 800794e:	bfb4      	ite	lt
 8007950:	222d      	movlt	r2, #45	; 0x2d
 8007952:	222b      	movge	r2, #43	; 0x2b
 8007954:	2909      	cmp	r1, #9
 8007956:	7042      	strb	r2, [r0, #1]
 8007958:	dd2a      	ble.n	80079b0 <__exponent+0x70>
 800795a:	f10d 0407 	add.w	r4, sp, #7
 800795e:	46a4      	mov	ip, r4
 8007960:	270a      	movs	r7, #10
 8007962:	46a6      	mov	lr, r4
 8007964:	460a      	mov	r2, r1
 8007966:	fb91 f6f7 	sdiv	r6, r1, r7
 800796a:	fb07 1516 	mls	r5, r7, r6, r1
 800796e:	3530      	adds	r5, #48	; 0x30
 8007970:	2a63      	cmp	r2, #99	; 0x63
 8007972:	f104 34ff 	add.w	r4, r4, #4294967295
 8007976:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800797a:	4631      	mov	r1, r6
 800797c:	dcf1      	bgt.n	8007962 <__exponent+0x22>
 800797e:	3130      	adds	r1, #48	; 0x30
 8007980:	f1ae 0502 	sub.w	r5, lr, #2
 8007984:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007988:	1c44      	adds	r4, r0, #1
 800798a:	4629      	mov	r1, r5
 800798c:	4561      	cmp	r1, ip
 800798e:	d30a      	bcc.n	80079a6 <__exponent+0x66>
 8007990:	f10d 0209 	add.w	r2, sp, #9
 8007994:	eba2 020e 	sub.w	r2, r2, lr
 8007998:	4565      	cmp	r5, ip
 800799a:	bf88      	it	hi
 800799c:	2200      	movhi	r2, #0
 800799e:	4413      	add	r3, r2
 80079a0:	1a18      	subs	r0, r3, r0
 80079a2:	b003      	add	sp, #12
 80079a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079aa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80079ae:	e7ed      	b.n	800798c <__exponent+0x4c>
 80079b0:	2330      	movs	r3, #48	; 0x30
 80079b2:	3130      	adds	r1, #48	; 0x30
 80079b4:	7083      	strb	r3, [r0, #2]
 80079b6:	70c1      	strb	r1, [r0, #3]
 80079b8:	1d03      	adds	r3, r0, #4
 80079ba:	e7f1      	b.n	80079a0 <__exponent+0x60>
 80079bc:	0000      	movs	r0, r0
	...

080079c0 <_printf_float>:
 80079c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079c4:	b08b      	sub	sp, #44	; 0x2c
 80079c6:	460c      	mov	r4, r1
 80079c8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80079cc:	4616      	mov	r6, r2
 80079ce:	461f      	mov	r7, r3
 80079d0:	4605      	mov	r5, r0
 80079d2:	f001 fa77 	bl	8008ec4 <_localeconv_r>
 80079d6:	f8d0 b000 	ldr.w	fp, [r0]
 80079da:	4658      	mov	r0, fp
 80079dc:	f7f8 fc30 	bl	8000240 <strlen>
 80079e0:	2300      	movs	r3, #0
 80079e2:	9308      	str	r3, [sp, #32]
 80079e4:	f8d8 3000 	ldr.w	r3, [r8]
 80079e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80079ec:	6822      	ldr	r2, [r4, #0]
 80079ee:	3307      	adds	r3, #7
 80079f0:	f023 0307 	bic.w	r3, r3, #7
 80079f4:	f103 0108 	add.w	r1, r3, #8
 80079f8:	f8c8 1000 	str.w	r1, [r8]
 80079fc:	4682      	mov	sl, r0
 80079fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007a02:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8007a06:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8007c68 <_printf_float+0x2a8>
 8007a0a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8007a0e:	eeb0 6bc0 	vabs.f64	d6, d0
 8007a12:	eeb4 6b47 	vcmp.f64	d6, d7
 8007a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a1a:	dd24      	ble.n	8007a66 <_printf_float+0xa6>
 8007a1c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a24:	d502      	bpl.n	8007a2c <_printf_float+0x6c>
 8007a26:	232d      	movs	r3, #45	; 0x2d
 8007a28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a2c:	4b90      	ldr	r3, [pc, #576]	; (8007c70 <_printf_float+0x2b0>)
 8007a2e:	4891      	ldr	r0, [pc, #580]	; (8007c74 <_printf_float+0x2b4>)
 8007a30:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007a34:	bf94      	ite	ls
 8007a36:	4698      	movls	r8, r3
 8007a38:	4680      	movhi	r8, r0
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	6123      	str	r3, [r4, #16]
 8007a3e:	f022 0204 	bic.w	r2, r2, #4
 8007a42:	2300      	movs	r3, #0
 8007a44:	6022      	str	r2, [r4, #0]
 8007a46:	9304      	str	r3, [sp, #16]
 8007a48:	9700      	str	r7, [sp, #0]
 8007a4a:	4633      	mov	r3, r6
 8007a4c:	aa09      	add	r2, sp, #36	; 0x24
 8007a4e:	4621      	mov	r1, r4
 8007a50:	4628      	mov	r0, r5
 8007a52:	f000 f9d3 	bl	8007dfc <_printf_common>
 8007a56:	3001      	adds	r0, #1
 8007a58:	f040 808a 	bne.w	8007b70 <_printf_float+0x1b0>
 8007a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a60:	b00b      	add	sp, #44	; 0x2c
 8007a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a66:	eeb4 0b40 	vcmp.f64	d0, d0
 8007a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a6e:	d709      	bvc.n	8007a84 <_printf_float+0xc4>
 8007a70:	ee10 3a90 	vmov	r3, s1
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	bfbc      	itt	lt
 8007a78:	232d      	movlt	r3, #45	; 0x2d
 8007a7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007a7e:	487e      	ldr	r0, [pc, #504]	; (8007c78 <_printf_float+0x2b8>)
 8007a80:	4b7e      	ldr	r3, [pc, #504]	; (8007c7c <_printf_float+0x2bc>)
 8007a82:	e7d5      	b.n	8007a30 <_printf_float+0x70>
 8007a84:	6863      	ldr	r3, [r4, #4]
 8007a86:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007a8a:	9104      	str	r1, [sp, #16]
 8007a8c:	1c59      	adds	r1, r3, #1
 8007a8e:	d13c      	bne.n	8007b0a <_printf_float+0x14a>
 8007a90:	2306      	movs	r3, #6
 8007a92:	6063      	str	r3, [r4, #4]
 8007a94:	2300      	movs	r3, #0
 8007a96:	9303      	str	r3, [sp, #12]
 8007a98:	ab08      	add	r3, sp, #32
 8007a9a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007a9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007aa2:	ab07      	add	r3, sp, #28
 8007aa4:	6861      	ldr	r1, [r4, #4]
 8007aa6:	9300      	str	r3, [sp, #0]
 8007aa8:	6022      	str	r2, [r4, #0]
 8007aaa:	f10d 031b 	add.w	r3, sp, #27
 8007aae:	4628      	mov	r0, r5
 8007ab0:	f7ff fef4 	bl	800789c <__cvt>
 8007ab4:	9b04      	ldr	r3, [sp, #16]
 8007ab6:	9907      	ldr	r1, [sp, #28]
 8007ab8:	2b47      	cmp	r3, #71	; 0x47
 8007aba:	4680      	mov	r8, r0
 8007abc:	d108      	bne.n	8007ad0 <_printf_float+0x110>
 8007abe:	1cc8      	adds	r0, r1, #3
 8007ac0:	db02      	blt.n	8007ac8 <_printf_float+0x108>
 8007ac2:	6863      	ldr	r3, [r4, #4]
 8007ac4:	4299      	cmp	r1, r3
 8007ac6:	dd41      	ble.n	8007b4c <_printf_float+0x18c>
 8007ac8:	f1a9 0902 	sub.w	r9, r9, #2
 8007acc:	fa5f f989 	uxtb.w	r9, r9
 8007ad0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007ad4:	d820      	bhi.n	8007b18 <_printf_float+0x158>
 8007ad6:	3901      	subs	r1, #1
 8007ad8:	464a      	mov	r2, r9
 8007ada:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007ade:	9107      	str	r1, [sp, #28]
 8007ae0:	f7ff ff2e 	bl	8007940 <__exponent>
 8007ae4:	9a08      	ldr	r2, [sp, #32]
 8007ae6:	9004      	str	r0, [sp, #16]
 8007ae8:	1813      	adds	r3, r2, r0
 8007aea:	2a01      	cmp	r2, #1
 8007aec:	6123      	str	r3, [r4, #16]
 8007aee:	dc02      	bgt.n	8007af6 <_printf_float+0x136>
 8007af0:	6822      	ldr	r2, [r4, #0]
 8007af2:	07d2      	lsls	r2, r2, #31
 8007af4:	d501      	bpl.n	8007afa <_printf_float+0x13a>
 8007af6:	3301      	adds	r3, #1
 8007af8:	6123      	str	r3, [r4, #16]
 8007afa:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d0a2      	beq.n	8007a48 <_printf_float+0x88>
 8007b02:	232d      	movs	r3, #45	; 0x2d
 8007b04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b08:	e79e      	b.n	8007a48 <_printf_float+0x88>
 8007b0a:	9904      	ldr	r1, [sp, #16]
 8007b0c:	2947      	cmp	r1, #71	; 0x47
 8007b0e:	d1c1      	bne.n	8007a94 <_printf_float+0xd4>
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d1bf      	bne.n	8007a94 <_printf_float+0xd4>
 8007b14:	2301      	movs	r3, #1
 8007b16:	e7bc      	b.n	8007a92 <_printf_float+0xd2>
 8007b18:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007b1c:	d118      	bne.n	8007b50 <_printf_float+0x190>
 8007b1e:	2900      	cmp	r1, #0
 8007b20:	6863      	ldr	r3, [r4, #4]
 8007b22:	dd0b      	ble.n	8007b3c <_printf_float+0x17c>
 8007b24:	6121      	str	r1, [r4, #16]
 8007b26:	b913      	cbnz	r3, 8007b2e <_printf_float+0x16e>
 8007b28:	6822      	ldr	r2, [r4, #0]
 8007b2a:	07d0      	lsls	r0, r2, #31
 8007b2c:	d502      	bpl.n	8007b34 <_printf_float+0x174>
 8007b2e:	3301      	adds	r3, #1
 8007b30:	440b      	add	r3, r1
 8007b32:	6123      	str	r3, [r4, #16]
 8007b34:	2300      	movs	r3, #0
 8007b36:	65a1      	str	r1, [r4, #88]	; 0x58
 8007b38:	9304      	str	r3, [sp, #16]
 8007b3a:	e7de      	b.n	8007afa <_printf_float+0x13a>
 8007b3c:	b913      	cbnz	r3, 8007b44 <_printf_float+0x184>
 8007b3e:	6822      	ldr	r2, [r4, #0]
 8007b40:	07d2      	lsls	r2, r2, #31
 8007b42:	d501      	bpl.n	8007b48 <_printf_float+0x188>
 8007b44:	3302      	adds	r3, #2
 8007b46:	e7f4      	b.n	8007b32 <_printf_float+0x172>
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e7f2      	b.n	8007b32 <_printf_float+0x172>
 8007b4c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007b50:	9b08      	ldr	r3, [sp, #32]
 8007b52:	4299      	cmp	r1, r3
 8007b54:	db05      	blt.n	8007b62 <_printf_float+0x1a2>
 8007b56:	6823      	ldr	r3, [r4, #0]
 8007b58:	6121      	str	r1, [r4, #16]
 8007b5a:	07d8      	lsls	r0, r3, #31
 8007b5c:	d5ea      	bpl.n	8007b34 <_printf_float+0x174>
 8007b5e:	1c4b      	adds	r3, r1, #1
 8007b60:	e7e7      	b.n	8007b32 <_printf_float+0x172>
 8007b62:	2900      	cmp	r1, #0
 8007b64:	bfd4      	ite	le
 8007b66:	f1c1 0202 	rsble	r2, r1, #2
 8007b6a:	2201      	movgt	r2, #1
 8007b6c:	4413      	add	r3, r2
 8007b6e:	e7e0      	b.n	8007b32 <_printf_float+0x172>
 8007b70:	6823      	ldr	r3, [r4, #0]
 8007b72:	055a      	lsls	r2, r3, #21
 8007b74:	d407      	bmi.n	8007b86 <_printf_float+0x1c6>
 8007b76:	6923      	ldr	r3, [r4, #16]
 8007b78:	4642      	mov	r2, r8
 8007b7a:	4631      	mov	r1, r6
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	47b8      	blx	r7
 8007b80:	3001      	adds	r0, #1
 8007b82:	d12a      	bne.n	8007bda <_printf_float+0x21a>
 8007b84:	e76a      	b.n	8007a5c <_printf_float+0x9c>
 8007b86:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007b8a:	f240 80e2 	bls.w	8007d52 <_printf_float+0x392>
 8007b8e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007b92:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b9a:	d133      	bne.n	8007c04 <_printf_float+0x244>
 8007b9c:	4a38      	ldr	r2, [pc, #224]	; (8007c80 <_printf_float+0x2c0>)
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	4631      	mov	r1, r6
 8007ba2:	4628      	mov	r0, r5
 8007ba4:	47b8      	blx	r7
 8007ba6:	3001      	adds	r0, #1
 8007ba8:	f43f af58 	beq.w	8007a5c <_printf_float+0x9c>
 8007bac:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	db02      	blt.n	8007bba <_printf_float+0x1fa>
 8007bb4:	6823      	ldr	r3, [r4, #0]
 8007bb6:	07d8      	lsls	r0, r3, #31
 8007bb8:	d50f      	bpl.n	8007bda <_printf_float+0x21a>
 8007bba:	4653      	mov	r3, sl
 8007bbc:	465a      	mov	r2, fp
 8007bbe:	4631      	mov	r1, r6
 8007bc0:	4628      	mov	r0, r5
 8007bc2:	47b8      	blx	r7
 8007bc4:	3001      	adds	r0, #1
 8007bc6:	f43f af49 	beq.w	8007a5c <_printf_float+0x9c>
 8007bca:	f04f 0800 	mov.w	r8, #0
 8007bce:	f104 091a 	add.w	r9, r4, #26
 8007bd2:	9b08      	ldr	r3, [sp, #32]
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	4543      	cmp	r3, r8
 8007bd8:	dc09      	bgt.n	8007bee <_printf_float+0x22e>
 8007bda:	6823      	ldr	r3, [r4, #0]
 8007bdc:	079b      	lsls	r3, r3, #30
 8007bde:	f100 8108 	bmi.w	8007df2 <_printf_float+0x432>
 8007be2:	68e0      	ldr	r0, [r4, #12]
 8007be4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007be6:	4298      	cmp	r0, r3
 8007be8:	bfb8      	it	lt
 8007bea:	4618      	movlt	r0, r3
 8007bec:	e738      	b.n	8007a60 <_printf_float+0xa0>
 8007bee:	2301      	movs	r3, #1
 8007bf0:	464a      	mov	r2, r9
 8007bf2:	4631      	mov	r1, r6
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	47b8      	blx	r7
 8007bf8:	3001      	adds	r0, #1
 8007bfa:	f43f af2f 	beq.w	8007a5c <_printf_float+0x9c>
 8007bfe:	f108 0801 	add.w	r8, r8, #1
 8007c02:	e7e6      	b.n	8007bd2 <_printf_float+0x212>
 8007c04:	9b07      	ldr	r3, [sp, #28]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	dc3c      	bgt.n	8007c84 <_printf_float+0x2c4>
 8007c0a:	4a1d      	ldr	r2, [pc, #116]	; (8007c80 <_printf_float+0x2c0>)
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	4631      	mov	r1, r6
 8007c10:	4628      	mov	r0, r5
 8007c12:	47b8      	blx	r7
 8007c14:	3001      	adds	r0, #1
 8007c16:	f43f af21 	beq.w	8007a5c <_printf_float+0x9c>
 8007c1a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	d102      	bne.n	8007c28 <_printf_float+0x268>
 8007c22:	6823      	ldr	r3, [r4, #0]
 8007c24:	07d9      	lsls	r1, r3, #31
 8007c26:	d5d8      	bpl.n	8007bda <_printf_float+0x21a>
 8007c28:	4653      	mov	r3, sl
 8007c2a:	465a      	mov	r2, fp
 8007c2c:	4631      	mov	r1, r6
 8007c2e:	4628      	mov	r0, r5
 8007c30:	47b8      	blx	r7
 8007c32:	3001      	adds	r0, #1
 8007c34:	f43f af12 	beq.w	8007a5c <_printf_float+0x9c>
 8007c38:	f04f 0900 	mov.w	r9, #0
 8007c3c:	f104 0a1a 	add.w	sl, r4, #26
 8007c40:	9b07      	ldr	r3, [sp, #28]
 8007c42:	425b      	negs	r3, r3
 8007c44:	454b      	cmp	r3, r9
 8007c46:	dc01      	bgt.n	8007c4c <_printf_float+0x28c>
 8007c48:	9b08      	ldr	r3, [sp, #32]
 8007c4a:	e795      	b.n	8007b78 <_printf_float+0x1b8>
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	4652      	mov	r2, sl
 8007c50:	4631      	mov	r1, r6
 8007c52:	4628      	mov	r0, r5
 8007c54:	47b8      	blx	r7
 8007c56:	3001      	adds	r0, #1
 8007c58:	f43f af00 	beq.w	8007a5c <_printf_float+0x9c>
 8007c5c:	f109 0901 	add.w	r9, r9, #1
 8007c60:	e7ee      	b.n	8007c40 <_printf_float+0x280>
 8007c62:	bf00      	nop
 8007c64:	f3af 8000 	nop.w
 8007c68:	ffffffff 	.word	0xffffffff
 8007c6c:	7fefffff 	.word	0x7fefffff
 8007c70:	0800a6e8 	.word	0x0800a6e8
 8007c74:	0800a6ec 	.word	0x0800a6ec
 8007c78:	0800a6f4 	.word	0x0800a6f4
 8007c7c:	0800a6f0 	.word	0x0800a6f0
 8007c80:	0800a6f8 	.word	0x0800a6f8
 8007c84:	9a08      	ldr	r2, [sp, #32]
 8007c86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	bfa8      	it	ge
 8007c8c:	461a      	movge	r2, r3
 8007c8e:	2a00      	cmp	r2, #0
 8007c90:	4691      	mov	r9, r2
 8007c92:	dc38      	bgt.n	8007d06 <_printf_float+0x346>
 8007c94:	2300      	movs	r3, #0
 8007c96:	9305      	str	r3, [sp, #20]
 8007c98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c9c:	f104 021a 	add.w	r2, r4, #26
 8007ca0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ca2:	9905      	ldr	r1, [sp, #20]
 8007ca4:	9304      	str	r3, [sp, #16]
 8007ca6:	eba3 0309 	sub.w	r3, r3, r9
 8007caa:	428b      	cmp	r3, r1
 8007cac:	dc33      	bgt.n	8007d16 <_printf_float+0x356>
 8007cae:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	db3c      	blt.n	8007d30 <_printf_float+0x370>
 8007cb6:	6823      	ldr	r3, [r4, #0]
 8007cb8:	07da      	lsls	r2, r3, #31
 8007cba:	d439      	bmi.n	8007d30 <_printf_float+0x370>
 8007cbc:	9a08      	ldr	r2, [sp, #32]
 8007cbe:	9b04      	ldr	r3, [sp, #16]
 8007cc0:	9907      	ldr	r1, [sp, #28]
 8007cc2:	1ad3      	subs	r3, r2, r3
 8007cc4:	eba2 0901 	sub.w	r9, r2, r1
 8007cc8:	4599      	cmp	r9, r3
 8007cca:	bfa8      	it	ge
 8007ccc:	4699      	movge	r9, r3
 8007cce:	f1b9 0f00 	cmp.w	r9, #0
 8007cd2:	dc35      	bgt.n	8007d40 <_printf_float+0x380>
 8007cd4:	f04f 0800 	mov.w	r8, #0
 8007cd8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cdc:	f104 0a1a 	add.w	sl, r4, #26
 8007ce0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007ce4:	1a9b      	subs	r3, r3, r2
 8007ce6:	eba3 0309 	sub.w	r3, r3, r9
 8007cea:	4543      	cmp	r3, r8
 8007cec:	f77f af75 	ble.w	8007bda <_printf_float+0x21a>
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	4652      	mov	r2, sl
 8007cf4:	4631      	mov	r1, r6
 8007cf6:	4628      	mov	r0, r5
 8007cf8:	47b8      	blx	r7
 8007cfa:	3001      	adds	r0, #1
 8007cfc:	f43f aeae 	beq.w	8007a5c <_printf_float+0x9c>
 8007d00:	f108 0801 	add.w	r8, r8, #1
 8007d04:	e7ec      	b.n	8007ce0 <_printf_float+0x320>
 8007d06:	4613      	mov	r3, r2
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4642      	mov	r2, r8
 8007d0c:	4628      	mov	r0, r5
 8007d0e:	47b8      	blx	r7
 8007d10:	3001      	adds	r0, #1
 8007d12:	d1bf      	bne.n	8007c94 <_printf_float+0x2d4>
 8007d14:	e6a2      	b.n	8007a5c <_printf_float+0x9c>
 8007d16:	2301      	movs	r3, #1
 8007d18:	4631      	mov	r1, r6
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	9204      	str	r2, [sp, #16]
 8007d1e:	47b8      	blx	r7
 8007d20:	3001      	adds	r0, #1
 8007d22:	f43f ae9b 	beq.w	8007a5c <_printf_float+0x9c>
 8007d26:	9b05      	ldr	r3, [sp, #20]
 8007d28:	9a04      	ldr	r2, [sp, #16]
 8007d2a:	3301      	adds	r3, #1
 8007d2c:	9305      	str	r3, [sp, #20]
 8007d2e:	e7b7      	b.n	8007ca0 <_printf_float+0x2e0>
 8007d30:	4653      	mov	r3, sl
 8007d32:	465a      	mov	r2, fp
 8007d34:	4631      	mov	r1, r6
 8007d36:	4628      	mov	r0, r5
 8007d38:	47b8      	blx	r7
 8007d3a:	3001      	adds	r0, #1
 8007d3c:	d1be      	bne.n	8007cbc <_printf_float+0x2fc>
 8007d3e:	e68d      	b.n	8007a5c <_printf_float+0x9c>
 8007d40:	9a04      	ldr	r2, [sp, #16]
 8007d42:	464b      	mov	r3, r9
 8007d44:	4442      	add	r2, r8
 8007d46:	4631      	mov	r1, r6
 8007d48:	4628      	mov	r0, r5
 8007d4a:	47b8      	blx	r7
 8007d4c:	3001      	adds	r0, #1
 8007d4e:	d1c1      	bne.n	8007cd4 <_printf_float+0x314>
 8007d50:	e684      	b.n	8007a5c <_printf_float+0x9c>
 8007d52:	9a08      	ldr	r2, [sp, #32]
 8007d54:	2a01      	cmp	r2, #1
 8007d56:	dc01      	bgt.n	8007d5c <_printf_float+0x39c>
 8007d58:	07db      	lsls	r3, r3, #31
 8007d5a:	d537      	bpl.n	8007dcc <_printf_float+0x40c>
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	4642      	mov	r2, r8
 8007d60:	4631      	mov	r1, r6
 8007d62:	4628      	mov	r0, r5
 8007d64:	47b8      	blx	r7
 8007d66:	3001      	adds	r0, #1
 8007d68:	f43f ae78 	beq.w	8007a5c <_printf_float+0x9c>
 8007d6c:	4653      	mov	r3, sl
 8007d6e:	465a      	mov	r2, fp
 8007d70:	4631      	mov	r1, r6
 8007d72:	4628      	mov	r0, r5
 8007d74:	47b8      	blx	r7
 8007d76:	3001      	adds	r0, #1
 8007d78:	f43f ae70 	beq.w	8007a5c <_printf_float+0x9c>
 8007d7c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007d80:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007d84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d88:	d01b      	beq.n	8007dc2 <_printf_float+0x402>
 8007d8a:	9b08      	ldr	r3, [sp, #32]
 8007d8c:	f108 0201 	add.w	r2, r8, #1
 8007d90:	3b01      	subs	r3, #1
 8007d92:	4631      	mov	r1, r6
 8007d94:	4628      	mov	r0, r5
 8007d96:	47b8      	blx	r7
 8007d98:	3001      	adds	r0, #1
 8007d9a:	d10e      	bne.n	8007dba <_printf_float+0x3fa>
 8007d9c:	e65e      	b.n	8007a5c <_printf_float+0x9c>
 8007d9e:	2301      	movs	r3, #1
 8007da0:	464a      	mov	r2, r9
 8007da2:	4631      	mov	r1, r6
 8007da4:	4628      	mov	r0, r5
 8007da6:	47b8      	blx	r7
 8007da8:	3001      	adds	r0, #1
 8007daa:	f43f ae57 	beq.w	8007a5c <_printf_float+0x9c>
 8007dae:	f108 0801 	add.w	r8, r8, #1
 8007db2:	9b08      	ldr	r3, [sp, #32]
 8007db4:	3b01      	subs	r3, #1
 8007db6:	4543      	cmp	r3, r8
 8007db8:	dcf1      	bgt.n	8007d9e <_printf_float+0x3de>
 8007dba:	9b04      	ldr	r3, [sp, #16]
 8007dbc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007dc0:	e6db      	b.n	8007b7a <_printf_float+0x1ba>
 8007dc2:	f04f 0800 	mov.w	r8, #0
 8007dc6:	f104 091a 	add.w	r9, r4, #26
 8007dca:	e7f2      	b.n	8007db2 <_printf_float+0x3f2>
 8007dcc:	2301      	movs	r3, #1
 8007dce:	4642      	mov	r2, r8
 8007dd0:	e7df      	b.n	8007d92 <_printf_float+0x3d2>
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	464a      	mov	r2, r9
 8007dd6:	4631      	mov	r1, r6
 8007dd8:	4628      	mov	r0, r5
 8007dda:	47b8      	blx	r7
 8007ddc:	3001      	adds	r0, #1
 8007dde:	f43f ae3d 	beq.w	8007a5c <_printf_float+0x9c>
 8007de2:	f108 0801 	add.w	r8, r8, #1
 8007de6:	68e3      	ldr	r3, [r4, #12]
 8007de8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007dea:	1a5b      	subs	r3, r3, r1
 8007dec:	4543      	cmp	r3, r8
 8007dee:	dcf0      	bgt.n	8007dd2 <_printf_float+0x412>
 8007df0:	e6f7      	b.n	8007be2 <_printf_float+0x222>
 8007df2:	f04f 0800 	mov.w	r8, #0
 8007df6:	f104 0919 	add.w	r9, r4, #25
 8007dfa:	e7f4      	b.n	8007de6 <_printf_float+0x426>

08007dfc <_printf_common>:
 8007dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e00:	4616      	mov	r6, r2
 8007e02:	4699      	mov	r9, r3
 8007e04:	688a      	ldr	r2, [r1, #8]
 8007e06:	690b      	ldr	r3, [r1, #16]
 8007e08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	bfb8      	it	lt
 8007e10:	4613      	movlt	r3, r2
 8007e12:	6033      	str	r3, [r6, #0]
 8007e14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e18:	4607      	mov	r7, r0
 8007e1a:	460c      	mov	r4, r1
 8007e1c:	b10a      	cbz	r2, 8007e22 <_printf_common+0x26>
 8007e1e:	3301      	adds	r3, #1
 8007e20:	6033      	str	r3, [r6, #0]
 8007e22:	6823      	ldr	r3, [r4, #0]
 8007e24:	0699      	lsls	r1, r3, #26
 8007e26:	bf42      	ittt	mi
 8007e28:	6833      	ldrmi	r3, [r6, #0]
 8007e2a:	3302      	addmi	r3, #2
 8007e2c:	6033      	strmi	r3, [r6, #0]
 8007e2e:	6825      	ldr	r5, [r4, #0]
 8007e30:	f015 0506 	ands.w	r5, r5, #6
 8007e34:	d106      	bne.n	8007e44 <_printf_common+0x48>
 8007e36:	f104 0a19 	add.w	sl, r4, #25
 8007e3a:	68e3      	ldr	r3, [r4, #12]
 8007e3c:	6832      	ldr	r2, [r6, #0]
 8007e3e:	1a9b      	subs	r3, r3, r2
 8007e40:	42ab      	cmp	r3, r5
 8007e42:	dc26      	bgt.n	8007e92 <_printf_common+0x96>
 8007e44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007e48:	1e13      	subs	r3, r2, #0
 8007e4a:	6822      	ldr	r2, [r4, #0]
 8007e4c:	bf18      	it	ne
 8007e4e:	2301      	movne	r3, #1
 8007e50:	0692      	lsls	r2, r2, #26
 8007e52:	d42b      	bmi.n	8007eac <_printf_common+0xb0>
 8007e54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e58:	4649      	mov	r1, r9
 8007e5a:	4638      	mov	r0, r7
 8007e5c:	47c0      	blx	r8
 8007e5e:	3001      	adds	r0, #1
 8007e60:	d01e      	beq.n	8007ea0 <_printf_common+0xa4>
 8007e62:	6823      	ldr	r3, [r4, #0]
 8007e64:	68e5      	ldr	r5, [r4, #12]
 8007e66:	6832      	ldr	r2, [r6, #0]
 8007e68:	f003 0306 	and.w	r3, r3, #6
 8007e6c:	2b04      	cmp	r3, #4
 8007e6e:	bf08      	it	eq
 8007e70:	1aad      	subeq	r5, r5, r2
 8007e72:	68a3      	ldr	r3, [r4, #8]
 8007e74:	6922      	ldr	r2, [r4, #16]
 8007e76:	bf0c      	ite	eq
 8007e78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e7c:	2500      	movne	r5, #0
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	bfc4      	itt	gt
 8007e82:	1a9b      	subgt	r3, r3, r2
 8007e84:	18ed      	addgt	r5, r5, r3
 8007e86:	2600      	movs	r6, #0
 8007e88:	341a      	adds	r4, #26
 8007e8a:	42b5      	cmp	r5, r6
 8007e8c:	d11a      	bne.n	8007ec4 <_printf_common+0xc8>
 8007e8e:	2000      	movs	r0, #0
 8007e90:	e008      	b.n	8007ea4 <_printf_common+0xa8>
 8007e92:	2301      	movs	r3, #1
 8007e94:	4652      	mov	r2, sl
 8007e96:	4649      	mov	r1, r9
 8007e98:	4638      	mov	r0, r7
 8007e9a:	47c0      	blx	r8
 8007e9c:	3001      	adds	r0, #1
 8007e9e:	d103      	bne.n	8007ea8 <_printf_common+0xac>
 8007ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ea8:	3501      	adds	r5, #1
 8007eaa:	e7c6      	b.n	8007e3a <_printf_common+0x3e>
 8007eac:	18e1      	adds	r1, r4, r3
 8007eae:	1c5a      	adds	r2, r3, #1
 8007eb0:	2030      	movs	r0, #48	; 0x30
 8007eb2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007eb6:	4422      	add	r2, r4
 8007eb8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ebc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ec0:	3302      	adds	r3, #2
 8007ec2:	e7c7      	b.n	8007e54 <_printf_common+0x58>
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	4622      	mov	r2, r4
 8007ec8:	4649      	mov	r1, r9
 8007eca:	4638      	mov	r0, r7
 8007ecc:	47c0      	blx	r8
 8007ece:	3001      	adds	r0, #1
 8007ed0:	d0e6      	beq.n	8007ea0 <_printf_common+0xa4>
 8007ed2:	3601      	adds	r6, #1
 8007ed4:	e7d9      	b.n	8007e8a <_printf_common+0x8e>
	...

08007ed8 <_printf_i>:
 8007ed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007edc:	460c      	mov	r4, r1
 8007ede:	4691      	mov	r9, r2
 8007ee0:	7e27      	ldrb	r7, [r4, #24]
 8007ee2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007ee4:	2f78      	cmp	r7, #120	; 0x78
 8007ee6:	4680      	mov	r8, r0
 8007ee8:	469a      	mov	sl, r3
 8007eea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007eee:	d807      	bhi.n	8007f00 <_printf_i+0x28>
 8007ef0:	2f62      	cmp	r7, #98	; 0x62
 8007ef2:	d80a      	bhi.n	8007f0a <_printf_i+0x32>
 8007ef4:	2f00      	cmp	r7, #0
 8007ef6:	f000 80d8 	beq.w	80080aa <_printf_i+0x1d2>
 8007efa:	2f58      	cmp	r7, #88	; 0x58
 8007efc:	f000 80a3 	beq.w	8008046 <_printf_i+0x16e>
 8007f00:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007f04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007f08:	e03a      	b.n	8007f80 <_printf_i+0xa8>
 8007f0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007f0e:	2b15      	cmp	r3, #21
 8007f10:	d8f6      	bhi.n	8007f00 <_printf_i+0x28>
 8007f12:	a001      	add	r0, pc, #4	; (adr r0, 8007f18 <_printf_i+0x40>)
 8007f14:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007f18:	08007f71 	.word	0x08007f71
 8007f1c:	08007f85 	.word	0x08007f85
 8007f20:	08007f01 	.word	0x08007f01
 8007f24:	08007f01 	.word	0x08007f01
 8007f28:	08007f01 	.word	0x08007f01
 8007f2c:	08007f01 	.word	0x08007f01
 8007f30:	08007f85 	.word	0x08007f85
 8007f34:	08007f01 	.word	0x08007f01
 8007f38:	08007f01 	.word	0x08007f01
 8007f3c:	08007f01 	.word	0x08007f01
 8007f40:	08007f01 	.word	0x08007f01
 8007f44:	08008091 	.word	0x08008091
 8007f48:	08007fb5 	.word	0x08007fb5
 8007f4c:	08008073 	.word	0x08008073
 8007f50:	08007f01 	.word	0x08007f01
 8007f54:	08007f01 	.word	0x08007f01
 8007f58:	080080b3 	.word	0x080080b3
 8007f5c:	08007f01 	.word	0x08007f01
 8007f60:	08007fb5 	.word	0x08007fb5
 8007f64:	08007f01 	.word	0x08007f01
 8007f68:	08007f01 	.word	0x08007f01
 8007f6c:	0800807b 	.word	0x0800807b
 8007f70:	680b      	ldr	r3, [r1, #0]
 8007f72:	1d1a      	adds	r2, r3, #4
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	600a      	str	r2, [r1, #0]
 8007f78:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007f7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f80:	2301      	movs	r3, #1
 8007f82:	e0a3      	b.n	80080cc <_printf_i+0x1f4>
 8007f84:	6825      	ldr	r5, [r4, #0]
 8007f86:	6808      	ldr	r0, [r1, #0]
 8007f88:	062e      	lsls	r6, r5, #24
 8007f8a:	f100 0304 	add.w	r3, r0, #4
 8007f8e:	d50a      	bpl.n	8007fa6 <_printf_i+0xce>
 8007f90:	6805      	ldr	r5, [r0, #0]
 8007f92:	600b      	str	r3, [r1, #0]
 8007f94:	2d00      	cmp	r5, #0
 8007f96:	da03      	bge.n	8007fa0 <_printf_i+0xc8>
 8007f98:	232d      	movs	r3, #45	; 0x2d
 8007f9a:	426d      	negs	r5, r5
 8007f9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fa0:	485e      	ldr	r0, [pc, #376]	; (800811c <_printf_i+0x244>)
 8007fa2:	230a      	movs	r3, #10
 8007fa4:	e019      	b.n	8007fda <_printf_i+0x102>
 8007fa6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007faa:	6805      	ldr	r5, [r0, #0]
 8007fac:	600b      	str	r3, [r1, #0]
 8007fae:	bf18      	it	ne
 8007fb0:	b22d      	sxthne	r5, r5
 8007fb2:	e7ef      	b.n	8007f94 <_printf_i+0xbc>
 8007fb4:	680b      	ldr	r3, [r1, #0]
 8007fb6:	6825      	ldr	r5, [r4, #0]
 8007fb8:	1d18      	adds	r0, r3, #4
 8007fba:	6008      	str	r0, [r1, #0]
 8007fbc:	0628      	lsls	r0, r5, #24
 8007fbe:	d501      	bpl.n	8007fc4 <_printf_i+0xec>
 8007fc0:	681d      	ldr	r5, [r3, #0]
 8007fc2:	e002      	b.n	8007fca <_printf_i+0xf2>
 8007fc4:	0669      	lsls	r1, r5, #25
 8007fc6:	d5fb      	bpl.n	8007fc0 <_printf_i+0xe8>
 8007fc8:	881d      	ldrh	r5, [r3, #0]
 8007fca:	4854      	ldr	r0, [pc, #336]	; (800811c <_printf_i+0x244>)
 8007fcc:	2f6f      	cmp	r7, #111	; 0x6f
 8007fce:	bf0c      	ite	eq
 8007fd0:	2308      	moveq	r3, #8
 8007fd2:	230a      	movne	r3, #10
 8007fd4:	2100      	movs	r1, #0
 8007fd6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007fda:	6866      	ldr	r6, [r4, #4]
 8007fdc:	60a6      	str	r6, [r4, #8]
 8007fde:	2e00      	cmp	r6, #0
 8007fe0:	bfa2      	ittt	ge
 8007fe2:	6821      	ldrge	r1, [r4, #0]
 8007fe4:	f021 0104 	bicge.w	r1, r1, #4
 8007fe8:	6021      	strge	r1, [r4, #0]
 8007fea:	b90d      	cbnz	r5, 8007ff0 <_printf_i+0x118>
 8007fec:	2e00      	cmp	r6, #0
 8007fee:	d04d      	beq.n	800808c <_printf_i+0x1b4>
 8007ff0:	4616      	mov	r6, r2
 8007ff2:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ff6:	fb03 5711 	mls	r7, r3, r1, r5
 8007ffa:	5dc7      	ldrb	r7, [r0, r7]
 8007ffc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008000:	462f      	mov	r7, r5
 8008002:	42bb      	cmp	r3, r7
 8008004:	460d      	mov	r5, r1
 8008006:	d9f4      	bls.n	8007ff2 <_printf_i+0x11a>
 8008008:	2b08      	cmp	r3, #8
 800800a:	d10b      	bne.n	8008024 <_printf_i+0x14c>
 800800c:	6823      	ldr	r3, [r4, #0]
 800800e:	07df      	lsls	r7, r3, #31
 8008010:	d508      	bpl.n	8008024 <_printf_i+0x14c>
 8008012:	6923      	ldr	r3, [r4, #16]
 8008014:	6861      	ldr	r1, [r4, #4]
 8008016:	4299      	cmp	r1, r3
 8008018:	bfde      	ittt	le
 800801a:	2330      	movle	r3, #48	; 0x30
 800801c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008020:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008024:	1b92      	subs	r2, r2, r6
 8008026:	6122      	str	r2, [r4, #16]
 8008028:	f8cd a000 	str.w	sl, [sp]
 800802c:	464b      	mov	r3, r9
 800802e:	aa03      	add	r2, sp, #12
 8008030:	4621      	mov	r1, r4
 8008032:	4640      	mov	r0, r8
 8008034:	f7ff fee2 	bl	8007dfc <_printf_common>
 8008038:	3001      	adds	r0, #1
 800803a:	d14c      	bne.n	80080d6 <_printf_i+0x1fe>
 800803c:	f04f 30ff 	mov.w	r0, #4294967295
 8008040:	b004      	add	sp, #16
 8008042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008046:	4835      	ldr	r0, [pc, #212]	; (800811c <_printf_i+0x244>)
 8008048:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800804c:	6823      	ldr	r3, [r4, #0]
 800804e:	680e      	ldr	r6, [r1, #0]
 8008050:	061f      	lsls	r7, r3, #24
 8008052:	f856 5b04 	ldr.w	r5, [r6], #4
 8008056:	600e      	str	r6, [r1, #0]
 8008058:	d514      	bpl.n	8008084 <_printf_i+0x1ac>
 800805a:	07d9      	lsls	r1, r3, #31
 800805c:	bf44      	itt	mi
 800805e:	f043 0320 	orrmi.w	r3, r3, #32
 8008062:	6023      	strmi	r3, [r4, #0]
 8008064:	b91d      	cbnz	r5, 800806e <_printf_i+0x196>
 8008066:	6823      	ldr	r3, [r4, #0]
 8008068:	f023 0320 	bic.w	r3, r3, #32
 800806c:	6023      	str	r3, [r4, #0]
 800806e:	2310      	movs	r3, #16
 8008070:	e7b0      	b.n	8007fd4 <_printf_i+0xfc>
 8008072:	6823      	ldr	r3, [r4, #0]
 8008074:	f043 0320 	orr.w	r3, r3, #32
 8008078:	6023      	str	r3, [r4, #0]
 800807a:	2378      	movs	r3, #120	; 0x78
 800807c:	4828      	ldr	r0, [pc, #160]	; (8008120 <_printf_i+0x248>)
 800807e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008082:	e7e3      	b.n	800804c <_printf_i+0x174>
 8008084:	065e      	lsls	r6, r3, #25
 8008086:	bf48      	it	mi
 8008088:	b2ad      	uxthmi	r5, r5
 800808a:	e7e6      	b.n	800805a <_printf_i+0x182>
 800808c:	4616      	mov	r6, r2
 800808e:	e7bb      	b.n	8008008 <_printf_i+0x130>
 8008090:	680b      	ldr	r3, [r1, #0]
 8008092:	6826      	ldr	r6, [r4, #0]
 8008094:	6960      	ldr	r0, [r4, #20]
 8008096:	1d1d      	adds	r5, r3, #4
 8008098:	600d      	str	r5, [r1, #0]
 800809a:	0635      	lsls	r5, r6, #24
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	d501      	bpl.n	80080a4 <_printf_i+0x1cc>
 80080a0:	6018      	str	r0, [r3, #0]
 80080a2:	e002      	b.n	80080aa <_printf_i+0x1d2>
 80080a4:	0671      	lsls	r1, r6, #25
 80080a6:	d5fb      	bpl.n	80080a0 <_printf_i+0x1c8>
 80080a8:	8018      	strh	r0, [r3, #0]
 80080aa:	2300      	movs	r3, #0
 80080ac:	6123      	str	r3, [r4, #16]
 80080ae:	4616      	mov	r6, r2
 80080b0:	e7ba      	b.n	8008028 <_printf_i+0x150>
 80080b2:	680b      	ldr	r3, [r1, #0]
 80080b4:	1d1a      	adds	r2, r3, #4
 80080b6:	600a      	str	r2, [r1, #0]
 80080b8:	681e      	ldr	r6, [r3, #0]
 80080ba:	6862      	ldr	r2, [r4, #4]
 80080bc:	2100      	movs	r1, #0
 80080be:	4630      	mov	r0, r6
 80080c0:	f7f8 f8c6 	bl	8000250 <memchr>
 80080c4:	b108      	cbz	r0, 80080ca <_printf_i+0x1f2>
 80080c6:	1b80      	subs	r0, r0, r6
 80080c8:	6060      	str	r0, [r4, #4]
 80080ca:	6863      	ldr	r3, [r4, #4]
 80080cc:	6123      	str	r3, [r4, #16]
 80080ce:	2300      	movs	r3, #0
 80080d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080d4:	e7a8      	b.n	8008028 <_printf_i+0x150>
 80080d6:	6923      	ldr	r3, [r4, #16]
 80080d8:	4632      	mov	r2, r6
 80080da:	4649      	mov	r1, r9
 80080dc:	4640      	mov	r0, r8
 80080de:	47d0      	blx	sl
 80080e0:	3001      	adds	r0, #1
 80080e2:	d0ab      	beq.n	800803c <_printf_i+0x164>
 80080e4:	6823      	ldr	r3, [r4, #0]
 80080e6:	079b      	lsls	r3, r3, #30
 80080e8:	d413      	bmi.n	8008112 <_printf_i+0x23a>
 80080ea:	68e0      	ldr	r0, [r4, #12]
 80080ec:	9b03      	ldr	r3, [sp, #12]
 80080ee:	4298      	cmp	r0, r3
 80080f0:	bfb8      	it	lt
 80080f2:	4618      	movlt	r0, r3
 80080f4:	e7a4      	b.n	8008040 <_printf_i+0x168>
 80080f6:	2301      	movs	r3, #1
 80080f8:	4632      	mov	r2, r6
 80080fa:	4649      	mov	r1, r9
 80080fc:	4640      	mov	r0, r8
 80080fe:	47d0      	blx	sl
 8008100:	3001      	adds	r0, #1
 8008102:	d09b      	beq.n	800803c <_printf_i+0x164>
 8008104:	3501      	adds	r5, #1
 8008106:	68e3      	ldr	r3, [r4, #12]
 8008108:	9903      	ldr	r1, [sp, #12]
 800810a:	1a5b      	subs	r3, r3, r1
 800810c:	42ab      	cmp	r3, r5
 800810e:	dcf2      	bgt.n	80080f6 <_printf_i+0x21e>
 8008110:	e7eb      	b.n	80080ea <_printf_i+0x212>
 8008112:	2500      	movs	r5, #0
 8008114:	f104 0619 	add.w	r6, r4, #25
 8008118:	e7f5      	b.n	8008106 <_printf_i+0x22e>
 800811a:	bf00      	nop
 800811c:	0800a6fa 	.word	0x0800a6fa
 8008120:	0800a70b 	.word	0x0800a70b

08008124 <siprintf>:
 8008124:	b40e      	push	{r1, r2, r3}
 8008126:	b500      	push	{lr}
 8008128:	b09c      	sub	sp, #112	; 0x70
 800812a:	ab1d      	add	r3, sp, #116	; 0x74
 800812c:	9002      	str	r0, [sp, #8]
 800812e:	9006      	str	r0, [sp, #24]
 8008130:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008134:	4809      	ldr	r0, [pc, #36]	; (800815c <siprintf+0x38>)
 8008136:	9107      	str	r1, [sp, #28]
 8008138:	9104      	str	r1, [sp, #16]
 800813a:	4909      	ldr	r1, [pc, #36]	; (8008160 <siprintf+0x3c>)
 800813c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008140:	9105      	str	r1, [sp, #20]
 8008142:	6800      	ldr	r0, [r0, #0]
 8008144:	9301      	str	r3, [sp, #4]
 8008146:	a902      	add	r1, sp, #8
 8008148:	f001 fb6a 	bl	8009820 <_svfiprintf_r>
 800814c:	9b02      	ldr	r3, [sp, #8]
 800814e:	2200      	movs	r2, #0
 8008150:	701a      	strb	r2, [r3, #0]
 8008152:	b01c      	add	sp, #112	; 0x70
 8008154:	f85d eb04 	ldr.w	lr, [sp], #4
 8008158:	b003      	add	sp, #12
 800815a:	4770      	bx	lr
 800815c:	20000024 	.word	0x20000024
 8008160:	ffff0208 	.word	0xffff0208

08008164 <strncmp>:
 8008164:	b510      	push	{r4, lr}
 8008166:	b16a      	cbz	r2, 8008184 <strncmp+0x20>
 8008168:	3901      	subs	r1, #1
 800816a:	1884      	adds	r4, r0, r2
 800816c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008170:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008174:	4293      	cmp	r3, r2
 8008176:	d103      	bne.n	8008180 <strncmp+0x1c>
 8008178:	42a0      	cmp	r0, r4
 800817a:	d001      	beq.n	8008180 <strncmp+0x1c>
 800817c:	2b00      	cmp	r3, #0
 800817e:	d1f5      	bne.n	800816c <strncmp+0x8>
 8008180:	1a98      	subs	r0, r3, r2
 8008182:	bd10      	pop	{r4, pc}
 8008184:	4610      	mov	r0, r2
 8008186:	e7fc      	b.n	8008182 <strncmp+0x1e>

08008188 <_strtol_l.isra.0>:
 8008188:	2b01      	cmp	r3, #1
 800818a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800818e:	d001      	beq.n	8008194 <_strtol_l.isra.0+0xc>
 8008190:	2b24      	cmp	r3, #36	; 0x24
 8008192:	d906      	bls.n	80081a2 <_strtol_l.isra.0+0x1a>
 8008194:	f7ff fb50 	bl	8007838 <__errno>
 8008198:	2316      	movs	r3, #22
 800819a:	6003      	str	r3, [r0, #0]
 800819c:	2000      	movs	r0, #0
 800819e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081a2:	4f3a      	ldr	r7, [pc, #232]	; (800828c <_strtol_l.isra.0+0x104>)
 80081a4:	468e      	mov	lr, r1
 80081a6:	4676      	mov	r6, lr
 80081a8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80081ac:	5de5      	ldrb	r5, [r4, r7]
 80081ae:	f015 0508 	ands.w	r5, r5, #8
 80081b2:	d1f8      	bne.n	80081a6 <_strtol_l.isra.0+0x1e>
 80081b4:	2c2d      	cmp	r4, #45	; 0x2d
 80081b6:	d134      	bne.n	8008222 <_strtol_l.isra.0+0x9a>
 80081b8:	f89e 4000 	ldrb.w	r4, [lr]
 80081bc:	f04f 0801 	mov.w	r8, #1
 80081c0:	f106 0e02 	add.w	lr, r6, #2
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d05c      	beq.n	8008282 <_strtol_l.isra.0+0xfa>
 80081c8:	2b10      	cmp	r3, #16
 80081ca:	d10c      	bne.n	80081e6 <_strtol_l.isra.0+0x5e>
 80081cc:	2c30      	cmp	r4, #48	; 0x30
 80081ce:	d10a      	bne.n	80081e6 <_strtol_l.isra.0+0x5e>
 80081d0:	f89e 4000 	ldrb.w	r4, [lr]
 80081d4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80081d8:	2c58      	cmp	r4, #88	; 0x58
 80081da:	d14d      	bne.n	8008278 <_strtol_l.isra.0+0xf0>
 80081dc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80081e0:	2310      	movs	r3, #16
 80081e2:	f10e 0e02 	add.w	lr, lr, #2
 80081e6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80081ea:	f10c 3cff 	add.w	ip, ip, #4294967295
 80081ee:	2600      	movs	r6, #0
 80081f0:	fbbc f9f3 	udiv	r9, ip, r3
 80081f4:	4635      	mov	r5, r6
 80081f6:	fb03 ca19 	mls	sl, r3, r9, ip
 80081fa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80081fe:	2f09      	cmp	r7, #9
 8008200:	d818      	bhi.n	8008234 <_strtol_l.isra.0+0xac>
 8008202:	463c      	mov	r4, r7
 8008204:	42a3      	cmp	r3, r4
 8008206:	dd24      	ble.n	8008252 <_strtol_l.isra.0+0xca>
 8008208:	2e00      	cmp	r6, #0
 800820a:	db1f      	blt.n	800824c <_strtol_l.isra.0+0xc4>
 800820c:	45a9      	cmp	r9, r5
 800820e:	d31d      	bcc.n	800824c <_strtol_l.isra.0+0xc4>
 8008210:	d101      	bne.n	8008216 <_strtol_l.isra.0+0x8e>
 8008212:	45a2      	cmp	sl, r4
 8008214:	db1a      	blt.n	800824c <_strtol_l.isra.0+0xc4>
 8008216:	fb05 4503 	mla	r5, r5, r3, r4
 800821a:	2601      	movs	r6, #1
 800821c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008220:	e7eb      	b.n	80081fa <_strtol_l.isra.0+0x72>
 8008222:	2c2b      	cmp	r4, #43	; 0x2b
 8008224:	bf08      	it	eq
 8008226:	f89e 4000 	ldrbeq.w	r4, [lr]
 800822a:	46a8      	mov	r8, r5
 800822c:	bf08      	it	eq
 800822e:	f106 0e02 	addeq.w	lr, r6, #2
 8008232:	e7c7      	b.n	80081c4 <_strtol_l.isra.0+0x3c>
 8008234:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008238:	2f19      	cmp	r7, #25
 800823a:	d801      	bhi.n	8008240 <_strtol_l.isra.0+0xb8>
 800823c:	3c37      	subs	r4, #55	; 0x37
 800823e:	e7e1      	b.n	8008204 <_strtol_l.isra.0+0x7c>
 8008240:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008244:	2f19      	cmp	r7, #25
 8008246:	d804      	bhi.n	8008252 <_strtol_l.isra.0+0xca>
 8008248:	3c57      	subs	r4, #87	; 0x57
 800824a:	e7db      	b.n	8008204 <_strtol_l.isra.0+0x7c>
 800824c:	f04f 36ff 	mov.w	r6, #4294967295
 8008250:	e7e4      	b.n	800821c <_strtol_l.isra.0+0x94>
 8008252:	2e00      	cmp	r6, #0
 8008254:	da05      	bge.n	8008262 <_strtol_l.isra.0+0xda>
 8008256:	2322      	movs	r3, #34	; 0x22
 8008258:	6003      	str	r3, [r0, #0]
 800825a:	4665      	mov	r5, ip
 800825c:	b942      	cbnz	r2, 8008270 <_strtol_l.isra.0+0xe8>
 800825e:	4628      	mov	r0, r5
 8008260:	e79d      	b.n	800819e <_strtol_l.isra.0+0x16>
 8008262:	f1b8 0f00 	cmp.w	r8, #0
 8008266:	d000      	beq.n	800826a <_strtol_l.isra.0+0xe2>
 8008268:	426d      	negs	r5, r5
 800826a:	2a00      	cmp	r2, #0
 800826c:	d0f7      	beq.n	800825e <_strtol_l.isra.0+0xd6>
 800826e:	b10e      	cbz	r6, 8008274 <_strtol_l.isra.0+0xec>
 8008270:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008274:	6011      	str	r1, [r2, #0]
 8008276:	e7f2      	b.n	800825e <_strtol_l.isra.0+0xd6>
 8008278:	2430      	movs	r4, #48	; 0x30
 800827a:	2b00      	cmp	r3, #0
 800827c:	d1b3      	bne.n	80081e6 <_strtol_l.isra.0+0x5e>
 800827e:	2308      	movs	r3, #8
 8008280:	e7b1      	b.n	80081e6 <_strtol_l.isra.0+0x5e>
 8008282:	2c30      	cmp	r4, #48	; 0x30
 8008284:	d0a4      	beq.n	80081d0 <_strtol_l.isra.0+0x48>
 8008286:	230a      	movs	r3, #10
 8008288:	e7ad      	b.n	80081e6 <_strtol_l.isra.0+0x5e>
 800828a:	bf00      	nop
 800828c:	0800a71d 	.word	0x0800a71d

08008290 <strtol>:
 8008290:	4613      	mov	r3, r2
 8008292:	460a      	mov	r2, r1
 8008294:	4601      	mov	r1, r0
 8008296:	4802      	ldr	r0, [pc, #8]	; (80082a0 <strtol+0x10>)
 8008298:	6800      	ldr	r0, [r0, #0]
 800829a:	f7ff bf75 	b.w	8008188 <_strtol_l.isra.0>
 800829e:	bf00      	nop
 80082a0:	20000024 	.word	0x20000024

080082a4 <quorem>:
 80082a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082a8:	6903      	ldr	r3, [r0, #16]
 80082aa:	690c      	ldr	r4, [r1, #16]
 80082ac:	42a3      	cmp	r3, r4
 80082ae:	4607      	mov	r7, r0
 80082b0:	f2c0 8081 	blt.w	80083b6 <quorem+0x112>
 80082b4:	3c01      	subs	r4, #1
 80082b6:	f101 0814 	add.w	r8, r1, #20
 80082ba:	f100 0514 	add.w	r5, r0, #20
 80082be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082c2:	9301      	str	r3, [sp, #4]
 80082c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80082c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082cc:	3301      	adds	r3, #1
 80082ce:	429a      	cmp	r2, r3
 80082d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80082d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80082d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80082dc:	d331      	bcc.n	8008342 <quorem+0x9e>
 80082de:	f04f 0e00 	mov.w	lr, #0
 80082e2:	4640      	mov	r0, r8
 80082e4:	46ac      	mov	ip, r5
 80082e6:	46f2      	mov	sl, lr
 80082e8:	f850 2b04 	ldr.w	r2, [r0], #4
 80082ec:	b293      	uxth	r3, r2
 80082ee:	fb06 e303 	mla	r3, r6, r3, lr
 80082f2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	ebaa 0303 	sub.w	r3, sl, r3
 80082fc:	0c12      	lsrs	r2, r2, #16
 80082fe:	f8dc a000 	ldr.w	sl, [ip]
 8008302:	fb06 e202 	mla	r2, r6, r2, lr
 8008306:	fa13 f38a 	uxtah	r3, r3, sl
 800830a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800830e:	fa1f fa82 	uxth.w	sl, r2
 8008312:	f8dc 2000 	ldr.w	r2, [ip]
 8008316:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800831a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800831e:	b29b      	uxth	r3, r3
 8008320:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008324:	4581      	cmp	r9, r0
 8008326:	f84c 3b04 	str.w	r3, [ip], #4
 800832a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800832e:	d2db      	bcs.n	80082e8 <quorem+0x44>
 8008330:	f855 300b 	ldr.w	r3, [r5, fp]
 8008334:	b92b      	cbnz	r3, 8008342 <quorem+0x9e>
 8008336:	9b01      	ldr	r3, [sp, #4]
 8008338:	3b04      	subs	r3, #4
 800833a:	429d      	cmp	r5, r3
 800833c:	461a      	mov	r2, r3
 800833e:	d32e      	bcc.n	800839e <quorem+0xfa>
 8008340:	613c      	str	r4, [r7, #16]
 8008342:	4638      	mov	r0, r7
 8008344:	f001 f856 	bl	80093f4 <__mcmp>
 8008348:	2800      	cmp	r0, #0
 800834a:	db24      	blt.n	8008396 <quorem+0xf2>
 800834c:	3601      	adds	r6, #1
 800834e:	4628      	mov	r0, r5
 8008350:	f04f 0c00 	mov.w	ip, #0
 8008354:	f858 2b04 	ldr.w	r2, [r8], #4
 8008358:	f8d0 e000 	ldr.w	lr, [r0]
 800835c:	b293      	uxth	r3, r2
 800835e:	ebac 0303 	sub.w	r3, ip, r3
 8008362:	0c12      	lsrs	r2, r2, #16
 8008364:	fa13 f38e 	uxtah	r3, r3, lr
 8008368:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800836c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008370:	b29b      	uxth	r3, r3
 8008372:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008376:	45c1      	cmp	r9, r8
 8008378:	f840 3b04 	str.w	r3, [r0], #4
 800837c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008380:	d2e8      	bcs.n	8008354 <quorem+0xb0>
 8008382:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008386:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800838a:	b922      	cbnz	r2, 8008396 <quorem+0xf2>
 800838c:	3b04      	subs	r3, #4
 800838e:	429d      	cmp	r5, r3
 8008390:	461a      	mov	r2, r3
 8008392:	d30a      	bcc.n	80083aa <quorem+0x106>
 8008394:	613c      	str	r4, [r7, #16]
 8008396:	4630      	mov	r0, r6
 8008398:	b003      	add	sp, #12
 800839a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800839e:	6812      	ldr	r2, [r2, #0]
 80083a0:	3b04      	subs	r3, #4
 80083a2:	2a00      	cmp	r2, #0
 80083a4:	d1cc      	bne.n	8008340 <quorem+0x9c>
 80083a6:	3c01      	subs	r4, #1
 80083a8:	e7c7      	b.n	800833a <quorem+0x96>
 80083aa:	6812      	ldr	r2, [r2, #0]
 80083ac:	3b04      	subs	r3, #4
 80083ae:	2a00      	cmp	r2, #0
 80083b0:	d1f0      	bne.n	8008394 <quorem+0xf0>
 80083b2:	3c01      	subs	r4, #1
 80083b4:	e7eb      	b.n	800838e <quorem+0xea>
 80083b6:	2000      	movs	r0, #0
 80083b8:	e7ee      	b.n	8008398 <quorem+0xf4>
 80083ba:	0000      	movs	r0, r0
 80083bc:	0000      	movs	r0, r0
	...

080083c0 <_dtoa_r>:
 80083c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c4:	ec59 8b10 	vmov	r8, r9, d0
 80083c8:	b095      	sub	sp, #84	; 0x54
 80083ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80083cc:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80083ce:	9107      	str	r1, [sp, #28]
 80083d0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80083d4:	4606      	mov	r6, r0
 80083d6:	9209      	str	r2, [sp, #36]	; 0x24
 80083d8:	9310      	str	r3, [sp, #64]	; 0x40
 80083da:	b975      	cbnz	r5, 80083fa <_dtoa_r+0x3a>
 80083dc:	2010      	movs	r0, #16
 80083de:	f000 fd75 	bl	8008ecc <malloc>
 80083e2:	4602      	mov	r2, r0
 80083e4:	6270      	str	r0, [r6, #36]	; 0x24
 80083e6:	b920      	cbnz	r0, 80083f2 <_dtoa_r+0x32>
 80083e8:	4bab      	ldr	r3, [pc, #684]	; (8008698 <_dtoa_r+0x2d8>)
 80083ea:	21ea      	movs	r1, #234	; 0xea
 80083ec:	48ab      	ldr	r0, [pc, #684]	; (800869c <_dtoa_r+0x2dc>)
 80083ee:	f001 fb27 	bl	8009a40 <__assert_func>
 80083f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80083f6:	6005      	str	r5, [r0, #0]
 80083f8:	60c5      	str	r5, [r0, #12]
 80083fa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80083fc:	6819      	ldr	r1, [r3, #0]
 80083fe:	b151      	cbz	r1, 8008416 <_dtoa_r+0x56>
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	604a      	str	r2, [r1, #4]
 8008404:	2301      	movs	r3, #1
 8008406:	4093      	lsls	r3, r2
 8008408:	608b      	str	r3, [r1, #8]
 800840a:	4630      	mov	r0, r6
 800840c:	f000 fdb4 	bl	8008f78 <_Bfree>
 8008410:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008412:	2200      	movs	r2, #0
 8008414:	601a      	str	r2, [r3, #0]
 8008416:	f1b9 0300 	subs.w	r3, r9, #0
 800841a:	bfbb      	ittet	lt
 800841c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008420:	9303      	strlt	r3, [sp, #12]
 8008422:	2300      	movge	r3, #0
 8008424:	2201      	movlt	r2, #1
 8008426:	bfac      	ite	ge
 8008428:	6023      	strge	r3, [r4, #0]
 800842a:	6022      	strlt	r2, [r4, #0]
 800842c:	4b9c      	ldr	r3, [pc, #624]	; (80086a0 <_dtoa_r+0x2e0>)
 800842e:	9c03      	ldr	r4, [sp, #12]
 8008430:	43a3      	bics	r3, r4
 8008432:	d11a      	bne.n	800846a <_dtoa_r+0xaa>
 8008434:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008436:	f242 730f 	movw	r3, #9999	; 0x270f
 800843a:	6013      	str	r3, [r2, #0]
 800843c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008440:	ea53 0308 	orrs.w	r3, r3, r8
 8008444:	f000 8512 	beq.w	8008e6c <_dtoa_r+0xaac>
 8008448:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800844a:	b953      	cbnz	r3, 8008462 <_dtoa_r+0xa2>
 800844c:	4b95      	ldr	r3, [pc, #596]	; (80086a4 <_dtoa_r+0x2e4>)
 800844e:	e01f      	b.n	8008490 <_dtoa_r+0xd0>
 8008450:	4b95      	ldr	r3, [pc, #596]	; (80086a8 <_dtoa_r+0x2e8>)
 8008452:	9300      	str	r3, [sp, #0]
 8008454:	3308      	adds	r3, #8
 8008456:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008458:	6013      	str	r3, [r2, #0]
 800845a:	9800      	ldr	r0, [sp, #0]
 800845c:	b015      	add	sp, #84	; 0x54
 800845e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008462:	4b90      	ldr	r3, [pc, #576]	; (80086a4 <_dtoa_r+0x2e4>)
 8008464:	9300      	str	r3, [sp, #0]
 8008466:	3303      	adds	r3, #3
 8008468:	e7f5      	b.n	8008456 <_dtoa_r+0x96>
 800846a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800846e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008476:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800847a:	d10b      	bne.n	8008494 <_dtoa_r+0xd4>
 800847c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800847e:	2301      	movs	r3, #1
 8008480:	6013      	str	r3, [r2, #0]
 8008482:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 84ee 	beq.w	8008e66 <_dtoa_r+0xaa6>
 800848a:	4888      	ldr	r0, [pc, #544]	; (80086ac <_dtoa_r+0x2ec>)
 800848c:	6018      	str	r0, [r3, #0]
 800848e:	1e43      	subs	r3, r0, #1
 8008490:	9300      	str	r3, [sp, #0]
 8008492:	e7e2      	b.n	800845a <_dtoa_r+0x9a>
 8008494:	a913      	add	r1, sp, #76	; 0x4c
 8008496:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800849a:	aa12      	add	r2, sp, #72	; 0x48
 800849c:	4630      	mov	r0, r6
 800849e:	f001 f84d 	bl	800953c <__d2b>
 80084a2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80084a6:	4605      	mov	r5, r0
 80084a8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80084aa:	2900      	cmp	r1, #0
 80084ac:	d047      	beq.n	800853e <_dtoa_r+0x17e>
 80084ae:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80084b0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80084b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80084b8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80084bc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80084c0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80084c4:	2400      	movs	r4, #0
 80084c6:	ec43 2b16 	vmov	d6, r2, r3
 80084ca:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80084ce:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8008680 <_dtoa_r+0x2c0>
 80084d2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80084d6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8008688 <_dtoa_r+0x2c8>
 80084da:	eea7 6b05 	vfma.f64	d6, d7, d5
 80084de:	eeb0 7b46 	vmov.f64	d7, d6
 80084e2:	ee06 1a90 	vmov	s13, r1
 80084e6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80084ea:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8008690 <_dtoa_r+0x2d0>
 80084ee:	eea5 7b06 	vfma.f64	d7, d5, d6
 80084f2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80084f6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80084fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084fe:	ee16 ba90 	vmov	fp, s13
 8008502:	9411      	str	r4, [sp, #68]	; 0x44
 8008504:	d508      	bpl.n	8008518 <_dtoa_r+0x158>
 8008506:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800850a:	eeb4 6b47 	vcmp.f64	d6, d7
 800850e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008512:	bf18      	it	ne
 8008514:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8008518:	f1bb 0f16 	cmp.w	fp, #22
 800851c:	d832      	bhi.n	8008584 <_dtoa_r+0x1c4>
 800851e:	4b64      	ldr	r3, [pc, #400]	; (80086b0 <_dtoa_r+0x2f0>)
 8008520:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008524:	ed93 7b00 	vldr	d7, [r3]
 8008528:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800852c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008534:	d501      	bpl.n	800853a <_dtoa_r+0x17a>
 8008536:	f10b 3bff 	add.w	fp, fp, #4294967295
 800853a:	2300      	movs	r3, #0
 800853c:	e023      	b.n	8008586 <_dtoa_r+0x1c6>
 800853e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008540:	4401      	add	r1, r0
 8008542:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8008546:	2b20      	cmp	r3, #32
 8008548:	bfc3      	ittte	gt
 800854a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800854e:	fa04 f303 	lslgt.w	r3, r4, r3
 8008552:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8008556:	f1c3 0320 	rsble	r3, r3, #32
 800855a:	bfc6      	itte	gt
 800855c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8008560:	ea43 0308 	orrgt.w	r3, r3, r8
 8008564:	fa08 f303 	lslle.w	r3, r8, r3
 8008568:	ee07 3a90 	vmov	s15, r3
 800856c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008570:	3901      	subs	r1, #1
 8008572:	ed8d 7b00 	vstr	d7, [sp]
 8008576:	9c01      	ldr	r4, [sp, #4]
 8008578:	e9dd 2300 	ldrd	r2, r3, [sp]
 800857c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8008580:	2401      	movs	r4, #1
 8008582:	e7a0      	b.n	80084c6 <_dtoa_r+0x106>
 8008584:	2301      	movs	r3, #1
 8008586:	930f      	str	r3, [sp, #60]	; 0x3c
 8008588:	1a43      	subs	r3, r0, r1
 800858a:	1e5a      	subs	r2, r3, #1
 800858c:	bf45      	ittet	mi
 800858e:	f1c3 0301 	rsbmi	r3, r3, #1
 8008592:	9305      	strmi	r3, [sp, #20]
 8008594:	2300      	movpl	r3, #0
 8008596:	2300      	movmi	r3, #0
 8008598:	9206      	str	r2, [sp, #24]
 800859a:	bf54      	ite	pl
 800859c:	9305      	strpl	r3, [sp, #20]
 800859e:	9306      	strmi	r3, [sp, #24]
 80085a0:	f1bb 0f00 	cmp.w	fp, #0
 80085a4:	db18      	blt.n	80085d8 <_dtoa_r+0x218>
 80085a6:	9b06      	ldr	r3, [sp, #24]
 80085a8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80085ac:	445b      	add	r3, fp
 80085ae:	9306      	str	r3, [sp, #24]
 80085b0:	2300      	movs	r3, #0
 80085b2:	9a07      	ldr	r2, [sp, #28]
 80085b4:	2a09      	cmp	r2, #9
 80085b6:	d849      	bhi.n	800864c <_dtoa_r+0x28c>
 80085b8:	2a05      	cmp	r2, #5
 80085ba:	bfc4      	itt	gt
 80085bc:	3a04      	subgt	r2, #4
 80085be:	9207      	strgt	r2, [sp, #28]
 80085c0:	9a07      	ldr	r2, [sp, #28]
 80085c2:	f1a2 0202 	sub.w	r2, r2, #2
 80085c6:	bfcc      	ite	gt
 80085c8:	2400      	movgt	r4, #0
 80085ca:	2401      	movle	r4, #1
 80085cc:	2a03      	cmp	r2, #3
 80085ce:	d848      	bhi.n	8008662 <_dtoa_r+0x2a2>
 80085d0:	e8df f002 	tbb	[pc, r2]
 80085d4:	3a2c2e0b 	.word	0x3a2c2e0b
 80085d8:	9b05      	ldr	r3, [sp, #20]
 80085da:	2200      	movs	r2, #0
 80085dc:	eba3 030b 	sub.w	r3, r3, fp
 80085e0:	9305      	str	r3, [sp, #20]
 80085e2:	920e      	str	r2, [sp, #56]	; 0x38
 80085e4:	f1cb 0300 	rsb	r3, fp, #0
 80085e8:	e7e3      	b.n	80085b2 <_dtoa_r+0x1f2>
 80085ea:	2200      	movs	r2, #0
 80085ec:	9208      	str	r2, [sp, #32]
 80085ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085f0:	2a00      	cmp	r2, #0
 80085f2:	dc39      	bgt.n	8008668 <_dtoa_r+0x2a8>
 80085f4:	f04f 0a01 	mov.w	sl, #1
 80085f8:	46d1      	mov	r9, sl
 80085fa:	4652      	mov	r2, sl
 80085fc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008600:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8008602:	2100      	movs	r1, #0
 8008604:	6079      	str	r1, [r7, #4]
 8008606:	2004      	movs	r0, #4
 8008608:	f100 0c14 	add.w	ip, r0, #20
 800860c:	4594      	cmp	ip, r2
 800860e:	6879      	ldr	r1, [r7, #4]
 8008610:	d92f      	bls.n	8008672 <_dtoa_r+0x2b2>
 8008612:	4630      	mov	r0, r6
 8008614:	930c      	str	r3, [sp, #48]	; 0x30
 8008616:	f000 fc6f 	bl	8008ef8 <_Balloc>
 800861a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800861c:	9000      	str	r0, [sp, #0]
 800861e:	4602      	mov	r2, r0
 8008620:	2800      	cmp	r0, #0
 8008622:	d149      	bne.n	80086b8 <_dtoa_r+0x2f8>
 8008624:	4b23      	ldr	r3, [pc, #140]	; (80086b4 <_dtoa_r+0x2f4>)
 8008626:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800862a:	e6df      	b.n	80083ec <_dtoa_r+0x2c>
 800862c:	2201      	movs	r2, #1
 800862e:	e7dd      	b.n	80085ec <_dtoa_r+0x22c>
 8008630:	2200      	movs	r2, #0
 8008632:	9208      	str	r2, [sp, #32]
 8008634:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008636:	eb0b 0a02 	add.w	sl, fp, r2
 800863a:	f10a 0901 	add.w	r9, sl, #1
 800863e:	464a      	mov	r2, r9
 8008640:	2a01      	cmp	r2, #1
 8008642:	bfb8      	it	lt
 8008644:	2201      	movlt	r2, #1
 8008646:	e7db      	b.n	8008600 <_dtoa_r+0x240>
 8008648:	2201      	movs	r2, #1
 800864a:	e7f2      	b.n	8008632 <_dtoa_r+0x272>
 800864c:	2401      	movs	r4, #1
 800864e:	2200      	movs	r2, #0
 8008650:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8008654:	f04f 3aff 	mov.w	sl, #4294967295
 8008658:	2100      	movs	r1, #0
 800865a:	46d1      	mov	r9, sl
 800865c:	2212      	movs	r2, #18
 800865e:	9109      	str	r1, [sp, #36]	; 0x24
 8008660:	e7ce      	b.n	8008600 <_dtoa_r+0x240>
 8008662:	2201      	movs	r2, #1
 8008664:	9208      	str	r2, [sp, #32]
 8008666:	e7f5      	b.n	8008654 <_dtoa_r+0x294>
 8008668:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800866c:	46d1      	mov	r9, sl
 800866e:	4652      	mov	r2, sl
 8008670:	e7c6      	b.n	8008600 <_dtoa_r+0x240>
 8008672:	3101      	adds	r1, #1
 8008674:	6079      	str	r1, [r7, #4]
 8008676:	0040      	lsls	r0, r0, #1
 8008678:	e7c6      	b.n	8008608 <_dtoa_r+0x248>
 800867a:	bf00      	nop
 800867c:	f3af 8000 	nop.w
 8008680:	636f4361 	.word	0x636f4361
 8008684:	3fd287a7 	.word	0x3fd287a7
 8008688:	8b60c8b3 	.word	0x8b60c8b3
 800868c:	3fc68a28 	.word	0x3fc68a28
 8008690:	509f79fb 	.word	0x509f79fb
 8008694:	3fd34413 	.word	0x3fd34413
 8008698:	0800a82a 	.word	0x0800a82a
 800869c:	0800a841 	.word	0x0800a841
 80086a0:	7ff00000 	.word	0x7ff00000
 80086a4:	0800a826 	.word	0x0800a826
 80086a8:	0800a81d 	.word	0x0800a81d
 80086ac:	0800a6f9 	.word	0x0800a6f9
 80086b0:	0800a940 	.word	0x0800a940
 80086b4:	0800a8a0 	.word	0x0800a8a0
 80086b8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80086ba:	9900      	ldr	r1, [sp, #0]
 80086bc:	6011      	str	r1, [r2, #0]
 80086be:	f1b9 0f0e 	cmp.w	r9, #14
 80086c2:	d872      	bhi.n	80087aa <_dtoa_r+0x3ea>
 80086c4:	2c00      	cmp	r4, #0
 80086c6:	d070      	beq.n	80087aa <_dtoa_r+0x3ea>
 80086c8:	f1bb 0f00 	cmp.w	fp, #0
 80086cc:	f340 80a6 	ble.w	800881c <_dtoa_r+0x45c>
 80086d0:	49ca      	ldr	r1, [pc, #808]	; (80089fc <_dtoa_r+0x63c>)
 80086d2:	f00b 020f 	and.w	r2, fp, #15
 80086d6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80086da:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80086de:	ed92 7b00 	vldr	d7, [r2]
 80086e2:	ea4f 112b 	mov.w	r1, fp, asr #4
 80086e6:	f000 808d 	beq.w	8008804 <_dtoa_r+0x444>
 80086ea:	4ac5      	ldr	r2, [pc, #788]	; (8008a00 <_dtoa_r+0x640>)
 80086ec:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 80086f0:	ed92 6b08 	vldr	d6, [r2, #32]
 80086f4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 80086f8:	ed8d 6b02 	vstr	d6, [sp, #8]
 80086fc:	f001 010f 	and.w	r1, r1, #15
 8008700:	2203      	movs	r2, #3
 8008702:	48bf      	ldr	r0, [pc, #764]	; (8008a00 <_dtoa_r+0x640>)
 8008704:	2900      	cmp	r1, #0
 8008706:	d17f      	bne.n	8008808 <_dtoa_r+0x448>
 8008708:	ed9d 6b02 	vldr	d6, [sp, #8]
 800870c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008710:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008714:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008716:	2900      	cmp	r1, #0
 8008718:	f000 80b2 	beq.w	8008880 <_dtoa_r+0x4c0>
 800871c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8008720:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008724:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800872c:	f140 80a8 	bpl.w	8008880 <_dtoa_r+0x4c0>
 8008730:	f1b9 0f00 	cmp.w	r9, #0
 8008734:	f000 80a4 	beq.w	8008880 <_dtoa_r+0x4c0>
 8008738:	f1ba 0f00 	cmp.w	sl, #0
 800873c:	dd31      	ble.n	80087a2 <_dtoa_r+0x3e2>
 800873e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8008742:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008746:	ed8d 7b02 	vstr	d7, [sp, #8]
 800874a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800874e:	3201      	adds	r2, #1
 8008750:	4650      	mov	r0, sl
 8008752:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008756:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800875a:	ee07 2a90 	vmov	s15, r2
 800875e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008762:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008766:	ed8d 5b02 	vstr	d5, [sp, #8]
 800876a:	9c03      	ldr	r4, [sp, #12]
 800876c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008770:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8008774:	2800      	cmp	r0, #0
 8008776:	f040 8086 	bne.w	8008886 <_dtoa_r+0x4c6>
 800877a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800877e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008782:	ec42 1b17 	vmov	d7, r1, r2
 8008786:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800878a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800878e:	f300 8272 	bgt.w	8008c76 <_dtoa_r+0x8b6>
 8008792:	eeb1 7b47 	vneg.f64	d7, d7
 8008796:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800879a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800879e:	f100 8267 	bmi.w	8008c70 <_dtoa_r+0x8b0>
 80087a2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 80087a6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80087aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80087ac:	2a00      	cmp	r2, #0
 80087ae:	f2c0 8129 	blt.w	8008a04 <_dtoa_r+0x644>
 80087b2:	f1bb 0f0e 	cmp.w	fp, #14
 80087b6:	f300 8125 	bgt.w	8008a04 <_dtoa_r+0x644>
 80087ba:	4b90      	ldr	r3, [pc, #576]	; (80089fc <_dtoa_r+0x63c>)
 80087bc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80087c0:	ed93 6b00 	vldr	d6, [r3]
 80087c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	f280 80c3 	bge.w	8008952 <_dtoa_r+0x592>
 80087cc:	f1b9 0f00 	cmp.w	r9, #0
 80087d0:	f300 80bf 	bgt.w	8008952 <_dtoa_r+0x592>
 80087d4:	f040 824c 	bne.w	8008c70 <_dtoa_r+0x8b0>
 80087d8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80087dc:	ee26 6b07 	vmul.f64	d6, d6, d7
 80087e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80087e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80087e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087ec:	464c      	mov	r4, r9
 80087ee:	464f      	mov	r7, r9
 80087f0:	f280 8222 	bge.w	8008c38 <_dtoa_r+0x878>
 80087f4:	f8dd 8000 	ldr.w	r8, [sp]
 80087f8:	2331      	movs	r3, #49	; 0x31
 80087fa:	f808 3b01 	strb.w	r3, [r8], #1
 80087fe:	f10b 0b01 	add.w	fp, fp, #1
 8008802:	e21e      	b.n	8008c42 <_dtoa_r+0x882>
 8008804:	2202      	movs	r2, #2
 8008806:	e77c      	b.n	8008702 <_dtoa_r+0x342>
 8008808:	07cc      	lsls	r4, r1, #31
 800880a:	d504      	bpl.n	8008816 <_dtoa_r+0x456>
 800880c:	ed90 6b00 	vldr	d6, [r0]
 8008810:	3201      	adds	r2, #1
 8008812:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008816:	1049      	asrs	r1, r1, #1
 8008818:	3008      	adds	r0, #8
 800881a:	e773      	b.n	8008704 <_dtoa_r+0x344>
 800881c:	d02e      	beq.n	800887c <_dtoa_r+0x4bc>
 800881e:	f1cb 0100 	rsb	r1, fp, #0
 8008822:	4a76      	ldr	r2, [pc, #472]	; (80089fc <_dtoa_r+0x63c>)
 8008824:	f001 000f 	and.w	r0, r1, #15
 8008828:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800882c:	ed92 7b00 	vldr	d7, [r2]
 8008830:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8008834:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008838:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800883c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8008840:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8008844:	486e      	ldr	r0, [pc, #440]	; (8008a00 <_dtoa_r+0x640>)
 8008846:	1109      	asrs	r1, r1, #4
 8008848:	2400      	movs	r4, #0
 800884a:	2202      	movs	r2, #2
 800884c:	b939      	cbnz	r1, 800885e <_dtoa_r+0x49e>
 800884e:	2c00      	cmp	r4, #0
 8008850:	f43f af60 	beq.w	8008714 <_dtoa_r+0x354>
 8008854:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008858:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800885c:	e75a      	b.n	8008714 <_dtoa_r+0x354>
 800885e:	07cf      	lsls	r7, r1, #31
 8008860:	d509      	bpl.n	8008876 <_dtoa_r+0x4b6>
 8008862:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8008866:	ed90 7b00 	vldr	d7, [r0]
 800886a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800886e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8008872:	3201      	adds	r2, #1
 8008874:	2401      	movs	r4, #1
 8008876:	1049      	asrs	r1, r1, #1
 8008878:	3008      	adds	r0, #8
 800887a:	e7e7      	b.n	800884c <_dtoa_r+0x48c>
 800887c:	2202      	movs	r2, #2
 800887e:	e749      	b.n	8008714 <_dtoa_r+0x354>
 8008880:	465f      	mov	r7, fp
 8008882:	4648      	mov	r0, r9
 8008884:	e765      	b.n	8008752 <_dtoa_r+0x392>
 8008886:	ec42 1b17 	vmov	d7, r1, r2
 800888a:	4a5c      	ldr	r2, [pc, #368]	; (80089fc <_dtoa_r+0x63c>)
 800888c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008890:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008894:	9a00      	ldr	r2, [sp, #0]
 8008896:	1814      	adds	r4, r2, r0
 8008898:	9a08      	ldr	r2, [sp, #32]
 800889a:	b352      	cbz	r2, 80088f2 <_dtoa_r+0x532>
 800889c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80088a0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80088a4:	f8dd 8000 	ldr.w	r8, [sp]
 80088a8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80088ac:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80088b0:	ee35 7b47 	vsub.f64	d7, d5, d7
 80088b4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80088b8:	ee14 2a90 	vmov	r2, s9
 80088bc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80088c0:	3230      	adds	r2, #48	; 0x30
 80088c2:	ee36 6b45 	vsub.f64	d6, d6, d5
 80088c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80088ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ce:	f808 2b01 	strb.w	r2, [r8], #1
 80088d2:	d439      	bmi.n	8008948 <_dtoa_r+0x588>
 80088d4:	ee32 5b46 	vsub.f64	d5, d2, d6
 80088d8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80088dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088e0:	d472      	bmi.n	80089c8 <_dtoa_r+0x608>
 80088e2:	45a0      	cmp	r8, r4
 80088e4:	f43f af5d 	beq.w	80087a2 <_dtoa_r+0x3e2>
 80088e8:	ee27 7b03 	vmul.f64	d7, d7, d3
 80088ec:	ee26 6b03 	vmul.f64	d6, d6, d3
 80088f0:	e7e0      	b.n	80088b4 <_dtoa_r+0x4f4>
 80088f2:	f8dd 8000 	ldr.w	r8, [sp]
 80088f6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80088fa:	4621      	mov	r1, r4
 80088fc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008900:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008904:	ee14 2a90 	vmov	r2, s9
 8008908:	3230      	adds	r2, #48	; 0x30
 800890a:	f808 2b01 	strb.w	r2, [r8], #1
 800890e:	45a0      	cmp	r8, r4
 8008910:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008914:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008918:	d118      	bne.n	800894c <_dtoa_r+0x58c>
 800891a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800891e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008922:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800892a:	dc4d      	bgt.n	80089c8 <_dtoa_r+0x608>
 800892c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008930:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008938:	f57f af33 	bpl.w	80087a2 <_dtoa_r+0x3e2>
 800893c:	4688      	mov	r8, r1
 800893e:	3901      	subs	r1, #1
 8008940:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8008944:	2b30      	cmp	r3, #48	; 0x30
 8008946:	d0f9      	beq.n	800893c <_dtoa_r+0x57c>
 8008948:	46bb      	mov	fp, r7
 800894a:	e02a      	b.n	80089a2 <_dtoa_r+0x5e2>
 800894c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008950:	e7d6      	b.n	8008900 <_dtoa_r+0x540>
 8008952:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008956:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800895a:	f8dd 8000 	ldr.w	r8, [sp]
 800895e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008962:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008966:	ee15 3a10 	vmov	r3, s10
 800896a:	3330      	adds	r3, #48	; 0x30
 800896c:	f808 3b01 	strb.w	r3, [r8], #1
 8008970:	9b00      	ldr	r3, [sp, #0]
 8008972:	eba8 0303 	sub.w	r3, r8, r3
 8008976:	4599      	cmp	r9, r3
 8008978:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800897c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008980:	d133      	bne.n	80089ea <_dtoa_r+0x62a>
 8008982:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008986:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800898a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800898e:	dc1a      	bgt.n	80089c6 <_dtoa_r+0x606>
 8008990:	eeb4 7b46 	vcmp.f64	d7, d6
 8008994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008998:	d103      	bne.n	80089a2 <_dtoa_r+0x5e2>
 800899a:	ee15 3a10 	vmov	r3, s10
 800899e:	07d9      	lsls	r1, r3, #31
 80089a0:	d411      	bmi.n	80089c6 <_dtoa_r+0x606>
 80089a2:	4629      	mov	r1, r5
 80089a4:	4630      	mov	r0, r6
 80089a6:	f000 fae7 	bl	8008f78 <_Bfree>
 80089aa:	2300      	movs	r3, #0
 80089ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80089ae:	f888 3000 	strb.w	r3, [r8]
 80089b2:	f10b 0301 	add.w	r3, fp, #1
 80089b6:	6013      	str	r3, [r2, #0]
 80089b8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f43f ad4d 	beq.w	800845a <_dtoa_r+0x9a>
 80089c0:	f8c3 8000 	str.w	r8, [r3]
 80089c4:	e549      	b.n	800845a <_dtoa_r+0x9a>
 80089c6:	465f      	mov	r7, fp
 80089c8:	4643      	mov	r3, r8
 80089ca:	4698      	mov	r8, r3
 80089cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089d0:	2a39      	cmp	r2, #57	; 0x39
 80089d2:	d106      	bne.n	80089e2 <_dtoa_r+0x622>
 80089d4:	9a00      	ldr	r2, [sp, #0]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d1f7      	bne.n	80089ca <_dtoa_r+0x60a>
 80089da:	9900      	ldr	r1, [sp, #0]
 80089dc:	2230      	movs	r2, #48	; 0x30
 80089de:	3701      	adds	r7, #1
 80089e0:	700a      	strb	r2, [r1, #0]
 80089e2:	781a      	ldrb	r2, [r3, #0]
 80089e4:	3201      	adds	r2, #1
 80089e6:	701a      	strb	r2, [r3, #0]
 80089e8:	e7ae      	b.n	8008948 <_dtoa_r+0x588>
 80089ea:	ee27 7b04 	vmul.f64	d7, d7, d4
 80089ee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80089f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089f6:	d1b2      	bne.n	800895e <_dtoa_r+0x59e>
 80089f8:	e7d3      	b.n	80089a2 <_dtoa_r+0x5e2>
 80089fa:	bf00      	nop
 80089fc:	0800a940 	.word	0x0800a940
 8008a00:	0800a918 	.word	0x0800a918
 8008a04:	9908      	ldr	r1, [sp, #32]
 8008a06:	2900      	cmp	r1, #0
 8008a08:	f000 80d1 	beq.w	8008bae <_dtoa_r+0x7ee>
 8008a0c:	9907      	ldr	r1, [sp, #28]
 8008a0e:	2901      	cmp	r1, #1
 8008a10:	f300 80b4 	bgt.w	8008b7c <_dtoa_r+0x7bc>
 8008a14:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008a16:	2900      	cmp	r1, #0
 8008a18:	f000 80ac 	beq.w	8008b74 <_dtoa_r+0x7b4>
 8008a1c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008a20:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008a24:	461c      	mov	r4, r3
 8008a26:	930a      	str	r3, [sp, #40]	; 0x28
 8008a28:	9b05      	ldr	r3, [sp, #20]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	9305      	str	r3, [sp, #20]
 8008a2e:	9b06      	ldr	r3, [sp, #24]
 8008a30:	2101      	movs	r1, #1
 8008a32:	4413      	add	r3, r2
 8008a34:	4630      	mov	r0, r6
 8008a36:	9306      	str	r3, [sp, #24]
 8008a38:	f000 fb5a 	bl	80090f0 <__i2b>
 8008a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a3e:	4607      	mov	r7, r0
 8008a40:	f1b8 0f00 	cmp.w	r8, #0
 8008a44:	dd0d      	ble.n	8008a62 <_dtoa_r+0x6a2>
 8008a46:	9a06      	ldr	r2, [sp, #24]
 8008a48:	2a00      	cmp	r2, #0
 8008a4a:	dd0a      	ble.n	8008a62 <_dtoa_r+0x6a2>
 8008a4c:	4542      	cmp	r2, r8
 8008a4e:	9905      	ldr	r1, [sp, #20]
 8008a50:	bfa8      	it	ge
 8008a52:	4642      	movge	r2, r8
 8008a54:	1a89      	subs	r1, r1, r2
 8008a56:	9105      	str	r1, [sp, #20]
 8008a58:	9906      	ldr	r1, [sp, #24]
 8008a5a:	eba8 0802 	sub.w	r8, r8, r2
 8008a5e:	1a8a      	subs	r2, r1, r2
 8008a60:	9206      	str	r2, [sp, #24]
 8008a62:	b303      	cbz	r3, 8008aa6 <_dtoa_r+0x6e6>
 8008a64:	9a08      	ldr	r2, [sp, #32]
 8008a66:	2a00      	cmp	r2, #0
 8008a68:	f000 80a6 	beq.w	8008bb8 <_dtoa_r+0x7f8>
 8008a6c:	2c00      	cmp	r4, #0
 8008a6e:	dd13      	ble.n	8008a98 <_dtoa_r+0x6d8>
 8008a70:	4639      	mov	r1, r7
 8008a72:	4622      	mov	r2, r4
 8008a74:	4630      	mov	r0, r6
 8008a76:	930c      	str	r3, [sp, #48]	; 0x30
 8008a78:	f000 fbf6 	bl	8009268 <__pow5mult>
 8008a7c:	462a      	mov	r2, r5
 8008a7e:	4601      	mov	r1, r0
 8008a80:	4607      	mov	r7, r0
 8008a82:	4630      	mov	r0, r6
 8008a84:	f000 fb4a 	bl	800911c <__multiply>
 8008a88:	4629      	mov	r1, r5
 8008a8a:	900a      	str	r0, [sp, #40]	; 0x28
 8008a8c:	4630      	mov	r0, r6
 8008a8e:	f000 fa73 	bl	8008f78 <_Bfree>
 8008a92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a96:	4615      	mov	r5, r2
 8008a98:	1b1a      	subs	r2, r3, r4
 8008a9a:	d004      	beq.n	8008aa6 <_dtoa_r+0x6e6>
 8008a9c:	4629      	mov	r1, r5
 8008a9e:	4630      	mov	r0, r6
 8008aa0:	f000 fbe2 	bl	8009268 <__pow5mult>
 8008aa4:	4605      	mov	r5, r0
 8008aa6:	2101      	movs	r1, #1
 8008aa8:	4630      	mov	r0, r6
 8008aaa:	f000 fb21 	bl	80090f0 <__i2b>
 8008aae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	4604      	mov	r4, r0
 8008ab4:	f340 8082 	ble.w	8008bbc <_dtoa_r+0x7fc>
 8008ab8:	461a      	mov	r2, r3
 8008aba:	4601      	mov	r1, r0
 8008abc:	4630      	mov	r0, r6
 8008abe:	f000 fbd3 	bl	8009268 <__pow5mult>
 8008ac2:	9b07      	ldr	r3, [sp, #28]
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	4604      	mov	r4, r0
 8008ac8:	dd7b      	ble.n	8008bc2 <_dtoa_r+0x802>
 8008aca:	2300      	movs	r3, #0
 8008acc:	930a      	str	r3, [sp, #40]	; 0x28
 8008ace:	6922      	ldr	r2, [r4, #16]
 8008ad0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008ad4:	6910      	ldr	r0, [r2, #16]
 8008ad6:	f000 fabb 	bl	8009050 <__hi0bits>
 8008ada:	f1c0 0020 	rsb	r0, r0, #32
 8008ade:	9b06      	ldr	r3, [sp, #24]
 8008ae0:	4418      	add	r0, r3
 8008ae2:	f010 001f 	ands.w	r0, r0, #31
 8008ae6:	f000 808d 	beq.w	8008c04 <_dtoa_r+0x844>
 8008aea:	f1c0 0220 	rsb	r2, r0, #32
 8008aee:	2a04      	cmp	r2, #4
 8008af0:	f340 8086 	ble.w	8008c00 <_dtoa_r+0x840>
 8008af4:	f1c0 001c 	rsb	r0, r0, #28
 8008af8:	9b05      	ldr	r3, [sp, #20]
 8008afa:	4403      	add	r3, r0
 8008afc:	9305      	str	r3, [sp, #20]
 8008afe:	9b06      	ldr	r3, [sp, #24]
 8008b00:	4403      	add	r3, r0
 8008b02:	4480      	add	r8, r0
 8008b04:	9306      	str	r3, [sp, #24]
 8008b06:	9b05      	ldr	r3, [sp, #20]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	dd05      	ble.n	8008b18 <_dtoa_r+0x758>
 8008b0c:	4629      	mov	r1, r5
 8008b0e:	461a      	mov	r2, r3
 8008b10:	4630      	mov	r0, r6
 8008b12:	f000 fc03 	bl	800931c <__lshift>
 8008b16:	4605      	mov	r5, r0
 8008b18:	9b06      	ldr	r3, [sp, #24]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	dd05      	ble.n	8008b2a <_dtoa_r+0x76a>
 8008b1e:	4621      	mov	r1, r4
 8008b20:	461a      	mov	r2, r3
 8008b22:	4630      	mov	r0, r6
 8008b24:	f000 fbfa 	bl	800931c <__lshift>
 8008b28:	4604      	mov	r4, r0
 8008b2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d06b      	beq.n	8008c08 <_dtoa_r+0x848>
 8008b30:	4621      	mov	r1, r4
 8008b32:	4628      	mov	r0, r5
 8008b34:	f000 fc5e 	bl	80093f4 <__mcmp>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	da65      	bge.n	8008c08 <_dtoa_r+0x848>
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	4629      	mov	r1, r5
 8008b40:	220a      	movs	r2, #10
 8008b42:	4630      	mov	r0, r6
 8008b44:	f000 fa3a 	bl	8008fbc <__multadd>
 8008b48:	9b08      	ldr	r3, [sp, #32]
 8008b4a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b4e:	4605      	mov	r5, r0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	f000 8192 	beq.w	8008e7a <_dtoa_r+0xaba>
 8008b56:	4639      	mov	r1, r7
 8008b58:	2300      	movs	r3, #0
 8008b5a:	220a      	movs	r2, #10
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	f000 fa2d 	bl	8008fbc <__multadd>
 8008b62:	f1ba 0f00 	cmp.w	sl, #0
 8008b66:	4607      	mov	r7, r0
 8008b68:	f300 808e 	bgt.w	8008c88 <_dtoa_r+0x8c8>
 8008b6c:	9b07      	ldr	r3, [sp, #28]
 8008b6e:	2b02      	cmp	r3, #2
 8008b70:	dc51      	bgt.n	8008c16 <_dtoa_r+0x856>
 8008b72:	e089      	b.n	8008c88 <_dtoa_r+0x8c8>
 8008b74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008b76:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008b7a:	e751      	b.n	8008a20 <_dtoa_r+0x660>
 8008b7c:	f109 34ff 	add.w	r4, r9, #4294967295
 8008b80:	42a3      	cmp	r3, r4
 8008b82:	bfbf      	itttt	lt
 8008b84:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8008b86:	1ae3      	sublt	r3, r4, r3
 8008b88:	18d2      	addlt	r2, r2, r3
 8008b8a:	4613      	movlt	r3, r2
 8008b8c:	bfb7      	itett	lt
 8008b8e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008b90:	1b1c      	subge	r4, r3, r4
 8008b92:	4623      	movlt	r3, r4
 8008b94:	2400      	movlt	r4, #0
 8008b96:	f1b9 0f00 	cmp.w	r9, #0
 8008b9a:	bfb5      	itete	lt
 8008b9c:	9a05      	ldrlt	r2, [sp, #20]
 8008b9e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8008ba2:	eba2 0809 	sublt.w	r8, r2, r9
 8008ba6:	464a      	movge	r2, r9
 8008ba8:	bfb8      	it	lt
 8008baa:	2200      	movlt	r2, #0
 8008bac:	e73b      	b.n	8008a26 <_dtoa_r+0x666>
 8008bae:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008bb2:	9f08      	ldr	r7, [sp, #32]
 8008bb4:	461c      	mov	r4, r3
 8008bb6:	e743      	b.n	8008a40 <_dtoa_r+0x680>
 8008bb8:	461a      	mov	r2, r3
 8008bba:	e76f      	b.n	8008a9c <_dtoa_r+0x6dc>
 8008bbc:	9b07      	ldr	r3, [sp, #28]
 8008bbe:	2b01      	cmp	r3, #1
 8008bc0:	dc18      	bgt.n	8008bf4 <_dtoa_r+0x834>
 8008bc2:	9b02      	ldr	r3, [sp, #8]
 8008bc4:	b9b3      	cbnz	r3, 8008bf4 <_dtoa_r+0x834>
 8008bc6:	9b03      	ldr	r3, [sp, #12]
 8008bc8:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008bcc:	b9a2      	cbnz	r2, 8008bf8 <_dtoa_r+0x838>
 8008bce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008bd2:	0d12      	lsrs	r2, r2, #20
 8008bd4:	0512      	lsls	r2, r2, #20
 8008bd6:	b18a      	cbz	r2, 8008bfc <_dtoa_r+0x83c>
 8008bd8:	9b05      	ldr	r3, [sp, #20]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	9305      	str	r3, [sp, #20]
 8008bde:	9b06      	ldr	r3, [sp, #24]
 8008be0:	3301      	adds	r3, #1
 8008be2:	9306      	str	r3, [sp, #24]
 8008be4:	2301      	movs	r3, #1
 8008be6:	930a      	str	r3, [sp, #40]	; 0x28
 8008be8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	f47f af6f 	bne.w	8008ace <_dtoa_r+0x70e>
 8008bf0:	2001      	movs	r0, #1
 8008bf2:	e774      	b.n	8008ade <_dtoa_r+0x71e>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	e7f6      	b.n	8008be6 <_dtoa_r+0x826>
 8008bf8:	9b02      	ldr	r3, [sp, #8]
 8008bfa:	e7f4      	b.n	8008be6 <_dtoa_r+0x826>
 8008bfc:	920a      	str	r2, [sp, #40]	; 0x28
 8008bfe:	e7f3      	b.n	8008be8 <_dtoa_r+0x828>
 8008c00:	d081      	beq.n	8008b06 <_dtoa_r+0x746>
 8008c02:	4610      	mov	r0, r2
 8008c04:	301c      	adds	r0, #28
 8008c06:	e777      	b.n	8008af8 <_dtoa_r+0x738>
 8008c08:	f1b9 0f00 	cmp.w	r9, #0
 8008c0c:	dc37      	bgt.n	8008c7e <_dtoa_r+0x8be>
 8008c0e:	9b07      	ldr	r3, [sp, #28]
 8008c10:	2b02      	cmp	r3, #2
 8008c12:	dd34      	ble.n	8008c7e <_dtoa_r+0x8be>
 8008c14:	46ca      	mov	sl, r9
 8008c16:	f1ba 0f00 	cmp.w	sl, #0
 8008c1a:	d10d      	bne.n	8008c38 <_dtoa_r+0x878>
 8008c1c:	4621      	mov	r1, r4
 8008c1e:	4653      	mov	r3, sl
 8008c20:	2205      	movs	r2, #5
 8008c22:	4630      	mov	r0, r6
 8008c24:	f000 f9ca 	bl	8008fbc <__multadd>
 8008c28:	4601      	mov	r1, r0
 8008c2a:	4604      	mov	r4, r0
 8008c2c:	4628      	mov	r0, r5
 8008c2e:	f000 fbe1 	bl	80093f4 <__mcmp>
 8008c32:	2800      	cmp	r0, #0
 8008c34:	f73f adde 	bgt.w	80087f4 <_dtoa_r+0x434>
 8008c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c3a:	f8dd 8000 	ldr.w	r8, [sp]
 8008c3e:	ea6f 0b03 	mvn.w	fp, r3
 8008c42:	f04f 0900 	mov.w	r9, #0
 8008c46:	4621      	mov	r1, r4
 8008c48:	4630      	mov	r0, r6
 8008c4a:	f000 f995 	bl	8008f78 <_Bfree>
 8008c4e:	2f00      	cmp	r7, #0
 8008c50:	f43f aea7 	beq.w	80089a2 <_dtoa_r+0x5e2>
 8008c54:	f1b9 0f00 	cmp.w	r9, #0
 8008c58:	d005      	beq.n	8008c66 <_dtoa_r+0x8a6>
 8008c5a:	45b9      	cmp	r9, r7
 8008c5c:	d003      	beq.n	8008c66 <_dtoa_r+0x8a6>
 8008c5e:	4649      	mov	r1, r9
 8008c60:	4630      	mov	r0, r6
 8008c62:	f000 f989 	bl	8008f78 <_Bfree>
 8008c66:	4639      	mov	r1, r7
 8008c68:	4630      	mov	r0, r6
 8008c6a:	f000 f985 	bl	8008f78 <_Bfree>
 8008c6e:	e698      	b.n	80089a2 <_dtoa_r+0x5e2>
 8008c70:	2400      	movs	r4, #0
 8008c72:	4627      	mov	r7, r4
 8008c74:	e7e0      	b.n	8008c38 <_dtoa_r+0x878>
 8008c76:	46bb      	mov	fp, r7
 8008c78:	4604      	mov	r4, r0
 8008c7a:	4607      	mov	r7, r0
 8008c7c:	e5ba      	b.n	80087f4 <_dtoa_r+0x434>
 8008c7e:	9b08      	ldr	r3, [sp, #32]
 8008c80:	46ca      	mov	sl, r9
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	f000 8100 	beq.w	8008e88 <_dtoa_r+0xac8>
 8008c88:	f1b8 0f00 	cmp.w	r8, #0
 8008c8c:	dd05      	ble.n	8008c9a <_dtoa_r+0x8da>
 8008c8e:	4639      	mov	r1, r7
 8008c90:	4642      	mov	r2, r8
 8008c92:	4630      	mov	r0, r6
 8008c94:	f000 fb42 	bl	800931c <__lshift>
 8008c98:	4607      	mov	r7, r0
 8008c9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d05d      	beq.n	8008d5c <_dtoa_r+0x99c>
 8008ca0:	6879      	ldr	r1, [r7, #4]
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	f000 f928 	bl	8008ef8 <_Balloc>
 8008ca8:	4680      	mov	r8, r0
 8008caa:	b928      	cbnz	r0, 8008cb8 <_dtoa_r+0x8f8>
 8008cac:	4b82      	ldr	r3, [pc, #520]	; (8008eb8 <_dtoa_r+0xaf8>)
 8008cae:	4602      	mov	r2, r0
 8008cb0:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008cb4:	f7ff bb9a 	b.w	80083ec <_dtoa_r+0x2c>
 8008cb8:	693a      	ldr	r2, [r7, #16]
 8008cba:	3202      	adds	r2, #2
 8008cbc:	0092      	lsls	r2, r2, #2
 8008cbe:	f107 010c 	add.w	r1, r7, #12
 8008cc2:	300c      	adds	r0, #12
 8008cc4:	f000 f90a 	bl	8008edc <memcpy>
 8008cc8:	2201      	movs	r2, #1
 8008cca:	4641      	mov	r1, r8
 8008ccc:	4630      	mov	r0, r6
 8008cce:	f000 fb25 	bl	800931c <__lshift>
 8008cd2:	9b00      	ldr	r3, [sp, #0]
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	9305      	str	r3, [sp, #20]
 8008cd8:	9b00      	ldr	r3, [sp, #0]
 8008cda:	4453      	add	r3, sl
 8008cdc:	9309      	str	r3, [sp, #36]	; 0x24
 8008cde:	9b02      	ldr	r3, [sp, #8]
 8008ce0:	f003 0301 	and.w	r3, r3, #1
 8008ce4:	46b9      	mov	r9, r7
 8008ce6:	9308      	str	r3, [sp, #32]
 8008ce8:	4607      	mov	r7, r0
 8008cea:	9b05      	ldr	r3, [sp, #20]
 8008cec:	4621      	mov	r1, r4
 8008cee:	3b01      	subs	r3, #1
 8008cf0:	4628      	mov	r0, r5
 8008cf2:	9302      	str	r3, [sp, #8]
 8008cf4:	f7ff fad6 	bl	80082a4 <quorem>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	3330      	adds	r3, #48	; 0x30
 8008cfc:	9006      	str	r0, [sp, #24]
 8008cfe:	4649      	mov	r1, r9
 8008d00:	4628      	mov	r0, r5
 8008d02:	930a      	str	r3, [sp, #40]	; 0x28
 8008d04:	f000 fb76 	bl	80093f4 <__mcmp>
 8008d08:	463a      	mov	r2, r7
 8008d0a:	4682      	mov	sl, r0
 8008d0c:	4621      	mov	r1, r4
 8008d0e:	4630      	mov	r0, r6
 8008d10:	f000 fb8c 	bl	800942c <__mdiff>
 8008d14:	68c2      	ldr	r2, [r0, #12]
 8008d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d18:	4680      	mov	r8, r0
 8008d1a:	bb0a      	cbnz	r2, 8008d60 <_dtoa_r+0x9a0>
 8008d1c:	4601      	mov	r1, r0
 8008d1e:	4628      	mov	r0, r5
 8008d20:	f000 fb68 	bl	80093f4 <__mcmp>
 8008d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d26:	4602      	mov	r2, r0
 8008d28:	4641      	mov	r1, r8
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	920e      	str	r2, [sp, #56]	; 0x38
 8008d2e:	930a      	str	r3, [sp, #40]	; 0x28
 8008d30:	f000 f922 	bl	8008f78 <_Bfree>
 8008d34:	9b07      	ldr	r3, [sp, #28]
 8008d36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d38:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008d3c:	ea43 0102 	orr.w	r1, r3, r2
 8008d40:	9b08      	ldr	r3, [sp, #32]
 8008d42:	430b      	orrs	r3, r1
 8008d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d46:	d10d      	bne.n	8008d64 <_dtoa_r+0x9a4>
 8008d48:	2b39      	cmp	r3, #57	; 0x39
 8008d4a:	d029      	beq.n	8008da0 <_dtoa_r+0x9e0>
 8008d4c:	f1ba 0f00 	cmp.w	sl, #0
 8008d50:	dd01      	ble.n	8008d56 <_dtoa_r+0x996>
 8008d52:	9b06      	ldr	r3, [sp, #24]
 8008d54:	3331      	adds	r3, #49	; 0x31
 8008d56:	9a02      	ldr	r2, [sp, #8]
 8008d58:	7013      	strb	r3, [r2, #0]
 8008d5a:	e774      	b.n	8008c46 <_dtoa_r+0x886>
 8008d5c:	4638      	mov	r0, r7
 8008d5e:	e7b8      	b.n	8008cd2 <_dtoa_r+0x912>
 8008d60:	2201      	movs	r2, #1
 8008d62:	e7e1      	b.n	8008d28 <_dtoa_r+0x968>
 8008d64:	f1ba 0f00 	cmp.w	sl, #0
 8008d68:	db06      	blt.n	8008d78 <_dtoa_r+0x9b8>
 8008d6a:	9907      	ldr	r1, [sp, #28]
 8008d6c:	ea41 0a0a 	orr.w	sl, r1, sl
 8008d70:	9908      	ldr	r1, [sp, #32]
 8008d72:	ea5a 0101 	orrs.w	r1, sl, r1
 8008d76:	d120      	bne.n	8008dba <_dtoa_r+0x9fa>
 8008d78:	2a00      	cmp	r2, #0
 8008d7a:	ddec      	ble.n	8008d56 <_dtoa_r+0x996>
 8008d7c:	4629      	mov	r1, r5
 8008d7e:	2201      	movs	r2, #1
 8008d80:	4630      	mov	r0, r6
 8008d82:	9305      	str	r3, [sp, #20]
 8008d84:	f000 faca 	bl	800931c <__lshift>
 8008d88:	4621      	mov	r1, r4
 8008d8a:	4605      	mov	r5, r0
 8008d8c:	f000 fb32 	bl	80093f4 <__mcmp>
 8008d90:	2800      	cmp	r0, #0
 8008d92:	9b05      	ldr	r3, [sp, #20]
 8008d94:	dc02      	bgt.n	8008d9c <_dtoa_r+0x9dc>
 8008d96:	d1de      	bne.n	8008d56 <_dtoa_r+0x996>
 8008d98:	07da      	lsls	r2, r3, #31
 8008d9a:	d5dc      	bpl.n	8008d56 <_dtoa_r+0x996>
 8008d9c:	2b39      	cmp	r3, #57	; 0x39
 8008d9e:	d1d8      	bne.n	8008d52 <_dtoa_r+0x992>
 8008da0:	9a02      	ldr	r2, [sp, #8]
 8008da2:	2339      	movs	r3, #57	; 0x39
 8008da4:	7013      	strb	r3, [r2, #0]
 8008da6:	4643      	mov	r3, r8
 8008da8:	4698      	mov	r8, r3
 8008daa:	3b01      	subs	r3, #1
 8008dac:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8008db0:	2a39      	cmp	r2, #57	; 0x39
 8008db2:	d051      	beq.n	8008e58 <_dtoa_r+0xa98>
 8008db4:	3201      	adds	r2, #1
 8008db6:	701a      	strb	r2, [r3, #0]
 8008db8:	e745      	b.n	8008c46 <_dtoa_r+0x886>
 8008dba:	2a00      	cmp	r2, #0
 8008dbc:	dd03      	ble.n	8008dc6 <_dtoa_r+0xa06>
 8008dbe:	2b39      	cmp	r3, #57	; 0x39
 8008dc0:	d0ee      	beq.n	8008da0 <_dtoa_r+0x9e0>
 8008dc2:	3301      	adds	r3, #1
 8008dc4:	e7c7      	b.n	8008d56 <_dtoa_r+0x996>
 8008dc6:	9a05      	ldr	r2, [sp, #20]
 8008dc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dca:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008dce:	428a      	cmp	r2, r1
 8008dd0:	d02b      	beq.n	8008e2a <_dtoa_r+0xa6a>
 8008dd2:	4629      	mov	r1, r5
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	220a      	movs	r2, #10
 8008dd8:	4630      	mov	r0, r6
 8008dda:	f000 f8ef 	bl	8008fbc <__multadd>
 8008dde:	45b9      	cmp	r9, r7
 8008de0:	4605      	mov	r5, r0
 8008de2:	f04f 0300 	mov.w	r3, #0
 8008de6:	f04f 020a 	mov.w	r2, #10
 8008dea:	4649      	mov	r1, r9
 8008dec:	4630      	mov	r0, r6
 8008dee:	d107      	bne.n	8008e00 <_dtoa_r+0xa40>
 8008df0:	f000 f8e4 	bl	8008fbc <__multadd>
 8008df4:	4681      	mov	r9, r0
 8008df6:	4607      	mov	r7, r0
 8008df8:	9b05      	ldr	r3, [sp, #20]
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	9305      	str	r3, [sp, #20]
 8008dfe:	e774      	b.n	8008cea <_dtoa_r+0x92a>
 8008e00:	f000 f8dc 	bl	8008fbc <__multadd>
 8008e04:	4639      	mov	r1, r7
 8008e06:	4681      	mov	r9, r0
 8008e08:	2300      	movs	r3, #0
 8008e0a:	220a      	movs	r2, #10
 8008e0c:	4630      	mov	r0, r6
 8008e0e:	f000 f8d5 	bl	8008fbc <__multadd>
 8008e12:	4607      	mov	r7, r0
 8008e14:	e7f0      	b.n	8008df8 <_dtoa_r+0xa38>
 8008e16:	f1ba 0f00 	cmp.w	sl, #0
 8008e1a:	9a00      	ldr	r2, [sp, #0]
 8008e1c:	bfcc      	ite	gt
 8008e1e:	46d0      	movgt	r8, sl
 8008e20:	f04f 0801 	movle.w	r8, #1
 8008e24:	4490      	add	r8, r2
 8008e26:	f04f 0900 	mov.w	r9, #0
 8008e2a:	4629      	mov	r1, r5
 8008e2c:	2201      	movs	r2, #1
 8008e2e:	4630      	mov	r0, r6
 8008e30:	9302      	str	r3, [sp, #8]
 8008e32:	f000 fa73 	bl	800931c <__lshift>
 8008e36:	4621      	mov	r1, r4
 8008e38:	4605      	mov	r5, r0
 8008e3a:	f000 fadb 	bl	80093f4 <__mcmp>
 8008e3e:	2800      	cmp	r0, #0
 8008e40:	dcb1      	bgt.n	8008da6 <_dtoa_r+0x9e6>
 8008e42:	d102      	bne.n	8008e4a <_dtoa_r+0xa8a>
 8008e44:	9b02      	ldr	r3, [sp, #8]
 8008e46:	07db      	lsls	r3, r3, #31
 8008e48:	d4ad      	bmi.n	8008da6 <_dtoa_r+0x9e6>
 8008e4a:	4643      	mov	r3, r8
 8008e4c:	4698      	mov	r8, r3
 8008e4e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e52:	2a30      	cmp	r2, #48	; 0x30
 8008e54:	d0fa      	beq.n	8008e4c <_dtoa_r+0xa8c>
 8008e56:	e6f6      	b.n	8008c46 <_dtoa_r+0x886>
 8008e58:	9a00      	ldr	r2, [sp, #0]
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	d1a4      	bne.n	8008da8 <_dtoa_r+0x9e8>
 8008e5e:	f10b 0b01 	add.w	fp, fp, #1
 8008e62:	2331      	movs	r3, #49	; 0x31
 8008e64:	e778      	b.n	8008d58 <_dtoa_r+0x998>
 8008e66:	4b15      	ldr	r3, [pc, #84]	; (8008ebc <_dtoa_r+0xafc>)
 8008e68:	f7ff bb12 	b.w	8008490 <_dtoa_r+0xd0>
 8008e6c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	f47f aaee 	bne.w	8008450 <_dtoa_r+0x90>
 8008e74:	4b12      	ldr	r3, [pc, #72]	; (8008ec0 <_dtoa_r+0xb00>)
 8008e76:	f7ff bb0b 	b.w	8008490 <_dtoa_r+0xd0>
 8008e7a:	f1ba 0f00 	cmp.w	sl, #0
 8008e7e:	dc03      	bgt.n	8008e88 <_dtoa_r+0xac8>
 8008e80:	9b07      	ldr	r3, [sp, #28]
 8008e82:	2b02      	cmp	r3, #2
 8008e84:	f73f aec7 	bgt.w	8008c16 <_dtoa_r+0x856>
 8008e88:	f8dd 8000 	ldr.w	r8, [sp]
 8008e8c:	4621      	mov	r1, r4
 8008e8e:	4628      	mov	r0, r5
 8008e90:	f7ff fa08 	bl	80082a4 <quorem>
 8008e94:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008e98:	f808 3b01 	strb.w	r3, [r8], #1
 8008e9c:	9a00      	ldr	r2, [sp, #0]
 8008e9e:	eba8 0202 	sub.w	r2, r8, r2
 8008ea2:	4592      	cmp	sl, r2
 8008ea4:	ddb7      	ble.n	8008e16 <_dtoa_r+0xa56>
 8008ea6:	4629      	mov	r1, r5
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	220a      	movs	r2, #10
 8008eac:	4630      	mov	r0, r6
 8008eae:	f000 f885 	bl	8008fbc <__multadd>
 8008eb2:	4605      	mov	r5, r0
 8008eb4:	e7ea      	b.n	8008e8c <_dtoa_r+0xacc>
 8008eb6:	bf00      	nop
 8008eb8:	0800a8a0 	.word	0x0800a8a0
 8008ebc:	0800a6f8 	.word	0x0800a6f8
 8008ec0:	0800a81d 	.word	0x0800a81d

08008ec4 <_localeconv_r>:
 8008ec4:	4800      	ldr	r0, [pc, #0]	; (8008ec8 <_localeconv_r+0x4>)
 8008ec6:	4770      	bx	lr
 8008ec8:	20000178 	.word	0x20000178

08008ecc <malloc>:
 8008ecc:	4b02      	ldr	r3, [pc, #8]	; (8008ed8 <malloc+0xc>)
 8008ece:	4601      	mov	r1, r0
 8008ed0:	6818      	ldr	r0, [r3, #0]
 8008ed2:	f000 bbef 	b.w	80096b4 <_malloc_r>
 8008ed6:	bf00      	nop
 8008ed8:	20000024 	.word	0x20000024

08008edc <memcpy>:
 8008edc:	440a      	add	r2, r1
 8008ede:	4291      	cmp	r1, r2
 8008ee0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ee4:	d100      	bne.n	8008ee8 <memcpy+0xc>
 8008ee6:	4770      	bx	lr
 8008ee8:	b510      	push	{r4, lr}
 8008eea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008eee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ef2:	4291      	cmp	r1, r2
 8008ef4:	d1f9      	bne.n	8008eea <memcpy+0xe>
 8008ef6:	bd10      	pop	{r4, pc}

08008ef8 <_Balloc>:
 8008ef8:	b570      	push	{r4, r5, r6, lr}
 8008efa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008efc:	4604      	mov	r4, r0
 8008efe:	460d      	mov	r5, r1
 8008f00:	b976      	cbnz	r6, 8008f20 <_Balloc+0x28>
 8008f02:	2010      	movs	r0, #16
 8008f04:	f7ff ffe2 	bl	8008ecc <malloc>
 8008f08:	4602      	mov	r2, r0
 8008f0a:	6260      	str	r0, [r4, #36]	; 0x24
 8008f0c:	b920      	cbnz	r0, 8008f18 <_Balloc+0x20>
 8008f0e:	4b18      	ldr	r3, [pc, #96]	; (8008f70 <_Balloc+0x78>)
 8008f10:	4818      	ldr	r0, [pc, #96]	; (8008f74 <_Balloc+0x7c>)
 8008f12:	2166      	movs	r1, #102	; 0x66
 8008f14:	f000 fd94 	bl	8009a40 <__assert_func>
 8008f18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f1c:	6006      	str	r6, [r0, #0]
 8008f1e:	60c6      	str	r6, [r0, #12]
 8008f20:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f22:	68f3      	ldr	r3, [r6, #12]
 8008f24:	b183      	cbz	r3, 8008f48 <_Balloc+0x50>
 8008f26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f28:	68db      	ldr	r3, [r3, #12]
 8008f2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f2e:	b9b8      	cbnz	r0, 8008f60 <_Balloc+0x68>
 8008f30:	2101      	movs	r1, #1
 8008f32:	fa01 f605 	lsl.w	r6, r1, r5
 8008f36:	1d72      	adds	r2, r6, #5
 8008f38:	0092      	lsls	r2, r2, #2
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f000 fb5a 	bl	80095f4 <_calloc_r>
 8008f40:	b160      	cbz	r0, 8008f5c <_Balloc+0x64>
 8008f42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f46:	e00e      	b.n	8008f66 <_Balloc+0x6e>
 8008f48:	2221      	movs	r2, #33	; 0x21
 8008f4a:	2104      	movs	r1, #4
 8008f4c:	4620      	mov	r0, r4
 8008f4e:	f000 fb51 	bl	80095f4 <_calloc_r>
 8008f52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f54:	60f0      	str	r0, [r6, #12]
 8008f56:	68db      	ldr	r3, [r3, #12]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d1e4      	bne.n	8008f26 <_Balloc+0x2e>
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	bd70      	pop	{r4, r5, r6, pc}
 8008f60:	6802      	ldr	r2, [r0, #0]
 8008f62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f66:	2300      	movs	r3, #0
 8008f68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f6c:	e7f7      	b.n	8008f5e <_Balloc+0x66>
 8008f6e:	bf00      	nop
 8008f70:	0800a82a 	.word	0x0800a82a
 8008f74:	0800a8b1 	.word	0x0800a8b1

08008f78 <_Bfree>:
 8008f78:	b570      	push	{r4, r5, r6, lr}
 8008f7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f7c:	4605      	mov	r5, r0
 8008f7e:	460c      	mov	r4, r1
 8008f80:	b976      	cbnz	r6, 8008fa0 <_Bfree+0x28>
 8008f82:	2010      	movs	r0, #16
 8008f84:	f7ff ffa2 	bl	8008ecc <malloc>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	6268      	str	r0, [r5, #36]	; 0x24
 8008f8c:	b920      	cbnz	r0, 8008f98 <_Bfree+0x20>
 8008f8e:	4b09      	ldr	r3, [pc, #36]	; (8008fb4 <_Bfree+0x3c>)
 8008f90:	4809      	ldr	r0, [pc, #36]	; (8008fb8 <_Bfree+0x40>)
 8008f92:	218a      	movs	r1, #138	; 0x8a
 8008f94:	f000 fd54 	bl	8009a40 <__assert_func>
 8008f98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f9c:	6006      	str	r6, [r0, #0]
 8008f9e:	60c6      	str	r6, [r0, #12]
 8008fa0:	b13c      	cbz	r4, 8008fb2 <_Bfree+0x3a>
 8008fa2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008fa4:	6862      	ldr	r2, [r4, #4]
 8008fa6:	68db      	ldr	r3, [r3, #12]
 8008fa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fac:	6021      	str	r1, [r4, #0]
 8008fae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fb2:	bd70      	pop	{r4, r5, r6, pc}
 8008fb4:	0800a82a 	.word	0x0800a82a
 8008fb8:	0800a8b1 	.word	0x0800a8b1

08008fbc <__multadd>:
 8008fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fc0:	690e      	ldr	r6, [r1, #16]
 8008fc2:	4607      	mov	r7, r0
 8008fc4:	4698      	mov	r8, r3
 8008fc6:	460c      	mov	r4, r1
 8008fc8:	f101 0014 	add.w	r0, r1, #20
 8008fcc:	2300      	movs	r3, #0
 8008fce:	6805      	ldr	r5, [r0, #0]
 8008fd0:	b2a9      	uxth	r1, r5
 8008fd2:	fb02 8101 	mla	r1, r2, r1, r8
 8008fd6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008fda:	0c2d      	lsrs	r5, r5, #16
 8008fdc:	fb02 c505 	mla	r5, r2, r5, ip
 8008fe0:	b289      	uxth	r1, r1
 8008fe2:	3301      	adds	r3, #1
 8008fe4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008fe8:	429e      	cmp	r6, r3
 8008fea:	f840 1b04 	str.w	r1, [r0], #4
 8008fee:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008ff2:	dcec      	bgt.n	8008fce <__multadd+0x12>
 8008ff4:	f1b8 0f00 	cmp.w	r8, #0
 8008ff8:	d022      	beq.n	8009040 <__multadd+0x84>
 8008ffa:	68a3      	ldr	r3, [r4, #8]
 8008ffc:	42b3      	cmp	r3, r6
 8008ffe:	dc19      	bgt.n	8009034 <__multadd+0x78>
 8009000:	6861      	ldr	r1, [r4, #4]
 8009002:	4638      	mov	r0, r7
 8009004:	3101      	adds	r1, #1
 8009006:	f7ff ff77 	bl	8008ef8 <_Balloc>
 800900a:	4605      	mov	r5, r0
 800900c:	b928      	cbnz	r0, 800901a <__multadd+0x5e>
 800900e:	4602      	mov	r2, r0
 8009010:	4b0d      	ldr	r3, [pc, #52]	; (8009048 <__multadd+0x8c>)
 8009012:	480e      	ldr	r0, [pc, #56]	; (800904c <__multadd+0x90>)
 8009014:	21b5      	movs	r1, #181	; 0xb5
 8009016:	f000 fd13 	bl	8009a40 <__assert_func>
 800901a:	6922      	ldr	r2, [r4, #16]
 800901c:	3202      	adds	r2, #2
 800901e:	f104 010c 	add.w	r1, r4, #12
 8009022:	0092      	lsls	r2, r2, #2
 8009024:	300c      	adds	r0, #12
 8009026:	f7ff ff59 	bl	8008edc <memcpy>
 800902a:	4621      	mov	r1, r4
 800902c:	4638      	mov	r0, r7
 800902e:	f7ff ffa3 	bl	8008f78 <_Bfree>
 8009032:	462c      	mov	r4, r5
 8009034:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009038:	3601      	adds	r6, #1
 800903a:	f8c3 8014 	str.w	r8, [r3, #20]
 800903e:	6126      	str	r6, [r4, #16]
 8009040:	4620      	mov	r0, r4
 8009042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009046:	bf00      	nop
 8009048:	0800a8a0 	.word	0x0800a8a0
 800904c:	0800a8b1 	.word	0x0800a8b1

08009050 <__hi0bits>:
 8009050:	0c03      	lsrs	r3, r0, #16
 8009052:	041b      	lsls	r3, r3, #16
 8009054:	b9d3      	cbnz	r3, 800908c <__hi0bits+0x3c>
 8009056:	0400      	lsls	r0, r0, #16
 8009058:	2310      	movs	r3, #16
 800905a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800905e:	bf04      	itt	eq
 8009060:	0200      	lsleq	r0, r0, #8
 8009062:	3308      	addeq	r3, #8
 8009064:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009068:	bf04      	itt	eq
 800906a:	0100      	lsleq	r0, r0, #4
 800906c:	3304      	addeq	r3, #4
 800906e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009072:	bf04      	itt	eq
 8009074:	0080      	lsleq	r0, r0, #2
 8009076:	3302      	addeq	r3, #2
 8009078:	2800      	cmp	r0, #0
 800907a:	db05      	blt.n	8009088 <__hi0bits+0x38>
 800907c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009080:	f103 0301 	add.w	r3, r3, #1
 8009084:	bf08      	it	eq
 8009086:	2320      	moveq	r3, #32
 8009088:	4618      	mov	r0, r3
 800908a:	4770      	bx	lr
 800908c:	2300      	movs	r3, #0
 800908e:	e7e4      	b.n	800905a <__hi0bits+0xa>

08009090 <__lo0bits>:
 8009090:	6803      	ldr	r3, [r0, #0]
 8009092:	f013 0207 	ands.w	r2, r3, #7
 8009096:	4601      	mov	r1, r0
 8009098:	d00b      	beq.n	80090b2 <__lo0bits+0x22>
 800909a:	07da      	lsls	r2, r3, #31
 800909c:	d424      	bmi.n	80090e8 <__lo0bits+0x58>
 800909e:	0798      	lsls	r0, r3, #30
 80090a0:	bf49      	itett	mi
 80090a2:	085b      	lsrmi	r3, r3, #1
 80090a4:	089b      	lsrpl	r3, r3, #2
 80090a6:	2001      	movmi	r0, #1
 80090a8:	600b      	strmi	r3, [r1, #0]
 80090aa:	bf5c      	itt	pl
 80090ac:	600b      	strpl	r3, [r1, #0]
 80090ae:	2002      	movpl	r0, #2
 80090b0:	4770      	bx	lr
 80090b2:	b298      	uxth	r0, r3
 80090b4:	b9b0      	cbnz	r0, 80090e4 <__lo0bits+0x54>
 80090b6:	0c1b      	lsrs	r3, r3, #16
 80090b8:	2010      	movs	r0, #16
 80090ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 80090be:	bf04      	itt	eq
 80090c0:	0a1b      	lsreq	r3, r3, #8
 80090c2:	3008      	addeq	r0, #8
 80090c4:	071a      	lsls	r2, r3, #28
 80090c6:	bf04      	itt	eq
 80090c8:	091b      	lsreq	r3, r3, #4
 80090ca:	3004      	addeq	r0, #4
 80090cc:	079a      	lsls	r2, r3, #30
 80090ce:	bf04      	itt	eq
 80090d0:	089b      	lsreq	r3, r3, #2
 80090d2:	3002      	addeq	r0, #2
 80090d4:	07da      	lsls	r2, r3, #31
 80090d6:	d403      	bmi.n	80090e0 <__lo0bits+0x50>
 80090d8:	085b      	lsrs	r3, r3, #1
 80090da:	f100 0001 	add.w	r0, r0, #1
 80090de:	d005      	beq.n	80090ec <__lo0bits+0x5c>
 80090e0:	600b      	str	r3, [r1, #0]
 80090e2:	4770      	bx	lr
 80090e4:	4610      	mov	r0, r2
 80090e6:	e7e8      	b.n	80090ba <__lo0bits+0x2a>
 80090e8:	2000      	movs	r0, #0
 80090ea:	4770      	bx	lr
 80090ec:	2020      	movs	r0, #32
 80090ee:	4770      	bx	lr

080090f0 <__i2b>:
 80090f0:	b510      	push	{r4, lr}
 80090f2:	460c      	mov	r4, r1
 80090f4:	2101      	movs	r1, #1
 80090f6:	f7ff feff 	bl	8008ef8 <_Balloc>
 80090fa:	4602      	mov	r2, r0
 80090fc:	b928      	cbnz	r0, 800910a <__i2b+0x1a>
 80090fe:	4b05      	ldr	r3, [pc, #20]	; (8009114 <__i2b+0x24>)
 8009100:	4805      	ldr	r0, [pc, #20]	; (8009118 <__i2b+0x28>)
 8009102:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009106:	f000 fc9b 	bl	8009a40 <__assert_func>
 800910a:	2301      	movs	r3, #1
 800910c:	6144      	str	r4, [r0, #20]
 800910e:	6103      	str	r3, [r0, #16]
 8009110:	bd10      	pop	{r4, pc}
 8009112:	bf00      	nop
 8009114:	0800a8a0 	.word	0x0800a8a0
 8009118:	0800a8b1 	.word	0x0800a8b1

0800911c <__multiply>:
 800911c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009120:	4614      	mov	r4, r2
 8009122:	690a      	ldr	r2, [r1, #16]
 8009124:	6923      	ldr	r3, [r4, #16]
 8009126:	429a      	cmp	r2, r3
 8009128:	bfb8      	it	lt
 800912a:	460b      	movlt	r3, r1
 800912c:	460d      	mov	r5, r1
 800912e:	bfbc      	itt	lt
 8009130:	4625      	movlt	r5, r4
 8009132:	461c      	movlt	r4, r3
 8009134:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009138:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800913c:	68ab      	ldr	r3, [r5, #8]
 800913e:	6869      	ldr	r1, [r5, #4]
 8009140:	eb0a 0709 	add.w	r7, sl, r9
 8009144:	42bb      	cmp	r3, r7
 8009146:	b085      	sub	sp, #20
 8009148:	bfb8      	it	lt
 800914a:	3101      	addlt	r1, #1
 800914c:	f7ff fed4 	bl	8008ef8 <_Balloc>
 8009150:	b930      	cbnz	r0, 8009160 <__multiply+0x44>
 8009152:	4602      	mov	r2, r0
 8009154:	4b42      	ldr	r3, [pc, #264]	; (8009260 <__multiply+0x144>)
 8009156:	4843      	ldr	r0, [pc, #268]	; (8009264 <__multiply+0x148>)
 8009158:	f240 115d 	movw	r1, #349	; 0x15d
 800915c:	f000 fc70 	bl	8009a40 <__assert_func>
 8009160:	f100 0614 	add.w	r6, r0, #20
 8009164:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009168:	4633      	mov	r3, r6
 800916a:	2200      	movs	r2, #0
 800916c:	4543      	cmp	r3, r8
 800916e:	d31e      	bcc.n	80091ae <__multiply+0x92>
 8009170:	f105 0c14 	add.w	ip, r5, #20
 8009174:	f104 0314 	add.w	r3, r4, #20
 8009178:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800917c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009180:	9202      	str	r2, [sp, #8]
 8009182:	ebac 0205 	sub.w	r2, ip, r5
 8009186:	3a15      	subs	r2, #21
 8009188:	f022 0203 	bic.w	r2, r2, #3
 800918c:	3204      	adds	r2, #4
 800918e:	f105 0115 	add.w	r1, r5, #21
 8009192:	458c      	cmp	ip, r1
 8009194:	bf38      	it	cc
 8009196:	2204      	movcc	r2, #4
 8009198:	9201      	str	r2, [sp, #4]
 800919a:	9a02      	ldr	r2, [sp, #8]
 800919c:	9303      	str	r3, [sp, #12]
 800919e:	429a      	cmp	r2, r3
 80091a0:	d808      	bhi.n	80091b4 <__multiply+0x98>
 80091a2:	2f00      	cmp	r7, #0
 80091a4:	dc55      	bgt.n	8009252 <__multiply+0x136>
 80091a6:	6107      	str	r7, [r0, #16]
 80091a8:	b005      	add	sp, #20
 80091aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ae:	f843 2b04 	str.w	r2, [r3], #4
 80091b2:	e7db      	b.n	800916c <__multiply+0x50>
 80091b4:	f8b3 a000 	ldrh.w	sl, [r3]
 80091b8:	f1ba 0f00 	cmp.w	sl, #0
 80091bc:	d020      	beq.n	8009200 <__multiply+0xe4>
 80091be:	f105 0e14 	add.w	lr, r5, #20
 80091c2:	46b1      	mov	r9, r6
 80091c4:	2200      	movs	r2, #0
 80091c6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80091ca:	f8d9 b000 	ldr.w	fp, [r9]
 80091ce:	b2a1      	uxth	r1, r4
 80091d0:	fa1f fb8b 	uxth.w	fp, fp
 80091d4:	fb0a b101 	mla	r1, sl, r1, fp
 80091d8:	4411      	add	r1, r2
 80091da:	f8d9 2000 	ldr.w	r2, [r9]
 80091de:	0c24      	lsrs	r4, r4, #16
 80091e0:	0c12      	lsrs	r2, r2, #16
 80091e2:	fb0a 2404 	mla	r4, sl, r4, r2
 80091e6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80091ea:	b289      	uxth	r1, r1
 80091ec:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80091f0:	45f4      	cmp	ip, lr
 80091f2:	f849 1b04 	str.w	r1, [r9], #4
 80091f6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80091fa:	d8e4      	bhi.n	80091c6 <__multiply+0xaa>
 80091fc:	9901      	ldr	r1, [sp, #4]
 80091fe:	5072      	str	r2, [r6, r1]
 8009200:	9a03      	ldr	r2, [sp, #12]
 8009202:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009206:	3304      	adds	r3, #4
 8009208:	f1b9 0f00 	cmp.w	r9, #0
 800920c:	d01f      	beq.n	800924e <__multiply+0x132>
 800920e:	6834      	ldr	r4, [r6, #0]
 8009210:	f105 0114 	add.w	r1, r5, #20
 8009214:	46b6      	mov	lr, r6
 8009216:	f04f 0a00 	mov.w	sl, #0
 800921a:	880a      	ldrh	r2, [r1, #0]
 800921c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009220:	fb09 b202 	mla	r2, r9, r2, fp
 8009224:	4492      	add	sl, r2
 8009226:	b2a4      	uxth	r4, r4
 8009228:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800922c:	f84e 4b04 	str.w	r4, [lr], #4
 8009230:	f851 4b04 	ldr.w	r4, [r1], #4
 8009234:	f8be 2000 	ldrh.w	r2, [lr]
 8009238:	0c24      	lsrs	r4, r4, #16
 800923a:	fb09 2404 	mla	r4, r9, r4, r2
 800923e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009242:	458c      	cmp	ip, r1
 8009244:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009248:	d8e7      	bhi.n	800921a <__multiply+0xfe>
 800924a:	9a01      	ldr	r2, [sp, #4]
 800924c:	50b4      	str	r4, [r6, r2]
 800924e:	3604      	adds	r6, #4
 8009250:	e7a3      	b.n	800919a <__multiply+0x7e>
 8009252:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009256:	2b00      	cmp	r3, #0
 8009258:	d1a5      	bne.n	80091a6 <__multiply+0x8a>
 800925a:	3f01      	subs	r7, #1
 800925c:	e7a1      	b.n	80091a2 <__multiply+0x86>
 800925e:	bf00      	nop
 8009260:	0800a8a0 	.word	0x0800a8a0
 8009264:	0800a8b1 	.word	0x0800a8b1

08009268 <__pow5mult>:
 8009268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800926c:	4615      	mov	r5, r2
 800926e:	f012 0203 	ands.w	r2, r2, #3
 8009272:	4606      	mov	r6, r0
 8009274:	460f      	mov	r7, r1
 8009276:	d007      	beq.n	8009288 <__pow5mult+0x20>
 8009278:	4c25      	ldr	r4, [pc, #148]	; (8009310 <__pow5mult+0xa8>)
 800927a:	3a01      	subs	r2, #1
 800927c:	2300      	movs	r3, #0
 800927e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009282:	f7ff fe9b 	bl	8008fbc <__multadd>
 8009286:	4607      	mov	r7, r0
 8009288:	10ad      	asrs	r5, r5, #2
 800928a:	d03d      	beq.n	8009308 <__pow5mult+0xa0>
 800928c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800928e:	b97c      	cbnz	r4, 80092b0 <__pow5mult+0x48>
 8009290:	2010      	movs	r0, #16
 8009292:	f7ff fe1b 	bl	8008ecc <malloc>
 8009296:	4602      	mov	r2, r0
 8009298:	6270      	str	r0, [r6, #36]	; 0x24
 800929a:	b928      	cbnz	r0, 80092a8 <__pow5mult+0x40>
 800929c:	4b1d      	ldr	r3, [pc, #116]	; (8009314 <__pow5mult+0xac>)
 800929e:	481e      	ldr	r0, [pc, #120]	; (8009318 <__pow5mult+0xb0>)
 80092a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80092a4:	f000 fbcc 	bl	8009a40 <__assert_func>
 80092a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092ac:	6004      	str	r4, [r0, #0]
 80092ae:	60c4      	str	r4, [r0, #12]
 80092b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80092b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092b8:	b94c      	cbnz	r4, 80092ce <__pow5mult+0x66>
 80092ba:	f240 2171 	movw	r1, #625	; 0x271
 80092be:	4630      	mov	r0, r6
 80092c0:	f7ff ff16 	bl	80090f0 <__i2b>
 80092c4:	2300      	movs	r3, #0
 80092c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80092ca:	4604      	mov	r4, r0
 80092cc:	6003      	str	r3, [r0, #0]
 80092ce:	f04f 0900 	mov.w	r9, #0
 80092d2:	07eb      	lsls	r3, r5, #31
 80092d4:	d50a      	bpl.n	80092ec <__pow5mult+0x84>
 80092d6:	4639      	mov	r1, r7
 80092d8:	4622      	mov	r2, r4
 80092da:	4630      	mov	r0, r6
 80092dc:	f7ff ff1e 	bl	800911c <__multiply>
 80092e0:	4639      	mov	r1, r7
 80092e2:	4680      	mov	r8, r0
 80092e4:	4630      	mov	r0, r6
 80092e6:	f7ff fe47 	bl	8008f78 <_Bfree>
 80092ea:	4647      	mov	r7, r8
 80092ec:	106d      	asrs	r5, r5, #1
 80092ee:	d00b      	beq.n	8009308 <__pow5mult+0xa0>
 80092f0:	6820      	ldr	r0, [r4, #0]
 80092f2:	b938      	cbnz	r0, 8009304 <__pow5mult+0x9c>
 80092f4:	4622      	mov	r2, r4
 80092f6:	4621      	mov	r1, r4
 80092f8:	4630      	mov	r0, r6
 80092fa:	f7ff ff0f 	bl	800911c <__multiply>
 80092fe:	6020      	str	r0, [r4, #0]
 8009300:	f8c0 9000 	str.w	r9, [r0]
 8009304:	4604      	mov	r4, r0
 8009306:	e7e4      	b.n	80092d2 <__pow5mult+0x6a>
 8009308:	4638      	mov	r0, r7
 800930a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800930e:	bf00      	nop
 8009310:	0800aa08 	.word	0x0800aa08
 8009314:	0800a82a 	.word	0x0800a82a
 8009318:	0800a8b1 	.word	0x0800a8b1

0800931c <__lshift>:
 800931c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009320:	460c      	mov	r4, r1
 8009322:	6849      	ldr	r1, [r1, #4]
 8009324:	6923      	ldr	r3, [r4, #16]
 8009326:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800932a:	68a3      	ldr	r3, [r4, #8]
 800932c:	4607      	mov	r7, r0
 800932e:	4691      	mov	r9, r2
 8009330:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009334:	f108 0601 	add.w	r6, r8, #1
 8009338:	42b3      	cmp	r3, r6
 800933a:	db0b      	blt.n	8009354 <__lshift+0x38>
 800933c:	4638      	mov	r0, r7
 800933e:	f7ff fddb 	bl	8008ef8 <_Balloc>
 8009342:	4605      	mov	r5, r0
 8009344:	b948      	cbnz	r0, 800935a <__lshift+0x3e>
 8009346:	4602      	mov	r2, r0
 8009348:	4b28      	ldr	r3, [pc, #160]	; (80093ec <__lshift+0xd0>)
 800934a:	4829      	ldr	r0, [pc, #164]	; (80093f0 <__lshift+0xd4>)
 800934c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009350:	f000 fb76 	bl	8009a40 <__assert_func>
 8009354:	3101      	adds	r1, #1
 8009356:	005b      	lsls	r3, r3, #1
 8009358:	e7ee      	b.n	8009338 <__lshift+0x1c>
 800935a:	2300      	movs	r3, #0
 800935c:	f100 0114 	add.w	r1, r0, #20
 8009360:	f100 0210 	add.w	r2, r0, #16
 8009364:	4618      	mov	r0, r3
 8009366:	4553      	cmp	r3, sl
 8009368:	db33      	blt.n	80093d2 <__lshift+0xb6>
 800936a:	6920      	ldr	r0, [r4, #16]
 800936c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009370:	f104 0314 	add.w	r3, r4, #20
 8009374:	f019 091f 	ands.w	r9, r9, #31
 8009378:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800937c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009380:	d02b      	beq.n	80093da <__lshift+0xbe>
 8009382:	f1c9 0e20 	rsb	lr, r9, #32
 8009386:	468a      	mov	sl, r1
 8009388:	2200      	movs	r2, #0
 800938a:	6818      	ldr	r0, [r3, #0]
 800938c:	fa00 f009 	lsl.w	r0, r0, r9
 8009390:	4302      	orrs	r2, r0
 8009392:	f84a 2b04 	str.w	r2, [sl], #4
 8009396:	f853 2b04 	ldr.w	r2, [r3], #4
 800939a:	459c      	cmp	ip, r3
 800939c:	fa22 f20e 	lsr.w	r2, r2, lr
 80093a0:	d8f3      	bhi.n	800938a <__lshift+0x6e>
 80093a2:	ebac 0304 	sub.w	r3, ip, r4
 80093a6:	3b15      	subs	r3, #21
 80093a8:	f023 0303 	bic.w	r3, r3, #3
 80093ac:	3304      	adds	r3, #4
 80093ae:	f104 0015 	add.w	r0, r4, #21
 80093b2:	4584      	cmp	ip, r0
 80093b4:	bf38      	it	cc
 80093b6:	2304      	movcc	r3, #4
 80093b8:	50ca      	str	r2, [r1, r3]
 80093ba:	b10a      	cbz	r2, 80093c0 <__lshift+0xa4>
 80093bc:	f108 0602 	add.w	r6, r8, #2
 80093c0:	3e01      	subs	r6, #1
 80093c2:	4638      	mov	r0, r7
 80093c4:	612e      	str	r6, [r5, #16]
 80093c6:	4621      	mov	r1, r4
 80093c8:	f7ff fdd6 	bl	8008f78 <_Bfree>
 80093cc:	4628      	mov	r0, r5
 80093ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80093d6:	3301      	adds	r3, #1
 80093d8:	e7c5      	b.n	8009366 <__lshift+0x4a>
 80093da:	3904      	subs	r1, #4
 80093dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80093e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80093e4:	459c      	cmp	ip, r3
 80093e6:	d8f9      	bhi.n	80093dc <__lshift+0xc0>
 80093e8:	e7ea      	b.n	80093c0 <__lshift+0xa4>
 80093ea:	bf00      	nop
 80093ec:	0800a8a0 	.word	0x0800a8a0
 80093f0:	0800a8b1 	.word	0x0800a8b1

080093f4 <__mcmp>:
 80093f4:	b530      	push	{r4, r5, lr}
 80093f6:	6902      	ldr	r2, [r0, #16]
 80093f8:	690c      	ldr	r4, [r1, #16]
 80093fa:	1b12      	subs	r2, r2, r4
 80093fc:	d10e      	bne.n	800941c <__mcmp+0x28>
 80093fe:	f100 0314 	add.w	r3, r0, #20
 8009402:	3114      	adds	r1, #20
 8009404:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009408:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800940c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009410:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009414:	42a5      	cmp	r5, r4
 8009416:	d003      	beq.n	8009420 <__mcmp+0x2c>
 8009418:	d305      	bcc.n	8009426 <__mcmp+0x32>
 800941a:	2201      	movs	r2, #1
 800941c:	4610      	mov	r0, r2
 800941e:	bd30      	pop	{r4, r5, pc}
 8009420:	4283      	cmp	r3, r0
 8009422:	d3f3      	bcc.n	800940c <__mcmp+0x18>
 8009424:	e7fa      	b.n	800941c <__mcmp+0x28>
 8009426:	f04f 32ff 	mov.w	r2, #4294967295
 800942a:	e7f7      	b.n	800941c <__mcmp+0x28>

0800942c <__mdiff>:
 800942c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009430:	460c      	mov	r4, r1
 8009432:	4606      	mov	r6, r0
 8009434:	4611      	mov	r1, r2
 8009436:	4620      	mov	r0, r4
 8009438:	4617      	mov	r7, r2
 800943a:	f7ff ffdb 	bl	80093f4 <__mcmp>
 800943e:	1e05      	subs	r5, r0, #0
 8009440:	d110      	bne.n	8009464 <__mdiff+0x38>
 8009442:	4629      	mov	r1, r5
 8009444:	4630      	mov	r0, r6
 8009446:	f7ff fd57 	bl	8008ef8 <_Balloc>
 800944a:	b930      	cbnz	r0, 800945a <__mdiff+0x2e>
 800944c:	4b39      	ldr	r3, [pc, #228]	; (8009534 <__mdiff+0x108>)
 800944e:	4602      	mov	r2, r0
 8009450:	f240 2132 	movw	r1, #562	; 0x232
 8009454:	4838      	ldr	r0, [pc, #224]	; (8009538 <__mdiff+0x10c>)
 8009456:	f000 faf3 	bl	8009a40 <__assert_func>
 800945a:	2301      	movs	r3, #1
 800945c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009460:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009464:	bfa4      	itt	ge
 8009466:	463b      	movge	r3, r7
 8009468:	4627      	movge	r7, r4
 800946a:	4630      	mov	r0, r6
 800946c:	6879      	ldr	r1, [r7, #4]
 800946e:	bfa6      	itte	ge
 8009470:	461c      	movge	r4, r3
 8009472:	2500      	movge	r5, #0
 8009474:	2501      	movlt	r5, #1
 8009476:	f7ff fd3f 	bl	8008ef8 <_Balloc>
 800947a:	b920      	cbnz	r0, 8009486 <__mdiff+0x5a>
 800947c:	4b2d      	ldr	r3, [pc, #180]	; (8009534 <__mdiff+0x108>)
 800947e:	4602      	mov	r2, r0
 8009480:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009484:	e7e6      	b.n	8009454 <__mdiff+0x28>
 8009486:	693e      	ldr	r6, [r7, #16]
 8009488:	60c5      	str	r5, [r0, #12]
 800948a:	6925      	ldr	r5, [r4, #16]
 800948c:	f107 0114 	add.w	r1, r7, #20
 8009490:	f104 0914 	add.w	r9, r4, #20
 8009494:	f100 0e14 	add.w	lr, r0, #20
 8009498:	f107 0210 	add.w	r2, r7, #16
 800949c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80094a0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80094a4:	46f2      	mov	sl, lr
 80094a6:	2700      	movs	r7, #0
 80094a8:	f859 3b04 	ldr.w	r3, [r9], #4
 80094ac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80094b0:	fa1f f883 	uxth.w	r8, r3
 80094b4:	fa17 f78b 	uxtah	r7, r7, fp
 80094b8:	0c1b      	lsrs	r3, r3, #16
 80094ba:	eba7 0808 	sub.w	r8, r7, r8
 80094be:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80094c2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80094c6:	fa1f f888 	uxth.w	r8, r8
 80094ca:	141f      	asrs	r7, r3, #16
 80094cc:	454d      	cmp	r5, r9
 80094ce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80094d2:	f84a 3b04 	str.w	r3, [sl], #4
 80094d6:	d8e7      	bhi.n	80094a8 <__mdiff+0x7c>
 80094d8:	1b2b      	subs	r3, r5, r4
 80094da:	3b15      	subs	r3, #21
 80094dc:	f023 0303 	bic.w	r3, r3, #3
 80094e0:	3304      	adds	r3, #4
 80094e2:	3415      	adds	r4, #21
 80094e4:	42a5      	cmp	r5, r4
 80094e6:	bf38      	it	cc
 80094e8:	2304      	movcc	r3, #4
 80094ea:	4419      	add	r1, r3
 80094ec:	4473      	add	r3, lr
 80094ee:	469e      	mov	lr, r3
 80094f0:	460d      	mov	r5, r1
 80094f2:	4565      	cmp	r5, ip
 80094f4:	d30e      	bcc.n	8009514 <__mdiff+0xe8>
 80094f6:	f10c 0203 	add.w	r2, ip, #3
 80094fa:	1a52      	subs	r2, r2, r1
 80094fc:	f022 0203 	bic.w	r2, r2, #3
 8009500:	3903      	subs	r1, #3
 8009502:	458c      	cmp	ip, r1
 8009504:	bf38      	it	cc
 8009506:	2200      	movcc	r2, #0
 8009508:	441a      	add	r2, r3
 800950a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800950e:	b17b      	cbz	r3, 8009530 <__mdiff+0x104>
 8009510:	6106      	str	r6, [r0, #16]
 8009512:	e7a5      	b.n	8009460 <__mdiff+0x34>
 8009514:	f855 8b04 	ldr.w	r8, [r5], #4
 8009518:	fa17 f488 	uxtah	r4, r7, r8
 800951c:	1422      	asrs	r2, r4, #16
 800951e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009522:	b2a4      	uxth	r4, r4
 8009524:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009528:	f84e 4b04 	str.w	r4, [lr], #4
 800952c:	1417      	asrs	r7, r2, #16
 800952e:	e7e0      	b.n	80094f2 <__mdiff+0xc6>
 8009530:	3e01      	subs	r6, #1
 8009532:	e7ea      	b.n	800950a <__mdiff+0xde>
 8009534:	0800a8a0 	.word	0x0800a8a0
 8009538:	0800a8b1 	.word	0x0800a8b1

0800953c <__d2b>:
 800953c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009540:	4689      	mov	r9, r1
 8009542:	2101      	movs	r1, #1
 8009544:	ec57 6b10 	vmov	r6, r7, d0
 8009548:	4690      	mov	r8, r2
 800954a:	f7ff fcd5 	bl	8008ef8 <_Balloc>
 800954e:	4604      	mov	r4, r0
 8009550:	b930      	cbnz	r0, 8009560 <__d2b+0x24>
 8009552:	4602      	mov	r2, r0
 8009554:	4b25      	ldr	r3, [pc, #148]	; (80095ec <__d2b+0xb0>)
 8009556:	4826      	ldr	r0, [pc, #152]	; (80095f0 <__d2b+0xb4>)
 8009558:	f240 310a 	movw	r1, #778	; 0x30a
 800955c:	f000 fa70 	bl	8009a40 <__assert_func>
 8009560:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009564:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009568:	bb35      	cbnz	r5, 80095b8 <__d2b+0x7c>
 800956a:	2e00      	cmp	r6, #0
 800956c:	9301      	str	r3, [sp, #4]
 800956e:	d028      	beq.n	80095c2 <__d2b+0x86>
 8009570:	4668      	mov	r0, sp
 8009572:	9600      	str	r6, [sp, #0]
 8009574:	f7ff fd8c 	bl	8009090 <__lo0bits>
 8009578:	9900      	ldr	r1, [sp, #0]
 800957a:	b300      	cbz	r0, 80095be <__d2b+0x82>
 800957c:	9a01      	ldr	r2, [sp, #4]
 800957e:	f1c0 0320 	rsb	r3, r0, #32
 8009582:	fa02 f303 	lsl.w	r3, r2, r3
 8009586:	430b      	orrs	r3, r1
 8009588:	40c2      	lsrs	r2, r0
 800958a:	6163      	str	r3, [r4, #20]
 800958c:	9201      	str	r2, [sp, #4]
 800958e:	9b01      	ldr	r3, [sp, #4]
 8009590:	61a3      	str	r3, [r4, #24]
 8009592:	2b00      	cmp	r3, #0
 8009594:	bf14      	ite	ne
 8009596:	2202      	movne	r2, #2
 8009598:	2201      	moveq	r2, #1
 800959a:	6122      	str	r2, [r4, #16]
 800959c:	b1d5      	cbz	r5, 80095d4 <__d2b+0x98>
 800959e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80095a2:	4405      	add	r5, r0
 80095a4:	f8c9 5000 	str.w	r5, [r9]
 80095a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80095ac:	f8c8 0000 	str.w	r0, [r8]
 80095b0:	4620      	mov	r0, r4
 80095b2:	b003      	add	sp, #12
 80095b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80095b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80095bc:	e7d5      	b.n	800956a <__d2b+0x2e>
 80095be:	6161      	str	r1, [r4, #20]
 80095c0:	e7e5      	b.n	800958e <__d2b+0x52>
 80095c2:	a801      	add	r0, sp, #4
 80095c4:	f7ff fd64 	bl	8009090 <__lo0bits>
 80095c8:	9b01      	ldr	r3, [sp, #4]
 80095ca:	6163      	str	r3, [r4, #20]
 80095cc:	2201      	movs	r2, #1
 80095ce:	6122      	str	r2, [r4, #16]
 80095d0:	3020      	adds	r0, #32
 80095d2:	e7e3      	b.n	800959c <__d2b+0x60>
 80095d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80095d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80095dc:	f8c9 0000 	str.w	r0, [r9]
 80095e0:	6918      	ldr	r0, [r3, #16]
 80095e2:	f7ff fd35 	bl	8009050 <__hi0bits>
 80095e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80095ea:	e7df      	b.n	80095ac <__d2b+0x70>
 80095ec:	0800a8a0 	.word	0x0800a8a0
 80095f0:	0800a8b1 	.word	0x0800a8b1

080095f4 <_calloc_r>:
 80095f4:	b513      	push	{r0, r1, r4, lr}
 80095f6:	434a      	muls	r2, r1
 80095f8:	4611      	mov	r1, r2
 80095fa:	9201      	str	r2, [sp, #4]
 80095fc:	f000 f85a 	bl	80096b4 <_malloc_r>
 8009600:	4604      	mov	r4, r0
 8009602:	b118      	cbz	r0, 800960c <_calloc_r+0x18>
 8009604:	9a01      	ldr	r2, [sp, #4]
 8009606:	2100      	movs	r1, #0
 8009608:	f7fe f940 	bl	800788c <memset>
 800960c:	4620      	mov	r0, r4
 800960e:	b002      	add	sp, #8
 8009610:	bd10      	pop	{r4, pc}
	...

08009614 <_free_r>:
 8009614:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009616:	2900      	cmp	r1, #0
 8009618:	d048      	beq.n	80096ac <_free_r+0x98>
 800961a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800961e:	9001      	str	r0, [sp, #4]
 8009620:	2b00      	cmp	r3, #0
 8009622:	f1a1 0404 	sub.w	r4, r1, #4
 8009626:	bfb8      	it	lt
 8009628:	18e4      	addlt	r4, r4, r3
 800962a:	f000 fa65 	bl	8009af8 <__malloc_lock>
 800962e:	4a20      	ldr	r2, [pc, #128]	; (80096b0 <_free_r+0x9c>)
 8009630:	9801      	ldr	r0, [sp, #4]
 8009632:	6813      	ldr	r3, [r2, #0]
 8009634:	4615      	mov	r5, r2
 8009636:	b933      	cbnz	r3, 8009646 <_free_r+0x32>
 8009638:	6063      	str	r3, [r4, #4]
 800963a:	6014      	str	r4, [r2, #0]
 800963c:	b003      	add	sp, #12
 800963e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009642:	f000 ba5f 	b.w	8009b04 <__malloc_unlock>
 8009646:	42a3      	cmp	r3, r4
 8009648:	d90b      	bls.n	8009662 <_free_r+0x4e>
 800964a:	6821      	ldr	r1, [r4, #0]
 800964c:	1862      	adds	r2, r4, r1
 800964e:	4293      	cmp	r3, r2
 8009650:	bf04      	itt	eq
 8009652:	681a      	ldreq	r2, [r3, #0]
 8009654:	685b      	ldreq	r3, [r3, #4]
 8009656:	6063      	str	r3, [r4, #4]
 8009658:	bf04      	itt	eq
 800965a:	1852      	addeq	r2, r2, r1
 800965c:	6022      	streq	r2, [r4, #0]
 800965e:	602c      	str	r4, [r5, #0]
 8009660:	e7ec      	b.n	800963c <_free_r+0x28>
 8009662:	461a      	mov	r2, r3
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	b10b      	cbz	r3, 800966c <_free_r+0x58>
 8009668:	42a3      	cmp	r3, r4
 800966a:	d9fa      	bls.n	8009662 <_free_r+0x4e>
 800966c:	6811      	ldr	r1, [r2, #0]
 800966e:	1855      	adds	r5, r2, r1
 8009670:	42a5      	cmp	r5, r4
 8009672:	d10b      	bne.n	800968c <_free_r+0x78>
 8009674:	6824      	ldr	r4, [r4, #0]
 8009676:	4421      	add	r1, r4
 8009678:	1854      	adds	r4, r2, r1
 800967a:	42a3      	cmp	r3, r4
 800967c:	6011      	str	r1, [r2, #0]
 800967e:	d1dd      	bne.n	800963c <_free_r+0x28>
 8009680:	681c      	ldr	r4, [r3, #0]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	6053      	str	r3, [r2, #4]
 8009686:	4421      	add	r1, r4
 8009688:	6011      	str	r1, [r2, #0]
 800968a:	e7d7      	b.n	800963c <_free_r+0x28>
 800968c:	d902      	bls.n	8009694 <_free_r+0x80>
 800968e:	230c      	movs	r3, #12
 8009690:	6003      	str	r3, [r0, #0]
 8009692:	e7d3      	b.n	800963c <_free_r+0x28>
 8009694:	6825      	ldr	r5, [r4, #0]
 8009696:	1961      	adds	r1, r4, r5
 8009698:	428b      	cmp	r3, r1
 800969a:	bf04      	itt	eq
 800969c:	6819      	ldreq	r1, [r3, #0]
 800969e:	685b      	ldreq	r3, [r3, #4]
 80096a0:	6063      	str	r3, [r4, #4]
 80096a2:	bf04      	itt	eq
 80096a4:	1949      	addeq	r1, r1, r5
 80096a6:	6021      	streq	r1, [r4, #0]
 80096a8:	6054      	str	r4, [r2, #4]
 80096aa:	e7c7      	b.n	800963c <_free_r+0x28>
 80096ac:	b003      	add	sp, #12
 80096ae:	bd30      	pop	{r4, r5, pc}
 80096b0:	20000220 	.word	0x20000220

080096b4 <_malloc_r>:
 80096b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096b6:	1ccd      	adds	r5, r1, #3
 80096b8:	f025 0503 	bic.w	r5, r5, #3
 80096bc:	3508      	adds	r5, #8
 80096be:	2d0c      	cmp	r5, #12
 80096c0:	bf38      	it	cc
 80096c2:	250c      	movcc	r5, #12
 80096c4:	2d00      	cmp	r5, #0
 80096c6:	4606      	mov	r6, r0
 80096c8:	db01      	blt.n	80096ce <_malloc_r+0x1a>
 80096ca:	42a9      	cmp	r1, r5
 80096cc:	d903      	bls.n	80096d6 <_malloc_r+0x22>
 80096ce:	230c      	movs	r3, #12
 80096d0:	6033      	str	r3, [r6, #0]
 80096d2:	2000      	movs	r0, #0
 80096d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096d6:	f000 fa0f 	bl	8009af8 <__malloc_lock>
 80096da:	4921      	ldr	r1, [pc, #132]	; (8009760 <_malloc_r+0xac>)
 80096dc:	680a      	ldr	r2, [r1, #0]
 80096de:	4614      	mov	r4, r2
 80096e0:	b99c      	cbnz	r4, 800970a <_malloc_r+0x56>
 80096e2:	4f20      	ldr	r7, [pc, #128]	; (8009764 <_malloc_r+0xb0>)
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	b923      	cbnz	r3, 80096f2 <_malloc_r+0x3e>
 80096e8:	4621      	mov	r1, r4
 80096ea:	4630      	mov	r0, r6
 80096ec:	f000 f998 	bl	8009a20 <_sbrk_r>
 80096f0:	6038      	str	r0, [r7, #0]
 80096f2:	4629      	mov	r1, r5
 80096f4:	4630      	mov	r0, r6
 80096f6:	f000 f993 	bl	8009a20 <_sbrk_r>
 80096fa:	1c43      	adds	r3, r0, #1
 80096fc:	d123      	bne.n	8009746 <_malloc_r+0x92>
 80096fe:	230c      	movs	r3, #12
 8009700:	6033      	str	r3, [r6, #0]
 8009702:	4630      	mov	r0, r6
 8009704:	f000 f9fe 	bl	8009b04 <__malloc_unlock>
 8009708:	e7e3      	b.n	80096d2 <_malloc_r+0x1e>
 800970a:	6823      	ldr	r3, [r4, #0]
 800970c:	1b5b      	subs	r3, r3, r5
 800970e:	d417      	bmi.n	8009740 <_malloc_r+0x8c>
 8009710:	2b0b      	cmp	r3, #11
 8009712:	d903      	bls.n	800971c <_malloc_r+0x68>
 8009714:	6023      	str	r3, [r4, #0]
 8009716:	441c      	add	r4, r3
 8009718:	6025      	str	r5, [r4, #0]
 800971a:	e004      	b.n	8009726 <_malloc_r+0x72>
 800971c:	6863      	ldr	r3, [r4, #4]
 800971e:	42a2      	cmp	r2, r4
 8009720:	bf0c      	ite	eq
 8009722:	600b      	streq	r3, [r1, #0]
 8009724:	6053      	strne	r3, [r2, #4]
 8009726:	4630      	mov	r0, r6
 8009728:	f000 f9ec 	bl	8009b04 <__malloc_unlock>
 800972c:	f104 000b 	add.w	r0, r4, #11
 8009730:	1d23      	adds	r3, r4, #4
 8009732:	f020 0007 	bic.w	r0, r0, #7
 8009736:	1ac2      	subs	r2, r0, r3
 8009738:	d0cc      	beq.n	80096d4 <_malloc_r+0x20>
 800973a:	1a1b      	subs	r3, r3, r0
 800973c:	50a3      	str	r3, [r4, r2]
 800973e:	e7c9      	b.n	80096d4 <_malloc_r+0x20>
 8009740:	4622      	mov	r2, r4
 8009742:	6864      	ldr	r4, [r4, #4]
 8009744:	e7cc      	b.n	80096e0 <_malloc_r+0x2c>
 8009746:	1cc4      	adds	r4, r0, #3
 8009748:	f024 0403 	bic.w	r4, r4, #3
 800974c:	42a0      	cmp	r0, r4
 800974e:	d0e3      	beq.n	8009718 <_malloc_r+0x64>
 8009750:	1a21      	subs	r1, r4, r0
 8009752:	4630      	mov	r0, r6
 8009754:	f000 f964 	bl	8009a20 <_sbrk_r>
 8009758:	3001      	adds	r0, #1
 800975a:	d1dd      	bne.n	8009718 <_malloc_r+0x64>
 800975c:	e7cf      	b.n	80096fe <_malloc_r+0x4a>
 800975e:	bf00      	nop
 8009760:	20000220 	.word	0x20000220
 8009764:	20000224 	.word	0x20000224

08009768 <__ssputs_r>:
 8009768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800976c:	688e      	ldr	r6, [r1, #8]
 800976e:	429e      	cmp	r6, r3
 8009770:	4682      	mov	sl, r0
 8009772:	460c      	mov	r4, r1
 8009774:	4690      	mov	r8, r2
 8009776:	461f      	mov	r7, r3
 8009778:	d838      	bhi.n	80097ec <__ssputs_r+0x84>
 800977a:	898a      	ldrh	r2, [r1, #12]
 800977c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009780:	d032      	beq.n	80097e8 <__ssputs_r+0x80>
 8009782:	6825      	ldr	r5, [r4, #0]
 8009784:	6909      	ldr	r1, [r1, #16]
 8009786:	eba5 0901 	sub.w	r9, r5, r1
 800978a:	6965      	ldr	r5, [r4, #20]
 800978c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009790:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009794:	3301      	adds	r3, #1
 8009796:	444b      	add	r3, r9
 8009798:	106d      	asrs	r5, r5, #1
 800979a:	429d      	cmp	r5, r3
 800979c:	bf38      	it	cc
 800979e:	461d      	movcc	r5, r3
 80097a0:	0553      	lsls	r3, r2, #21
 80097a2:	d531      	bpl.n	8009808 <__ssputs_r+0xa0>
 80097a4:	4629      	mov	r1, r5
 80097a6:	f7ff ff85 	bl	80096b4 <_malloc_r>
 80097aa:	4606      	mov	r6, r0
 80097ac:	b950      	cbnz	r0, 80097c4 <__ssputs_r+0x5c>
 80097ae:	230c      	movs	r3, #12
 80097b0:	f8ca 3000 	str.w	r3, [sl]
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097ba:	81a3      	strh	r3, [r4, #12]
 80097bc:	f04f 30ff 	mov.w	r0, #4294967295
 80097c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097c4:	6921      	ldr	r1, [r4, #16]
 80097c6:	464a      	mov	r2, r9
 80097c8:	f7ff fb88 	bl	8008edc <memcpy>
 80097cc:	89a3      	ldrh	r3, [r4, #12]
 80097ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80097d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097d6:	81a3      	strh	r3, [r4, #12]
 80097d8:	6126      	str	r6, [r4, #16]
 80097da:	6165      	str	r5, [r4, #20]
 80097dc:	444e      	add	r6, r9
 80097de:	eba5 0509 	sub.w	r5, r5, r9
 80097e2:	6026      	str	r6, [r4, #0]
 80097e4:	60a5      	str	r5, [r4, #8]
 80097e6:	463e      	mov	r6, r7
 80097e8:	42be      	cmp	r6, r7
 80097ea:	d900      	bls.n	80097ee <__ssputs_r+0x86>
 80097ec:	463e      	mov	r6, r7
 80097ee:	4632      	mov	r2, r6
 80097f0:	6820      	ldr	r0, [r4, #0]
 80097f2:	4641      	mov	r1, r8
 80097f4:	f000 f966 	bl	8009ac4 <memmove>
 80097f8:	68a3      	ldr	r3, [r4, #8]
 80097fa:	6822      	ldr	r2, [r4, #0]
 80097fc:	1b9b      	subs	r3, r3, r6
 80097fe:	4432      	add	r2, r6
 8009800:	60a3      	str	r3, [r4, #8]
 8009802:	6022      	str	r2, [r4, #0]
 8009804:	2000      	movs	r0, #0
 8009806:	e7db      	b.n	80097c0 <__ssputs_r+0x58>
 8009808:	462a      	mov	r2, r5
 800980a:	f000 f981 	bl	8009b10 <_realloc_r>
 800980e:	4606      	mov	r6, r0
 8009810:	2800      	cmp	r0, #0
 8009812:	d1e1      	bne.n	80097d8 <__ssputs_r+0x70>
 8009814:	6921      	ldr	r1, [r4, #16]
 8009816:	4650      	mov	r0, sl
 8009818:	f7ff fefc 	bl	8009614 <_free_r>
 800981c:	e7c7      	b.n	80097ae <__ssputs_r+0x46>
	...

08009820 <_svfiprintf_r>:
 8009820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009824:	4698      	mov	r8, r3
 8009826:	898b      	ldrh	r3, [r1, #12]
 8009828:	061b      	lsls	r3, r3, #24
 800982a:	b09d      	sub	sp, #116	; 0x74
 800982c:	4607      	mov	r7, r0
 800982e:	460d      	mov	r5, r1
 8009830:	4614      	mov	r4, r2
 8009832:	d50e      	bpl.n	8009852 <_svfiprintf_r+0x32>
 8009834:	690b      	ldr	r3, [r1, #16]
 8009836:	b963      	cbnz	r3, 8009852 <_svfiprintf_r+0x32>
 8009838:	2140      	movs	r1, #64	; 0x40
 800983a:	f7ff ff3b 	bl	80096b4 <_malloc_r>
 800983e:	6028      	str	r0, [r5, #0]
 8009840:	6128      	str	r0, [r5, #16]
 8009842:	b920      	cbnz	r0, 800984e <_svfiprintf_r+0x2e>
 8009844:	230c      	movs	r3, #12
 8009846:	603b      	str	r3, [r7, #0]
 8009848:	f04f 30ff 	mov.w	r0, #4294967295
 800984c:	e0d1      	b.n	80099f2 <_svfiprintf_r+0x1d2>
 800984e:	2340      	movs	r3, #64	; 0x40
 8009850:	616b      	str	r3, [r5, #20]
 8009852:	2300      	movs	r3, #0
 8009854:	9309      	str	r3, [sp, #36]	; 0x24
 8009856:	2320      	movs	r3, #32
 8009858:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800985c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009860:	2330      	movs	r3, #48	; 0x30
 8009862:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009a0c <_svfiprintf_r+0x1ec>
 8009866:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800986a:	f04f 0901 	mov.w	r9, #1
 800986e:	4623      	mov	r3, r4
 8009870:	469a      	mov	sl, r3
 8009872:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009876:	b10a      	cbz	r2, 800987c <_svfiprintf_r+0x5c>
 8009878:	2a25      	cmp	r2, #37	; 0x25
 800987a:	d1f9      	bne.n	8009870 <_svfiprintf_r+0x50>
 800987c:	ebba 0b04 	subs.w	fp, sl, r4
 8009880:	d00b      	beq.n	800989a <_svfiprintf_r+0x7a>
 8009882:	465b      	mov	r3, fp
 8009884:	4622      	mov	r2, r4
 8009886:	4629      	mov	r1, r5
 8009888:	4638      	mov	r0, r7
 800988a:	f7ff ff6d 	bl	8009768 <__ssputs_r>
 800988e:	3001      	adds	r0, #1
 8009890:	f000 80aa 	beq.w	80099e8 <_svfiprintf_r+0x1c8>
 8009894:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009896:	445a      	add	r2, fp
 8009898:	9209      	str	r2, [sp, #36]	; 0x24
 800989a:	f89a 3000 	ldrb.w	r3, [sl]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	f000 80a2 	beq.w	80099e8 <_svfiprintf_r+0x1c8>
 80098a4:	2300      	movs	r3, #0
 80098a6:	f04f 32ff 	mov.w	r2, #4294967295
 80098aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098ae:	f10a 0a01 	add.w	sl, sl, #1
 80098b2:	9304      	str	r3, [sp, #16]
 80098b4:	9307      	str	r3, [sp, #28]
 80098b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098ba:	931a      	str	r3, [sp, #104]	; 0x68
 80098bc:	4654      	mov	r4, sl
 80098be:	2205      	movs	r2, #5
 80098c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c4:	4851      	ldr	r0, [pc, #324]	; (8009a0c <_svfiprintf_r+0x1ec>)
 80098c6:	f7f6 fcc3 	bl	8000250 <memchr>
 80098ca:	9a04      	ldr	r2, [sp, #16]
 80098cc:	b9d8      	cbnz	r0, 8009906 <_svfiprintf_r+0xe6>
 80098ce:	06d0      	lsls	r0, r2, #27
 80098d0:	bf44      	itt	mi
 80098d2:	2320      	movmi	r3, #32
 80098d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098d8:	0711      	lsls	r1, r2, #28
 80098da:	bf44      	itt	mi
 80098dc:	232b      	movmi	r3, #43	; 0x2b
 80098de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098e2:	f89a 3000 	ldrb.w	r3, [sl]
 80098e6:	2b2a      	cmp	r3, #42	; 0x2a
 80098e8:	d015      	beq.n	8009916 <_svfiprintf_r+0xf6>
 80098ea:	9a07      	ldr	r2, [sp, #28]
 80098ec:	4654      	mov	r4, sl
 80098ee:	2000      	movs	r0, #0
 80098f0:	f04f 0c0a 	mov.w	ip, #10
 80098f4:	4621      	mov	r1, r4
 80098f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098fa:	3b30      	subs	r3, #48	; 0x30
 80098fc:	2b09      	cmp	r3, #9
 80098fe:	d94e      	bls.n	800999e <_svfiprintf_r+0x17e>
 8009900:	b1b0      	cbz	r0, 8009930 <_svfiprintf_r+0x110>
 8009902:	9207      	str	r2, [sp, #28]
 8009904:	e014      	b.n	8009930 <_svfiprintf_r+0x110>
 8009906:	eba0 0308 	sub.w	r3, r0, r8
 800990a:	fa09 f303 	lsl.w	r3, r9, r3
 800990e:	4313      	orrs	r3, r2
 8009910:	9304      	str	r3, [sp, #16]
 8009912:	46a2      	mov	sl, r4
 8009914:	e7d2      	b.n	80098bc <_svfiprintf_r+0x9c>
 8009916:	9b03      	ldr	r3, [sp, #12]
 8009918:	1d19      	adds	r1, r3, #4
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	9103      	str	r1, [sp, #12]
 800991e:	2b00      	cmp	r3, #0
 8009920:	bfbb      	ittet	lt
 8009922:	425b      	neglt	r3, r3
 8009924:	f042 0202 	orrlt.w	r2, r2, #2
 8009928:	9307      	strge	r3, [sp, #28]
 800992a:	9307      	strlt	r3, [sp, #28]
 800992c:	bfb8      	it	lt
 800992e:	9204      	strlt	r2, [sp, #16]
 8009930:	7823      	ldrb	r3, [r4, #0]
 8009932:	2b2e      	cmp	r3, #46	; 0x2e
 8009934:	d10c      	bne.n	8009950 <_svfiprintf_r+0x130>
 8009936:	7863      	ldrb	r3, [r4, #1]
 8009938:	2b2a      	cmp	r3, #42	; 0x2a
 800993a:	d135      	bne.n	80099a8 <_svfiprintf_r+0x188>
 800993c:	9b03      	ldr	r3, [sp, #12]
 800993e:	1d1a      	adds	r2, r3, #4
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	9203      	str	r2, [sp, #12]
 8009944:	2b00      	cmp	r3, #0
 8009946:	bfb8      	it	lt
 8009948:	f04f 33ff 	movlt.w	r3, #4294967295
 800994c:	3402      	adds	r4, #2
 800994e:	9305      	str	r3, [sp, #20]
 8009950:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009a1c <_svfiprintf_r+0x1fc>
 8009954:	7821      	ldrb	r1, [r4, #0]
 8009956:	2203      	movs	r2, #3
 8009958:	4650      	mov	r0, sl
 800995a:	f7f6 fc79 	bl	8000250 <memchr>
 800995e:	b140      	cbz	r0, 8009972 <_svfiprintf_r+0x152>
 8009960:	2340      	movs	r3, #64	; 0x40
 8009962:	eba0 000a 	sub.w	r0, r0, sl
 8009966:	fa03 f000 	lsl.w	r0, r3, r0
 800996a:	9b04      	ldr	r3, [sp, #16]
 800996c:	4303      	orrs	r3, r0
 800996e:	3401      	adds	r4, #1
 8009970:	9304      	str	r3, [sp, #16]
 8009972:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009976:	4826      	ldr	r0, [pc, #152]	; (8009a10 <_svfiprintf_r+0x1f0>)
 8009978:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800997c:	2206      	movs	r2, #6
 800997e:	f7f6 fc67 	bl	8000250 <memchr>
 8009982:	2800      	cmp	r0, #0
 8009984:	d038      	beq.n	80099f8 <_svfiprintf_r+0x1d8>
 8009986:	4b23      	ldr	r3, [pc, #140]	; (8009a14 <_svfiprintf_r+0x1f4>)
 8009988:	bb1b      	cbnz	r3, 80099d2 <_svfiprintf_r+0x1b2>
 800998a:	9b03      	ldr	r3, [sp, #12]
 800998c:	3307      	adds	r3, #7
 800998e:	f023 0307 	bic.w	r3, r3, #7
 8009992:	3308      	adds	r3, #8
 8009994:	9303      	str	r3, [sp, #12]
 8009996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009998:	4433      	add	r3, r6
 800999a:	9309      	str	r3, [sp, #36]	; 0x24
 800999c:	e767      	b.n	800986e <_svfiprintf_r+0x4e>
 800999e:	fb0c 3202 	mla	r2, ip, r2, r3
 80099a2:	460c      	mov	r4, r1
 80099a4:	2001      	movs	r0, #1
 80099a6:	e7a5      	b.n	80098f4 <_svfiprintf_r+0xd4>
 80099a8:	2300      	movs	r3, #0
 80099aa:	3401      	adds	r4, #1
 80099ac:	9305      	str	r3, [sp, #20]
 80099ae:	4619      	mov	r1, r3
 80099b0:	f04f 0c0a 	mov.w	ip, #10
 80099b4:	4620      	mov	r0, r4
 80099b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099ba:	3a30      	subs	r2, #48	; 0x30
 80099bc:	2a09      	cmp	r2, #9
 80099be:	d903      	bls.n	80099c8 <_svfiprintf_r+0x1a8>
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d0c5      	beq.n	8009950 <_svfiprintf_r+0x130>
 80099c4:	9105      	str	r1, [sp, #20]
 80099c6:	e7c3      	b.n	8009950 <_svfiprintf_r+0x130>
 80099c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80099cc:	4604      	mov	r4, r0
 80099ce:	2301      	movs	r3, #1
 80099d0:	e7f0      	b.n	80099b4 <_svfiprintf_r+0x194>
 80099d2:	ab03      	add	r3, sp, #12
 80099d4:	9300      	str	r3, [sp, #0]
 80099d6:	462a      	mov	r2, r5
 80099d8:	4b0f      	ldr	r3, [pc, #60]	; (8009a18 <_svfiprintf_r+0x1f8>)
 80099da:	a904      	add	r1, sp, #16
 80099dc:	4638      	mov	r0, r7
 80099de:	f7fd ffef 	bl	80079c0 <_printf_float>
 80099e2:	1c42      	adds	r2, r0, #1
 80099e4:	4606      	mov	r6, r0
 80099e6:	d1d6      	bne.n	8009996 <_svfiprintf_r+0x176>
 80099e8:	89ab      	ldrh	r3, [r5, #12]
 80099ea:	065b      	lsls	r3, r3, #25
 80099ec:	f53f af2c 	bmi.w	8009848 <_svfiprintf_r+0x28>
 80099f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80099f2:	b01d      	add	sp, #116	; 0x74
 80099f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099f8:	ab03      	add	r3, sp, #12
 80099fa:	9300      	str	r3, [sp, #0]
 80099fc:	462a      	mov	r2, r5
 80099fe:	4b06      	ldr	r3, [pc, #24]	; (8009a18 <_svfiprintf_r+0x1f8>)
 8009a00:	a904      	add	r1, sp, #16
 8009a02:	4638      	mov	r0, r7
 8009a04:	f7fe fa68 	bl	8007ed8 <_printf_i>
 8009a08:	e7eb      	b.n	80099e2 <_svfiprintf_r+0x1c2>
 8009a0a:	bf00      	nop
 8009a0c:	0800aa14 	.word	0x0800aa14
 8009a10:	0800aa1e 	.word	0x0800aa1e
 8009a14:	080079c1 	.word	0x080079c1
 8009a18:	08009769 	.word	0x08009769
 8009a1c:	0800aa1a 	.word	0x0800aa1a

08009a20 <_sbrk_r>:
 8009a20:	b538      	push	{r3, r4, r5, lr}
 8009a22:	4d06      	ldr	r5, [pc, #24]	; (8009a3c <_sbrk_r+0x1c>)
 8009a24:	2300      	movs	r3, #0
 8009a26:	4604      	mov	r4, r0
 8009a28:	4608      	mov	r0, r1
 8009a2a:	602b      	str	r3, [r5, #0]
 8009a2c:	f7f8 fb3c 	bl	80020a8 <_sbrk>
 8009a30:	1c43      	adds	r3, r0, #1
 8009a32:	d102      	bne.n	8009a3a <_sbrk_r+0x1a>
 8009a34:	682b      	ldr	r3, [r5, #0]
 8009a36:	b103      	cbz	r3, 8009a3a <_sbrk_r+0x1a>
 8009a38:	6023      	str	r3, [r4, #0]
 8009a3a:	bd38      	pop	{r3, r4, r5, pc}
 8009a3c:	20000930 	.word	0x20000930

08009a40 <__assert_func>:
 8009a40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a42:	4614      	mov	r4, r2
 8009a44:	461a      	mov	r2, r3
 8009a46:	4b09      	ldr	r3, [pc, #36]	; (8009a6c <__assert_func+0x2c>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4605      	mov	r5, r0
 8009a4c:	68d8      	ldr	r0, [r3, #12]
 8009a4e:	b14c      	cbz	r4, 8009a64 <__assert_func+0x24>
 8009a50:	4b07      	ldr	r3, [pc, #28]	; (8009a70 <__assert_func+0x30>)
 8009a52:	9100      	str	r1, [sp, #0]
 8009a54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a58:	4906      	ldr	r1, [pc, #24]	; (8009a74 <__assert_func+0x34>)
 8009a5a:	462b      	mov	r3, r5
 8009a5c:	f000 f80e 	bl	8009a7c <fiprintf>
 8009a60:	f000 faa4 	bl	8009fac <abort>
 8009a64:	4b04      	ldr	r3, [pc, #16]	; (8009a78 <__assert_func+0x38>)
 8009a66:	461c      	mov	r4, r3
 8009a68:	e7f3      	b.n	8009a52 <__assert_func+0x12>
 8009a6a:	bf00      	nop
 8009a6c:	20000024 	.word	0x20000024
 8009a70:	0800aa25 	.word	0x0800aa25
 8009a74:	0800aa32 	.word	0x0800aa32
 8009a78:	0800aa60 	.word	0x0800aa60

08009a7c <fiprintf>:
 8009a7c:	b40e      	push	{r1, r2, r3}
 8009a7e:	b503      	push	{r0, r1, lr}
 8009a80:	4601      	mov	r1, r0
 8009a82:	ab03      	add	r3, sp, #12
 8009a84:	4805      	ldr	r0, [pc, #20]	; (8009a9c <fiprintf+0x20>)
 8009a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a8a:	6800      	ldr	r0, [r0, #0]
 8009a8c:	9301      	str	r3, [sp, #4]
 8009a8e:	f000 f88f 	bl	8009bb0 <_vfiprintf_r>
 8009a92:	b002      	add	sp, #8
 8009a94:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a98:	b003      	add	sp, #12
 8009a9a:	4770      	bx	lr
 8009a9c:	20000024 	.word	0x20000024

08009aa0 <__ascii_mbtowc>:
 8009aa0:	b082      	sub	sp, #8
 8009aa2:	b901      	cbnz	r1, 8009aa6 <__ascii_mbtowc+0x6>
 8009aa4:	a901      	add	r1, sp, #4
 8009aa6:	b142      	cbz	r2, 8009aba <__ascii_mbtowc+0x1a>
 8009aa8:	b14b      	cbz	r3, 8009abe <__ascii_mbtowc+0x1e>
 8009aaa:	7813      	ldrb	r3, [r2, #0]
 8009aac:	600b      	str	r3, [r1, #0]
 8009aae:	7812      	ldrb	r2, [r2, #0]
 8009ab0:	1e10      	subs	r0, r2, #0
 8009ab2:	bf18      	it	ne
 8009ab4:	2001      	movne	r0, #1
 8009ab6:	b002      	add	sp, #8
 8009ab8:	4770      	bx	lr
 8009aba:	4610      	mov	r0, r2
 8009abc:	e7fb      	b.n	8009ab6 <__ascii_mbtowc+0x16>
 8009abe:	f06f 0001 	mvn.w	r0, #1
 8009ac2:	e7f8      	b.n	8009ab6 <__ascii_mbtowc+0x16>

08009ac4 <memmove>:
 8009ac4:	4288      	cmp	r0, r1
 8009ac6:	b510      	push	{r4, lr}
 8009ac8:	eb01 0402 	add.w	r4, r1, r2
 8009acc:	d902      	bls.n	8009ad4 <memmove+0x10>
 8009ace:	4284      	cmp	r4, r0
 8009ad0:	4623      	mov	r3, r4
 8009ad2:	d807      	bhi.n	8009ae4 <memmove+0x20>
 8009ad4:	1e43      	subs	r3, r0, #1
 8009ad6:	42a1      	cmp	r1, r4
 8009ad8:	d008      	beq.n	8009aec <memmove+0x28>
 8009ada:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ade:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ae2:	e7f8      	b.n	8009ad6 <memmove+0x12>
 8009ae4:	4402      	add	r2, r0
 8009ae6:	4601      	mov	r1, r0
 8009ae8:	428a      	cmp	r2, r1
 8009aea:	d100      	bne.n	8009aee <memmove+0x2a>
 8009aec:	bd10      	pop	{r4, pc}
 8009aee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009af2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009af6:	e7f7      	b.n	8009ae8 <memmove+0x24>

08009af8 <__malloc_lock>:
 8009af8:	4801      	ldr	r0, [pc, #4]	; (8009b00 <__malloc_lock+0x8>)
 8009afa:	f000 bc17 	b.w	800a32c <__retarget_lock_acquire_recursive>
 8009afe:	bf00      	nop
 8009b00:	20000938 	.word	0x20000938

08009b04 <__malloc_unlock>:
 8009b04:	4801      	ldr	r0, [pc, #4]	; (8009b0c <__malloc_unlock+0x8>)
 8009b06:	f000 bc12 	b.w	800a32e <__retarget_lock_release_recursive>
 8009b0a:	bf00      	nop
 8009b0c:	20000938 	.word	0x20000938

08009b10 <_realloc_r>:
 8009b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b12:	4607      	mov	r7, r0
 8009b14:	4614      	mov	r4, r2
 8009b16:	460e      	mov	r6, r1
 8009b18:	b921      	cbnz	r1, 8009b24 <_realloc_r+0x14>
 8009b1a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009b1e:	4611      	mov	r1, r2
 8009b20:	f7ff bdc8 	b.w	80096b4 <_malloc_r>
 8009b24:	b922      	cbnz	r2, 8009b30 <_realloc_r+0x20>
 8009b26:	f7ff fd75 	bl	8009614 <_free_r>
 8009b2a:	4625      	mov	r5, r4
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b30:	f000 fc62 	bl	800a3f8 <_malloc_usable_size_r>
 8009b34:	42a0      	cmp	r0, r4
 8009b36:	d20f      	bcs.n	8009b58 <_realloc_r+0x48>
 8009b38:	4621      	mov	r1, r4
 8009b3a:	4638      	mov	r0, r7
 8009b3c:	f7ff fdba 	bl	80096b4 <_malloc_r>
 8009b40:	4605      	mov	r5, r0
 8009b42:	2800      	cmp	r0, #0
 8009b44:	d0f2      	beq.n	8009b2c <_realloc_r+0x1c>
 8009b46:	4631      	mov	r1, r6
 8009b48:	4622      	mov	r2, r4
 8009b4a:	f7ff f9c7 	bl	8008edc <memcpy>
 8009b4e:	4631      	mov	r1, r6
 8009b50:	4638      	mov	r0, r7
 8009b52:	f7ff fd5f 	bl	8009614 <_free_r>
 8009b56:	e7e9      	b.n	8009b2c <_realloc_r+0x1c>
 8009b58:	4635      	mov	r5, r6
 8009b5a:	e7e7      	b.n	8009b2c <_realloc_r+0x1c>

08009b5c <__sfputc_r>:
 8009b5c:	6893      	ldr	r3, [r2, #8]
 8009b5e:	3b01      	subs	r3, #1
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	b410      	push	{r4}
 8009b64:	6093      	str	r3, [r2, #8]
 8009b66:	da08      	bge.n	8009b7a <__sfputc_r+0x1e>
 8009b68:	6994      	ldr	r4, [r2, #24]
 8009b6a:	42a3      	cmp	r3, r4
 8009b6c:	db01      	blt.n	8009b72 <__sfputc_r+0x16>
 8009b6e:	290a      	cmp	r1, #10
 8009b70:	d103      	bne.n	8009b7a <__sfputc_r+0x1e>
 8009b72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b76:	f000 b94b 	b.w	8009e10 <__swbuf_r>
 8009b7a:	6813      	ldr	r3, [r2, #0]
 8009b7c:	1c58      	adds	r0, r3, #1
 8009b7e:	6010      	str	r0, [r2, #0]
 8009b80:	7019      	strb	r1, [r3, #0]
 8009b82:	4608      	mov	r0, r1
 8009b84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b88:	4770      	bx	lr

08009b8a <__sfputs_r>:
 8009b8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b8c:	4606      	mov	r6, r0
 8009b8e:	460f      	mov	r7, r1
 8009b90:	4614      	mov	r4, r2
 8009b92:	18d5      	adds	r5, r2, r3
 8009b94:	42ac      	cmp	r4, r5
 8009b96:	d101      	bne.n	8009b9c <__sfputs_r+0x12>
 8009b98:	2000      	movs	r0, #0
 8009b9a:	e007      	b.n	8009bac <__sfputs_r+0x22>
 8009b9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ba0:	463a      	mov	r2, r7
 8009ba2:	4630      	mov	r0, r6
 8009ba4:	f7ff ffda 	bl	8009b5c <__sfputc_r>
 8009ba8:	1c43      	adds	r3, r0, #1
 8009baa:	d1f3      	bne.n	8009b94 <__sfputs_r+0xa>
 8009bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009bb0 <_vfiprintf_r>:
 8009bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bb4:	460d      	mov	r5, r1
 8009bb6:	b09d      	sub	sp, #116	; 0x74
 8009bb8:	4614      	mov	r4, r2
 8009bba:	4698      	mov	r8, r3
 8009bbc:	4606      	mov	r6, r0
 8009bbe:	b118      	cbz	r0, 8009bc8 <_vfiprintf_r+0x18>
 8009bc0:	6983      	ldr	r3, [r0, #24]
 8009bc2:	b90b      	cbnz	r3, 8009bc8 <_vfiprintf_r+0x18>
 8009bc4:	f000 fb14 	bl	800a1f0 <__sinit>
 8009bc8:	4b89      	ldr	r3, [pc, #548]	; (8009df0 <_vfiprintf_r+0x240>)
 8009bca:	429d      	cmp	r5, r3
 8009bcc:	d11b      	bne.n	8009c06 <_vfiprintf_r+0x56>
 8009bce:	6875      	ldr	r5, [r6, #4]
 8009bd0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bd2:	07d9      	lsls	r1, r3, #31
 8009bd4:	d405      	bmi.n	8009be2 <_vfiprintf_r+0x32>
 8009bd6:	89ab      	ldrh	r3, [r5, #12]
 8009bd8:	059a      	lsls	r2, r3, #22
 8009bda:	d402      	bmi.n	8009be2 <_vfiprintf_r+0x32>
 8009bdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bde:	f000 fba5 	bl	800a32c <__retarget_lock_acquire_recursive>
 8009be2:	89ab      	ldrh	r3, [r5, #12]
 8009be4:	071b      	lsls	r3, r3, #28
 8009be6:	d501      	bpl.n	8009bec <_vfiprintf_r+0x3c>
 8009be8:	692b      	ldr	r3, [r5, #16]
 8009bea:	b9eb      	cbnz	r3, 8009c28 <_vfiprintf_r+0x78>
 8009bec:	4629      	mov	r1, r5
 8009bee:	4630      	mov	r0, r6
 8009bf0:	f000 f96e 	bl	8009ed0 <__swsetup_r>
 8009bf4:	b1c0      	cbz	r0, 8009c28 <_vfiprintf_r+0x78>
 8009bf6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bf8:	07dc      	lsls	r4, r3, #31
 8009bfa:	d50e      	bpl.n	8009c1a <_vfiprintf_r+0x6a>
 8009bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8009c00:	b01d      	add	sp, #116	; 0x74
 8009c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c06:	4b7b      	ldr	r3, [pc, #492]	; (8009df4 <_vfiprintf_r+0x244>)
 8009c08:	429d      	cmp	r5, r3
 8009c0a:	d101      	bne.n	8009c10 <_vfiprintf_r+0x60>
 8009c0c:	68b5      	ldr	r5, [r6, #8]
 8009c0e:	e7df      	b.n	8009bd0 <_vfiprintf_r+0x20>
 8009c10:	4b79      	ldr	r3, [pc, #484]	; (8009df8 <_vfiprintf_r+0x248>)
 8009c12:	429d      	cmp	r5, r3
 8009c14:	bf08      	it	eq
 8009c16:	68f5      	ldreq	r5, [r6, #12]
 8009c18:	e7da      	b.n	8009bd0 <_vfiprintf_r+0x20>
 8009c1a:	89ab      	ldrh	r3, [r5, #12]
 8009c1c:	0598      	lsls	r0, r3, #22
 8009c1e:	d4ed      	bmi.n	8009bfc <_vfiprintf_r+0x4c>
 8009c20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c22:	f000 fb84 	bl	800a32e <__retarget_lock_release_recursive>
 8009c26:	e7e9      	b.n	8009bfc <_vfiprintf_r+0x4c>
 8009c28:	2300      	movs	r3, #0
 8009c2a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c2c:	2320      	movs	r3, #32
 8009c2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c32:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c36:	2330      	movs	r3, #48	; 0x30
 8009c38:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009dfc <_vfiprintf_r+0x24c>
 8009c3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c40:	f04f 0901 	mov.w	r9, #1
 8009c44:	4623      	mov	r3, r4
 8009c46:	469a      	mov	sl, r3
 8009c48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c4c:	b10a      	cbz	r2, 8009c52 <_vfiprintf_r+0xa2>
 8009c4e:	2a25      	cmp	r2, #37	; 0x25
 8009c50:	d1f9      	bne.n	8009c46 <_vfiprintf_r+0x96>
 8009c52:	ebba 0b04 	subs.w	fp, sl, r4
 8009c56:	d00b      	beq.n	8009c70 <_vfiprintf_r+0xc0>
 8009c58:	465b      	mov	r3, fp
 8009c5a:	4622      	mov	r2, r4
 8009c5c:	4629      	mov	r1, r5
 8009c5e:	4630      	mov	r0, r6
 8009c60:	f7ff ff93 	bl	8009b8a <__sfputs_r>
 8009c64:	3001      	adds	r0, #1
 8009c66:	f000 80aa 	beq.w	8009dbe <_vfiprintf_r+0x20e>
 8009c6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c6c:	445a      	add	r2, fp
 8009c6e:	9209      	str	r2, [sp, #36]	; 0x24
 8009c70:	f89a 3000 	ldrb.w	r3, [sl]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	f000 80a2 	beq.w	8009dbe <_vfiprintf_r+0x20e>
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c84:	f10a 0a01 	add.w	sl, sl, #1
 8009c88:	9304      	str	r3, [sp, #16]
 8009c8a:	9307      	str	r3, [sp, #28]
 8009c8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c90:	931a      	str	r3, [sp, #104]	; 0x68
 8009c92:	4654      	mov	r4, sl
 8009c94:	2205      	movs	r2, #5
 8009c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c9a:	4858      	ldr	r0, [pc, #352]	; (8009dfc <_vfiprintf_r+0x24c>)
 8009c9c:	f7f6 fad8 	bl	8000250 <memchr>
 8009ca0:	9a04      	ldr	r2, [sp, #16]
 8009ca2:	b9d8      	cbnz	r0, 8009cdc <_vfiprintf_r+0x12c>
 8009ca4:	06d1      	lsls	r1, r2, #27
 8009ca6:	bf44      	itt	mi
 8009ca8:	2320      	movmi	r3, #32
 8009caa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009cae:	0713      	lsls	r3, r2, #28
 8009cb0:	bf44      	itt	mi
 8009cb2:	232b      	movmi	r3, #43	; 0x2b
 8009cb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009cb8:	f89a 3000 	ldrb.w	r3, [sl]
 8009cbc:	2b2a      	cmp	r3, #42	; 0x2a
 8009cbe:	d015      	beq.n	8009cec <_vfiprintf_r+0x13c>
 8009cc0:	9a07      	ldr	r2, [sp, #28]
 8009cc2:	4654      	mov	r4, sl
 8009cc4:	2000      	movs	r0, #0
 8009cc6:	f04f 0c0a 	mov.w	ip, #10
 8009cca:	4621      	mov	r1, r4
 8009ccc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cd0:	3b30      	subs	r3, #48	; 0x30
 8009cd2:	2b09      	cmp	r3, #9
 8009cd4:	d94e      	bls.n	8009d74 <_vfiprintf_r+0x1c4>
 8009cd6:	b1b0      	cbz	r0, 8009d06 <_vfiprintf_r+0x156>
 8009cd8:	9207      	str	r2, [sp, #28]
 8009cda:	e014      	b.n	8009d06 <_vfiprintf_r+0x156>
 8009cdc:	eba0 0308 	sub.w	r3, r0, r8
 8009ce0:	fa09 f303 	lsl.w	r3, r9, r3
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	9304      	str	r3, [sp, #16]
 8009ce8:	46a2      	mov	sl, r4
 8009cea:	e7d2      	b.n	8009c92 <_vfiprintf_r+0xe2>
 8009cec:	9b03      	ldr	r3, [sp, #12]
 8009cee:	1d19      	adds	r1, r3, #4
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	9103      	str	r1, [sp, #12]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	bfbb      	ittet	lt
 8009cf8:	425b      	neglt	r3, r3
 8009cfa:	f042 0202 	orrlt.w	r2, r2, #2
 8009cfe:	9307      	strge	r3, [sp, #28]
 8009d00:	9307      	strlt	r3, [sp, #28]
 8009d02:	bfb8      	it	lt
 8009d04:	9204      	strlt	r2, [sp, #16]
 8009d06:	7823      	ldrb	r3, [r4, #0]
 8009d08:	2b2e      	cmp	r3, #46	; 0x2e
 8009d0a:	d10c      	bne.n	8009d26 <_vfiprintf_r+0x176>
 8009d0c:	7863      	ldrb	r3, [r4, #1]
 8009d0e:	2b2a      	cmp	r3, #42	; 0x2a
 8009d10:	d135      	bne.n	8009d7e <_vfiprintf_r+0x1ce>
 8009d12:	9b03      	ldr	r3, [sp, #12]
 8009d14:	1d1a      	adds	r2, r3, #4
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	9203      	str	r2, [sp, #12]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	bfb8      	it	lt
 8009d1e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d22:	3402      	adds	r4, #2
 8009d24:	9305      	str	r3, [sp, #20]
 8009d26:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009e0c <_vfiprintf_r+0x25c>
 8009d2a:	7821      	ldrb	r1, [r4, #0]
 8009d2c:	2203      	movs	r2, #3
 8009d2e:	4650      	mov	r0, sl
 8009d30:	f7f6 fa8e 	bl	8000250 <memchr>
 8009d34:	b140      	cbz	r0, 8009d48 <_vfiprintf_r+0x198>
 8009d36:	2340      	movs	r3, #64	; 0x40
 8009d38:	eba0 000a 	sub.w	r0, r0, sl
 8009d3c:	fa03 f000 	lsl.w	r0, r3, r0
 8009d40:	9b04      	ldr	r3, [sp, #16]
 8009d42:	4303      	orrs	r3, r0
 8009d44:	3401      	adds	r4, #1
 8009d46:	9304      	str	r3, [sp, #16]
 8009d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d4c:	482c      	ldr	r0, [pc, #176]	; (8009e00 <_vfiprintf_r+0x250>)
 8009d4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d52:	2206      	movs	r2, #6
 8009d54:	f7f6 fa7c 	bl	8000250 <memchr>
 8009d58:	2800      	cmp	r0, #0
 8009d5a:	d03f      	beq.n	8009ddc <_vfiprintf_r+0x22c>
 8009d5c:	4b29      	ldr	r3, [pc, #164]	; (8009e04 <_vfiprintf_r+0x254>)
 8009d5e:	bb1b      	cbnz	r3, 8009da8 <_vfiprintf_r+0x1f8>
 8009d60:	9b03      	ldr	r3, [sp, #12]
 8009d62:	3307      	adds	r3, #7
 8009d64:	f023 0307 	bic.w	r3, r3, #7
 8009d68:	3308      	adds	r3, #8
 8009d6a:	9303      	str	r3, [sp, #12]
 8009d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d6e:	443b      	add	r3, r7
 8009d70:	9309      	str	r3, [sp, #36]	; 0x24
 8009d72:	e767      	b.n	8009c44 <_vfiprintf_r+0x94>
 8009d74:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d78:	460c      	mov	r4, r1
 8009d7a:	2001      	movs	r0, #1
 8009d7c:	e7a5      	b.n	8009cca <_vfiprintf_r+0x11a>
 8009d7e:	2300      	movs	r3, #0
 8009d80:	3401      	adds	r4, #1
 8009d82:	9305      	str	r3, [sp, #20]
 8009d84:	4619      	mov	r1, r3
 8009d86:	f04f 0c0a 	mov.w	ip, #10
 8009d8a:	4620      	mov	r0, r4
 8009d8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d90:	3a30      	subs	r2, #48	; 0x30
 8009d92:	2a09      	cmp	r2, #9
 8009d94:	d903      	bls.n	8009d9e <_vfiprintf_r+0x1ee>
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d0c5      	beq.n	8009d26 <_vfiprintf_r+0x176>
 8009d9a:	9105      	str	r1, [sp, #20]
 8009d9c:	e7c3      	b.n	8009d26 <_vfiprintf_r+0x176>
 8009d9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009da2:	4604      	mov	r4, r0
 8009da4:	2301      	movs	r3, #1
 8009da6:	e7f0      	b.n	8009d8a <_vfiprintf_r+0x1da>
 8009da8:	ab03      	add	r3, sp, #12
 8009daa:	9300      	str	r3, [sp, #0]
 8009dac:	462a      	mov	r2, r5
 8009dae:	4b16      	ldr	r3, [pc, #88]	; (8009e08 <_vfiprintf_r+0x258>)
 8009db0:	a904      	add	r1, sp, #16
 8009db2:	4630      	mov	r0, r6
 8009db4:	f7fd fe04 	bl	80079c0 <_printf_float>
 8009db8:	4607      	mov	r7, r0
 8009dba:	1c78      	adds	r0, r7, #1
 8009dbc:	d1d6      	bne.n	8009d6c <_vfiprintf_r+0x1bc>
 8009dbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009dc0:	07d9      	lsls	r1, r3, #31
 8009dc2:	d405      	bmi.n	8009dd0 <_vfiprintf_r+0x220>
 8009dc4:	89ab      	ldrh	r3, [r5, #12]
 8009dc6:	059a      	lsls	r2, r3, #22
 8009dc8:	d402      	bmi.n	8009dd0 <_vfiprintf_r+0x220>
 8009dca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dcc:	f000 faaf 	bl	800a32e <__retarget_lock_release_recursive>
 8009dd0:	89ab      	ldrh	r3, [r5, #12]
 8009dd2:	065b      	lsls	r3, r3, #25
 8009dd4:	f53f af12 	bmi.w	8009bfc <_vfiprintf_r+0x4c>
 8009dd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009dda:	e711      	b.n	8009c00 <_vfiprintf_r+0x50>
 8009ddc:	ab03      	add	r3, sp, #12
 8009dde:	9300      	str	r3, [sp, #0]
 8009de0:	462a      	mov	r2, r5
 8009de2:	4b09      	ldr	r3, [pc, #36]	; (8009e08 <_vfiprintf_r+0x258>)
 8009de4:	a904      	add	r1, sp, #16
 8009de6:	4630      	mov	r0, r6
 8009de8:	f7fe f876 	bl	8007ed8 <_printf_i>
 8009dec:	e7e4      	b.n	8009db8 <_vfiprintf_r+0x208>
 8009dee:	bf00      	nop
 8009df0:	0800aa8c 	.word	0x0800aa8c
 8009df4:	0800aaac 	.word	0x0800aaac
 8009df8:	0800aa6c 	.word	0x0800aa6c
 8009dfc:	0800aa14 	.word	0x0800aa14
 8009e00:	0800aa1e 	.word	0x0800aa1e
 8009e04:	080079c1 	.word	0x080079c1
 8009e08:	08009b8b 	.word	0x08009b8b
 8009e0c:	0800aa1a 	.word	0x0800aa1a

08009e10 <__swbuf_r>:
 8009e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e12:	460e      	mov	r6, r1
 8009e14:	4614      	mov	r4, r2
 8009e16:	4605      	mov	r5, r0
 8009e18:	b118      	cbz	r0, 8009e22 <__swbuf_r+0x12>
 8009e1a:	6983      	ldr	r3, [r0, #24]
 8009e1c:	b90b      	cbnz	r3, 8009e22 <__swbuf_r+0x12>
 8009e1e:	f000 f9e7 	bl	800a1f0 <__sinit>
 8009e22:	4b21      	ldr	r3, [pc, #132]	; (8009ea8 <__swbuf_r+0x98>)
 8009e24:	429c      	cmp	r4, r3
 8009e26:	d12b      	bne.n	8009e80 <__swbuf_r+0x70>
 8009e28:	686c      	ldr	r4, [r5, #4]
 8009e2a:	69a3      	ldr	r3, [r4, #24]
 8009e2c:	60a3      	str	r3, [r4, #8]
 8009e2e:	89a3      	ldrh	r3, [r4, #12]
 8009e30:	071a      	lsls	r2, r3, #28
 8009e32:	d52f      	bpl.n	8009e94 <__swbuf_r+0x84>
 8009e34:	6923      	ldr	r3, [r4, #16]
 8009e36:	b36b      	cbz	r3, 8009e94 <__swbuf_r+0x84>
 8009e38:	6923      	ldr	r3, [r4, #16]
 8009e3a:	6820      	ldr	r0, [r4, #0]
 8009e3c:	1ac0      	subs	r0, r0, r3
 8009e3e:	6963      	ldr	r3, [r4, #20]
 8009e40:	b2f6      	uxtb	r6, r6
 8009e42:	4283      	cmp	r3, r0
 8009e44:	4637      	mov	r7, r6
 8009e46:	dc04      	bgt.n	8009e52 <__swbuf_r+0x42>
 8009e48:	4621      	mov	r1, r4
 8009e4a:	4628      	mov	r0, r5
 8009e4c:	f000 f93c 	bl	800a0c8 <_fflush_r>
 8009e50:	bb30      	cbnz	r0, 8009ea0 <__swbuf_r+0x90>
 8009e52:	68a3      	ldr	r3, [r4, #8]
 8009e54:	3b01      	subs	r3, #1
 8009e56:	60a3      	str	r3, [r4, #8]
 8009e58:	6823      	ldr	r3, [r4, #0]
 8009e5a:	1c5a      	adds	r2, r3, #1
 8009e5c:	6022      	str	r2, [r4, #0]
 8009e5e:	701e      	strb	r6, [r3, #0]
 8009e60:	6963      	ldr	r3, [r4, #20]
 8009e62:	3001      	adds	r0, #1
 8009e64:	4283      	cmp	r3, r0
 8009e66:	d004      	beq.n	8009e72 <__swbuf_r+0x62>
 8009e68:	89a3      	ldrh	r3, [r4, #12]
 8009e6a:	07db      	lsls	r3, r3, #31
 8009e6c:	d506      	bpl.n	8009e7c <__swbuf_r+0x6c>
 8009e6e:	2e0a      	cmp	r6, #10
 8009e70:	d104      	bne.n	8009e7c <__swbuf_r+0x6c>
 8009e72:	4621      	mov	r1, r4
 8009e74:	4628      	mov	r0, r5
 8009e76:	f000 f927 	bl	800a0c8 <_fflush_r>
 8009e7a:	b988      	cbnz	r0, 8009ea0 <__swbuf_r+0x90>
 8009e7c:	4638      	mov	r0, r7
 8009e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e80:	4b0a      	ldr	r3, [pc, #40]	; (8009eac <__swbuf_r+0x9c>)
 8009e82:	429c      	cmp	r4, r3
 8009e84:	d101      	bne.n	8009e8a <__swbuf_r+0x7a>
 8009e86:	68ac      	ldr	r4, [r5, #8]
 8009e88:	e7cf      	b.n	8009e2a <__swbuf_r+0x1a>
 8009e8a:	4b09      	ldr	r3, [pc, #36]	; (8009eb0 <__swbuf_r+0xa0>)
 8009e8c:	429c      	cmp	r4, r3
 8009e8e:	bf08      	it	eq
 8009e90:	68ec      	ldreq	r4, [r5, #12]
 8009e92:	e7ca      	b.n	8009e2a <__swbuf_r+0x1a>
 8009e94:	4621      	mov	r1, r4
 8009e96:	4628      	mov	r0, r5
 8009e98:	f000 f81a 	bl	8009ed0 <__swsetup_r>
 8009e9c:	2800      	cmp	r0, #0
 8009e9e:	d0cb      	beq.n	8009e38 <__swbuf_r+0x28>
 8009ea0:	f04f 37ff 	mov.w	r7, #4294967295
 8009ea4:	e7ea      	b.n	8009e7c <__swbuf_r+0x6c>
 8009ea6:	bf00      	nop
 8009ea8:	0800aa8c 	.word	0x0800aa8c
 8009eac:	0800aaac 	.word	0x0800aaac
 8009eb0:	0800aa6c 	.word	0x0800aa6c

08009eb4 <__ascii_wctomb>:
 8009eb4:	b149      	cbz	r1, 8009eca <__ascii_wctomb+0x16>
 8009eb6:	2aff      	cmp	r2, #255	; 0xff
 8009eb8:	bf85      	ittet	hi
 8009eba:	238a      	movhi	r3, #138	; 0x8a
 8009ebc:	6003      	strhi	r3, [r0, #0]
 8009ebe:	700a      	strbls	r2, [r1, #0]
 8009ec0:	f04f 30ff 	movhi.w	r0, #4294967295
 8009ec4:	bf98      	it	ls
 8009ec6:	2001      	movls	r0, #1
 8009ec8:	4770      	bx	lr
 8009eca:	4608      	mov	r0, r1
 8009ecc:	4770      	bx	lr
	...

08009ed0 <__swsetup_r>:
 8009ed0:	4b32      	ldr	r3, [pc, #200]	; (8009f9c <__swsetup_r+0xcc>)
 8009ed2:	b570      	push	{r4, r5, r6, lr}
 8009ed4:	681d      	ldr	r5, [r3, #0]
 8009ed6:	4606      	mov	r6, r0
 8009ed8:	460c      	mov	r4, r1
 8009eda:	b125      	cbz	r5, 8009ee6 <__swsetup_r+0x16>
 8009edc:	69ab      	ldr	r3, [r5, #24]
 8009ede:	b913      	cbnz	r3, 8009ee6 <__swsetup_r+0x16>
 8009ee0:	4628      	mov	r0, r5
 8009ee2:	f000 f985 	bl	800a1f0 <__sinit>
 8009ee6:	4b2e      	ldr	r3, [pc, #184]	; (8009fa0 <__swsetup_r+0xd0>)
 8009ee8:	429c      	cmp	r4, r3
 8009eea:	d10f      	bne.n	8009f0c <__swsetup_r+0x3c>
 8009eec:	686c      	ldr	r4, [r5, #4]
 8009eee:	89a3      	ldrh	r3, [r4, #12]
 8009ef0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ef4:	0719      	lsls	r1, r3, #28
 8009ef6:	d42c      	bmi.n	8009f52 <__swsetup_r+0x82>
 8009ef8:	06dd      	lsls	r5, r3, #27
 8009efa:	d411      	bmi.n	8009f20 <__swsetup_r+0x50>
 8009efc:	2309      	movs	r3, #9
 8009efe:	6033      	str	r3, [r6, #0]
 8009f00:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f04:	81a3      	strh	r3, [r4, #12]
 8009f06:	f04f 30ff 	mov.w	r0, #4294967295
 8009f0a:	e03e      	b.n	8009f8a <__swsetup_r+0xba>
 8009f0c:	4b25      	ldr	r3, [pc, #148]	; (8009fa4 <__swsetup_r+0xd4>)
 8009f0e:	429c      	cmp	r4, r3
 8009f10:	d101      	bne.n	8009f16 <__swsetup_r+0x46>
 8009f12:	68ac      	ldr	r4, [r5, #8]
 8009f14:	e7eb      	b.n	8009eee <__swsetup_r+0x1e>
 8009f16:	4b24      	ldr	r3, [pc, #144]	; (8009fa8 <__swsetup_r+0xd8>)
 8009f18:	429c      	cmp	r4, r3
 8009f1a:	bf08      	it	eq
 8009f1c:	68ec      	ldreq	r4, [r5, #12]
 8009f1e:	e7e6      	b.n	8009eee <__swsetup_r+0x1e>
 8009f20:	0758      	lsls	r0, r3, #29
 8009f22:	d512      	bpl.n	8009f4a <__swsetup_r+0x7a>
 8009f24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f26:	b141      	cbz	r1, 8009f3a <__swsetup_r+0x6a>
 8009f28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f2c:	4299      	cmp	r1, r3
 8009f2e:	d002      	beq.n	8009f36 <__swsetup_r+0x66>
 8009f30:	4630      	mov	r0, r6
 8009f32:	f7ff fb6f 	bl	8009614 <_free_r>
 8009f36:	2300      	movs	r3, #0
 8009f38:	6363      	str	r3, [r4, #52]	; 0x34
 8009f3a:	89a3      	ldrh	r3, [r4, #12]
 8009f3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f40:	81a3      	strh	r3, [r4, #12]
 8009f42:	2300      	movs	r3, #0
 8009f44:	6063      	str	r3, [r4, #4]
 8009f46:	6923      	ldr	r3, [r4, #16]
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	89a3      	ldrh	r3, [r4, #12]
 8009f4c:	f043 0308 	orr.w	r3, r3, #8
 8009f50:	81a3      	strh	r3, [r4, #12]
 8009f52:	6923      	ldr	r3, [r4, #16]
 8009f54:	b94b      	cbnz	r3, 8009f6a <__swsetup_r+0x9a>
 8009f56:	89a3      	ldrh	r3, [r4, #12]
 8009f58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f60:	d003      	beq.n	8009f6a <__swsetup_r+0x9a>
 8009f62:	4621      	mov	r1, r4
 8009f64:	4630      	mov	r0, r6
 8009f66:	f000 fa07 	bl	800a378 <__smakebuf_r>
 8009f6a:	89a0      	ldrh	r0, [r4, #12]
 8009f6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f70:	f010 0301 	ands.w	r3, r0, #1
 8009f74:	d00a      	beq.n	8009f8c <__swsetup_r+0xbc>
 8009f76:	2300      	movs	r3, #0
 8009f78:	60a3      	str	r3, [r4, #8]
 8009f7a:	6963      	ldr	r3, [r4, #20]
 8009f7c:	425b      	negs	r3, r3
 8009f7e:	61a3      	str	r3, [r4, #24]
 8009f80:	6923      	ldr	r3, [r4, #16]
 8009f82:	b943      	cbnz	r3, 8009f96 <__swsetup_r+0xc6>
 8009f84:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f88:	d1ba      	bne.n	8009f00 <__swsetup_r+0x30>
 8009f8a:	bd70      	pop	{r4, r5, r6, pc}
 8009f8c:	0781      	lsls	r1, r0, #30
 8009f8e:	bf58      	it	pl
 8009f90:	6963      	ldrpl	r3, [r4, #20]
 8009f92:	60a3      	str	r3, [r4, #8]
 8009f94:	e7f4      	b.n	8009f80 <__swsetup_r+0xb0>
 8009f96:	2000      	movs	r0, #0
 8009f98:	e7f7      	b.n	8009f8a <__swsetup_r+0xba>
 8009f9a:	bf00      	nop
 8009f9c:	20000024 	.word	0x20000024
 8009fa0:	0800aa8c 	.word	0x0800aa8c
 8009fa4:	0800aaac 	.word	0x0800aaac
 8009fa8:	0800aa6c 	.word	0x0800aa6c

08009fac <abort>:
 8009fac:	b508      	push	{r3, lr}
 8009fae:	2006      	movs	r0, #6
 8009fb0:	f000 fa52 	bl	800a458 <raise>
 8009fb4:	2001      	movs	r0, #1
 8009fb6:	f7f7 ffff 	bl	8001fb8 <_exit>
	...

08009fbc <__sflush_r>:
 8009fbc:	898a      	ldrh	r2, [r1, #12]
 8009fbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fc2:	4605      	mov	r5, r0
 8009fc4:	0710      	lsls	r0, r2, #28
 8009fc6:	460c      	mov	r4, r1
 8009fc8:	d458      	bmi.n	800a07c <__sflush_r+0xc0>
 8009fca:	684b      	ldr	r3, [r1, #4]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	dc05      	bgt.n	8009fdc <__sflush_r+0x20>
 8009fd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	dc02      	bgt.n	8009fdc <__sflush_r+0x20>
 8009fd6:	2000      	movs	r0, #0
 8009fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009fde:	2e00      	cmp	r6, #0
 8009fe0:	d0f9      	beq.n	8009fd6 <__sflush_r+0x1a>
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009fe8:	682f      	ldr	r7, [r5, #0]
 8009fea:	602b      	str	r3, [r5, #0]
 8009fec:	d032      	beq.n	800a054 <__sflush_r+0x98>
 8009fee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009ff0:	89a3      	ldrh	r3, [r4, #12]
 8009ff2:	075a      	lsls	r2, r3, #29
 8009ff4:	d505      	bpl.n	800a002 <__sflush_r+0x46>
 8009ff6:	6863      	ldr	r3, [r4, #4]
 8009ff8:	1ac0      	subs	r0, r0, r3
 8009ffa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ffc:	b10b      	cbz	r3, 800a002 <__sflush_r+0x46>
 8009ffe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a000:	1ac0      	subs	r0, r0, r3
 800a002:	2300      	movs	r3, #0
 800a004:	4602      	mov	r2, r0
 800a006:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a008:	6a21      	ldr	r1, [r4, #32]
 800a00a:	4628      	mov	r0, r5
 800a00c:	47b0      	blx	r6
 800a00e:	1c43      	adds	r3, r0, #1
 800a010:	89a3      	ldrh	r3, [r4, #12]
 800a012:	d106      	bne.n	800a022 <__sflush_r+0x66>
 800a014:	6829      	ldr	r1, [r5, #0]
 800a016:	291d      	cmp	r1, #29
 800a018:	d82c      	bhi.n	800a074 <__sflush_r+0xb8>
 800a01a:	4a2a      	ldr	r2, [pc, #168]	; (800a0c4 <__sflush_r+0x108>)
 800a01c:	40ca      	lsrs	r2, r1
 800a01e:	07d6      	lsls	r6, r2, #31
 800a020:	d528      	bpl.n	800a074 <__sflush_r+0xb8>
 800a022:	2200      	movs	r2, #0
 800a024:	6062      	str	r2, [r4, #4]
 800a026:	04d9      	lsls	r1, r3, #19
 800a028:	6922      	ldr	r2, [r4, #16]
 800a02a:	6022      	str	r2, [r4, #0]
 800a02c:	d504      	bpl.n	800a038 <__sflush_r+0x7c>
 800a02e:	1c42      	adds	r2, r0, #1
 800a030:	d101      	bne.n	800a036 <__sflush_r+0x7a>
 800a032:	682b      	ldr	r3, [r5, #0]
 800a034:	b903      	cbnz	r3, 800a038 <__sflush_r+0x7c>
 800a036:	6560      	str	r0, [r4, #84]	; 0x54
 800a038:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a03a:	602f      	str	r7, [r5, #0]
 800a03c:	2900      	cmp	r1, #0
 800a03e:	d0ca      	beq.n	8009fd6 <__sflush_r+0x1a>
 800a040:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a044:	4299      	cmp	r1, r3
 800a046:	d002      	beq.n	800a04e <__sflush_r+0x92>
 800a048:	4628      	mov	r0, r5
 800a04a:	f7ff fae3 	bl	8009614 <_free_r>
 800a04e:	2000      	movs	r0, #0
 800a050:	6360      	str	r0, [r4, #52]	; 0x34
 800a052:	e7c1      	b.n	8009fd8 <__sflush_r+0x1c>
 800a054:	6a21      	ldr	r1, [r4, #32]
 800a056:	2301      	movs	r3, #1
 800a058:	4628      	mov	r0, r5
 800a05a:	47b0      	blx	r6
 800a05c:	1c41      	adds	r1, r0, #1
 800a05e:	d1c7      	bne.n	8009ff0 <__sflush_r+0x34>
 800a060:	682b      	ldr	r3, [r5, #0]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d0c4      	beq.n	8009ff0 <__sflush_r+0x34>
 800a066:	2b1d      	cmp	r3, #29
 800a068:	d001      	beq.n	800a06e <__sflush_r+0xb2>
 800a06a:	2b16      	cmp	r3, #22
 800a06c:	d101      	bne.n	800a072 <__sflush_r+0xb6>
 800a06e:	602f      	str	r7, [r5, #0]
 800a070:	e7b1      	b.n	8009fd6 <__sflush_r+0x1a>
 800a072:	89a3      	ldrh	r3, [r4, #12]
 800a074:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a078:	81a3      	strh	r3, [r4, #12]
 800a07a:	e7ad      	b.n	8009fd8 <__sflush_r+0x1c>
 800a07c:	690f      	ldr	r7, [r1, #16]
 800a07e:	2f00      	cmp	r7, #0
 800a080:	d0a9      	beq.n	8009fd6 <__sflush_r+0x1a>
 800a082:	0793      	lsls	r3, r2, #30
 800a084:	680e      	ldr	r6, [r1, #0]
 800a086:	bf08      	it	eq
 800a088:	694b      	ldreq	r3, [r1, #20]
 800a08a:	600f      	str	r7, [r1, #0]
 800a08c:	bf18      	it	ne
 800a08e:	2300      	movne	r3, #0
 800a090:	eba6 0807 	sub.w	r8, r6, r7
 800a094:	608b      	str	r3, [r1, #8]
 800a096:	f1b8 0f00 	cmp.w	r8, #0
 800a09a:	dd9c      	ble.n	8009fd6 <__sflush_r+0x1a>
 800a09c:	6a21      	ldr	r1, [r4, #32]
 800a09e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a0a0:	4643      	mov	r3, r8
 800a0a2:	463a      	mov	r2, r7
 800a0a4:	4628      	mov	r0, r5
 800a0a6:	47b0      	blx	r6
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	dc06      	bgt.n	800a0ba <__sflush_r+0xfe>
 800a0ac:	89a3      	ldrh	r3, [r4, #12]
 800a0ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0b2:	81a3      	strh	r3, [r4, #12]
 800a0b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b8:	e78e      	b.n	8009fd8 <__sflush_r+0x1c>
 800a0ba:	4407      	add	r7, r0
 800a0bc:	eba8 0800 	sub.w	r8, r8, r0
 800a0c0:	e7e9      	b.n	800a096 <__sflush_r+0xda>
 800a0c2:	bf00      	nop
 800a0c4:	20400001 	.word	0x20400001

0800a0c8 <_fflush_r>:
 800a0c8:	b538      	push	{r3, r4, r5, lr}
 800a0ca:	690b      	ldr	r3, [r1, #16]
 800a0cc:	4605      	mov	r5, r0
 800a0ce:	460c      	mov	r4, r1
 800a0d0:	b913      	cbnz	r3, 800a0d8 <_fflush_r+0x10>
 800a0d2:	2500      	movs	r5, #0
 800a0d4:	4628      	mov	r0, r5
 800a0d6:	bd38      	pop	{r3, r4, r5, pc}
 800a0d8:	b118      	cbz	r0, 800a0e2 <_fflush_r+0x1a>
 800a0da:	6983      	ldr	r3, [r0, #24]
 800a0dc:	b90b      	cbnz	r3, 800a0e2 <_fflush_r+0x1a>
 800a0de:	f000 f887 	bl	800a1f0 <__sinit>
 800a0e2:	4b14      	ldr	r3, [pc, #80]	; (800a134 <_fflush_r+0x6c>)
 800a0e4:	429c      	cmp	r4, r3
 800a0e6:	d11b      	bne.n	800a120 <_fflush_r+0x58>
 800a0e8:	686c      	ldr	r4, [r5, #4]
 800a0ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d0ef      	beq.n	800a0d2 <_fflush_r+0xa>
 800a0f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a0f4:	07d0      	lsls	r0, r2, #31
 800a0f6:	d404      	bmi.n	800a102 <_fflush_r+0x3a>
 800a0f8:	0599      	lsls	r1, r3, #22
 800a0fa:	d402      	bmi.n	800a102 <_fflush_r+0x3a>
 800a0fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0fe:	f000 f915 	bl	800a32c <__retarget_lock_acquire_recursive>
 800a102:	4628      	mov	r0, r5
 800a104:	4621      	mov	r1, r4
 800a106:	f7ff ff59 	bl	8009fbc <__sflush_r>
 800a10a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a10c:	07da      	lsls	r2, r3, #31
 800a10e:	4605      	mov	r5, r0
 800a110:	d4e0      	bmi.n	800a0d4 <_fflush_r+0xc>
 800a112:	89a3      	ldrh	r3, [r4, #12]
 800a114:	059b      	lsls	r3, r3, #22
 800a116:	d4dd      	bmi.n	800a0d4 <_fflush_r+0xc>
 800a118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a11a:	f000 f908 	bl	800a32e <__retarget_lock_release_recursive>
 800a11e:	e7d9      	b.n	800a0d4 <_fflush_r+0xc>
 800a120:	4b05      	ldr	r3, [pc, #20]	; (800a138 <_fflush_r+0x70>)
 800a122:	429c      	cmp	r4, r3
 800a124:	d101      	bne.n	800a12a <_fflush_r+0x62>
 800a126:	68ac      	ldr	r4, [r5, #8]
 800a128:	e7df      	b.n	800a0ea <_fflush_r+0x22>
 800a12a:	4b04      	ldr	r3, [pc, #16]	; (800a13c <_fflush_r+0x74>)
 800a12c:	429c      	cmp	r4, r3
 800a12e:	bf08      	it	eq
 800a130:	68ec      	ldreq	r4, [r5, #12]
 800a132:	e7da      	b.n	800a0ea <_fflush_r+0x22>
 800a134:	0800aa8c 	.word	0x0800aa8c
 800a138:	0800aaac 	.word	0x0800aaac
 800a13c:	0800aa6c 	.word	0x0800aa6c

0800a140 <std>:
 800a140:	2300      	movs	r3, #0
 800a142:	b510      	push	{r4, lr}
 800a144:	4604      	mov	r4, r0
 800a146:	e9c0 3300 	strd	r3, r3, [r0]
 800a14a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a14e:	6083      	str	r3, [r0, #8]
 800a150:	8181      	strh	r1, [r0, #12]
 800a152:	6643      	str	r3, [r0, #100]	; 0x64
 800a154:	81c2      	strh	r2, [r0, #14]
 800a156:	6183      	str	r3, [r0, #24]
 800a158:	4619      	mov	r1, r3
 800a15a:	2208      	movs	r2, #8
 800a15c:	305c      	adds	r0, #92	; 0x5c
 800a15e:	f7fd fb95 	bl	800788c <memset>
 800a162:	4b05      	ldr	r3, [pc, #20]	; (800a178 <std+0x38>)
 800a164:	6263      	str	r3, [r4, #36]	; 0x24
 800a166:	4b05      	ldr	r3, [pc, #20]	; (800a17c <std+0x3c>)
 800a168:	62a3      	str	r3, [r4, #40]	; 0x28
 800a16a:	4b05      	ldr	r3, [pc, #20]	; (800a180 <std+0x40>)
 800a16c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a16e:	4b05      	ldr	r3, [pc, #20]	; (800a184 <std+0x44>)
 800a170:	6224      	str	r4, [r4, #32]
 800a172:	6323      	str	r3, [r4, #48]	; 0x30
 800a174:	bd10      	pop	{r4, pc}
 800a176:	bf00      	nop
 800a178:	0800a491 	.word	0x0800a491
 800a17c:	0800a4b3 	.word	0x0800a4b3
 800a180:	0800a4eb 	.word	0x0800a4eb
 800a184:	0800a50f 	.word	0x0800a50f

0800a188 <_cleanup_r>:
 800a188:	4901      	ldr	r1, [pc, #4]	; (800a190 <_cleanup_r+0x8>)
 800a18a:	f000 b8af 	b.w	800a2ec <_fwalk_reent>
 800a18e:	bf00      	nop
 800a190:	0800a0c9 	.word	0x0800a0c9

0800a194 <__sfmoreglue>:
 800a194:	b570      	push	{r4, r5, r6, lr}
 800a196:	1e4a      	subs	r2, r1, #1
 800a198:	2568      	movs	r5, #104	; 0x68
 800a19a:	4355      	muls	r5, r2
 800a19c:	460e      	mov	r6, r1
 800a19e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a1a2:	f7ff fa87 	bl	80096b4 <_malloc_r>
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	b140      	cbz	r0, 800a1bc <__sfmoreglue+0x28>
 800a1aa:	2100      	movs	r1, #0
 800a1ac:	e9c0 1600 	strd	r1, r6, [r0]
 800a1b0:	300c      	adds	r0, #12
 800a1b2:	60a0      	str	r0, [r4, #8]
 800a1b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a1b8:	f7fd fb68 	bl	800788c <memset>
 800a1bc:	4620      	mov	r0, r4
 800a1be:	bd70      	pop	{r4, r5, r6, pc}

0800a1c0 <__sfp_lock_acquire>:
 800a1c0:	4801      	ldr	r0, [pc, #4]	; (800a1c8 <__sfp_lock_acquire+0x8>)
 800a1c2:	f000 b8b3 	b.w	800a32c <__retarget_lock_acquire_recursive>
 800a1c6:	bf00      	nop
 800a1c8:	2000093c 	.word	0x2000093c

0800a1cc <__sfp_lock_release>:
 800a1cc:	4801      	ldr	r0, [pc, #4]	; (800a1d4 <__sfp_lock_release+0x8>)
 800a1ce:	f000 b8ae 	b.w	800a32e <__retarget_lock_release_recursive>
 800a1d2:	bf00      	nop
 800a1d4:	2000093c 	.word	0x2000093c

0800a1d8 <__sinit_lock_acquire>:
 800a1d8:	4801      	ldr	r0, [pc, #4]	; (800a1e0 <__sinit_lock_acquire+0x8>)
 800a1da:	f000 b8a7 	b.w	800a32c <__retarget_lock_acquire_recursive>
 800a1de:	bf00      	nop
 800a1e0:	20000937 	.word	0x20000937

0800a1e4 <__sinit_lock_release>:
 800a1e4:	4801      	ldr	r0, [pc, #4]	; (800a1ec <__sinit_lock_release+0x8>)
 800a1e6:	f000 b8a2 	b.w	800a32e <__retarget_lock_release_recursive>
 800a1ea:	bf00      	nop
 800a1ec:	20000937 	.word	0x20000937

0800a1f0 <__sinit>:
 800a1f0:	b510      	push	{r4, lr}
 800a1f2:	4604      	mov	r4, r0
 800a1f4:	f7ff fff0 	bl	800a1d8 <__sinit_lock_acquire>
 800a1f8:	69a3      	ldr	r3, [r4, #24]
 800a1fa:	b11b      	cbz	r3, 800a204 <__sinit+0x14>
 800a1fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a200:	f7ff bff0 	b.w	800a1e4 <__sinit_lock_release>
 800a204:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a208:	6523      	str	r3, [r4, #80]	; 0x50
 800a20a:	4b13      	ldr	r3, [pc, #76]	; (800a258 <__sinit+0x68>)
 800a20c:	4a13      	ldr	r2, [pc, #76]	; (800a25c <__sinit+0x6c>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	62a2      	str	r2, [r4, #40]	; 0x28
 800a212:	42a3      	cmp	r3, r4
 800a214:	bf04      	itt	eq
 800a216:	2301      	moveq	r3, #1
 800a218:	61a3      	streq	r3, [r4, #24]
 800a21a:	4620      	mov	r0, r4
 800a21c:	f000 f820 	bl	800a260 <__sfp>
 800a220:	6060      	str	r0, [r4, #4]
 800a222:	4620      	mov	r0, r4
 800a224:	f000 f81c 	bl	800a260 <__sfp>
 800a228:	60a0      	str	r0, [r4, #8]
 800a22a:	4620      	mov	r0, r4
 800a22c:	f000 f818 	bl	800a260 <__sfp>
 800a230:	2200      	movs	r2, #0
 800a232:	60e0      	str	r0, [r4, #12]
 800a234:	2104      	movs	r1, #4
 800a236:	6860      	ldr	r0, [r4, #4]
 800a238:	f7ff ff82 	bl	800a140 <std>
 800a23c:	68a0      	ldr	r0, [r4, #8]
 800a23e:	2201      	movs	r2, #1
 800a240:	2109      	movs	r1, #9
 800a242:	f7ff ff7d 	bl	800a140 <std>
 800a246:	68e0      	ldr	r0, [r4, #12]
 800a248:	2202      	movs	r2, #2
 800a24a:	2112      	movs	r1, #18
 800a24c:	f7ff ff78 	bl	800a140 <std>
 800a250:	2301      	movs	r3, #1
 800a252:	61a3      	str	r3, [r4, #24]
 800a254:	e7d2      	b.n	800a1fc <__sinit+0xc>
 800a256:	bf00      	nop
 800a258:	0800a6e4 	.word	0x0800a6e4
 800a25c:	0800a189 	.word	0x0800a189

0800a260 <__sfp>:
 800a260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a262:	4607      	mov	r7, r0
 800a264:	f7ff ffac 	bl	800a1c0 <__sfp_lock_acquire>
 800a268:	4b1e      	ldr	r3, [pc, #120]	; (800a2e4 <__sfp+0x84>)
 800a26a:	681e      	ldr	r6, [r3, #0]
 800a26c:	69b3      	ldr	r3, [r6, #24]
 800a26e:	b913      	cbnz	r3, 800a276 <__sfp+0x16>
 800a270:	4630      	mov	r0, r6
 800a272:	f7ff ffbd 	bl	800a1f0 <__sinit>
 800a276:	3648      	adds	r6, #72	; 0x48
 800a278:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a27c:	3b01      	subs	r3, #1
 800a27e:	d503      	bpl.n	800a288 <__sfp+0x28>
 800a280:	6833      	ldr	r3, [r6, #0]
 800a282:	b30b      	cbz	r3, 800a2c8 <__sfp+0x68>
 800a284:	6836      	ldr	r6, [r6, #0]
 800a286:	e7f7      	b.n	800a278 <__sfp+0x18>
 800a288:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a28c:	b9d5      	cbnz	r5, 800a2c4 <__sfp+0x64>
 800a28e:	4b16      	ldr	r3, [pc, #88]	; (800a2e8 <__sfp+0x88>)
 800a290:	60e3      	str	r3, [r4, #12]
 800a292:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a296:	6665      	str	r5, [r4, #100]	; 0x64
 800a298:	f000 f847 	bl	800a32a <__retarget_lock_init_recursive>
 800a29c:	f7ff ff96 	bl	800a1cc <__sfp_lock_release>
 800a2a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a2a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a2a8:	6025      	str	r5, [r4, #0]
 800a2aa:	61a5      	str	r5, [r4, #24]
 800a2ac:	2208      	movs	r2, #8
 800a2ae:	4629      	mov	r1, r5
 800a2b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a2b4:	f7fd faea 	bl	800788c <memset>
 800a2b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a2bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2c4:	3468      	adds	r4, #104	; 0x68
 800a2c6:	e7d9      	b.n	800a27c <__sfp+0x1c>
 800a2c8:	2104      	movs	r1, #4
 800a2ca:	4638      	mov	r0, r7
 800a2cc:	f7ff ff62 	bl	800a194 <__sfmoreglue>
 800a2d0:	4604      	mov	r4, r0
 800a2d2:	6030      	str	r0, [r6, #0]
 800a2d4:	2800      	cmp	r0, #0
 800a2d6:	d1d5      	bne.n	800a284 <__sfp+0x24>
 800a2d8:	f7ff ff78 	bl	800a1cc <__sfp_lock_release>
 800a2dc:	230c      	movs	r3, #12
 800a2de:	603b      	str	r3, [r7, #0]
 800a2e0:	e7ee      	b.n	800a2c0 <__sfp+0x60>
 800a2e2:	bf00      	nop
 800a2e4:	0800a6e4 	.word	0x0800a6e4
 800a2e8:	ffff0001 	.word	0xffff0001

0800a2ec <_fwalk_reent>:
 800a2ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2f0:	4606      	mov	r6, r0
 800a2f2:	4688      	mov	r8, r1
 800a2f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a2f8:	2700      	movs	r7, #0
 800a2fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2fe:	f1b9 0901 	subs.w	r9, r9, #1
 800a302:	d505      	bpl.n	800a310 <_fwalk_reent+0x24>
 800a304:	6824      	ldr	r4, [r4, #0]
 800a306:	2c00      	cmp	r4, #0
 800a308:	d1f7      	bne.n	800a2fa <_fwalk_reent+0xe>
 800a30a:	4638      	mov	r0, r7
 800a30c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a310:	89ab      	ldrh	r3, [r5, #12]
 800a312:	2b01      	cmp	r3, #1
 800a314:	d907      	bls.n	800a326 <_fwalk_reent+0x3a>
 800a316:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a31a:	3301      	adds	r3, #1
 800a31c:	d003      	beq.n	800a326 <_fwalk_reent+0x3a>
 800a31e:	4629      	mov	r1, r5
 800a320:	4630      	mov	r0, r6
 800a322:	47c0      	blx	r8
 800a324:	4307      	orrs	r7, r0
 800a326:	3568      	adds	r5, #104	; 0x68
 800a328:	e7e9      	b.n	800a2fe <_fwalk_reent+0x12>

0800a32a <__retarget_lock_init_recursive>:
 800a32a:	4770      	bx	lr

0800a32c <__retarget_lock_acquire_recursive>:
 800a32c:	4770      	bx	lr

0800a32e <__retarget_lock_release_recursive>:
 800a32e:	4770      	bx	lr

0800a330 <__swhatbuf_r>:
 800a330:	b570      	push	{r4, r5, r6, lr}
 800a332:	460e      	mov	r6, r1
 800a334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a338:	2900      	cmp	r1, #0
 800a33a:	b096      	sub	sp, #88	; 0x58
 800a33c:	4614      	mov	r4, r2
 800a33e:	461d      	mov	r5, r3
 800a340:	da07      	bge.n	800a352 <__swhatbuf_r+0x22>
 800a342:	2300      	movs	r3, #0
 800a344:	602b      	str	r3, [r5, #0]
 800a346:	89b3      	ldrh	r3, [r6, #12]
 800a348:	061a      	lsls	r2, r3, #24
 800a34a:	d410      	bmi.n	800a36e <__swhatbuf_r+0x3e>
 800a34c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a350:	e00e      	b.n	800a370 <__swhatbuf_r+0x40>
 800a352:	466a      	mov	r2, sp
 800a354:	f000 f902 	bl	800a55c <_fstat_r>
 800a358:	2800      	cmp	r0, #0
 800a35a:	dbf2      	blt.n	800a342 <__swhatbuf_r+0x12>
 800a35c:	9a01      	ldr	r2, [sp, #4]
 800a35e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a362:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a366:	425a      	negs	r2, r3
 800a368:	415a      	adcs	r2, r3
 800a36a:	602a      	str	r2, [r5, #0]
 800a36c:	e7ee      	b.n	800a34c <__swhatbuf_r+0x1c>
 800a36e:	2340      	movs	r3, #64	; 0x40
 800a370:	2000      	movs	r0, #0
 800a372:	6023      	str	r3, [r4, #0]
 800a374:	b016      	add	sp, #88	; 0x58
 800a376:	bd70      	pop	{r4, r5, r6, pc}

0800a378 <__smakebuf_r>:
 800a378:	898b      	ldrh	r3, [r1, #12]
 800a37a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a37c:	079d      	lsls	r5, r3, #30
 800a37e:	4606      	mov	r6, r0
 800a380:	460c      	mov	r4, r1
 800a382:	d507      	bpl.n	800a394 <__smakebuf_r+0x1c>
 800a384:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a388:	6023      	str	r3, [r4, #0]
 800a38a:	6123      	str	r3, [r4, #16]
 800a38c:	2301      	movs	r3, #1
 800a38e:	6163      	str	r3, [r4, #20]
 800a390:	b002      	add	sp, #8
 800a392:	bd70      	pop	{r4, r5, r6, pc}
 800a394:	ab01      	add	r3, sp, #4
 800a396:	466a      	mov	r2, sp
 800a398:	f7ff ffca 	bl	800a330 <__swhatbuf_r>
 800a39c:	9900      	ldr	r1, [sp, #0]
 800a39e:	4605      	mov	r5, r0
 800a3a0:	4630      	mov	r0, r6
 800a3a2:	f7ff f987 	bl	80096b4 <_malloc_r>
 800a3a6:	b948      	cbnz	r0, 800a3bc <__smakebuf_r+0x44>
 800a3a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3ac:	059a      	lsls	r2, r3, #22
 800a3ae:	d4ef      	bmi.n	800a390 <__smakebuf_r+0x18>
 800a3b0:	f023 0303 	bic.w	r3, r3, #3
 800a3b4:	f043 0302 	orr.w	r3, r3, #2
 800a3b8:	81a3      	strh	r3, [r4, #12]
 800a3ba:	e7e3      	b.n	800a384 <__smakebuf_r+0xc>
 800a3bc:	4b0d      	ldr	r3, [pc, #52]	; (800a3f4 <__smakebuf_r+0x7c>)
 800a3be:	62b3      	str	r3, [r6, #40]	; 0x28
 800a3c0:	89a3      	ldrh	r3, [r4, #12]
 800a3c2:	6020      	str	r0, [r4, #0]
 800a3c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a3c8:	81a3      	strh	r3, [r4, #12]
 800a3ca:	9b00      	ldr	r3, [sp, #0]
 800a3cc:	6163      	str	r3, [r4, #20]
 800a3ce:	9b01      	ldr	r3, [sp, #4]
 800a3d0:	6120      	str	r0, [r4, #16]
 800a3d2:	b15b      	cbz	r3, 800a3ec <__smakebuf_r+0x74>
 800a3d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3d8:	4630      	mov	r0, r6
 800a3da:	f000 f8d1 	bl	800a580 <_isatty_r>
 800a3de:	b128      	cbz	r0, 800a3ec <__smakebuf_r+0x74>
 800a3e0:	89a3      	ldrh	r3, [r4, #12]
 800a3e2:	f023 0303 	bic.w	r3, r3, #3
 800a3e6:	f043 0301 	orr.w	r3, r3, #1
 800a3ea:	81a3      	strh	r3, [r4, #12]
 800a3ec:	89a0      	ldrh	r0, [r4, #12]
 800a3ee:	4305      	orrs	r5, r0
 800a3f0:	81a5      	strh	r5, [r4, #12]
 800a3f2:	e7cd      	b.n	800a390 <__smakebuf_r+0x18>
 800a3f4:	0800a189 	.word	0x0800a189

0800a3f8 <_malloc_usable_size_r>:
 800a3f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3fc:	1f18      	subs	r0, r3, #4
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	bfbc      	itt	lt
 800a402:	580b      	ldrlt	r3, [r1, r0]
 800a404:	18c0      	addlt	r0, r0, r3
 800a406:	4770      	bx	lr

0800a408 <_raise_r>:
 800a408:	291f      	cmp	r1, #31
 800a40a:	b538      	push	{r3, r4, r5, lr}
 800a40c:	4604      	mov	r4, r0
 800a40e:	460d      	mov	r5, r1
 800a410:	d904      	bls.n	800a41c <_raise_r+0x14>
 800a412:	2316      	movs	r3, #22
 800a414:	6003      	str	r3, [r0, #0]
 800a416:	f04f 30ff 	mov.w	r0, #4294967295
 800a41a:	bd38      	pop	{r3, r4, r5, pc}
 800a41c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a41e:	b112      	cbz	r2, 800a426 <_raise_r+0x1e>
 800a420:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a424:	b94b      	cbnz	r3, 800a43a <_raise_r+0x32>
 800a426:	4620      	mov	r0, r4
 800a428:	f000 f830 	bl	800a48c <_getpid_r>
 800a42c:	462a      	mov	r2, r5
 800a42e:	4601      	mov	r1, r0
 800a430:	4620      	mov	r0, r4
 800a432:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a436:	f000 b817 	b.w	800a468 <_kill_r>
 800a43a:	2b01      	cmp	r3, #1
 800a43c:	d00a      	beq.n	800a454 <_raise_r+0x4c>
 800a43e:	1c59      	adds	r1, r3, #1
 800a440:	d103      	bne.n	800a44a <_raise_r+0x42>
 800a442:	2316      	movs	r3, #22
 800a444:	6003      	str	r3, [r0, #0]
 800a446:	2001      	movs	r0, #1
 800a448:	e7e7      	b.n	800a41a <_raise_r+0x12>
 800a44a:	2400      	movs	r4, #0
 800a44c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a450:	4628      	mov	r0, r5
 800a452:	4798      	blx	r3
 800a454:	2000      	movs	r0, #0
 800a456:	e7e0      	b.n	800a41a <_raise_r+0x12>

0800a458 <raise>:
 800a458:	4b02      	ldr	r3, [pc, #8]	; (800a464 <raise+0xc>)
 800a45a:	4601      	mov	r1, r0
 800a45c:	6818      	ldr	r0, [r3, #0]
 800a45e:	f7ff bfd3 	b.w	800a408 <_raise_r>
 800a462:	bf00      	nop
 800a464:	20000024 	.word	0x20000024

0800a468 <_kill_r>:
 800a468:	b538      	push	{r3, r4, r5, lr}
 800a46a:	4d07      	ldr	r5, [pc, #28]	; (800a488 <_kill_r+0x20>)
 800a46c:	2300      	movs	r3, #0
 800a46e:	4604      	mov	r4, r0
 800a470:	4608      	mov	r0, r1
 800a472:	4611      	mov	r1, r2
 800a474:	602b      	str	r3, [r5, #0]
 800a476:	f7f7 fd8f 	bl	8001f98 <_kill>
 800a47a:	1c43      	adds	r3, r0, #1
 800a47c:	d102      	bne.n	800a484 <_kill_r+0x1c>
 800a47e:	682b      	ldr	r3, [r5, #0]
 800a480:	b103      	cbz	r3, 800a484 <_kill_r+0x1c>
 800a482:	6023      	str	r3, [r4, #0]
 800a484:	bd38      	pop	{r3, r4, r5, pc}
 800a486:	bf00      	nop
 800a488:	20000930 	.word	0x20000930

0800a48c <_getpid_r>:
 800a48c:	f7f7 bd7c 	b.w	8001f88 <_getpid>

0800a490 <__sread>:
 800a490:	b510      	push	{r4, lr}
 800a492:	460c      	mov	r4, r1
 800a494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a498:	f000 f894 	bl	800a5c4 <_read_r>
 800a49c:	2800      	cmp	r0, #0
 800a49e:	bfab      	itete	ge
 800a4a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a4a2:	89a3      	ldrhlt	r3, [r4, #12]
 800a4a4:	181b      	addge	r3, r3, r0
 800a4a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a4aa:	bfac      	ite	ge
 800a4ac:	6563      	strge	r3, [r4, #84]	; 0x54
 800a4ae:	81a3      	strhlt	r3, [r4, #12]
 800a4b0:	bd10      	pop	{r4, pc}

0800a4b2 <__swrite>:
 800a4b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4b6:	461f      	mov	r7, r3
 800a4b8:	898b      	ldrh	r3, [r1, #12]
 800a4ba:	05db      	lsls	r3, r3, #23
 800a4bc:	4605      	mov	r5, r0
 800a4be:	460c      	mov	r4, r1
 800a4c0:	4616      	mov	r6, r2
 800a4c2:	d505      	bpl.n	800a4d0 <__swrite+0x1e>
 800a4c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4c8:	2302      	movs	r3, #2
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	f000 f868 	bl	800a5a0 <_lseek_r>
 800a4d0:	89a3      	ldrh	r3, [r4, #12]
 800a4d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a4da:	81a3      	strh	r3, [r4, #12]
 800a4dc:	4632      	mov	r2, r6
 800a4de:	463b      	mov	r3, r7
 800a4e0:	4628      	mov	r0, r5
 800a4e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a4e6:	f000 b817 	b.w	800a518 <_write_r>

0800a4ea <__sseek>:
 800a4ea:	b510      	push	{r4, lr}
 800a4ec:	460c      	mov	r4, r1
 800a4ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4f2:	f000 f855 	bl	800a5a0 <_lseek_r>
 800a4f6:	1c43      	adds	r3, r0, #1
 800a4f8:	89a3      	ldrh	r3, [r4, #12]
 800a4fa:	bf15      	itete	ne
 800a4fc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a4fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a502:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a506:	81a3      	strheq	r3, [r4, #12]
 800a508:	bf18      	it	ne
 800a50a:	81a3      	strhne	r3, [r4, #12]
 800a50c:	bd10      	pop	{r4, pc}

0800a50e <__sclose>:
 800a50e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a512:	f000 b813 	b.w	800a53c <_close_r>
	...

0800a518 <_write_r>:
 800a518:	b538      	push	{r3, r4, r5, lr}
 800a51a:	4d07      	ldr	r5, [pc, #28]	; (800a538 <_write_r+0x20>)
 800a51c:	4604      	mov	r4, r0
 800a51e:	4608      	mov	r0, r1
 800a520:	4611      	mov	r1, r2
 800a522:	2200      	movs	r2, #0
 800a524:	602a      	str	r2, [r5, #0]
 800a526:	461a      	mov	r2, r3
 800a528:	f7f7 fd6d 	bl	8002006 <_write>
 800a52c:	1c43      	adds	r3, r0, #1
 800a52e:	d102      	bne.n	800a536 <_write_r+0x1e>
 800a530:	682b      	ldr	r3, [r5, #0]
 800a532:	b103      	cbz	r3, 800a536 <_write_r+0x1e>
 800a534:	6023      	str	r3, [r4, #0]
 800a536:	bd38      	pop	{r3, r4, r5, pc}
 800a538:	20000930 	.word	0x20000930

0800a53c <_close_r>:
 800a53c:	b538      	push	{r3, r4, r5, lr}
 800a53e:	4d06      	ldr	r5, [pc, #24]	; (800a558 <_close_r+0x1c>)
 800a540:	2300      	movs	r3, #0
 800a542:	4604      	mov	r4, r0
 800a544:	4608      	mov	r0, r1
 800a546:	602b      	str	r3, [r5, #0]
 800a548:	f7f7 fd79 	bl	800203e <_close>
 800a54c:	1c43      	adds	r3, r0, #1
 800a54e:	d102      	bne.n	800a556 <_close_r+0x1a>
 800a550:	682b      	ldr	r3, [r5, #0]
 800a552:	b103      	cbz	r3, 800a556 <_close_r+0x1a>
 800a554:	6023      	str	r3, [r4, #0]
 800a556:	bd38      	pop	{r3, r4, r5, pc}
 800a558:	20000930 	.word	0x20000930

0800a55c <_fstat_r>:
 800a55c:	b538      	push	{r3, r4, r5, lr}
 800a55e:	4d07      	ldr	r5, [pc, #28]	; (800a57c <_fstat_r+0x20>)
 800a560:	2300      	movs	r3, #0
 800a562:	4604      	mov	r4, r0
 800a564:	4608      	mov	r0, r1
 800a566:	4611      	mov	r1, r2
 800a568:	602b      	str	r3, [r5, #0]
 800a56a:	f7f7 fd74 	bl	8002056 <_fstat>
 800a56e:	1c43      	adds	r3, r0, #1
 800a570:	d102      	bne.n	800a578 <_fstat_r+0x1c>
 800a572:	682b      	ldr	r3, [r5, #0]
 800a574:	b103      	cbz	r3, 800a578 <_fstat_r+0x1c>
 800a576:	6023      	str	r3, [r4, #0]
 800a578:	bd38      	pop	{r3, r4, r5, pc}
 800a57a:	bf00      	nop
 800a57c:	20000930 	.word	0x20000930

0800a580 <_isatty_r>:
 800a580:	b538      	push	{r3, r4, r5, lr}
 800a582:	4d06      	ldr	r5, [pc, #24]	; (800a59c <_isatty_r+0x1c>)
 800a584:	2300      	movs	r3, #0
 800a586:	4604      	mov	r4, r0
 800a588:	4608      	mov	r0, r1
 800a58a:	602b      	str	r3, [r5, #0]
 800a58c:	f7f7 fd73 	bl	8002076 <_isatty>
 800a590:	1c43      	adds	r3, r0, #1
 800a592:	d102      	bne.n	800a59a <_isatty_r+0x1a>
 800a594:	682b      	ldr	r3, [r5, #0]
 800a596:	b103      	cbz	r3, 800a59a <_isatty_r+0x1a>
 800a598:	6023      	str	r3, [r4, #0]
 800a59a:	bd38      	pop	{r3, r4, r5, pc}
 800a59c:	20000930 	.word	0x20000930

0800a5a0 <_lseek_r>:
 800a5a0:	b538      	push	{r3, r4, r5, lr}
 800a5a2:	4d07      	ldr	r5, [pc, #28]	; (800a5c0 <_lseek_r+0x20>)
 800a5a4:	4604      	mov	r4, r0
 800a5a6:	4608      	mov	r0, r1
 800a5a8:	4611      	mov	r1, r2
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	602a      	str	r2, [r5, #0]
 800a5ae:	461a      	mov	r2, r3
 800a5b0:	f7f7 fd6c 	bl	800208c <_lseek>
 800a5b4:	1c43      	adds	r3, r0, #1
 800a5b6:	d102      	bne.n	800a5be <_lseek_r+0x1e>
 800a5b8:	682b      	ldr	r3, [r5, #0]
 800a5ba:	b103      	cbz	r3, 800a5be <_lseek_r+0x1e>
 800a5bc:	6023      	str	r3, [r4, #0]
 800a5be:	bd38      	pop	{r3, r4, r5, pc}
 800a5c0:	20000930 	.word	0x20000930

0800a5c4 <_read_r>:
 800a5c4:	b538      	push	{r3, r4, r5, lr}
 800a5c6:	4d07      	ldr	r5, [pc, #28]	; (800a5e4 <_read_r+0x20>)
 800a5c8:	4604      	mov	r4, r0
 800a5ca:	4608      	mov	r0, r1
 800a5cc:	4611      	mov	r1, r2
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	602a      	str	r2, [r5, #0]
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	f7f7 fcfa 	bl	8001fcc <_read>
 800a5d8:	1c43      	adds	r3, r0, #1
 800a5da:	d102      	bne.n	800a5e2 <_read_r+0x1e>
 800a5dc:	682b      	ldr	r3, [r5, #0]
 800a5de:	b103      	cbz	r3, 800a5e2 <_read_r+0x1e>
 800a5e0:	6023      	str	r3, [r4, #0]
 800a5e2:	bd38      	pop	{r3, r4, r5, pc}
 800a5e4:	20000930 	.word	0x20000930

0800a5e8 <_init>:
 800a5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ea:	bf00      	nop
 800a5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5ee:	bc08      	pop	{r3}
 800a5f0:	469e      	mov	lr, r3
 800a5f2:	4770      	bx	lr

0800a5f4 <_fini>:
 800a5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5f6:	bf00      	nop
 800a5f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5fa:	bc08      	pop	{r3}
 800a5fc:	469e      	mov	lr, r3
 800a5fe:	4770      	bx	lr
