#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b57960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b57af0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b62380 .functor NOT 1, L_0x1b8c7b0, C4<0>, C4<0>, C4<0>;
L_0x1b8c510 .functor XOR 1, L_0x1b8c3b0, L_0x1b8c470, C4<0>, C4<0>;
L_0x1b8c6a0 .functor XOR 1, L_0x1b8c510, L_0x1b8c5d0, C4<0>, C4<0>;
v0x1b88b30_0 .net *"_ivl_10", 0 0, L_0x1b8c5d0;  1 drivers
v0x1b88c30_0 .net *"_ivl_12", 0 0, L_0x1b8c6a0;  1 drivers
v0x1b88d10_0 .net *"_ivl_2", 0 0, L_0x1b8a9a0;  1 drivers
v0x1b88dd0_0 .net *"_ivl_4", 0 0, L_0x1b8c3b0;  1 drivers
v0x1b88eb0_0 .net *"_ivl_6", 0 0, L_0x1b8c470;  1 drivers
v0x1b88fe0_0 .net *"_ivl_8", 0 0, L_0x1b8c510;  1 drivers
v0x1b890c0_0 .net "a", 0 0, v0x1b859f0_0;  1 drivers
v0x1b89160_0 .net "b", 0 0, v0x1b85a90_0;  1 drivers
v0x1b89200_0 .net "c", 0 0, v0x1b85b30_0;  1 drivers
v0x1b892a0_0 .var "clk", 0 0;
v0x1b89340_0 .net "d", 0 0, v0x1b85c70_0;  1 drivers
v0x1b893e0_0 .net "q_dut", 0 0, L_0x1b8c250;  1 drivers
v0x1b89480_0 .net "q_ref", 0 0, L_0x1b43ea0;  1 drivers
v0x1b89520_0 .var/2u "stats1", 159 0;
v0x1b895c0_0 .var/2u "strobe", 0 0;
v0x1b89660_0 .net "tb_match", 0 0, L_0x1b8c7b0;  1 drivers
v0x1b89720_0 .net "tb_mismatch", 0 0, L_0x1b62380;  1 drivers
v0x1b897e0_0 .net "wavedrom_enable", 0 0, v0x1b85d60_0;  1 drivers
v0x1b89880_0 .net "wavedrom_title", 511 0, v0x1b85e00_0;  1 drivers
L_0x1b8a9a0 .concat [ 1 0 0 0], L_0x1b43ea0;
L_0x1b8c3b0 .concat [ 1 0 0 0], L_0x1b43ea0;
L_0x1b8c470 .concat [ 1 0 0 0], L_0x1b8c250;
L_0x1b8c5d0 .concat [ 1 0 0 0], L_0x1b43ea0;
L_0x1b8c7b0 .cmp/eeq 1, L_0x1b8a9a0, L_0x1b8c6a0;
S_0x1b57c80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b57af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b43ea0 .functor OR 1, v0x1b85b30_0, v0x1b85a90_0, C4<0>, C4<0>;
v0x1b625f0_0 .net "a", 0 0, v0x1b859f0_0;  alias, 1 drivers
v0x1b62690_0 .net "b", 0 0, v0x1b85a90_0;  alias, 1 drivers
v0x1b43ff0_0 .net "c", 0 0, v0x1b85b30_0;  alias, 1 drivers
v0x1b44090_0 .net "d", 0 0, v0x1b85c70_0;  alias, 1 drivers
v0x1b84ff0_0 .net "q", 0 0, L_0x1b43ea0;  alias, 1 drivers
S_0x1b851a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b57af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b859f0_0 .var "a", 0 0;
v0x1b85a90_0 .var "b", 0 0;
v0x1b85b30_0 .var "c", 0 0;
v0x1b85bd0_0 .net "clk", 0 0, v0x1b892a0_0;  1 drivers
v0x1b85c70_0 .var "d", 0 0;
v0x1b85d60_0 .var "wavedrom_enable", 0 0;
v0x1b85e00_0 .var "wavedrom_title", 511 0;
E_0x1b52ac0/0 .event negedge, v0x1b85bd0_0;
E_0x1b52ac0/1 .event posedge, v0x1b85bd0_0;
E_0x1b52ac0 .event/or E_0x1b52ac0/0, E_0x1b52ac0/1;
E_0x1b52d10 .event posedge, v0x1b85bd0_0;
E_0x1b3c9f0 .event negedge, v0x1b85bd0_0;
S_0x1b854f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b851a0;
 .timescale -12 -12;
v0x1b856f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b857f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b851a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b85f60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b57af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b583e0 .functor NOT 1, v0x1b859f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b623f0 .functor NOT 1, v0x1b85a90_0, C4<0>, C4<0>, C4<0>;
L_0x1b89b30 .functor AND 1, L_0x1b583e0, L_0x1b623f0, C4<1>, C4<1>;
L_0x1b89bd0 .functor NOT 1, v0x1b85b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b89c70 .functor AND 1, L_0x1b89b30, L_0x1b89bd0, C4<1>, C4<1>;
L_0x1b89d30 .functor AND 1, L_0x1b89c70, v0x1b85c70_0, C4<1>, C4<1>;
L_0x1b89ec0 .functor NOT 1, v0x1b859f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b89f30 .functor NOT 1, v0x1b85a90_0, C4<0>, C4<0>, C4<0>;
L_0x1b89ff0 .functor AND 1, L_0x1b89ec0, L_0x1b89f30, C4<1>, C4<1>;
L_0x1b8a0b0 .functor AND 1, L_0x1b89ff0, v0x1b85b30_0, C4<1>, C4<1>;
L_0x1b8a1d0 .functor OR 1, L_0x1b89d30, L_0x1b8a0b0, C4<0>, C4<0>;
L_0x1b8a290 .functor NOT 1, v0x1b859f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8a370 .functor AND 1, L_0x1b8a290, v0x1b85a90_0, C4<1>, C4<1>;
L_0x1b8a430 .functor NOT 1, v0x1b85b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b8a300 .functor AND 1, L_0x1b8a370, L_0x1b8a430, C4<1>, C4<1>;
L_0x1b8a5c0 .functor OR 1, L_0x1b8a1d0, L_0x1b8a300, C4<0>, C4<0>;
L_0x1b8a760 .functor NOT 1, v0x1b859f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8a7d0 .functor AND 1, L_0x1b8a760, v0x1b85a90_0, C4<1>, C4<1>;
L_0x1b8aa40 .functor AND 1, L_0x1b8a7d0, v0x1b85b30_0, C4<1>, C4<1>;
L_0x1b8ac10 .functor OR 1, L_0x1b8a5c0, L_0x1b8aa40, C4<0>, C4<0>;
L_0x1b8add0 .functor NOT 1, v0x1b85a90_0, C4<0>, C4<0>, C4<0>;
L_0x1b8ae40 .functor AND 1, v0x1b859f0_0, L_0x1b8add0, C4<1>, C4<1>;
L_0x1b8b0d0 .functor NOT 1, v0x1b85b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b8b140 .functor AND 1, L_0x1b8ae40, L_0x1b8b0d0, C4<1>, C4<1>;
L_0x1b8b320 .functor AND 1, L_0x1b8b140, v0x1b85c70_0, C4<1>, C4<1>;
L_0x1b8b3e0 .functor OR 1, L_0x1b8ac10, L_0x1b8b320, C4<0>, C4<0>;
L_0x1b8b5d0 .functor NOT 1, v0x1b85a90_0, C4<0>, C4<0>, C4<0>;
L_0x1b8b640 .functor AND 1, v0x1b859f0_0, L_0x1b8b5d0, C4<1>, C4<1>;
L_0x1b8b7f0 .functor AND 1, L_0x1b8b640, v0x1b85b30_0, C4<1>, C4<1>;
L_0x1b8b8b0 .functor OR 1, L_0x1b8b3e0, L_0x1b8b7f0, C4<0>, C4<0>;
L_0x1b8bac0 .functor AND 1, v0x1b859f0_0, v0x1b85a90_0, C4<1>, C4<1>;
L_0x1b8bb30 .functor AND 1, L_0x1b8bac0, v0x1b85b30_0, C4<1>, C4<1>;
L_0x1b8bd00 .functor OR 1, L_0x1b8b8b0, L_0x1b8bb30, C4<0>, C4<0>;
L_0x1b8be10 .functor AND 1, v0x1b859f0_0, v0x1b85a90_0, C4<1>, C4<1>;
L_0x1b8bfa0 .functor NOT 1, v0x1b85b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b8c010 .functor AND 1, L_0x1b8be10, L_0x1b8bfa0, C4<1>, C4<1>;
L_0x1b8c250 .functor OR 1, L_0x1b8bd00, L_0x1b8c010, C4<0>, C4<0>;
v0x1b86250_0 .net *"_ivl_0", 0 0, L_0x1b583e0;  1 drivers
v0x1b86330_0 .net *"_ivl_10", 0 0, L_0x1b89d30;  1 drivers
v0x1b86410_0 .net *"_ivl_12", 0 0, L_0x1b89ec0;  1 drivers
v0x1b86500_0 .net *"_ivl_14", 0 0, L_0x1b89f30;  1 drivers
v0x1b865e0_0 .net *"_ivl_16", 0 0, L_0x1b89ff0;  1 drivers
v0x1b86710_0 .net *"_ivl_18", 0 0, L_0x1b8a0b0;  1 drivers
v0x1b867f0_0 .net *"_ivl_2", 0 0, L_0x1b623f0;  1 drivers
v0x1b868d0_0 .net *"_ivl_20", 0 0, L_0x1b8a1d0;  1 drivers
v0x1b869b0_0 .net *"_ivl_22", 0 0, L_0x1b8a290;  1 drivers
v0x1b86a90_0 .net *"_ivl_24", 0 0, L_0x1b8a370;  1 drivers
v0x1b86b70_0 .net *"_ivl_26", 0 0, L_0x1b8a430;  1 drivers
v0x1b86c50_0 .net *"_ivl_28", 0 0, L_0x1b8a300;  1 drivers
v0x1b86d30_0 .net *"_ivl_30", 0 0, L_0x1b8a5c0;  1 drivers
v0x1b86e10_0 .net *"_ivl_32", 0 0, L_0x1b8a760;  1 drivers
v0x1b86ef0_0 .net *"_ivl_34", 0 0, L_0x1b8a7d0;  1 drivers
v0x1b86fd0_0 .net *"_ivl_36", 0 0, L_0x1b8aa40;  1 drivers
v0x1b870b0_0 .net *"_ivl_38", 0 0, L_0x1b8ac10;  1 drivers
v0x1b87190_0 .net *"_ivl_4", 0 0, L_0x1b89b30;  1 drivers
v0x1b87270_0 .net *"_ivl_40", 0 0, L_0x1b8add0;  1 drivers
v0x1b87350_0 .net *"_ivl_42", 0 0, L_0x1b8ae40;  1 drivers
v0x1b87430_0 .net *"_ivl_44", 0 0, L_0x1b8b0d0;  1 drivers
v0x1b87510_0 .net *"_ivl_46", 0 0, L_0x1b8b140;  1 drivers
v0x1b875f0_0 .net *"_ivl_48", 0 0, L_0x1b8b320;  1 drivers
v0x1b876d0_0 .net *"_ivl_50", 0 0, L_0x1b8b3e0;  1 drivers
v0x1b877b0_0 .net *"_ivl_52", 0 0, L_0x1b8b5d0;  1 drivers
v0x1b87890_0 .net *"_ivl_54", 0 0, L_0x1b8b640;  1 drivers
v0x1b87970_0 .net *"_ivl_56", 0 0, L_0x1b8b7f0;  1 drivers
v0x1b87a50_0 .net *"_ivl_58", 0 0, L_0x1b8b8b0;  1 drivers
v0x1b87b30_0 .net *"_ivl_6", 0 0, L_0x1b89bd0;  1 drivers
v0x1b87c10_0 .net *"_ivl_60", 0 0, L_0x1b8bac0;  1 drivers
v0x1b87cf0_0 .net *"_ivl_62", 0 0, L_0x1b8bb30;  1 drivers
v0x1b87dd0_0 .net *"_ivl_64", 0 0, L_0x1b8bd00;  1 drivers
v0x1b87eb0_0 .net *"_ivl_66", 0 0, L_0x1b8be10;  1 drivers
v0x1b881a0_0 .net *"_ivl_68", 0 0, L_0x1b8bfa0;  1 drivers
v0x1b88280_0 .net *"_ivl_70", 0 0, L_0x1b8c010;  1 drivers
v0x1b88360_0 .net *"_ivl_8", 0 0, L_0x1b89c70;  1 drivers
v0x1b88440_0 .net "a", 0 0, v0x1b859f0_0;  alias, 1 drivers
v0x1b884e0_0 .net "b", 0 0, v0x1b85a90_0;  alias, 1 drivers
v0x1b885d0_0 .net "c", 0 0, v0x1b85b30_0;  alias, 1 drivers
v0x1b886c0_0 .net "d", 0 0, v0x1b85c70_0;  alias, 1 drivers
v0x1b887b0_0 .net "q", 0 0, L_0x1b8c250;  alias, 1 drivers
S_0x1b88910 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b57af0;
 .timescale -12 -12;
E_0x1b52860 .event anyedge, v0x1b895c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b895c0_0;
    %nor/r;
    %assign/vec4 v0x1b895c0_0, 0;
    %wait E_0x1b52860;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b851a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a90_0, 0;
    %assign/vec4 v0x1b859f0_0, 0;
    %wait E_0x1b3c9f0;
    %wait E_0x1b52d10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a90_0, 0;
    %assign/vec4 v0x1b859f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b52ac0;
    %load/vec4 v0x1b859f0_0;
    %load/vec4 v0x1b85a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b85b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b85c70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a90_0, 0;
    %assign/vec4 v0x1b859f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b857f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b52ac0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a90_0, 0;
    %assign/vec4 v0x1b859f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b57af0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b892a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b895c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b57af0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b892a0_0;
    %inv;
    %store/vec4 v0x1b892a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b57af0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b85bd0_0, v0x1b89720_0, v0x1b890c0_0, v0x1b89160_0, v0x1b89200_0, v0x1b89340_0, v0x1b89480_0, v0x1b893e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b57af0;
T_7 ;
    %load/vec4 v0x1b89520_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b89520_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b89520_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b89520_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b89520_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b89520_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b89520_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b57af0;
T_8 ;
    %wait E_0x1b52ac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b89520_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89520_0, 4, 32;
    %load/vec4 v0x1b89660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b89520_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89520_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b89520_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89520_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b89480_0;
    %load/vec4 v0x1b89480_0;
    %load/vec4 v0x1b893e0_0;
    %xor;
    %load/vec4 v0x1b89480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b89520_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89520_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b89520_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89520_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit4/iter2/response3/top_module.sv";
