
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_1 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (6 8)  (90 536)  (90 536)  routing T_2_33.span4_vert_9 <X> T_2_33.lc_trk_g1_1
 (7 8)  (91 536)  (91 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (92 536)  (92 536)  routing T_2_33.span4_vert_9 <X> T_2_33.lc_trk_g1_1
 (8 9)  (92 537)  (92 537)  routing T_2_33.span4_vert_9 <X> T_2_33.lc_trk_g1_1


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g0_4 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (4 5)  (142 533)  (142 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (5 5)  (143 533)  (143 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (7 5)  (145 533)  (145 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (142 540)  (142 540)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g1_4
 (5 13)  (143 541)  (143 541)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g1_4
 (7 13)  (145 541)  (145 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (11 0)  (213 528)  (213 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12
 (12 0)  (214 528)  (214 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (4 3)  (250 530)  (250 530)  routing T_5_33.span12_vert_18 <X> T_5_33.lc_trk_g0_2
 (6 3)  (252 530)  (252 530)  routing T_5_33.span12_vert_18 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_horz_r_0 <X> T_6_33.span4_horz_l_12


IO_Tile_10_33

 (12 0)  (526 528)  (526 528)  routing T_10_33.span4_vert_25 <X> T_10_33.span4_horz_l_12


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (16 9)  (658 537)  (658 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (13 7)  (743 534)  (743 534)  routing T_14_33.span4_vert_13 <X> T_14_33.span4_horz_r_2
 (14 7)  (744 534)  (744 534)  routing T_14_33.span4_vert_13 <X> T_14_33.span4_horz_r_2
 (16 8)  (712 536)  (712 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (731 537)  (731 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 9)  (712 537)  (712 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (713 537)  (713 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (4 2)  (832 531)  (832 531)  routing T_16_33.span4_horz_r_10 <X> T_16_33.lc_trk_g0_2
 (5 2)  (833 531)  (833 531)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (836 531)  (836 531)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g0_3
 (5 3)  (833 530)  (833 530)  routing T_16_33.span4_horz_r_10 <X> T_16_33.lc_trk_g0_2
 (7 3)  (835 530)  (835 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (8 3)  (836 530)  (836 530)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g0_3
 (6 4)  (834 532)  (834 532)  routing T_16_33.span12_vert_13 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (10 11)  (848 538)  (848 538)  routing T_16_33.lc_trk_g0_2 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (879 531)  (879 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (4 4)  (890 532)  (890 532)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g0_4
 (10 4)  (906 532)  (906 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (907 532)  (907 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g0_4 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (5 5)  (891 533)  (891 533)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g0_4
 (7 5)  (893 533)  (893 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (10 5)  (906 533)  (906 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (4 14)  (890 543)  (890 543)  routing T_17_33.span4_horz_r_14 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_14 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_18_33

 (11 0)  (961 528)  (961 528)  routing T_18_33.span4_horz_r_0 <X> T_18_33.span4_horz_l_12
 (14 7)  (964 534)  (964 534)  routing T_18_33.span4_horz_l_14 <X> T_18_33.span4_horz_r_2


IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (4 2)  (1052 531)  (1052 531)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g0_2
 (5 3)  (1053 530)  (1053 530)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (4 9)  (1052 537)  (1052 537)  routing T_20_33.span4_horz_r_0 <X> T_20_33.lc_trk_g1_0
 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_horz_r_0 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (10 11)  (1068 538)  (1068 538)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (11 0)  (1177 528)  (1177 528)  routing T_22_33.span4_horz_r_0 <X> T_22_33.span4_horz_l_12
 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (5 2)  (1161 531)  (1161 531)  routing T_22_33.span4_horz_r_3 <X> T_22_33.lc_trk_g0_3
 (7 2)  (1163 531)  (1163 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (1164 530)  (1164 530)  routing T_22_33.span4_horz_r_3 <X> T_22_33.lc_trk_g0_3
 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (14 6)  (1180 535)  (1180 535)  routing T_22_33.span4_horz_l_14 <X> T_22_33.span4_vert_13
 (14 7)  (1180 534)  (1180 534)  routing T_22_33.span4_horz_l_14 <X> T_22_33.span4_horz_r_2
 (16 9)  (1148 537)  (1148 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (1176 539)  (1176 539)  routing T_22_33.lc_trk_g1_5 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1177 539)  (1177 539)  routing T_22_33.lc_trk_g1_5 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1178 538)  (1178 538)  routing T_22_33.lc_trk_g0_3 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1162 540)  (1162 540)  routing T_22_33.span4_vert_13 <X> T_22_33.lc_trk_g1_5
 (7 12)  (1163 540)  (1163 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (1164 540)  (1164 540)  routing T_22_33.span4_vert_13 <X> T_22_33.lc_trk_g1_5
 (8 13)  (1164 541)  (1164 541)  routing T_22_33.span4_vert_13 <X> T_22_33.lc_trk_g1_5
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (12 0)  (1286 528)  (1286 528)  routing T_24_33.span4_vert_25 <X> T_24_33.span4_horz_l_12


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (10 4)  (1338 532)  (1338 532)  routing T_25_33.lc_trk_g1_6 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1339 532)  (1339 532)  routing T_25_33.lc_trk_g1_6 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (10 5)  (1338 533)  (1338 533)  routing T_25_33.lc_trk_g1_6 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 10)  (1323 539)  (1323 539)  routing T_25_33.span4_vert_35 <X> T_25_33.lc_trk_g1_3
 (6 10)  (1324 539)  (1324 539)  routing T_25_33.span4_vert_35 <X> T_25_33.lc_trk_g1_3
 (7 10)  (1325 539)  (1325 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_35 lc_trk_g1_3
 (8 10)  (1326 539)  (1326 539)  routing T_25_33.span4_vert_35 <X> T_25_33.lc_trk_g1_3
 (4 14)  (1322 543)  (1322 543)  routing T_25_33.span4_horz_r_14 <X> T_25_33.lc_trk_g1_6
 (5 15)  (1323 542)  (1323 542)  routing T_25_33.span4_horz_r_14 <X> T_25_33.lc_trk_g1_6
 (7 15)  (1325 542)  (1325 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_26_33

 (4 0)  (1364 528)  (1364 528)  routing T_26_33.span12_vert_0 <X> T_26_33.lc_trk_g0_0
 (11 0)  (1381 528)  (1381 528)  routing T_26_33.span4_vert_1 <X> T_26_33.span4_horz_l_12
 (12 0)  (1382 528)  (1382 528)  routing T_26_33.span4_vert_1 <X> T_26_33.span4_horz_l_12
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (4 1)  (1364 529)  (1364 529)  routing T_26_33.span12_vert_0 <X> T_26_33.lc_trk_g0_0
 (5 1)  (1365 529)  (1365 529)  routing T_26_33.span12_vert_0 <X> T_26_33.lc_trk_g0_0
 (7 1)  (1367 529)  (1367 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (6 2)  (1366 531)  (1366 531)  routing T_26_33.span12_vert_19 <X> T_26_33.lc_trk_g0_3
 (7 2)  (1367 531)  (1367 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (1371 530)  (1371 530)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (8 3)  (1368 530)  (1368 530)  routing T_26_33.span12_vert_19 <X> T_26_33.lc_trk_g0_3
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (10 5)  (1380 533)  (1380 533)  routing T_26_33.lc_trk_g0_3 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (14 7)  (1384 534)  (1384 534)  routing T_26_33.span4_horz_l_14 <X> T_26_33.span4_horz_r_2
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (11 12)  (1381 540)  (1381 540)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_l_15
 (12 12)  (1382 540)  (1382 540)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_l_15


IO_Tile_27_33

 (17 1)  (1407 529)  (1407 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (1425 530)  (1425 530)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (0 8)  (1533 536)  (1533 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (16 8)  (1514 536)  (1514 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (1514 537)  (1514 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 4)  (1581 532)  (1581 532)  routing T_30_33.span4_vert_21 <X> T_30_33.lc_trk_g0_5
 (6 4)  (1582 532)  (1582 532)  routing T_30_33.span4_vert_21 <X> T_30_33.lc_trk_g0_5
 (7 4)  (1583 532)  (1583 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (14 6)  (1600 535)  (1600 535)  routing T_30_33.span4_horz_l_14 <X> T_30_33.span4_vert_13
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g1_5 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_5 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_5 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1582 540)  (1582 540)  routing T_30_33.span4_vert_13 <X> T_30_33.lc_trk_g1_5
 (7 12)  (1583 540)  (1583 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (1584 540)  (1584 540)  routing T_30_33.span4_vert_13 <X> T_30_33.lc_trk_g1_5
 (8 13)  (1584 541)  (1584 541)  routing T_30_33.span4_vert_13 <X> T_30_33.lc_trk_g1_5
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


LogicTile_4_32

 (19 1)  (199 513)  (199 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_26_32

 (19 1)  (1367 513)  (1367 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (11 8)  (1359 520)  (1359 520)  routing T_26_32.sp4_v_t_40 <X> T_26_32.sp4_v_b_8
 (12 9)  (1360 521)  (1360 521)  routing T_26_32.sp4_v_t_40 <X> T_26_32.sp4_v_b_8


LogicTile_27_32

 (9 1)  (1411 513)  (1411 513)  routing T_27_32.sp4_v_t_40 <X> T_27_32.sp4_v_b_1
 (10 1)  (1412 513)  (1412 513)  routing T_27_32.sp4_v_t_40 <X> T_27_32.sp4_v_b_1


LogicTile_10_31

 (9 3)  (501 499)  (501 499)  routing T_10_31.sp4_v_b_1 <X> T_10_31.sp4_v_t_36


LogicTile_14_31

 (3 0)  (711 496)  (711 496)  routing T_14_31.sp12_v_t_23 <X> T_14_31.sp12_v_b_0


LogicTile_17_31

 (3 0)  (877 496)  (877 496)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_v_b_0
 (3 1)  (877 497)  (877 497)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_v_b_0


LogicTile_24_31

 (8 3)  (1260 499)  (1260 499)  routing T_24_31.sp4_v_b_10 <X> T_24_31.sp4_v_t_36
 (10 3)  (1262 499)  (1262 499)  routing T_24_31.sp4_v_b_10 <X> T_24_31.sp4_v_t_36


RAM_Tile_25_31

 (11 14)  (1317 510)  (1317 510)  routing T_25_31.sp4_v_b_8 <X> T_25_31.sp4_v_t_46
 (12 15)  (1318 511)  (1318 511)  routing T_25_31.sp4_v_b_8 <X> T_25_31.sp4_v_t_46


LogicTile_29_31

 (3 0)  (1513 496)  (1513 496)  routing T_29_31.sp12_v_t_23 <X> T_29_31.sp12_v_b_0
 (3 2)  (1513 498)  (1513 498)  routing T_29_31.sp12_v_t_23 <X> T_29_31.sp12_h_l_23


IO_Tile_0_30

 (4 0)  (13 480)  (13 480)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (4 1)  (13 481)  (13 481)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (6 1)  (11 481)  (11 481)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (7 1)  (10 481)  (10 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0



LogicTile_4_30

 (11 11)  (191 491)  (191 491)  routing T_4_30.sp4_h_r_8 <X> T_4_30.sp4_h_l_45


LogicTile_5_30

 (3 14)  (237 494)  (237 494)  routing T_5_30.sp12_v_b_1 <X> T_5_30.sp12_v_t_22


RAM_Tile_8_30

 (12 10)  (408 490)  (408 490)  routing T_8_30.sp4_v_b_8 <X> T_8_30.sp4_h_l_45


LogicTile_14_30

 (4 2)  (712 482)  (712 482)  routing T_14_30.sp4_v_b_0 <X> T_14_30.sp4_v_t_37
 (3 4)  (711 484)  (711 484)  routing T_14_30.sp12_v_b_0 <X> T_14_30.sp12_h_r_0
 (3 5)  (711 485)  (711 485)  routing T_14_30.sp12_v_b_0 <X> T_14_30.sp12_h_r_0


LogicTile_19_30

 (5 12)  (987 492)  (987 492)  routing T_19_30.sp4_v_b_3 <X> T_19_30.sp4_h_r_9
 (12 12)  (994 492)  (994 492)  routing T_19_30.sp4_v_b_5 <X> T_19_30.sp4_h_r_11
 (4 13)  (986 493)  (986 493)  routing T_19_30.sp4_v_b_3 <X> T_19_30.sp4_h_r_9
 (6 13)  (988 493)  (988 493)  routing T_19_30.sp4_v_b_3 <X> T_19_30.sp4_h_r_9
 (11 13)  (993 493)  (993 493)  routing T_19_30.sp4_v_b_5 <X> T_19_30.sp4_h_r_11
 (13 13)  (995 493)  (995 493)  routing T_19_30.sp4_v_b_5 <X> T_19_30.sp4_h_r_11


LogicTile_22_30

 (5 8)  (1149 488)  (1149 488)  routing T_22_30.sp4_v_b_0 <X> T_22_30.sp4_h_r_6
 (4 9)  (1148 489)  (1148 489)  routing T_22_30.sp4_v_b_0 <X> T_22_30.sp4_h_r_6
 (6 9)  (1150 489)  (1150 489)  routing T_22_30.sp4_v_b_0 <X> T_22_30.sp4_h_r_6


LogicTile_23_30

 (5 0)  (1203 480)  (1203 480)  routing T_23_30.sp4_h_l_44 <X> T_23_30.sp4_h_r_0
 (4 1)  (1202 481)  (1202 481)  routing T_23_30.sp4_h_l_44 <X> T_23_30.sp4_h_r_0
 (8 8)  (1206 488)  (1206 488)  routing T_23_30.sp4_h_l_46 <X> T_23_30.sp4_h_r_7
 (10 8)  (1208 488)  (1208 488)  routing T_23_30.sp4_h_l_46 <X> T_23_30.sp4_h_r_7


RAM_Tile_25_30

 (3 0)  (1309 480)  (1309 480)  routing T_25_30.sp12_h_r_0 <X> T_25_30.sp12_v_b_0
 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (1327 480)  (1327 480)  routing T_25_30.sp4_v_b_3 <X> T_25_30.lc_trk_g0_3
 (22 0)  (1328 480)  (1328 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 480)  (1329 480)  routing T_25_30.sp4_v_b_3 <X> T_25_30.lc_trk_g0_3
 (26 0)  (1332 480)  (1332 480)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.input0_0
 (3 1)  (1309 481)  (1309 481)  routing T_25_30.sp12_h_r_0 <X> T_25_30.sp12_v_b_0
 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (27 1)  (1333 481)  (1333 481)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.input0_0
 (28 1)  (1334 481)  (1334 481)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.input0_0
 (29 1)  (1335 481)  (1335 481)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 482)  (1325 482)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (26 2)  (1332 482)  (1332 482)  routing T_25_30.lc_trk_g1_6 <X> T_25_30.input0_1
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (1332 483)  (1332 483)  routing T_25_30.lc_trk_g1_6 <X> T_25_30.input0_1
 (27 3)  (1333 483)  (1333 483)  routing T_25_30.lc_trk_g1_6 <X> T_25_30.input0_1
 (29 3)  (1335 483)  (1335 483)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (0 4)  (1306 484)  (1306 484)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (0 5)  (1306 485)  (1306 485)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (14 5)  (1320 485)  (1320 485)  routing T_25_30.sp4_r_v_b_24 <X> T_25_30.lc_trk_g1_0
 (17 5)  (1323 485)  (1323 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (1333 485)  (1333 485)  routing T_25_30.lc_trk_g3_1 <X> T_25_30.input0_2
 (28 5)  (1334 485)  (1334 485)  routing T_25_30.lc_trk_g3_1 <X> T_25_30.input0_2
 (29 5)  (1335 485)  (1335 485)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (22 6)  (1328 486)  (1328 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 486)  (1329 486)  routing T_25_30.sp4_v_t_10 <X> T_25_30.lc_trk_g1_7
 (24 6)  (1330 486)  (1330 486)  routing T_25_30.sp4_v_t_10 <X> T_25_30.lc_trk_g1_7
 (25 6)  (1331 486)  (1331 486)  routing T_25_30.sp4_v_b_6 <X> T_25_30.lc_trk_g1_6
 (22 7)  (1328 487)  (1328 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1329 487)  (1329 487)  routing T_25_30.sp4_v_b_6 <X> T_25_30.lc_trk_g1_6
 (27 7)  (1333 487)  (1333 487)  routing T_25_30.lc_trk_g1_0 <X> T_25_30.input0_3
 (29 7)  (1335 487)  (1335 487)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (17 8)  (1323 488)  (1323 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1327 488)  (1327 488)  routing T_25_30.sp4_v_t_14 <X> T_25_30.lc_trk_g2_3
 (22 8)  (1328 488)  (1328 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1329 488)  (1329 488)  routing T_25_30.sp4_v_t_14 <X> T_25_30.lc_trk_g2_3
 (27 8)  (1333 488)  (1333 488)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (28 8)  (1334 488)  (1334 488)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 488)  (1336 488)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (37 8)  (1343 488)  (1343 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (14 9)  (1320 489)  (1320 489)  routing T_25_30.sp4_h_l_13 <X> T_25_30.lc_trk_g2_0
 (15 9)  (1321 489)  (1321 489)  routing T_25_30.sp4_h_l_13 <X> T_25_30.lc_trk_g2_0
 (16 9)  (1322 489)  (1322 489)  routing T_25_30.sp4_h_l_13 <X> T_25_30.lc_trk_g2_0
 (17 9)  (1323 489)  (1323 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_13 lc_trk_g2_0
 (18 9)  (1324 489)  (1324 489)  routing T_25_30.sp4_r_v_b_33 <X> T_25_30.lc_trk_g2_1
 (28 9)  (1334 489)  (1334 489)  routing T_25_30.lc_trk_g2_0 <X> T_25_30.input0_4
 (29 9)  (1335 489)  (1335 489)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (30 9)  (1336 489)  (1336 489)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (16 10)  (1322 490)  (1322 490)  routing T_25_30.sp4_v_b_29 <X> T_25_30.lc_trk_g2_5
 (17 10)  (1323 490)  (1323 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (1324 490)  (1324 490)  routing T_25_30.sp4_v_b_29 <X> T_25_30.lc_trk_g2_5
 (35 10)  (1341 490)  (1341 490)  routing T_25_30.lc_trk_g2_5 <X> T_25_30.input2_5
 (17 11)  (1323 491)  (1323 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (1332 491)  (1332 491)  routing T_25_30.lc_trk_g2_3 <X> T_25_30.input0_5
 (28 11)  (1334 491)  (1334 491)  routing T_25_30.lc_trk_g2_3 <X> T_25_30.input0_5
 (29 11)  (1335 491)  (1335 491)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 491)  (1338 491)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 491)  (1339 491)  routing T_25_30.lc_trk_g2_5 <X> T_25_30.input2_5
 (16 12)  (1322 492)  (1322 492)  routing T_25_30.sp12_v_b_9 <X> T_25_30.lc_trk_g3_1
 (17 12)  (1323 492)  (1323 492)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (21 12)  (1327 492)  (1327 492)  routing T_25_30.sp4_h_l_30 <X> T_25_30.lc_trk_g3_3
 (22 12)  (1328 492)  (1328 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1329 492)  (1329 492)  routing T_25_30.sp4_h_l_30 <X> T_25_30.lc_trk_g3_3
 (24 12)  (1330 492)  (1330 492)  routing T_25_30.sp4_h_l_30 <X> T_25_30.lc_trk_g3_3
 (26 12)  (1332 492)  (1332 492)  routing T_25_30.lc_trk_g1_7 <X> T_25_30.input0_6
 (35 12)  (1341 492)  (1341 492)  routing T_25_30.lc_trk_g3_7 <X> T_25_30.input2_6
 (5 13)  (1311 493)  (1311 493)  routing T_25_30.sp4_h_r_9 <X> T_25_30.sp4_v_b_9
 (21 13)  (1327 493)  (1327 493)  routing T_25_30.sp4_h_l_30 <X> T_25_30.lc_trk_g3_3
 (26 13)  (1332 493)  (1332 493)  routing T_25_30.lc_trk_g1_7 <X> T_25_30.input0_6
 (27 13)  (1333 493)  (1333 493)  routing T_25_30.lc_trk_g1_7 <X> T_25_30.input0_6
 (29 13)  (1335 493)  (1335 493)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 493)  (1338 493)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 493)  (1339 493)  routing T_25_30.lc_trk_g3_7 <X> T_25_30.input2_6
 (34 13)  (1340 493)  (1340 493)  routing T_25_30.lc_trk_g3_7 <X> T_25_30.input2_6
 (35 13)  (1341 493)  (1341 493)  routing T_25_30.lc_trk_g3_7 <X> T_25_30.input2_6
 (0 14)  (1306 494)  (1306 494)  routing T_25_30.lc_trk_g2_4 <X> T_25_30.wire_bram/ram/WE
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (17 14)  (1323 494)  (1323 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1328 494)  (1328 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_18 lc_trk_g3_7
 (23 14)  (1329 494)  (1329 494)  routing T_25_30.sp4_h_l_18 <X> T_25_30.lc_trk_g3_7
 (24 14)  (1330 494)  (1330 494)  routing T_25_30.sp4_h_l_18 <X> T_25_30.lc_trk_g3_7
 (25 14)  (1331 494)  (1331 494)  routing T_25_30.sp12_v_b_6 <X> T_25_30.lc_trk_g3_6
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g2_4 <X> T_25_30.wire_bram/ram/WE
 (18 15)  (1324 495)  (1324 495)  routing T_25_30.sp4_r_v_b_45 <X> T_25_30.lc_trk_g3_5
 (21 15)  (1327 495)  (1327 495)  routing T_25_30.sp4_h_l_18 <X> T_25_30.lc_trk_g3_7
 (22 15)  (1328 495)  (1328 495)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1330 495)  (1330 495)  routing T_25_30.sp12_v_b_6 <X> T_25_30.lc_trk_g3_6
 (25 15)  (1331 495)  (1331 495)  routing T_25_30.sp12_v_b_6 <X> T_25_30.lc_trk_g3_6
 (26 15)  (1332 495)  (1332 495)  routing T_25_30.lc_trk_g0_3 <X> T_25_30.input0_7
 (29 15)  (1335 495)  (1335 495)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 495)  (1338 495)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 495)  (1339 495)  routing T_25_30.lc_trk_g2_1 <X> T_25_30.input2_7


LogicTile_26_30

 (3 7)  (1351 487)  (1351 487)  routing T_26_30.sp12_h_l_23 <X> T_26_30.sp12_v_t_23
 (6 10)  (1354 490)  (1354 490)  routing T_26_30.sp4_v_b_3 <X> T_26_30.sp4_v_t_43
 (5 11)  (1353 491)  (1353 491)  routing T_26_30.sp4_v_b_3 <X> T_26_30.sp4_v_t_43


LogicTile_29_30

 (5 14)  (1515 494)  (1515 494)  routing T_29_30.sp4_v_t_44 <X> T_29_30.sp4_h_l_44
 (6 15)  (1516 495)  (1516 495)  routing T_29_30.sp4_v_t_44 <X> T_29_30.sp4_h_l_44


LogicTile_30_30

 (11 10)  (1575 490)  (1575 490)  routing T_30_30.sp4_v_b_0 <X> T_30_30.sp4_v_t_45
 (13 10)  (1577 490)  (1577 490)  routing T_30_30.sp4_v_b_0 <X> T_30_30.sp4_v_t_45


LogicTile_2_29

 (4 14)  (76 478)  (76 478)  routing T_2_29.sp4_h_r_3 <X> T_2_29.sp4_v_t_44
 (6 14)  (78 478)  (78 478)  routing T_2_29.sp4_h_r_3 <X> T_2_29.sp4_v_t_44
 (5 15)  (77 479)  (77 479)  routing T_2_29.sp4_h_r_3 <X> T_2_29.sp4_v_t_44


LogicTile_3_29

 (19 15)  (145 479)  (145 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_29

 (3 3)  (657 467)  (657 467)  routing T_13_29.sp12_v_b_0 <X> T_13_29.sp12_h_l_23


LogicTile_14_29

 (19 0)  (727 464)  (727 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (4 13)  (712 477)  (712 477)  routing T_14_29.sp4_v_t_41 <X> T_14_29.sp4_h_r_9


LogicTile_18_29

 (4 4)  (932 468)  (932 468)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3
 (6 4)  (934 468)  (934 468)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3
 (5 5)  (933 469)  (933 469)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3


LogicTile_19_29

 (19 3)  (1001 467)  (1001 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (19 5)  (1001 469)  (1001 469)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_23_29

 (12 4)  (1210 468)  (1210 468)  routing T_23_29.sp4_v_b_11 <X> T_23_29.sp4_h_r_5
 (11 5)  (1209 469)  (1209 469)  routing T_23_29.sp4_v_b_11 <X> T_23_29.sp4_h_r_5
 (13 5)  (1211 469)  (1211 469)  routing T_23_29.sp4_v_b_11 <X> T_23_29.sp4_h_r_5


RAM_Tile_25_29

 (16 0)  (1322 464)  (1322 464)  routing T_25_29.sp4_v_b_9 <X> T_25_29.lc_trk_g0_1
 (17 0)  (1323 464)  (1323 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 464)  (1324 464)  routing T_25_29.sp4_v_b_9 <X> T_25_29.lc_trk_g0_1
 (26 0)  (1332 464)  (1332 464)  routing T_25_29.lc_trk_g3_7 <X> T_25_29.input0_0
 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (1324 465)  (1324 465)  routing T_25_29.sp4_v_b_9 <X> T_25_29.lc_trk_g0_1
 (26 1)  (1332 465)  (1332 465)  routing T_25_29.lc_trk_g3_7 <X> T_25_29.input0_0
 (27 1)  (1333 465)  (1333 465)  routing T_25_29.lc_trk_g3_7 <X> T_25_29.input0_0
 (28 1)  (1334 465)  (1334 465)  routing T_25_29.lc_trk_g3_7 <X> T_25_29.input0_0
 (29 1)  (1335 465)  (1335 465)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 3)  (1332 467)  (1332 467)  routing T_25_29.lc_trk_g3_2 <X> T_25_29.input0_1
 (27 3)  (1333 467)  (1333 467)  routing T_25_29.lc_trk_g3_2 <X> T_25_29.input0_1
 (28 3)  (1334 467)  (1334 467)  routing T_25_29.lc_trk_g3_2 <X> T_25_29.input0_1
 (29 3)  (1335 467)  (1335 467)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (17 4)  (1323 468)  (1323 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (15 5)  (1321 469)  (1321 469)  routing T_25_29.sp4_v_b_16 <X> T_25_29.lc_trk_g1_0
 (16 5)  (1322 469)  (1322 469)  routing T_25_29.sp4_v_b_16 <X> T_25_29.lc_trk_g1_0
 (17 5)  (1323 469)  (1323 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (22 5)  (1328 469)  (1328 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1333 469)  (1333 469)  routing T_25_29.lc_trk_g1_1 <X> T_25_29.input0_2
 (29 5)  (1335 469)  (1335 469)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (22 6)  (1328 470)  (1328 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (17 7)  (1323 471)  (1323 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (1333 471)  (1333 471)  routing T_25_29.lc_trk_g3_0 <X> T_25_29.input0_3
 (28 7)  (1334 471)  (1334 471)  routing T_25_29.lc_trk_g3_0 <X> T_25_29.input0_3
 (29 7)  (1335 471)  (1335 471)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (17 8)  (1323 472)  (1323 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (1332 472)  (1332 472)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.input0_4
 (27 8)  (1333 472)  (1333 472)  routing T_25_29.lc_trk_g1_4 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 472)  (1336 472)  routing T_25_29.lc_trk_g1_4 <X> T_25_29.wire_bram/ram/WDATA_11
 (22 9)  (1328 473)  (1328 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1331 473)  (1331 473)  routing T_25_29.sp4_r_v_b_34 <X> T_25_29.lc_trk_g2_2
 (27 9)  (1333 473)  (1333 473)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.input0_4
 (28 9)  (1334 473)  (1334 473)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.input0_4
 (29 9)  (1335 473)  (1335 473)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (39 9)  (1345 473)  (1345 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (14 10)  (1320 474)  (1320 474)  routing T_25_29.sp12_v_b_4 <X> T_25_29.lc_trk_g2_4
 (14 11)  (1320 475)  (1320 475)  routing T_25_29.sp12_v_b_4 <X> T_25_29.lc_trk_g2_4
 (15 11)  (1321 475)  (1321 475)  routing T_25_29.sp12_v_b_4 <X> T_25_29.lc_trk_g2_4
 (17 11)  (1323 475)  (1323 475)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_4 lc_trk_g2_4
 (27 11)  (1333 475)  (1333 475)  routing T_25_29.lc_trk_g1_0 <X> T_25_29.input0_5
 (29 11)  (1335 475)  (1335 475)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 475)  (1338 475)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 475)  (1339 475)  routing T_25_29.lc_trk_g2_1 <X> T_25_29.input2_5
 (14 12)  (1320 476)  (1320 476)  routing T_25_29.sp4_h_r_40 <X> T_25_29.lc_trk_g3_0
 (25 12)  (1331 476)  (1331 476)  routing T_25_29.sp4_v_t_15 <X> T_25_29.lc_trk_g3_2
 (35 12)  (1341 476)  (1341 476)  routing T_25_29.lc_trk_g1_7 <X> T_25_29.input2_6
 (14 13)  (1320 477)  (1320 477)  routing T_25_29.sp4_h_r_40 <X> T_25_29.lc_trk_g3_0
 (15 13)  (1321 477)  (1321 477)  routing T_25_29.sp4_h_r_40 <X> T_25_29.lc_trk_g3_0
 (16 13)  (1322 477)  (1322 477)  routing T_25_29.sp4_h_r_40 <X> T_25_29.lc_trk_g3_0
 (17 13)  (1323 477)  (1323 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1328 477)  (1328 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (1329 477)  (1329 477)  routing T_25_29.sp4_v_t_15 <X> T_25_29.lc_trk_g3_2
 (26 13)  (1332 477)  (1332 477)  routing T_25_29.lc_trk_g2_2 <X> T_25_29.input0_6
 (28 13)  (1334 477)  (1334 477)  routing T_25_29.lc_trk_g2_2 <X> T_25_29.input0_6
 (29 13)  (1335 477)  (1335 477)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (1338 477)  (1338 477)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 477)  (1340 477)  routing T_25_29.lc_trk_g1_7 <X> T_25_29.input2_6
 (35 13)  (1341 477)  (1341 477)  routing T_25_29.lc_trk_g1_7 <X> T_25_29.input2_6
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (15 14)  (1321 478)  (1321 478)  routing T_25_29.sp4_h_r_29 <X> T_25_29.lc_trk_g3_5
 (16 14)  (1322 478)  (1322 478)  routing T_25_29.sp4_h_r_29 <X> T_25_29.lc_trk_g3_5
 (17 14)  (1323 478)  (1323 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_29 lc_trk_g3_5
 (21 14)  (1327 478)  (1327 478)  routing T_25_29.sp4_v_b_31 <X> T_25_29.lc_trk_g3_7
 (22 14)  (1328 478)  (1328 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_31 lc_trk_g3_7
 (23 14)  (1329 478)  (1329 478)  routing T_25_29.sp4_v_b_31 <X> T_25_29.lc_trk_g3_7
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (18 15)  (1324 479)  (1324 479)  routing T_25_29.sp4_h_r_29 <X> T_25_29.lc_trk_g3_5
 (26 15)  (1332 479)  (1332 479)  routing T_25_29.lc_trk_g1_2 <X> T_25_29.input0_7
 (27 15)  (1333 479)  (1333 479)  routing T_25_29.lc_trk_g1_2 <X> T_25_29.input0_7
 (29 15)  (1335 479)  (1335 479)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 479)  (1338 479)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_29

 (13 7)  (1361 471)  (1361 471)  routing T_26_29.sp4_v_b_0 <X> T_26_29.sp4_h_l_40
 (11 10)  (1359 474)  (1359 474)  routing T_26_29.sp4_v_b_5 <X> T_26_29.sp4_v_t_45
 (12 11)  (1360 475)  (1360 475)  routing T_26_29.sp4_v_b_5 <X> T_26_29.sp4_v_t_45


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (413 448)  (413 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (418 448)  (418 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (417 449)  (417 449)  routing T_8_28.sp4_r_v_b_32 <X> T_8_28.lc_trk_g0_3
 (22 1)  (418 449)  (418 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (422 449)  (422 449)  routing T_8_28.lc_trk_g0_2 <X> T_8_28.input0_0
 (29 1)  (425 449)  (425 449)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (1 2)  (397 450)  (397 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (412 450)  (412 450)  routing T_8_28.sp12_h_r_13 <X> T_8_28.lc_trk_g0_5
 (17 2)  (413 450)  (413 450)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (26 2)  (422 450)  (422 450)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.input0_1
 (22 3)  (418 451)  (418 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 451)  (421 451)  routing T_8_28.sp4_r_v_b_30 <X> T_8_28.lc_trk_g0_6
 (27 3)  (423 451)  (423 451)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.input0_1
 (29 3)  (425 451)  (425 451)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (0 4)  (396 452)  (396 452)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.wire_bram/ram/WCLKE
 (1 4)  (397 452)  (397 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (16 4)  (412 452)  (412 452)  routing T_8_28.sp4_v_b_1 <X> T_8_28.lc_trk_g1_1
 (17 4)  (413 452)  (413 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (414 452)  (414 452)  routing T_8_28.sp4_v_b_1 <X> T_8_28.lc_trk_g1_1
 (22 4)  (418 452)  (418 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (422 452)  (422 452)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.input0_2
 (27 4)  (423 452)  (423 452)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_bram/ram/WDATA_5
 (28 4)  (424 452)  (424 452)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_bram/ram/WDATA_5
 (29 4)  (425 452)  (425 452)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (39 4)  (435 452)  (435 452)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_5 sp12_v_t_3
 (0 5)  (396 453)  (396 453)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.wire_bram/ram/WCLKE
 (1 5)  (397 453)  (397 453)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.wire_bram/ram/WCLKE
 (26 5)  (422 453)  (422 453)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.input0_2
 (27 5)  (423 453)  (423 453)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.input0_2
 (29 5)  (425 453)  (425 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (30 5)  (426 453)  (426 453)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_bram/ram/WDATA_5
 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (22 6)  (418 454)  (418 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (17 7)  (413 455)  (413 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (417 455)  (417 455)  routing T_8_28.sp4_r_v_b_31 <X> T_8_28.lc_trk_g1_7
 (29 7)  (425 455)  (425 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (17 8)  (413 456)  (413 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (422 456)  (422 456)  routing T_8_28.lc_trk_g0_6 <X> T_8_28.input0_4
 (26 9)  (422 457)  (422 457)  routing T_8_28.lc_trk_g0_6 <X> T_8_28.input0_4
 (29 9)  (425 457)  (425 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (22 10)  (418 458)  (418 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (14 11)  (410 459)  (410 459)  routing T_8_28.sp4_r_v_b_36 <X> T_8_28.lc_trk_g2_4
 (17 11)  (413 459)  (413 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (424 459)  (424 459)  routing T_8_28.lc_trk_g2_1 <X> T_8_28.input0_5
 (29 11)  (425 459)  (425 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (22 12)  (418 460)  (418 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (425 460)  (425 460)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_1
 (30 12)  (426 460)  (426 460)  routing T_8_28.lc_trk_g0_5 <X> T_8_28.wire_bram/ram/WDATA_1
 (22 13)  (418 461)  (418 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (422 461)  (422 461)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.input0_6
 (27 13)  (423 461)  (423 461)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.input0_6
 (29 13)  (425 461)  (425 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 461)  (428 461)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (430 461)  (430 461)  routing T_8_28.lc_trk_g1_1 <X> T_8_28.input2_6
 (38 13)  (434 461)  (434 461)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (0 14)  (396 462)  (396 462)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (26 14)  (422 462)  (422 462)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input0_7
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE
 (26 15)  (422 463)  (422 463)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input0_7
 (28 15)  (424 463)  (424 463)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input0_7
 (29 15)  (425 463)  (425 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (428 463)  (428 463)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (431 463)  (431 463)  routing T_8_28.lc_trk_g0_3 <X> T_8_28.input2_7


LogicTile_9_28

 (19 2)  (457 450)  (457 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (10 13)  (448 461)  (448 461)  routing T_9_28.sp4_h_r_5 <X> T_9_28.sp4_v_b_10


LogicTile_10_28

 (2 0)  (494 448)  (494 448)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 1)  (495 449)  (495 449)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_v_b_0


LogicTile_14_28

 (3 11)  (711 459)  (711 459)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_l_22


LogicTile_18_28

 (3 3)  (931 451)  (931 451)  routing T_18_28.sp12_v_b_0 <X> T_18_28.sp12_h_l_23


LogicTile_19_28

 (12 4)  (994 452)  (994 452)  routing T_19_28.sp4_v_b_5 <X> T_19_28.sp4_h_r_5
 (11 5)  (993 453)  (993 453)  routing T_19_28.sp4_v_b_5 <X> T_19_28.sp4_h_r_5


LogicTile_22_28

 (5 4)  (1149 452)  (1149 452)  routing T_22_28.sp4_v_b_3 <X> T_22_28.sp4_h_r_3
 (6 5)  (1150 453)  (1150 453)  routing T_22_28.sp4_v_b_3 <X> T_22_28.sp4_h_r_3
 (5 8)  (1149 456)  (1149 456)  routing T_22_28.sp4_v_b_0 <X> T_22_28.sp4_h_r_6
 (4 9)  (1148 457)  (1148 457)  routing T_22_28.sp4_v_b_0 <X> T_22_28.sp4_h_r_6
 (6 9)  (1150 457)  (1150 457)  routing T_22_28.sp4_v_b_0 <X> T_22_28.sp4_h_r_6


LogicTile_23_28

 (8 0)  (1206 448)  (1206 448)  routing T_23_28.sp4_h_l_40 <X> T_23_28.sp4_h_r_1
 (10 0)  (1208 448)  (1208 448)  routing T_23_28.sp4_h_l_40 <X> T_23_28.sp4_h_r_1
 (12 0)  (1210 448)  (1210 448)  routing T_23_28.sp4_v_b_2 <X> T_23_28.sp4_h_r_2
 (11 1)  (1209 449)  (1209 449)  routing T_23_28.sp4_v_b_2 <X> T_23_28.sp4_h_r_2


RAM_Tile_25_28

 (3 0)  (1309 448)  (1309 448)  routing T_25_28.sp12_h_r_0 <X> T_25_28.sp12_v_b_0
 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 448)  (1322 448)  routing T_25_28.sp4_v_b_9 <X> T_25_28.lc_trk_g0_1
 (17 0)  (1323 448)  (1323 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 448)  (1324 448)  routing T_25_28.sp4_v_b_9 <X> T_25_28.lc_trk_g0_1
 (3 1)  (1309 449)  (1309 449)  routing T_25_28.sp12_h_r_0 <X> T_25_28.sp12_v_b_0
 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 449)  (1324 449)  routing T_25_28.sp4_v_b_9 <X> T_25_28.lc_trk_g0_1
 (27 1)  (1333 449)  (1333 449)  routing T_25_28.lc_trk_g3_1 <X> T_25_28.input0_0
 (28 1)  (1334 449)  (1334 449)  routing T_25_28.lc_trk_g3_1 <X> T_25_28.input0_0
 (29 1)  (1335 449)  (1335 449)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 450)  (1332 450)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.input0_1
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (1332 451)  (1332 451)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.input0_1
 (27 3)  (1333 451)  (1333 451)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.input0_1
 (28 3)  (1334 451)  (1334 451)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.input0_1
 (29 3)  (1335 451)  (1335 451)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (14 4)  (1320 452)  (1320 452)  routing T_25_28.sp4_v_b_0 <X> T_25_28.lc_trk_g1_0
 (26 4)  (1332 452)  (1332 452)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.input0_2
 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (16 5)  (1322 453)  (1322 453)  routing T_25_28.sp4_v_b_0 <X> T_25_28.lc_trk_g1_0
 (17 5)  (1323 453)  (1323 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 5)  (1333 453)  (1333 453)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.input0_2
 (28 5)  (1334 453)  (1334 453)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.input0_2
 (29 5)  (1335 453)  (1335 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (6 6)  (1312 454)  (1312 454)  routing T_25_28.sp4_v_b_0 <X> T_25_28.sp4_v_t_38
 (11 6)  (1317 454)  (1317 454)  routing T_25_28.sp4_v_b_9 <X> T_25_28.sp4_v_t_40
 (13 6)  (1319 454)  (1319 454)  routing T_25_28.sp4_v_b_9 <X> T_25_28.sp4_v_t_40
 (26 6)  (1332 454)  (1332 454)  routing T_25_28.lc_trk_g2_5 <X> T_25_28.input0_3
 (5 7)  (1311 455)  (1311 455)  routing T_25_28.sp4_v_b_0 <X> T_25_28.sp4_v_t_38
 (28 7)  (1334 455)  (1334 455)  routing T_25_28.lc_trk_g2_5 <X> T_25_28.input0_3
 (29 7)  (1335 455)  (1335 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (21 8)  (1327 456)  (1327 456)  routing T_25_28.sp4_v_t_14 <X> T_25_28.lc_trk_g2_3
 (22 8)  (1328 456)  (1328 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1329 456)  (1329 456)  routing T_25_28.sp4_v_t_14 <X> T_25_28.lc_trk_g2_3
 (26 8)  (1332 456)  (1332 456)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.input0_4
 (27 8)  (1333 456)  (1333 456)  routing T_25_28.lc_trk_g3_0 <X> T_25_28.wire_bram/ram/WDATA_3
 (28 8)  (1334 456)  (1334 456)  routing T_25_28.lc_trk_g3_0 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (37 8)  (1343 456)  (1343 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (22 9)  (1328 457)  (1328 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 457)  (1329 457)  routing T_25_28.sp4_h_l_15 <X> T_25_28.lc_trk_g2_2
 (24 9)  (1330 457)  (1330 457)  routing T_25_28.sp4_h_l_15 <X> T_25_28.lc_trk_g2_2
 (25 9)  (1331 457)  (1331 457)  routing T_25_28.sp4_h_l_15 <X> T_25_28.lc_trk_g2_2
 (26 9)  (1332 457)  (1332 457)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.input0_4
 (28 9)  (1334 457)  (1334 457)  routing T_25_28.lc_trk_g2_6 <X> T_25_28.input0_4
 (29 9)  (1335 457)  (1335 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (15 10)  (1321 458)  (1321 458)  routing T_25_28.sp4_h_r_37 <X> T_25_28.lc_trk_g2_5
 (16 10)  (1322 458)  (1322 458)  routing T_25_28.sp4_h_r_37 <X> T_25_28.lc_trk_g2_5
 (17 10)  (1323 458)  (1323 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 458)  (1324 458)  routing T_25_28.sp4_h_r_37 <X> T_25_28.lc_trk_g2_5
 (25 10)  (1331 458)  (1331 458)  routing T_25_28.sp4_h_l_27 <X> T_25_28.lc_trk_g2_6
 (14 11)  (1320 459)  (1320 459)  routing T_25_28.sp4_r_v_b_36 <X> T_25_28.lc_trk_g2_4
 (17 11)  (1323 459)  (1323 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1328 459)  (1328 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 459)  (1329 459)  routing T_25_28.sp4_h_l_27 <X> T_25_28.lc_trk_g2_6
 (24 11)  (1330 459)  (1330 459)  routing T_25_28.sp4_h_l_27 <X> T_25_28.lc_trk_g2_6
 (27 11)  (1333 459)  (1333 459)  routing T_25_28.lc_trk_g1_0 <X> T_25_28.input0_5
 (29 11)  (1335 459)  (1335 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 459)  (1338 459)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (15 12)  (1321 460)  (1321 460)  routing T_25_28.sp4_h_r_25 <X> T_25_28.lc_trk_g3_1
 (16 12)  (1322 460)  (1322 460)  routing T_25_28.sp4_h_r_25 <X> T_25_28.lc_trk_g3_1
 (17 12)  (1323 460)  (1323 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1327 460)  (1327 460)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g3_3
 (22 12)  (1328 460)  (1328 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1329 460)  (1329 460)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g3_3
 (24 12)  (1330 460)  (1330 460)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g3_3
 (26 12)  (1332 460)  (1332 460)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_6
 (14 13)  (1320 461)  (1320 461)  routing T_25_28.sp12_v_b_16 <X> T_25_28.lc_trk_g3_0
 (16 13)  (1322 461)  (1322 461)  routing T_25_28.sp12_v_b_16 <X> T_25_28.lc_trk_g3_0
 (17 13)  (1323 461)  (1323 461)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (1324 461)  (1324 461)  routing T_25_28.sp4_h_r_25 <X> T_25_28.lc_trk_g3_1
 (21 13)  (1327 461)  (1327 461)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g3_3
 (26 13)  (1332 461)  (1332 461)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_6
 (27 13)  (1333 461)  (1333 461)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_6
 (28 13)  (1334 461)  (1334 461)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_6
 (29 13)  (1335 461)  (1335 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 461)  (1338 461)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 461)  (1339 461)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.input2_6
 (34 13)  (1340 461)  (1340 461)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.input2_6
 (35 13)  (1341 461)  (1341 461)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.input2_6
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (1320 462)  (1320 462)  routing T_25_28.sp4_h_r_36 <X> T_25_28.lc_trk_g3_4
 (16 14)  (1322 462)  (1322 462)  routing T_25_28.sp12_v_t_10 <X> T_25_28.lc_trk_g3_5
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (1328 462)  (1328 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1329 462)  (1329 462)  routing T_25_28.sp4_v_b_47 <X> T_25_28.lc_trk_g3_7
 (24 14)  (1330 462)  (1330 462)  routing T_25_28.sp4_v_b_47 <X> T_25_28.lc_trk_g3_7
 (25 14)  (1331 462)  (1331 462)  routing T_25_28.sp4_v_b_30 <X> T_25_28.lc_trk_g3_6
 (35 14)  (1341 462)  (1341 462)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input2_7
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE
 (15 15)  (1321 463)  (1321 463)  routing T_25_28.sp4_h_r_36 <X> T_25_28.lc_trk_g3_4
 (16 15)  (1322 463)  (1322 463)  routing T_25_28.sp4_h_r_36 <X> T_25_28.lc_trk_g3_4
 (17 15)  (1323 463)  (1323 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1328 463)  (1328 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1329 463)  (1329 463)  routing T_25_28.sp4_v_b_30 <X> T_25_28.lc_trk_g3_6
 (26 15)  (1332 463)  (1332 463)  routing T_25_28.lc_trk_g2_3 <X> T_25_28.input0_7
 (28 15)  (1334 463)  (1334 463)  routing T_25_28.lc_trk_g2_3 <X> T_25_28.input0_7
 (29 15)  (1335 463)  (1335 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 463)  (1338 463)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 463)  (1339 463)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input2_7
 (34 15)  (1340 463)  (1340 463)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input2_7


LogicTile_26_28

 (4 2)  (1352 450)  (1352 450)  routing T_26_28.sp4_v_b_0 <X> T_26_28.sp4_v_t_37
 (5 2)  (1353 450)  (1353 450)  routing T_26_28.sp4_v_b_0 <X> T_26_28.sp4_h_l_37
 (9 2)  (1357 450)  (1357 450)  routing T_26_28.sp4_v_b_1 <X> T_26_28.sp4_h_l_36
 (4 8)  (1352 456)  (1352 456)  routing T_26_28.sp4_h_l_43 <X> T_26_28.sp4_v_b_6
 (5 9)  (1353 457)  (1353 457)  routing T_26_28.sp4_h_l_43 <X> T_26_28.sp4_v_b_6
 (6 12)  (1354 460)  (1354 460)  routing T_26_28.sp4_h_r_4 <X> T_26_28.sp4_v_b_9
 (11 12)  (1359 460)  (1359 460)  routing T_26_28.sp4_v_t_45 <X> T_26_28.sp4_v_b_11
 (12 13)  (1360 461)  (1360 461)  routing T_26_28.sp4_v_t_45 <X> T_26_28.sp4_v_b_11
 (4 14)  (1352 462)  (1352 462)  routing T_26_28.sp4_v_b_1 <X> T_26_28.sp4_v_t_44
 (6 14)  (1354 462)  (1354 462)  routing T_26_28.sp4_v_b_1 <X> T_26_28.sp4_v_t_44


LogicTile_27_28

 (9 1)  (1411 449)  (1411 449)  routing T_27_28.sp4_v_t_36 <X> T_27_28.sp4_v_b_1


LogicTile_30_28

 (8 6)  (1572 454)  (1572 454)  routing T_30_28.sp4_h_r_8 <X> T_30_28.sp4_h_l_41
 (10 6)  (1574 454)  (1574 454)  routing T_30_28.sp4_h_r_8 <X> T_30_28.sp4_h_l_41


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (2 1)  (1728 449)  (1728 449)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (4 2)  (1730 450)  (1730 450)  routing T_33_28.span4_vert_b_10 <X> T_33_28.lc_trk_g0_2
 (5 2)  (1731 450)  (1731 450)  routing T_33_28.span4_vert_b_11 <X> T_33_28.lc_trk_g0_3
 (7 2)  (1733 450)  (1733 450)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 450)  (1734 450)  routing T_33_28.span4_vert_b_11 <X> T_33_28.lc_trk_g0_3
 (5 3)  (1731 451)  (1731 451)  routing T_33_28.span4_vert_b_10 <X> T_33_28.lc_trk_g0_2
 (7 3)  (1733 451)  (1733 451)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (10 5)  (1736 453)  (1736 453)  routing T_33_28.lc_trk_g0_3 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g0_2 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (8 9)  (9 441)  (9 441)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1


LogicTile_4_27

 (5 14)  (185 446)  (185 446)  routing T_4_27.sp4_h_r_6 <X> T_4_27.sp4_h_l_44
 (4 15)  (184 447)  (184 447)  routing T_4_27.sp4_h_r_6 <X> T_4_27.sp4_h_l_44


RAM_Tile_8_27

 (25 0)  (421 432)  (421 432)  routing T_8_27.sp12_h_l_1 <X> T_8_27.lc_trk_g0_2
 (26 0)  (422 432)  (422 432)  routing T_8_27.lc_trk_g0_4 <X> T_8_27.input0_0
 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (418 433)  (418 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_1 lc_trk_g0_2
 (24 1)  (420 433)  (420 433)  routing T_8_27.sp12_h_l_1 <X> T_8_27.lc_trk_g0_2
 (25 1)  (421 433)  (421 433)  routing T_8_27.sp12_h_l_1 <X> T_8_27.lc_trk_g0_2
 (29 1)  (425 433)  (425 433)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (0 2)  (396 434)  (396 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (1 2)  (397 434)  (397 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (411 434)  (411 434)  routing T_8_27.sp12_h_l_2 <X> T_8_27.lc_trk_g0_5
 (17 2)  (413 434)  (413 434)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_2 lc_trk_g0_5
 (18 2)  (414 434)  (414 434)  routing T_8_27.sp12_h_l_2 <X> T_8_27.lc_trk_g0_5
 (21 2)  (417 434)  (417 434)  routing T_8_27.sp4_h_r_15 <X> T_8_27.lc_trk_g0_7
 (22 2)  (418 434)  (418 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_15 lc_trk_g0_7
 (23 2)  (419 434)  (419 434)  routing T_8_27.sp4_h_r_15 <X> T_8_27.lc_trk_g0_7
 (24 2)  (420 434)  (420 434)  routing T_8_27.sp4_h_r_15 <X> T_8_27.lc_trk_g0_7
 (26 2)  (422 434)  (422 434)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.input0_1
 (16 3)  (412 435)  (412 435)  routing T_8_27.sp12_h_r_12 <X> T_8_27.lc_trk_g0_4
 (17 3)  (413 435)  (413 435)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (414 435)  (414 435)  routing T_8_27.sp12_h_l_2 <X> T_8_27.lc_trk_g0_5
 (26 3)  (422 435)  (422 435)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.input0_1
 (29 3)  (425 435)  (425 435)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (14 4)  (410 436)  (410 436)  routing T_8_27.bnr_op_0 <X> T_8_27.lc_trk_g1_0
 (22 4)  (418 436)  (418 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (419 436)  (419 436)  routing T_8_27.sp12_h_l_16 <X> T_8_27.lc_trk_g1_3
 (27 4)  (423 436)  (423 436)  routing T_8_27.lc_trk_g1_2 <X> T_8_27.wire_bram/ram/WDATA_13
 (29 4)  (425 436)  (425 436)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_13
 (14 5)  (410 437)  (410 437)  routing T_8_27.bnr_op_0 <X> T_8_27.lc_trk_g1_0
 (17 5)  (413 437)  (413 437)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (417 437)  (417 437)  routing T_8_27.sp12_h_l_16 <X> T_8_27.lc_trk_g1_3
 (22 5)  (418 437)  (418 437)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (419 437)  (419 437)  routing T_8_27.sp12_h_l_9 <X> T_8_27.lc_trk_g1_2
 (26 5)  (422 437)  (422 437)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.input0_2
 (27 5)  (423 437)  (423 437)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.input0_2
 (29 5)  (425 437)  (425 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (30 5)  (426 437)  (426 437)  routing T_8_27.lc_trk_g1_2 <X> T_8_27.wire_bram/ram/WDATA_13
 (37 5)  (433 437)  (433 437)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (14 6)  (410 438)  (410 438)  routing T_8_27.sp4_h_l_1 <X> T_8_27.lc_trk_g1_4
 (17 6)  (413 438)  (413 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (422 438)  (422 438)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input0_3
 (15 7)  (411 439)  (411 439)  routing T_8_27.sp4_h_l_1 <X> T_8_27.lc_trk_g1_4
 (16 7)  (412 439)  (412 439)  routing T_8_27.sp4_h_l_1 <X> T_8_27.lc_trk_g1_4
 (17 7)  (413 439)  (413 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (422 439)  (422 439)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input0_3
 (27 7)  (423 439)  (423 439)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input0_3
 (28 7)  (424 439)  (424 439)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input0_3
 (29 7)  (425 439)  (425 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (3 8)  (399 440)  (399 440)  routing T_8_27.sp12_h_r_1 <X> T_8_27.sp12_v_b_1
 (26 8)  (422 440)  (422 440)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_4
 (3 9)  (399 441)  (399 441)  routing T_8_27.sp12_h_r_1 <X> T_8_27.sp12_v_b_1
 (22 9)  (418 441)  (418 441)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (419 441)  (419 441)  routing T_8_27.sp12_v_b_18 <X> T_8_27.lc_trk_g2_2
 (25 9)  (421 441)  (421 441)  routing T_8_27.sp12_v_b_18 <X> T_8_27.lc_trk_g2_2
 (26 9)  (422 441)  (422 441)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_4
 (27 9)  (423 441)  (423 441)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_4
 (28 9)  (424 441)  (424 441)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_4
 (29 9)  (425 441)  (425 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (5 10)  (401 442)  (401 442)  routing T_8_27.sp4_v_b_6 <X> T_8_27.sp4_h_l_43
 (22 10)  (418 442)  (418 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (419 442)  (419 442)  routing T_8_27.sp4_h_r_31 <X> T_8_27.lc_trk_g2_7
 (24 10)  (420 442)  (420 442)  routing T_8_27.sp4_h_r_31 <X> T_8_27.lc_trk_g2_7
 (26 10)  (422 442)  (422 442)  routing T_8_27.lc_trk_g0_5 <X> T_8_27.input0_5
 (21 11)  (417 443)  (417 443)  routing T_8_27.sp4_h_r_31 <X> T_8_27.lc_trk_g2_7
 (29 11)  (425 443)  (425 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (27 12)  (423 444)  (423 444)  routing T_8_27.lc_trk_g1_0 <X> T_8_27.wire_bram/ram/WDATA_9
 (29 12)  (425 444)  (425 444)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_9
 (19 13)  (415 445)  (415 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (422 445)  (422 445)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.input0_6
 (28 13)  (424 445)  (424 445)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.input0_6
 (29 13)  (425 445)  (425 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 445)  (428 445)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (431 445)  (431 445)  routing T_8_27.lc_trk_g0_2 <X> T_8_27.input2_6
 (38 13)  (434 445)  (434 445)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_9 sp12_h_r_20
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (22 14)  (418 446)  (418 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (422 446)  (422 446)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input0_7
 (35 14)  (431 446)  (431 446)  routing T_8_27.lc_trk_g1_4 <X> T_8_27.input2_7
 (0 15)  (396 447)  (396 447)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_bram/ram/RE
 (22 15)  (418 447)  (418 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 447)  (421 447)  routing T_8_27.sp4_r_v_b_46 <X> T_8_27.lc_trk_g3_6
 (26 15)  (422 447)  (422 447)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input0_7
 (28 15)  (424 447)  (424 447)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input0_7
 (29 15)  (425 447)  (425 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (428 447)  (428 447)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (430 447)  (430 447)  routing T_8_27.lc_trk_g1_4 <X> T_8_27.input2_7


LogicTile_9_27

 (9 3)  (447 435)  (447 435)  routing T_9_27.sp4_v_b_1 <X> T_9_27.sp4_v_t_36


LogicTile_10_27

 (6 0)  (498 432)  (498 432)  routing T_10_27.sp4_h_r_7 <X> T_10_27.sp4_v_b_0
 (3 1)  (495 433)  (495 433)  routing T_10_27.sp12_h_l_23 <X> T_10_27.sp12_v_b_0
 (9 3)  (501 435)  (501 435)  routing T_10_27.sp4_v_b_5 <X> T_10_27.sp4_v_t_36
 (10 3)  (502 435)  (502 435)  routing T_10_27.sp4_v_b_5 <X> T_10_27.sp4_v_t_36
 (10 10)  (502 442)  (502 442)  routing T_10_27.sp4_v_b_2 <X> T_10_27.sp4_h_l_42


LogicTile_11_27

 (3 2)  (549 434)  (549 434)  routing T_11_27.sp12_h_r_0 <X> T_11_27.sp12_h_l_23
 (3 3)  (549 435)  (549 435)  routing T_11_27.sp12_h_r_0 <X> T_11_27.sp12_h_l_23
 (13 3)  (559 435)  (559 435)  routing T_11_27.sp4_v_b_9 <X> T_11_27.sp4_h_l_39
 (2 4)  (548 436)  (548 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (6 13)  (552 445)  (552 445)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_h_r_9


LogicTile_14_27

 (31 2)  (739 434)  (739 434)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 434)  (740 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 434)  (742 434)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 434)  (744 434)  LC_1 Logic Functioning bit
 (38 2)  (746 434)  (746 434)  LC_1 Logic Functioning bit
 (51 2)  (759 434)  (759 434)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (3 3)  (711 435)  (711 435)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_l_23
 (27 3)  (735 435)  (735 435)  routing T_14_27.lc_trk_g1_0 <X> T_14_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 435)  (737 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 435)  (745 435)  LC_1 Logic Functioning bit
 (39 3)  (747 435)  (747 435)  LC_1 Logic Functioning bit
 (3 4)  (711 436)  (711 436)  routing T_14_27.sp12_v_t_23 <X> T_14_27.sp12_h_r_0
 (16 5)  (724 437)  (724 437)  routing T_14_27.sp12_h_r_8 <X> T_14_27.lc_trk_g1_0
 (17 5)  (725 437)  (725 437)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (17 6)  (725 438)  (725 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 10)  (730 442)  (730 442)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 442)  (731 442)  routing T_14_27.sp12_v_t_12 <X> T_14_27.lc_trk_g2_7
 (26 14)  (734 446)  (734 446)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_7/in_0
 (31 14)  (739 446)  (739 446)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 446)  (740 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 446)  (742 446)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 446)  (744 446)  LC_7 Logic Functioning bit
 (38 14)  (746 446)  (746 446)  LC_7 Logic Functioning bit
 (48 14)  (756 446)  (756 446)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (734 447)  (734 447)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 447)  (736 447)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 447)  (737 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 447)  (745 447)  LC_7 Logic Functioning bit
 (39 15)  (747 447)  (747 447)  LC_7 Logic Functioning bit


LogicTile_15_27

 (5 0)  (767 432)  (767 432)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_h_r_0
 (28 0)  (790 432)  (790 432)  routing T_15_27.lc_trk_g2_7 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 432)  (791 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 432)  (792 432)  routing T_15_27.lc_trk_g2_7 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 432)  (794 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 432)  (796 432)  routing T_15_27.lc_trk_g1_0 <X> T_15_27.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 432)  (802 432)  LC_0 Logic Functioning bit
 (42 0)  (804 432)  (804 432)  LC_0 Logic Functioning bit
 (45 0)  (807 432)  (807 432)  LC_0 Logic Functioning bit
 (4 1)  (766 433)  (766 433)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_h_r_0
 (27 1)  (789 433)  (789 433)  routing T_15_27.lc_trk_g3_1 <X> T_15_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 433)  (790 433)  routing T_15_27.lc_trk_g3_1 <X> T_15_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 433)  (791 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 433)  (792 433)  routing T_15_27.lc_trk_g2_7 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (37 1)  (799 433)  (799 433)  LC_0 Logic Functioning bit
 (39 1)  (801 433)  (801 433)  LC_0 Logic Functioning bit
 (0 2)  (762 434)  (762 434)  routing T_15_27.glb_netwk_6 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (1 2)  (763 434)  (763 434)  routing T_15_27.glb_netwk_6 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (2 2)  (764 434)  (764 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (763 436)  (763 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 436)  (776 436)  routing T_15_27.wire_logic_cluster/lc_0/out <X> T_15_27.lc_trk_g1_0
 (22 4)  (784 436)  (784 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 436)  (785 436)  routing T_15_27.sp4_v_b_19 <X> T_15_27.lc_trk_g1_3
 (24 4)  (786 436)  (786 436)  routing T_15_27.sp4_v_b_19 <X> T_15_27.lc_trk_g1_3
 (0 5)  (762 437)  (762 437)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_7/cen
 (1 5)  (763 437)  (763 437)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_7/cen
 (17 5)  (779 437)  (779 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 10)  (783 442)  (783 442)  routing T_15_27.bnl_op_7 <X> T_15_27.lc_trk_g2_7
 (22 10)  (784 442)  (784 442)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (783 443)  (783 443)  routing T_15_27.bnl_op_7 <X> T_15_27.lc_trk_g2_7
 (17 12)  (779 444)  (779 444)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 444)  (780 444)  routing T_15_27.bnl_op_1 <X> T_15_27.lc_trk_g3_1
 (18 13)  (780 445)  (780 445)  routing T_15_27.bnl_op_1 <X> T_15_27.lc_trk_g3_1


LogicTile_16_27

 (3 4)  (819 436)  (819 436)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (3 5)  (819 437)  (819 437)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (3 14)  (819 446)  (819 446)  routing T_16_27.sp12_v_b_1 <X> T_16_27.sp12_v_t_22


LogicTile_17_27

 (3 2)  (877 434)  (877 434)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23
 (3 3)  (877 435)  (877 435)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23


LogicTile_18_27

 (3 4)  (931 436)  (931 436)  routing T_18_27.sp12_v_b_0 <X> T_18_27.sp12_h_r_0
 (3 5)  (931 437)  (931 437)  routing T_18_27.sp12_v_b_0 <X> T_18_27.sp12_h_r_0
 (3 11)  (931 443)  (931 443)  routing T_18_27.sp12_v_b_1 <X> T_18_27.sp12_h_l_22


LogicTile_19_27

 (4 0)  (986 432)  (986 432)  routing T_19_27.sp4_h_l_37 <X> T_19_27.sp4_v_b_0
 (5 1)  (987 433)  (987 433)  routing T_19_27.sp4_h_l_37 <X> T_19_27.sp4_v_b_0
 (10 5)  (992 437)  (992 437)  routing T_19_27.sp4_h_r_11 <X> T_19_27.sp4_v_b_4
 (3 11)  (985 443)  (985 443)  routing T_19_27.sp12_v_b_1 <X> T_19_27.sp12_h_l_22


LogicTile_20_27

 (3 3)  (1039 435)  (1039 435)  routing T_20_27.sp12_v_b_0 <X> T_20_27.sp12_h_l_23
 (3 11)  (1039 443)  (1039 443)  routing T_20_27.sp12_v_b_1 <X> T_20_27.sp12_h_l_22
 (2 12)  (1038 444)  (1038 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (10 13)  (1046 445)  (1046 445)  routing T_20_27.sp4_h_r_5 <X> T_20_27.sp4_v_b_10


LogicTile_21_27

 (2 0)  (1092 432)  (1092 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 2)  (1147 434)  (1147 434)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (3 3)  (1147 435)  (1147 435)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (2 4)  (1146 436)  (1146 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (1146 440)  (1146 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (1149 440)  (1149 440)  routing T_22_27.sp4_v_b_6 <X> T_22_27.sp4_h_r_6
 (6 9)  (1150 441)  (1150 441)  routing T_22_27.sp4_v_b_6 <X> T_22_27.sp4_h_r_6


LogicTile_23_27

 (3 3)  (1201 435)  (1201 435)  routing T_23_27.sp12_v_b_0 <X> T_23_27.sp12_h_l_23
 (5 4)  (1203 436)  (1203 436)  routing T_23_27.sp4_v_b_3 <X> T_23_27.sp4_h_r_3
 (12 4)  (1210 436)  (1210 436)  routing T_23_27.sp4_v_b_5 <X> T_23_27.sp4_h_r_5
 (6 5)  (1204 437)  (1204 437)  routing T_23_27.sp4_v_b_3 <X> T_23_27.sp4_h_r_3
 (11 5)  (1209 437)  (1209 437)  routing T_23_27.sp4_v_b_5 <X> T_23_27.sp4_h_r_5


LogicTile_24_27

 (9 15)  (1261 447)  (1261 447)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_v_t_47
 (10 15)  (1262 447)  (1262 447)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_v_t_47


RAM_Tile_25_27

 (3 0)  (1309 432)  (1309 432)  routing T_25_27.sp12_h_r_0 <X> T_25_27.sp12_v_b_0
 (3 1)  (1309 433)  (1309 433)  routing T_25_27.sp12_h_r_0 <X> T_25_27.sp12_v_b_0
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1332 433)  (1332 433)  routing T_25_27.lc_trk_g1_3 <X> T_25_27.input0_0
 (27 1)  (1333 433)  (1333 433)  routing T_25_27.lc_trk_g1_3 <X> T_25_27.input0_0
 (29 1)  (1335 433)  (1335 433)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (1328 434)  (1328 434)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1329 434)  (1329 434)  routing T_25_27.sp12_h_l_12 <X> T_25_27.lc_trk_g0_7
 (26 2)  (1332 434)  (1332 434)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.input0_1
 (27 3)  (1333 435)  (1333 435)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.input0_1
 (28 3)  (1334 435)  (1334 435)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.input0_1
 (29 3)  (1335 435)  (1335 435)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (17 4)  (1323 436)  (1323 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (1328 436)  (1328 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1329 436)  (1329 436)  routing T_25_27.sp12_h_l_16 <X> T_25_27.lc_trk_g1_3
 (14 5)  (1320 437)  (1320 437)  routing T_25_27.sp4_r_v_b_24 <X> T_25_27.lc_trk_g1_0
 (17 5)  (1323 437)  (1323 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (1324 437)  (1324 437)  routing T_25_27.sp4_r_v_b_25 <X> T_25_27.lc_trk_g1_1
 (21 5)  (1327 437)  (1327 437)  routing T_25_27.sp12_h_l_16 <X> T_25_27.lc_trk_g1_3
 (22 5)  (1328 437)  (1328 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 437)  (1331 437)  routing T_25_27.sp4_r_v_b_26 <X> T_25_27.lc_trk_g1_2
 (27 5)  (1333 437)  (1333 437)  routing T_25_27.lc_trk_g1_1 <X> T_25_27.input0_2
 (29 5)  (1335 437)  (1335 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (27 7)  (1333 439)  (1333 439)  routing T_25_27.lc_trk_g1_0 <X> T_25_27.input0_3
 (29 7)  (1335 439)  (1335 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (16 8)  (1322 440)  (1322 440)  routing T_25_27.sp4_v_t_20 <X> T_25_27.lc_trk_g2_1
 (17 8)  (1323 440)  (1323 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 440)  (1324 440)  routing T_25_27.sp4_v_t_20 <X> T_25_27.lc_trk_g2_1
 (21 8)  (1327 440)  (1327 440)  routing T_25_27.sp4_h_r_43 <X> T_25_27.lc_trk_g2_3
 (22 8)  (1328 440)  (1328 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 440)  (1329 440)  routing T_25_27.sp4_h_r_43 <X> T_25_27.lc_trk_g2_3
 (24 8)  (1330 440)  (1330 440)  routing T_25_27.sp4_h_r_43 <X> T_25_27.lc_trk_g2_3
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (37 8)  (1343 440)  (1343 440)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (18 9)  (1324 441)  (1324 441)  routing T_25_27.sp4_v_t_20 <X> T_25_27.lc_trk_g2_1
 (21 9)  (1327 441)  (1327 441)  routing T_25_27.sp4_h_r_43 <X> T_25_27.lc_trk_g2_3
 (22 9)  (1328 441)  (1328 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1332 441)  (1332 441)  routing T_25_27.lc_trk_g3_3 <X> T_25_27.input0_4
 (27 9)  (1333 441)  (1333 441)  routing T_25_27.lc_trk_g3_3 <X> T_25_27.input0_4
 (28 9)  (1334 441)  (1334 441)  routing T_25_27.lc_trk_g3_3 <X> T_25_27.input0_4
 (29 9)  (1335 441)  (1335 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 441)  (1336 441)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.wire_bram/ram/WDATA_11
 (11 10)  (1317 442)  (1317 442)  routing T_25_27.sp4_v_b_0 <X> T_25_27.sp4_v_t_45
 (13 10)  (1319 442)  (1319 442)  routing T_25_27.sp4_v_b_0 <X> T_25_27.sp4_v_t_45
 (14 10)  (1320 442)  (1320 442)  routing T_25_27.sp4_h_r_36 <X> T_25_27.lc_trk_g2_4
 (35 10)  (1341 442)  (1341 442)  routing T_25_27.lc_trk_g0_7 <X> T_25_27.input2_5
 (8 11)  (1314 443)  (1314 443)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_t_42
 (15 11)  (1321 443)  (1321 443)  routing T_25_27.sp4_h_r_36 <X> T_25_27.lc_trk_g2_4
 (16 11)  (1322 443)  (1322 443)  routing T_25_27.sp4_h_r_36 <X> T_25_27.lc_trk_g2_4
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (1333 443)  (1333 443)  routing T_25_27.lc_trk_g3_0 <X> T_25_27.input0_5
 (28 11)  (1334 443)  (1334 443)  routing T_25_27.lc_trk_g3_0 <X> T_25_27.input0_5
 (29 11)  (1335 443)  (1335 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 443)  (1338 443)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 443)  (1341 443)  routing T_25_27.lc_trk_g0_7 <X> T_25_27.input2_5
 (4 12)  (1310 444)  (1310 444)  routing T_25_27.sp4_h_l_44 <X> T_25_27.sp4_v_b_9
 (22 12)  (1328 444)  (1328 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_14 lc_trk_g3_3
 (23 12)  (1329 444)  (1329 444)  routing T_25_27.sp4_h_l_14 <X> T_25_27.lc_trk_g3_3
 (24 12)  (1330 444)  (1330 444)  routing T_25_27.sp4_h_l_14 <X> T_25_27.lc_trk_g3_3
 (35 12)  (1341 444)  (1341 444)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.input2_6
 (5 13)  (1311 445)  (1311 445)  routing T_25_27.sp4_h_l_44 <X> T_25_27.sp4_v_b_9
 (15 13)  (1321 445)  (1321 445)  routing T_25_27.sp4_v_b_40 <X> T_25_27.lc_trk_g3_0
 (16 13)  (1322 445)  (1322 445)  routing T_25_27.sp4_v_b_40 <X> T_25_27.lc_trk_g3_0
 (17 13)  (1323 445)  (1323 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (21 13)  (1327 445)  (1327 445)  routing T_25_27.sp4_h_l_14 <X> T_25_27.lc_trk_g3_3
 (26 13)  (1332 445)  (1332 445)  routing T_25_27.lc_trk_g2_2 <X> T_25_27.input0_6
 (28 13)  (1334 445)  (1334 445)  routing T_25_27.lc_trk_g2_2 <X> T_25_27.input0_6
 (29 13)  (1335 445)  (1335 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (1338 445)  (1338 445)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 445)  (1339 445)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.input2_6
 (34 13)  (1340 445)  (1340 445)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.input2_6
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (15 14)  (1321 446)  (1321 446)  routing T_25_27.sp4_h_r_29 <X> T_25_27.lc_trk_g3_5
 (16 14)  (1322 446)  (1322 446)  routing T_25_27.sp4_h_r_29 <X> T_25_27.lc_trk_g3_5
 (17 14)  (1323 446)  (1323 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_29 lc_trk_g3_5
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (9 15)  (1315 447)  (1315 447)  routing T_25_27.sp4_v_b_10 <X> T_25_27.sp4_v_t_47
 (16 15)  (1322 447)  (1322 447)  routing T_25_27.sp12_v_t_11 <X> T_25_27.lc_trk_g3_4
 (17 15)  (1323 447)  (1323 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (18 15)  (1324 447)  (1324 447)  routing T_25_27.sp4_h_r_29 <X> T_25_27.lc_trk_g3_5
 (26 15)  (1332 447)  (1332 447)  routing T_25_27.lc_trk_g1_2 <X> T_25_27.input0_7
 (27 15)  (1333 447)  (1333 447)  routing T_25_27.lc_trk_g1_2 <X> T_25_27.input0_7
 (29 15)  (1335 447)  (1335 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 447)  (1338 447)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 447)  (1339 447)  routing T_25_27.lc_trk_g2_1 <X> T_25_27.input2_7


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (10 2)  (1358 434)  (1358 434)  routing T_26_27.sp4_v_b_8 <X> T_26_27.sp4_h_l_36
 (8 3)  (1356 435)  (1356 435)  routing T_26_27.sp4_h_l_36 <X> T_26_27.sp4_v_t_36
 (9 15)  (1357 447)  (1357 447)  routing T_26_27.sp4_v_b_10 <X> T_26_27.sp4_v_t_47


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 416)  (411 416)  routing T_8_26.sp4_h_r_1 <X> T_8_26.lc_trk_g0_1
 (16 0)  (412 416)  (412 416)  routing T_8_26.sp4_h_r_1 <X> T_8_26.lc_trk_g0_1
 (17 0)  (413 416)  (413 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (414 417)  (414 417)  routing T_8_26.sp4_h_r_1 <X> T_8_26.lc_trk_g0_1
 (22 1)  (418 417)  (418 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (419 417)  (419 417)  routing T_8_26.sp12_h_r_10 <X> T_8_26.lc_trk_g0_2
 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (29 4)  (425 420)  (425 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_1 wire_bram/ram/WDATA_5
 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g0_2 <X> T_8_26.wire_bram/ram/WCLKE
 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (38 5)  (434 421)  (434 421)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (19 6)  (415 422)  (415 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (11 10)  (407 426)  (407 426)  routing T_8_26.sp4_v_b_5 <X> T_8_26.sp4_v_t_45
 (17 10)  (413 426)  (413 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (12 11)  (408 427)  (408 427)  routing T_8_26.sp4_v_b_5 <X> T_8_26.sp4_v_t_45
 (17 11)  (413 427)  (413 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (414 427)  (414 427)  routing T_8_26.sp4_r_v_b_37 <X> T_8_26.lc_trk_g2_5
 (28 12)  (424 428)  (424 428)  routing T_8_26.lc_trk_g2_5 <X> T_8_26.wire_bram/ram/WDATA_1
 (29 12)  (425 428)  (425 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (426 428)  (426 428)  routing T_8_26.lc_trk_g2_5 <X> T_8_26.wire_bram/ram/WDATA_1
 (39 13)  (435 429)  (435 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE


LogicTile_9_26

 (25 0)  (463 416)  (463 416)  routing T_9_26.sp4_h_r_10 <X> T_9_26.lc_trk_g0_2
 (26 0)  (464 416)  (464 416)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (31 0)  (469 416)  (469 416)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 416)  (470 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 416)  (472 416)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 416)  (474 416)  LC_0 Logic Functioning bit
 (38 0)  (476 416)  (476 416)  LC_0 Logic Functioning bit
 (22 1)  (460 417)  (460 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 417)  (461 417)  routing T_9_26.sp4_h_r_10 <X> T_9_26.lc_trk_g0_2
 (24 1)  (462 417)  (462 417)  routing T_9_26.sp4_h_r_10 <X> T_9_26.lc_trk_g0_2
 (27 1)  (465 417)  (465 417)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 417)  (467 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 417)  (469 417)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 417)  (475 417)  LC_0 Logic Functioning bit
 (39 1)  (477 417)  (477 417)  LC_0 Logic Functioning bit
 (11 2)  (449 418)  (449 418)  routing T_9_26.sp4_v_b_11 <X> T_9_26.sp4_v_t_39
 (9 3)  (447 419)  (447 419)  routing T_9_26.sp4_v_b_5 <X> T_9_26.sp4_v_t_36
 (10 3)  (448 419)  (448 419)  routing T_9_26.sp4_v_b_5 <X> T_9_26.sp4_v_t_36
 (12 3)  (450 419)  (450 419)  routing T_9_26.sp4_v_b_11 <X> T_9_26.sp4_v_t_39
 (16 6)  (454 422)  (454 422)  routing T_9_26.sp12_h_r_13 <X> T_9_26.lc_trk_g1_5
 (17 6)  (455 422)  (455 422)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (463 422)  (463 422)  routing T_9_26.sp4_v_t_3 <X> T_9_26.lc_trk_g1_6
 (22 7)  (460 423)  (460 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (461 423)  (461 423)  routing T_9_26.sp4_v_t_3 <X> T_9_26.lc_trk_g1_6
 (25 7)  (463 423)  (463 423)  routing T_9_26.sp4_v_t_3 <X> T_9_26.lc_trk_g1_6
 (6 10)  (444 426)  (444 426)  routing T_9_26.sp4_v_b_3 <X> T_9_26.sp4_v_t_43
 (13 10)  (451 426)  (451 426)  routing T_9_26.sp4_v_b_8 <X> T_9_26.sp4_v_t_45
 (29 10)  (467 426)  (467 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 426)  (469 426)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 426)  (472 426)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 426)  (474 426)  LC_5 Logic Functioning bit
 (38 10)  (476 426)  (476 426)  LC_5 Logic Functioning bit
 (51 10)  (489 426)  (489 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (443 427)  (443 427)  routing T_9_26.sp4_v_b_3 <X> T_9_26.sp4_v_t_43
 (9 11)  (447 427)  (447 427)  routing T_9_26.sp4_v_b_7 <X> T_9_26.sp4_v_t_42
 (30 11)  (468 427)  (468 427)  routing T_9_26.lc_trk_g0_2 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 427)  (474 427)  LC_5 Logic Functioning bit
 (38 11)  (476 427)  (476 427)  LC_5 Logic Functioning bit
 (11 14)  (449 430)  (449 430)  routing T_9_26.sp4_h_r_5 <X> T_9_26.sp4_v_t_46
 (13 14)  (451 430)  (451 430)  routing T_9_26.sp4_h_r_5 <X> T_9_26.sp4_v_t_46
 (12 15)  (450 431)  (450 431)  routing T_9_26.sp4_h_r_5 <X> T_9_26.sp4_v_t_46


LogicTile_10_26

 (2 0)  (494 416)  (494 416)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 2)  (511 418)  (511 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_11_26

 (19 9)  (565 425)  (565 425)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_12_26

 (9 2)  (609 418)  (609 418)  routing T_12_26.sp4_v_b_1 <X> T_12_26.sp4_h_l_36


LogicTile_13_26

 (19 8)  (673 424)  (673 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (9 14)  (663 430)  (663 430)  routing T_13_26.sp4_v_b_10 <X> T_13_26.sp4_h_l_47


LogicTile_14_26

 (28 0)  (736 416)  (736 416)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 416)  (737 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 416)  (738 416)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 416)  (740 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (743 416)  (743 416)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_0
 (36 0)  (744 416)  (744 416)  LC_0 Logic Functioning bit
 (37 0)  (745 416)  (745 416)  LC_0 Logic Functioning bit
 (38 0)  (746 416)  (746 416)  LC_0 Logic Functioning bit
 (39 0)  (747 416)  (747 416)  LC_0 Logic Functioning bit
 (44 0)  (752 416)  (752 416)  LC_0 Logic Functioning bit
 (32 1)  (740 417)  (740 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (741 417)  (741 417)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_0
 (34 1)  (742 417)  (742 417)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_0
 (35 1)  (743 417)  (743 417)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_0
 (36 1)  (744 417)  (744 417)  LC_0 Logic Functioning bit
 (37 1)  (745 417)  (745 417)  LC_0 Logic Functioning bit
 (38 1)  (746 417)  (746 417)  LC_0 Logic Functioning bit
 (39 1)  (747 417)  (747 417)  LC_0 Logic Functioning bit
 (49 1)  (757 417)  (757 417)  Carry_In_Mux bit 

 (27 2)  (735 418)  (735 418)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 418)  (736 418)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 418)  (737 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 418)  (738 418)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 418)  (740 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 418)  (744 418)  LC_1 Logic Functioning bit
 (37 2)  (745 418)  (745 418)  LC_1 Logic Functioning bit
 (38 2)  (746 418)  (746 418)  LC_1 Logic Functioning bit
 (39 2)  (747 418)  (747 418)  LC_1 Logic Functioning bit
 (44 2)  (752 418)  (752 418)  LC_1 Logic Functioning bit
 (17 3)  (725 419)  (725 419)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (30 3)  (738 419)  (738 419)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 419)  (740 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 419)  (741 419)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.input_2_1
 (34 3)  (742 419)  (742 419)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.input_2_1
 (36 3)  (744 419)  (744 419)  LC_1 Logic Functioning bit
 (37 3)  (745 419)  (745 419)  LC_1 Logic Functioning bit
 (38 3)  (746 419)  (746 419)  LC_1 Logic Functioning bit
 (39 3)  (747 419)  (747 419)  LC_1 Logic Functioning bit
 (27 4)  (735 420)  (735 420)  routing T_14_26.lc_trk_g1_6 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 420)  (737 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 420)  (738 420)  routing T_14_26.lc_trk_g1_6 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 420)  (740 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (743 420)  (743 420)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_2
 (36 4)  (744 420)  (744 420)  LC_2 Logic Functioning bit
 (39 4)  (747 420)  (747 420)  LC_2 Logic Functioning bit
 (41 4)  (749 420)  (749 420)  LC_2 Logic Functioning bit
 (42 4)  (750 420)  (750 420)  LC_2 Logic Functioning bit
 (44 4)  (752 420)  (752 420)  LC_2 Logic Functioning bit
 (22 5)  (730 421)  (730 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (30 5)  (738 421)  (738 421)  routing T_14_26.lc_trk_g1_6 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 421)  (740 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 421)  (741 421)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_2
 (34 5)  (742 421)  (742 421)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_2
 (35 5)  (743 421)  (743 421)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_2
 (36 5)  (744 421)  (744 421)  LC_2 Logic Functioning bit
 (39 5)  (747 421)  (747 421)  LC_2 Logic Functioning bit
 (41 5)  (749 421)  (749 421)  LC_2 Logic Functioning bit
 (42 5)  (750 421)  (750 421)  LC_2 Logic Functioning bit
 (48 5)  (756 421)  (756 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (1 6)  (709 422)  (709 422)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (25 6)  (733 422)  (733 422)  routing T_14_26.sp4_v_t_3 <X> T_14_26.lc_trk_g1_6
 (27 6)  (735 422)  (735 422)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 422)  (736 422)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 422)  (737 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 422)  (738 422)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 422)  (740 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 422)  (744 422)  LC_3 Logic Functioning bit
 (37 6)  (745 422)  (745 422)  LC_3 Logic Functioning bit
 (38 6)  (746 422)  (746 422)  LC_3 Logic Functioning bit
 (39 6)  (747 422)  (747 422)  LC_3 Logic Functioning bit
 (44 6)  (752 422)  (752 422)  LC_3 Logic Functioning bit
 (1 7)  (709 423)  (709 423)  routing T_14_26.glb_netwk_4 <X> T_14_26.glb2local_0
 (14 7)  (722 423)  (722 423)  routing T_14_26.sp4_h_r_4 <X> T_14_26.lc_trk_g1_4
 (15 7)  (723 423)  (723 423)  routing T_14_26.sp4_h_r_4 <X> T_14_26.lc_trk_g1_4
 (16 7)  (724 423)  (724 423)  routing T_14_26.sp4_h_r_4 <X> T_14_26.lc_trk_g1_4
 (17 7)  (725 423)  (725 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (730 423)  (730 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 423)  (731 423)  routing T_14_26.sp4_v_t_3 <X> T_14_26.lc_trk_g1_6
 (25 7)  (733 423)  (733 423)  routing T_14_26.sp4_v_t_3 <X> T_14_26.lc_trk_g1_6
 (30 7)  (738 423)  (738 423)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 423)  (740 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 423)  (741 423)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.input_2_3
 (34 7)  (742 423)  (742 423)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.input_2_3
 (35 7)  (743 423)  (743 423)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.input_2_3
 (36 7)  (744 423)  (744 423)  LC_3 Logic Functioning bit
 (37 7)  (745 423)  (745 423)  LC_3 Logic Functioning bit
 (38 7)  (746 423)  (746 423)  LC_3 Logic Functioning bit
 (39 7)  (747 423)  (747 423)  LC_3 Logic Functioning bit
 (19 8)  (727 424)  (727 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (729 424)  (729 424)  routing T_14_26.rgt_op_3 <X> T_14_26.lc_trk_g2_3
 (22 8)  (730 424)  (730 424)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 424)  (732 424)  routing T_14_26.rgt_op_3 <X> T_14_26.lc_trk_g2_3
 (28 8)  (736 424)  (736 424)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 424)  (737 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 424)  (740 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (743 424)  (743 424)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_4
 (36 8)  (744 424)  (744 424)  LC_4 Logic Functioning bit
 (37 8)  (745 424)  (745 424)  LC_4 Logic Functioning bit
 (38 8)  (746 424)  (746 424)  LC_4 Logic Functioning bit
 (39 8)  (747 424)  (747 424)  LC_4 Logic Functioning bit
 (44 8)  (752 424)  (752 424)  LC_4 Logic Functioning bit
 (30 9)  (738 425)  (738 425)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 425)  (740 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 425)  (741 425)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_4
 (34 9)  (742 425)  (742 425)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_4
 (35 9)  (743 425)  (743 425)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.input_2_4
 (36 9)  (744 425)  (744 425)  LC_4 Logic Functioning bit
 (37 9)  (745 425)  (745 425)  LC_4 Logic Functioning bit
 (38 9)  (746 425)  (746 425)  LC_4 Logic Functioning bit
 (39 9)  (747 425)  (747 425)  LC_4 Logic Functioning bit
 (15 10)  (723 426)  (723 426)  routing T_14_26.rgt_op_5 <X> T_14_26.lc_trk_g2_5
 (17 10)  (725 426)  (725 426)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 426)  (726 426)  routing T_14_26.rgt_op_5 <X> T_14_26.lc_trk_g2_5
 (25 10)  (733 426)  (733 426)  routing T_14_26.sp4_h_r_46 <X> T_14_26.lc_trk_g2_6
 (32 10)  (740 426)  (740 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 426)  (744 426)  LC_5 Logic Functioning bit
 (38 10)  (746 426)  (746 426)  LC_5 Logic Functioning bit
 (40 10)  (748 426)  (748 426)  LC_5 Logic Functioning bit
 (42 10)  (750 426)  (750 426)  LC_5 Logic Functioning bit
 (22 11)  (730 427)  (730 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 427)  (731 427)  routing T_14_26.sp4_h_r_46 <X> T_14_26.lc_trk_g2_6
 (24 11)  (732 427)  (732 427)  routing T_14_26.sp4_h_r_46 <X> T_14_26.lc_trk_g2_6
 (25 11)  (733 427)  (733 427)  routing T_14_26.sp4_h_r_46 <X> T_14_26.lc_trk_g2_6
 (26 11)  (734 427)  (734 427)  routing T_14_26.lc_trk_g1_2 <X> T_14_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 427)  (735 427)  routing T_14_26.lc_trk_g1_2 <X> T_14_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 427)  (737 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 427)  (745 427)  LC_5 Logic Functioning bit
 (39 11)  (747 427)  (747 427)  LC_5 Logic Functioning bit
 (41 11)  (749 427)  (749 427)  LC_5 Logic Functioning bit
 (43 11)  (751 427)  (751 427)  LC_5 Logic Functioning bit
 (48 11)  (756 427)  (756 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (733 428)  (733 428)  routing T_14_26.rgt_op_2 <X> T_14_26.lc_trk_g3_2
 (15 13)  (723 429)  (723 429)  routing T_14_26.tnr_op_0 <X> T_14_26.lc_trk_g3_0
 (17 13)  (725 429)  (725 429)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (730 429)  (730 429)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 429)  (732 429)  routing T_14_26.rgt_op_2 <X> T_14_26.lc_trk_g3_2
 (22 14)  (730 430)  (730 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (734 430)  (734 430)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 430)  (736 430)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 430)  (737 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 430)  (738 430)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 430)  (739 430)  routing T_14_26.lc_trk_g0_4 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 430)  (740 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 430)  (744 430)  LC_7 Logic Functioning bit
 (37 14)  (745 430)  (745 430)  LC_7 Logic Functioning bit
 (38 14)  (746 430)  (746 430)  LC_7 Logic Functioning bit
 (39 14)  (747 430)  (747 430)  LC_7 Logic Functioning bit
 (41 14)  (749 430)  (749 430)  LC_7 Logic Functioning bit
 (43 14)  (751 430)  (751 430)  LC_7 Logic Functioning bit
 (51 14)  (759 430)  (759 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (760 430)  (760 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (729 431)  (729 431)  routing T_14_26.sp4_r_v_b_47 <X> T_14_26.lc_trk_g3_7
 (27 15)  (735 431)  (735 431)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 431)  (737 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 431)  (738 431)  routing T_14_26.lc_trk_g2_6 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 431)  (744 431)  LC_7 Logic Functioning bit
 (37 15)  (745 431)  (745 431)  LC_7 Logic Functioning bit
 (38 15)  (746 431)  (746 431)  LC_7 Logic Functioning bit
 (39 15)  (747 431)  (747 431)  LC_7 Logic Functioning bit
 (40 15)  (748 431)  (748 431)  LC_7 Logic Functioning bit
 (41 15)  (749 431)  (749 431)  LC_7 Logic Functioning bit
 (42 15)  (750 431)  (750 431)  LC_7 Logic Functioning bit
 (43 15)  (751 431)  (751 431)  LC_7 Logic Functioning bit
 (52 15)  (760 431)  (760 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_26

 (14 0)  (776 416)  (776 416)  routing T_15_26.lft_op_0 <X> T_15_26.lc_trk_g0_0
 (21 0)  (783 416)  (783 416)  routing T_15_26.lft_op_3 <X> T_15_26.lc_trk_g0_3
 (22 0)  (784 416)  (784 416)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 416)  (786 416)  routing T_15_26.lft_op_3 <X> T_15_26.lc_trk_g0_3
 (25 0)  (787 416)  (787 416)  routing T_15_26.sp4_v_b_2 <X> T_15_26.lc_trk_g0_2
 (15 1)  (777 417)  (777 417)  routing T_15_26.lft_op_0 <X> T_15_26.lc_trk_g0_0
 (17 1)  (779 417)  (779 417)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (784 417)  (784 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (785 417)  (785 417)  routing T_15_26.sp4_v_b_2 <X> T_15_26.lc_trk_g0_2
 (0 2)  (762 418)  (762 418)  routing T_15_26.glb_netwk_6 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (1 2)  (763 418)  (763 418)  routing T_15_26.glb_netwk_6 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (2 2)  (764 418)  (764 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 418)  (776 418)  routing T_15_26.lft_op_4 <X> T_15_26.lc_trk_g0_4
 (21 2)  (783 418)  (783 418)  routing T_15_26.lft_op_7 <X> T_15_26.lc_trk_g0_7
 (22 2)  (784 418)  (784 418)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 418)  (786 418)  routing T_15_26.lft_op_7 <X> T_15_26.lc_trk_g0_7
 (15 3)  (777 419)  (777 419)  routing T_15_26.lft_op_4 <X> T_15_26.lc_trk_g0_4
 (17 3)  (779 419)  (779 419)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (0 4)  (762 420)  (762 420)  routing T_15_26.lc_trk_g2_2 <X> T_15_26.wire_logic_cluster/lc_7/cen
 (1 4)  (763 420)  (763 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 420)  (783 420)  routing T_15_26.wire_logic_cluster/lc_3/out <X> T_15_26.lc_trk_g1_3
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 420)  (788 420)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 420)  (792 420)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (802 420)  (802 420)  LC_2 Logic Functioning bit
 (42 4)  (804 420)  (804 420)  LC_2 Logic Functioning bit
 (45 4)  (807 420)  (807 420)  LC_2 Logic Functioning bit
 (1 5)  (763 421)  (763 421)  routing T_15_26.lc_trk_g2_2 <X> T_15_26.wire_logic_cluster/lc_7/cen
 (14 5)  (776 421)  (776 421)  routing T_15_26.top_op_0 <X> T_15_26.lc_trk_g1_0
 (15 5)  (777 421)  (777 421)  routing T_15_26.top_op_0 <X> T_15_26.lc_trk_g1_0
 (17 5)  (779 421)  (779 421)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (790 421)  (790 421)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 421)  (792 421)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 421)  (793 421)  routing T_15_26.lc_trk_g0_3 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 421)  (799 421)  LC_2 Logic Functioning bit
 (39 5)  (801 421)  (801 421)  LC_2 Logic Functioning bit
 (51 5)  (813 421)  (813 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (783 422)  (783 422)  routing T_15_26.wire_logic_cluster/lc_7/out <X> T_15_26.lc_trk_g1_7
 (22 6)  (784 422)  (784 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 422)  (788 422)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 422)  (792 422)  routing T_15_26.lc_trk_g0_4 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 422)  (796 422)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 422)  (802 422)  LC_3 Logic Functioning bit
 (42 6)  (804 422)  (804 422)  LC_3 Logic Functioning bit
 (45 6)  (807 422)  (807 422)  LC_3 Logic Functioning bit
 (26 7)  (788 423)  (788 423)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 423)  (791 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 423)  (793 423)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 423)  (798 423)  LC_3 Logic Functioning bit
 (38 7)  (800 423)  (800 423)  LC_3 Logic Functioning bit
 (25 8)  (787 424)  (787 424)  routing T_15_26.sp4_v_t_23 <X> T_15_26.lc_trk_g2_2
 (27 8)  (789 424)  (789 424)  routing T_15_26.lc_trk_g1_0 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 424)  (793 424)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 424)  (795 424)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 424)  (802 424)  LC_4 Logic Functioning bit
 (22 9)  (784 425)  (784 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 425)  (785 425)  routing T_15_26.sp4_v_t_23 <X> T_15_26.lc_trk_g2_2
 (25 9)  (787 425)  (787 425)  routing T_15_26.sp4_v_t_23 <X> T_15_26.lc_trk_g2_2
 (26 9)  (788 425)  (788 425)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 425)  (789 425)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 425)  (791 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 425)  (794 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (797 425)  (797 425)  routing T_15_26.lc_trk_g0_2 <X> T_15_26.input_2_4
 (14 10)  (776 426)  (776 426)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (17 10)  (779 426)  (779 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 426)  (780 426)  routing T_15_26.wire_logic_cluster/lc_5/out <X> T_15_26.lc_trk_g2_5
 (26 10)  (788 426)  (788 426)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (35 10)  (797 426)  (797 426)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.input_2_5
 (38 10)  (800 426)  (800 426)  LC_5 Logic Functioning bit
 (39 10)  (801 426)  (801 426)  LC_5 Logic Functioning bit
 (40 10)  (802 426)  (802 426)  LC_5 Logic Functioning bit
 (41 10)  (803 426)  (803 426)  LC_5 Logic Functioning bit
 (45 10)  (807 426)  (807 426)  LC_5 Logic Functioning bit
 (3 11)  (765 427)  (765 427)  routing T_15_26.sp12_v_b_1 <X> T_15_26.sp12_h_l_22
 (14 11)  (776 427)  (776 427)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (16 11)  (778 427)  (778 427)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (17 11)  (779 427)  (779 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (28 11)  (790 427)  (790 427)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 427)  (791 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 427)  (794 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (797 427)  (797 427)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.input_2_5
 (25 12)  (787 428)  (787 428)  routing T_15_26.bnl_op_2 <X> T_15_26.lc_trk_g3_2
 (22 13)  (784 429)  (784 429)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 429)  (787 429)  routing T_15_26.bnl_op_2 <X> T_15_26.lc_trk_g3_2
 (12 14)  (774 430)  (774 430)  routing T_15_26.sp4_v_b_11 <X> T_15_26.sp4_h_l_46
 (26 14)  (788 430)  (788 430)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 430)  (793 430)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 430)  (796 430)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 430)  (799 430)  LC_7 Logic Functioning bit
 (40 14)  (802 430)  (802 430)  LC_7 Logic Functioning bit
 (45 14)  (807 430)  (807 430)  LC_7 Logic Functioning bit
 (26 15)  (788 431)  (788 431)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 431)  (791 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 431)  (793 431)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 431)  (794 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 431)  (795 431)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.input_2_7
 (34 15)  (796 431)  (796 431)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.input_2_7
 (35 15)  (797 431)  (797 431)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.input_2_7
 (36 15)  (798 431)  (798 431)  LC_7 Logic Functioning bit
 (41 15)  (803 431)  (803 431)  LC_7 Logic Functioning bit


LogicTile_16_26

 (14 1)  (830 417)  (830 417)  routing T_16_26.sp4_r_v_b_35 <X> T_16_26.lc_trk_g0_0
 (17 1)  (833 417)  (833 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 2)  (838 418)  (838 418)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 418)  (840 418)  routing T_16_26.bot_op_7 <X> T_16_26.lc_trk_g0_7
 (27 2)  (843 418)  (843 418)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 418)  (844 418)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 418)  (845 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 418)  (846 418)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 418)  (847 418)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 418)  (848 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 418)  (850 418)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 418)  (856 418)  LC_1 Logic Functioning bit
 (42 2)  (858 418)  (858 418)  LC_1 Logic Functioning bit
 (15 3)  (831 419)  (831 419)  routing T_16_26.bot_op_4 <X> T_16_26.lc_trk_g0_4
 (17 3)  (833 419)  (833 419)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (31 3)  (847 419)  (847 419)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 419)  (856 419)  LC_1 Logic Functioning bit
 (42 3)  (858 419)  (858 419)  LC_1 Logic Functioning bit
 (25 4)  (841 420)  (841 420)  routing T_16_26.lft_op_2 <X> T_16_26.lc_trk_g1_2
 (22 5)  (838 421)  (838 421)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 421)  (840 421)  routing T_16_26.lft_op_2 <X> T_16_26.lc_trk_g1_2
 (14 6)  (830 422)  (830 422)  routing T_16_26.lft_op_4 <X> T_16_26.lc_trk_g1_4
 (21 6)  (837 422)  (837 422)  routing T_16_26.lft_op_7 <X> T_16_26.lc_trk_g1_7
 (22 6)  (838 422)  (838 422)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 422)  (840 422)  routing T_16_26.lft_op_7 <X> T_16_26.lc_trk_g1_7
 (15 7)  (831 423)  (831 423)  routing T_16_26.lft_op_4 <X> T_16_26.lc_trk_g1_4
 (17 7)  (833 423)  (833 423)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (17 8)  (833 424)  (833 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 424)  (834 424)  routing T_16_26.wire_logic_cluster/lc_1/out <X> T_16_26.lc_trk_g2_1
 (26 10)  (842 426)  (842 426)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 426)  (845 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 426)  (847 426)  routing T_16_26.lc_trk_g0_4 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 426)  (848 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (856 426)  (856 426)  LC_5 Logic Functioning bit
 (26 11)  (842 427)  (842 427)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 427)  (845 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 427)  (848 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (850 427)  (850 427)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.input_2_5
 (35 11)  (851 427)  (851 427)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.input_2_5
 (17 12)  (833 428)  (833 428)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 428)  (834 428)  routing T_16_26.bnl_op_1 <X> T_16_26.lc_trk_g3_1
 (27 12)  (843 428)  (843 428)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 428)  (845 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 428)  (846 428)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 428)  (848 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 428)  (849 428)  routing T_16_26.lc_trk_g2_1 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 428)  (852 428)  LC_6 Logic Functioning bit
 (46 12)  (862 428)  (862 428)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (866 428)  (866 428)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (834 429)  (834 429)  routing T_16_26.bnl_op_1 <X> T_16_26.lc_trk_g3_1
 (27 13)  (843 429)  (843 429)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 429)  (844 429)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 429)  (845 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (48 13)  (864 429)  (864 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (869 429)  (869 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (17 14)  (833 430)  (833 430)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (834 430)  (834 430)  routing T_16_26.bnl_op_5 <X> T_16_26.lc_trk_g3_5
 (18 15)  (834 431)  (834 431)  routing T_16_26.bnl_op_5 <X> T_16_26.lc_trk_g3_5


LogicTile_17_26

 (19 10)  (893 426)  (893 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_18_26

 (3 3)  (931 419)  (931 419)  routing T_18_26.sp12_v_b_0 <X> T_18_26.sp12_h_l_23


LogicTile_21_26

 (5 13)  (1095 429)  (1095 429)  routing T_21_26.sp4_h_r_9 <X> T_21_26.sp4_v_b_9


LogicTile_22_26

 (0 2)  (1144 418)  (1144 418)  routing T_22_26.glb_netwk_6 <X> T_22_26.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 418)  (1145 418)  routing T_22_26.glb_netwk_6 <X> T_22_26.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 418)  (1146 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1148 418)  (1148 418)  routing T_22_26.sp4_v_b_4 <X> T_22_26.sp4_v_t_37
 (6 2)  (1150 418)  (1150 418)  routing T_22_26.sp4_v_b_4 <X> T_22_26.sp4_v_t_37
 (14 2)  (1158 418)  (1158 418)  routing T_22_26.sp4_h_l_9 <X> T_22_26.lc_trk_g0_4
 (14 3)  (1158 419)  (1158 419)  routing T_22_26.sp4_h_l_9 <X> T_22_26.lc_trk_g0_4
 (15 3)  (1159 419)  (1159 419)  routing T_22_26.sp4_h_l_9 <X> T_22_26.lc_trk_g0_4
 (16 3)  (1160 419)  (1160 419)  routing T_22_26.sp4_h_l_9 <X> T_22_26.lc_trk_g0_4
 (17 3)  (1161 419)  (1161 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (1 4)  (1145 420)  (1145 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1166 420)  (1166 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (1144 421)  (1144 421)  routing T_22_26.lc_trk_g1_3 <X> T_22_26.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 421)  (1145 421)  routing T_22_26.lc_trk_g1_3 <X> T_22_26.wire_logic_cluster/lc_7/cen
 (21 5)  (1165 421)  (1165 421)  routing T_22_26.sp4_r_v_b_27 <X> T_22_26.lc_trk_g1_3
 (31 10)  (1175 426)  (1175 426)  routing T_22_26.lc_trk_g0_4 <X> T_22_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 426)  (1176 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 426)  (1180 426)  LC_5 Logic Functioning bit
 (37 10)  (1181 426)  (1181 426)  LC_5 Logic Functioning bit
 (38 10)  (1182 426)  (1182 426)  LC_5 Logic Functioning bit
 (39 10)  (1183 426)  (1183 426)  LC_5 Logic Functioning bit
 (45 10)  (1189 426)  (1189 426)  LC_5 Logic Functioning bit
 (36 11)  (1180 427)  (1180 427)  LC_5 Logic Functioning bit
 (37 11)  (1181 427)  (1181 427)  LC_5 Logic Functioning bit
 (38 11)  (1182 427)  (1182 427)  LC_5 Logic Functioning bit
 (39 11)  (1183 427)  (1183 427)  LC_5 Logic Functioning bit
 (52 11)  (1196 427)  (1196 427)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (0 14)  (1144 430)  (1144 430)  routing T_22_26.glb_netwk_4 <X> T_22_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 430)  (1145 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_26

 (6 0)  (1312 416)  (1312 416)  routing T_25_26.sp4_v_t_44 <X> T_25_26.sp4_v_b_0
 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 416)  (1323 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (1327 416)  (1327 416)  routing T_25_26.sp4_v_b_3 <X> T_25_26.lc_trk_g0_3
 (22 0)  (1328 416)  (1328 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 416)  (1329 416)  routing T_25_26.sp4_v_b_3 <X> T_25_26.lc_trk_g0_3
 (26 0)  (1332 416)  (1332 416)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_0
 (5 1)  (1311 417)  (1311 417)  routing T_25_26.sp4_v_t_44 <X> T_25_26.sp4_v_b_0
 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (1332 417)  (1332 417)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_0
 (27 1)  (1333 417)  (1333 417)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_0
 (28 1)  (1334 417)  (1334 417)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_0
 (29 1)  (1335 417)  (1335 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (1327 418)  (1327 418)  routing T_25_26.sp4_v_b_7 <X> T_25_26.lc_trk_g0_7
 (22 2)  (1328 418)  (1328 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1329 418)  (1329 418)  routing T_25_26.sp4_v_b_7 <X> T_25_26.lc_trk_g0_7
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 419)  (1328 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 419)  (1331 419)  routing T_25_26.sp4_r_v_b_30 <X> T_25_26.lc_trk_g0_6
 (26 3)  (1332 419)  (1332 419)  routing T_25_26.lc_trk_g0_3 <X> T_25_26.input0_1
 (29 3)  (1335 419)  (1335 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (16 4)  (1322 420)  (1322 420)  routing T_25_26.sp4_v_b_1 <X> T_25_26.lc_trk_g1_1
 (17 4)  (1323 420)  (1323 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1324 420)  (1324 420)  routing T_25_26.sp4_v_b_1 <X> T_25_26.lc_trk_g1_1
 (22 4)  (1328 420)  (1328 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 420)  (1329 420)  routing T_25_26.sp4_v_b_19 <X> T_25_26.lc_trk_g1_3
 (24 4)  (1330 420)  (1330 420)  routing T_25_26.sp4_v_b_19 <X> T_25_26.lc_trk_g1_3
 (0 5)  (1306 421)  (1306 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (14 5)  (1320 421)  (1320 421)  routing T_25_26.sp4_r_v_b_24 <X> T_25_26.lc_trk_g1_0
 (17 5)  (1323 421)  (1323 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (1333 421)  (1333 421)  routing T_25_26.lc_trk_g1_1 <X> T_25_26.input0_2
 (29 5)  (1335 421)  (1335 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (4 6)  (1310 422)  (1310 422)  routing T_25_26.sp4_v_b_7 <X> T_25_26.sp4_v_t_38
 (6 6)  (1312 422)  (1312 422)  routing T_25_26.sp4_v_b_7 <X> T_25_26.sp4_v_t_38
 (11 6)  (1317 422)  (1317 422)  routing T_25_26.sp4_v_b_9 <X> T_25_26.sp4_v_t_40
 (13 6)  (1319 422)  (1319 422)  routing T_25_26.sp4_v_b_9 <X> T_25_26.sp4_v_t_40
 (22 6)  (1328 422)  (1328 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 422)  (1329 422)  routing T_25_26.sp4_v_t_10 <X> T_25_26.lc_trk_g1_7
 (24 6)  (1330 422)  (1330 422)  routing T_25_26.sp4_v_t_10 <X> T_25_26.lc_trk_g1_7
 (27 7)  (1333 423)  (1333 423)  routing T_25_26.lc_trk_g1_0 <X> T_25_26.input0_3
 (29 7)  (1335 423)  (1335 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (16 8)  (1322 424)  (1322 424)  routing T_25_26.sp4_v_b_33 <X> T_25_26.lc_trk_g2_1
 (17 8)  (1323 424)  (1323 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 424)  (1324 424)  routing T_25_26.sp4_v_b_33 <X> T_25_26.lc_trk_g2_1
 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (28 8)  (1334 424)  (1334 424)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 424)  (1336 424)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (39 8)  (1345 424)  (1345 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 9)  (1320 425)  (1320 425)  routing T_25_26.sp4_r_v_b_32 <X> T_25_26.lc_trk_g2_0
 (17 9)  (1323 425)  (1323 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1324 425)  (1324 425)  routing T_25_26.sp4_v_b_33 <X> T_25_26.lc_trk_g2_1
 (28 9)  (1334 425)  (1334 425)  routing T_25_26.lc_trk_g2_0 <X> T_25_26.input0_4
 (29 9)  (1335 425)  (1335 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (30 9)  (1336 425)  (1336 425)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (6 10)  (1312 426)  (1312 426)  routing T_25_26.sp4_v_b_3 <X> T_25_26.sp4_v_t_43
 (5 11)  (1311 427)  (1311 427)  routing T_25_26.sp4_v_b_3 <X> T_25_26.sp4_v_t_43
 (27 11)  (1333 427)  (1333 427)  routing T_25_26.lc_trk_g3_0 <X> T_25_26.input0_5
 (28 11)  (1334 427)  (1334 427)  routing T_25_26.lc_trk_g3_0 <X> T_25_26.input0_5
 (29 11)  (1335 427)  (1335 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 427)  (1338 427)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 427)  (1339 427)  routing T_25_26.lc_trk_g2_1 <X> T_25_26.input2_5
 (14 12)  (1320 428)  (1320 428)  routing T_25_26.sp4_v_t_13 <X> T_25_26.lc_trk_g3_0
 (26 12)  (1332 428)  (1332 428)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_6
 (35 12)  (1341 428)  (1341 428)  routing T_25_26.lc_trk_g0_6 <X> T_25_26.input2_6
 (16 13)  (1322 429)  (1322 429)  routing T_25_26.sp4_v_t_13 <X> T_25_26.lc_trk_g3_0
 (17 13)  (1323 429)  (1323 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (26 13)  (1332 429)  (1332 429)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_6
 (27 13)  (1333 429)  (1333 429)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_6
 (29 13)  (1335 429)  (1335 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 429)  (1338 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 429)  (1341 429)  routing T_25_26.lc_trk_g0_6 <X> T_25_26.input2_6
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (5 14)  (1311 430)  (1311 430)  routing T_25_26.sp4_v_t_44 <X> T_25_26.sp4_h_l_44
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (1328 430)  (1328 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1332 430)  (1332 430)  routing T_25_26.lc_trk_g0_7 <X> T_25_26.input0_7
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (6 15)  (1312 431)  (1312 431)  routing T_25_26.sp4_v_t_44 <X> T_25_26.sp4_h_l_44
 (21 15)  (1327 431)  (1327 431)  routing T_25_26.sp4_r_v_b_47 <X> T_25_26.lc_trk_g3_7
 (22 15)  (1328 431)  (1328 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1329 431)  (1329 431)  routing T_25_26.sp12_v_b_14 <X> T_25_26.lc_trk_g3_6
 (26 15)  (1332 431)  (1332 431)  routing T_25_26.lc_trk_g0_7 <X> T_25_26.input0_7
 (29 15)  (1335 431)  (1335 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 431)  (1338 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_26

 (4 6)  (1352 422)  (1352 422)  routing T_26_26.sp4_v_b_3 <X> T_26_26.sp4_v_t_38


LogicTile_27_26

 (8 4)  (1410 420)  (1410 420)  routing T_27_26.sp4_v_b_4 <X> T_27_26.sp4_h_r_4
 (9 4)  (1411 420)  (1411 420)  routing T_27_26.sp4_v_b_4 <X> T_27_26.sp4_h_r_4


LogicTile_30_26

 (4 2)  (1568 418)  (1568 418)  routing T_30_26.sp4_v_b_0 <X> T_30_26.sp4_v_t_37


LogicTile_31_26

 (4 1)  (1622 417)  (1622 417)  routing T_31_26.sp4_h_l_41 <X> T_31_26.sp4_h_r_0
 (6 1)  (1624 417)  (1624 417)  routing T_31_26.sp4_h_l_41 <X> T_31_26.sp4_h_r_0


IO_Tile_33_26

 (11 6)  (1737 422)  (1737 422)  routing T_33_26.span4_horz_13 <X> T_33_26.span4_vert_t_14
 (12 6)  (1738 422)  (1738 422)  routing T_33_26.span4_horz_13 <X> T_33_26.span4_vert_t_14
 (11 12)  (1737 428)  (1737 428)  routing T_33_26.span4_vert_b_3 <X> T_33_26.span4_vert_t_15


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_6 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g0_6 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (4 7)  (13 407)  (13 407)  routing T_0_25.span4_vert_b_6 <X> T_0_25.lc_trk_g0_6
 (5 7)  (12 407)  (12 407)  routing T_0_25.span4_vert_b_6 <X> T_0_25.lc_trk_g0_6
 (7 7)  (10 407)  (10 407)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 402)  (396 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 4)  (399 404)  (399 404)  routing T_8_25.sp12_v_b_0 <X> T_8_25.sp12_h_r_0
 (25 4)  (421 404)  (421 404)  routing T_8_25.sp12_h_l_1 <X> T_8_25.lc_trk_g1_2
 (28 4)  (424 404)  (424 404)  routing T_8_25.lc_trk_g2_5 <X> T_8_25.wire_bram/ram/WDATA_13
 (29 4)  (425 404)  (425 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_13
 (30 4)  (426 404)  (426 404)  routing T_8_25.lc_trk_g2_5 <X> T_8_25.wire_bram/ram/WDATA_13
 (37 4)  (433 404)  (433 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_v_b_0 <X> T_8_25.sp12_h_r_0
 (22 5)  (418 405)  (418 405)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_1 lc_trk_g1_2
 (24 5)  (420 405)  (420 405)  routing T_8_25.sp12_h_l_1 <X> T_8_25.lc_trk_g1_2
 (25 5)  (421 405)  (421 405)  routing T_8_25.sp12_h_l_1 <X> T_8_25.lc_trk_g1_2
 (17 6)  (413 406)  (413 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 407)  (414 407)  routing T_8_25.sp4_r_v_b_29 <X> T_8_25.lc_trk_g1_5
 (15 10)  (411 410)  (411 410)  routing T_8_25.rgt_op_5 <X> T_8_25.lc_trk_g2_5
 (17 10)  (413 410)  (413 410)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (414 410)  (414 410)  routing T_8_25.rgt_op_5 <X> T_8_25.lc_trk_g2_5
 (27 12)  (423 412)  (423 412)  routing T_8_25.lc_trk_g1_2 <X> T_8_25.wire_bram/ram/WDATA_9
 (29 12)  (425 412)  (425 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_9
 (30 13)  (426 413)  (426 413)  routing T_8_25.lc_trk_g1_2 <X> T_8_25.wire_bram/ram/WDATA_9
 (36 13)  (432 413)  (432 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 415)  (396 415)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_bram/ram/RE
 (7 15)  (403 415)  (403 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_25

 (4 2)  (442 402)  (442 402)  routing T_9_25.sp4_h_r_6 <X> T_9_25.sp4_v_t_37
 (6 2)  (444 402)  (444 402)  routing T_9_25.sp4_h_r_6 <X> T_9_25.sp4_v_t_37
 (5 3)  (443 403)  (443 403)  routing T_9_25.sp4_h_r_6 <X> T_9_25.sp4_v_t_37
 (14 5)  (452 405)  (452 405)  routing T_9_25.sp4_r_v_b_24 <X> T_9_25.lc_trk_g1_0
 (17 5)  (455 405)  (455 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 6)  (460 406)  (460 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (461 406)  (461 406)  routing T_9_25.sp4_h_r_7 <X> T_9_25.lc_trk_g1_7
 (24 6)  (462 406)  (462 406)  routing T_9_25.sp4_h_r_7 <X> T_9_25.lc_trk_g1_7
 (21 7)  (459 407)  (459 407)  routing T_9_25.sp4_h_r_7 <X> T_9_25.lc_trk_g1_7
 (4 10)  (442 410)  (442 410)  routing T_9_25.sp4_v_b_10 <X> T_9_25.sp4_v_t_43
 (6 10)  (444 410)  (444 410)  routing T_9_25.sp4_v_b_10 <X> T_9_25.sp4_v_t_43
 (31 10)  (469 410)  (469 410)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 410)  (472 410)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 410)  (474 410)  LC_5 Logic Functioning bit
 (38 10)  (476 410)  (476 410)  LC_5 Logic Functioning bit
 (27 11)  (465 411)  (465 411)  routing T_9_25.lc_trk_g1_0 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 411)  (467 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 411)  (469 411)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 411)  (475 411)  LC_5 Logic Functioning bit
 (39 11)  (477 411)  (477 411)  LC_5 Logic Functioning bit


LogicTile_10_25



LogicTile_11_25

 (8 9)  (554 409)  (554 409)  routing T_11_25.sp4_h_l_36 <X> T_11_25.sp4_v_b_7
 (9 9)  (555 409)  (555 409)  routing T_11_25.sp4_h_l_36 <X> T_11_25.sp4_v_b_7
 (10 9)  (556 409)  (556 409)  routing T_11_25.sp4_h_l_36 <X> T_11_25.sp4_v_b_7


LogicTile_12_25

 (22 0)  (622 400)  (622 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (621 401)  (621 401)  routing T_12_25.sp4_r_v_b_32 <X> T_12_25.lc_trk_g0_3
 (32 2)  (632 402)  (632 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 402)  (634 402)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 402)  (636 402)  LC_1 Logic Functioning bit
 (38 2)  (638 402)  (638 402)  LC_1 Logic Functioning bit
 (47 2)  (647 402)  (647 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (626 403)  (626 403)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 403)  (627 403)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 403)  (629 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 403)  (631 403)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 403)  (637 403)  LC_1 Logic Functioning bit
 (39 3)  (639 403)  (639 403)  LC_1 Logic Functioning bit
 (22 4)  (622 404)  (622 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (623 404)  (623 404)  routing T_12_25.sp12_h_l_16 <X> T_12_25.lc_trk_g1_3
 (21 5)  (621 405)  (621 405)  routing T_12_25.sp12_h_l_16 <X> T_12_25.lc_trk_g1_3
 (22 5)  (622 405)  (622 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (29 12)  (629 412)  (629 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 412)  (634 412)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 412)  (636 412)  LC_6 Logic Functioning bit
 (38 12)  (638 412)  (638 412)  LC_6 Logic Functioning bit
 (30 13)  (630 413)  (630 413)  routing T_12_25.lc_trk_g0_3 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 413)  (631 413)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 413)  (636 413)  LC_6 Logic Functioning bit
 (38 13)  (638 413)  (638 413)  LC_6 Logic Functioning bit
 (48 13)  (648 413)  (648 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_13_25

 (22 0)  (676 400)  (676 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (679 400)  (679 400)  routing T_13_25.sp4_v_b_2 <X> T_13_25.lc_trk_g0_2
 (21 1)  (675 401)  (675 401)  routing T_13_25.sp4_r_v_b_32 <X> T_13_25.lc_trk_g0_3
 (22 1)  (676 401)  (676 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 401)  (677 401)  routing T_13_25.sp4_v_b_2 <X> T_13_25.lc_trk_g0_2
 (10 10)  (664 410)  (664 410)  routing T_13_25.sp4_v_b_2 <X> T_13_25.sp4_h_l_42
 (32 10)  (686 410)  (686 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 410)  (690 410)  LC_5 Logic Functioning bit
 (38 10)  (692 410)  (692 410)  LC_5 Logic Functioning bit
 (4 11)  (658 411)  (658 411)  routing T_13_25.sp4_h_r_10 <X> T_13_25.sp4_h_l_43
 (6 11)  (660 411)  (660 411)  routing T_13_25.sp4_h_r_10 <X> T_13_25.sp4_h_l_43
 (26 11)  (680 411)  (680 411)  routing T_13_25.lc_trk_g0_3 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 411)  (683 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 411)  (685 411)  routing T_13_25.lc_trk_g0_2 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 411)  (691 411)  LC_5 Logic Functioning bit
 (39 11)  (693 411)  (693 411)  LC_5 Logic Functioning bit
 (46 11)  (700 411)  (700 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_14_25

 (27 0)  (735 400)  (735 400)  routing T_14_25.lc_trk_g1_0 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (752 400)  (752 400)  LC_0 Logic Functioning bit
 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0
 (50 1)  (758 401)  (758 401)  Carry_In_Mux bit 

 (27 2)  (735 402)  (735 402)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 402)  (738 402)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (743 402)  (743 402)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.input_2_1
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (37 2)  (745 402)  (745 402)  LC_1 Logic Functioning bit
 (38 2)  (746 402)  (746 402)  LC_1 Logic Functioning bit
 (39 2)  (747 402)  (747 402)  LC_1 Logic Functioning bit
 (44 2)  (752 402)  (752 402)  LC_1 Logic Functioning bit
 (46 2)  (754 402)  (754 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (30 3)  (738 403)  (738 403)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 403)  (740 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (742 403)  (742 403)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.input_2_1
 (35 3)  (743 403)  (743 403)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.input_2_1
 (36 3)  (744 403)  (744 403)  LC_1 Logic Functioning bit
 (37 3)  (745 403)  (745 403)  LC_1 Logic Functioning bit
 (38 3)  (746 403)  (746 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (10 4)  (718 404)  (718 404)  routing T_14_25.sp4_v_t_46 <X> T_14_25.sp4_h_r_4
 (28 4)  (736 404)  (736 404)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 404)  (738 404)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (743 404)  (743 404)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.input_2_2
 (36 4)  (744 404)  (744 404)  LC_2 Logic Functioning bit
 (37 4)  (745 404)  (745 404)  LC_2 Logic Functioning bit
 (38 4)  (746 404)  (746 404)  LC_2 Logic Functioning bit
 (39 4)  (747 404)  (747 404)  LC_2 Logic Functioning bit
 (44 4)  (752 404)  (752 404)  LC_2 Logic Functioning bit
 (14 5)  (722 405)  (722 405)  routing T_14_25.sp4_h_r_0 <X> T_14_25.lc_trk_g1_0
 (15 5)  (723 405)  (723 405)  routing T_14_25.sp4_h_r_0 <X> T_14_25.lc_trk_g1_0
 (16 5)  (724 405)  (724 405)  routing T_14_25.sp4_h_r_0 <X> T_14_25.lc_trk_g1_0
 (17 5)  (725 405)  (725 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (30 5)  (738 405)  (738 405)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 405)  (740 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 405)  (742 405)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.input_2_2
 (35 5)  (743 405)  (743 405)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.input_2_2
 (36 5)  (744 405)  (744 405)  LC_2 Logic Functioning bit
 (37 5)  (745 405)  (745 405)  LC_2 Logic Functioning bit
 (38 5)  (746 405)  (746 405)  LC_2 Logic Functioning bit
 (39 5)  (747 405)  (747 405)  LC_2 Logic Functioning bit
 (22 6)  (730 406)  (730 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (735 406)  (735 406)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 406)  (737 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 406)  (738 406)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (743 406)  (743 406)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.input_2_3
 (36 6)  (744 406)  (744 406)  LC_3 Logic Functioning bit
 (37 6)  (745 406)  (745 406)  LC_3 Logic Functioning bit
 (38 6)  (746 406)  (746 406)  LC_3 Logic Functioning bit
 (39 6)  (747 406)  (747 406)  LC_3 Logic Functioning bit
 (44 6)  (752 406)  (752 406)  LC_3 Logic Functioning bit
 (22 7)  (730 407)  (730 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 407)  (731 407)  routing T_14_25.sp4_h_r_6 <X> T_14_25.lc_trk_g1_6
 (24 7)  (732 407)  (732 407)  routing T_14_25.sp4_h_r_6 <X> T_14_25.lc_trk_g1_6
 (25 7)  (733 407)  (733 407)  routing T_14_25.sp4_h_r_6 <X> T_14_25.lc_trk_g1_6
 (30 7)  (738 407)  (738 407)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 407)  (740 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (741 407)  (741 407)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.input_2_3
 (36 7)  (744 407)  (744 407)  LC_3 Logic Functioning bit
 (37 7)  (745 407)  (745 407)  LC_3 Logic Functioning bit
 (38 7)  (746 407)  (746 407)  LC_3 Logic Functioning bit
 (39 7)  (747 407)  (747 407)  LC_3 Logic Functioning bit
 (21 8)  (729 408)  (729 408)  routing T_14_25.rgt_op_3 <X> T_14_25.lc_trk_g2_3
 (22 8)  (730 408)  (730 408)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 408)  (732 408)  routing T_14_25.rgt_op_3 <X> T_14_25.lc_trk_g2_3
 (27 8)  (735 408)  (735 408)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 408)  (736 408)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (743 408)  (743 408)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.input_2_4
 (36 8)  (744 408)  (744 408)  LC_4 Logic Functioning bit
 (37 8)  (745 408)  (745 408)  LC_4 Logic Functioning bit
 (38 8)  (746 408)  (746 408)  LC_4 Logic Functioning bit
 (39 8)  (747 408)  (747 408)  LC_4 Logic Functioning bit
 (44 8)  (752 408)  (752 408)  LC_4 Logic Functioning bit
 (30 9)  (738 409)  (738 409)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 409)  (740 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (742 409)  (742 409)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.input_2_4
 (35 9)  (743 409)  (743 409)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.input_2_4
 (36 9)  (744 409)  (744 409)  LC_4 Logic Functioning bit
 (37 9)  (745 409)  (745 409)  LC_4 Logic Functioning bit
 (38 9)  (746 409)  (746 409)  LC_4 Logic Functioning bit
 (39 9)  (747 409)  (747 409)  LC_4 Logic Functioning bit
 (15 10)  (723 410)  (723 410)  routing T_14_25.rgt_op_5 <X> T_14_25.lc_trk_g2_5
 (17 10)  (725 410)  (725 410)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 410)  (726 410)  routing T_14_25.rgt_op_5 <X> T_14_25.lc_trk_g2_5
 (22 10)  (730 410)  (730 410)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 410)  (732 410)  routing T_14_25.tnr_op_7 <X> T_14_25.lc_trk_g2_7
 (27 10)  (735 410)  (735 410)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 410)  (738 410)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 410)  (744 410)  LC_5 Logic Functioning bit
 (37 10)  (745 410)  (745 410)  LC_5 Logic Functioning bit
 (38 10)  (746 410)  (746 410)  LC_5 Logic Functioning bit
 (39 10)  (747 410)  (747 410)  LC_5 Logic Functioning bit
 (44 10)  (752 410)  (752 410)  LC_5 Logic Functioning bit
 (30 11)  (738 411)  (738 411)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 411)  (740 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (741 411)  (741 411)  routing T_14_25.lc_trk_g2_3 <X> T_14_25.input_2_5
 (35 11)  (743 411)  (743 411)  routing T_14_25.lc_trk_g2_3 <X> T_14_25.input_2_5
 (36 11)  (744 411)  (744 411)  LC_5 Logic Functioning bit
 (37 11)  (745 411)  (745 411)  LC_5 Logic Functioning bit
 (38 11)  (746 411)  (746 411)  LC_5 Logic Functioning bit
 (39 11)  (747 411)  (747 411)  LC_5 Logic Functioning bit
 (46 11)  (754 411)  (754 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (722 412)  (722 412)  routing T_14_25.rgt_op_0 <X> T_14_25.lc_trk_g3_0
 (25 12)  (733 412)  (733 412)  routing T_14_25.rgt_op_2 <X> T_14_25.lc_trk_g3_2
 (27 12)  (735 412)  (735 412)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 412)  (736 412)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (743 412)  (743 412)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.input_2_6
 (36 12)  (744 412)  (744 412)  LC_6 Logic Functioning bit
 (39 12)  (747 412)  (747 412)  LC_6 Logic Functioning bit
 (41 12)  (749 412)  (749 412)  LC_6 Logic Functioning bit
 (42 12)  (750 412)  (750 412)  LC_6 Logic Functioning bit
 (44 12)  (752 412)  (752 412)  LC_6 Logic Functioning bit
 (7 13)  (715 413)  (715 413)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (723 413)  (723 413)  routing T_14_25.rgt_op_0 <X> T_14_25.lc_trk_g3_0
 (17 13)  (725 413)  (725 413)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 413)  (730 413)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 413)  (732 413)  routing T_14_25.rgt_op_2 <X> T_14_25.lc_trk_g3_2
 (32 13)  (740 413)  (740 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (742 413)  (742 413)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.input_2_6
 (35 13)  (743 413)  (743 413)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.input_2_6
 (36 13)  (744 413)  (744 413)  LC_6 Logic Functioning bit
 (39 13)  (747 413)  (747 413)  LC_6 Logic Functioning bit
 (41 13)  (749 413)  (749 413)  LC_6 Logic Functioning bit
 (42 13)  (750 413)  (750 413)  LC_6 Logic Functioning bit
 (14 14)  (722 414)  (722 414)  routing T_14_25.rgt_op_4 <X> T_14_25.lc_trk_g3_4
 (27 14)  (735 414)  (735 414)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 414)  (737 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 414)  (738 414)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 414)  (740 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (743 414)  (743 414)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.input_2_7
 (36 14)  (744 414)  (744 414)  LC_7 Logic Functioning bit
 (37 14)  (745 414)  (745 414)  LC_7 Logic Functioning bit
 (38 14)  (746 414)  (746 414)  LC_7 Logic Functioning bit
 (39 14)  (747 414)  (747 414)  LC_7 Logic Functioning bit
 (44 14)  (752 414)  (752 414)  LC_7 Logic Functioning bit
 (15 15)  (723 415)  (723 415)  routing T_14_25.rgt_op_4 <X> T_14_25.lc_trk_g3_4
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (738 415)  (738 415)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 415)  (740 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (741 415)  (741 415)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.input_2_7
 (34 15)  (742 415)  (742 415)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.input_2_7
 (36 15)  (744 415)  (744 415)  LC_7 Logic Functioning bit
 (37 15)  (745 415)  (745 415)  LC_7 Logic Functioning bit
 (38 15)  (746 415)  (746 415)  LC_7 Logic Functioning bit
 (39 15)  (747 415)  (747 415)  LC_7 Logic Functioning bit


LogicTile_15_25

 (21 0)  (783 400)  (783 400)  routing T_15_25.lft_op_3 <X> T_15_25.lc_trk_g0_3
 (22 0)  (784 400)  (784 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 400)  (786 400)  routing T_15_25.lft_op_3 <X> T_15_25.lc_trk_g0_3
 (26 0)  (788 400)  (788 400)  routing T_15_25.lc_trk_g0_6 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 400)  (790 400)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 400)  (791 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 400)  (792 400)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 400)  (793 400)  routing T_15_25.lc_trk_g0_5 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 400)  (794 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 400)  (797 400)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.input_2_0
 (43 0)  (805 400)  (805 400)  LC_0 Logic Functioning bit
 (45 0)  (807 400)  (807 400)  LC_0 Logic Functioning bit
 (22 1)  (784 401)  (784 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 401)  (786 401)  routing T_15_25.bot_op_2 <X> T_15_25.lc_trk_g0_2
 (26 1)  (788 401)  (788 401)  routing T_15_25.lc_trk_g0_6 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 401)  (791 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 401)  (792 401)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 401)  (794 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (795 401)  (795 401)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.input_2_0
 (34 1)  (796 401)  (796 401)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.input_2_0
 (37 1)  (799 401)  (799 401)  LC_0 Logic Functioning bit
 (39 1)  (801 401)  (801 401)  LC_0 Logic Functioning bit
 (40 1)  (802 401)  (802 401)  LC_0 Logic Functioning bit
 (42 1)  (804 401)  (804 401)  LC_0 Logic Functioning bit
 (43 1)  (805 401)  (805 401)  LC_0 Logic Functioning bit
 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 402)  (765 402)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_h_l_23
 (17 2)  (779 402)  (779 402)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (783 402)  (783 402)  routing T_15_25.sp4_h_l_10 <X> T_15_25.lc_trk_g0_7
 (22 2)  (784 402)  (784 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 402)  (785 402)  routing T_15_25.sp4_h_l_10 <X> T_15_25.lc_trk_g0_7
 (24 2)  (786 402)  (786 402)  routing T_15_25.sp4_h_l_10 <X> T_15_25.lc_trk_g0_7
 (25 2)  (787 402)  (787 402)  routing T_15_25.lft_op_6 <X> T_15_25.lc_trk_g0_6
 (27 2)  (789 402)  (789 402)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 402)  (791 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 402)  (794 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 402)  (795 402)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 402)  (797 402)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_1
 (40 2)  (802 402)  (802 402)  LC_1 Logic Functioning bit
 (3 3)  (765 403)  (765 403)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_h_l_23
 (21 3)  (783 403)  (783 403)  routing T_15_25.sp4_h_l_10 <X> T_15_25.lc_trk_g0_7
 (22 3)  (784 403)  (784 403)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 403)  (786 403)  routing T_15_25.lft_op_6 <X> T_15_25.lc_trk_g0_6
 (27 3)  (789 403)  (789 403)  routing T_15_25.lc_trk_g1_0 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 403)  (791 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 403)  (792 403)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 403)  (793 403)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 403)  (794 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 403)  (795 403)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_1
 (34 3)  (796 403)  (796 403)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_1
 (1 4)  (763 404)  (763 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (776 404)  (776 404)  routing T_15_25.wire_logic_cluster/lc_0/out <X> T_15_25.lc_trk_g1_0
 (21 4)  (783 404)  (783 404)  routing T_15_25.wire_logic_cluster/lc_3/out <X> T_15_25.lc_trk_g1_3
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 404)  (789 404)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 404)  (792 404)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 404)  (793 404)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 404)  (795 404)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 404)  (802 404)  LC_2 Logic Functioning bit
 (41 4)  (803 404)  (803 404)  LC_2 Logic Functioning bit
 (42 4)  (804 404)  (804 404)  LC_2 Logic Functioning bit
 (43 4)  (805 404)  (805 404)  LC_2 Logic Functioning bit
 (45 4)  (807 404)  (807 404)  LC_2 Logic Functioning bit
 (1 5)  (763 405)  (763 405)  routing T_15_25.lc_trk_g0_2 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (17 5)  (779 405)  (779 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (788 405)  (788 405)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 405)  (790 405)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 405)  (791 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 405)  (793 405)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (14 6)  (776 406)  (776 406)  routing T_15_25.lft_op_4 <X> T_15_25.lc_trk_g1_4
 (17 6)  (779 406)  (779 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 406)  (780 406)  routing T_15_25.wire_logic_cluster/lc_5/out <X> T_15_25.lc_trk_g1_5
 (21 6)  (783 406)  (783 406)  routing T_15_25.lft_op_7 <X> T_15_25.lc_trk_g1_7
 (22 6)  (784 406)  (784 406)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 406)  (786 406)  routing T_15_25.lft_op_7 <X> T_15_25.lc_trk_g1_7
 (26 6)  (788 406)  (788 406)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 406)  (789 406)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 406)  (790 406)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 406)  (791 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 406)  (792 406)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 406)  (796 406)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 406)  (802 406)  LC_3 Logic Functioning bit
 (42 6)  (804 406)  (804 406)  LC_3 Logic Functioning bit
 (45 6)  (807 406)  (807 406)  LC_3 Logic Functioning bit
 (15 7)  (777 407)  (777 407)  routing T_15_25.lft_op_4 <X> T_15_25.lc_trk_g1_4
 (17 7)  (779 407)  (779 407)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (788 407)  (788 407)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 407)  (791 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 407)  (792 407)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 407)  (793 407)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 407)  (799 407)  LC_3 Logic Functioning bit
 (39 7)  (801 407)  (801 407)  LC_3 Logic Functioning bit
 (1 8)  (763 408)  (763 408)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (25 8)  (787 408)  (787 408)  routing T_15_25.wire_logic_cluster/lc_2/out <X> T_15_25.lc_trk_g2_2
 (26 8)  (788 408)  (788 408)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 408)  (790 408)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 408)  (791 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 408)  (792 408)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 408)  (793 408)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 408)  (794 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 408)  (795 408)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 408)  (796 408)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 408)  (802 408)  LC_4 Logic Functioning bit
 (42 8)  (804 408)  (804 408)  LC_4 Logic Functioning bit
 (45 8)  (807 408)  (807 408)  LC_4 Logic Functioning bit
 (1 9)  (763 409)  (763 409)  routing T_15_25.glb_netwk_4 <X> T_15_25.glb2local_1
 (22 9)  (784 409)  (784 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 409)  (788 409)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 409)  (789 409)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 409)  (791 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 409)  (792 409)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (37 9)  (799 409)  (799 409)  LC_4 Logic Functioning bit
 (39 9)  (801 409)  (801 409)  LC_4 Logic Functioning bit
 (22 10)  (784 410)  (784 410)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 410)  (786 410)  routing T_15_25.tnl_op_7 <X> T_15_25.lc_trk_g2_7
 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 410)  (790 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 410)  (792 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 410)  (793 410)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 410)  (796 410)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 410)  (802 410)  LC_5 Logic Functioning bit
 (42 10)  (804 410)  (804 410)  LC_5 Logic Functioning bit
 (45 10)  (807 410)  (807 410)  LC_5 Logic Functioning bit
 (21 11)  (783 411)  (783 411)  routing T_15_25.tnl_op_7 <X> T_15_25.lc_trk_g2_7
 (26 11)  (788 411)  (788 411)  routing T_15_25.lc_trk_g0_3 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 411)  (791 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 411)  (792 411)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 411)  (799 411)  LC_5 Logic Functioning bit
 (39 11)  (801 411)  (801 411)  LC_5 Logic Functioning bit
 (7 13)  (769 413)  (769 413)  Column buffer control bit: LH_colbuf_cntl_4

 (14 14)  (776 414)  (776 414)  routing T_15_25.wire_logic_cluster/lc_4/out <X> T_15_25.lc_trk_g3_4
 (16 14)  (778 414)  (778 414)  routing T_15_25.sp4_v_b_37 <X> T_15_25.lc_trk_g3_5
 (17 14)  (779 414)  (779 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 414)  (780 414)  routing T_15_25.sp4_v_b_37 <X> T_15_25.lc_trk_g3_5
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 414)  (786 414)  routing T_15_25.tnl_op_7 <X> T_15_25.lc_trk_g3_7
 (7 15)  (769 415)  (769 415)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (770 415)  (770 415)  routing T_15_25.sp4_v_b_7 <X> T_15_25.sp4_v_t_47
 (10 15)  (772 415)  (772 415)  routing T_15_25.sp4_v_b_7 <X> T_15_25.sp4_v_t_47
 (17 15)  (779 415)  (779 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 415)  (780 415)  routing T_15_25.sp4_v_b_37 <X> T_15_25.lc_trk_g3_5
 (21 15)  (783 415)  (783 415)  routing T_15_25.tnl_op_7 <X> T_15_25.lc_trk_g3_7


LogicTile_16_25

 (12 0)  (828 400)  (828 400)  routing T_16_25.sp4_v_b_8 <X> T_16_25.sp4_h_r_2
 (11 1)  (827 401)  (827 401)  routing T_16_25.sp4_v_b_8 <X> T_16_25.sp4_h_r_2
 (13 1)  (829 401)  (829 401)  routing T_16_25.sp4_v_b_8 <X> T_16_25.sp4_h_r_2
 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (1 2)  (817 402)  (817 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (838 403)  (838 403)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 403)  (840 403)  routing T_16_25.top_op_6 <X> T_16_25.lc_trk_g0_6
 (25 3)  (841 403)  (841 403)  routing T_16_25.top_op_6 <X> T_16_25.lc_trk_g0_6
 (0 4)  (816 404)  (816 404)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (1 4)  (817 404)  (817 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (824 404)  (824 404)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_r_4
 (9 4)  (825 404)  (825 404)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_r_4
 (1 5)  (817 405)  (817 405)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (14 6)  (830 406)  (830 406)  routing T_16_25.wire_logic_cluster/lc_4/out <X> T_16_25.lc_trk_g1_4
 (21 6)  (837 406)  (837 406)  routing T_16_25.wire_logic_cluster/lc_7/out <X> T_16_25.lc_trk_g1_7
 (22 6)  (838 406)  (838 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (842 406)  (842 406)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (31 6)  (847 406)  (847 406)  routing T_16_25.lc_trk_g0_6 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (856 406)  (856 406)  LC_3 Logic Functioning bit
 (42 6)  (858 406)  (858 406)  LC_3 Logic Functioning bit
 (46 6)  (862 406)  (862 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (833 407)  (833 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 407)  (838 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (842 407)  (842 407)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 407)  (843 407)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 407)  (847 407)  routing T_16_25.lc_trk_g0_6 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (41 7)  (857 407)  (857 407)  LC_3 Logic Functioning bit
 (43 7)  (859 407)  (859 407)  LC_3 Logic Functioning bit
 (52 7)  (868 407)  (868 407)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (25 8)  (841 408)  (841 408)  routing T_16_25.bnl_op_2 <X> T_16_25.lc_trk_g2_2
 (27 8)  (843 408)  (843 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 408)  (844 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 408)  (845 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 408)  (846 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 408)  (847 408)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 408)  (850 408)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 408)  (856 408)  LC_4 Logic Functioning bit
 (42 8)  (858 408)  (858 408)  LC_4 Logic Functioning bit
 (45 8)  (861 408)  (861 408)  LC_4 Logic Functioning bit
 (46 8)  (862 408)  (862 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 409)  (841 409)  routing T_16_25.bnl_op_2 <X> T_16_25.lc_trk_g2_2
 (37 9)  (853 409)  (853 409)  LC_4 Logic Functioning bit
 (39 9)  (855 409)  (855 409)  LC_4 Logic Functioning bit
 (25 12)  (841 412)  (841 412)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g3_2
 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 413)  (839 413)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g3_2
 (24 13)  (840 413)  (840 413)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g3_2
 (25 13)  (841 413)  (841 413)  routing T_16_25.sp4_h_r_42 <X> T_16_25.lc_trk_g3_2
 (26 14)  (842 414)  (842 414)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 414)  (847 414)  routing T_16_25.lc_trk_g1_7 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 414)  (848 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 414)  (850 414)  routing T_16_25.lc_trk_g1_7 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 414)  (853 414)  LC_7 Logic Functioning bit
 (40 14)  (856 414)  (856 414)  LC_7 Logic Functioning bit
 (45 14)  (861 414)  (861 414)  LC_7 Logic Functioning bit
 (46 14)  (862 414)  (862 414)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (7 15)  (823 415)  (823 415)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (830 415)  (830 415)  routing T_16_25.sp4_h_l_17 <X> T_16_25.lc_trk_g3_4
 (15 15)  (831 415)  (831 415)  routing T_16_25.sp4_h_l_17 <X> T_16_25.lc_trk_g3_4
 (16 15)  (832 415)  (832 415)  routing T_16_25.sp4_h_l_17 <X> T_16_25.lc_trk_g3_4
 (17 15)  (833 415)  (833 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (843 415)  (843 415)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 415)  (844 415)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 415)  (845 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 415)  (847 415)  routing T_16_25.lc_trk_g1_7 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 415)  (848 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 415)  (849 415)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.input_2_7
 (34 15)  (850 415)  (850 415)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.input_2_7
 (35 15)  (851 415)  (851 415)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.input_2_7
 (36 15)  (852 415)  (852 415)  LC_7 Logic Functioning bit
 (41 15)  (857 415)  (857 415)  LC_7 Logic Functioning bit


LogicTile_17_25

 (25 0)  (899 400)  (899 400)  routing T_17_25.sp4_h_l_7 <X> T_17_25.lc_trk_g0_2
 (22 1)  (896 401)  (896 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 401)  (897 401)  routing T_17_25.sp4_h_l_7 <X> T_17_25.lc_trk_g0_2
 (24 1)  (898 401)  (898 401)  routing T_17_25.sp4_h_l_7 <X> T_17_25.lc_trk_g0_2
 (25 1)  (899 401)  (899 401)  routing T_17_25.sp4_h_l_7 <X> T_17_25.lc_trk_g0_2
 (22 3)  (896 403)  (896 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 403)  (899 403)  routing T_17_25.sp4_r_v_b_30 <X> T_17_25.lc_trk_g0_6
 (3 4)  (877 404)  (877 404)  routing T_17_25.sp12_v_t_23 <X> T_17_25.sp12_h_r_0
 (26 4)  (900 404)  (900 404)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 404)  (901 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 404)  (902 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 404)  (904 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 404)  (914 404)  LC_2 Logic Functioning bit
 (51 4)  (925 404)  (925 404)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (927 404)  (927 404)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (896 405)  (896 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (900 405)  (900 405)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 405)  (905 405)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 405)  (906 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 405)  (909 405)  routing T_17_25.lc_trk_g0_2 <X> T_17_25.input_2_2
 (48 5)  (922 405)  (922 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 8)  (887 408)  (887 408)  routing T_17_25.sp4_v_t_45 <X> T_17_25.sp4_v_b_8
 (11 12)  (885 412)  (885 412)  routing T_17_25.sp4_v_t_45 <X> T_17_25.sp4_v_b_11
 (12 13)  (886 413)  (886 413)  routing T_17_25.sp4_v_t_45 <X> T_17_25.sp4_v_b_11
 (16 15)  (890 415)  (890 415)  routing T_17_25.sp12_v_b_12 <X> T_17_25.lc_trk_g3_4
 (17 15)  (891 415)  (891 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_18_25

 (10 1)  (938 401)  (938 401)  routing T_18_25.sp4_h_r_8 <X> T_18_25.sp4_v_b_1
 (12 1)  (940 401)  (940 401)  routing T_18_25.sp4_h_r_2 <X> T_18_25.sp4_v_b_2
 (13 2)  (941 402)  (941 402)  routing T_18_25.sp4_h_r_2 <X> T_18_25.sp4_v_t_39
 (12 3)  (940 403)  (940 403)  routing T_18_25.sp4_h_r_2 <X> T_18_25.sp4_v_t_39
 (3 4)  (931 404)  (931 404)  routing T_18_25.sp12_v_b_0 <X> T_18_25.sp12_h_r_0
 (3 5)  (931 405)  (931 405)  routing T_18_25.sp12_v_b_0 <X> T_18_25.sp12_h_r_0
 (13 9)  (941 409)  (941 409)  routing T_18_25.sp4_v_t_38 <X> T_18_25.sp4_h_r_8
 (9 13)  (937 413)  (937 413)  routing T_18_25.sp4_v_t_39 <X> T_18_25.sp4_v_b_10
 (10 13)  (938 413)  (938 413)  routing T_18_25.sp4_v_t_39 <X> T_18_25.sp4_v_b_10


LogicTile_19_25

 (3 0)  (985 400)  (985 400)  routing T_19_25.sp12_h_r_0 <X> T_19_25.sp12_v_b_0
 (6 0)  (988 400)  (988 400)  routing T_19_25.sp4_h_r_7 <X> T_19_25.sp4_v_b_0
 (21 0)  (1003 400)  (1003 400)  routing T_19_25.sp4_v_b_11 <X> T_19_25.lc_trk_g0_3
 (22 0)  (1004 400)  (1004 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1005 400)  (1005 400)  routing T_19_25.sp4_v_b_11 <X> T_19_25.lc_trk_g0_3
 (3 1)  (985 401)  (985 401)  routing T_19_25.sp12_h_r_0 <X> T_19_25.sp12_v_b_0
 (21 1)  (1003 401)  (1003 401)  routing T_19_25.sp4_v_b_11 <X> T_19_25.lc_trk_g0_3
 (0 2)  (982 402)  (982 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (1 2)  (983 402)  (983 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (2 2)  (984 402)  (984 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 402)  (996 402)  routing T_19_25.wire_logic_cluster/lc_4/out <X> T_19_25.lc_trk_g0_4
 (15 2)  (997 402)  (997 402)  routing T_19_25.sp4_h_r_21 <X> T_19_25.lc_trk_g0_5
 (16 2)  (998 402)  (998 402)  routing T_19_25.sp4_h_r_21 <X> T_19_25.lc_trk_g0_5
 (17 2)  (999 402)  (999 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1000 402)  (1000 402)  routing T_19_25.sp4_h_r_21 <X> T_19_25.lc_trk_g0_5
 (17 3)  (999 403)  (999 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1000 403)  (1000 403)  routing T_19_25.sp4_h_r_21 <X> T_19_25.lc_trk_g0_5
 (11 4)  (993 404)  (993 404)  routing T_19_25.sp4_h_l_46 <X> T_19_25.sp4_v_b_5
 (13 4)  (995 404)  (995 404)  routing T_19_25.sp4_h_l_46 <X> T_19_25.sp4_v_b_5
 (12 5)  (994 405)  (994 405)  routing T_19_25.sp4_h_l_46 <X> T_19_25.sp4_v_b_5
 (17 6)  (999 406)  (999 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 406)  (1000 406)  routing T_19_25.wire_logic_cluster/lc_5/out <X> T_19_25.lc_trk_g1_5
 (26 6)  (1008 406)  (1008 406)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 406)  (1011 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 406)  (1012 406)  routing T_19_25.lc_trk_g0_4 <X> T_19_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 406)  (1014 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 406)  (1015 406)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 406)  (1016 406)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 406)  (1017 406)  routing T_19_25.lc_trk_g0_5 <X> T_19_25.input_2_3
 (36 6)  (1018 406)  (1018 406)  LC_3 Logic Functioning bit
 (22 7)  (1004 407)  (1004 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1008 407)  (1008 407)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 407)  (1009 407)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 407)  (1011 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 407)  (1014 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (1018 407)  (1018 407)  LC_3 Logic Functioning bit
 (37 7)  (1019 407)  (1019 407)  LC_3 Logic Functioning bit
 (38 7)  (1020 407)  (1020 407)  LC_3 Logic Functioning bit
 (26 8)  (1008 408)  (1008 408)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 408)  (1009 408)  routing T_19_25.lc_trk_g3_0 <X> T_19_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 408)  (1010 408)  routing T_19_25.lc_trk_g3_0 <X> T_19_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 408)  (1011 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 408)  (1014 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 408)  (1018 408)  LC_4 Logic Functioning bit
 (37 8)  (1019 408)  (1019 408)  LC_4 Logic Functioning bit
 (38 8)  (1020 408)  (1020 408)  LC_4 Logic Functioning bit
 (39 8)  (1021 408)  (1021 408)  LC_4 Logic Functioning bit
 (41 8)  (1023 408)  (1023 408)  LC_4 Logic Functioning bit
 (42 8)  (1024 408)  (1024 408)  LC_4 Logic Functioning bit
 (43 8)  (1025 408)  (1025 408)  LC_4 Logic Functioning bit
 (45 8)  (1027 408)  (1027 408)  LC_4 Logic Functioning bit
 (47 8)  (1029 408)  (1029 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (1032 408)  (1032 408)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1033 408)  (1033 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (1009 409)  (1009 409)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 409)  (1011 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 409)  (1013 409)  routing T_19_25.lc_trk_g0_3 <X> T_19_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 409)  (1018 409)  LC_4 Logic Functioning bit
 (37 9)  (1019 409)  (1019 409)  LC_4 Logic Functioning bit
 (39 9)  (1021 409)  (1021 409)  LC_4 Logic Functioning bit
 (40 9)  (1022 409)  (1022 409)  LC_4 Logic Functioning bit
 (42 9)  (1024 409)  (1024 409)  LC_4 Logic Functioning bit
 (43 9)  (1025 409)  (1025 409)  LC_4 Logic Functioning bit
 (48 9)  (1030 409)  (1030 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (29 10)  (1011 410)  (1011 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 410)  (1012 410)  routing T_19_25.lc_trk_g0_4 <X> T_19_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 410)  (1013 410)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 410)  (1014 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 410)  (1015 410)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 410)  (1016 410)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 410)  (1018 410)  LC_5 Logic Functioning bit
 (38 10)  (1020 410)  (1020 410)  LC_5 Logic Functioning bit
 (31 11)  (1013 411)  (1013 411)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 411)  (1018 411)  LC_5 Logic Functioning bit
 (38 11)  (1020 411)  (1020 411)  LC_5 Logic Functioning bit
 (14 12)  (996 412)  (996 412)  routing T_19_25.bnl_op_0 <X> T_19_25.lc_trk_g3_0
 (15 12)  (997 412)  (997 412)  routing T_19_25.sp4_h_r_41 <X> T_19_25.lc_trk_g3_1
 (16 12)  (998 412)  (998 412)  routing T_19_25.sp4_h_r_41 <X> T_19_25.lc_trk_g3_1
 (17 12)  (999 412)  (999 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 412)  (1000 412)  routing T_19_25.sp4_h_r_41 <X> T_19_25.lc_trk_g3_1
 (7 13)  (989 413)  (989 413)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (996 413)  (996 413)  routing T_19_25.bnl_op_0 <X> T_19_25.lc_trk_g3_0
 (17 13)  (999 413)  (999 413)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (1000 413)  (1000 413)  routing T_19_25.sp4_h_r_41 <X> T_19_25.lc_trk_g3_1
 (0 14)  (982 414)  (982 414)  routing T_19_25.glb_netwk_4 <X> T_19_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 414)  (983 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1003 414)  (1003 414)  routing T_19_25.sp4_h_r_39 <X> T_19_25.lc_trk_g3_7
 (22 14)  (1004 414)  (1004 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1005 414)  (1005 414)  routing T_19_25.sp4_h_r_39 <X> T_19_25.lc_trk_g3_7
 (24 14)  (1006 414)  (1006 414)  routing T_19_25.sp4_h_r_39 <X> T_19_25.lc_trk_g3_7
 (7 15)  (989 415)  (989 415)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (1001 415)  (1001 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_25

 (14 0)  (1050 400)  (1050 400)  routing T_20_25.bnr_op_0 <X> T_20_25.lc_trk_g0_0
 (26 0)  (1062 400)  (1062 400)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 400)  (1063 400)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 400)  (1064 400)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 400)  (1065 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 400)  (1066 400)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 400)  (1067 400)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 400)  (1068 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 400)  (1070 400)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 400)  (1072 400)  LC_0 Logic Functioning bit
 (43 0)  (1079 400)  (1079 400)  LC_0 Logic Functioning bit
 (3 1)  (1039 401)  (1039 401)  routing T_20_25.sp12_h_l_23 <X> T_20_25.sp12_v_b_0
 (14 1)  (1050 401)  (1050 401)  routing T_20_25.bnr_op_0 <X> T_20_25.lc_trk_g0_0
 (17 1)  (1053 401)  (1053 401)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (1062 401)  (1062 401)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 401)  (1063 401)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 401)  (1065 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 401)  (1067 401)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 401)  (1068 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1070 401)  (1070 401)  routing T_20_25.lc_trk_g1_1 <X> T_20_25.input_2_0
 (36 1)  (1072 401)  (1072 401)  LC_0 Logic Functioning bit
 (42 1)  (1078 401)  (1078 401)  LC_0 Logic Functioning bit
 (21 2)  (1057 402)  (1057 402)  routing T_20_25.sp12_h_l_4 <X> T_20_25.lc_trk_g0_7
 (22 2)  (1058 402)  (1058 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1060 402)  (1060 402)  routing T_20_25.sp12_h_l_4 <X> T_20_25.lc_trk_g0_7
 (26 2)  (1062 402)  (1062 402)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.wire_logic_cluster/lc_1/in_0
 (31 2)  (1067 402)  (1067 402)  routing T_20_25.lc_trk_g0_4 <X> T_20_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 402)  (1068 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 402)  (1076 402)  LC_1 Logic Functioning bit
 (42 2)  (1078 402)  (1078 402)  LC_1 Logic Functioning bit
 (16 3)  (1052 403)  (1052 403)  routing T_20_25.sp12_h_r_12 <X> T_20_25.lc_trk_g0_4
 (17 3)  (1053 403)  (1053 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (1057 403)  (1057 403)  routing T_20_25.sp12_h_l_4 <X> T_20_25.lc_trk_g0_7
 (26 3)  (1062 403)  (1062 403)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 403)  (1065 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (1077 403)  (1077 403)  LC_1 Logic Functioning bit
 (43 3)  (1079 403)  (1079 403)  LC_1 Logic Functioning bit
 (48 3)  (1084 403)  (1084 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (2 4)  (1038 404)  (1038 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (16 4)  (1052 404)  (1052 404)  routing T_20_25.sp4_v_b_9 <X> T_20_25.lc_trk_g1_1
 (17 4)  (1053 404)  (1053 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1054 404)  (1054 404)  routing T_20_25.sp4_v_b_9 <X> T_20_25.lc_trk_g1_1
 (18 5)  (1054 405)  (1054 405)  routing T_20_25.sp4_v_b_9 <X> T_20_25.lc_trk_g1_1
 (22 6)  (1058 406)  (1058 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 406)  (1060 406)  routing T_20_25.bot_op_7 <X> T_20_25.lc_trk_g1_7
 (25 6)  (1061 406)  (1061 406)  routing T_20_25.sp4_v_b_6 <X> T_20_25.lc_trk_g1_6
 (29 6)  (1065 406)  (1065 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 406)  (1068 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 406)  (1070 406)  routing T_20_25.lc_trk_g1_1 <X> T_20_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 406)  (1072 406)  LC_3 Logic Functioning bit
 (38 6)  (1074 406)  (1074 406)  LC_3 Logic Functioning bit
 (22 7)  (1058 407)  (1058 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1059 407)  (1059 407)  routing T_20_25.sp4_v_b_6 <X> T_20_25.lc_trk_g1_6
 (36 7)  (1072 407)  (1072 407)  LC_3 Logic Functioning bit
 (38 7)  (1074 407)  (1074 407)  LC_3 Logic Functioning bit
 (9 10)  (1045 410)  (1045 410)  routing T_20_25.sp4_v_b_7 <X> T_20_25.sp4_h_l_42
 (17 15)  (1053 415)  (1053 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_21_25

 (12 9)  (1102 409)  (1102 409)  routing T_21_25.sp4_h_r_8 <X> T_21_25.sp4_v_b_8


LogicTile_22_25

 (12 2)  (1156 402)  (1156 402)  routing T_22_25.sp4_v_b_2 <X> T_22_25.sp4_h_l_39
 (11 9)  (1155 409)  (1155 409)  routing T_22_25.sp4_h_l_45 <X> T_22_25.sp4_h_r_8
 (4 12)  (1148 412)  (1148 412)  routing T_22_25.sp4_h_l_38 <X> T_22_25.sp4_v_b_9
 (6 12)  (1150 412)  (1150 412)  routing T_22_25.sp4_h_l_38 <X> T_22_25.sp4_v_b_9
 (5 13)  (1149 413)  (1149 413)  routing T_22_25.sp4_h_l_38 <X> T_22_25.sp4_v_b_9
 (7 13)  (1151 413)  (1151 413)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1151 415)  (1151 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_25

 (2 0)  (1200 400)  (1200 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (1201 404)  (1201 404)  routing T_23_25.sp12_v_b_0 <X> T_23_25.sp12_h_r_0
 (3 5)  (1201 405)  (1201 405)  routing T_23_25.sp12_v_b_0 <X> T_23_25.sp12_h_r_0
 (12 8)  (1210 408)  (1210 408)  routing T_23_25.sp4_v_b_8 <X> T_23_25.sp4_h_r_8
 (11 9)  (1209 409)  (1209 409)  routing T_23_25.sp4_v_b_8 <X> T_23_25.sp4_h_r_8
 (11 14)  (1209 414)  (1209 414)  routing T_23_25.sp4_v_b_8 <X> T_23_25.sp4_v_t_46
 (12 15)  (1210 415)  (1210 415)  routing T_23_25.sp4_v_b_8 <X> T_23_25.sp4_v_t_46


LogicTile_24_25



RAM_Tile_25_25

 (16 0)  (1322 400)  (1322 400)  routing T_25_25.sp4_v_b_9 <X> T_25_25.lc_trk_g0_1
 (17 0)  (1323 400)  (1323 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 400)  (1324 400)  routing T_25_25.sp4_v_b_9 <X> T_25_25.lc_trk_g0_1
 (25 0)  (1331 400)  (1331 400)  routing T_25_25.sp4_h_r_18 <X> T_25_25.lc_trk_g0_2
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 401)  (1315 401)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_v_b_1
 (10 1)  (1316 401)  (1316 401)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_v_b_1
 (18 1)  (1324 401)  (1324 401)  routing T_25_25.sp4_v_b_9 <X> T_25_25.lc_trk_g0_1
 (22 1)  (1328 401)  (1328 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_18 lc_trk_g0_2
 (23 1)  (1329 401)  (1329 401)  routing T_25_25.sp4_h_r_18 <X> T_25_25.lc_trk_g0_2
 (24 1)  (1330 401)  (1330 401)  routing T_25_25.sp4_h_r_18 <X> T_25_25.lc_trk_g0_2
 (25 1)  (1331 401)  (1331 401)  routing T_25_25.sp4_h_r_18 <X> T_25_25.lc_trk_g0_2
 (26 1)  (1332 401)  (1332 401)  routing T_25_25.lc_trk_g0_2 <X> T_25_25.input0_0
 (29 1)  (1335 401)  (1335 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 402)  (1320 402)  routing T_25_25.sp12_h_l_3 <X> T_25_25.lc_trk_g0_4
 (22 2)  (1328 402)  (1328 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1329 402)  (1329 402)  routing T_25_25.sp12_h_l_12 <X> T_25_25.lc_trk_g0_7
 (14 3)  (1320 403)  (1320 403)  routing T_25_25.sp12_h_l_3 <X> T_25_25.lc_trk_g0_4
 (15 3)  (1321 403)  (1321 403)  routing T_25_25.sp12_h_l_3 <X> T_25_25.lc_trk_g0_4
 (17 3)  (1323 403)  (1323 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (1333 403)  (1333 403)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.input0_1
 (28 3)  (1334 403)  (1334 403)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.input0_1
 (29 3)  (1335 403)  (1335 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (17 4)  (1323 404)  (1323 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (1332 404)  (1332 404)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.input0_2
 (17 5)  (1323 405)  (1323 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (1324 405)  (1324 405)  routing T_25_25.sp4_r_v_b_25 <X> T_25_25.lc_trk_g1_1
 (22 5)  (1328 405)  (1328 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1333 405)  (1333 405)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.input0_2
 (29 5)  (1335 405)  (1335 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (15 7)  (1321 407)  (1321 407)  routing T_25_25.sp4_v_b_20 <X> T_25_25.lc_trk_g1_4
 (16 7)  (1322 407)  (1322 407)  routing T_25_25.sp4_v_b_20 <X> T_25_25.lc_trk_g1_4
 (17 7)  (1323 407)  (1323 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (27 7)  (1333 407)  (1333 407)  routing T_25_25.lc_trk_g1_0 <X> T_25_25.input0_3
 (29 7)  (1335 407)  (1335 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (14 8)  (1320 408)  (1320 408)  routing T_25_25.sp4_h_r_32 <X> T_25_25.lc_trk_g2_0
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 408)  (1336 408)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.wire_bram/ram/WDATA_11
 (15 9)  (1321 409)  (1321 409)  routing T_25_25.sp4_h_r_32 <X> T_25_25.lc_trk_g2_0
 (16 9)  (1322 409)  (1322 409)  routing T_25_25.sp4_h_r_32 <X> T_25_25.lc_trk_g2_0
 (17 9)  (1323 409)  (1323 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_32 lc_trk_g2_0
 (28 9)  (1334 409)  (1334 409)  routing T_25_25.lc_trk_g2_0 <X> T_25_25.input0_4
 (29 9)  (1335 409)  (1335 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.wire_bram/ram/WDATA_11
 (39 9)  (1345 409)  (1345 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (12 10)  (1318 410)  (1318 410)  routing T_25_25.sp4_v_t_45 <X> T_25_25.sp4_h_l_45
 (26 10)  (1332 410)  (1332 410)  routing T_25_25.lc_trk_g1_4 <X> T_25_25.input0_5
 (35 10)  (1341 410)  (1341 410)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input2_5
 (11 11)  (1317 411)  (1317 411)  routing T_25_25.sp4_v_t_45 <X> T_25_25.sp4_h_l_45
 (16 11)  (1322 411)  (1322 411)  routing T_25_25.sp12_v_t_11 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_11 lc_trk_g2_4
 (27 11)  (1333 411)  (1333 411)  routing T_25_25.lc_trk_g1_4 <X> T_25_25.input0_5
 (29 11)  (1335 411)  (1335 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 411)  (1338 411)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (1339 411)  (1339 411)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input2_5
 (34 11)  (1340 411)  (1340 411)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input2_5
 (35 12)  (1341 412)  (1341 412)  routing T_25_25.lc_trk_g0_4 <X> T_25_25.input2_6
 (14 13)  (1320 413)  (1320 413)  routing T_25_25.sp12_v_b_16 <X> T_25_25.lc_trk_g3_0
 (16 13)  (1322 413)  (1322 413)  routing T_25_25.sp12_v_b_16 <X> T_25_25.lc_trk_g3_0
 (17 13)  (1323 413)  (1323 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (27 13)  (1333 413)  (1333 413)  routing T_25_25.lc_trk_g1_1 <X> T_25_25.input0_6
 (29 13)  (1335 413)  (1335 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (1338 413)  (1338 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (4 14)  (1310 414)  (1310 414)  routing T_25_25.sp4_v_b_9 <X> T_25_25.sp4_v_t_44
 (14 14)  (1320 414)  (1320 414)  routing T_25_25.sp4_h_r_36 <X> T_25_25.lc_trk_g3_4
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (15 15)  (1321 415)  (1321 415)  routing T_25_25.sp4_h_r_36 <X> T_25_25.lc_trk_g3_4
 (16 15)  (1322 415)  (1322 415)  routing T_25_25.sp4_h_r_36 <X> T_25_25.lc_trk_g3_4
 (17 15)  (1323 415)  (1323 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (1332 415)  (1332 415)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.input0_7
 (27 15)  (1333 415)  (1333 415)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.input0_7
 (29 15)  (1335 415)  (1335 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 415)  (1338 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23
 (4 2)  (1352 402)  (1352 402)  routing T_26_25.sp4_v_b_0 <X> T_26_25.sp4_v_t_37
 (9 2)  (1357 402)  (1357 402)  routing T_26_25.sp4_v_b_1 <X> T_26_25.sp4_h_l_36
 (13 2)  (1361 402)  (1361 402)  routing T_26_25.sp4_v_b_2 <X> T_26_25.sp4_v_t_39
 (9 3)  (1357 403)  (1357 403)  routing T_26_25.sp4_v_b_5 <X> T_26_25.sp4_v_t_36
 (10 3)  (1358 403)  (1358 403)  routing T_26_25.sp4_v_b_5 <X> T_26_25.sp4_v_t_36
 (9 7)  (1357 407)  (1357 407)  routing T_26_25.sp4_v_b_4 <X> T_26_25.sp4_v_t_41
 (12 7)  (1360 407)  (1360 407)  routing T_26_25.sp4_h_l_40 <X> T_26_25.sp4_v_t_40
 (4 8)  (1352 408)  (1352 408)  routing T_26_25.sp4_v_t_47 <X> T_26_25.sp4_v_b_6
 (6 8)  (1354 408)  (1354 408)  routing T_26_25.sp4_v_t_47 <X> T_26_25.sp4_v_b_6
 (13 8)  (1361 408)  (1361 408)  routing T_26_25.sp4_h_l_45 <X> T_26_25.sp4_v_b_8
 (12 9)  (1360 409)  (1360 409)  routing T_26_25.sp4_h_l_45 <X> T_26_25.sp4_v_b_8
 (9 11)  (1357 411)  (1357 411)  routing T_26_25.sp4_v_b_11 <X> T_26_25.sp4_v_t_42
 (10 11)  (1358 411)  (1358 411)  routing T_26_25.sp4_v_b_11 <X> T_26_25.sp4_v_t_42
 (4 14)  (1352 414)  (1352 414)  routing T_26_25.sp4_v_b_1 <X> T_26_25.sp4_v_t_44
 (6 14)  (1354 414)  (1354 414)  routing T_26_25.sp4_v_b_1 <X> T_26_25.sp4_v_t_44
 (10 15)  (1358 415)  (1358 415)  routing T_26_25.sp4_h_l_40 <X> T_26_25.sp4_v_t_47


LogicTile_27_25

 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23


LogicTile_28_25

 (10 10)  (1466 410)  (1466 410)  routing T_28_25.sp4_v_b_2 <X> T_28_25.sp4_h_l_42


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24

 (7 11)  (25 395)  (25 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (25 399)  (25 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (413 384)  (413 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (418 384)  (418 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (419 384)  (419 384)  routing T_8_24.sp12_h_l_16 <X> T_8_24.lc_trk_g0_3
 (26 0)  (422 384)  (422 384)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.input0_0
 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 385)  (417 385)  routing T_8_24.sp12_h_l_16 <X> T_8_24.lc_trk_g0_3
 (26 1)  (422 385)  (422 385)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.input0_0
 (29 1)  (425 385)  (425 385)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 386)  (411 386)  routing T_8_24.sp4_h_r_5 <X> T_8_24.lc_trk_g0_5
 (16 2)  (412 386)  (412 386)  routing T_8_24.sp4_h_r_5 <X> T_8_24.lc_trk_g0_5
 (17 2)  (413 386)  (413 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (418 386)  (418 386)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 386)  (419 386)  routing T_8_24.sp12_h_l_12 <X> T_8_24.lc_trk_g0_7
 (25 2)  (421 386)  (421 386)  routing T_8_24.sp4_v_b_14 <X> T_8_24.lc_trk_g0_6
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (404 387)  (404 387)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_36
 (9 3)  (405 387)  (405 387)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_36
 (10 3)  (406 387)  (406 387)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_36
 (18 3)  (414 387)  (414 387)  routing T_8_24.sp4_h_r_5 <X> T_8_24.lc_trk_g0_5
 (22 3)  (418 387)  (418 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_14 lc_trk_g0_6
 (23 3)  (419 387)  (419 387)  routing T_8_24.sp4_v_b_14 <X> T_8_24.lc_trk_g0_6
 (25 3)  (421 387)  (421 387)  routing T_8_24.sp4_v_b_14 <X> T_8_24.lc_trk_g0_6
 (29 3)  (425 387)  (425 387)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (0 4)  (396 388)  (396 388)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_bram/ram/WCLKE
 (1 4)  (397 388)  (397 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (22 4)  (418 388)  (418 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 388)  (419 388)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (24 4)  (420 388)  (420 388)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (26 4)  (422 388)  (422 388)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.input0_2
 (0 5)  (396 389)  (396 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_bram/ram/WCLKE
 (1 5)  (397 389)  (397 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_bram/ram/WCLKE
 (21 5)  (417 389)  (417 389)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (26 5)  (422 389)  (422 389)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.input0_2
 (27 5)  (423 389)  (423 389)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.input0_2
 (28 5)  (424 389)  (424 389)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.input0_2
 (29 5)  (425 389)  (425 389)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (14 6)  (410 390)  (410 390)  routing T_8_24.sp4_v_t_1 <X> T_8_24.lc_trk_g1_4
 (16 6)  (412 390)  (412 390)  routing T_8_24.sp12_h_r_13 <X> T_8_24.lc_trk_g1_5
 (17 6)  (413 390)  (413 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (421 390)  (421 390)  routing T_8_24.sp12_h_l_5 <X> T_8_24.lc_trk_g1_6
 (26 6)  (422 390)  (422 390)  routing T_8_24.lc_trk_g0_5 <X> T_8_24.input0_3
 (14 7)  (410 391)  (410 391)  routing T_8_24.sp4_v_t_1 <X> T_8_24.lc_trk_g1_4
 (16 7)  (412 391)  (412 391)  routing T_8_24.sp4_v_t_1 <X> T_8_24.lc_trk_g1_4
 (17 7)  (413 391)  (413 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (418 391)  (418 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (420 391)  (420 391)  routing T_8_24.sp12_h_l_5 <X> T_8_24.lc_trk_g1_6
 (25 7)  (421 391)  (421 391)  routing T_8_24.sp12_h_l_5 <X> T_8_24.lc_trk_g1_6
 (29 7)  (425 391)  (425 391)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 392)  (426 392)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.wire_bram/ram/WDATA_3
 (12 9)  (408 393)  (408 393)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_v_b_8
 (26 9)  (422 393)  (422 393)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.input0_4
 (27 9)  (423 393)  (423 393)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.input0_4
 (29 9)  (425 393)  (425 393)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (426 393)  (426 393)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.wire_bram/ram/WDATA_3
 (40 9)  (436 393)  (436 393)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (35 10)  (431 394)  (431 394)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.input2_5
 (14 11)  (410 395)  (410 395)  routing T_8_24.sp4_r_v_b_36 <X> T_8_24.lc_trk_g2_4
 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (418 395)  (418 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (419 395)  (419 395)  routing T_8_24.sp12_v_t_21 <X> T_8_24.lc_trk_g2_6
 (25 11)  (421 395)  (421 395)  routing T_8_24.sp12_v_t_21 <X> T_8_24.lc_trk_g2_6
 (26 11)  (422 395)  (422 395)  routing T_8_24.lc_trk_g0_3 <X> T_8_24.input0_5
 (29 11)  (425 395)  (425 395)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 395)  (428 395)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (430 395)  (430 395)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.input2_5
 (35 11)  (431 395)  (431 395)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.input2_5
 (22 12)  (418 396)  (418 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (422 396)  (422 396)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.input0_6
 (35 12)  (431 396)  (431 396)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.input2_6
 (10 13)  (406 397)  (406 397)  routing T_8_24.sp4_h_r_5 <X> T_8_24.sp4_v_b_10
 (26 13)  (422 397)  (422 397)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.input0_6
 (28 13)  (424 397)  (424 397)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.input0_6
 (29 13)  (425 397)  (425 397)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (428 397)  (428 397)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (430 397)  (430 397)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.input2_6
 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (3 14)  (399 398)  (399 398)  routing T_8_24.sp12_h_r_1 <X> T_8_24.sp12_v_t_22
 (21 14)  (417 398)  (417 398)  routing T_8_24.sp4_v_t_26 <X> T_8_24.lc_trk_g3_7
 (22 14)  (418 398)  (418 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 398)  (419 398)  routing T_8_24.sp4_v_t_26 <X> T_8_24.lc_trk_g3_7
 (25 14)  (421 398)  (421 398)  routing T_8_24.sp12_v_b_6 <X> T_8_24.lc_trk_g3_6
 (26 14)  (422 398)  (422 398)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.input0_7
 (35 14)  (431 398)  (431 398)  routing T_8_24.lc_trk_g1_4 <X> T_8_24.input2_7
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (3 15)  (399 399)  (399 399)  routing T_8_24.sp12_h_r_1 <X> T_8_24.sp12_v_t_22
 (7 15)  (403 399)  (403 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (21 15)  (417 399)  (417 399)  routing T_8_24.sp4_v_t_26 <X> T_8_24.lc_trk_g3_7
 (22 15)  (418 399)  (418 399)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (420 399)  (420 399)  routing T_8_24.sp12_v_b_6 <X> T_8_24.lc_trk_g3_6
 (25 15)  (421 399)  (421 399)  routing T_8_24.sp12_v_b_6 <X> T_8_24.lc_trk_g3_6
 (26 15)  (422 399)  (422 399)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.input0_7
 (27 15)  (423 399)  (423 399)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.input0_7
 (28 15)  (424 399)  (424 399)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.input0_7
 (29 15)  (425 399)  (425 399)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (428 399)  (428 399)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (430 399)  (430 399)  routing T_8_24.lc_trk_g1_4 <X> T_8_24.input2_7


LogicTile_9_24

 (2 0)  (440 384)  (440 384)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (27 0)  (465 384)  (465 384)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 384)  (466 384)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 384)  (474 384)  LC_0 Logic Functioning bit
 (37 0)  (475 384)  (475 384)  LC_0 Logic Functioning bit
 (38 0)  (476 384)  (476 384)  LC_0 Logic Functioning bit
 (39 0)  (477 384)  (477 384)  LC_0 Logic Functioning bit
 (44 0)  (482 384)  (482 384)  LC_0 Logic Functioning bit
 (45 0)  (483 384)  (483 384)  LC_0 Logic Functioning bit
 (40 1)  (478 385)  (478 385)  LC_0 Logic Functioning bit
 (41 1)  (479 385)  (479 385)  LC_0 Logic Functioning bit
 (42 1)  (480 385)  (480 385)  LC_0 Logic Functioning bit
 (43 1)  (481 385)  (481 385)  LC_0 Logic Functioning bit
 (49 1)  (487 385)  (487 385)  Carry_In_Mux bit 

 (51 1)  (489 385)  (489 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 386)  (438 386)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (1 2)  (439 386)  (439 386)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (465 386)  (465 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 386)  (466 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 386)  (475 386)  LC_1 Logic Functioning bit
 (39 2)  (477 386)  (477 386)  LC_1 Logic Functioning bit
 (41 2)  (479 386)  (479 386)  LC_1 Logic Functioning bit
 (43 2)  (481 386)  (481 386)  LC_1 Logic Functioning bit
 (45 2)  (483 386)  (483 386)  LC_1 Logic Functioning bit
 (46 2)  (484 386)  (484 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (37 3)  (475 387)  (475 387)  LC_1 Logic Functioning bit
 (39 3)  (477 387)  (477 387)  LC_1 Logic Functioning bit
 (41 3)  (479 387)  (479 387)  LC_1 Logic Functioning bit
 (43 3)  (481 387)  (481 387)  LC_1 Logic Functioning bit
 (11 4)  (449 388)  (449 388)  routing T_9_24.sp4_h_r_0 <X> T_9_24.sp4_v_b_5
 (4 6)  (442 390)  (442 390)  routing T_9_24.sp4_v_b_7 <X> T_9_24.sp4_v_t_38
 (6 6)  (444 390)  (444 390)  routing T_9_24.sp4_v_b_7 <X> T_9_24.sp4_v_t_38
 (15 6)  (453 390)  (453 390)  routing T_9_24.sp12_h_r_5 <X> T_9_24.lc_trk_g1_5
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (456 390)  (456 390)  routing T_9_24.sp12_h_r_5 <X> T_9_24.lc_trk_g1_5
 (8 7)  (446 391)  (446 391)  routing T_9_24.sp4_v_b_1 <X> T_9_24.sp4_v_t_41
 (10 7)  (448 391)  (448 391)  routing T_9_24.sp4_v_b_1 <X> T_9_24.sp4_v_t_41
 (18 7)  (456 391)  (456 391)  routing T_9_24.sp12_h_r_5 <X> T_9_24.lc_trk_g1_5
 (3 8)  (441 392)  (441 392)  routing T_9_24.sp12_h_r_1 <X> T_9_24.sp12_v_b_1
 (3 9)  (441 393)  (441 393)  routing T_9_24.sp12_h_r_1 <X> T_9_24.sp12_v_b_1
 (12 9)  (450 393)  (450 393)  routing T_9_24.sp4_h_r_8 <X> T_9_24.sp4_v_b_8
 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (445 395)  (445 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 12)  (452 396)  (452 396)  routing T_9_24.wire_logic_cluster/lc_0/out <X> T_9_24.lc_trk_g3_0
 (17 12)  (455 396)  (455 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 396)  (456 396)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g3_1
 (17 13)  (455 397)  (455 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (439 398)  (439 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (442 398)  (442 398)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_v_t_44
 (0 15)  (438 399)  (438 399)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 399)  (439 399)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (8 0)  (500 384)  (500 384)  routing T_10_24.sp4_v_b_1 <X> T_10_24.sp4_h_r_1
 (9 0)  (501 384)  (501 384)  routing T_10_24.sp4_v_b_1 <X> T_10_24.sp4_h_r_1
 (21 2)  (513 386)  (513 386)  routing T_10_24.bnr_op_7 <X> T_10_24.lc_trk_g0_7
 (22 2)  (514 386)  (514 386)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (517 386)  (517 386)  routing T_10_24.bnr_op_6 <X> T_10_24.lc_trk_g0_6
 (17 3)  (509 387)  (509 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (513 387)  (513 387)  routing T_10_24.bnr_op_7 <X> T_10_24.lc_trk_g0_7
 (22 3)  (514 387)  (514 387)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (517 387)  (517 387)  routing T_10_24.bnr_op_6 <X> T_10_24.lc_trk_g0_6
 (1 6)  (493 390)  (493 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (21 6)  (513 390)  (513 390)  routing T_10_24.sp12_h_l_4 <X> T_10_24.lc_trk_g1_7
 (22 6)  (514 390)  (514 390)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 390)  (516 390)  routing T_10_24.sp12_h_l_4 <X> T_10_24.lc_trk_g1_7
 (1 7)  (493 391)  (493 391)  routing T_10_24.glb_netwk_4 <X> T_10_24.glb2local_0
 (21 7)  (513 391)  (513 391)  routing T_10_24.sp12_h_l_4 <X> T_10_24.lc_trk_g1_7
 (8 8)  (500 392)  (500 392)  routing T_10_24.sp4_v_b_7 <X> T_10_24.sp4_h_r_7
 (9 8)  (501 392)  (501 392)  routing T_10_24.sp4_v_b_7 <X> T_10_24.sp4_h_r_7
 (26 8)  (518 392)  (518 392)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 392)  (519 392)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 392)  (520 392)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 392)  (523 392)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 392)  (528 392)  LC_4 Logic Functioning bit
 (38 8)  (530 392)  (530 392)  LC_4 Logic Functioning bit
 (40 8)  (532 392)  (532 392)  LC_4 Logic Functioning bit
 (41 8)  (533 392)  (533 392)  LC_4 Logic Functioning bit
 (42 8)  (534 392)  (534 392)  LC_4 Logic Functioning bit
 (43 8)  (535 392)  (535 392)  LC_4 Logic Functioning bit
 (51 8)  (543 392)  (543 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (518 393)  (518 393)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 393)  (521 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 393)  (523 393)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 393)  (528 393)  LC_4 Logic Functioning bit
 (38 9)  (530 393)  (530 393)  LC_4 Logic Functioning bit
 (41 9)  (533 393)  (533 393)  LC_4 Logic Functioning bit
 (43 9)  (535 393)  (535 393)  LC_4 Logic Functioning bit
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (499 395)  (499 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 12)  (506 396)  (506 396)  routing T_10_24.rgt_op_0 <X> T_10_24.lc_trk_g3_0
 (19 12)  (511 396)  (511 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (507 397)  (507 397)  routing T_10_24.rgt_op_0 <X> T_10_24.lc_trk_g3_0
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (27 14)  (519 398)  (519 398)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 398)  (521 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 398)  (522 398)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 398)  (523 398)  routing T_10_24.lc_trk_g0_4 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 398)  (528 398)  LC_7 Logic Functioning bit
 (37 14)  (529 398)  (529 398)  LC_7 Logic Functioning bit
 (38 14)  (530 398)  (530 398)  LC_7 Logic Functioning bit
 (39 14)  (531 398)  (531 398)  LC_7 Logic Functioning bit
 (41 14)  (533 398)  (533 398)  LC_7 Logic Functioning bit
 (43 14)  (535 398)  (535 398)  LC_7 Logic Functioning bit
 (47 14)  (539 398)  (539 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (522 399)  (522 399)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 399)  (528 399)  LC_7 Logic Functioning bit
 (37 15)  (529 399)  (529 399)  LC_7 Logic Functioning bit
 (38 15)  (530 399)  (530 399)  LC_7 Logic Functioning bit
 (39 15)  (531 399)  (531 399)  LC_7 Logic Functioning bit
 (41 15)  (533 399)  (533 399)  LC_7 Logic Functioning bit
 (43 15)  (535 399)  (535 399)  LC_7 Logic Functioning bit
 (53 15)  (545 399)  (545 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_24

 (25 0)  (571 384)  (571 384)  routing T_11_24.sp4_h_l_7 <X> T_11_24.lc_trk_g0_2
 (27 0)  (573 384)  (573 384)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (583 384)  (583 384)  LC_0 Logic Functioning bit
 (39 0)  (585 384)  (585 384)  LC_0 Logic Functioning bit
 (41 0)  (587 384)  (587 384)  LC_0 Logic Functioning bit
 (43 0)  (589 384)  (589 384)  LC_0 Logic Functioning bit
 (45 0)  (591 384)  (591 384)  LC_0 Logic Functioning bit
 (46 0)  (592 384)  (592 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (594 384)  (594 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 385)  (569 385)  routing T_11_24.sp4_h_l_7 <X> T_11_24.lc_trk_g0_2
 (24 1)  (570 385)  (570 385)  routing T_11_24.sp4_h_l_7 <X> T_11_24.lc_trk_g0_2
 (25 1)  (571 385)  (571 385)  routing T_11_24.sp4_h_l_7 <X> T_11_24.lc_trk_g0_2
 (37 1)  (583 385)  (583 385)  LC_0 Logic Functioning bit
 (39 1)  (585 385)  (585 385)  LC_0 Logic Functioning bit
 (41 1)  (587 385)  (587 385)  LC_0 Logic Functioning bit
 (43 1)  (589 385)  (589 385)  LC_0 Logic Functioning bit
 (49 1)  (595 385)  (595 385)  Carry_In_Mux bit 

 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (1 2)  (547 386)  (547 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (549 386)  (549 386)  routing T_11_24.sp12_h_r_0 <X> T_11_24.sp12_h_l_23
 (14 2)  (560 386)  (560 386)  routing T_11_24.sp4_h_l_1 <X> T_11_24.lc_trk_g0_4
 (3 3)  (549 387)  (549 387)  routing T_11_24.sp12_h_r_0 <X> T_11_24.sp12_h_l_23
 (15 3)  (561 387)  (561 387)  routing T_11_24.sp4_h_l_1 <X> T_11_24.lc_trk_g0_4
 (16 3)  (562 387)  (562 387)  routing T_11_24.sp4_h_l_1 <X> T_11_24.lc_trk_g0_4
 (17 3)  (563 387)  (563 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (1 4)  (547 388)  (547 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (560 388)  (560 388)  routing T_11_24.wire_logic_cluster/lc_0/out <X> T_11_24.lc_trk_g1_0
 (1 5)  (547 389)  (547 389)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (17 5)  (563 389)  (563 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (7 10)  (553 394)  (553 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (1 14)  (547 398)  (547 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (547 399)  (547 399)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (17 0)  (617 384)  (617 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (618 385)  (618 385)  routing T_12_24.sp4_r_v_b_34 <X> T_12_24.lc_trk_g0_1
 (21 4)  (621 388)  (621 388)  routing T_12_24.sp4_h_r_19 <X> T_12_24.lc_trk_g1_3
 (22 4)  (622 388)  (622 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 388)  (623 388)  routing T_12_24.sp4_h_r_19 <X> T_12_24.lc_trk_g1_3
 (24 4)  (624 388)  (624 388)  routing T_12_24.sp4_h_r_19 <X> T_12_24.lc_trk_g1_3
 (21 5)  (621 389)  (621 389)  routing T_12_24.sp4_h_r_19 <X> T_12_24.lc_trk_g1_3
 (4 7)  (604 391)  (604 391)  routing T_12_24.sp4_h_r_7 <X> T_12_24.sp4_h_l_38
 (6 7)  (606 391)  (606 391)  routing T_12_24.sp4_h_r_7 <X> T_12_24.sp4_h_l_38
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (46 8)  (646 392)  (646 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (608 393)  (608 393)  routing T_12_24.sp4_h_r_7 <X> T_12_24.sp4_v_b_7
 (26 9)  (626 393)  (626 393)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 393)  (627 393)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 393)  (637 393)  LC_4 Logic Functioning bit
 (39 9)  (639 393)  (639 393)  LC_4 Logic Functioning bit
 (40 9)  (640 393)  (640 393)  LC_4 Logic Functioning bit
 (42 9)  (642 393)  (642 393)  LC_4 Logic Functioning bit
 (46 9)  (646 393)  (646 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (11 11)  (611 395)  (611 395)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_h_l_45
 (13 11)  (613 395)  (613 395)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_h_l_45


LogicTile_13_24

 (3 2)  (657 386)  (657 386)  routing T_13_24.sp12_h_r_0 <X> T_13_24.sp12_h_l_23
 (3 3)  (657 387)  (657 387)  routing T_13_24.sp12_h_r_0 <X> T_13_24.sp12_h_l_23
 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (661 395)  (661 395)  Column buffer control bit: LH_colbuf_cntl_2

 (11 11)  (665 395)  (665 395)  routing T_13_24.sp4_h_r_8 <X> T_13_24.sp4_h_l_45
 (19 12)  (673 396)  (673 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (1 2)  (709 386)  (709 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 4)  (708 388)  (708 388)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (1 4)  (709 388)  (709 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (713 388)  (713 388)  routing T_14_24.sp4_h_l_37 <X> T_14_24.sp4_h_r_3
 (13 4)  (721 388)  (721 388)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_v_b_5
 (1 5)  (709 389)  (709 389)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (4 5)  (712 389)  (712 389)  routing T_14_24.sp4_h_l_37 <X> T_14_24.sp4_h_r_3
 (12 5)  (720 389)  (720 389)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_v_b_5
 (1 6)  (709 390)  (709 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (26 6)  (734 390)  (734 390)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 390)  (736 390)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 390)  (738 390)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 390)  (739 390)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 390)  (743 390)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_3
 (37 6)  (745 390)  (745 390)  LC_3 Logic Functioning bit
 (41 6)  (749 390)  (749 390)  LC_3 Logic Functioning bit
 (42 6)  (750 390)  (750 390)  LC_3 Logic Functioning bit
 (43 6)  (751 390)  (751 390)  LC_3 Logic Functioning bit
 (45 6)  (753 390)  (753 390)  LC_3 Logic Functioning bit
 (46 6)  (754 390)  (754 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (1 7)  (709 391)  (709 391)  routing T_14_24.glb_netwk_4 <X> T_14_24.glb2local_0
 (26 7)  (734 391)  (734 391)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 391)  (736 391)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 391)  (737 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 391)  (740 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 391)  (741 391)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_3
 (34 7)  (742 391)  (742 391)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.input_2_3
 (36 7)  (744 391)  (744 391)  LC_3 Logic Functioning bit
 (43 7)  (751 391)  (751 391)  LC_3 Logic Functioning bit
 (51 7)  (759 391)  (759 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (733 392)  (733 392)  routing T_14_24.rgt_op_2 <X> T_14_24.lc_trk_g2_2
 (22 9)  (730 393)  (730 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 393)  (732 393)  routing T_14_24.rgt_op_2 <X> T_14_24.lc_trk_g2_2
 (3 10)  (711 394)  (711 394)  routing T_14_24.sp12_h_r_1 <X> T_14_24.sp12_h_l_22
 (14 10)  (722 394)  (722 394)  routing T_14_24.rgt_op_4 <X> T_14_24.lc_trk_g2_4
 (22 10)  (730 394)  (730 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (3 11)  (711 395)  (711 395)  routing T_14_24.sp12_h_r_1 <X> T_14_24.sp12_h_l_22
 (15 11)  (723 395)  (723 395)  routing T_14_24.rgt_op_4 <X> T_14_24.lc_trk_g2_4
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (729 395)  (729 395)  routing T_14_24.sp4_r_v_b_39 <X> T_14_24.lc_trk_g2_7
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (723 399)  (723 399)  routing T_14_24.sp4_v_t_33 <X> T_14_24.lc_trk_g3_4
 (16 15)  (724 399)  (724 399)  routing T_14_24.sp4_v_t_33 <X> T_14_24.lc_trk_g3_4
 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_15_24

 (4 2)  (766 386)  (766 386)  routing T_15_24.sp4_h_r_0 <X> T_15_24.sp4_v_t_37
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 386)  (780 386)  routing T_15_24.bnr_op_5 <X> T_15_24.lc_trk_g0_5
 (22 2)  (784 386)  (784 386)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (788 386)  (788 386)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 386)  (789 386)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 386)  (792 386)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 386)  (793 386)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 386)  (796 386)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 386)  (797 386)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.input_2_1
 (38 2)  (800 386)  (800 386)  LC_1 Logic Functioning bit
 (40 2)  (802 386)  (802 386)  LC_1 Logic Functioning bit
 (42 2)  (804 386)  (804 386)  LC_1 Logic Functioning bit
 (5 3)  (767 387)  (767 387)  routing T_15_24.sp4_h_r_0 <X> T_15_24.sp4_v_t_37
 (18 3)  (780 387)  (780 387)  routing T_15_24.bnr_op_5 <X> T_15_24.lc_trk_g0_5
 (22 3)  (784 387)  (784 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (785 387)  (785 387)  routing T_15_24.sp4_h_r_6 <X> T_15_24.lc_trk_g0_6
 (24 3)  (786 387)  (786 387)  routing T_15_24.sp4_h_r_6 <X> T_15_24.lc_trk_g0_6
 (25 3)  (787 387)  (787 387)  routing T_15_24.sp4_h_r_6 <X> T_15_24.lc_trk_g0_6
 (27 3)  (789 387)  (789 387)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 387)  (790 387)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 387)  (792 387)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 387)  (794 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (795 387)  (795 387)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.input_2_1
 (39 3)  (801 387)  (801 387)  LC_1 Logic Functioning bit
 (40 3)  (802 387)  (802 387)  LC_1 Logic Functioning bit
 (42 3)  (804 387)  (804 387)  LC_1 Logic Functioning bit
 (26 4)  (788 388)  (788 388)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 388)  (790 388)  routing T_15_24.lc_trk_g2_3 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 388)  (793 388)  routing T_15_24.lc_trk_g0_7 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 388)  (798 388)  LC_2 Logic Functioning bit
 (37 4)  (799 388)  (799 388)  LC_2 Logic Functioning bit
 (38 4)  (800 388)  (800 388)  LC_2 Logic Functioning bit
 (39 4)  (801 388)  (801 388)  LC_2 Logic Functioning bit
 (42 4)  (804 388)  (804 388)  LC_2 Logic Functioning bit
 (43 4)  (805 388)  (805 388)  LC_2 Logic Functioning bit
 (50 4)  (812 388)  (812 388)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (788 389)  (788 389)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 389)  (789 389)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 389)  (792 389)  routing T_15_24.lc_trk_g2_3 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 389)  (793 389)  routing T_15_24.lc_trk_g0_7 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (37 5)  (799 389)  (799 389)  LC_2 Logic Functioning bit
 (38 5)  (800 389)  (800 389)  LC_2 Logic Functioning bit
 (39 5)  (801 389)  (801 389)  LC_2 Logic Functioning bit
 (42 5)  (804 389)  (804 389)  LC_2 Logic Functioning bit
 (46 5)  (808 389)  (808 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (780 390)  (780 390)  routing T_15_24.bnr_op_5 <X> T_15_24.lc_trk_g1_5
 (22 6)  (784 390)  (784 390)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 390)  (786 390)  routing T_15_24.bot_op_7 <X> T_15_24.lc_trk_g1_7
 (18 7)  (780 391)  (780 391)  routing T_15_24.bnr_op_5 <X> T_15_24.lc_trk_g1_5
 (22 8)  (784 392)  (784 392)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 392)  (786 392)  routing T_15_24.tnr_op_3 <X> T_15_24.lc_trk_g2_3
 (26 8)  (788 392)  (788 392)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 392)  (791 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 392)  (792 392)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 392)  (793 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 392)  (795 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 392)  (796 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 392)  (797 392)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.input_2_4
 (48 8)  (810 392)  (810 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (788 393)  (788 393)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 393)  (794 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 393)  (795 393)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.input_2_4
 (35 9)  (797 393)  (797 393)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.input_2_4
 (36 9)  (798 393)  (798 393)  LC_4 Logic Functioning bit
 (4 10)  (766 394)  (766 394)  routing T_15_24.sp4_v_b_10 <X> T_15_24.sp4_v_t_43
 (6 10)  (768 394)  (768 394)  routing T_15_24.sp4_v_b_10 <X> T_15_24.sp4_v_t_43
 (15 10)  (777 394)  (777 394)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g2_5
 (16 10)  (778 394)  (778 394)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g2_5
 (17 10)  (779 394)  (779 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 394)  (780 394)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g2_5
 (6 11)  (768 395)  (768 395)  routing T_15_24.sp4_h_r_6 <X> T_15_24.sp4_h_l_43
 (18 11)  (780 395)  (780 395)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g2_5
 (22 11)  (784 395)  (784 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 395)  (787 395)  routing T_15_24.sp4_r_v_b_38 <X> T_15_24.lc_trk_g2_6
 (1 12)  (763 396)  (763 396)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (1 13)  (763 397)  (763 397)  routing T_15_24.glb_netwk_4 <X> T_15_24.glb2local_3
 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (9 13)  (771 397)  (771 397)  routing T_15_24.sp4_v_t_47 <X> T_15_24.sp4_v_b_10
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (770 399)  (770 399)  routing T_15_24.sp4_h_r_4 <X> T_15_24.sp4_v_t_47
 (9 15)  (771 399)  (771 399)  routing T_15_24.sp4_h_r_4 <X> T_15_24.sp4_v_t_47
 (10 15)  (772 399)  (772 399)  routing T_15_24.sp4_h_r_4 <X> T_15_24.sp4_v_t_47
 (14 15)  (776 399)  (776 399)  routing T_15_24.sp4_h_l_17 <X> T_15_24.lc_trk_g3_4
 (15 15)  (777 399)  (777 399)  routing T_15_24.sp4_h_l_17 <X> T_15_24.lc_trk_g3_4
 (16 15)  (778 399)  (778 399)  routing T_15_24.sp4_h_l_17 <X> T_15_24.lc_trk_g3_4
 (17 15)  (779 399)  (779 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_16_24

 (8 0)  (824 384)  (824 384)  routing T_16_24.sp4_v_b_1 <X> T_16_24.sp4_h_r_1
 (9 0)  (825 384)  (825 384)  routing T_16_24.sp4_v_b_1 <X> T_16_24.sp4_h_r_1
 (15 0)  (831 384)  (831 384)  routing T_16_24.bot_op_1 <X> T_16_24.lc_trk_g0_1
 (17 0)  (833 384)  (833 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (842 384)  (842 384)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 384)  (849 384)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 384)  (854 384)  LC_0 Logic Functioning bit
 (26 1)  (842 385)  (842 385)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 385)  (843 385)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 385)  (844 385)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 385)  (845 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 385)  (847 385)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 385)  (848 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 385)  (849 385)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_0
 (34 1)  (850 385)  (850 385)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_0
 (35 1)  (851 385)  (851 385)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_0
 (51 1)  (867 385)  (867 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (837 388)  (837 388)  routing T_16_24.wire_logic_cluster/lc_3/out <X> T_16_24.lc_trk_g1_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 388)  (842 388)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 388)  (849 388)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 388)  (853 388)  LC_2 Logic Functioning bit
 (38 4)  (854 388)  (854 388)  LC_2 Logic Functioning bit
 (39 4)  (855 388)  (855 388)  LC_2 Logic Functioning bit
 (40 4)  (856 388)  (856 388)  LC_2 Logic Functioning bit
 (41 4)  (857 388)  (857 388)  LC_2 Logic Functioning bit
 (42 4)  (858 388)  (858 388)  LC_2 Logic Functioning bit
 (43 4)  (859 388)  (859 388)  LC_2 Logic Functioning bit
 (26 5)  (842 389)  (842 389)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 389)  (843 389)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 389)  (844 389)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 389)  (845 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 389)  (847 389)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 389)  (848 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (849 389)  (849 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_2
 (34 5)  (850 389)  (850 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_2
 (35 5)  (851 389)  (851 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_2
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (38 5)  (854 389)  (854 389)  LC_2 Logic Functioning bit
 (39 5)  (855 389)  (855 389)  LC_2 Logic Functioning bit
 (40 5)  (856 389)  (856 389)  LC_2 Logic Functioning bit
 (41 5)  (857 389)  (857 389)  LC_2 Logic Functioning bit
 (42 5)  (858 389)  (858 389)  LC_2 Logic Functioning bit
 (43 5)  (859 389)  (859 389)  LC_2 Logic Functioning bit
 (27 6)  (843 390)  (843 390)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 390)  (844 390)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 390)  (846 390)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 390)  (850 390)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 390)  (853 390)  LC_3 Logic Functioning bit
 (38 6)  (854 390)  (854 390)  LC_3 Logic Functioning bit
 (39 6)  (855 390)  (855 390)  LC_3 Logic Functioning bit
 (41 6)  (857 390)  (857 390)  LC_3 Logic Functioning bit
 (45 6)  (861 390)  (861 390)  LC_3 Logic Functioning bit
 (46 6)  (862 390)  (862 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (864 390)  (864 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (866 390)  (866 390)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (868 390)  (868 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (869 390)  (869 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (844 391)  (844 391)  routing T_16_24.lc_trk_g2_1 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 391)  (845 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 391)  (847 391)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 391)  (852 391)  LC_3 Logic Functioning bit
 (38 7)  (854 391)  (854 391)  LC_3 Logic Functioning bit
 (41 7)  (857 391)  (857 391)  LC_3 Logic Functioning bit
 (12 8)  (828 392)  (828 392)  routing T_16_24.sp4_v_b_8 <X> T_16_24.sp4_h_r_8
 (17 8)  (833 392)  (833 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (838 392)  (838 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 392)  (839 392)  routing T_16_24.sp12_v_b_11 <X> T_16_24.lc_trk_g2_3
 (26 8)  (842 392)  (842 392)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 392)  (843 392)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 392)  (844 392)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 392)  (849 392)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 392)  (851 392)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_4
 (37 8)  (853 392)  (853 392)  LC_4 Logic Functioning bit
 (38 8)  (854 392)  (854 392)  LC_4 Logic Functioning bit
 (39 8)  (855 392)  (855 392)  LC_4 Logic Functioning bit
 (11 9)  (827 393)  (827 393)  routing T_16_24.sp4_v_b_8 <X> T_16_24.sp4_h_r_8
 (26 9)  (842 393)  (842 393)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 393)  (843 393)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 393)  (844 393)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 393)  (845 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 393)  (847 393)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 393)  (848 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (849 393)  (849 393)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_4
 (34 9)  (850 393)  (850 393)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_4
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (37 9)  (853 393)  (853 393)  LC_4 Logic Functioning bit
 (38 9)  (854 393)  (854 393)  LC_4 Logic Functioning bit
 (39 9)  (855 393)  (855 393)  LC_4 Logic Functioning bit
 (51 9)  (867 393)  (867 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (824 394)  (824 394)  routing T_16_24.sp4_h_r_11 <X> T_16_24.sp4_h_l_42
 (10 10)  (826 394)  (826 394)  routing T_16_24.sp4_h_r_11 <X> T_16_24.sp4_h_l_42
 (14 12)  (830 396)  (830 396)  routing T_16_24.sp4_h_l_21 <X> T_16_24.lc_trk_g3_0
 (21 12)  (837 396)  (837 396)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g3_3
 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 396)  (839 396)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g3_3
 (24 12)  (840 396)  (840 396)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g3_3
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (831 397)  (831 397)  routing T_16_24.sp4_h_l_21 <X> T_16_24.lc_trk_g3_0
 (16 13)  (832 397)  (832 397)  routing T_16_24.sp4_h_l_21 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (816 398)  (816 398)  routing T_16_24.glb_netwk_4 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 398)  (833 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (838 398)  (838 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (834 399)  (834 399)  routing T_16_24.sp4_r_v_b_45 <X> T_16_24.lc_trk_g3_5
 (21 15)  (837 399)  (837 399)  routing T_16_24.sp4_r_v_b_47 <X> T_16_24.lc_trk_g3_7


LogicTile_17_24

 (16 0)  (890 384)  (890 384)  routing T_17_24.sp4_v_b_1 <X> T_17_24.lc_trk_g0_1
 (17 0)  (891 384)  (891 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (892 384)  (892 384)  routing T_17_24.sp4_v_b_1 <X> T_17_24.lc_trk_g0_1
 (26 0)  (900 384)  (900 384)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 384)  (905 384)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 384)  (907 384)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 384)  (909 384)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.input_2_0
 (43 0)  (917 384)  (917 384)  LC_0 Logic Functioning bit
 (47 0)  (921 384)  (921 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (925 384)  (925 384)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (926 384)  (926 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (902 385)  (902 385)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 385)  (903 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 385)  (905 385)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 385)  (906 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 385)  (907 385)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.input_2_0
 (34 1)  (908 385)  (908 385)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.input_2_0
 (35 1)  (909 385)  (909 385)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.input_2_0
 (40 1)  (914 385)  (914 385)  LC_0 Logic Functioning bit
 (42 1)  (916 385)  (916 385)  LC_0 Logic Functioning bit
 (43 1)  (917 385)  (917 385)  LC_0 Logic Functioning bit
 (3 2)  (877 386)  (877 386)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_h_l_23
 (25 2)  (899 386)  (899 386)  routing T_17_24.bnr_op_6 <X> T_17_24.lc_trk_g0_6
 (3 3)  (877 387)  (877 387)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_h_l_23
 (22 3)  (896 387)  (896 387)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (899 387)  (899 387)  routing T_17_24.bnr_op_6 <X> T_17_24.lc_trk_g0_6
 (14 5)  (888 389)  (888 389)  routing T_17_24.sp4_h_r_0 <X> T_17_24.lc_trk_g1_0
 (15 5)  (889 389)  (889 389)  routing T_17_24.sp4_h_r_0 <X> T_17_24.lc_trk_g1_0
 (16 5)  (890 389)  (890 389)  routing T_17_24.sp4_h_r_0 <X> T_17_24.lc_trk_g1_0
 (17 5)  (891 389)  (891 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (10 6)  (884 390)  (884 390)  routing T_17_24.sp4_v_b_11 <X> T_17_24.sp4_h_l_41
 (14 6)  (888 390)  (888 390)  routing T_17_24.bnr_op_4 <X> T_17_24.lc_trk_g1_4
 (14 7)  (888 391)  (888 391)  routing T_17_24.bnr_op_4 <X> T_17_24.lc_trk_g1_4
 (17 7)  (891 391)  (891 391)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (3 8)  (877 392)  (877 392)  routing T_17_24.sp12_h_r_1 <X> T_17_24.sp12_v_b_1
 (26 8)  (900 392)  (900 392)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 392)  (905 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 392)  (908 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (38 8)  (912 392)  (912 392)  LC_4 Logic Functioning bit
 (46 8)  (920 392)  (920 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (877 393)  (877 393)  routing T_17_24.sp12_h_r_1 <X> T_17_24.sp12_v_b_1
 (17 9)  (891 393)  (891 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (900 393)  (900 393)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 393)  (904 393)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (51 9)  (925 393)  (925 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (877 394)  (877 394)  routing T_17_24.sp12_h_r_1 <X> T_17_24.sp12_h_l_22
 (15 10)  (889 394)  (889 394)  routing T_17_24.sp4_v_t_32 <X> T_17_24.lc_trk_g2_5
 (16 10)  (890 394)  (890 394)  routing T_17_24.sp4_v_t_32 <X> T_17_24.lc_trk_g2_5
 (17 10)  (891 394)  (891 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (895 394)  (895 394)  routing T_17_24.rgt_op_7 <X> T_17_24.lc_trk_g2_7
 (22 10)  (896 394)  (896 394)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 394)  (898 394)  routing T_17_24.rgt_op_7 <X> T_17_24.lc_trk_g2_7
 (26 10)  (900 394)  (900 394)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 394)  (901 394)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 394)  (902 394)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 394)  (907 394)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 394)  (908 394)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 394)  (909 394)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.input_2_5
 (3 11)  (877 395)  (877 395)  routing T_17_24.sp12_h_r_1 <X> T_17_24.sp12_h_l_22
 (11 11)  (885 395)  (885 395)  routing T_17_24.sp4_h_r_0 <X> T_17_24.sp4_h_l_45
 (13 11)  (887 395)  (887 395)  routing T_17_24.sp4_h_r_0 <X> T_17_24.sp4_h_l_45
 (14 11)  (888 395)  (888 395)  routing T_17_24.sp4_r_v_b_36 <X> T_17_24.lc_trk_g2_4
 (17 11)  (891 395)  (891 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (896 395)  (896 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 395)  (897 395)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g2_6
 (24 11)  (898 395)  (898 395)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g2_6
 (25 11)  (899 395)  (899 395)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g2_6
 (26 11)  (900 395)  (900 395)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 395)  (901 395)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 395)  (902 395)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 395)  (903 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 395)  (904 395)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 395)  (906 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (907 395)  (907 395)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.input_2_5
 (43 11)  (917 395)  (917 395)  LC_5 Logic Functioning bit
 (48 11)  (922 395)  (922 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (882 396)  (882 396)  routing T_17_24.sp4_v_b_4 <X> T_17_24.sp4_h_r_10
 (9 12)  (883 396)  (883 396)  routing T_17_24.sp4_v_b_4 <X> T_17_24.sp4_h_r_10
 (10 12)  (884 396)  (884 396)  routing T_17_24.sp4_v_b_4 <X> T_17_24.sp4_h_r_10
 (14 12)  (888 396)  (888 396)  routing T_17_24.bnl_op_0 <X> T_17_24.lc_trk_g3_0
 (17 12)  (891 396)  (891 396)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (892 396)  (892 396)  routing T_17_24.bnl_op_1 <X> T_17_24.lc_trk_g3_1
 (22 12)  (896 396)  (896 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (897 396)  (897 396)  routing T_17_24.sp12_v_b_19 <X> T_17_24.lc_trk_g3_3
 (25 12)  (899 396)  (899 396)  routing T_17_24.sp4_v_b_26 <X> T_17_24.lc_trk_g3_2
 (27 12)  (901 396)  (901 396)  routing T_17_24.lc_trk_g1_0 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 396)  (903 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 396)  (906 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 396)  (907 396)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 396)  (908 396)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 396)  (909 396)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.input_2_6
 (36 12)  (910 396)  (910 396)  LC_6 Logic Functioning bit
 (47 12)  (921 396)  (921 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (888 397)  (888 397)  routing T_17_24.bnl_op_0 <X> T_17_24.lc_trk_g3_0
 (17 13)  (891 397)  (891 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (892 397)  (892 397)  routing T_17_24.bnl_op_1 <X> T_17_24.lc_trk_g3_1
 (21 13)  (895 397)  (895 397)  routing T_17_24.sp12_v_b_19 <X> T_17_24.lc_trk_g3_3
 (22 13)  (896 397)  (896 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 397)  (897 397)  routing T_17_24.sp4_v_b_26 <X> T_17_24.lc_trk_g3_2
 (28 13)  (902 397)  (902 397)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 397)  (903 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 397)  (906 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 397)  (907 397)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.input_2_6
 (35 13)  (909 397)  (909 397)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.input_2_6
 (36 13)  (910 397)  (910 397)  LC_6 Logic Functioning bit
 (37 13)  (911 397)  (911 397)  LC_6 Logic Functioning bit
 (38 13)  (912 397)  (912 397)  LC_6 Logic Functioning bit
 (22 14)  (896 398)  (896 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (899 398)  (899 398)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (886 399)  (886 399)  routing T_17_24.sp4_h_l_46 <X> T_17_24.sp4_v_t_46
 (22 15)  (896 399)  (896 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (897 399)  (897 399)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (24 15)  (898 399)  (898 399)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (25 15)  (899 399)  (899 399)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6


LogicTile_18_24

 (14 0)  (942 384)  (942 384)  routing T_18_24.sp4_v_b_8 <X> T_18_24.lc_trk_g0_0
 (21 0)  (949 384)  (949 384)  routing T_18_24.sp12_h_r_3 <X> T_18_24.lc_trk_g0_3
 (22 0)  (950 384)  (950 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (952 384)  (952 384)  routing T_18_24.sp12_h_r_3 <X> T_18_24.lc_trk_g0_3
 (27 0)  (955 384)  (955 384)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 384)  (956 384)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 384)  (959 384)  routing T_18_24.lc_trk_g0_5 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 384)  (963 384)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.input_2_0
 (36 0)  (964 384)  (964 384)  LC_0 Logic Functioning bit
 (37 0)  (965 384)  (965 384)  LC_0 Logic Functioning bit
 (43 0)  (971 384)  (971 384)  LC_0 Logic Functioning bit
 (46 0)  (974 384)  (974 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (942 385)  (942 385)  routing T_18_24.sp4_v_b_8 <X> T_18_24.lc_trk_g0_0
 (16 1)  (944 385)  (944 385)  routing T_18_24.sp4_v_b_8 <X> T_18_24.lc_trk_g0_0
 (17 1)  (945 385)  (945 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (949 385)  (949 385)  routing T_18_24.sp12_h_r_3 <X> T_18_24.lc_trk_g0_3
 (26 1)  (954 385)  (954 385)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 385)  (955 385)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 385)  (956 385)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 385)  (958 385)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 385)  (960 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 385)  (961 385)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.input_2_0
 (34 1)  (962 385)  (962 385)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.input_2_0
 (35 1)  (963 385)  (963 385)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.input_2_0
 (37 1)  (965 385)  (965 385)  LC_0 Logic Functioning bit
 (42 1)  (970 385)  (970 385)  LC_0 Logic Functioning bit
 (48 1)  (976 385)  (976 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (15 2)  (943 386)  (943 386)  routing T_18_24.sp4_v_b_21 <X> T_18_24.lc_trk_g0_5
 (16 2)  (944 386)  (944 386)  routing T_18_24.sp4_v_b_21 <X> T_18_24.lc_trk_g0_5
 (17 2)  (945 386)  (945 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (949 386)  (949 386)  routing T_18_24.sp4_v_b_15 <X> T_18_24.lc_trk_g0_7
 (22 2)  (950 386)  (950 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (951 386)  (951 386)  routing T_18_24.sp4_v_b_15 <X> T_18_24.lc_trk_g0_7
 (29 2)  (957 386)  (957 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 386)  (959 386)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 386)  (962 386)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 386)  (963 386)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.input_2_1
 (36 2)  (964 386)  (964 386)  LC_1 Logic Functioning bit
 (21 3)  (949 387)  (949 387)  routing T_18_24.sp4_v_b_15 <X> T_18_24.lc_trk_g0_7
 (26 3)  (954 387)  (954 387)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 387)  (957 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 387)  (959 387)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 387)  (960 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (963 387)  (963 387)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.input_2_1
 (36 3)  (964 387)  (964 387)  LC_1 Logic Functioning bit
 (37 3)  (965 387)  (965 387)  LC_1 Logic Functioning bit
 (39 3)  (967 387)  (967 387)  LC_1 Logic Functioning bit
 (46 3)  (974 387)  (974 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (943 388)  (943 388)  routing T_18_24.sp4_v_b_17 <X> T_18_24.lc_trk_g1_1
 (16 4)  (944 388)  (944 388)  routing T_18_24.sp4_v_b_17 <X> T_18_24.lc_trk_g1_1
 (17 4)  (945 388)  (945 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 5)  (950 389)  (950 389)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 389)  (952 389)  routing T_18_24.bot_op_2 <X> T_18_24.lc_trk_g1_2
 (21 6)  (949 390)  (949 390)  routing T_18_24.sp4_h_l_10 <X> T_18_24.lc_trk_g1_7
 (22 6)  (950 390)  (950 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 390)  (951 390)  routing T_18_24.sp4_h_l_10 <X> T_18_24.lc_trk_g1_7
 (24 6)  (952 390)  (952 390)  routing T_18_24.sp4_h_l_10 <X> T_18_24.lc_trk_g1_7
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 390)  (961 390)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 390)  (962 390)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 390)  (963 390)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.input_2_3
 (36 6)  (964 390)  (964 390)  LC_3 Logic Functioning bit
 (21 7)  (949 391)  (949 391)  routing T_18_24.sp4_h_l_10 <X> T_18_24.lc_trk_g1_7
 (28 7)  (956 391)  (956 391)  routing T_18_24.lc_trk_g2_1 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 391)  (960 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (961 391)  (961 391)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.input_2_3
 (34 7)  (962 391)  (962 391)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.input_2_3
 (35 7)  (963 391)  (963 391)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.input_2_3
 (36 7)  (964 391)  (964 391)  LC_3 Logic Functioning bit
 (37 7)  (965 391)  (965 391)  LC_3 Logic Functioning bit
 (39 7)  (967 391)  (967 391)  LC_3 Logic Functioning bit
 (15 8)  (943 392)  (943 392)  routing T_18_24.rgt_op_1 <X> T_18_24.lc_trk_g2_1
 (17 8)  (945 392)  (945 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 392)  (946 392)  routing T_18_24.rgt_op_1 <X> T_18_24.lc_trk_g2_1
 (11 11)  (939 395)  (939 395)  routing T_18_24.sp4_h_r_8 <X> T_18_24.sp4_h_l_45
 (4 12)  (932 396)  (932 396)  routing T_18_24.sp4_h_l_38 <X> T_18_24.sp4_v_b_9
 (6 12)  (934 396)  (934 396)  routing T_18_24.sp4_h_l_38 <X> T_18_24.sp4_v_b_9
 (14 12)  (942 396)  (942 396)  routing T_18_24.sp4_h_l_21 <X> T_18_24.lc_trk_g3_0
 (15 12)  (943 396)  (943 396)  routing T_18_24.sp4_h_r_25 <X> T_18_24.lc_trk_g3_1
 (16 12)  (944 396)  (944 396)  routing T_18_24.sp4_h_r_25 <X> T_18_24.lc_trk_g3_1
 (17 12)  (945 396)  (945 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 396)  (951 396)  routing T_18_24.sp12_v_b_11 <X> T_18_24.lc_trk_g3_3
 (5 13)  (933 397)  (933 397)  routing T_18_24.sp4_h_l_38 <X> T_18_24.sp4_v_b_9
 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (943 397)  (943 397)  routing T_18_24.sp4_h_l_21 <X> T_18_24.lc_trk_g3_0
 (16 13)  (944 397)  (944 397)  routing T_18_24.sp4_h_l_21 <X> T_18_24.lc_trk_g3_0
 (17 13)  (945 397)  (945 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (946 397)  (946 397)  routing T_18_24.sp4_h_r_25 <X> T_18_24.lc_trk_g3_1
 (22 13)  (950 397)  (950 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 397)  (951 397)  routing T_18_24.sp4_v_b_42 <X> T_18_24.lc_trk_g3_2
 (24 13)  (952 397)  (952 397)  routing T_18_24.sp4_v_b_42 <X> T_18_24.lc_trk_g3_2
 (12 14)  (940 398)  (940 398)  routing T_18_24.sp4_h_r_8 <X> T_18_24.sp4_h_l_46
 (21 14)  (949 398)  (949 398)  routing T_18_24.wire_logic_cluster/lc_7/out <X> T_18_24.lc_trk_g3_7
 (22 14)  (950 398)  (950 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (957 398)  (957 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 398)  (962 398)  routing T_18_24.lc_trk_g1_1 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (39 14)  (967 398)  (967 398)  LC_7 Logic Functioning bit
 (40 14)  (968 398)  (968 398)  LC_7 Logic Functioning bit
 (47 14)  (975 398)  (975 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (13 15)  (941 399)  (941 399)  routing T_18_24.sp4_h_r_8 <X> T_18_24.sp4_h_l_46
 (22 15)  (950 399)  (950 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 399)  (953 399)  routing T_18_24.sp4_r_v_b_46 <X> T_18_24.lc_trk_g3_6
 (26 15)  (954 399)  (954 399)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 399)  (955 399)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 399)  (957 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 399)  (960 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (961 399)  (961 399)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.input_2_7
 (34 15)  (962 399)  (962 399)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.input_2_7
 (39 15)  (967 399)  (967 399)  LC_7 Logic Functioning bit
 (40 15)  (968 399)  (968 399)  LC_7 Logic Functioning bit
 (41 15)  (969 399)  (969 399)  LC_7 Logic Functioning bit
 (48 15)  (976 399)  (976 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (979 399)  (979 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_24

 (3 0)  (985 384)  (985 384)  routing T_19_24.sp12_h_r_0 <X> T_19_24.sp12_v_b_0
 (27 0)  (1009 384)  (1009 384)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 384)  (1015 384)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 384)  (1016 384)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 384)  (1018 384)  LC_0 Logic Functioning bit
 (38 0)  (1020 384)  (1020 384)  LC_0 Logic Functioning bit
 (3 1)  (985 385)  (985 385)  routing T_19_24.sp12_h_r_0 <X> T_19_24.sp12_v_b_0
 (16 1)  (998 385)  (998 385)  routing T_19_24.sp12_h_r_8 <X> T_19_24.lc_trk_g0_0
 (17 1)  (999 385)  (999 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (30 1)  (1012 385)  (1012 385)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 385)  (1013 385)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 385)  (1018 385)  LC_0 Logic Functioning bit
 (38 1)  (1020 385)  (1020 385)  LC_0 Logic Functioning bit
 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 386)  (996 386)  routing T_19_24.wire_logic_cluster/lc_4/out <X> T_19_24.lc_trk_g0_4
 (25 2)  (1007 386)  (1007 386)  routing T_19_24.sp4_v_t_3 <X> T_19_24.lc_trk_g0_6
 (27 2)  (1009 386)  (1009 386)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 386)  (1011 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 386)  (1016 386)  routing T_19_24.lc_trk_g1_1 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 386)  (1018 386)  LC_1 Logic Functioning bit
 (37 2)  (1019 386)  (1019 386)  LC_1 Logic Functioning bit
 (38 2)  (1020 386)  (1020 386)  LC_1 Logic Functioning bit
 (39 2)  (1021 386)  (1021 386)  LC_1 Logic Functioning bit
 (41 2)  (1023 386)  (1023 386)  LC_1 Logic Functioning bit
 (42 2)  (1024 386)  (1024 386)  LC_1 Logic Functioning bit
 (43 2)  (1025 386)  (1025 386)  LC_1 Logic Functioning bit
 (45 2)  (1027 386)  (1027 386)  LC_1 Logic Functioning bit
 (46 2)  (1028 386)  (1028 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1029 386)  (1029 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (1030 386)  (1030 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (1032 386)  (1032 386)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (1033 386)  (1033 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1034 386)  (1034 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1004 387)  (1004 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 387)  (1005 387)  routing T_19_24.sp4_v_t_3 <X> T_19_24.lc_trk_g0_6
 (25 3)  (1007 387)  (1007 387)  routing T_19_24.sp4_v_t_3 <X> T_19_24.lc_trk_g0_6
 (27 3)  (1009 387)  (1009 387)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 387)  (1011 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 387)  (1012 387)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (1018 387)  (1018 387)  LC_1 Logic Functioning bit
 (37 3)  (1019 387)  (1019 387)  LC_1 Logic Functioning bit
 (38 3)  (1020 387)  (1020 387)  LC_1 Logic Functioning bit
 (41 3)  (1023 387)  (1023 387)  LC_1 Logic Functioning bit
 (42 3)  (1024 387)  (1024 387)  LC_1 Logic Functioning bit
 (43 3)  (1025 387)  (1025 387)  LC_1 Logic Functioning bit
 (51 3)  (1033 387)  (1033 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (987 388)  (987 388)  routing T_19_24.sp4_v_b_9 <X> T_19_24.sp4_h_r_3
 (12 4)  (994 388)  (994 388)  routing T_19_24.sp4_v_t_40 <X> T_19_24.sp4_h_r_5
 (14 4)  (996 388)  (996 388)  routing T_19_24.lft_op_0 <X> T_19_24.lc_trk_g1_0
 (15 4)  (997 388)  (997 388)  routing T_19_24.bot_op_1 <X> T_19_24.lc_trk_g1_1
 (17 4)  (999 388)  (999 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1003 388)  (1003 388)  routing T_19_24.lft_op_3 <X> T_19_24.lc_trk_g1_3
 (22 4)  (1004 388)  (1004 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1006 388)  (1006 388)  routing T_19_24.lft_op_3 <X> T_19_24.lc_trk_g1_3
 (25 4)  (1007 388)  (1007 388)  routing T_19_24.sp4_h_l_7 <X> T_19_24.lc_trk_g1_2
 (4 5)  (986 389)  (986 389)  routing T_19_24.sp4_v_b_9 <X> T_19_24.sp4_h_r_3
 (6 5)  (988 389)  (988 389)  routing T_19_24.sp4_v_b_9 <X> T_19_24.sp4_h_r_3
 (15 5)  (997 389)  (997 389)  routing T_19_24.lft_op_0 <X> T_19_24.lc_trk_g1_0
 (17 5)  (999 389)  (999 389)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1004 389)  (1004 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1005 389)  (1005 389)  routing T_19_24.sp4_h_l_7 <X> T_19_24.lc_trk_g1_2
 (24 5)  (1006 389)  (1006 389)  routing T_19_24.sp4_h_l_7 <X> T_19_24.lc_trk_g1_2
 (25 5)  (1007 389)  (1007 389)  routing T_19_24.sp4_h_l_7 <X> T_19_24.lc_trk_g1_2
 (14 6)  (996 390)  (996 390)  routing T_19_24.sp4_v_t_1 <X> T_19_24.lc_trk_g1_4
 (21 6)  (1003 390)  (1003 390)  routing T_19_24.bnr_op_7 <X> T_19_24.lc_trk_g1_7
 (22 6)  (1004 390)  (1004 390)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (1007 390)  (1007 390)  routing T_19_24.sp4_h_r_14 <X> T_19_24.lc_trk_g1_6
 (29 6)  (1011 390)  (1011 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 390)  (1012 390)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 390)  (1013 390)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 390)  (1014 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 390)  (1015 390)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 390)  (1018 390)  LC_3 Logic Functioning bit
 (38 6)  (1020 390)  (1020 390)  LC_3 Logic Functioning bit
 (14 7)  (996 391)  (996 391)  routing T_19_24.sp4_v_t_1 <X> T_19_24.lc_trk_g1_4
 (16 7)  (998 391)  (998 391)  routing T_19_24.sp4_v_t_1 <X> T_19_24.lc_trk_g1_4
 (17 7)  (999 391)  (999 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (1003 391)  (1003 391)  routing T_19_24.bnr_op_7 <X> T_19_24.lc_trk_g1_7
 (22 7)  (1004 391)  (1004 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 391)  (1005 391)  routing T_19_24.sp4_h_r_14 <X> T_19_24.lc_trk_g1_6
 (24 7)  (1006 391)  (1006 391)  routing T_19_24.sp4_h_r_14 <X> T_19_24.lc_trk_g1_6
 (36 7)  (1018 391)  (1018 391)  LC_3 Logic Functioning bit
 (38 7)  (1020 391)  (1020 391)  LC_3 Logic Functioning bit
 (5 8)  (987 392)  (987 392)  routing T_19_24.sp4_v_b_0 <X> T_19_24.sp4_h_r_6
 (27 8)  (1009 392)  (1009 392)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 392)  (1011 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 392)  (1013 392)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 392)  (1014 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 392)  (1016 392)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 392)  (1018 392)  LC_4 Logic Functioning bit
 (37 8)  (1019 392)  (1019 392)  LC_4 Logic Functioning bit
 (38 8)  (1020 392)  (1020 392)  LC_4 Logic Functioning bit
 (39 8)  (1021 392)  (1021 392)  LC_4 Logic Functioning bit
 (41 8)  (1023 392)  (1023 392)  LC_4 Logic Functioning bit
 (42 8)  (1024 392)  (1024 392)  LC_4 Logic Functioning bit
 (43 8)  (1025 392)  (1025 392)  LC_4 Logic Functioning bit
 (45 8)  (1027 392)  (1027 392)  LC_4 Logic Functioning bit
 (46 8)  (1028 392)  (1028 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (1029 392)  (1029 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (1030 392)  (1030 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1032 392)  (1032 392)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1034 392)  (1034 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (986 393)  (986 393)  routing T_19_24.sp4_v_b_0 <X> T_19_24.sp4_h_r_6
 (6 9)  (988 393)  (988 393)  routing T_19_24.sp4_v_b_0 <X> T_19_24.sp4_h_r_6
 (29 9)  (1011 393)  (1011 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 393)  (1018 393)  LC_4 Logic Functioning bit
 (37 9)  (1019 393)  (1019 393)  LC_4 Logic Functioning bit
 (39 9)  (1021 393)  (1021 393)  LC_4 Logic Functioning bit
 (40 9)  (1022 393)  (1022 393)  LC_4 Logic Functioning bit
 (42 9)  (1024 393)  (1024 393)  LC_4 Logic Functioning bit
 (43 9)  (1025 393)  (1025 393)  LC_4 Logic Functioning bit
 (48 9)  (1030 393)  (1030 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (996 394)  (996 394)  routing T_19_24.sp4_h_r_36 <X> T_19_24.lc_trk_g2_4
 (4 11)  (986 395)  (986 395)  routing T_19_24.sp4_h_r_10 <X> T_19_24.sp4_h_l_43
 (6 11)  (988 395)  (988 395)  routing T_19_24.sp4_h_r_10 <X> T_19_24.sp4_h_l_43
 (15 11)  (997 395)  (997 395)  routing T_19_24.sp4_h_r_36 <X> T_19_24.lc_trk_g2_4
 (16 11)  (998 395)  (998 395)  routing T_19_24.sp4_h_r_36 <X> T_19_24.lc_trk_g2_4
 (17 11)  (999 395)  (999 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 12)  (1004 396)  (1004 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1007 396)  (1007 396)  routing T_19_24.sp4_h_r_34 <X> T_19_24.lc_trk_g3_2
 (27 12)  (1009 396)  (1009 396)  routing T_19_24.lc_trk_g1_6 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 396)  (1011 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 396)  (1012 396)  routing T_19_24.lc_trk_g1_6 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 396)  (1014 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 396)  (1015 396)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 396)  (1016 396)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 396)  (1017 396)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (36 12)  (1018 396)  (1018 396)  LC_6 Logic Functioning bit
 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (993 397)  (993 397)  routing T_19_24.sp4_h_l_46 <X> T_19_24.sp4_h_r_11
 (22 13)  (1004 397)  (1004 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1005 397)  (1005 397)  routing T_19_24.sp4_h_r_34 <X> T_19_24.lc_trk_g3_2
 (24 13)  (1006 397)  (1006 397)  routing T_19_24.sp4_h_r_34 <X> T_19_24.lc_trk_g3_2
 (26 13)  (1008 397)  (1008 397)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 397)  (1009 397)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 397)  (1010 397)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 397)  (1011 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 397)  (1012 397)  routing T_19_24.lc_trk_g1_6 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 397)  (1013 397)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 397)  (1014 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1015 397)  (1015 397)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (34 13)  (1016 397)  (1016 397)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (35 13)  (1017 397)  (1017 397)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (36 13)  (1018 397)  (1018 397)  LC_6 Logic Functioning bit
 (37 13)  (1019 397)  (1019 397)  LC_6 Logic Functioning bit
 (38 13)  (1020 397)  (1020 397)  LC_6 Logic Functioning bit
 (0 14)  (982 398)  (982 398)  routing T_19_24.glb_netwk_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 398)  (983 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 398)  (1004 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (1009 398)  (1009 398)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 398)  (1011 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 398)  (1012 398)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 398)  (1013 398)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 398)  (1014 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 398)  (1018 398)  LC_7 Logic Functioning bit
 (37 14)  (1019 398)  (1019 398)  LC_7 Logic Functioning bit
 (38 14)  (1020 398)  (1020 398)  LC_7 Logic Functioning bit
 (39 14)  (1021 398)  (1021 398)  LC_7 Logic Functioning bit
 (41 14)  (1023 398)  (1023 398)  LC_7 Logic Functioning bit
 (42 14)  (1024 398)  (1024 398)  LC_7 Logic Functioning bit
 (43 14)  (1025 398)  (1025 398)  LC_7 Logic Functioning bit
 (45 14)  (1027 398)  (1027 398)  LC_7 Logic Functioning bit
 (50 14)  (1032 398)  (1032 398)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1034 398)  (1034 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1003 399)  (1003 399)  routing T_19_24.sp4_r_v_b_47 <X> T_19_24.lc_trk_g3_7
 (27 15)  (1009 399)  (1009 399)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 399)  (1011 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 399)  (1012 399)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 399)  (1013 399)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 399)  (1018 399)  LC_7 Logic Functioning bit
 (37 15)  (1019 399)  (1019 399)  LC_7 Logic Functioning bit
 (38 15)  (1020 399)  (1020 399)  LC_7 Logic Functioning bit
 (41 15)  (1023 399)  (1023 399)  LC_7 Logic Functioning bit
 (42 15)  (1024 399)  (1024 399)  LC_7 Logic Functioning bit
 (43 15)  (1025 399)  (1025 399)  LC_7 Logic Functioning bit
 (46 15)  (1028 399)  (1028 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (1029 399)  (1029 399)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (52 15)  (1034 399)  (1034 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_24

 (11 0)  (1047 384)  (1047 384)  routing T_20_24.sp4_h_l_45 <X> T_20_24.sp4_v_b_2
 (13 0)  (1049 384)  (1049 384)  routing T_20_24.sp4_h_l_45 <X> T_20_24.sp4_v_b_2
 (12 1)  (1048 385)  (1048 385)  routing T_20_24.sp4_h_l_45 <X> T_20_24.sp4_v_b_2
 (0 2)  (1036 386)  (1036 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 386)  (1037 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 386)  (1050 386)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (21 2)  (1057 386)  (1057 386)  routing T_20_24.wire_logic_cluster/lc_7/out <X> T_20_24.lc_trk_g0_7
 (22 2)  (1058 386)  (1058 386)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (14 3)  (1050 387)  (1050 387)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (16 3)  (1052 387)  (1052 387)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (17 3)  (1053 387)  (1053 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (14 5)  (1050 389)  (1050 389)  routing T_20_24.top_op_0 <X> T_20_24.lc_trk_g1_0
 (15 5)  (1051 389)  (1051 389)  routing T_20_24.top_op_0 <X> T_20_24.lc_trk_g1_0
 (17 5)  (1053 389)  (1053 389)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (25 6)  (1061 390)  (1061 390)  routing T_20_24.sp4_v_t_3 <X> T_20_24.lc_trk_g1_6
 (22 7)  (1058 391)  (1058 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1059 391)  (1059 391)  routing T_20_24.sp4_v_t_3 <X> T_20_24.lc_trk_g1_6
 (25 7)  (1061 391)  (1061 391)  routing T_20_24.sp4_v_t_3 <X> T_20_24.lc_trk_g1_6
 (14 8)  (1050 392)  (1050 392)  routing T_20_24.sp4_h_r_40 <X> T_20_24.lc_trk_g2_0
 (25 8)  (1061 392)  (1061 392)  routing T_20_24.bnl_op_2 <X> T_20_24.lc_trk_g2_2
 (26 8)  (1062 392)  (1062 392)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 392)  (1063 392)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 392)  (1065 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 392)  (1066 392)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (36 8)  (1072 392)  (1072 392)  LC_4 Logic Functioning bit
 (38 8)  (1074 392)  (1074 392)  LC_4 Logic Functioning bit
 (41 8)  (1077 392)  (1077 392)  LC_4 Logic Functioning bit
 (43 8)  (1079 392)  (1079 392)  LC_4 Logic Functioning bit
 (52 8)  (1088 392)  (1088 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (1050 393)  (1050 393)  routing T_20_24.sp4_h_r_40 <X> T_20_24.lc_trk_g2_0
 (15 9)  (1051 393)  (1051 393)  routing T_20_24.sp4_h_r_40 <X> T_20_24.lc_trk_g2_0
 (16 9)  (1052 393)  (1052 393)  routing T_20_24.sp4_h_r_40 <X> T_20_24.lc_trk_g2_0
 (17 9)  (1053 393)  (1053 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1058 393)  (1058 393)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1061 393)  (1061 393)  routing T_20_24.bnl_op_2 <X> T_20_24.lc_trk_g2_2
 (26 9)  (1062 393)  (1062 393)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 393)  (1063 393)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 393)  (1064 393)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 393)  (1065 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 393)  (1066 393)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (27 10)  (1063 394)  (1063 394)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 394)  (1064 394)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 394)  (1066 394)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 394)  (1067 394)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 394)  (1072 394)  LC_5 Logic Functioning bit
 (38 10)  (1074 394)  (1074 394)  LC_5 Logic Functioning bit
 (52 10)  (1088 394)  (1088 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (1039 395)  (1039 395)  routing T_20_24.sp12_v_b_1 <X> T_20_24.sp12_h_l_22
 (30 11)  (1066 395)  (1066 395)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 395)  (1072 395)  LC_5 Logic Functioning bit
 (38 11)  (1074 395)  (1074 395)  LC_5 Logic Functioning bit
 (8 12)  (1044 396)  (1044 396)  routing T_20_24.sp4_v_b_10 <X> T_20_24.sp4_h_r_10
 (9 12)  (1045 396)  (1045 396)  routing T_20_24.sp4_v_b_10 <X> T_20_24.sp4_h_r_10
 (26 12)  (1062 396)  (1062 396)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 396)  (1065 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 396)  (1066 396)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (36 12)  (1072 396)  (1072 396)  LC_6 Logic Functioning bit
 (38 12)  (1074 396)  (1074 396)  LC_6 Logic Functioning bit
 (41 12)  (1077 396)  (1077 396)  LC_6 Logic Functioning bit
 (43 12)  (1079 396)  (1079 396)  LC_6 Logic Functioning bit
 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (1062 397)  (1062 397)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 397)  (1063 397)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 397)  (1064 397)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 397)  (1065 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 397)  (1066 397)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (0 14)  (1036 398)  (1036 398)  routing T_20_24.glb_netwk_4 <X> T_20_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 398)  (1037 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1057 398)  (1057 398)  routing T_20_24.sp4_h_l_34 <X> T_20_24.lc_trk_g3_7
 (22 14)  (1058 398)  (1058 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 398)  (1059 398)  routing T_20_24.sp4_h_l_34 <X> T_20_24.lc_trk_g3_7
 (24 14)  (1060 398)  (1060 398)  routing T_20_24.sp4_h_l_34 <X> T_20_24.lc_trk_g3_7
 (28 14)  (1064 398)  (1064 398)  routing T_20_24.lc_trk_g2_0 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 398)  (1065 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 398)  (1068 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 398)  (1069 398)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 398)  (1072 398)  LC_7 Logic Functioning bit
 (37 14)  (1073 398)  (1073 398)  LC_7 Logic Functioning bit
 (38 14)  (1074 398)  (1074 398)  LC_7 Logic Functioning bit
 (39 14)  (1075 398)  (1075 398)  LC_7 Logic Functioning bit
 (41 14)  (1077 398)  (1077 398)  LC_7 Logic Functioning bit
 (42 14)  (1078 398)  (1078 398)  LC_7 Logic Functioning bit
 (43 14)  (1079 398)  (1079 398)  LC_7 Logic Functioning bit
 (45 14)  (1081 398)  (1081 398)  LC_7 Logic Functioning bit
 (47 14)  (1083 398)  (1083 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (1084 398)  (1084 398)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (1086 398)  (1086 398)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1057 399)  (1057 399)  routing T_20_24.sp4_h_l_34 <X> T_20_24.lc_trk_g3_7
 (27 15)  (1063 399)  (1063 399)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 399)  (1065 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 399)  (1067 399)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 399)  (1072 399)  LC_7 Logic Functioning bit
 (37 15)  (1073 399)  (1073 399)  LC_7 Logic Functioning bit
 (39 15)  (1075 399)  (1075 399)  LC_7 Logic Functioning bit
 (40 15)  (1076 399)  (1076 399)  LC_7 Logic Functioning bit
 (42 15)  (1078 399)  (1078 399)  LC_7 Logic Functioning bit
 (43 15)  (1079 399)  (1079 399)  LC_7 Logic Functioning bit


LogicTile_21_24

 (8 0)  (1098 384)  (1098 384)  routing T_21_24.sp4_h_l_40 <X> T_21_24.sp4_h_r_1
 (10 0)  (1100 384)  (1100 384)  routing T_21_24.sp4_h_l_40 <X> T_21_24.sp4_h_r_1
 (15 0)  (1105 384)  (1105 384)  routing T_21_24.sp4_h_r_1 <X> T_21_24.lc_trk_g0_1
 (16 0)  (1106 384)  (1106 384)  routing T_21_24.sp4_h_r_1 <X> T_21_24.lc_trk_g0_1
 (17 0)  (1107 384)  (1107 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (1116 384)  (1116 384)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 384)  (1119 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 384)  (1121 384)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 384)  (1122 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 384)  (1123 384)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 384)  (1124 384)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 384)  (1126 384)  LC_0 Logic Functioning bit
 (37 0)  (1127 384)  (1127 384)  LC_0 Logic Functioning bit
 (38 0)  (1128 384)  (1128 384)  LC_0 Logic Functioning bit
 (39 0)  (1129 384)  (1129 384)  LC_0 Logic Functioning bit
 (41 0)  (1131 384)  (1131 384)  LC_0 Logic Functioning bit
 (42 0)  (1132 384)  (1132 384)  LC_0 Logic Functioning bit
 (43 0)  (1133 384)  (1133 384)  LC_0 Logic Functioning bit
 (45 0)  (1135 384)  (1135 384)  LC_0 Logic Functioning bit
 (47 0)  (1137 384)  (1137 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (6 1)  (1096 385)  (1096 385)  routing T_21_24.sp4_h_l_37 <X> T_21_24.sp4_h_r_0
 (18 1)  (1108 385)  (1108 385)  routing T_21_24.sp4_h_r_1 <X> T_21_24.lc_trk_g0_1
 (26 1)  (1116 385)  (1116 385)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 385)  (1117 385)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 385)  (1118 385)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 385)  (1119 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 385)  (1121 385)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 385)  (1122 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1123 385)  (1123 385)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.input_2_0
 (34 1)  (1124 385)  (1124 385)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.input_2_0
 (35 1)  (1125 385)  (1125 385)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.input_2_0
 (36 1)  (1126 385)  (1126 385)  LC_0 Logic Functioning bit
 (37 1)  (1127 385)  (1127 385)  LC_0 Logic Functioning bit
 (39 1)  (1129 385)  (1129 385)  LC_0 Logic Functioning bit
 (40 1)  (1130 385)  (1130 385)  LC_0 Logic Functioning bit
 (42 1)  (1132 385)  (1132 385)  LC_0 Logic Functioning bit
 (43 1)  (1133 385)  (1133 385)  LC_0 Logic Functioning bit
 (53 1)  (1143 385)  (1143 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1090 386)  (1090 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 386)  (1091 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 386)  (1092 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (1105 387)  (1105 387)  routing T_21_24.sp4_v_t_9 <X> T_21_24.lc_trk_g0_4
 (16 3)  (1106 387)  (1106 387)  routing T_21_24.sp4_v_t_9 <X> T_21_24.lc_trk_g0_4
 (17 3)  (1107 387)  (1107 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (13 4)  (1103 388)  (1103 388)  routing T_21_24.sp4_h_l_40 <X> T_21_24.sp4_v_b_5
 (12 5)  (1102 389)  (1102 389)  routing T_21_24.sp4_h_l_40 <X> T_21_24.sp4_v_b_5
 (16 6)  (1106 390)  (1106 390)  routing T_21_24.sp12_h_r_13 <X> T_21_24.lc_trk_g1_5
 (17 6)  (1107 390)  (1107 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (17 10)  (1107 394)  (1107 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1116 394)  (1116 394)  routing T_21_24.lc_trk_g2_5 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 394)  (1119 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 394)  (1120 394)  routing T_21_24.lc_trk_g0_4 <X> T_21_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 394)  (1121 394)  routing T_21_24.lc_trk_g1_5 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 394)  (1122 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 394)  (1124 394)  routing T_21_24.lc_trk_g1_5 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (43 10)  (1133 394)  (1133 394)  LC_5 Logic Functioning bit
 (48 10)  (1138 394)  (1138 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (1108 395)  (1108 395)  routing T_21_24.sp4_r_v_b_37 <X> T_21_24.lc_trk_g2_5
 (28 11)  (1118 395)  (1118 395)  routing T_21_24.lc_trk_g2_5 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 395)  (1119 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 395)  (1122 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1123 395)  (1123 395)  routing T_21_24.lc_trk_g3_0 <X> T_21_24.input_2_5
 (34 11)  (1124 395)  (1124 395)  routing T_21_24.lc_trk_g3_0 <X> T_21_24.input_2_5
 (40 11)  (1130 395)  (1130 395)  LC_5 Logic Functioning bit
 (42 11)  (1132 395)  (1132 395)  LC_5 Logic Functioning bit
 (43 11)  (1133 395)  (1133 395)  LC_5 Logic Functioning bit
 (53 11)  (1143 395)  (1143 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (1104 396)  (1104 396)  routing T_21_24.sp4_v_b_24 <X> T_21_24.lc_trk_g3_0
 (22 12)  (1112 396)  (1112 396)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1114 396)  (1114 396)  routing T_21_24.tnl_op_3 <X> T_21_24.lc_trk_g3_3
 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4

 (8 13)  (1098 397)  (1098 397)  routing T_21_24.sp4_h_l_47 <X> T_21_24.sp4_v_b_10
 (9 13)  (1099 397)  (1099 397)  routing T_21_24.sp4_h_l_47 <X> T_21_24.sp4_v_b_10
 (16 13)  (1106 397)  (1106 397)  routing T_21_24.sp4_v_b_24 <X> T_21_24.lc_trk_g3_0
 (17 13)  (1107 397)  (1107 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (1111 397)  (1111 397)  routing T_21_24.tnl_op_3 <X> T_21_24.lc_trk_g3_3
 (0 14)  (1090 398)  (1090 398)  routing T_21_24.glb_netwk_4 <X> T_21_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 398)  (1091 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1111 398)  (1111 398)  routing T_21_24.sp4_h_r_39 <X> T_21_24.lc_trk_g3_7
 (22 14)  (1112 398)  (1112 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1113 398)  (1113 398)  routing T_21_24.sp4_h_r_39 <X> T_21_24.lc_trk_g3_7
 (24 14)  (1114 398)  (1114 398)  routing T_21_24.sp4_h_r_39 <X> T_21_24.lc_trk_g3_7
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1112 399)  (1112 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1113 399)  (1113 399)  routing T_21_24.sp4_h_r_30 <X> T_21_24.lc_trk_g3_6
 (24 15)  (1114 399)  (1114 399)  routing T_21_24.sp4_h_r_30 <X> T_21_24.lc_trk_g3_6
 (25 15)  (1115 399)  (1115 399)  routing T_21_24.sp4_h_r_30 <X> T_21_24.lc_trk_g3_6


LogicTile_22_24

 (11 0)  (1155 384)  (1155 384)  routing T_22_24.sp4_h_r_9 <X> T_22_24.sp4_v_b_2
 (15 0)  (1159 384)  (1159 384)  routing T_22_24.sp4_h_r_9 <X> T_22_24.lc_trk_g0_1
 (16 0)  (1160 384)  (1160 384)  routing T_22_24.sp4_h_r_9 <X> T_22_24.lc_trk_g0_1
 (17 0)  (1161 384)  (1161 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1162 384)  (1162 384)  routing T_22_24.sp4_h_r_9 <X> T_22_24.lc_trk_g0_1
 (22 1)  (1166 385)  (1166 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1169 385)  (1169 385)  routing T_22_24.sp4_r_v_b_33 <X> T_22_24.lc_trk_g0_2
 (6 2)  (1150 386)  (1150 386)  routing T_22_24.sp4_h_l_42 <X> T_22_24.sp4_v_t_37
 (19 2)  (1163 386)  (1163 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (1 3)  (1145 387)  (1145 387)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (14 3)  (1158 387)  (1158 387)  routing T_22_24.sp4_r_v_b_28 <X> T_22_24.lc_trk_g0_4
 (17 3)  (1161 387)  (1161 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (6 4)  (1150 388)  (1150 388)  routing T_22_24.sp4_h_r_10 <X> T_22_24.sp4_v_b_3
 (6 5)  (1150 389)  (1150 389)  routing T_22_24.sp4_h_l_38 <X> T_22_24.sp4_h_r_3
 (12 5)  (1156 389)  (1156 389)  routing T_22_24.sp4_h_r_5 <X> T_22_24.sp4_v_b_5
 (15 6)  (1159 390)  (1159 390)  routing T_22_24.sp4_h_r_5 <X> T_22_24.lc_trk_g1_5
 (16 6)  (1160 390)  (1160 390)  routing T_22_24.sp4_h_r_5 <X> T_22_24.lc_trk_g1_5
 (17 6)  (1161 390)  (1161 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (5 7)  (1149 391)  (1149 391)  routing T_22_24.sp4_h_l_38 <X> T_22_24.sp4_v_t_38
 (18 7)  (1162 391)  (1162 391)  routing T_22_24.sp4_h_r_5 <X> T_22_24.lc_trk_g1_5
 (12 8)  (1156 392)  (1156 392)  routing T_22_24.sp4_v_b_8 <X> T_22_24.sp4_h_r_8
 (11 9)  (1155 393)  (1155 393)  routing T_22_24.sp4_v_b_8 <X> T_22_24.sp4_h_r_8
 (12 10)  (1156 394)  (1156 394)  routing T_22_24.sp4_h_r_5 <X> T_22_24.sp4_h_l_45
 (17 10)  (1161 394)  (1161 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (19 10)  (1163 394)  (1163 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (31 10)  (1175 394)  (1175 394)  routing T_22_24.lc_trk_g1_5 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 394)  (1176 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 394)  (1178 394)  routing T_22_24.lc_trk_g1_5 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (1184 394)  (1184 394)  LC_5 Logic Functioning bit
 (42 10)  (1186 394)  (1186 394)  LC_5 Logic Functioning bit
 (13 11)  (1157 395)  (1157 395)  routing T_22_24.sp4_h_r_5 <X> T_22_24.sp4_h_l_45
 (29 11)  (1173 395)  (1173 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (1185 395)  (1185 395)  LC_5 Logic Functioning bit
 (43 11)  (1187 395)  (1187 395)  LC_5 Logic Functioning bit
 (46 11)  (1190 395)  (1190 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (25 12)  (1169 396)  (1169 396)  routing T_22_24.sp4_h_r_34 <X> T_22_24.lc_trk_g3_2
 (26 12)  (1170 396)  (1170 396)  routing T_22_24.lc_trk_g0_4 <X> T_22_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 396)  (1171 396)  routing T_22_24.lc_trk_g3_2 <X> T_22_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 396)  (1172 396)  routing T_22_24.lc_trk_g3_2 <X> T_22_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 396)  (1173 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 396)  (1175 396)  routing T_22_24.lc_trk_g2_5 <X> T_22_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 396)  (1176 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 396)  (1177 396)  routing T_22_24.lc_trk_g2_5 <X> T_22_24.wire_logic_cluster/lc_6/in_3
 (43 12)  (1187 396)  (1187 396)  LC_6 Logic Functioning bit
 (7 13)  (1151 397)  (1151 397)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (1166 397)  (1166 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1167 397)  (1167 397)  routing T_22_24.sp4_h_r_34 <X> T_22_24.lc_trk_g3_2
 (24 13)  (1168 397)  (1168 397)  routing T_22_24.sp4_h_r_34 <X> T_22_24.lc_trk_g3_2
 (29 13)  (1173 397)  (1173 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 397)  (1174 397)  routing T_22_24.lc_trk_g3_2 <X> T_22_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 397)  (1176 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1179 397)  (1179 397)  routing T_22_24.lc_trk_g0_2 <X> T_22_24.input_2_6
 (47 13)  (1191 397)  (1191 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (1195 397)  (1195 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (11 2)  (1209 386)  (1209 386)  routing T_23_24.sp4_h_l_44 <X> T_23_24.sp4_v_t_39
 (2 4)  (1200 388)  (1200 388)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 7)  (1203 391)  (1203 391)  routing T_23_24.sp4_h_l_38 <X> T_23_24.sp4_v_t_38
 (12 8)  (1210 392)  (1210 392)  routing T_23_24.sp4_h_l_40 <X> T_23_24.sp4_h_r_8
 (13 9)  (1211 393)  (1211 393)  routing T_23_24.sp4_h_l_40 <X> T_23_24.sp4_h_r_8
 (7 13)  (1205 397)  (1205 397)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (1209 397)  (1209 397)  routing T_23_24.sp4_h_l_46 <X> T_23_24.sp4_h_r_11
 (9 14)  (1207 398)  (1207 398)  routing T_23_24.sp4_h_r_7 <X> T_23_24.sp4_h_l_47
 (10 14)  (1208 398)  (1208 398)  routing T_23_24.sp4_h_r_7 <X> T_23_24.sp4_h_l_47
 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24

 (22 3)  (1274 387)  (1274 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1275 387)  (1275 387)  routing T_24_24.sp4_h_r_6 <X> T_24_24.lc_trk_g0_6
 (24 3)  (1276 387)  (1276 387)  routing T_24_24.sp4_h_r_6 <X> T_24_24.lc_trk_g0_6
 (25 3)  (1277 387)  (1277 387)  routing T_24_24.sp4_h_r_6 <X> T_24_24.lc_trk_g0_6
 (14 6)  (1266 390)  (1266 390)  routing T_24_24.sp4_v_t_1 <X> T_24_24.lc_trk_g1_4
 (17 6)  (1269 390)  (1269 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (14 7)  (1266 391)  (1266 391)  routing T_24_24.sp4_v_t_1 <X> T_24_24.lc_trk_g1_4
 (16 7)  (1268 391)  (1268 391)  routing T_24_24.sp4_v_t_1 <X> T_24_24.lc_trk_g1_4
 (17 7)  (1269 391)  (1269 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (1270 391)  (1270 391)  routing T_24_24.sp4_r_v_b_29 <X> T_24_24.lc_trk_g1_5
 (4 9)  (1256 393)  (1256 393)  routing T_24_24.sp4_h_l_47 <X> T_24_24.sp4_h_r_6
 (6 9)  (1258 393)  (1258 393)  routing T_24_24.sp4_h_l_47 <X> T_24_24.sp4_h_r_6
 (26 10)  (1278 394)  (1278 394)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (1281 394)  (1281 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 394)  (1282 394)  routing T_24_24.lc_trk_g0_6 <X> T_24_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 394)  (1283 394)  routing T_24_24.lc_trk_g1_5 <X> T_24_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 394)  (1284 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 394)  (1286 394)  routing T_24_24.lc_trk_g1_5 <X> T_24_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 394)  (1287 394)  routing T_24_24.lc_trk_g1_4 <X> T_24_24.input_2_5
 (26 11)  (1278 395)  (1278 395)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 395)  (1279 395)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 395)  (1280 395)  routing T_24_24.lc_trk_g3_6 <X> T_24_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 395)  (1281 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 395)  (1282 395)  routing T_24_24.lc_trk_g0_6 <X> T_24_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 395)  (1284 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1286 395)  (1286 395)  routing T_24_24.lc_trk_g1_4 <X> T_24_24.input_2_5
 (42 11)  (1294 395)  (1294 395)  LC_5 Logic Functioning bit
 (53 11)  (1305 395)  (1305 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 13)  (1259 397)  (1259 397)  Column buffer control bit: LH_colbuf_cntl_4

 (25 14)  (1277 398)  (1277 398)  routing T_24_24.sp4_v_b_30 <X> T_24_24.lc_trk_g3_6
 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1274 399)  (1274 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1275 399)  (1275 399)  routing T_24_24.sp4_v_b_30 <X> T_24_24.lc_trk_g3_6


RAM_Tile_25_24

 (4 0)  (1310 384)  (1310 384)  routing T_25_24.sp4_h_l_37 <X> T_25_24.sp4_v_b_0
 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 384)  (1322 384)  routing T_25_24.sp12_h_r_17 <X> T_25_24.lc_trk_g0_1
 (17 0)  (1323 384)  (1323 384)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_17 lc_trk_g0_1
 (3 1)  (1309 385)  (1309 385)  routing T_25_24.sp12_h_l_23 <X> T_25_24.sp12_v_b_0
 (5 1)  (1311 385)  (1311 385)  routing T_25_24.sp4_h_l_37 <X> T_25_24.sp4_v_b_0
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 385)  (1324 385)  routing T_25_24.sp12_h_r_17 <X> T_25_24.lc_trk_g0_1
 (28 1)  (1334 385)  (1334 385)  routing T_25_24.lc_trk_g2_0 <X> T_25_24.input0_0
 (29 1)  (1335 385)  (1335 385)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (5 3)  (1311 387)  (1311 387)  routing T_25_24.sp4_h_l_37 <X> T_25_24.sp4_v_t_37
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 387)  (1328 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1329 387)  (1329 387)  routing T_25_24.sp12_h_l_21 <X> T_25_24.lc_trk_g0_6
 (25 3)  (1331 387)  (1331 387)  routing T_25_24.sp12_h_l_21 <X> T_25_24.lc_trk_g0_6
 (26 3)  (1332 387)  (1332 387)  routing T_25_24.lc_trk_g2_3 <X> T_25_24.input0_1
 (28 3)  (1334 387)  (1334 387)  routing T_25_24.lc_trk_g2_3 <X> T_25_24.input0_1
 (29 3)  (1335 387)  (1335 387)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (0 4)  (1306 388)  (1306 388)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (14 4)  (1320 388)  (1320 388)  routing T_25_24.sp12_h_r_0 <X> T_25_24.lc_trk_g1_0
 (0 5)  (1306 389)  (1306 389)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WCLKE
 (3 5)  (1309 389)  (1309 389)  routing T_25_24.sp12_h_l_23 <X> T_25_24.sp12_h_r_0
 (14 5)  (1320 389)  (1320 389)  routing T_25_24.sp12_h_r_0 <X> T_25_24.lc_trk_g1_0
 (15 5)  (1321 389)  (1321 389)  routing T_25_24.sp12_h_r_0 <X> T_25_24.lc_trk_g1_0
 (17 5)  (1323 389)  (1323 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (27 5)  (1333 389)  (1333 389)  routing T_25_24.lc_trk_g3_1 <X> T_25_24.input0_2
 (28 5)  (1334 389)  (1334 389)  routing T_25_24.lc_trk_g3_1 <X> T_25_24.input0_2
 (29 5)  (1335 389)  (1335 389)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (3 7)  (1309 391)  (1309 391)  routing T_25_24.sp12_h_l_23 <X> T_25_24.sp12_v_t_23
 (16 7)  (1322 391)  (1322 391)  routing T_25_24.sp12_h_r_12 <X> T_25_24.lc_trk_g1_4
 (17 7)  (1323 391)  (1323 391)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (1332 391)  (1332 391)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input0_3
 (27 7)  (1333 391)  (1333 391)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input0_3
 (28 7)  (1334 391)  (1334 391)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input0_3
 (29 7)  (1335 391)  (1335 391)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (14 8)  (1320 392)  (1320 392)  routing T_25_24.sp4_h_l_21 <X> T_25_24.lc_trk_g2_0
 (21 8)  (1327 392)  (1327 392)  routing T_25_24.sp4_v_t_14 <X> T_25_24.lc_trk_g2_3
 (22 8)  (1328 392)  (1328 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1329 392)  (1329 392)  routing T_25_24.sp4_v_t_14 <X> T_25_24.lc_trk_g2_3
 (26 8)  (1332 392)  (1332 392)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.input0_4
 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g1_0 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 392)  (1345 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (15 9)  (1321 393)  (1321 393)  routing T_25_24.sp4_h_l_21 <X> T_25_24.lc_trk_g2_0
 (16 9)  (1322 393)  (1322 393)  routing T_25_24.sp4_h_l_21 <X> T_25_24.lc_trk_g2_0
 (17 9)  (1323 393)  (1323 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (1332 393)  (1332 393)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.input0_4
 (28 9)  (1334 393)  (1334 393)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.input0_4
 (29 9)  (1335 393)  (1335 393)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (15 10)  (1321 394)  (1321 394)  routing T_25_24.sp4_h_r_45 <X> T_25_24.lc_trk_g2_5
 (16 10)  (1322 394)  (1322 394)  routing T_25_24.sp4_h_r_45 <X> T_25_24.lc_trk_g2_5
 (17 10)  (1323 394)  (1323 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 394)  (1324 394)  routing T_25_24.sp4_h_r_45 <X> T_25_24.lc_trk_g2_5
 (21 10)  (1327 394)  (1327 394)  routing T_25_24.sp4_v_t_18 <X> T_25_24.lc_trk_g2_7
 (22 10)  (1328 394)  (1328 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1329 394)  (1329 394)  routing T_25_24.sp4_v_t_18 <X> T_25_24.lc_trk_g2_7
 (25 10)  (1331 394)  (1331 394)  routing T_25_24.sp4_h_l_27 <X> T_25_24.lc_trk_g2_6
 (26 10)  (1332 394)  (1332 394)  routing T_25_24.lc_trk_g1_4 <X> T_25_24.input0_5
 (18 11)  (1324 395)  (1324 395)  routing T_25_24.sp4_h_r_45 <X> T_25_24.lc_trk_g2_5
 (22 11)  (1328 395)  (1328 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 395)  (1329 395)  routing T_25_24.sp4_h_l_27 <X> T_25_24.lc_trk_g2_6
 (24 11)  (1330 395)  (1330 395)  routing T_25_24.sp4_h_l_27 <X> T_25_24.lc_trk_g2_6
 (27 11)  (1333 395)  (1333 395)  routing T_25_24.lc_trk_g1_4 <X> T_25_24.input0_5
 (29 11)  (1335 395)  (1335 395)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 395)  (1338 395)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (16 12)  (1322 396)  (1322 396)  routing T_25_24.sp4_v_b_25 <X> T_25_24.lc_trk_g3_1
 (17 12)  (1323 396)  (1323 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 396)  (1324 396)  routing T_25_24.sp4_v_b_25 <X> T_25_24.lc_trk_g3_1
 (22 12)  (1328 396)  (1328 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 396)  (1329 396)  routing T_25_24.sp4_v_t_30 <X> T_25_24.lc_trk_g3_3
 (24 12)  (1330 396)  (1330 396)  routing T_25_24.sp4_v_t_30 <X> T_25_24.lc_trk_g3_3
 (25 12)  (1331 396)  (1331 396)  routing T_25_24.sp4_h_r_42 <X> T_25_24.lc_trk_g3_2
 (26 12)  (1332 396)  (1332 396)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_6
 (35 12)  (1341 396)  (1341 396)  routing T_25_24.lc_trk_g0_6 <X> T_25_24.input2_6
 (8 13)  (1314 397)  (1314 397)  routing T_25_24.sp4_h_l_41 <X> T_25_24.sp4_v_b_10
 (9 13)  (1315 397)  (1315 397)  routing T_25_24.sp4_h_l_41 <X> T_25_24.sp4_v_b_10
 (10 13)  (1316 397)  (1316 397)  routing T_25_24.sp4_h_l_41 <X> T_25_24.sp4_v_b_10
 (22 13)  (1328 397)  (1328 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 397)  (1329 397)  routing T_25_24.sp4_h_r_42 <X> T_25_24.lc_trk_g3_2
 (24 13)  (1330 397)  (1330 397)  routing T_25_24.sp4_h_r_42 <X> T_25_24.lc_trk_g3_2
 (25 13)  (1331 397)  (1331 397)  routing T_25_24.sp4_h_r_42 <X> T_25_24.lc_trk_g3_2
 (26 13)  (1332 397)  (1332 397)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_6
 (27 13)  (1333 397)  (1333 397)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_6
 (28 13)  (1334 397)  (1334 397)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_6
 (29 13)  (1335 397)  (1335 397)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 397)  (1338 397)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 397)  (1341 397)  routing T_25_24.lc_trk_g0_6 <X> T_25_24.input2_6
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (6 14)  (1312 398)  (1312 398)  routing T_25_24.sp4_h_l_41 <X> T_25_24.sp4_v_t_44
 (17 14)  (1323 398)  (1323 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1328 398)  (1328 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1329 398)  (1329 398)  routing T_25_24.sp4_v_b_47 <X> T_25_24.lc_trk_g3_7
 (24 14)  (1330 398)  (1330 398)  routing T_25_24.sp4_v_b_47 <X> T_25_24.lc_trk_g3_7
 (26 14)  (1332 398)  (1332 398)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.input0_7
 (35 14)  (1341 398)  (1341 398)  routing T_25_24.lc_trk_g2_5 <X> T_25_24.input2_7
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (18 15)  (1324 399)  (1324 399)  routing T_25_24.sp4_r_v_b_45 <X> T_25_24.lc_trk_g3_5
 (26 15)  (1332 399)  (1332 399)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.input0_7
 (28 15)  (1334 399)  (1334 399)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.input0_7
 (29 15)  (1335 399)  (1335 399)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 399)  (1338 399)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 399)  (1339 399)  routing T_25_24.lc_trk_g2_5 <X> T_25_24.input2_7


LogicTile_26_24

 (11 0)  (1359 384)  (1359 384)  routing T_26_24.sp4_h_l_45 <X> T_26_24.sp4_v_b_2
 (13 0)  (1361 384)  (1361 384)  routing T_26_24.sp4_h_l_45 <X> T_26_24.sp4_v_b_2
 (8 1)  (1356 385)  (1356 385)  routing T_26_24.sp4_h_l_42 <X> T_26_24.sp4_v_b_1
 (9 1)  (1357 385)  (1357 385)  routing T_26_24.sp4_h_l_42 <X> T_26_24.sp4_v_b_1
 (10 1)  (1358 385)  (1358 385)  routing T_26_24.sp4_h_l_42 <X> T_26_24.sp4_v_b_1
 (12 1)  (1360 385)  (1360 385)  routing T_26_24.sp4_h_l_45 <X> T_26_24.sp4_v_b_2
 (6 2)  (1354 386)  (1354 386)  routing T_26_24.sp4_h_l_42 <X> T_26_24.sp4_v_t_37
 (10 3)  (1358 387)  (1358 387)  routing T_26_24.sp4_h_l_45 <X> T_26_24.sp4_v_t_36
 (3 4)  (1351 388)  (1351 388)  routing T_26_24.sp12_v_b_0 <X> T_26_24.sp12_h_r_0
 (3 5)  (1351 389)  (1351 389)  routing T_26_24.sp12_v_b_0 <X> T_26_24.sp12_h_r_0
 (12 6)  (1360 390)  (1360 390)  routing T_26_24.sp4_v_t_46 <X> T_26_24.sp4_h_l_40
 (11 7)  (1359 391)  (1359 391)  routing T_26_24.sp4_v_t_46 <X> T_26_24.sp4_h_l_40
 (13 7)  (1361 391)  (1361 391)  routing T_26_24.sp4_v_t_46 <X> T_26_24.sp4_h_l_40
 (4 8)  (1352 392)  (1352 392)  routing T_26_24.sp4_v_t_43 <X> T_26_24.sp4_v_b_6
 (11 10)  (1359 394)  (1359 394)  routing T_26_24.sp4_h_l_38 <X> T_26_24.sp4_v_t_45
 (4 12)  (1352 396)  (1352 396)  routing T_26_24.sp4_h_l_38 <X> T_26_24.sp4_v_b_9
 (6 12)  (1354 396)  (1354 396)  routing T_26_24.sp4_h_l_38 <X> T_26_24.sp4_v_b_9
 (5 13)  (1353 397)  (1353 397)  routing T_26_24.sp4_h_l_38 <X> T_26_24.sp4_v_b_9
 (7 13)  (1355 397)  (1355 397)  Column buffer control bit: LH_colbuf_cntl_4

 (5 14)  (1353 398)  (1353 398)  routing T_26_24.sp4_v_t_44 <X> T_26_24.sp4_h_l_44
 (6 15)  (1354 399)  (1354 399)  routing T_26_24.sp4_v_t_44 <X> T_26_24.sp4_h_l_44
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_24

 (9 1)  (1411 385)  (1411 385)  routing T_27_24.sp4_v_t_36 <X> T_27_24.sp4_v_b_1
 (11 4)  (1413 388)  (1413 388)  routing T_27_24.sp4_h_l_46 <X> T_27_24.sp4_v_b_5
 (13 4)  (1415 388)  (1415 388)  routing T_27_24.sp4_h_l_46 <X> T_27_24.sp4_v_b_5
 (12 5)  (1414 389)  (1414 389)  routing T_27_24.sp4_h_l_46 <X> T_27_24.sp4_v_b_5
 (19 8)  (1421 392)  (1421 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (8 10)  (1410 394)  (1410 394)  routing T_27_24.sp4_v_t_36 <X> T_27_24.sp4_h_l_42
 (9 10)  (1411 394)  (1411 394)  routing T_27_24.sp4_v_t_36 <X> T_27_24.sp4_h_l_42
 (10 10)  (1412 394)  (1412 394)  routing T_27_24.sp4_v_t_36 <X> T_27_24.sp4_h_l_42
 (7 13)  (1409 397)  (1409 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1409 399)  (1409 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_28_24

 (19 2)  (1475 386)  (1475 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (5 10)  (1731 394)  (1731 394)  routing T_33_24.span4_vert_b_11 <X> T_33_24.lc_trk_g1_3
 (7 10)  (1733 394)  (1733 394)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 394)  (1734 394)  routing T_33_24.span4_vert_b_11 <X> T_33_24.lc_trk_g1_3
 (11 10)  (1737 394)  (1737 394)  routing T_33_24.lc_trk_g1_3 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 394)  (1738 394)  routing T_33_24.lc_trk_g1_4 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 394)  (1739 394)  routing T_33_24.lc_trk_g1_4 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (10 11)  (1736 395)  (1736 395)  routing T_33_24.lc_trk_g1_3 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (1732 397)  (1732 397)  routing T_33_24.span12_horz_12 <X> T_33_24.lc_trk_g1_4
 (7 13)  (1733 397)  (1733 397)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit


RAM_Tile_8_23

 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (423 369)  (423 369)  routing T_8_23.lc_trk_g1_1 <X> T_8_23.input0_0
 (29 1)  (425 369)  (425 369)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (396 370)  (396 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 2)  (409 370)  (409 370)  routing T_8_23.sp4_v_b_2 <X> T_8_23.sp4_v_t_39
 (15 2)  (411 370)  (411 370)  routing T_8_23.sp4_v_t_8 <X> T_8_23.lc_trk_g0_5
 (16 2)  (412 370)  (412 370)  routing T_8_23.sp4_v_t_8 <X> T_8_23.lc_trk_g0_5
 (17 2)  (413 370)  (413 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (26 2)  (422 370)  (422 370)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.input0_1
 (28 3)  (424 371)  (424 371)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.input0_1
 (29 3)  (425 371)  (425 371)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (16 4)  (412 372)  (412 372)  routing T_8_23.sp4_v_b_1 <X> T_8_23.lc_trk_g1_1
 (17 4)  (413 372)  (413 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (414 372)  (414 372)  routing T_8_23.sp4_v_b_1 <X> T_8_23.lc_trk_g1_1
 (21 4)  (417 372)  (417 372)  routing T_8_23.sp4_h_l_6 <X> T_8_23.lc_trk_g1_3
 (22 4)  (418 372)  (418 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (419 372)  (419 372)  routing T_8_23.sp4_h_l_6 <X> T_8_23.lc_trk_g1_3
 (24 4)  (420 372)  (420 372)  routing T_8_23.sp4_h_l_6 <X> T_8_23.lc_trk_g1_3
 (14 5)  (410 373)  (410 373)  routing T_8_23.sp4_r_v_b_24 <X> T_8_23.lc_trk_g1_0
 (17 5)  (413 373)  (413 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (417 373)  (417 373)  routing T_8_23.sp4_h_l_6 <X> T_8_23.lc_trk_g1_3
 (22 5)  (418 373)  (418 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (422 373)  (422 373)  routing T_8_23.lc_trk_g1_3 <X> T_8_23.input0_2
 (27 5)  (423 373)  (423 373)  routing T_8_23.lc_trk_g1_3 <X> T_8_23.input0_2
 (29 5)  (425 373)  (425 373)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (17 6)  (413 374)  (413 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (422 374)  (422 374)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.input0_3
 (17 7)  (413 375)  (413 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (423 375)  (423 375)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.input0_3
 (29 7)  (425 375)  (425 375)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (3 8)  (399 376)  (399 376)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_b_1
 (26 8)  (422 376)  (422 376)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.input0_4
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 376)  (426 376)  routing T_8_23.lc_trk_g0_5 <X> T_8_23.wire_bram/ram/WDATA_11
 (3 9)  (399 377)  (399 377)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_b_1
 (4 9)  (400 377)  (400 377)  routing T_8_23.sp4_v_t_36 <X> T_8_23.sp4_h_r_6
 (26 9)  (422 377)  (422 377)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.input0_4
 (28 9)  (424 377)  (424 377)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.input0_4
 (29 9)  (425 377)  (425 377)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (39 9)  (435 377)  (435 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (14 10)  (410 378)  (410 378)  routing T_8_23.sp4_h_r_36 <X> T_8_23.lc_trk_g2_4
 (17 10)  (413 378)  (413 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (421 378)  (421 378)  routing T_8_23.sp4_v_t_19 <X> T_8_23.lc_trk_g2_6
 (26 10)  (422 378)  (422 378)  routing T_8_23.lc_trk_g3_4 <X> T_8_23.input0_5
 (15 11)  (411 379)  (411 379)  routing T_8_23.sp4_h_r_36 <X> T_8_23.lc_trk_g2_4
 (16 11)  (412 379)  (412 379)  routing T_8_23.sp4_h_r_36 <X> T_8_23.lc_trk_g2_4
 (17 11)  (413 379)  (413 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (414 379)  (414 379)  routing T_8_23.sp4_r_v_b_37 <X> T_8_23.lc_trk_g2_5
 (22 11)  (418 379)  (418 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_19 lc_trk_g2_6
 (23 11)  (419 379)  (419 379)  routing T_8_23.sp4_v_t_19 <X> T_8_23.lc_trk_g2_6
 (27 11)  (423 379)  (423 379)  routing T_8_23.lc_trk_g3_4 <X> T_8_23.input0_5
 (28 11)  (424 379)  (424 379)  routing T_8_23.lc_trk_g3_4 <X> T_8_23.input0_5
 (29 11)  (425 379)  (425 379)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (428 379)  (428 379)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_2 input2_5
 (34 11)  (430 379)  (430 379)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.input2_5
 (35 11)  (431 379)  (431 379)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.input2_5
 (16 12)  (412 380)  (412 380)  routing T_8_23.sp4_v_t_20 <X> T_8_23.lc_trk_g3_1
 (17 12)  (413 380)  (413 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (414 380)  (414 380)  routing T_8_23.sp4_v_t_20 <X> T_8_23.lc_trk_g3_1
 (35 12)  (431 380)  (431 380)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.input2_6
 (18 13)  (414 381)  (414 381)  routing T_8_23.sp4_v_t_20 <X> T_8_23.lc_trk_g3_1
 (27 13)  (423 381)  (423 381)  routing T_8_23.lc_trk_g3_1 <X> T_8_23.input0_6
 (28 13)  (424 381)  (424 381)  routing T_8_23.lc_trk_g3_1 <X> T_8_23.input0_6
 (29 13)  (425 381)  (425 381)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (428 381)  (428 381)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_4 input2_6
 (33 13)  (429 381)  (429 381)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.input2_6
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (3 14)  (399 382)  (399 382)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22
 (35 14)  (431 382)  (431 382)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input2_7
 (0 15)  (396 383)  (396 383)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/RE
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/RE
 (3 15)  (399 383)  (399 383)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22
 (16 15)  (412 383)  (412 383)  routing T_8_23.sp12_v_t_11 <X> T_8_23.lc_trk_g3_4
 (17 15)  (413 383)  (413 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (22 15)  (418 383)  (418 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_19 lc_trk_g3_6
 (23 15)  (419 383)  (419 383)  routing T_8_23.sp4_h_l_19 <X> T_8_23.lc_trk_g3_6
 (24 15)  (420 383)  (420 383)  routing T_8_23.sp4_h_l_19 <X> T_8_23.lc_trk_g3_6
 (25 15)  (421 383)  (421 383)  routing T_8_23.sp4_h_l_19 <X> T_8_23.lc_trk_g3_6
 (27 15)  (423 383)  (423 383)  routing T_8_23.lc_trk_g1_0 <X> T_8_23.input0_7
 (29 15)  (425 383)  (425 383)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 383)  (428 383)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (429 383)  (429 383)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input2_7
 (34 15)  (430 383)  (430 383)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input2_7
 (35 15)  (431 383)  (431 383)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input2_7


LogicTile_9_23

 (27 0)  (465 368)  (465 368)  routing T_9_23.lc_trk_g1_0 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 368)  (469 368)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 368)  (471 368)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 368)  (473 368)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_0
 (36 0)  (474 368)  (474 368)  LC_0 Logic Functioning bit
 (37 0)  (475 368)  (475 368)  LC_0 Logic Functioning bit
 (38 0)  (476 368)  (476 368)  LC_0 Logic Functioning bit
 (39 0)  (477 368)  (477 368)  LC_0 Logic Functioning bit
 (44 0)  (482 368)  (482 368)  LC_0 Logic Functioning bit
 (45 0)  (483 368)  (483 368)  LC_0 Logic Functioning bit
 (52 0)  (490 368)  (490 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (469 369)  (469 369)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 369)  (470 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 369)  (471 369)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_0
 (34 1)  (472 369)  (472 369)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_0
 (35 1)  (473 369)  (473 369)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_0
 (40 1)  (478 369)  (478 369)  LC_0 Logic Functioning bit
 (41 1)  (479 369)  (479 369)  LC_0 Logic Functioning bit
 (42 1)  (480 369)  (480 369)  LC_0 Logic Functioning bit
 (43 1)  (481 369)  (481 369)  LC_0 Logic Functioning bit
 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (1 2)  (439 370)  (439 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (447 370)  (447 370)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_h_l_36
 (27 2)  (465 370)  (465 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 370)  (466 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 370)  (474 370)  LC_1 Logic Functioning bit
 (37 2)  (475 370)  (475 370)  LC_1 Logic Functioning bit
 (38 2)  (476 370)  (476 370)  LC_1 Logic Functioning bit
 (39 2)  (477 370)  (477 370)  LC_1 Logic Functioning bit
 (44 2)  (482 370)  (482 370)  LC_1 Logic Functioning bit
 (45 2)  (483 370)  (483 370)  LC_1 Logic Functioning bit
 (9 3)  (447 371)  (447 371)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_v_t_36
 (10 3)  (448 371)  (448 371)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_v_t_36
 (40 3)  (478 371)  (478 371)  LC_1 Logic Functioning bit
 (41 3)  (479 371)  (479 371)  LC_1 Logic Functioning bit
 (42 3)  (480 371)  (480 371)  LC_1 Logic Functioning bit
 (43 3)  (481 371)  (481 371)  LC_1 Logic Functioning bit
 (48 3)  (486 371)  (486 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (452 372)  (452 372)  routing T_9_23.wire_logic_cluster/lc_0/out <X> T_9_23.lc_trk_g1_0
 (21 4)  (459 372)  (459 372)  routing T_9_23.wire_logic_cluster/lc_3/out <X> T_9_23.lc_trk_g1_3
 (22 4)  (460 372)  (460 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 372)  (463 372)  routing T_9_23.wire_logic_cluster/lc_2/out <X> T_9_23.lc_trk_g1_2
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 372)  (474 372)  LC_2 Logic Functioning bit
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (38 4)  (476 372)  (476 372)  LC_2 Logic Functioning bit
 (39 4)  (477 372)  (477 372)  LC_2 Logic Functioning bit
 (44 4)  (482 372)  (482 372)  LC_2 Logic Functioning bit
 (45 4)  (483 372)  (483 372)  LC_2 Logic Functioning bit
 (17 5)  (455 373)  (455 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 373)  (460 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 373)  (468 373)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (40 5)  (478 373)  (478 373)  LC_2 Logic Functioning bit
 (41 5)  (479 373)  (479 373)  LC_2 Logic Functioning bit
 (42 5)  (480 373)  (480 373)  LC_2 Logic Functioning bit
 (43 5)  (481 373)  (481 373)  LC_2 Logic Functioning bit
 (48 5)  (486 373)  (486 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (442 374)  (442 374)  routing T_9_23.sp4_h_r_3 <X> T_9_23.sp4_v_t_38
 (13 6)  (451 374)  (451 374)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_v_t_40
 (17 6)  (455 374)  (455 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 374)  (456 374)  routing T_9_23.wire_logic_cluster/lc_5/out <X> T_9_23.lc_trk_g1_5
 (21 6)  (459 374)  (459 374)  routing T_9_23.wire_logic_cluster/lc_7/out <X> T_9_23.lc_trk_g1_7
 (22 6)  (460 374)  (460 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 374)  (463 374)  routing T_9_23.wire_logic_cluster/lc_6/out <X> T_9_23.lc_trk_g1_6
 (27 6)  (465 374)  (465 374)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 374)  (474 374)  LC_3 Logic Functioning bit
 (37 6)  (475 374)  (475 374)  LC_3 Logic Functioning bit
 (38 6)  (476 374)  (476 374)  LC_3 Logic Functioning bit
 (39 6)  (477 374)  (477 374)  LC_3 Logic Functioning bit
 (44 6)  (482 374)  (482 374)  LC_3 Logic Functioning bit
 (45 6)  (483 374)  (483 374)  LC_3 Logic Functioning bit
 (5 7)  (443 375)  (443 375)  routing T_9_23.sp4_h_r_3 <X> T_9_23.sp4_v_t_38
 (22 7)  (460 375)  (460 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 375)  (468 375)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (40 7)  (478 375)  (478 375)  LC_3 Logic Functioning bit
 (41 7)  (479 375)  (479 375)  LC_3 Logic Functioning bit
 (42 7)  (480 375)  (480 375)  LC_3 Logic Functioning bit
 (43 7)  (481 375)  (481 375)  LC_3 Logic Functioning bit
 (51 7)  (489 375)  (489 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (465 376)  (465 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 376)  (466 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 376)  (468 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 376)  (474 376)  LC_4 Logic Functioning bit
 (37 8)  (475 376)  (475 376)  LC_4 Logic Functioning bit
 (38 8)  (476 376)  (476 376)  LC_4 Logic Functioning bit
 (39 8)  (477 376)  (477 376)  LC_4 Logic Functioning bit
 (44 8)  (482 376)  (482 376)  LC_4 Logic Functioning bit
 (45 8)  (483 376)  (483 376)  LC_4 Logic Functioning bit
 (51 8)  (489 376)  (489 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (40 9)  (478 377)  (478 377)  LC_4 Logic Functioning bit
 (41 9)  (479 377)  (479 377)  LC_4 Logic Functioning bit
 (42 9)  (480 377)  (480 377)  LC_4 Logic Functioning bit
 (43 9)  (481 377)  (481 377)  LC_4 Logic Functioning bit
 (22 10)  (460 378)  (460 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (461 378)  (461 378)  routing T_9_23.sp4_h_r_31 <X> T_9_23.lc_trk_g2_7
 (24 10)  (462 378)  (462 378)  routing T_9_23.sp4_h_r_31 <X> T_9_23.lc_trk_g2_7
 (27 10)  (465 378)  (465 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 378)  (468 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 378)  (474 378)  LC_5 Logic Functioning bit
 (37 10)  (475 378)  (475 378)  LC_5 Logic Functioning bit
 (38 10)  (476 378)  (476 378)  LC_5 Logic Functioning bit
 (39 10)  (477 378)  (477 378)  LC_5 Logic Functioning bit
 (44 10)  (482 378)  (482 378)  LC_5 Logic Functioning bit
 (45 10)  (483 378)  (483 378)  LC_5 Logic Functioning bit
 (51 10)  (489 378)  (489 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (452 379)  (452 379)  routing T_9_23.sp4_h_l_17 <X> T_9_23.lc_trk_g2_4
 (15 11)  (453 379)  (453 379)  routing T_9_23.sp4_h_l_17 <X> T_9_23.lc_trk_g2_4
 (16 11)  (454 379)  (454 379)  routing T_9_23.sp4_h_l_17 <X> T_9_23.lc_trk_g2_4
 (17 11)  (455 379)  (455 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (459 379)  (459 379)  routing T_9_23.sp4_h_r_31 <X> T_9_23.lc_trk_g2_7
 (40 11)  (478 379)  (478 379)  LC_5 Logic Functioning bit
 (41 11)  (479 379)  (479 379)  LC_5 Logic Functioning bit
 (42 11)  (480 379)  (480 379)  LC_5 Logic Functioning bit
 (43 11)  (481 379)  (481 379)  LC_5 Logic Functioning bit
 (17 12)  (455 380)  (455 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 380)  (456 380)  routing T_9_23.wire_logic_cluster/lc_1/out <X> T_9_23.lc_trk_g3_1
 (27 12)  (465 380)  (465 380)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 380)  (467 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 380)  (468 380)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 380)  (470 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 380)  (474 380)  LC_6 Logic Functioning bit
 (37 12)  (475 380)  (475 380)  LC_6 Logic Functioning bit
 (38 12)  (476 380)  (476 380)  LC_6 Logic Functioning bit
 (39 12)  (477 380)  (477 380)  LC_6 Logic Functioning bit
 (44 12)  (482 380)  (482 380)  LC_6 Logic Functioning bit
 (45 12)  (483 380)  (483 380)  LC_6 Logic Functioning bit
 (30 13)  (468 381)  (468 381)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (40 13)  (478 381)  (478 381)  LC_6 Logic Functioning bit
 (41 13)  (479 381)  (479 381)  LC_6 Logic Functioning bit
 (42 13)  (480 381)  (480 381)  LC_6 Logic Functioning bit
 (43 13)  (481 381)  (481 381)  LC_6 Logic Functioning bit
 (48 13)  (486 381)  (486 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (438 382)  (438 382)  routing T_9_23.lc_trk_g2_4 <X> T_9_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 382)  (439 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 382)  (452 382)  routing T_9_23.wire_logic_cluster/lc_4/out <X> T_9_23.lc_trk_g3_4
 (22 14)  (460 382)  (460 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 382)  (461 382)  routing T_9_23.sp4_h_r_31 <X> T_9_23.lc_trk_g3_7
 (24 14)  (462 382)  (462 382)  routing T_9_23.sp4_h_r_31 <X> T_9_23.lc_trk_g3_7
 (27 14)  (465 382)  (465 382)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 382)  (468 382)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 382)  (474 382)  LC_7 Logic Functioning bit
 (37 14)  (475 382)  (475 382)  LC_7 Logic Functioning bit
 (38 14)  (476 382)  (476 382)  LC_7 Logic Functioning bit
 (39 14)  (477 382)  (477 382)  LC_7 Logic Functioning bit
 (44 14)  (482 382)  (482 382)  LC_7 Logic Functioning bit
 (45 14)  (483 382)  (483 382)  LC_7 Logic Functioning bit
 (51 14)  (489 382)  (489 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (439 383)  (439 383)  routing T_9_23.lc_trk_g2_4 <X> T_9_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (455 383)  (455 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (459 383)  (459 383)  routing T_9_23.sp4_h_r_31 <X> T_9_23.lc_trk_g3_7
 (30 15)  (468 383)  (468 383)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (40 15)  (478 383)  (478 383)  LC_7 Logic Functioning bit
 (41 15)  (479 383)  (479 383)  LC_7 Logic Functioning bit
 (42 15)  (480 383)  (480 383)  LC_7 Logic Functioning bit
 (43 15)  (481 383)  (481 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (14 2)  (506 370)  (506 370)  routing T_10_23.sp4_v_t_1 <X> T_10_23.lc_trk_g0_4
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 370)  (522 370)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (37 2)  (529 370)  (529 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (39 2)  (531 370)  (531 370)  LC_1 Logic Functioning bit
 (41 2)  (533 370)  (533 370)  LC_1 Logic Functioning bit
 (43 2)  (535 370)  (535 370)  LC_1 Logic Functioning bit
 (14 3)  (506 371)  (506 371)  routing T_10_23.sp4_v_t_1 <X> T_10_23.lc_trk_g0_4
 (16 3)  (508 371)  (508 371)  routing T_10_23.sp4_v_t_1 <X> T_10_23.lc_trk_g0_4
 (17 3)  (509 371)  (509 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (31 3)  (523 371)  (523 371)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 371)  (528 371)  LC_1 Logic Functioning bit
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (41 3)  (533 371)  (533 371)  LC_1 Logic Functioning bit
 (43 3)  (535 371)  (535 371)  LC_1 Logic Functioning bit
 (48 3)  (540 371)  (540 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (25 8)  (517 376)  (517 376)  routing T_10_23.sp4_v_b_26 <X> T_10_23.lc_trk_g2_2
 (22 9)  (514 377)  (514 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (515 377)  (515 377)  routing T_10_23.sp4_v_b_26 <X> T_10_23.lc_trk_g2_2
 (5 10)  (497 378)  (497 378)  routing T_10_23.sp4_v_b_6 <X> T_10_23.sp4_h_l_43
 (19 15)  (511 383)  (511 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_23

 (28 0)  (574 368)  (574 368)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 368)  (576 368)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (35 0)  (581 368)  (581 368)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.input_2_0
 (44 0)  (590 368)  (590 368)  LC_0 Logic Functioning bit
 (30 1)  (576 369)  (576 369)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 369)  (578 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 369)  (579 369)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.input_2_0
 (35 1)  (581 369)  (581 369)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.input_2_0
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 370)  (573 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 370)  (574 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (587 370)  (587 370)  LC_1 Logic Functioning bit
 (43 2)  (589 370)  (589 370)  LC_1 Logic Functioning bit
 (44 2)  (590 370)  (590 370)  LC_1 Logic Functioning bit
 (45 2)  (591 370)  (591 370)  LC_1 Logic Functioning bit
 (53 2)  (599 370)  (599 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (572 371)  (572 371)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 371)  (573 371)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 371)  (574 371)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (37 3)  (583 371)  (583 371)  LC_1 Logic Functioning bit
 (38 3)  (584 371)  (584 371)  LC_1 Logic Functioning bit
 (39 3)  (585 371)  (585 371)  LC_1 Logic Functioning bit
 (41 3)  (587 371)  (587 371)  LC_1 Logic Functioning bit
 (43 3)  (589 371)  (589 371)  LC_1 Logic Functioning bit
 (48 3)  (594 371)  (594 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (567 372)  (567 372)  routing T_11_23.wire_logic_cluster/lc_3/out <X> T_11_23.lc_trk_g1_3
 (22 4)  (568 372)  (568 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 372)  (571 372)  routing T_11_23.wire_logic_cluster/lc_2/out <X> T_11_23.lc_trk_g1_2
 (27 4)  (573 372)  (573 372)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (587 372)  (587 372)  LC_2 Logic Functioning bit
 (43 4)  (589 372)  (589 372)  LC_2 Logic Functioning bit
 (44 4)  (590 372)  (590 372)  LC_2 Logic Functioning bit
 (45 4)  (591 372)  (591 372)  LC_2 Logic Functioning bit
 (22 5)  (568 373)  (568 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (572 373)  (572 373)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 373)  (574 373)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 373)  (575 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 373)  (576 373)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 373)  (582 373)  LC_2 Logic Functioning bit
 (37 5)  (583 373)  (583 373)  LC_2 Logic Functioning bit
 (38 5)  (584 373)  (584 373)  LC_2 Logic Functioning bit
 (39 5)  (585 373)  (585 373)  LC_2 Logic Functioning bit
 (41 5)  (587 373)  (587 373)  LC_2 Logic Functioning bit
 (43 5)  (589 373)  (589 373)  LC_2 Logic Functioning bit
 (52 5)  (598 373)  (598 373)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (8 6)  (554 374)  (554 374)  routing T_11_23.sp4_v_t_47 <X> T_11_23.sp4_h_l_41
 (9 6)  (555 374)  (555 374)  routing T_11_23.sp4_v_t_47 <X> T_11_23.sp4_h_l_41
 (10 6)  (556 374)  (556 374)  routing T_11_23.sp4_v_t_47 <X> T_11_23.sp4_h_l_41
 (17 6)  (563 374)  (563 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 374)  (564 374)  routing T_11_23.wire_logic_cluster/lc_5/out <X> T_11_23.lc_trk_g1_5
 (25 6)  (571 374)  (571 374)  routing T_11_23.wire_logic_cluster/lc_6/out <X> T_11_23.lc_trk_g1_6
 (27 6)  (573 374)  (573 374)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (587 374)  (587 374)  LC_3 Logic Functioning bit
 (43 6)  (589 374)  (589 374)  LC_3 Logic Functioning bit
 (44 6)  (590 374)  (590 374)  LC_3 Logic Functioning bit
 (45 6)  (591 374)  (591 374)  LC_3 Logic Functioning bit
 (53 6)  (599 374)  (599 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (568 375)  (568 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 375)  (572 375)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 375)  (573 375)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 375)  (574 375)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 375)  (575 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 375)  (576 375)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (38 7)  (584 375)  (584 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (41 7)  (587 375)  (587 375)  LC_3 Logic Functioning bit
 (43 7)  (589 375)  (589 375)  LC_3 Logic Functioning bit
 (48 7)  (594 375)  (594 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (598 375)  (598 375)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (25 8)  (571 376)  (571 376)  routing T_11_23.sp4_v_b_26 <X> T_11_23.lc_trk_g2_2
 (27 8)  (573 376)  (573 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 376)  (574 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 376)  (576 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (587 376)  (587 376)  LC_4 Logic Functioning bit
 (43 8)  (589 376)  (589 376)  LC_4 Logic Functioning bit
 (44 8)  (590 376)  (590 376)  LC_4 Logic Functioning bit
 (45 8)  (591 376)  (591 376)  LC_4 Logic Functioning bit
 (22 9)  (568 377)  (568 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 377)  (569 377)  routing T_11_23.sp4_v_b_26 <X> T_11_23.lc_trk_g2_2
 (26 9)  (572 377)  (572 377)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 377)  (574 377)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 377)  (582 377)  LC_4 Logic Functioning bit
 (37 9)  (583 377)  (583 377)  LC_4 Logic Functioning bit
 (38 9)  (584 377)  (584 377)  LC_4 Logic Functioning bit
 (39 9)  (585 377)  (585 377)  LC_4 Logic Functioning bit
 (41 9)  (587 377)  (587 377)  LC_4 Logic Functioning bit
 (43 9)  (589 377)  (589 377)  LC_4 Logic Functioning bit
 (8 10)  (554 378)  (554 378)  routing T_11_23.sp4_h_r_7 <X> T_11_23.sp4_h_l_42
 (14 10)  (560 378)  (560 378)  routing T_11_23.sp4_v_b_36 <X> T_11_23.lc_trk_g2_4
 (21 10)  (567 378)  (567 378)  routing T_11_23.bnl_op_7 <X> T_11_23.lc_trk_g2_7
 (22 10)  (568 378)  (568 378)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (571 378)  (571 378)  routing T_11_23.bnl_op_6 <X> T_11_23.lc_trk_g2_6
 (27 10)  (573 378)  (573 378)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 378)  (575 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 378)  (576 378)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (587 378)  (587 378)  LC_5 Logic Functioning bit
 (43 10)  (589 378)  (589 378)  LC_5 Logic Functioning bit
 (44 10)  (590 378)  (590 378)  LC_5 Logic Functioning bit
 (45 10)  (591 378)  (591 378)  LC_5 Logic Functioning bit
 (4 11)  (550 379)  (550 379)  routing T_11_23.sp4_v_b_1 <X> T_11_23.sp4_h_l_43
 (14 11)  (560 379)  (560 379)  routing T_11_23.sp4_v_b_36 <X> T_11_23.lc_trk_g2_4
 (16 11)  (562 379)  (562 379)  routing T_11_23.sp4_v_b_36 <X> T_11_23.lc_trk_g2_4
 (17 11)  (563 379)  (563 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (567 379)  (567 379)  routing T_11_23.bnl_op_7 <X> T_11_23.lc_trk_g2_7
 (22 11)  (568 379)  (568 379)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (571 379)  (571 379)  routing T_11_23.bnl_op_6 <X> T_11_23.lc_trk_g2_6
 (26 11)  (572 379)  (572 379)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 379)  (573 379)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 379)  (574 379)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 379)  (575 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 379)  (582 379)  LC_5 Logic Functioning bit
 (37 11)  (583 379)  (583 379)  LC_5 Logic Functioning bit
 (38 11)  (584 379)  (584 379)  LC_5 Logic Functioning bit
 (39 11)  (585 379)  (585 379)  LC_5 Logic Functioning bit
 (41 11)  (587 379)  (587 379)  LC_5 Logic Functioning bit
 (43 11)  (589 379)  (589 379)  LC_5 Logic Functioning bit
 (48 11)  (594 379)  (594 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (563 380)  (563 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 380)  (564 380)  routing T_11_23.wire_logic_cluster/lc_1/out <X> T_11_23.lc_trk_g3_1
 (25 12)  (571 380)  (571 380)  routing T_11_23.sp4_v_b_26 <X> T_11_23.lc_trk_g3_2
 (27 12)  (573 380)  (573 380)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 380)  (576 380)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (587 380)  (587 380)  LC_6 Logic Functioning bit
 (43 12)  (589 380)  (589 380)  LC_6 Logic Functioning bit
 (44 12)  (590 380)  (590 380)  LC_6 Logic Functioning bit
 (45 12)  (591 380)  (591 380)  LC_6 Logic Functioning bit
 (22 13)  (568 381)  (568 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (569 381)  (569 381)  routing T_11_23.sp4_v_b_26 <X> T_11_23.lc_trk_g3_2
 (26 13)  (572 381)  (572 381)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 381)  (574 381)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 381)  (575 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 381)  (576 381)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 381)  (582 381)  LC_6 Logic Functioning bit
 (37 13)  (583 381)  (583 381)  LC_6 Logic Functioning bit
 (38 13)  (584 381)  (584 381)  LC_6 Logic Functioning bit
 (39 13)  (585 381)  (585 381)  LC_6 Logic Functioning bit
 (41 13)  (587 381)  (587 381)  LC_6 Logic Functioning bit
 (43 13)  (589 381)  (589 381)  LC_6 Logic Functioning bit
 (48 13)  (594 381)  (594 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (597 381)  (597 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (546 382)  (546 382)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 382)  (547 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 382)  (560 382)  routing T_11_23.wire_logic_cluster/lc_4/out <X> T_11_23.lc_trk_g3_4
 (21 14)  (567 382)  (567 382)  routing T_11_23.wire_logic_cluster/lc_7/out <X> T_11_23.lc_trk_g3_7
 (22 14)  (568 382)  (568 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (573 382)  (573 382)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 382)  (574 382)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 382)  (575 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 382)  (576 382)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (587 382)  (587 382)  LC_7 Logic Functioning bit
 (43 14)  (589 382)  (589 382)  LC_7 Logic Functioning bit
 (44 14)  (590 382)  (590 382)  LC_7 Logic Functioning bit
 (45 14)  (591 382)  (591 382)  LC_7 Logic Functioning bit
 (1 15)  (547 383)  (547 383)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 383)  (563 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (572 383)  (572 383)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 383)  (573 383)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 383)  (574 383)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 383)  (575 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 383)  (576 383)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 383)  (582 383)  LC_7 Logic Functioning bit
 (37 15)  (583 383)  (583 383)  LC_7 Logic Functioning bit
 (38 15)  (584 383)  (584 383)  LC_7 Logic Functioning bit
 (39 15)  (585 383)  (585 383)  LC_7 Logic Functioning bit
 (41 15)  (587 383)  (587 383)  LC_7 Logic Functioning bit
 (43 15)  (589 383)  (589 383)  LC_7 Logic Functioning bit
 (48 15)  (594 383)  (594 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (597 383)  (597 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_23

 (15 0)  (615 368)  (615 368)  routing T_12_23.lft_op_1 <X> T_12_23.lc_trk_g0_1
 (17 0)  (617 368)  (617 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 368)  (618 368)  routing T_12_23.lft_op_1 <X> T_12_23.lc_trk_g0_1
 (25 0)  (625 368)  (625 368)  routing T_12_23.lft_op_2 <X> T_12_23.lc_trk_g0_2
 (26 0)  (626 368)  (626 368)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 368)  (627 368)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 368)  (630 368)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 368)  (631 368)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (37 0)  (637 368)  (637 368)  LC_0 Logic Functioning bit
 (39 0)  (639 368)  (639 368)  LC_0 Logic Functioning bit
 (40 0)  (640 368)  (640 368)  LC_0 Logic Functioning bit
 (42 0)  (642 368)  (642 368)  LC_0 Logic Functioning bit
 (43 0)  (643 368)  (643 368)  LC_0 Logic Functioning bit
 (22 1)  (622 369)  (622 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 369)  (624 369)  routing T_12_23.lft_op_2 <X> T_12_23.lc_trk_g0_2
 (26 1)  (626 369)  (626 369)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 369)  (627 369)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 369)  (630 369)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 369)  (632 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 369)  (633 369)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.input_2_0
 (38 1)  (638 369)  (638 369)  LC_0 Logic Functioning bit
 (40 1)  (640 369)  (640 369)  LC_0 Logic Functioning bit
 (41 1)  (641 369)  (641 369)  LC_0 Logic Functioning bit
 (43 1)  (643 369)  (643 369)  LC_0 Logic Functioning bit
 (14 2)  (614 370)  (614 370)  routing T_12_23.lft_op_4 <X> T_12_23.lc_trk_g0_4
 (15 2)  (615 370)  (615 370)  routing T_12_23.lft_op_5 <X> T_12_23.lc_trk_g0_5
 (17 2)  (617 370)  (617 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 370)  (618 370)  routing T_12_23.lft_op_5 <X> T_12_23.lc_trk_g0_5
 (26 2)  (626 370)  (626 370)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 370)  (630 370)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 370)  (634 370)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 370)  (637 370)  LC_1 Logic Functioning bit
 (38 2)  (638 370)  (638 370)  LC_1 Logic Functioning bit
 (42 2)  (642 370)  (642 370)  LC_1 Logic Functioning bit
 (50 2)  (650 370)  (650 370)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (615 371)  (615 371)  routing T_12_23.lft_op_4 <X> T_12_23.lc_trk_g0_4
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 371)  (631 371)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 371)  (636 371)  LC_1 Logic Functioning bit
 (39 3)  (639 371)  (639 371)  LC_1 Logic Functioning bit
 (40 3)  (640 371)  (640 371)  LC_1 Logic Functioning bit
 (21 4)  (621 372)  (621 372)  routing T_12_23.lft_op_3 <X> T_12_23.lc_trk_g1_3
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 372)  (624 372)  routing T_12_23.lft_op_3 <X> T_12_23.lc_trk_g1_3
 (26 4)  (626 372)  (626 372)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 372)  (627 372)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 372)  (630 372)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 372)  (631 372)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (638 372)  (638 372)  LC_2 Logic Functioning bit
 (26 5)  (626 373)  (626 373)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 373)  (627 373)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 373)  (629 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 373)  (630 373)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 373)  (632 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 373)  (633 373)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.input_2_2
 (37 5)  (637 373)  (637 373)  LC_2 Logic Functioning bit
 (14 6)  (614 374)  (614 374)  routing T_12_23.lft_op_4 <X> T_12_23.lc_trk_g1_4
 (21 6)  (621 374)  (621 374)  routing T_12_23.lft_op_7 <X> T_12_23.lc_trk_g1_7
 (22 6)  (622 374)  (622 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 374)  (624 374)  routing T_12_23.lft_op_7 <X> T_12_23.lc_trk_g1_7
 (25 6)  (625 374)  (625 374)  routing T_12_23.lft_op_6 <X> T_12_23.lc_trk_g1_6
 (26 6)  (626 374)  (626 374)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 374)  (628 374)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 374)  (631 374)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 374)  (634 374)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 374)  (635 374)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.input_2_3
 (37 6)  (637 374)  (637 374)  LC_3 Logic Functioning bit
 (40 6)  (640 374)  (640 374)  LC_3 Logic Functioning bit
 (42 6)  (642 374)  (642 374)  LC_3 Logic Functioning bit
 (43 6)  (643 374)  (643 374)  LC_3 Logic Functioning bit
 (15 7)  (615 375)  (615 375)  routing T_12_23.lft_op_4 <X> T_12_23.lc_trk_g1_4
 (17 7)  (617 375)  (617 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (622 375)  (622 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 375)  (624 375)  routing T_12_23.lft_op_6 <X> T_12_23.lc_trk_g1_6
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 375)  (631 375)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 375)  (632 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (634 375)  (634 375)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.input_2_3
 (35 7)  (635 375)  (635 375)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.input_2_3
 (36 7)  (636 375)  (636 375)  LC_3 Logic Functioning bit
 (38 7)  (638 375)  (638 375)  LC_3 Logic Functioning bit
 (39 7)  (639 375)  (639 375)  LC_3 Logic Functioning bit
 (41 7)  (641 375)  (641 375)  LC_3 Logic Functioning bit
 (4 8)  (604 376)  (604 376)  routing T_12_23.sp4_h_l_43 <X> T_12_23.sp4_v_b_6
 (15 8)  (615 376)  (615 376)  routing T_12_23.sp4_v_t_28 <X> T_12_23.lc_trk_g2_1
 (16 8)  (616 376)  (616 376)  routing T_12_23.sp4_v_t_28 <X> T_12_23.lc_trk_g2_1
 (17 8)  (617 376)  (617 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (627 376)  (627 376)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 376)  (629 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 376)  (630 376)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 376)  (631 376)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (641 376)  (641 376)  LC_4 Logic Functioning bit
 (50 8)  (650 376)  (650 376)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (605 377)  (605 377)  routing T_12_23.sp4_h_l_43 <X> T_12_23.sp4_v_b_6
 (14 9)  (614 377)  (614 377)  routing T_12_23.tnl_op_0 <X> T_12_23.lc_trk_g2_0
 (15 9)  (615 377)  (615 377)  routing T_12_23.tnl_op_0 <X> T_12_23.lc_trk_g2_0
 (17 9)  (617 377)  (617 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (626 377)  (626 377)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 377)  (627 377)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 377)  (629 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (39 9)  (639 377)  (639 377)  LC_4 Logic Functioning bit
 (40 9)  (640 377)  (640 377)  LC_4 Logic Functioning bit
 (41 9)  (641 377)  (641 377)  LC_4 Logic Functioning bit
 (29 12)  (629 380)  (629 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 380)  (633 380)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 380)  (636 380)  LC_6 Logic Functioning bit
 (38 12)  (638 380)  (638 380)  LC_6 Logic Functioning bit
 (26 13)  (626 381)  (626 381)  routing T_12_23.lc_trk_g0_2 <X> T_12_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 381)  (629 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (26 14)  (626 382)  (626 382)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 382)  (630 382)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 382)  (634 382)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 382)  (636 382)  LC_7 Logic Functioning bit
 (38 14)  (638 382)  (638 382)  LC_7 Logic Functioning bit
 (43 14)  (643 382)  (643 382)  LC_7 Logic Functioning bit
 (50 14)  (650 382)  (650 382)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 383)  (631 383)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (52 15)  (652 383)  (652 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_23

 (10 0)  (664 368)  (664 368)  routing T_13_23.sp4_v_t_45 <X> T_13_23.sp4_h_r_1
 (3 4)  (657 372)  (657 372)  routing T_13_23.sp12_v_t_23 <X> T_13_23.sp12_h_r_0


LogicTile_14_23

 (10 0)  (718 368)  (718 368)  routing T_14_23.sp4_v_t_45 <X> T_14_23.sp4_h_r_1
 (14 0)  (722 368)  (722 368)  routing T_14_23.sp4_h_r_8 <X> T_14_23.lc_trk_g0_0
 (15 1)  (723 369)  (723 369)  routing T_14_23.sp4_h_r_8 <X> T_14_23.lc_trk_g0_0
 (16 1)  (724 369)  (724 369)  routing T_14_23.sp4_h_r_8 <X> T_14_23.lc_trk_g0_0
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (725 371)  (725 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 4)  (708 372)  (708 372)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (1 4)  (709 372)  (709 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 373)  (709 373)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (1 6)  (709 374)  (709 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (26 6)  (734 374)  (734 374)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 374)  (739 374)  routing T_14_23.lc_trk_g0_4 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 374)  (743 374)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_3
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (41 6)  (749 374)  (749 374)  LC_3 Logic Functioning bit
 (42 6)  (750 374)  (750 374)  LC_3 Logic Functioning bit
 (43 6)  (751 374)  (751 374)  LC_3 Logic Functioning bit
 (45 6)  (753 374)  (753 374)  LC_3 Logic Functioning bit
 (1 7)  (709 375)  (709 375)  routing T_14_23.glb_netwk_4 <X> T_14_23.glb2local_0
 (28 7)  (736 375)  (736 375)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 375)  (740 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 375)  (741 375)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_3
 (35 7)  (743 375)  (743 375)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_3
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (43 7)  (751 375)  (751 375)  LC_3 Logic Functioning bit
 (53 7)  (761 375)  (761 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 377)  (732 377)  routing T_14_23.tnr_op_2 <X> T_14_23.lc_trk_g2_2
 (16 10)  (724 378)  (724 378)  routing T_14_23.sp12_v_b_21 <X> T_14_23.lc_trk_g2_5
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (730 378)  (730 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 378)  (731 378)  routing T_14_23.sp4_v_b_47 <X> T_14_23.lc_trk_g2_7
 (24 10)  (732 378)  (732 378)  routing T_14_23.sp4_v_b_47 <X> T_14_23.lc_trk_g2_7
 (18 11)  (726 379)  (726 379)  routing T_14_23.sp12_v_b_21 <X> T_14_23.lc_trk_g2_5


LogicTile_15_23

 (14 0)  (776 368)  (776 368)  routing T_15_23.sp4_h_r_8 <X> T_15_23.lc_trk_g0_0
 (15 1)  (777 369)  (777 369)  routing T_15_23.sp4_h_r_8 <X> T_15_23.lc_trk_g0_0
 (16 1)  (778 369)  (778 369)  routing T_15_23.sp4_h_r_8 <X> T_15_23.lc_trk_g0_0
 (17 1)  (779 369)  (779 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 4)  (783 372)  (783 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (22 4)  (784 372)  (784 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (785 372)  (785 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (24 4)  (786 372)  (786 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (11 6)  (773 374)  (773 374)  routing T_15_23.sp4_v_b_2 <X> T_15_23.sp4_v_t_40
 (12 7)  (774 375)  (774 375)  routing T_15_23.sp4_v_b_2 <X> T_15_23.sp4_v_t_40
 (6 8)  (768 376)  (768 376)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_v_b_6
 (12 9)  (774 377)  (774 377)  routing T_15_23.sp4_h_r_8 <X> T_15_23.sp4_v_b_8
 (10 10)  (772 378)  (772 378)  routing T_15_23.sp4_v_b_2 <X> T_15_23.sp4_h_l_42
 (29 14)  (791 382)  (791 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 382)  (794 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 382)  (796 382)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 382)  (803 382)  LC_7 Logic Functioning bit
 (43 14)  (805 382)  (805 382)  LC_7 Logic Functioning bit
 (51 14)  (813 382)  (813 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (31 15)  (793 383)  (793 383)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (41 15)  (803 383)  (803 383)  LC_7 Logic Functioning bit
 (43 15)  (805 383)  (805 383)  LC_7 Logic Functioning bit


LogicTile_16_23

 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 368)  (834 368)  routing T_16_23.wire_logic_cluster/lc_1/out <X> T_16_23.lc_trk_g0_1
 (21 0)  (837 368)  (837 368)  routing T_16_23.sp4_h_r_11 <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 368)  (839 368)  routing T_16_23.sp4_h_r_11 <X> T_16_23.lc_trk_g0_3
 (24 0)  (840 368)  (840 368)  routing T_16_23.sp4_h_r_11 <X> T_16_23.lc_trk_g0_3
 (25 0)  (841 368)  (841 368)  routing T_16_23.sp4_h_l_7 <X> T_16_23.lc_trk_g0_2
 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 368)  (847 368)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 368)  (849 368)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 368)  (850 368)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (41 0)  (857 368)  (857 368)  LC_0 Logic Functioning bit
 (42 0)  (858 368)  (858 368)  LC_0 Logic Functioning bit
 (43 0)  (859 368)  (859 368)  LC_0 Logic Functioning bit
 (45 0)  (861 368)  (861 368)  LC_0 Logic Functioning bit
 (47 0)  (863 368)  (863 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (869 368)  (869 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (838 369)  (838 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 369)  (839 369)  routing T_16_23.sp4_h_l_7 <X> T_16_23.lc_trk_g0_2
 (24 1)  (840 369)  (840 369)  routing T_16_23.sp4_h_l_7 <X> T_16_23.lc_trk_g0_2
 (25 1)  (841 369)  (841 369)  routing T_16_23.sp4_h_l_7 <X> T_16_23.lc_trk_g0_2
 (27 1)  (843 369)  (843 369)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 369)  (846 369)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 369)  (848 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 369)  (849 369)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.input_2_0
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (43 1)  (859 369)  (859 369)  LC_0 Logic Functioning bit
 (51 1)  (867 369)  (867 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 370)  (838 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (841 370)  (841 370)  routing T_16_23.sp12_h_l_5 <X> T_16_23.lc_trk_g0_6
 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 370)  (844 370)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 370)  (846 370)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 370)  (847 370)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (43 2)  (859 370)  (859 370)  LC_1 Logic Functioning bit
 (45 2)  (861 370)  (861 370)  LC_1 Logic Functioning bit
 (14 3)  (830 371)  (830 371)  routing T_16_23.top_op_4 <X> T_16_23.lc_trk_g0_4
 (15 3)  (831 371)  (831 371)  routing T_16_23.top_op_4 <X> T_16_23.lc_trk_g0_4
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (837 371)  (837 371)  routing T_16_23.sp4_r_v_b_31 <X> T_16_23.lc_trk_g0_7
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (840 371)  (840 371)  routing T_16_23.sp12_h_l_5 <X> T_16_23.lc_trk_g0_6
 (25 3)  (841 371)  (841 371)  routing T_16_23.sp12_h_l_5 <X> T_16_23.lc_trk_g0_6
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 371)  (846 371)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 371)  (847 371)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (850 371)  (850 371)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.input_2_1
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (40 3)  (856 371)  (856 371)  LC_1 Logic Functioning bit
 (42 3)  (858 371)  (858 371)  LC_1 Logic Functioning bit
 (43 3)  (859 371)  (859 371)  LC_1 Logic Functioning bit
 (14 4)  (830 372)  (830 372)  routing T_16_23.sp4_v_b_8 <X> T_16_23.lc_trk_g1_0
 (21 4)  (837 372)  (837 372)  routing T_16_23.sp4_v_b_3 <X> T_16_23.lc_trk_g1_3
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (839 372)  (839 372)  routing T_16_23.sp4_v_b_3 <X> T_16_23.lc_trk_g1_3
 (26 4)  (842 372)  (842 372)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 372)  (846 372)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 372)  (849 372)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (37 4)  (853 372)  (853 372)  LC_2 Logic Functioning bit
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (42 4)  (858 372)  (858 372)  LC_2 Logic Functioning bit
 (43 4)  (859 372)  (859 372)  LC_2 Logic Functioning bit
 (45 4)  (861 372)  (861 372)  LC_2 Logic Functioning bit
 (14 5)  (830 373)  (830 373)  routing T_16_23.sp4_v_b_8 <X> T_16_23.lc_trk_g1_0
 (16 5)  (832 373)  (832 373)  routing T_16_23.sp4_v_b_8 <X> T_16_23.lc_trk_g1_0
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (28 5)  (844 373)  (844 373)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 373)  (846 373)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 373)  (847 373)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 373)  (848 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (850 373)  (850 373)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.input_2_2
 (35 5)  (851 373)  (851 373)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.input_2_2
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (37 5)  (853 373)  (853 373)  LC_2 Logic Functioning bit
 (38 5)  (854 373)  (854 373)  LC_2 Logic Functioning bit
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (40 5)  (856 373)  (856 373)  LC_2 Logic Functioning bit
 (42 5)  (858 373)  (858 373)  LC_2 Logic Functioning bit
 (43 5)  (859 373)  (859 373)  LC_2 Logic Functioning bit
 (48 5)  (864 373)  (864 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (820 374)  (820 374)  routing T_16_23.sp4_h_r_3 <X> T_16_23.sp4_v_t_38
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 374)  (834 374)  routing T_16_23.wire_logic_cluster/lc_5/out <X> T_16_23.lc_trk_g1_5
 (21 6)  (837 374)  (837 374)  routing T_16_23.wire_logic_cluster/lc_7/out <X> T_16_23.lc_trk_g1_7
 (22 6)  (838 374)  (838 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (5 7)  (821 375)  (821 375)  routing T_16_23.sp4_h_r_3 <X> T_16_23.sp4_v_t_38
 (22 7)  (838 375)  (838 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 375)  (841 375)  routing T_16_23.sp4_r_v_b_30 <X> T_16_23.lc_trk_g1_6
 (14 8)  (830 376)  (830 376)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g2_0
 (26 8)  (842 376)  (842 376)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 376)  (844 376)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 376)  (846 376)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 376)  (847 376)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 376)  (850 376)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 376)  (852 376)  LC_4 Logic Functioning bit
 (37 8)  (853 376)  (853 376)  LC_4 Logic Functioning bit
 (38 8)  (854 376)  (854 376)  LC_4 Logic Functioning bit
 (41 8)  (857 376)  (857 376)  LC_4 Logic Functioning bit
 (42 8)  (858 376)  (858 376)  LC_4 Logic Functioning bit
 (43 8)  (859 376)  (859 376)  LC_4 Logic Functioning bit
 (45 8)  (861 376)  (861 376)  LC_4 Logic Functioning bit
 (4 9)  (820 377)  (820 377)  routing T_16_23.sp4_v_t_36 <X> T_16_23.sp4_h_r_6
 (17 9)  (833 377)  (833 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (842 377)  (842 377)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 377)  (844 377)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 377)  (847 377)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 377)  (848 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 377)  (851 377)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.input_2_4
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (37 9)  (853 377)  (853 377)  LC_4 Logic Functioning bit
 (38 9)  (854 377)  (854 377)  LC_4 Logic Functioning bit
 (40 9)  (856 377)  (856 377)  LC_4 Logic Functioning bit
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (42 9)  (858 377)  (858 377)  LC_4 Logic Functioning bit
 (43 9)  (859 377)  (859 377)  LC_4 Logic Functioning bit
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (841 378)  (841 378)  routing T_16_23.rgt_op_6 <X> T_16_23.lc_trk_g2_6
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 378)  (846 378)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 378)  (847 378)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 378)  (850 378)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (37 10)  (853 378)  (853 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (45 10)  (861 378)  (861 378)  LC_5 Logic Functioning bit
 (46 10)  (862 378)  (862 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (830 379)  (830 379)  routing T_16_23.tnl_op_4 <X> T_16_23.lc_trk_g2_4
 (15 11)  (831 379)  (831 379)  routing T_16_23.tnl_op_4 <X> T_16_23.lc_trk_g2_4
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (834 379)  (834 379)  routing T_16_23.sp4_r_v_b_37 <X> T_16_23.lc_trk_g2_5
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 379)  (840 379)  routing T_16_23.rgt_op_6 <X> T_16_23.lc_trk_g2_6
 (27 11)  (843 379)  (843 379)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 379)  (844 379)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 379)  (848 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 379)  (849 379)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.input_2_5
 (34 11)  (850 379)  (850 379)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.input_2_5
 (36 11)  (852 379)  (852 379)  LC_5 Logic Functioning bit
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (43 11)  (859 379)  (859 379)  LC_5 Logic Functioning bit
 (46 11)  (862 379)  (862 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (867 379)  (867 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (819 380)  (819 380)  routing T_16_23.sp12_v_t_22 <X> T_16_23.sp12_h_r_1
 (25 12)  (841 380)  (841 380)  routing T_16_23.wire_logic_cluster/lc_2/out <X> T_16_23.lc_trk_g3_2
 (26 12)  (842 380)  (842 380)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 380)  (843 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 380)  (844 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 380)  (846 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 380)  (849 380)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 380)  (851 380)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.input_2_6
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (41 12)  (857 380)  (857 380)  LC_6 Logic Functioning bit
 (43 12)  (859 380)  (859 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (47 12)  (863 380)  (863 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (867 380)  (867 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (831 381)  (831 381)  routing T_16_23.sp4_v_t_29 <X> T_16_23.lc_trk_g3_0
 (16 13)  (832 381)  (832 381)  routing T_16_23.sp4_v_t_29 <X> T_16_23.lc_trk_g3_0
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 381)  (846 381)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 381)  (848 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (849 381)  (849 381)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.input_2_6
 (34 13)  (850 381)  (850 381)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.input_2_6
 (35 13)  (851 381)  (851 381)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.input_2_6
 (37 13)  (853 381)  (853 381)  LC_6 Logic Functioning bit
 (41 13)  (857 381)  (857 381)  LC_6 Logic Functioning bit
 (42 13)  (858 381)  (858 381)  LC_6 Logic Functioning bit
 (43 13)  (859 381)  (859 381)  LC_6 Logic Functioning bit
 (48 13)  (864 381)  (864 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (867 381)  (867 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 382)  (816 382)  routing T_16_23.glb_netwk_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 382)  (831 382)  routing T_16_23.sp4_v_t_32 <X> T_16_23.lc_trk_g3_5
 (16 14)  (832 382)  (832 382)  routing T_16_23.sp4_v_t_32 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (838 382)  (838 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (841 382)  (841 382)  routing T_16_23.wire_logic_cluster/lc_6/out <X> T_16_23.lc_trk_g3_6
 (26 14)  (842 382)  (842 382)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 382)  (844 382)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 382)  (847 382)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 382)  (850 382)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 382)  (851 382)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_7
 (37 14)  (853 382)  (853 382)  LC_7 Logic Functioning bit
 (39 14)  (855 382)  (855 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (843 383)  (843 383)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 383)  (844 383)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 383)  (847 383)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (850 383)  (850 383)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_7
 (35 15)  (851 383)  (851 383)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_7
 (36 15)  (852 383)  (852 383)  LC_7 Logic Functioning bit
 (38 15)  (854 383)  (854 383)  LC_7 Logic Functioning bit
 (43 15)  (859 383)  (859 383)  LC_7 Logic Functioning bit
 (51 15)  (867 383)  (867 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_23

 (2 0)  (876 368)  (876 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (11 0)  (885 368)  (885 368)  routing T_17_23.sp4_h_r_9 <X> T_17_23.sp4_v_b_2
 (21 0)  (895 368)  (895 368)  routing T_17_23.sp4_h_r_19 <X> T_17_23.lc_trk_g0_3
 (22 0)  (896 368)  (896 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 368)  (897 368)  routing T_17_23.sp4_h_r_19 <X> T_17_23.lc_trk_g0_3
 (24 0)  (898 368)  (898 368)  routing T_17_23.sp4_h_r_19 <X> T_17_23.lc_trk_g0_3
 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 368)  (904 368)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 368)  (908 368)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (40 0)  (914 368)  (914 368)  LC_0 Logic Functioning bit
 (42 0)  (916 368)  (916 368)  LC_0 Logic Functioning bit
 (8 1)  (882 369)  (882 369)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_1
 (9 1)  (883 369)  (883 369)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_1
 (21 1)  (895 369)  (895 369)  routing T_17_23.sp4_h_r_19 <X> T_17_23.lc_trk_g0_3
 (31 1)  (905 369)  (905 369)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (40 1)  (914 369)  (914 369)  LC_0 Logic Functioning bit
 (42 1)  (916 369)  (916 369)  LC_0 Logic Functioning bit
 (47 1)  (921 369)  (921 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (15 2)  (889 370)  (889 370)  routing T_17_23.lft_op_5 <X> T_17_23.lc_trk_g0_5
 (17 2)  (891 370)  (891 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 370)  (892 370)  routing T_17_23.lft_op_5 <X> T_17_23.lc_trk_g0_5
 (25 2)  (899 370)  (899 370)  routing T_17_23.lft_op_6 <X> T_17_23.lc_trk_g0_6
 (26 2)  (900 370)  (900 370)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 370)  (904 370)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 370)  (905 370)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 370)  (908 370)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 370)  (911 370)  LC_1 Logic Functioning bit
 (50 2)  (924 370)  (924 370)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (896 371)  (896 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 371)  (898 371)  routing T_17_23.lft_op_6 <X> T_17_23.lc_trk_g0_6
 (29 3)  (903 371)  (903 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 371)  (904 371)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (25 4)  (899 372)  (899 372)  routing T_17_23.lft_op_2 <X> T_17_23.lc_trk_g1_2
 (16 5)  (890 373)  (890 373)  routing T_17_23.sp12_h_r_8 <X> T_17_23.lc_trk_g1_0
 (17 5)  (891 373)  (891 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 373)  (898 373)  routing T_17_23.lft_op_2 <X> T_17_23.lc_trk_g1_2
 (14 6)  (888 374)  (888 374)  routing T_17_23.lft_op_4 <X> T_17_23.lc_trk_g1_4
 (15 6)  (889 374)  (889 374)  routing T_17_23.bot_op_5 <X> T_17_23.lc_trk_g1_5
 (17 6)  (891 374)  (891 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (15 7)  (889 375)  (889 375)  routing T_17_23.lft_op_4 <X> T_17_23.lc_trk_g1_4
 (17 7)  (891 375)  (891 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (13 10)  (887 378)  (887 378)  routing T_17_23.sp4_h_r_8 <X> T_17_23.sp4_v_t_45
 (14 10)  (888 378)  (888 378)  routing T_17_23.rgt_op_4 <X> T_17_23.lc_trk_g2_4
 (12 11)  (886 379)  (886 379)  routing T_17_23.sp4_h_r_8 <X> T_17_23.sp4_v_t_45
 (15 11)  (889 379)  (889 379)  routing T_17_23.rgt_op_4 <X> T_17_23.lc_trk_g2_4
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (9 12)  (883 380)  (883 380)  routing T_17_23.sp4_v_t_47 <X> T_17_23.sp4_h_r_10
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 380)  (905 380)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 380)  (908 380)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 380)  (911 380)  LC_6 Logic Functioning bit
 (39 12)  (913 380)  (913 380)  LC_6 Logic Functioning bit
 (30 13)  (904 381)  (904 381)  routing T_17_23.lc_trk_g0_3 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 381)  (911 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (901 382)  (901 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 382)  (902 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 382)  (904 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 382)  (905 382)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 382)  (907 382)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 382)  (909 382)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.input_2_7
 (36 14)  (910 382)  (910 382)  LC_7 Logic Functioning bit
 (38 14)  (912 382)  (912 382)  LC_7 Logic Functioning bit
 (39 14)  (913 382)  (913 382)  LC_7 Logic Functioning bit
 (15 15)  (889 383)  (889 383)  routing T_17_23.sp4_v_t_33 <X> T_17_23.lc_trk_g3_4
 (16 15)  (890 383)  (890 383)  routing T_17_23.sp4_v_t_33 <X> T_17_23.lc_trk_g3_4
 (17 15)  (891 383)  (891 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (901 383)  (901 383)  routing T_17_23.lc_trk_g1_0 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 383)  (903 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 383)  (904 383)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 383)  (906 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (907 383)  (907 383)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.input_2_7
 (34 15)  (908 383)  (908 383)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.input_2_7
 (36 15)  (910 383)  (910 383)  LC_7 Logic Functioning bit
 (37 15)  (911 383)  (911 383)  LC_7 Logic Functioning bit
 (38 15)  (912 383)  (912 383)  LC_7 Logic Functioning bit
 (39 15)  (913 383)  (913 383)  LC_7 Logic Functioning bit


LogicTile_18_23

 (22 0)  (950 368)  (950 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (951 368)  (951 368)  routing T_18_23.sp4_v_b_19 <X> T_18_23.lc_trk_g0_3
 (24 0)  (952 368)  (952 368)  routing T_18_23.sp4_v_b_19 <X> T_18_23.lc_trk_g0_3
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 370)  (943 370)  routing T_18_23.sp4_v_b_21 <X> T_18_23.lc_trk_g0_5
 (16 2)  (944 370)  (944 370)  routing T_18_23.sp4_v_b_21 <X> T_18_23.lc_trk_g0_5
 (17 2)  (945 370)  (945 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (950 370)  (950 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 370)  (951 370)  routing T_18_23.sp4_v_b_23 <X> T_18_23.lc_trk_g0_7
 (24 2)  (952 370)  (952 370)  routing T_18_23.sp4_v_b_23 <X> T_18_23.lc_trk_g0_7
 (26 2)  (954 370)  (954 370)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (31 2)  (959 370)  (959 370)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 370)  (962 370)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (8 3)  (936 371)  (936 371)  routing T_18_23.sp4_h_l_36 <X> T_18_23.sp4_v_t_36
 (26 3)  (954 371)  (954 371)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 371)  (956 371)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 371)  (959 371)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 371)  (965 371)  LC_1 Logic Functioning bit
 (39 3)  (967 371)  (967 371)  LC_1 Logic Functioning bit
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (951 372)  (951 372)  routing T_18_23.sp12_h_r_11 <X> T_18_23.lc_trk_g1_3
 (26 4)  (954 372)  (954 372)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 372)  (955 372)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 372)  (958 372)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 372)  (959 372)  routing T_18_23.lc_trk_g0_5 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (969 372)  (969 372)  LC_2 Logic Functioning bit
 (42 4)  (970 372)  (970 372)  LC_2 Logic Functioning bit
 (43 4)  (971 372)  (971 372)  LC_2 Logic Functioning bit
 (45 4)  (973 372)  (973 372)  LC_2 Logic Functioning bit
 (46 4)  (974 372)  (974 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (976 372)  (976 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (978 372)  (978 372)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (933 373)  (933 373)  routing T_18_23.sp4_h_r_3 <X> T_18_23.sp4_v_b_3
 (22 5)  (950 373)  (950 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (953 373)  (953 373)  routing T_18_23.sp4_r_v_b_26 <X> T_18_23.lc_trk_g1_2
 (26 5)  (954 373)  (954 373)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 373)  (956 373)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (41 5)  (969 373)  (969 373)  LC_2 Logic Functioning bit
 (43 5)  (971 373)  (971 373)  LC_2 Logic Functioning bit
 (47 5)  (975 373)  (975 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (942 374)  (942 374)  routing T_18_23.sp4_h_l_9 <X> T_18_23.lc_trk_g1_4
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (949 374)  (949 374)  routing T_18_23.sp4_v_b_15 <X> T_18_23.lc_trk_g1_7
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (951 374)  (951 374)  routing T_18_23.sp4_v_b_15 <X> T_18_23.lc_trk_g1_7
 (14 7)  (942 375)  (942 375)  routing T_18_23.sp4_h_l_9 <X> T_18_23.lc_trk_g1_4
 (15 7)  (943 375)  (943 375)  routing T_18_23.sp4_h_l_9 <X> T_18_23.lc_trk_g1_4
 (16 7)  (944 375)  (944 375)  routing T_18_23.sp4_h_l_9 <X> T_18_23.lc_trk_g1_4
 (17 7)  (945 375)  (945 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (946 375)  (946 375)  routing T_18_23.sp4_r_v_b_29 <X> T_18_23.lc_trk_g1_5
 (21 7)  (949 375)  (949 375)  routing T_18_23.sp4_v_b_15 <X> T_18_23.lc_trk_g1_7
 (25 8)  (953 376)  (953 376)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g2_2
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 376)  (962 376)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 377)  (951 377)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g2_2
 (24 9)  (952 377)  (952 377)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g2_2
 (26 9)  (954 377)  (954 377)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 377)  (956 377)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 377)  (958 377)  routing T_18_23.lc_trk_g0_3 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 377)  (959 377)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 377)  (960 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (961 377)  (961 377)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.input_2_4
 (34 9)  (962 377)  (962 377)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.input_2_4
 (37 9)  (965 377)  (965 377)  LC_4 Logic Functioning bit
 (39 9)  (967 377)  (967 377)  LC_4 Logic Functioning bit
 (42 9)  (970 377)  (970 377)  LC_4 Logic Functioning bit
 (46 9)  (974 377)  (974 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (6 10)  (934 378)  (934 378)  routing T_18_23.sp4_h_l_36 <X> T_18_23.sp4_v_t_43
 (12 10)  (940 378)  (940 378)  routing T_18_23.sp4_v_b_8 <X> T_18_23.sp4_h_l_45
 (15 10)  (943 378)  (943 378)  routing T_18_23.sp4_v_t_32 <X> T_18_23.lc_trk_g2_5
 (16 10)  (944 378)  (944 378)  routing T_18_23.sp4_v_t_32 <X> T_18_23.lc_trk_g2_5
 (17 10)  (945 378)  (945 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (949 378)  (949 378)  routing T_18_23.wire_logic_cluster/lc_7/out <X> T_18_23.lc_trk_g2_7
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (10 11)  (938 379)  (938 379)  routing T_18_23.sp4_h_l_39 <X> T_18_23.sp4_v_t_42
 (16 11)  (944 379)  (944 379)  routing T_18_23.sp12_v_b_12 <X> T_18_23.lc_trk_g2_4
 (17 11)  (945 379)  (945 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (950 379)  (950 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 379)  (951 379)  routing T_18_23.sp4_h_r_30 <X> T_18_23.lc_trk_g2_6
 (24 11)  (952 379)  (952 379)  routing T_18_23.sp4_h_r_30 <X> T_18_23.lc_trk_g2_6
 (25 11)  (953 379)  (953 379)  routing T_18_23.sp4_h_r_30 <X> T_18_23.lc_trk_g2_6
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 380)  (958 380)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 380)  (959 380)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 380)  (961 380)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 380)  (963 380)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.input_2_6
 (37 12)  (965 380)  (965 380)  LC_6 Logic Functioning bit
 (14 13)  (942 381)  (942 381)  routing T_18_23.sp4_r_v_b_40 <X> T_18_23.lc_trk_g3_0
 (17 13)  (945 381)  (945 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (954 381)  (954 381)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 381)  (955 381)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 381)  (958 381)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 381)  (960 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (961 381)  (961 381)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.input_2_6
 (34 13)  (962 381)  (962 381)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.input_2_6
 (35 13)  (963 381)  (963 381)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.input_2_6
 (46 13)  (974 381)  (974 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (928 382)  (928 382)  routing T_18_23.glb_netwk_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (949 382)  (949 382)  routing T_18_23.sp4_h_r_39 <X> T_18_23.lc_trk_g3_7
 (22 14)  (950 382)  (950 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 382)  (951 382)  routing T_18_23.sp4_h_r_39 <X> T_18_23.lc_trk_g3_7
 (24 14)  (952 382)  (952 382)  routing T_18_23.sp4_h_r_39 <X> T_18_23.lc_trk_g3_7
 (26 14)  (954 382)  (954 382)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 382)  (956 382)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 382)  (958 382)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 382)  (962 382)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 382)  (964 382)  LC_7 Logic Functioning bit
 (37 14)  (965 382)  (965 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (42 14)  (970 382)  (970 382)  LC_7 Logic Functioning bit
 (43 14)  (971 382)  (971 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (26 15)  (954 383)  (954 383)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 383)  (956 383)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 383)  (960 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (961 383)  (961 383)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.input_2_7
 (34 15)  (962 383)  (962 383)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.input_2_7
 (36 15)  (964 383)  (964 383)  LC_7 Logic Functioning bit
 (37 15)  (965 383)  (965 383)  LC_7 Logic Functioning bit
 (38 15)  (966 383)  (966 383)  LC_7 Logic Functioning bit
 (39 15)  (967 383)  (967 383)  LC_7 Logic Functioning bit
 (41 15)  (969 383)  (969 383)  LC_7 Logic Functioning bit
 (42 15)  (970 383)  (970 383)  LC_7 Logic Functioning bit
 (43 15)  (971 383)  (971 383)  LC_7 Logic Functioning bit
 (47 15)  (975 383)  (975 383)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (979 383)  (979 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_23

 (17 0)  (999 368)  (999 368)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 368)  (1000 368)  routing T_19_23.bnr_op_1 <X> T_19_23.lc_trk_g0_1
 (21 0)  (1003 368)  (1003 368)  routing T_19_23.bnr_op_3 <X> T_19_23.lc_trk_g0_3
 (22 0)  (1004 368)  (1004 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (1007 368)  (1007 368)  routing T_19_23.bnr_op_2 <X> T_19_23.lc_trk_g0_2
 (27 0)  (1009 368)  (1009 368)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 368)  (1012 368)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 368)  (1018 368)  LC_0 Logic Functioning bit
 (37 0)  (1019 368)  (1019 368)  LC_0 Logic Functioning bit
 (38 0)  (1020 368)  (1020 368)  LC_0 Logic Functioning bit
 (39 0)  (1021 368)  (1021 368)  LC_0 Logic Functioning bit
 (44 0)  (1026 368)  (1026 368)  LC_0 Logic Functioning bit
 (46 0)  (1028 368)  (1028 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (1000 369)  (1000 369)  routing T_19_23.bnr_op_1 <X> T_19_23.lc_trk_g0_1
 (21 1)  (1003 369)  (1003 369)  routing T_19_23.bnr_op_3 <X> T_19_23.lc_trk_g0_3
 (22 1)  (1004 369)  (1004 369)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1007 369)  (1007 369)  routing T_19_23.bnr_op_2 <X> T_19_23.lc_trk_g0_2
 (40 1)  (1022 369)  (1022 369)  LC_0 Logic Functioning bit
 (41 1)  (1023 369)  (1023 369)  LC_0 Logic Functioning bit
 (42 1)  (1024 369)  (1024 369)  LC_0 Logic Functioning bit
 (43 1)  (1025 369)  (1025 369)  LC_0 Logic Functioning bit
 (49 1)  (1031 369)  (1031 369)  Carry_In_Mux bit 

 (12 2)  (994 370)  (994 370)  routing T_19_23.sp4_h_r_11 <X> T_19_23.sp4_h_l_39
 (27 2)  (1009 370)  (1009 370)  routing T_19_23.lc_trk_g1_1 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 370)  (1018 370)  LC_1 Logic Functioning bit
 (37 2)  (1019 370)  (1019 370)  LC_1 Logic Functioning bit
 (38 2)  (1020 370)  (1020 370)  LC_1 Logic Functioning bit
 (39 2)  (1021 370)  (1021 370)  LC_1 Logic Functioning bit
 (44 2)  (1026 370)  (1026 370)  LC_1 Logic Functioning bit
 (13 3)  (995 371)  (995 371)  routing T_19_23.sp4_h_r_11 <X> T_19_23.sp4_h_l_39
 (40 3)  (1022 371)  (1022 371)  LC_1 Logic Functioning bit
 (41 3)  (1023 371)  (1023 371)  LC_1 Logic Functioning bit
 (42 3)  (1024 371)  (1024 371)  LC_1 Logic Functioning bit
 (43 3)  (1025 371)  (1025 371)  LC_1 Logic Functioning bit
 (2 4)  (984 372)  (984 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 4)  (990 372)  (990 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_h_r_4
 (9 4)  (991 372)  (991 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_h_r_4
 (10 4)  (992 372)  (992 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_h_r_4
 (15 4)  (997 372)  (997 372)  routing T_19_23.top_op_1 <X> T_19_23.lc_trk_g1_1
 (17 4)  (999 372)  (999 372)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (1003 372)  (1003 372)  routing T_19_23.sp12_h_r_3 <X> T_19_23.lc_trk_g1_3
 (22 4)  (1004 372)  (1004 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 372)  (1006 372)  routing T_19_23.sp12_h_r_3 <X> T_19_23.lc_trk_g1_3
 (28 4)  (1010 372)  (1010 372)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 372)  (1012 372)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 372)  (1018 372)  LC_2 Logic Functioning bit
 (37 4)  (1019 372)  (1019 372)  LC_2 Logic Functioning bit
 (38 4)  (1020 372)  (1020 372)  LC_2 Logic Functioning bit
 (39 4)  (1021 372)  (1021 372)  LC_2 Logic Functioning bit
 (44 4)  (1026 372)  (1026 372)  LC_2 Logic Functioning bit
 (9 5)  (991 373)  (991 373)  routing T_19_23.sp4_v_t_41 <X> T_19_23.sp4_v_b_4
 (18 5)  (1000 373)  (1000 373)  routing T_19_23.top_op_1 <X> T_19_23.lc_trk_g1_1
 (21 5)  (1003 373)  (1003 373)  routing T_19_23.sp12_h_r_3 <X> T_19_23.lc_trk_g1_3
 (30 5)  (1012 373)  (1012 373)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 373)  (1022 373)  LC_2 Logic Functioning bit
 (41 5)  (1023 373)  (1023 373)  LC_2 Logic Functioning bit
 (42 5)  (1024 373)  (1024 373)  LC_2 Logic Functioning bit
 (43 5)  (1025 373)  (1025 373)  LC_2 Logic Functioning bit
 (14 6)  (996 374)  (996 374)  routing T_19_23.sp4_h_l_1 <X> T_19_23.lc_trk_g1_4
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 374)  (1018 374)  LC_3 Logic Functioning bit
 (39 6)  (1021 374)  (1021 374)  LC_3 Logic Functioning bit
 (41 6)  (1023 374)  (1023 374)  LC_3 Logic Functioning bit
 (42 6)  (1024 374)  (1024 374)  LC_3 Logic Functioning bit
 (44 6)  (1026 374)  (1026 374)  LC_3 Logic Functioning bit
 (15 7)  (997 375)  (997 375)  routing T_19_23.sp4_h_l_1 <X> T_19_23.lc_trk_g1_4
 (16 7)  (998 375)  (998 375)  routing T_19_23.sp4_h_l_1 <X> T_19_23.lc_trk_g1_4
 (17 7)  (999 375)  (999 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (32 7)  (1014 375)  (1014 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (1019 375)  (1019 375)  LC_3 Logic Functioning bit
 (38 7)  (1020 375)  (1020 375)  LC_3 Logic Functioning bit
 (40 7)  (1022 375)  (1022 375)  LC_3 Logic Functioning bit
 (43 7)  (1025 375)  (1025 375)  LC_3 Logic Functioning bit
 (8 8)  (990 376)  (990 376)  routing T_19_23.sp4_v_b_7 <X> T_19_23.sp4_h_r_7
 (9 8)  (991 376)  (991 376)  routing T_19_23.sp4_v_b_7 <X> T_19_23.sp4_h_r_7
 (11 8)  (993 376)  (993 376)  routing T_19_23.sp4_v_t_37 <X> T_19_23.sp4_v_b_8
 (13 8)  (995 376)  (995 376)  routing T_19_23.sp4_v_t_37 <X> T_19_23.sp4_v_b_8
 (14 8)  (996 376)  (996 376)  routing T_19_23.sp4_v_b_24 <X> T_19_23.lc_trk_g2_0
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 376)  (1018 376)  LC_4 Logic Functioning bit
 (37 8)  (1019 376)  (1019 376)  LC_4 Logic Functioning bit
 (38 8)  (1020 376)  (1020 376)  LC_4 Logic Functioning bit
 (39 8)  (1021 376)  (1021 376)  LC_4 Logic Functioning bit
 (44 8)  (1026 376)  (1026 376)  LC_4 Logic Functioning bit
 (16 9)  (998 377)  (998 377)  routing T_19_23.sp4_v_b_24 <X> T_19_23.lc_trk_g2_0
 (17 9)  (999 377)  (999 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (30 9)  (1012 377)  (1012 377)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (40 9)  (1022 377)  (1022 377)  LC_4 Logic Functioning bit
 (41 9)  (1023 377)  (1023 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (43 9)  (1025 377)  (1025 377)  LC_4 Logic Functioning bit
 (9 10)  (991 378)  (991 378)  routing T_19_23.sp4_h_r_4 <X> T_19_23.sp4_h_l_42
 (10 10)  (992 378)  (992 378)  routing T_19_23.sp4_h_r_4 <X> T_19_23.sp4_h_l_42
 (22 10)  (1004 378)  (1004 378)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1006 378)  (1006 378)  routing T_19_23.tnr_op_7 <X> T_19_23.lc_trk_g2_7
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 378)  (1019 378)  LC_5 Logic Functioning bit
 (39 10)  (1021 378)  (1021 378)  LC_5 Logic Functioning bit
 (41 10)  (1023 378)  (1023 378)  LC_5 Logic Functioning bit
 (43 10)  (1025 378)  (1025 378)  LC_5 Logic Functioning bit
 (30 11)  (1012 379)  (1012 379)  routing T_19_23.lc_trk_g0_2 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (37 11)  (1019 379)  (1019 379)  LC_5 Logic Functioning bit
 (39 11)  (1021 379)  (1021 379)  LC_5 Logic Functioning bit
 (41 11)  (1023 379)  (1023 379)  LC_5 Logic Functioning bit
 (43 11)  (1025 379)  (1025 379)  LC_5 Logic Functioning bit
 (25 12)  (1007 380)  (1007 380)  routing T_19_23.sp4_h_r_34 <X> T_19_23.lc_trk_g3_2
 (12 13)  (994 381)  (994 381)  routing T_19_23.sp4_h_r_11 <X> T_19_23.sp4_v_b_11
 (22 13)  (1004 381)  (1004 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1005 381)  (1005 381)  routing T_19_23.sp4_h_r_34 <X> T_19_23.lc_trk_g3_2
 (24 13)  (1006 381)  (1006 381)  routing T_19_23.sp4_h_r_34 <X> T_19_23.lc_trk_g3_2
 (13 14)  (995 382)  (995 382)  routing T_19_23.sp4_h_r_11 <X> T_19_23.sp4_v_t_46
 (27 14)  (1009 382)  (1009 382)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 382)  (1011 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 382)  (1015 382)  routing T_19_23.lc_trk_g2_0 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 382)  (1017 382)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.input_2_7
 (39 14)  (1021 382)  (1021 382)  LC_7 Logic Functioning bit
 (40 14)  (1022 382)  (1022 382)  LC_7 Logic Functioning bit
 (12 15)  (994 383)  (994 383)  routing T_19_23.sp4_h_r_11 <X> T_19_23.sp4_v_t_46
 (14 15)  (996 383)  (996 383)  routing T_19_23.sp4_r_v_b_44 <X> T_19_23.lc_trk_g3_4
 (17 15)  (999 383)  (999 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (1008 383)  (1008 383)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 383)  (1009 383)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 383)  (1010 383)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 383)  (1011 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 383)  (1012 383)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 383)  (1014 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1015 383)  (1015 383)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.input_2_7
 (34 15)  (1016 383)  (1016 383)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.input_2_7
 (39 15)  (1021 383)  (1021 383)  LC_7 Logic Functioning bit
 (40 15)  (1022 383)  (1022 383)  LC_7 Logic Functioning bit
 (41 15)  (1023 383)  (1023 383)  LC_7 Logic Functioning bit
 (46 15)  (1028 383)  (1028 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_23

 (8 0)  (1044 368)  (1044 368)  routing T_20_23.sp4_h_l_40 <X> T_20_23.sp4_h_r_1
 (10 0)  (1046 368)  (1046 368)  routing T_20_23.sp4_h_l_40 <X> T_20_23.sp4_h_r_1
 (25 0)  (1061 368)  (1061 368)  routing T_20_23.sp4_v_b_10 <X> T_20_23.lc_trk_g0_2
 (14 1)  (1050 369)  (1050 369)  routing T_20_23.sp12_h_r_16 <X> T_20_23.lc_trk_g0_0
 (16 1)  (1052 369)  (1052 369)  routing T_20_23.sp12_h_r_16 <X> T_20_23.lc_trk_g0_0
 (17 1)  (1053 369)  (1053 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (1058 369)  (1058 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1059 369)  (1059 369)  routing T_20_23.sp4_v_b_10 <X> T_20_23.lc_trk_g0_2
 (25 1)  (1061 369)  (1061 369)  routing T_20_23.sp4_v_b_10 <X> T_20_23.lc_trk_g0_2
 (3 2)  (1039 370)  (1039 370)  routing T_20_23.sp12_h_r_0 <X> T_20_23.sp12_h_l_23
 (22 2)  (1058 370)  (1058 370)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (1061 370)  (1061 370)  routing T_20_23.sp4_h_r_14 <X> T_20_23.lc_trk_g0_6
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 370)  (1070 370)  routing T_20_23.lc_trk_g1_1 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 370)  (1072 370)  LC_1 Logic Functioning bit
 (38 2)  (1074 370)  (1074 370)  LC_1 Logic Functioning bit
 (3 3)  (1039 371)  (1039 371)  routing T_20_23.sp12_h_r_0 <X> T_20_23.sp12_h_l_23
 (22 3)  (1058 371)  (1058 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 371)  (1059 371)  routing T_20_23.sp4_h_r_14 <X> T_20_23.lc_trk_g0_6
 (24 3)  (1060 371)  (1060 371)  routing T_20_23.sp4_h_r_14 <X> T_20_23.lc_trk_g0_6
 (36 3)  (1072 371)  (1072 371)  LC_1 Logic Functioning bit
 (38 3)  (1074 371)  (1074 371)  LC_1 Logic Functioning bit
 (53 3)  (1089 371)  (1089 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (1048 372)  (1048 372)  routing T_20_23.sp4_v_b_5 <X> T_20_23.sp4_h_r_5
 (14 4)  (1050 372)  (1050 372)  routing T_20_23.sp4_h_r_8 <X> T_20_23.lc_trk_g1_0
 (15 4)  (1051 372)  (1051 372)  routing T_20_23.bot_op_1 <X> T_20_23.lc_trk_g1_1
 (17 4)  (1053 372)  (1053 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1059 372)  (1059 372)  routing T_20_23.sp4_v_b_19 <X> T_20_23.lc_trk_g1_3
 (24 4)  (1060 372)  (1060 372)  routing T_20_23.sp4_v_b_19 <X> T_20_23.lc_trk_g1_3
 (11 5)  (1047 373)  (1047 373)  routing T_20_23.sp4_v_b_5 <X> T_20_23.sp4_h_r_5
 (15 5)  (1051 373)  (1051 373)  routing T_20_23.sp4_h_r_8 <X> T_20_23.lc_trk_g1_0
 (16 5)  (1052 373)  (1052 373)  routing T_20_23.sp4_h_r_8 <X> T_20_23.lc_trk_g1_0
 (17 5)  (1053 373)  (1053 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 374)  (1066 374)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 374)  (1070 374)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 374)  (1072 374)  LC_3 Logic Functioning bit
 (38 6)  (1074 374)  (1074 374)  LC_3 Logic Functioning bit
 (47 6)  (1083 374)  (1083 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (1040 375)  (1040 375)  routing T_20_23.sp4_v_b_10 <X> T_20_23.sp4_h_l_38
 (27 7)  (1063 375)  (1063 375)  routing T_20_23.lc_trk_g1_0 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 375)  (1066 375)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 375)  (1067 375)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 375)  (1068 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1069 375)  (1069 375)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.input_2_3
 (34 7)  (1070 375)  (1070 375)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.input_2_3
 (35 7)  (1071 375)  (1071 375)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.input_2_3
 (36 7)  (1072 375)  (1072 375)  LC_3 Logic Functioning bit
 (39 7)  (1075 375)  (1075 375)  LC_3 Logic Functioning bit
 (25 8)  (1061 376)  (1061 376)  routing T_20_23.rgt_op_2 <X> T_20_23.lc_trk_g2_2
 (22 9)  (1058 377)  (1058 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 377)  (1060 377)  routing T_20_23.rgt_op_2 <X> T_20_23.lc_trk_g2_2
 (3 10)  (1039 378)  (1039 378)  routing T_20_23.sp12_h_r_1 <X> T_20_23.sp12_h_l_22
 (14 10)  (1050 378)  (1050 378)  routing T_20_23.sp4_h_r_36 <X> T_20_23.lc_trk_g2_4
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 378)  (1069 378)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 378)  (1072 378)  LC_5 Logic Functioning bit
 (38 10)  (1074 378)  (1074 378)  LC_5 Logic Functioning bit
 (3 11)  (1039 379)  (1039 379)  routing T_20_23.sp12_h_r_1 <X> T_20_23.sp12_h_l_22
 (15 11)  (1051 379)  (1051 379)  routing T_20_23.sp4_h_r_36 <X> T_20_23.lc_trk_g2_4
 (16 11)  (1052 379)  (1052 379)  routing T_20_23.sp4_h_r_36 <X> T_20_23.lc_trk_g2_4
 (17 11)  (1053 379)  (1053 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (31 11)  (1067 379)  (1067 379)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 379)  (1072 379)  LC_5 Logic Functioning bit
 (38 11)  (1074 379)  (1074 379)  LC_5 Logic Functioning bit
 (1 12)  (1037 380)  (1037 380)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (14 12)  (1050 380)  (1050 380)  routing T_20_23.sp4_h_l_21 <X> T_20_23.lc_trk_g3_0
 (16 12)  (1052 380)  (1052 380)  routing T_20_23.sp4_v_b_33 <X> T_20_23.lc_trk_g3_1
 (17 12)  (1053 380)  (1053 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1054 380)  (1054 380)  routing T_20_23.sp4_v_b_33 <X> T_20_23.lc_trk_g3_1
 (26 12)  (1062 380)  (1062 380)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 380)  (1063 380)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 380)  (1064 380)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 380)  (1067 380)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 380)  (1076 380)  LC_6 Logic Functioning bit
 (41 12)  (1077 380)  (1077 380)  LC_6 Logic Functioning bit
 (42 12)  (1078 380)  (1078 380)  LC_6 Logic Functioning bit
 (48 12)  (1084 380)  (1084 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (1088 380)  (1088 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (1 13)  (1037 381)  (1037 381)  routing T_20_23.glb_netwk_4 <X> T_20_23.glb2local_3
 (8 13)  (1044 381)  (1044 381)  routing T_20_23.sp4_h_r_10 <X> T_20_23.sp4_v_b_10
 (15 13)  (1051 381)  (1051 381)  routing T_20_23.sp4_h_l_21 <X> T_20_23.lc_trk_g3_0
 (16 13)  (1052 381)  (1052 381)  routing T_20_23.sp4_h_l_21 <X> T_20_23.lc_trk_g3_0
 (17 13)  (1053 381)  (1053 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1054 381)  (1054 381)  routing T_20_23.sp4_v_b_33 <X> T_20_23.lc_trk_g3_1
 (22 13)  (1058 381)  (1058 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1059 381)  (1059 381)  routing T_20_23.sp4_v_b_42 <X> T_20_23.lc_trk_g3_2
 (24 13)  (1060 381)  (1060 381)  routing T_20_23.sp4_v_b_42 <X> T_20_23.lc_trk_g3_2
 (28 13)  (1064 381)  (1064 381)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 381)  (1065 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 381)  (1067 381)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 381)  (1068 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1071 381)  (1071 381)  routing T_20_23.lc_trk_g0_2 <X> T_20_23.input_2_6
 (40 13)  (1076 381)  (1076 381)  LC_6 Logic Functioning bit
 (41 13)  (1077 381)  (1077 381)  LC_6 Logic Functioning bit
 (42 13)  (1078 381)  (1078 381)  LC_6 Logic Functioning bit
 (43 13)  (1079 381)  (1079 381)  LC_6 Logic Functioning bit
 (48 13)  (1084 381)  (1084 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (1048 382)  (1048 382)  routing T_20_23.sp4_h_r_8 <X> T_20_23.sp4_h_l_46
 (22 14)  (1058 382)  (1058 382)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1060 382)  (1060 382)  routing T_20_23.tnl_op_7 <X> T_20_23.lc_trk_g3_7
 (27 14)  (1063 382)  (1063 382)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 382)  (1064 382)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 382)  (1066 382)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 382)  (1069 382)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 382)  (1070 382)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 382)  (1072 382)  LC_7 Logic Functioning bit
 (38 14)  (1074 382)  (1074 382)  LC_7 Logic Functioning bit
 (13 15)  (1049 383)  (1049 383)  routing T_20_23.sp4_h_r_8 <X> T_20_23.sp4_h_l_46
 (21 15)  (1057 383)  (1057 383)  routing T_20_23.tnl_op_7 <X> T_20_23.lc_trk_g3_7
 (30 15)  (1066 383)  (1066 383)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 383)  (1072 383)  LC_7 Logic Functioning bit
 (38 15)  (1074 383)  (1074 383)  LC_7 Logic Functioning bit


LogicTile_21_23

 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 368)  (1120 368)  routing T_21_23.lc_trk_g0_5 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 368)  (1122 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 368)  (1124 368)  routing T_21_23.lc_trk_g1_0 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 368)  (1126 368)  LC_0 Logic Functioning bit
 (38 0)  (1128 368)  (1128 368)  LC_0 Logic Functioning bit
 (41 0)  (1131 368)  (1131 368)  LC_0 Logic Functioning bit
 (45 0)  (1135 368)  (1135 368)  LC_0 Logic Functioning bit
 (8 1)  (1098 369)  (1098 369)  routing T_21_23.sp4_h_r_1 <X> T_21_23.sp4_v_b_1
 (15 1)  (1105 369)  (1105 369)  routing T_21_23.sp4_v_t_5 <X> T_21_23.lc_trk_g0_0
 (16 1)  (1106 369)  (1106 369)  routing T_21_23.sp4_v_t_5 <X> T_21_23.lc_trk_g0_0
 (17 1)  (1107 369)  (1107 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (1112 369)  (1112 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1113 369)  (1113 369)  routing T_21_23.sp12_h_r_10 <X> T_21_23.lc_trk_g0_2
 (26 1)  (1116 369)  (1116 369)  routing T_21_23.lc_trk_g0_2 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 369)  (1119 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 369)  (1122 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1123 369)  (1123 369)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.input_2_0
 (34 1)  (1124 369)  (1124 369)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.input_2_0
 (35 1)  (1125 369)  (1125 369)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.input_2_0
 (36 1)  (1126 369)  (1126 369)  LC_0 Logic Functioning bit
 (37 1)  (1127 369)  (1127 369)  LC_0 Logic Functioning bit
 (38 1)  (1128 369)  (1128 369)  LC_0 Logic Functioning bit
 (41 1)  (1131 369)  (1131 369)  LC_0 Logic Functioning bit
 (43 1)  (1133 369)  (1133 369)  LC_0 Logic Functioning bit
 (46 1)  (1136 369)  (1136 369)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1090 370)  (1090 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 370)  (1091 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1105 370)  (1105 370)  routing T_21_23.sp12_h_r_5 <X> T_21_23.lc_trk_g0_5
 (17 2)  (1107 370)  (1107 370)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (1108 370)  (1108 370)  routing T_21_23.sp12_h_r_5 <X> T_21_23.lc_trk_g0_5
 (22 2)  (1112 370)  (1112 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1113 370)  (1113 370)  routing T_21_23.sp12_h_l_12 <X> T_21_23.lc_trk_g0_7
 (18 3)  (1108 371)  (1108 371)  routing T_21_23.sp12_h_r_5 <X> T_21_23.lc_trk_g0_5
 (25 4)  (1115 372)  (1115 372)  routing T_21_23.sp4_v_b_10 <X> T_21_23.lc_trk_g1_2
 (27 4)  (1117 372)  (1117 372)  routing T_21_23.lc_trk_g1_2 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 372)  (1119 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 372)  (1122 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 372)  (1123 372)  routing T_21_23.lc_trk_g3_0 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 372)  (1124 372)  routing T_21_23.lc_trk_g3_0 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 372)  (1125 372)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.input_2_2
 (36 4)  (1126 372)  (1126 372)  LC_2 Logic Functioning bit
 (37 4)  (1127 372)  (1127 372)  LC_2 Logic Functioning bit
 (38 4)  (1128 372)  (1128 372)  LC_2 Logic Functioning bit
 (39 4)  (1129 372)  (1129 372)  LC_2 Logic Functioning bit
 (41 4)  (1131 372)  (1131 372)  LC_2 Logic Functioning bit
 (42 4)  (1132 372)  (1132 372)  LC_2 Logic Functioning bit
 (43 4)  (1133 372)  (1133 372)  LC_2 Logic Functioning bit
 (45 4)  (1135 372)  (1135 372)  LC_2 Logic Functioning bit
 (52 4)  (1142 372)  (1142 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (1143 372)  (1143 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (10 5)  (1100 373)  (1100 373)  routing T_21_23.sp4_h_r_11 <X> T_21_23.sp4_v_b_4
 (14 5)  (1104 373)  (1104 373)  routing T_21_23.sp12_h_r_16 <X> T_21_23.lc_trk_g1_0
 (16 5)  (1106 373)  (1106 373)  routing T_21_23.sp12_h_r_16 <X> T_21_23.lc_trk_g1_0
 (17 5)  (1107 373)  (1107 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1112 373)  (1112 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1113 373)  (1113 373)  routing T_21_23.sp4_v_b_10 <X> T_21_23.lc_trk_g1_2
 (25 5)  (1115 373)  (1115 373)  routing T_21_23.sp4_v_b_10 <X> T_21_23.lc_trk_g1_2
 (29 5)  (1119 373)  (1119 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 373)  (1120 373)  routing T_21_23.lc_trk_g1_2 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 373)  (1122 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1124 373)  (1124 373)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.input_2_2
 (36 5)  (1126 373)  (1126 373)  LC_2 Logic Functioning bit
 (37 5)  (1127 373)  (1127 373)  LC_2 Logic Functioning bit
 (38 5)  (1128 373)  (1128 373)  LC_2 Logic Functioning bit
 (41 5)  (1131 373)  (1131 373)  LC_2 Logic Functioning bit
 (42 5)  (1132 373)  (1132 373)  LC_2 Logic Functioning bit
 (43 5)  (1133 373)  (1133 373)  LC_2 Logic Functioning bit
 (47 5)  (1137 373)  (1137 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (1138 373)  (1138 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (1105 374)  (1105 374)  routing T_21_23.lft_op_5 <X> T_21_23.lc_trk_g1_5
 (17 6)  (1107 374)  (1107 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1108 374)  (1108 374)  routing T_21_23.lft_op_5 <X> T_21_23.lc_trk_g1_5
 (28 8)  (1118 376)  (1118 376)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 376)  (1119 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 376)  (1120 376)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 376)  (1121 376)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 376)  (1122 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 376)  (1126 376)  LC_4 Logic Functioning bit
 (38 8)  (1128 376)  (1128 376)  LC_4 Logic Functioning bit
 (31 9)  (1121 377)  (1121 377)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 377)  (1126 377)  LC_4 Logic Functioning bit
 (38 9)  (1128 377)  (1128 377)  LC_4 Logic Functioning bit
 (12 10)  (1102 378)  (1102 378)  routing T_21_23.sp4_h_r_5 <X> T_21_23.sp4_h_l_45
 (17 10)  (1107 378)  (1107 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 378)  (1108 378)  routing T_21_23.wire_logic_cluster/lc_5/out <X> T_21_23.lc_trk_g2_5
 (21 10)  (1111 378)  (1111 378)  routing T_21_23.sp4_v_t_18 <X> T_21_23.lc_trk_g2_7
 (22 10)  (1112 378)  (1112 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1113 378)  (1113 378)  routing T_21_23.sp4_v_t_18 <X> T_21_23.lc_trk_g2_7
 (26 10)  (1116 378)  (1116 378)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 378)  (1119 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 378)  (1121 378)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 378)  (1122 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 378)  (1123 378)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 378)  (1124 378)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 378)  (1126 378)  LC_5 Logic Functioning bit
 (37 10)  (1127 378)  (1127 378)  LC_5 Logic Functioning bit
 (38 10)  (1128 378)  (1128 378)  LC_5 Logic Functioning bit
 (39 10)  (1129 378)  (1129 378)  LC_5 Logic Functioning bit
 (41 10)  (1131 378)  (1131 378)  LC_5 Logic Functioning bit
 (42 10)  (1132 378)  (1132 378)  LC_5 Logic Functioning bit
 (43 10)  (1133 378)  (1133 378)  LC_5 Logic Functioning bit
 (45 10)  (1135 378)  (1135 378)  LC_5 Logic Functioning bit
 (47 10)  (1137 378)  (1137 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (1140 378)  (1140 378)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1141 378)  (1141 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (1103 379)  (1103 379)  routing T_21_23.sp4_h_r_5 <X> T_21_23.sp4_h_l_45
 (26 11)  (1116 379)  (1116 379)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 379)  (1118 379)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 379)  (1119 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 379)  (1121 379)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 379)  (1126 379)  LC_5 Logic Functioning bit
 (37 11)  (1127 379)  (1127 379)  LC_5 Logic Functioning bit
 (39 11)  (1129 379)  (1129 379)  LC_5 Logic Functioning bit
 (40 11)  (1130 379)  (1130 379)  LC_5 Logic Functioning bit
 (42 11)  (1132 379)  (1132 379)  LC_5 Logic Functioning bit
 (43 11)  (1133 379)  (1133 379)  LC_5 Logic Functioning bit
 (46 11)  (1136 379)  (1136 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (1094 380)  (1094 380)  routing T_21_23.sp4_h_l_44 <X> T_21_23.sp4_v_b_9
 (14 12)  (1104 380)  (1104 380)  routing T_21_23.sp4_h_r_40 <X> T_21_23.lc_trk_g3_0
 (22 12)  (1112 380)  (1112 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (5 13)  (1095 381)  (1095 381)  routing T_21_23.sp4_h_l_44 <X> T_21_23.sp4_v_b_9
 (14 13)  (1104 381)  (1104 381)  routing T_21_23.sp4_h_r_40 <X> T_21_23.lc_trk_g3_0
 (15 13)  (1105 381)  (1105 381)  routing T_21_23.sp4_h_r_40 <X> T_21_23.lc_trk_g3_0
 (16 13)  (1106 381)  (1106 381)  routing T_21_23.sp4_h_r_40 <X> T_21_23.lc_trk_g3_0
 (17 13)  (1107 381)  (1107 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1111 381)  (1111 381)  routing T_21_23.sp4_r_v_b_43 <X> T_21_23.lc_trk_g3_3
 (0 14)  (1090 382)  (1090 382)  routing T_21_23.glb_netwk_4 <X> T_21_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 382)  (1091 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1112 382)  (1112 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1113 382)  (1113 382)  routing T_21_23.sp4_h_r_31 <X> T_21_23.lc_trk_g3_7
 (24 14)  (1114 382)  (1114 382)  routing T_21_23.sp4_h_r_31 <X> T_21_23.lc_trk_g3_7
 (21 15)  (1111 383)  (1111 383)  routing T_21_23.sp4_h_r_31 <X> T_21_23.lc_trk_g3_7


LogicTile_22_23

 (21 0)  (1165 368)  (1165 368)  routing T_22_23.sp4_v_b_11 <X> T_22_23.lc_trk_g0_3
 (22 0)  (1166 368)  (1166 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1167 368)  (1167 368)  routing T_22_23.sp4_v_b_11 <X> T_22_23.lc_trk_g0_3
 (29 0)  (1173 368)  (1173 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 368)  (1176 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 368)  (1178 368)  routing T_22_23.lc_trk_g1_0 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 368)  (1179 368)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.input_2_0
 (46 0)  (1190 368)  (1190 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1191 368)  (1191 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_l_23 <X> T_22_23.sp12_v_b_0
 (21 1)  (1165 369)  (1165 369)  routing T_22_23.sp4_v_b_11 <X> T_22_23.lc_trk_g0_3
 (26 1)  (1170 369)  (1170 369)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 369)  (1172 369)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 369)  (1173 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 369)  (1174 369)  routing T_22_23.lc_trk_g0_3 <X> T_22_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 369)  (1176 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1178 369)  (1178 369)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.input_2_0
 (35 1)  (1179 369)  (1179 369)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.input_2_0
 (41 1)  (1185 369)  (1185 369)  LC_0 Logic Functioning bit
 (47 1)  (1191 369)  (1191 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (6 2)  (1150 370)  (1150 370)  routing T_22_23.sp4_h_l_42 <X> T_22_23.sp4_v_t_37
 (6 4)  (1150 372)  (1150 372)  routing T_22_23.sp4_v_t_37 <X> T_22_23.sp4_v_b_3
 (14 4)  (1158 372)  (1158 372)  routing T_22_23.sp12_h_r_0 <X> T_22_23.lc_trk_g1_0
 (5 5)  (1149 373)  (1149 373)  routing T_22_23.sp4_v_t_37 <X> T_22_23.sp4_v_b_3
 (14 5)  (1158 373)  (1158 373)  routing T_22_23.sp12_h_r_0 <X> T_22_23.lc_trk_g1_0
 (15 5)  (1159 373)  (1159 373)  routing T_22_23.sp12_h_r_0 <X> T_22_23.lc_trk_g1_0
 (17 5)  (1161 373)  (1161 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 6)  (1165 374)  (1165 374)  routing T_22_23.sp4_v_b_15 <X> T_22_23.lc_trk_g1_7
 (22 6)  (1166 374)  (1166 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1167 374)  (1167 374)  routing T_22_23.sp4_v_b_15 <X> T_22_23.lc_trk_g1_7
 (28 6)  (1172 374)  (1172 374)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 374)  (1173 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 374)  (1175 374)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 374)  (1176 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 374)  (1178 374)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (21 7)  (1165 375)  (1165 375)  routing T_22_23.sp4_v_b_15 <X> T_22_23.lc_trk_g1_7
 (27 7)  (1171 375)  (1171 375)  routing T_22_23.lc_trk_g1_0 <X> T_22_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 375)  (1173 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 375)  (1174 375)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 375)  (1175 375)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 375)  (1176 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1179 375)  (1179 375)  routing T_22_23.lc_trk_g0_3 <X> T_22_23.input_2_3
 (43 7)  (1187 375)  (1187 375)  LC_3 Logic Functioning bit
 (47 7)  (1191 375)  (1191 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (1148 376)  (1148 376)  routing T_22_23.sp4_v_t_43 <X> T_22_23.sp4_v_b_6
 (8 8)  (1152 376)  (1152 376)  routing T_22_23.sp4_h_l_42 <X> T_22_23.sp4_h_r_7
 (25 8)  (1169 376)  (1169 376)  routing T_22_23.sp4_v_t_23 <X> T_22_23.lc_trk_g2_2
 (22 9)  (1166 377)  (1166 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1167 377)  (1167 377)  routing T_22_23.sp4_v_t_23 <X> T_22_23.lc_trk_g2_2
 (25 9)  (1169 377)  (1169 377)  routing T_22_23.sp4_v_t_23 <X> T_22_23.lc_trk_g2_2
 (13 13)  (1157 381)  (1157 381)  routing T_22_23.sp4_v_t_43 <X> T_22_23.sp4_h_r_11
 (19 13)  (1163 381)  (1163 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_23

 (5 5)  (1203 373)  (1203 373)  routing T_23_23.sp4_h_r_3 <X> T_23_23.sp4_v_b_3
 (6 6)  (1204 374)  (1204 374)  routing T_23_23.sp4_v_b_0 <X> T_23_23.sp4_v_t_38
 (11 6)  (1209 374)  (1209 374)  routing T_23_23.sp4_v_b_2 <X> T_23_23.sp4_v_t_40
 (5 7)  (1203 375)  (1203 375)  routing T_23_23.sp4_v_b_0 <X> T_23_23.sp4_v_t_38
 (12 7)  (1210 375)  (1210 375)  routing T_23_23.sp4_v_b_2 <X> T_23_23.sp4_v_t_40
 (5 8)  (1203 376)  (1203 376)  routing T_23_23.sp4_v_b_0 <X> T_23_23.sp4_h_r_6
 (12 8)  (1210 376)  (1210 376)  routing T_23_23.sp4_v_b_2 <X> T_23_23.sp4_h_r_8
 (4 9)  (1202 377)  (1202 377)  routing T_23_23.sp4_v_b_0 <X> T_23_23.sp4_h_r_6
 (6 9)  (1204 377)  (1204 377)  routing T_23_23.sp4_v_b_0 <X> T_23_23.sp4_h_r_6
 (11 9)  (1209 377)  (1209 377)  routing T_23_23.sp4_v_b_2 <X> T_23_23.sp4_h_r_8
 (13 9)  (1211 377)  (1211 377)  routing T_23_23.sp4_v_b_2 <X> T_23_23.sp4_h_r_8
 (11 15)  (1209 383)  (1209 383)  routing T_23_23.sp4_h_r_3 <X> T_23_23.sp4_h_l_46
 (13 15)  (1211 383)  (1211 383)  routing T_23_23.sp4_h_r_3 <X> T_23_23.sp4_h_l_46


LogicTile_24_23

 (8 0)  (1260 368)  (1260 368)  routing T_24_23.sp4_h_l_40 <X> T_24_23.sp4_h_r_1
 (10 0)  (1262 368)  (1262 368)  routing T_24_23.sp4_h_l_40 <X> T_24_23.sp4_h_r_1
 (28 0)  (1280 368)  (1280 368)  routing T_24_23.lc_trk_g2_1 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 368)  (1281 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 368)  (1284 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 368)  (1288 368)  LC_0 Logic Functioning bit
 (37 0)  (1289 368)  (1289 368)  LC_0 Logic Functioning bit
 (38 0)  (1290 368)  (1290 368)  LC_0 Logic Functioning bit
 (39 0)  (1291 368)  (1291 368)  LC_0 Logic Functioning bit
 (44 0)  (1296 368)  (1296 368)  LC_0 Logic Functioning bit
 (46 0)  (1298 368)  (1298 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (1264 369)  (1264 369)  routing T_24_23.sp4_h_r_2 <X> T_24_23.sp4_v_b_2
 (40 1)  (1292 369)  (1292 369)  LC_0 Logic Functioning bit
 (41 1)  (1293 369)  (1293 369)  LC_0 Logic Functioning bit
 (42 1)  (1294 369)  (1294 369)  LC_0 Logic Functioning bit
 (43 1)  (1295 369)  (1295 369)  LC_0 Logic Functioning bit
 (49 1)  (1301 369)  (1301 369)  Carry_In_Mux bit 

 (11 2)  (1263 370)  (1263 370)  routing T_24_23.sp4_h_r_8 <X> T_24_23.sp4_v_t_39
 (13 2)  (1265 370)  (1265 370)  routing T_24_23.sp4_h_r_8 <X> T_24_23.sp4_v_t_39
 (27 2)  (1279 370)  (1279 370)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 370)  (1280 370)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 370)  (1281 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 370)  (1282 370)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 370)  (1284 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 370)  (1288 370)  LC_1 Logic Functioning bit
 (37 2)  (1289 370)  (1289 370)  LC_1 Logic Functioning bit
 (38 2)  (1290 370)  (1290 370)  LC_1 Logic Functioning bit
 (39 2)  (1291 370)  (1291 370)  LC_1 Logic Functioning bit
 (44 2)  (1296 370)  (1296 370)  LC_1 Logic Functioning bit
 (47 2)  (1299 370)  (1299 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (12 3)  (1264 371)  (1264 371)  routing T_24_23.sp4_h_r_8 <X> T_24_23.sp4_v_t_39
 (40 3)  (1292 371)  (1292 371)  LC_1 Logic Functioning bit
 (41 3)  (1293 371)  (1293 371)  LC_1 Logic Functioning bit
 (42 3)  (1294 371)  (1294 371)  LC_1 Logic Functioning bit
 (43 3)  (1295 371)  (1295 371)  LC_1 Logic Functioning bit
 (6 4)  (1258 372)  (1258 372)  routing T_24_23.sp4_h_r_10 <X> T_24_23.sp4_v_b_3
 (11 4)  (1263 372)  (1263 372)  routing T_24_23.sp4_h_r_0 <X> T_24_23.sp4_v_b_5
 (12 4)  (1264 372)  (1264 372)  routing T_24_23.sp4_v_b_11 <X> T_24_23.sp4_h_r_5
 (14 4)  (1266 372)  (1266 372)  routing T_24_23.sp4_h_r_8 <X> T_24_23.lc_trk_g1_0
 (27 4)  (1279 372)  (1279 372)  routing T_24_23.lc_trk_g1_0 <X> T_24_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 372)  (1281 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 372)  (1284 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 372)  (1288 372)  LC_2 Logic Functioning bit
 (37 4)  (1289 372)  (1289 372)  LC_2 Logic Functioning bit
 (38 4)  (1290 372)  (1290 372)  LC_2 Logic Functioning bit
 (39 4)  (1291 372)  (1291 372)  LC_2 Logic Functioning bit
 (44 4)  (1296 372)  (1296 372)  LC_2 Logic Functioning bit
 (46 4)  (1298 372)  (1298 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (11 5)  (1263 373)  (1263 373)  routing T_24_23.sp4_v_b_11 <X> T_24_23.sp4_h_r_5
 (13 5)  (1265 373)  (1265 373)  routing T_24_23.sp4_v_b_11 <X> T_24_23.sp4_h_r_5
 (15 5)  (1267 373)  (1267 373)  routing T_24_23.sp4_h_r_8 <X> T_24_23.lc_trk_g1_0
 (16 5)  (1268 373)  (1268 373)  routing T_24_23.sp4_h_r_8 <X> T_24_23.lc_trk_g1_0
 (17 5)  (1269 373)  (1269 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (40 5)  (1292 373)  (1292 373)  LC_2 Logic Functioning bit
 (41 5)  (1293 373)  (1293 373)  LC_2 Logic Functioning bit
 (42 5)  (1294 373)  (1294 373)  LC_2 Logic Functioning bit
 (43 5)  (1295 373)  (1295 373)  LC_2 Logic Functioning bit
 (21 6)  (1273 374)  (1273 374)  routing T_24_23.sp4_h_l_2 <X> T_24_23.lc_trk_g1_7
 (22 6)  (1274 374)  (1274 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1275 374)  (1275 374)  routing T_24_23.sp4_h_l_2 <X> T_24_23.lc_trk_g1_7
 (24 6)  (1276 374)  (1276 374)  routing T_24_23.sp4_h_l_2 <X> T_24_23.lc_trk_g1_7
 (28 6)  (1280 374)  (1280 374)  routing T_24_23.lc_trk_g2_2 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 374)  (1281 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 374)  (1284 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 374)  (1288 374)  LC_3 Logic Functioning bit
 (37 6)  (1289 374)  (1289 374)  LC_3 Logic Functioning bit
 (38 6)  (1290 374)  (1290 374)  LC_3 Logic Functioning bit
 (39 6)  (1291 374)  (1291 374)  LC_3 Logic Functioning bit
 (44 6)  (1296 374)  (1296 374)  LC_3 Logic Functioning bit
 (30 7)  (1282 375)  (1282 375)  routing T_24_23.lc_trk_g2_2 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (40 7)  (1292 375)  (1292 375)  LC_3 Logic Functioning bit
 (41 7)  (1293 375)  (1293 375)  LC_3 Logic Functioning bit
 (42 7)  (1294 375)  (1294 375)  LC_3 Logic Functioning bit
 (43 7)  (1295 375)  (1295 375)  LC_3 Logic Functioning bit
 (51 7)  (1303 375)  (1303 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (1260 376)  (1260 376)  routing T_24_23.sp4_v_b_1 <X> T_24_23.sp4_h_r_7
 (9 8)  (1261 376)  (1261 376)  routing T_24_23.sp4_v_b_1 <X> T_24_23.sp4_h_r_7
 (10 8)  (1262 376)  (1262 376)  routing T_24_23.sp4_v_b_1 <X> T_24_23.sp4_h_r_7
 (15 8)  (1267 376)  (1267 376)  routing T_24_23.sp4_h_r_25 <X> T_24_23.lc_trk_g2_1
 (16 8)  (1268 376)  (1268 376)  routing T_24_23.sp4_h_r_25 <X> T_24_23.lc_trk_g2_1
 (17 8)  (1269 376)  (1269 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1277 376)  (1277 376)  routing T_24_23.sp4_h_r_34 <X> T_24_23.lc_trk_g2_2
 (27 8)  (1279 376)  (1279 376)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 376)  (1280 376)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 376)  (1281 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 376)  (1284 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 376)  (1288 376)  LC_4 Logic Functioning bit
 (37 8)  (1289 376)  (1289 376)  LC_4 Logic Functioning bit
 (38 8)  (1290 376)  (1290 376)  LC_4 Logic Functioning bit
 (39 8)  (1291 376)  (1291 376)  LC_4 Logic Functioning bit
 (44 8)  (1296 376)  (1296 376)  LC_4 Logic Functioning bit
 (51 8)  (1303 376)  (1303 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (1260 377)  (1260 377)  routing T_24_23.sp4_h_l_36 <X> T_24_23.sp4_v_b_7
 (9 9)  (1261 377)  (1261 377)  routing T_24_23.sp4_h_l_36 <X> T_24_23.sp4_v_b_7
 (10 9)  (1262 377)  (1262 377)  routing T_24_23.sp4_h_l_36 <X> T_24_23.sp4_v_b_7
 (18 9)  (1270 377)  (1270 377)  routing T_24_23.sp4_h_r_25 <X> T_24_23.lc_trk_g2_1
 (22 9)  (1274 377)  (1274 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1275 377)  (1275 377)  routing T_24_23.sp4_h_r_34 <X> T_24_23.lc_trk_g2_2
 (24 9)  (1276 377)  (1276 377)  routing T_24_23.sp4_h_r_34 <X> T_24_23.lc_trk_g2_2
 (30 9)  (1282 377)  (1282 377)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (40 9)  (1292 377)  (1292 377)  LC_4 Logic Functioning bit
 (41 9)  (1293 377)  (1293 377)  LC_4 Logic Functioning bit
 (42 9)  (1294 377)  (1294 377)  LC_4 Logic Functioning bit
 (43 9)  (1295 377)  (1295 377)  LC_4 Logic Functioning bit
 (16 10)  (1268 378)  (1268 378)  routing T_24_23.sp4_v_b_37 <X> T_24_23.lc_trk_g2_5
 (17 10)  (1269 378)  (1269 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1270 378)  (1270 378)  routing T_24_23.sp4_v_b_37 <X> T_24_23.lc_trk_g2_5
 (28 10)  (1280 378)  (1280 378)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 378)  (1281 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 378)  (1282 378)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 378)  (1284 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 378)  (1288 378)  LC_5 Logic Functioning bit
 (37 10)  (1289 378)  (1289 378)  LC_5 Logic Functioning bit
 (38 10)  (1290 378)  (1290 378)  LC_5 Logic Functioning bit
 (39 10)  (1291 378)  (1291 378)  LC_5 Logic Functioning bit
 (44 10)  (1296 378)  (1296 378)  LC_5 Logic Functioning bit
 (51 10)  (1303 378)  (1303 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1266 379)  (1266 379)  routing T_24_23.sp4_h_l_17 <X> T_24_23.lc_trk_g2_4
 (15 11)  (1267 379)  (1267 379)  routing T_24_23.sp4_h_l_17 <X> T_24_23.lc_trk_g2_4
 (16 11)  (1268 379)  (1268 379)  routing T_24_23.sp4_h_l_17 <X> T_24_23.lc_trk_g2_4
 (17 11)  (1269 379)  (1269 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (1270 379)  (1270 379)  routing T_24_23.sp4_v_b_37 <X> T_24_23.lc_trk_g2_5
 (40 11)  (1292 379)  (1292 379)  LC_5 Logic Functioning bit
 (41 11)  (1293 379)  (1293 379)  LC_5 Logic Functioning bit
 (42 11)  (1294 379)  (1294 379)  LC_5 Logic Functioning bit
 (43 11)  (1295 379)  (1295 379)  LC_5 Logic Functioning bit
 (5 12)  (1257 380)  (1257 380)  routing T_24_23.sp4_v_b_9 <X> T_24_23.sp4_h_r_9
 (28 12)  (1280 380)  (1280 380)  routing T_24_23.lc_trk_g2_5 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 380)  (1281 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 380)  (1282 380)  routing T_24_23.lc_trk_g2_5 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 380)  (1284 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 380)  (1288 380)  LC_6 Logic Functioning bit
 (37 12)  (1289 380)  (1289 380)  LC_6 Logic Functioning bit
 (38 12)  (1290 380)  (1290 380)  LC_6 Logic Functioning bit
 (39 12)  (1291 380)  (1291 380)  LC_6 Logic Functioning bit
 (44 12)  (1296 380)  (1296 380)  LC_6 Logic Functioning bit
 (51 12)  (1303 380)  (1303 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (1258 381)  (1258 381)  routing T_24_23.sp4_v_b_9 <X> T_24_23.sp4_h_r_9
 (22 13)  (1274 381)  (1274 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 381)  (1275 381)  routing T_24_23.sp4_h_l_15 <X> T_24_23.lc_trk_g3_2
 (24 13)  (1276 381)  (1276 381)  routing T_24_23.sp4_h_l_15 <X> T_24_23.lc_trk_g3_2
 (25 13)  (1277 381)  (1277 381)  routing T_24_23.sp4_h_l_15 <X> T_24_23.lc_trk_g3_2
 (40 13)  (1292 381)  (1292 381)  LC_6 Logic Functioning bit
 (41 13)  (1293 381)  (1293 381)  LC_6 Logic Functioning bit
 (42 13)  (1294 381)  (1294 381)  LC_6 Logic Functioning bit
 (43 13)  (1295 381)  (1295 381)  LC_6 Logic Functioning bit
 (10 14)  (1262 382)  (1262 382)  routing T_24_23.sp4_v_b_5 <X> T_24_23.sp4_h_l_47
 (15 14)  (1267 382)  (1267 382)  routing T_24_23.sp4_h_l_24 <X> T_24_23.lc_trk_g3_5
 (16 14)  (1268 382)  (1268 382)  routing T_24_23.sp4_h_l_24 <X> T_24_23.lc_trk_g3_5
 (17 14)  (1269 382)  (1269 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1270 382)  (1270 382)  routing T_24_23.sp4_h_l_24 <X> T_24_23.lc_trk_g3_5
 (27 14)  (1279 382)  (1279 382)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 382)  (1281 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 382)  (1282 382)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 382)  (1284 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 382)  (1289 382)  LC_7 Logic Functioning bit
 (39 14)  (1291 382)  (1291 382)  LC_7 Logic Functioning bit
 (41 14)  (1293 382)  (1293 382)  LC_7 Logic Functioning bit
 (43 14)  (1295 382)  (1295 382)  LC_7 Logic Functioning bit
 (51 14)  (1303 382)  (1303 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (30 15)  (1282 383)  (1282 383)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_7/in_1
 (37 15)  (1289 383)  (1289 383)  LC_7 Logic Functioning bit
 (39 15)  (1291 383)  (1291 383)  LC_7 Logic Functioning bit
 (41 15)  (1293 383)  (1293 383)  LC_7 Logic Functioning bit
 (43 15)  (1295 383)  (1295 383)  LC_7 Logic Functioning bit


RAM_Tile_25_23

 (6 0)  (1312 368)  (1312 368)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_v_b_0
 (17 0)  (1323 368)  (1323 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (1328 368)  (1328 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (5 1)  (1311 369)  (1311 369)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_v_b_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (1333 369)  (1333 369)  routing T_25_23.lc_trk_g1_1 <X> T_25_23.input0_0
 (29 1)  (1335 369)  (1335 369)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 370)  (1320 370)  routing T_25_23.sp4_h_l_1 <X> T_25_23.lc_trk_g0_4
 (5 3)  (1311 371)  (1311 371)  routing T_25_23.sp4_h_l_37 <X> T_25_23.sp4_v_t_37
 (15 3)  (1321 371)  (1321 371)  routing T_25_23.sp4_h_l_1 <X> T_25_23.lc_trk_g0_4
 (16 3)  (1322 371)  (1322 371)  routing T_25_23.sp4_h_l_1 <X> T_25_23.lc_trk_g0_4
 (17 3)  (1323 371)  (1323 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (1332 371)  (1332 371)  routing T_25_23.lc_trk_g0_3 <X> T_25_23.input0_1
 (29 3)  (1335 371)  (1335 371)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (15 4)  (1321 372)  (1321 372)  routing T_25_23.sp4_h_r_17 <X> T_25_23.lc_trk_g1_1
 (16 4)  (1322 372)  (1322 372)  routing T_25_23.sp4_h_r_17 <X> T_25_23.lc_trk_g1_1
 (17 4)  (1323 372)  (1323 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 372)  (1324 372)  routing T_25_23.sp4_h_r_17 <X> T_25_23.lc_trk_g1_1
 (26 4)  (1332 372)  (1332 372)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.input0_2
 (14 5)  (1320 373)  (1320 373)  routing T_25_23.sp4_r_v_b_24 <X> T_25_23.lc_trk_g1_0
 (17 5)  (1323 373)  (1323 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (1324 373)  (1324 373)  routing T_25_23.sp4_h_r_17 <X> T_25_23.lc_trk_g1_1
 (22 5)  (1328 373)  (1328 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 373)  (1331 373)  routing T_25_23.sp4_r_v_b_26 <X> T_25_23.lc_trk_g1_2
 (27 5)  (1333 373)  (1333 373)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.input0_2
 (29 5)  (1335 373)  (1335 373)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (17 6)  (1323 374)  (1323 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1324 375)  (1324 375)  routing T_25_23.sp4_r_v_b_29 <X> T_25_23.lc_trk_g1_5
 (27 7)  (1333 375)  (1333 375)  routing T_25_23.lc_trk_g1_0 <X> T_25_23.input0_3
 (29 7)  (1335 375)  (1335 375)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (5 8)  (1311 376)  (1311 376)  routing T_25_23.sp4_v_b_6 <X> T_25_23.sp4_h_r_6
 (14 8)  (1320 376)  (1320 376)  routing T_25_23.sp4_h_r_32 <X> T_25_23.lc_trk_g2_0
 (16 8)  (1322 376)  (1322 376)  routing T_25_23.sp4_v_t_20 <X> T_25_23.lc_trk_g2_1
 (17 8)  (1323 376)  (1323 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 376)  (1324 376)  routing T_25_23.sp4_v_t_20 <X> T_25_23.lc_trk_g2_1
 (26 8)  (1332 376)  (1332 376)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.input0_4
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (28 8)  (1334 376)  (1334 376)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (6 9)  (1312 377)  (1312 377)  routing T_25_23.sp4_v_b_6 <X> T_25_23.sp4_h_r_6
 (15 9)  (1321 377)  (1321 377)  routing T_25_23.sp4_h_r_32 <X> T_25_23.lc_trk_g2_0
 (16 9)  (1322 377)  (1322 377)  routing T_25_23.sp4_h_r_32 <X> T_25_23.lc_trk_g2_0
 (17 9)  (1323 377)  (1323 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_32 lc_trk_g2_0
 (18 9)  (1324 377)  (1324 377)  routing T_25_23.sp4_v_t_20 <X> T_25_23.lc_trk_g2_1
 (22 9)  (1328 377)  (1328 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1332 377)  (1332 377)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.input0_4
 (28 9)  (1334 377)  (1334 377)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.input0_4
 (29 9)  (1335 377)  (1335 377)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (39 9)  (1345 377)  (1345 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (26 10)  (1332 378)  (1332 378)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.input0_5
 (22 11)  (1328 379)  (1328 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_19 lc_trk_g2_6
 (23 11)  (1329 379)  (1329 379)  routing T_25_23.sp4_h_l_19 <X> T_25_23.lc_trk_g2_6
 (24 11)  (1330 379)  (1330 379)  routing T_25_23.sp4_h_l_19 <X> T_25_23.lc_trk_g2_6
 (25 11)  (1331 379)  (1331 379)  routing T_25_23.sp4_h_l_19 <X> T_25_23.lc_trk_g2_6
 (27 11)  (1333 379)  (1333 379)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.input0_5
 (28 11)  (1334 379)  (1334 379)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.input0_5
 (29 11)  (1335 379)  (1335 379)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 379)  (1338 379)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (8 13)  (1314 381)  (1314 381)  routing T_25_23.sp4_h_l_47 <X> T_25_23.sp4_v_b_10
 (9 13)  (1315 381)  (1315 381)  routing T_25_23.sp4_h_l_47 <X> T_25_23.sp4_v_b_10
 (26 13)  (1332 381)  (1332 381)  routing T_25_23.lc_trk_g2_2 <X> T_25_23.input0_6
 (28 13)  (1334 381)  (1334 381)  routing T_25_23.lc_trk_g2_2 <X> T_25_23.input0_6
 (29 13)  (1335 381)  (1335 381)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (1338 381)  (1338 381)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (1339 381)  (1339 381)  routing T_25_23.lc_trk_g2_0 <X> T_25_23.input2_6
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (12 14)  (1318 382)  (1318 382)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_h_l_46
 (25 14)  (1331 382)  (1331 382)  routing T_25_23.sp4_h_r_46 <X> T_25_23.lc_trk_g3_6
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g0_4 <X> T_25_23.wire_bram/ram/RE
 (8 15)  (1314 383)  (1314 383)  routing T_25_23.sp4_h_l_47 <X> T_25_23.sp4_v_t_47
 (11 15)  (1317 383)  (1317 383)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_h_l_46
 (13 15)  (1319 383)  (1319 383)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_h_l_46
 (15 15)  (1321 383)  (1321 383)  routing T_25_23.sp4_v_b_44 <X> T_25_23.lc_trk_g3_4
 (16 15)  (1322 383)  (1322 383)  routing T_25_23.sp4_v_b_44 <X> T_25_23.lc_trk_g3_4
 (17 15)  (1323 383)  (1323 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (22 15)  (1328 383)  (1328 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 383)  (1329 383)  routing T_25_23.sp4_h_r_46 <X> T_25_23.lc_trk_g3_6
 (24 15)  (1330 383)  (1330 383)  routing T_25_23.sp4_h_r_46 <X> T_25_23.lc_trk_g3_6
 (25 15)  (1331 383)  (1331 383)  routing T_25_23.sp4_h_r_46 <X> T_25_23.lc_trk_g3_6
 (26 15)  (1332 383)  (1332 383)  routing T_25_23.lc_trk_g1_2 <X> T_25_23.input0_7
 (27 15)  (1333 383)  (1333 383)  routing T_25_23.lc_trk_g1_2 <X> T_25_23.input0_7
 (29 15)  (1335 383)  (1335 383)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 383)  (1338 383)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 383)  (1339 383)  routing T_25_23.lc_trk_g2_1 <X> T_25_23.input2_7


LogicTile_26_23

 (17 0)  (1365 368)  (1365 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1366 368)  (1366 368)  routing T_26_23.wire_logic_cluster/lc_1/out <X> T_26_23.lc_trk_g0_1
 (21 0)  (1369 368)  (1369 368)  routing T_26_23.sp4_h_r_19 <X> T_26_23.lc_trk_g0_3
 (22 0)  (1370 368)  (1370 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1371 368)  (1371 368)  routing T_26_23.sp4_h_r_19 <X> T_26_23.lc_trk_g0_3
 (24 0)  (1372 368)  (1372 368)  routing T_26_23.sp4_h_r_19 <X> T_26_23.lc_trk_g0_3
 (25 0)  (1373 368)  (1373 368)  routing T_26_23.wire_logic_cluster/lc_2/out <X> T_26_23.lc_trk_g0_2
 (26 0)  (1374 368)  (1374 368)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1375 368)  (1375 368)  routing T_26_23.lc_trk_g3_4 <X> T_26_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 368)  (1376 368)  routing T_26_23.lc_trk_g3_4 <X> T_26_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 368)  (1377 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 368)  (1378 368)  routing T_26_23.lc_trk_g3_4 <X> T_26_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 368)  (1380 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 368)  (1381 368)  routing T_26_23.lc_trk_g2_1 <X> T_26_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 368)  (1384 368)  LC_0 Logic Functioning bit
 (41 0)  (1389 368)  (1389 368)  LC_0 Logic Functioning bit
 (43 0)  (1391 368)  (1391 368)  LC_0 Logic Functioning bit
 (45 0)  (1393 368)  (1393 368)  LC_0 Logic Functioning bit
 (21 1)  (1369 369)  (1369 369)  routing T_26_23.sp4_h_r_19 <X> T_26_23.lc_trk_g0_3
 (22 1)  (1370 369)  (1370 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1375 369)  (1375 369)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 369)  (1377 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1380 369)  (1380 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1381 369)  (1381 369)  routing T_26_23.lc_trk_g2_2 <X> T_26_23.input_2_0
 (35 1)  (1383 369)  (1383 369)  routing T_26_23.lc_trk_g2_2 <X> T_26_23.input_2_0
 (36 1)  (1384 369)  (1384 369)  LC_0 Logic Functioning bit
 (37 1)  (1385 369)  (1385 369)  LC_0 Logic Functioning bit
 (38 1)  (1386 369)  (1386 369)  LC_0 Logic Functioning bit
 (41 1)  (1389 369)  (1389 369)  LC_0 Logic Functioning bit
 (43 1)  (1391 369)  (1391 369)  LC_0 Logic Functioning bit
 (47 1)  (1395 369)  (1395 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1348 370)  (1348 370)  routing T_26_23.glb_netwk_6 <X> T_26_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 370)  (1349 370)  routing T_26_23.glb_netwk_6 <X> T_26_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 370)  (1350 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1357 370)  (1357 370)  routing T_26_23.sp4_v_b_1 <X> T_26_23.sp4_h_l_36
 (14 2)  (1362 370)  (1362 370)  routing T_26_23.wire_logic_cluster/lc_4/out <X> T_26_23.lc_trk_g0_4
 (17 2)  (1365 370)  (1365 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1366 370)  (1366 370)  routing T_26_23.wire_logic_cluster/lc_5/out <X> T_26_23.lc_trk_g0_5
 (27 2)  (1375 370)  (1375 370)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 370)  (1377 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1378 370)  (1378 370)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 370)  (1380 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1381 370)  (1381 370)  routing T_26_23.lc_trk_g3_3 <X> T_26_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (1382 370)  (1382 370)  routing T_26_23.lc_trk_g3_3 <X> T_26_23.wire_logic_cluster/lc_1/in_3
 (39 2)  (1387 370)  (1387 370)  LC_1 Logic Functioning bit
 (42 2)  (1390 370)  (1390 370)  LC_1 Logic Functioning bit
 (45 2)  (1393 370)  (1393 370)  LC_1 Logic Functioning bit
 (52 2)  (1400 370)  (1400 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (1356 371)  (1356 371)  routing T_26_23.sp4_v_b_10 <X> T_26_23.sp4_v_t_36
 (10 3)  (1358 371)  (1358 371)  routing T_26_23.sp4_v_b_10 <X> T_26_23.sp4_v_t_36
 (13 3)  (1361 371)  (1361 371)  routing T_26_23.sp4_v_b_9 <X> T_26_23.sp4_h_l_39
 (17 3)  (1365 371)  (1365 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (1376 371)  (1376 371)  routing T_26_23.lc_trk_g2_1 <X> T_26_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 371)  (1377 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1379 371)  (1379 371)  routing T_26_23.lc_trk_g3_3 <X> T_26_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (1380 371)  (1380 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (1386 371)  (1386 371)  LC_1 Logic Functioning bit
 (39 3)  (1387 371)  (1387 371)  LC_1 Logic Functioning bit
 (42 3)  (1390 371)  (1390 371)  LC_1 Logic Functioning bit
 (43 3)  (1391 371)  (1391 371)  LC_1 Logic Functioning bit
 (47 3)  (1395 371)  (1395 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 4)  (1374 372)  (1374 372)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (1377 372)  (1377 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 372)  (1380 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 372)  (1381 372)  routing T_26_23.lc_trk_g2_1 <X> T_26_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (1385 372)  (1385 372)  LC_2 Logic Functioning bit
 (41 4)  (1389 372)  (1389 372)  LC_2 Logic Functioning bit
 (42 4)  (1390 372)  (1390 372)  LC_2 Logic Functioning bit
 (45 4)  (1393 372)  (1393 372)  LC_2 Logic Functioning bit
 (52 4)  (1400 372)  (1400 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (10 5)  (1358 373)  (1358 373)  routing T_26_23.sp4_h_r_11 <X> T_26_23.sp4_v_b_4
 (27 5)  (1375 373)  (1375 373)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 373)  (1377 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 373)  (1378 373)  routing T_26_23.lc_trk_g0_3 <X> T_26_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 373)  (1380 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1383 373)  (1383 373)  routing T_26_23.lc_trk_g0_2 <X> T_26_23.input_2_2
 (38 5)  (1386 373)  (1386 373)  LC_2 Logic Functioning bit
 (41 5)  (1389 373)  (1389 373)  LC_2 Logic Functioning bit
 (42 5)  (1390 373)  (1390 373)  LC_2 Logic Functioning bit
 (51 5)  (1399 373)  (1399 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (1358 374)  (1358 374)  routing T_26_23.sp4_v_b_11 <X> T_26_23.sp4_h_l_41
 (16 6)  (1364 374)  (1364 374)  routing T_26_23.sp12_h_l_18 <X> T_26_23.lc_trk_g1_5
 (17 6)  (1365 374)  (1365 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (27 6)  (1375 374)  (1375 374)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 374)  (1377 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 374)  (1378 374)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 374)  (1380 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1381 374)  (1381 374)  routing T_26_23.lc_trk_g3_1 <X> T_26_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1382 374)  (1382 374)  routing T_26_23.lc_trk_g3_1 <X> T_26_23.wire_logic_cluster/lc_3/in_3
 (39 6)  (1387 374)  (1387 374)  LC_3 Logic Functioning bit
 (42 6)  (1390 374)  (1390 374)  LC_3 Logic Functioning bit
 (45 6)  (1393 374)  (1393 374)  LC_3 Logic Functioning bit
 (18 7)  (1366 375)  (1366 375)  routing T_26_23.sp12_h_l_18 <X> T_26_23.lc_trk_g1_5
 (28 7)  (1376 375)  (1376 375)  routing T_26_23.lc_trk_g2_1 <X> T_26_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 375)  (1377 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1380 375)  (1380 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1381 375)  (1381 375)  routing T_26_23.lc_trk_g2_3 <X> T_26_23.input_2_3
 (35 7)  (1383 375)  (1383 375)  routing T_26_23.lc_trk_g2_3 <X> T_26_23.input_2_3
 (38 7)  (1386 375)  (1386 375)  LC_3 Logic Functioning bit
 (39 7)  (1387 375)  (1387 375)  LC_3 Logic Functioning bit
 (42 7)  (1390 375)  (1390 375)  LC_3 Logic Functioning bit
 (43 7)  (1391 375)  (1391 375)  LC_3 Logic Functioning bit
 (51 7)  (1399 375)  (1399 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (1364 376)  (1364 376)  routing T_26_23.sp4_v_b_33 <X> T_26_23.lc_trk_g2_1
 (17 8)  (1365 376)  (1365 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1366 376)  (1366 376)  routing T_26_23.sp4_v_b_33 <X> T_26_23.lc_trk_g2_1
 (21 8)  (1369 376)  (1369 376)  routing T_26_23.wire_logic_cluster/lc_3/out <X> T_26_23.lc_trk_g2_3
 (22 8)  (1370 376)  (1370 376)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (1374 376)  (1374 376)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (1376 376)  (1376 376)  routing T_26_23.lc_trk_g2_5 <X> T_26_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 376)  (1377 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 376)  (1378 376)  routing T_26_23.lc_trk_g2_5 <X> T_26_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 376)  (1380 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1381 376)  (1381 376)  routing T_26_23.lc_trk_g2_1 <X> T_26_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1383 376)  (1383 376)  routing T_26_23.lc_trk_g0_4 <X> T_26_23.input_2_4
 (37 8)  (1385 376)  (1385 376)  LC_4 Logic Functioning bit
 (41 8)  (1389 376)  (1389 376)  LC_4 Logic Functioning bit
 (42 8)  (1390 376)  (1390 376)  LC_4 Logic Functioning bit
 (45 8)  (1393 376)  (1393 376)  LC_4 Logic Functioning bit
 (8 9)  (1356 377)  (1356 377)  routing T_26_23.sp4_h_l_42 <X> T_26_23.sp4_v_b_7
 (9 9)  (1357 377)  (1357 377)  routing T_26_23.sp4_h_l_42 <X> T_26_23.sp4_v_b_7
 (15 9)  (1363 377)  (1363 377)  routing T_26_23.sp4_v_t_29 <X> T_26_23.lc_trk_g2_0
 (16 9)  (1364 377)  (1364 377)  routing T_26_23.sp4_v_t_29 <X> T_26_23.lc_trk_g2_0
 (17 9)  (1365 377)  (1365 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (1366 377)  (1366 377)  routing T_26_23.sp4_v_b_33 <X> T_26_23.lc_trk_g2_1
 (22 9)  (1370 377)  (1370 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (1375 377)  (1375 377)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 377)  (1377 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1380 377)  (1380 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (1386 377)  (1386 377)  LC_4 Logic Functioning bit
 (41 9)  (1389 377)  (1389 377)  LC_4 Logic Functioning bit
 (42 9)  (1390 377)  (1390 377)  LC_4 Logic Functioning bit
 (53 9)  (1401 377)  (1401 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (1361 378)  (1361 378)  routing T_26_23.sp4_v_b_8 <X> T_26_23.sp4_v_t_45
 (15 10)  (1363 378)  (1363 378)  routing T_26_23.sp4_h_l_16 <X> T_26_23.lc_trk_g2_5
 (16 10)  (1364 378)  (1364 378)  routing T_26_23.sp4_h_l_16 <X> T_26_23.lc_trk_g2_5
 (17 10)  (1365 378)  (1365 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (1369 378)  (1369 378)  routing T_26_23.wire_logic_cluster/lc_7/out <X> T_26_23.lc_trk_g2_7
 (22 10)  (1370 378)  (1370 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1373 378)  (1373 378)  routing T_26_23.wire_logic_cluster/lc_6/out <X> T_26_23.lc_trk_g2_6
 (27 10)  (1375 378)  (1375 378)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 378)  (1377 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 378)  (1378 378)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 378)  (1380 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1381 378)  (1381 378)  routing T_26_23.lc_trk_g2_0 <X> T_26_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (1383 378)  (1383 378)  routing T_26_23.lc_trk_g0_5 <X> T_26_23.input_2_5
 (39 10)  (1387 378)  (1387 378)  LC_5 Logic Functioning bit
 (42 10)  (1390 378)  (1390 378)  LC_5 Logic Functioning bit
 (45 10)  (1393 378)  (1393 378)  LC_5 Logic Functioning bit
 (46 10)  (1394 378)  (1394 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (1395 378)  (1395 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (1366 379)  (1366 379)  routing T_26_23.sp4_h_l_16 <X> T_26_23.lc_trk_g2_5
 (22 11)  (1370 379)  (1370 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (1376 379)  (1376 379)  routing T_26_23.lc_trk_g2_1 <X> T_26_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 379)  (1377 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1380 379)  (1380 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (1386 379)  (1386 379)  LC_5 Logic Functioning bit
 (39 11)  (1387 379)  (1387 379)  LC_5 Logic Functioning bit
 (42 11)  (1390 379)  (1390 379)  LC_5 Logic Functioning bit
 (43 11)  (1391 379)  (1391 379)  LC_5 Logic Functioning bit
 (15 12)  (1363 380)  (1363 380)  routing T_26_23.sp4_h_r_33 <X> T_26_23.lc_trk_g3_1
 (16 12)  (1364 380)  (1364 380)  routing T_26_23.sp4_h_r_33 <X> T_26_23.lc_trk_g3_1
 (17 12)  (1365 380)  (1365 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1366 380)  (1366 380)  routing T_26_23.sp4_h_r_33 <X> T_26_23.lc_trk_g3_1
 (22 12)  (1370 380)  (1370 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1374 380)  (1374 380)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1375 380)  (1375 380)  routing T_26_23.lc_trk_g3_2 <X> T_26_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1376 380)  (1376 380)  routing T_26_23.lc_trk_g3_2 <X> T_26_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 380)  (1377 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 380)  (1380 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 380)  (1381 380)  routing T_26_23.lc_trk_g2_1 <X> T_26_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (1383 380)  (1383 380)  routing T_26_23.lc_trk_g2_6 <X> T_26_23.input_2_6
 (37 12)  (1385 380)  (1385 380)  LC_6 Logic Functioning bit
 (41 12)  (1389 380)  (1389 380)  LC_6 Logic Functioning bit
 (42 12)  (1390 380)  (1390 380)  LC_6 Logic Functioning bit
 (45 12)  (1393 380)  (1393 380)  LC_6 Logic Functioning bit
 (51 12)  (1399 380)  (1399 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (1401 380)  (1401 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (1369 381)  (1369 381)  routing T_26_23.sp4_r_v_b_43 <X> T_26_23.lc_trk_g3_3
 (22 13)  (1370 381)  (1370 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1371 381)  (1371 381)  routing T_26_23.sp4_v_b_42 <X> T_26_23.lc_trk_g3_2
 (24 13)  (1372 381)  (1372 381)  routing T_26_23.sp4_v_b_42 <X> T_26_23.lc_trk_g3_2
 (27 13)  (1375 381)  (1375 381)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 381)  (1377 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 381)  (1378 381)  routing T_26_23.lc_trk_g3_2 <X> T_26_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (1380 381)  (1380 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1381 381)  (1381 381)  routing T_26_23.lc_trk_g2_6 <X> T_26_23.input_2_6
 (35 13)  (1383 381)  (1383 381)  routing T_26_23.lc_trk_g2_6 <X> T_26_23.input_2_6
 (38 13)  (1386 381)  (1386 381)  LC_6 Logic Functioning bit
 (41 13)  (1389 381)  (1389 381)  LC_6 Logic Functioning bit
 (42 13)  (1390 381)  (1390 381)  LC_6 Logic Functioning bit
 (0 14)  (1348 382)  (1348 382)  routing T_26_23.glb_netwk_4 <X> T_26_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 382)  (1349 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (1358 382)  (1358 382)  routing T_26_23.sp4_v_b_5 <X> T_26_23.sp4_h_l_47
 (14 14)  (1362 382)  (1362 382)  routing T_26_23.sp4_h_r_44 <X> T_26_23.lc_trk_g3_4
 (22 14)  (1370 382)  (1370 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1371 382)  (1371 382)  routing T_26_23.sp4_h_r_31 <X> T_26_23.lc_trk_g3_7
 (24 14)  (1372 382)  (1372 382)  routing T_26_23.sp4_h_r_31 <X> T_26_23.lc_trk_g3_7
 (27 14)  (1375 382)  (1375 382)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 382)  (1377 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 382)  (1378 382)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (1379 382)  (1379 382)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1380 382)  (1380 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1381 382)  (1381 382)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (1382 382)  (1382 382)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1383 382)  (1383 382)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.input_2_7
 (39 14)  (1387 382)  (1387 382)  LC_7 Logic Functioning bit
 (42 14)  (1390 382)  (1390 382)  LC_7 Logic Functioning bit
 (45 14)  (1393 382)  (1393 382)  LC_7 Logic Functioning bit
 (51 14)  (1399 382)  (1399 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (9 15)  (1357 383)  (1357 383)  routing T_26_23.sp4_v_b_10 <X> T_26_23.sp4_v_t_47
 (14 15)  (1362 383)  (1362 383)  routing T_26_23.sp4_h_r_44 <X> T_26_23.lc_trk_g3_4
 (15 15)  (1363 383)  (1363 383)  routing T_26_23.sp4_h_r_44 <X> T_26_23.lc_trk_g3_4
 (16 15)  (1364 383)  (1364 383)  routing T_26_23.sp4_h_r_44 <X> T_26_23.lc_trk_g3_4
 (17 15)  (1365 383)  (1365 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (1369 383)  (1369 383)  routing T_26_23.sp4_h_r_31 <X> T_26_23.lc_trk_g3_7
 (28 15)  (1376 383)  (1376 383)  routing T_26_23.lc_trk_g2_1 <X> T_26_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 383)  (1377 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1379 383)  (1379 383)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (1380 383)  (1380 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1381 383)  (1381 383)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.input_2_7
 (35 15)  (1383 383)  (1383 383)  routing T_26_23.lc_trk_g2_7 <X> T_26_23.input_2_7
 (38 15)  (1386 383)  (1386 383)  LC_7 Logic Functioning bit
 (39 15)  (1387 383)  (1387 383)  LC_7 Logic Functioning bit
 (42 15)  (1390 383)  (1390 383)  LC_7 Logic Functioning bit
 (43 15)  (1391 383)  (1391 383)  LC_7 Logic Functioning bit
 (46 15)  (1394 383)  (1394 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_27_23

 (12 2)  (1414 370)  (1414 370)  routing T_27_23.sp4_v_b_2 <X> T_27_23.sp4_h_l_39
 (4 7)  (1406 375)  (1406 375)  routing T_27_23.sp4_v_b_10 <X> T_27_23.sp4_h_l_38
 (2 12)  (1404 380)  (1404 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 12)  (1413 380)  (1413 380)  routing T_27_23.sp4_h_l_40 <X> T_27_23.sp4_v_b_11
 (13 12)  (1415 380)  (1415 380)  routing T_27_23.sp4_h_l_40 <X> T_27_23.sp4_v_b_11
 (12 13)  (1414 381)  (1414 381)  routing T_27_23.sp4_h_l_40 <X> T_27_23.sp4_v_b_11


LogicTile_28_23

 (4 3)  (1460 371)  (1460 371)  routing T_28_23.sp4_v_b_7 <X> T_28_23.sp4_h_l_37
 (9 6)  (1465 374)  (1465 374)  routing T_28_23.sp4_v_b_4 <X> T_28_23.sp4_h_l_41


LogicTile_29_23

 (3 2)  (1513 370)  (1513 370)  routing T_29_23.sp12_v_t_23 <X> T_29_23.sp12_h_l_23
 (5 8)  (1515 376)  (1515 376)  routing T_29_23.sp4_h_l_38 <X> T_29_23.sp4_h_r_6
 (4 9)  (1514 377)  (1514 377)  routing T_29_23.sp4_h_l_38 <X> T_29_23.sp4_h_r_6


LogicTile_32_23

 (3 3)  (1675 371)  (1675 371)  routing T_32_23.sp12_v_b_0 <X> T_32_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g1_7 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_7 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (10 11)  (1736 379)  (1736 379)  routing T_33_23.lc_trk_g1_7 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 381)  (1739 381)  routing T_33_23.span4_horz_43 <X> T_33_23.span4_vert_b_3
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (5 14)  (1731 382)  (1731 382)  routing T_33_23.span4_vert_b_15 <X> T_33_23.lc_trk_g1_7
 (7 14)  (1733 382)  (1733 382)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 382)  (1734 382)  routing T_33_23.span4_vert_b_15 <X> T_33_23.lc_trk_g1_7
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit
 (6 15)  (1732 383)  (1732 383)  routing T_33_23.span12_horz_14 <X> T_33_23.lc_trk_g1_6
 (7 15)  (1733 383)  (1733 383)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (5 4)  (12 356)  (12 356)  routing T_0_22.logic_op_bnr_5 <X> T_0_22.lc_trk_g0_5
 (7 4)  (10 356)  (10 356)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_bnr_5 lc_trk_g0_5
 (11 6)  (6 358)  (6 358)  routing T_0_22.span4_horz_13 <X> T_0_22.span4_vert_t_14
 (12 6)  (5 358)  (5 358)  routing T_0_22.span4_horz_13 <X> T_0_22.span4_vert_t_14
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g0_5 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_3_22

 (4 3)  (130 355)  (130 355)  routing T_3_22.sp4_h_r_4 <X> T_3_22.sp4_h_l_37
 (6 3)  (132 355)  (132 355)  routing T_3_22.sp4_h_r_4 <X> T_3_22.sp4_h_l_37


LogicTile_7_22

 (8 6)  (350 358)  (350 358)  routing T_7_22.sp4_h_r_4 <X> T_7_22.sp4_h_l_41


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 352)  (418 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (421 352)  (421 352)  routing T_8_22.sp4_h_l_7 <X> T_8_22.lc_trk_g0_2
 (26 0)  (422 352)  (422 352)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.input0_0
 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 353)  (417 353)  routing T_8_22.sp4_r_v_b_32 <X> T_8_22.lc_trk_g0_3
 (22 1)  (418 353)  (418 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (419 353)  (419 353)  routing T_8_22.sp4_h_l_7 <X> T_8_22.lc_trk_g0_2
 (24 1)  (420 353)  (420 353)  routing T_8_22.sp4_h_l_7 <X> T_8_22.lc_trk_g0_2
 (25 1)  (421 353)  (421 353)  routing T_8_22.sp4_h_l_7 <X> T_8_22.lc_trk_g0_2
 (26 1)  (422 353)  (422 353)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.input0_0
 (28 1)  (424 353)  (424 353)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.input0_0
 (29 1)  (425 353)  (425 353)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 354)  (410 354)  routing T_8_22.sp4_h_r_20 <X> T_8_22.lc_trk_g0_4
 (17 2)  (413 354)  (413 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (422 354)  (422 354)  routing T_8_22.lc_trk_g1_4 <X> T_8_22.input0_1
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 355)  (410 355)  routing T_8_22.sp4_h_r_20 <X> T_8_22.lc_trk_g0_4
 (15 3)  (411 355)  (411 355)  routing T_8_22.sp4_h_r_20 <X> T_8_22.lc_trk_g0_4
 (16 3)  (412 355)  (412 355)  routing T_8_22.sp4_h_r_20 <X> T_8_22.lc_trk_g0_4
 (17 3)  (413 355)  (413 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_20 lc_trk_g0_4
 (18 3)  (414 355)  (414 355)  routing T_8_22.sp4_r_v_b_29 <X> T_8_22.lc_trk_g0_5
 (27 3)  (423 355)  (423 355)  routing T_8_22.lc_trk_g1_4 <X> T_8_22.input0_1
 (29 3)  (425 355)  (425 355)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (25 4)  (421 356)  (421 356)  routing T_8_22.sp12_h_r_2 <X> T_8_22.lc_trk_g1_2
 (26 4)  (422 356)  (422 356)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input0_2
 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g0_2 <X> T_8_22.wire_bram/ram/WCLKE
 (22 5)  (418 357)  (418 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (420 357)  (420 357)  routing T_8_22.sp12_h_r_2 <X> T_8_22.lc_trk_g1_2
 (25 5)  (421 357)  (421 357)  routing T_8_22.sp12_h_r_2 <X> T_8_22.lc_trk_g1_2
 (26 5)  (422 357)  (422 357)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input0_2
 (27 5)  (423 357)  (423 357)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input0_2
 (29 5)  (425 357)  (425 357)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (11 6)  (407 358)  (407 358)  routing T_8_22.sp4_h_r_11 <X> T_8_22.sp4_v_t_40
 (13 6)  (409 358)  (409 358)  routing T_8_22.sp4_h_r_11 <X> T_8_22.sp4_v_t_40
 (14 6)  (410 358)  (410 358)  routing T_8_22.sp12_h_l_3 <X> T_8_22.lc_trk_g1_4
 (21 6)  (417 358)  (417 358)  routing T_8_22.sp4_v_t_2 <X> T_8_22.lc_trk_g1_7
 (22 6)  (418 358)  (418 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (419 358)  (419 358)  routing T_8_22.sp4_v_t_2 <X> T_8_22.lc_trk_g1_7
 (12 7)  (408 359)  (408 359)  routing T_8_22.sp4_h_r_11 <X> T_8_22.sp4_v_t_40
 (14 7)  (410 359)  (410 359)  routing T_8_22.sp12_h_l_3 <X> T_8_22.lc_trk_g1_4
 (15 7)  (411 359)  (411 359)  routing T_8_22.sp12_h_l_3 <X> T_8_22.lc_trk_g1_4
 (17 7)  (413 359)  (413 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (417 359)  (417 359)  routing T_8_22.sp4_v_t_2 <X> T_8_22.lc_trk_g1_7
 (26 7)  (422 359)  (422 359)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.input0_3
 (27 7)  (423 359)  (423 359)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.input0_3
 (28 7)  (424 359)  (424 359)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.input0_3
 (29 7)  (425 359)  (425 359)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (25 8)  (421 360)  (421 360)  routing T_8_22.sp12_v_b_2 <X> T_8_22.lc_trk_g2_2
 (28 8)  (424 360)  (424 360)  routing T_8_22.lc_trk_g2_5 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (426 360)  (426 360)  routing T_8_22.lc_trk_g2_5 <X> T_8_22.wire_bram/ram/WDATA_3
 (37 8)  (433 360)  (433 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (22 9)  (418 361)  (418 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_2 lc_trk_g2_2
 (24 9)  (420 361)  (420 361)  routing T_8_22.sp12_v_b_2 <X> T_8_22.lc_trk_g2_2
 (25 9)  (421 361)  (421 361)  routing T_8_22.sp12_v_b_2 <X> T_8_22.lc_trk_g2_2
 (27 9)  (423 361)  (423 361)  routing T_8_22.lc_trk_g3_1 <X> T_8_22.input0_4
 (28 9)  (424 361)  (424 361)  routing T_8_22.lc_trk_g3_1 <X> T_8_22.input0_4
 (29 9)  (425 361)  (425 361)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (16 10)  (412 362)  (412 362)  routing T_8_22.sp12_v_b_21 <X> T_8_22.lc_trk_g2_5
 (17 10)  (413 362)  (413 362)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (421 362)  (421 362)  routing T_8_22.sp4_v_b_38 <X> T_8_22.lc_trk_g2_6
 (35 10)  (431 362)  (431 362)  routing T_8_22.lc_trk_g0_5 <X> T_8_22.input2_5
 (18 11)  (414 363)  (414 363)  routing T_8_22.sp12_v_b_21 <X> T_8_22.lc_trk_g2_5
 (22 11)  (418 363)  (418 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (419 363)  (419 363)  routing T_8_22.sp4_v_b_38 <X> T_8_22.lc_trk_g2_6
 (25 11)  (421 363)  (421 363)  routing T_8_22.sp4_v_b_38 <X> T_8_22.lc_trk_g2_6
 (26 11)  (422 363)  (422 363)  routing T_8_22.lc_trk_g0_3 <X> T_8_22.input0_5
 (29 11)  (425 363)  (425 363)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 363)  (428 363)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (16 12)  (412 364)  (412 364)  routing T_8_22.sp4_v_b_25 <X> T_8_22.lc_trk_g3_1
 (17 12)  (413 364)  (413 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (414 364)  (414 364)  routing T_8_22.sp4_v_b_25 <X> T_8_22.lc_trk_g3_1
 (25 12)  (421 364)  (421 364)  routing T_8_22.sp4_v_t_23 <X> T_8_22.lc_trk_g3_2
 (35 12)  (431 364)  (431 364)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.input2_6
 (4 13)  (400 365)  (400 365)  routing T_8_22.sp4_v_t_41 <X> T_8_22.sp4_h_r_9
 (22 13)  (418 365)  (418 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (419 365)  (419 365)  routing T_8_22.sp4_v_t_23 <X> T_8_22.lc_trk_g3_2
 (25 13)  (421 365)  (421 365)  routing T_8_22.sp4_v_t_23 <X> T_8_22.lc_trk_g3_2
 (26 13)  (422 365)  (422 365)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.input0_6
 (28 13)  (424 365)  (424 365)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.input0_6
 (29 13)  (425 365)  (425 365)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 365)  (428 365)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (14 14)  (410 366)  (410 366)  routing T_8_22.sp4_v_t_25 <X> T_8_22.lc_trk_g3_4
 (17 14)  (413 366)  (413 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (35 14)  (431 366)  (431 366)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.input2_7
 (0 15)  (396 367)  (396 367)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (14 15)  (410 367)  (410 367)  routing T_8_22.sp4_v_t_25 <X> T_8_22.lc_trk_g3_4
 (16 15)  (412 367)  (412 367)  routing T_8_22.sp4_v_t_25 <X> T_8_22.lc_trk_g3_4
 (17 15)  (413 367)  (413 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (26 15)  (422 367)  (422 367)  routing T_8_22.lc_trk_g1_2 <X> T_8_22.input0_7
 (27 15)  (423 367)  (423 367)  routing T_8_22.lc_trk_g1_2 <X> T_8_22.input0_7
 (29 15)  (425 367)  (425 367)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (428 367)  (428 367)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (429 367)  (429 367)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.input2_7
 (34 15)  (430 367)  (430 367)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.input2_7


LogicTile_9_22

 (8 1)  (446 353)  (446 353)  routing T_9_22.sp4_h_r_1 <X> T_9_22.sp4_v_b_1
 (6 2)  (444 354)  (444 354)  routing T_9_22.sp4_v_b_9 <X> T_9_22.sp4_v_t_37
 (5 3)  (443 355)  (443 355)  routing T_9_22.sp4_v_b_9 <X> T_9_22.sp4_v_t_37
 (8 3)  (446 355)  (446 355)  routing T_9_22.sp4_h_r_1 <X> T_9_22.sp4_v_t_36
 (9 3)  (447 355)  (447 355)  routing T_9_22.sp4_h_r_1 <X> T_9_22.sp4_v_t_36


LogicTile_10_22

 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (1 2)  (493 354)  (493 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 6)  (513 358)  (513 358)  routing T_10_22.wire_logic_cluster/lc_7/out <X> T_10_22.lc_trk_g1_7
 (22 6)  (514 358)  (514 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 10)  (506 362)  (506 362)  routing T_10_22.sp4_h_r_36 <X> T_10_22.lc_trk_g2_4
 (22 10)  (514 362)  (514 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (15 11)  (507 363)  (507 363)  routing T_10_22.sp4_h_r_36 <X> T_10_22.lc_trk_g2_4
 (16 11)  (508 363)  (508 363)  routing T_10_22.sp4_h_r_36 <X> T_10_22.lc_trk_g2_4
 (17 11)  (509 363)  (509 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (513 363)  (513 363)  routing T_10_22.sp4_r_v_b_39 <X> T_10_22.lc_trk_g2_7
 (28 12)  (520 364)  (520 364)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 364)  (522 364)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 364)  (523 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 364)  (525 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 364)  (526 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 364)  (527 364)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.input_2_6
 (37 12)  (529 364)  (529 364)  LC_6 Logic Functioning bit
 (38 12)  (530 364)  (530 364)  LC_6 Logic Functioning bit
 (39 12)  (531 364)  (531 364)  LC_6 Logic Functioning bit
 (43 12)  (535 364)  (535 364)  LC_6 Logic Functioning bit
 (45 12)  (537 364)  (537 364)  LC_6 Logic Functioning bit
 (46 12)  (538 364)  (538 364)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (543 364)  (543 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (545 364)  (545 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (19 13)  (511 365)  (511 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (30 13)  (522 365)  (522 365)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 365)  (523 365)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 365)  (524 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (526 365)  (526 365)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.input_2_6
 (35 13)  (527 365)  (527 365)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.input_2_6
 (37 13)  (529 365)  (529 365)  LC_6 Logic Functioning bit
 (38 13)  (530 365)  (530 365)  LC_6 Logic Functioning bit
 (39 13)  (531 365)  (531 365)  LC_6 Logic Functioning bit
 (43 13)  (535 365)  (535 365)  LC_6 Logic Functioning bit
 (0 14)  (492 366)  (492 366)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 366)  (493 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 366)  (517 366)  routing T_10_22.wire_logic_cluster/lc_6/out <X> T_10_22.lc_trk_g3_6
 (26 14)  (518 366)  (518 366)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 366)  (519 366)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 366)  (522 366)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (45 14)  (537 366)  (537 366)  LC_7 Logic Functioning bit
 (1 15)  (493 367)  (493 367)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (514 367)  (514 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 367)  (518 367)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 367)  (520 367)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 367)  (521 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 367)  (522 367)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 367)  (528 367)  LC_7 Logic Functioning bit
 (37 15)  (529 367)  (529 367)  LC_7 Logic Functioning bit
 (38 15)  (530 367)  (530 367)  LC_7 Logic Functioning bit
 (39 15)  (531 367)  (531 367)  LC_7 Logic Functioning bit
 (40 15)  (532 367)  (532 367)  LC_7 Logic Functioning bit
 (41 15)  (533 367)  (533 367)  LC_7 Logic Functioning bit
 (42 15)  (534 367)  (534 367)  LC_7 Logic Functioning bit
 (43 15)  (535 367)  (535 367)  LC_7 Logic Functioning bit


LogicTile_11_22

 (15 0)  (561 352)  (561 352)  routing T_11_22.top_op_1 <X> T_11_22.lc_trk_g0_1
 (17 0)  (563 352)  (563 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (572 352)  (572 352)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 352)  (576 352)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 352)  (577 352)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (586 352)  (586 352)  LC_0 Logic Functioning bit
 (42 0)  (588 352)  (588 352)  LC_0 Logic Functioning bit
 (18 1)  (564 353)  (564 353)  routing T_11_22.top_op_1 <X> T_11_22.lc_trk_g0_1
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 353)  (576 353)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (10 2)  (556 354)  (556 354)  routing T_11_22.sp4_v_b_8 <X> T_11_22.sp4_h_l_36
 (15 2)  (561 354)  (561 354)  routing T_11_22.top_op_5 <X> T_11_22.lc_trk_g0_5
 (17 2)  (563 354)  (563 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (8 3)  (554 355)  (554 355)  routing T_11_22.sp4_h_l_36 <X> T_11_22.sp4_v_t_36
 (14 3)  (560 355)  (560 355)  routing T_11_22.top_op_4 <X> T_11_22.lc_trk_g0_4
 (15 3)  (561 355)  (561 355)  routing T_11_22.top_op_4 <X> T_11_22.lc_trk_g0_4
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (564 355)  (564 355)  routing T_11_22.top_op_5 <X> T_11_22.lc_trk_g0_5
 (14 4)  (560 356)  (560 356)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 356)  (570 356)  routing T_11_22.top_op_3 <X> T_11_22.lc_trk_g1_3
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 356)  (582 356)  LC_2 Logic Functioning bit
 (38 4)  (584 356)  (584 356)  LC_2 Logic Functioning bit
 (14 5)  (560 357)  (560 357)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (15 5)  (561 357)  (561 357)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (16 5)  (562 357)  (562 357)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (17 5)  (563 357)  (563 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (567 357)  (567 357)  routing T_11_22.top_op_3 <X> T_11_22.lc_trk_g1_3
 (22 5)  (568 357)  (568 357)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 357)  (570 357)  routing T_11_22.top_op_2 <X> T_11_22.lc_trk_g1_2
 (25 5)  (571 357)  (571 357)  routing T_11_22.top_op_2 <X> T_11_22.lc_trk_g1_2
 (31 5)  (577 357)  (577 357)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 357)  (582 357)  LC_2 Logic Functioning bit
 (38 5)  (584 357)  (584 357)  LC_2 Logic Functioning bit
 (8 6)  (554 358)  (554 358)  routing T_11_22.sp4_h_r_8 <X> T_11_22.sp4_h_l_41
 (10 6)  (556 358)  (556 358)  routing T_11_22.sp4_h_r_8 <X> T_11_22.sp4_h_l_41
 (21 6)  (567 358)  (567 358)  routing T_11_22.lft_op_7 <X> T_11_22.lc_trk_g1_7
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 358)  (570 358)  routing T_11_22.lft_op_7 <X> T_11_22.lc_trk_g1_7
 (26 6)  (572 358)  (572 358)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 358)  (573 358)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 358)  (576 358)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 358)  (586 358)  LC_3 Logic Functioning bit
 (41 6)  (587 358)  (587 358)  LC_3 Logic Functioning bit
 (42 6)  (588 358)  (588 358)  LC_3 Logic Functioning bit
 (50 6)  (596 358)  (596 358)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (568 359)  (568 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 359)  (570 359)  routing T_11_22.top_op_6 <X> T_11_22.lc_trk_g1_6
 (25 7)  (571 359)  (571 359)  routing T_11_22.top_op_6 <X> T_11_22.lc_trk_g1_6
 (28 7)  (574 359)  (574 359)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 359)  (576 359)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 359)  (577 359)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (586 359)  (586 359)  LC_3 Logic Functioning bit
 (41 7)  (587 359)  (587 359)  LC_3 Logic Functioning bit
 (42 7)  (588 359)  (588 359)  LC_3 Logic Functioning bit
 (43 7)  (589 359)  (589 359)  LC_3 Logic Functioning bit
 (26 8)  (572 360)  (572 360)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 360)  (573 360)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 360)  (576 360)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 360)  (577 360)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 360)  (582 360)  LC_4 Logic Functioning bit
 (38 8)  (584 360)  (584 360)  LC_4 Logic Functioning bit
 (41 8)  (587 360)  (587 360)  LC_4 Logic Functioning bit
 (43 8)  (589 360)  (589 360)  LC_4 Logic Functioning bit
 (50 8)  (596 360)  (596 360)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 360)  (597 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 361)  (576 361)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 361)  (582 361)  LC_4 Logic Functioning bit
 (38 9)  (584 361)  (584 361)  LC_4 Logic Functioning bit
 (41 9)  (587 361)  (587 361)  LC_4 Logic Functioning bit
 (8 10)  (554 362)  (554 362)  routing T_11_22.sp4_h_r_11 <X> T_11_22.sp4_h_l_42
 (10 10)  (556 362)  (556 362)  routing T_11_22.sp4_h_r_11 <X> T_11_22.sp4_h_l_42
 (16 10)  (562 362)  (562 362)  routing T_11_22.sp4_v_t_16 <X> T_11_22.lc_trk_g2_5
 (17 10)  (563 362)  (563 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 362)  (564 362)  routing T_11_22.sp4_v_t_16 <X> T_11_22.lc_trk_g2_5
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (3 14)  (549 366)  (549 366)  routing T_11_22.sp12_h_r_1 <X> T_11_22.sp12_v_t_22
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 366)  (579 366)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 366)  (580 366)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 366)  (582 366)  LC_7 Logic Functioning bit
 (38 14)  (584 366)  (584 366)  LC_7 Logic Functioning bit
 (3 15)  (549 367)  (549 367)  routing T_11_22.sp12_h_r_1 <X> T_11_22.sp12_v_t_22
 (4 15)  (550 367)  (550 367)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_h_l_44
 (6 15)  (552 367)  (552 367)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_h_l_44
 (27 15)  (573 367)  (573 367)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (47 15)  (593 367)  (593 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_22

 (14 0)  (614 352)  (614 352)  routing T_12_22.wire_logic_cluster/lc_0/out <X> T_12_22.lc_trk_g0_0
 (27 0)  (627 352)  (627 352)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 352)  (631 352)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 352)  (633 352)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 352)  (635 352)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.input_2_0
 (36 0)  (636 352)  (636 352)  LC_0 Logic Functioning bit
 (38 0)  (638 352)  (638 352)  LC_0 Logic Functioning bit
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (43 0)  (643 352)  (643 352)  LC_0 Logic Functioning bit
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (626 353)  (626 353)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 353)  (627 353)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 353)  (632 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 353)  (633 353)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.input_2_0
 (37 1)  (637 353)  (637 353)  LC_0 Logic Functioning bit
 (38 1)  (638 353)  (638 353)  LC_0 Logic Functioning bit
 (39 1)  (639 353)  (639 353)  LC_0 Logic Functioning bit
 (40 1)  (640 353)  (640 353)  LC_0 Logic Functioning bit
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 354)  (630 354)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 354)  (637 354)  LC_1 Logic Functioning bit
 (38 2)  (638 354)  (638 354)  LC_1 Logic Functioning bit
 (40 2)  (640 354)  (640 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (50 2)  (650 354)  (650 354)  Cascade bit: LH_LC01_inmux02_5

 (31 3)  (631 355)  (631 355)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 355)  (637 355)  LC_1 Logic Functioning bit
 (38 3)  (638 355)  (638 355)  LC_1 Logic Functioning bit
 (40 3)  (640 355)  (640 355)  LC_1 Logic Functioning bit
 (43 3)  (643 355)  (643 355)  LC_1 Logic Functioning bit
 (15 4)  (615 356)  (615 356)  routing T_12_22.top_op_1 <X> T_12_22.lc_trk_g1_1
 (17 4)  (617 356)  (617 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 356)  (624 356)  routing T_12_22.top_op_3 <X> T_12_22.lc_trk_g1_3
 (27 4)  (627 356)  (627 356)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 356)  (629 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 356)  (631 356)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 356)  (632 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 356)  (633 356)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 356)  (635 356)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.input_2_2
 (38 4)  (638 356)  (638 356)  LC_2 Logic Functioning bit
 (39 4)  (639 356)  (639 356)  LC_2 Logic Functioning bit
 (41 4)  (641 356)  (641 356)  LC_2 Logic Functioning bit
 (43 4)  (643 356)  (643 356)  LC_2 Logic Functioning bit
 (11 5)  (611 357)  (611 357)  routing T_12_22.sp4_h_l_44 <X> T_12_22.sp4_h_r_5
 (13 5)  (613 357)  (613 357)  routing T_12_22.sp4_h_l_44 <X> T_12_22.sp4_h_r_5
 (14 5)  (614 357)  (614 357)  routing T_12_22.top_op_0 <X> T_12_22.lc_trk_g1_0
 (15 5)  (615 357)  (615 357)  routing T_12_22.top_op_0 <X> T_12_22.lc_trk_g1_0
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (618 357)  (618 357)  routing T_12_22.top_op_1 <X> T_12_22.lc_trk_g1_1
 (21 5)  (621 357)  (621 357)  routing T_12_22.top_op_3 <X> T_12_22.lc_trk_g1_3
 (22 5)  (622 357)  (622 357)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 357)  (624 357)  routing T_12_22.top_op_2 <X> T_12_22.lc_trk_g1_2
 (25 5)  (625 357)  (625 357)  routing T_12_22.top_op_2 <X> T_12_22.lc_trk_g1_2
 (26 5)  (626 357)  (626 357)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 357)  (627 357)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 357)  (628 357)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 357)  (629 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 357)  (632 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 357)  (633 357)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.input_2_2
 (37 5)  (637 357)  (637 357)  LC_2 Logic Functioning bit
 (38 5)  (638 357)  (638 357)  LC_2 Logic Functioning bit
 (39 5)  (639 357)  (639 357)  LC_2 Logic Functioning bit
 (41 5)  (641 357)  (641 357)  LC_2 Logic Functioning bit
 (27 6)  (627 358)  (627 358)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 358)  (634 358)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 358)  (636 358)  LC_3 Logic Functioning bit
 (37 6)  (637 358)  (637 358)  LC_3 Logic Functioning bit
 (39 6)  (639 358)  (639 358)  LC_3 Logic Functioning bit
 (43 6)  (643 358)  (643 358)  LC_3 Logic Functioning bit
 (50 6)  (650 358)  (650 358)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (608 359)  (608 359)  routing T_12_22.sp4_h_l_41 <X> T_12_22.sp4_v_t_41
 (14 7)  (614 359)  (614 359)  routing T_12_22.top_op_4 <X> T_12_22.lc_trk_g1_4
 (15 7)  (615 359)  (615 359)  routing T_12_22.top_op_4 <X> T_12_22.lc_trk_g1_4
 (17 7)  (617 359)  (617 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (30 7)  (630 359)  (630 359)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 359)  (636 359)  LC_3 Logic Functioning bit
 (37 7)  (637 359)  (637 359)  LC_3 Logic Functioning bit
 (39 7)  (639 359)  (639 359)  LC_3 Logic Functioning bit
 (43 7)  (643 359)  (643 359)  LC_3 Logic Functioning bit
 (14 8)  (614 360)  (614 360)  routing T_12_22.bnl_op_0 <X> T_12_22.lc_trk_g2_0
 (26 8)  (626 360)  (626 360)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 360)  (631 360)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 360)  (634 360)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (42 8)  (642 360)  (642 360)  LC_4 Logic Functioning bit
 (50 8)  (650 360)  (650 360)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 360)  (651 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (614 361)  (614 361)  routing T_12_22.bnl_op_0 <X> T_12_22.lc_trk_g2_0
 (17 9)  (617 361)  (617 361)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (622 361)  (622 361)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 361)  (624 361)  routing T_12_22.tnl_op_2 <X> T_12_22.lc_trk_g2_2
 (25 9)  (625 361)  (625 361)  routing T_12_22.tnl_op_2 <X> T_12_22.lc_trk_g2_2
 (28 9)  (628 361)  (628 361)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 361)  (630 361)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 361)  (640 361)  LC_4 Logic Functioning bit
 (43 9)  (643 361)  (643 361)  LC_4 Logic Functioning bit
 (15 10)  (615 362)  (615 362)  routing T_12_22.tnl_op_5 <X> T_12_22.lc_trk_g2_5
 (17 10)  (617 362)  (617 362)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (28 10)  (628 362)  (628 362)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 362)  (633 362)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 362)  (634 362)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 362)  (637 362)  LC_5 Logic Functioning bit
 (38 10)  (638 362)  (638 362)  LC_5 Logic Functioning bit
 (40 10)  (640 362)  (640 362)  LC_5 Logic Functioning bit
 (43 10)  (643 362)  (643 362)  LC_5 Logic Functioning bit
 (50 10)  (650 362)  (650 362)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (614 363)  (614 363)  routing T_12_22.tnl_op_4 <X> T_12_22.lc_trk_g2_4
 (15 11)  (615 363)  (615 363)  routing T_12_22.tnl_op_4 <X> T_12_22.lc_trk_g2_4
 (17 11)  (617 363)  (617 363)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (618 363)  (618 363)  routing T_12_22.tnl_op_5 <X> T_12_22.lc_trk_g2_5
 (30 11)  (630 363)  (630 363)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 363)  (631 363)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 363)  (637 363)  LC_5 Logic Functioning bit
 (38 11)  (638 363)  (638 363)  LC_5 Logic Functioning bit
 (40 11)  (640 363)  (640 363)  LC_5 Logic Functioning bit
 (43 11)  (643 363)  (643 363)  LC_5 Logic Functioning bit
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 364)  (624 364)  routing T_12_22.tnl_op_3 <X> T_12_22.lc_trk_g3_3
 (21 13)  (621 365)  (621 365)  routing T_12_22.tnl_op_3 <X> T_12_22.lc_trk_g3_3
 (29 14)  (629 366)  (629 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 366)  (632 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 366)  (633 366)  routing T_12_22.lc_trk_g2_0 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 366)  (637 366)  LC_7 Logic Functioning bit
 (39 14)  (639 366)  (639 366)  LC_7 Logic Functioning bit
 (52 14)  (652 366)  (652 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (37 15)  (637 367)  (637 367)  LC_7 Logic Functioning bit
 (39 15)  (639 367)  (639 367)  LC_7 Logic Functioning bit


LogicTile_13_22

 (3 0)  (657 352)  (657 352)  routing T_13_22.sp12_h_r_0 <X> T_13_22.sp12_v_b_0
 (28 0)  (682 352)  (682 352)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 352)  (687 352)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (38 0)  (692 352)  (692 352)  LC_0 Logic Functioning bit
 (3 1)  (657 353)  (657 353)  routing T_13_22.sp12_h_r_0 <X> T_13_22.sp12_v_b_0
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (38 1)  (692 353)  (692 353)  LC_0 Logic Functioning bit
 (47 1)  (701 353)  (701 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (17 8)  (671 360)  (671 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (8 15)  (662 367)  (662 367)  routing T_13_22.sp4_h_r_10 <X> T_13_22.sp4_v_t_47
 (9 15)  (663 367)  (663 367)  routing T_13_22.sp4_h_r_10 <X> T_13_22.sp4_v_t_47


LogicTile_14_22

 (3 6)  (711 358)  (711 358)  routing T_14_22.sp12_v_b_0 <X> T_14_22.sp12_v_t_23
 (12 6)  (720 358)  (720 358)  routing T_14_22.sp4_v_b_5 <X> T_14_22.sp4_h_l_40
 (5 8)  (713 360)  (713 360)  routing T_14_22.sp4_v_b_6 <X> T_14_22.sp4_h_r_6
 (6 9)  (714 361)  (714 361)  routing T_14_22.sp4_v_b_6 <X> T_14_22.sp4_h_r_6


LogicTile_15_22

 (26 0)  (788 352)  (788 352)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 352)  (789 352)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 352)  (790 352)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 352)  (792 352)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g1_0 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 352)  (802 352)  LC_0 Logic Functioning bit
 (28 1)  (790 353)  (790 353)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 353)  (794 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 353)  (795 353)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.input_2_0
 (9 2)  (771 354)  (771 354)  routing T_15_22.sp4_h_r_10 <X> T_15_22.sp4_h_l_36
 (10 2)  (772 354)  (772 354)  routing T_15_22.sp4_h_r_10 <X> T_15_22.sp4_h_l_36
 (26 2)  (788 354)  (788 354)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 354)  (790 354)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 354)  (792 354)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (40 2)  (802 354)  (802 354)  LC_1 Logic Functioning bit
 (22 3)  (784 355)  (784 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 355)  (787 355)  routing T_15_22.sp4_r_v_b_30 <X> T_15_22.lc_trk_g0_6
 (27 3)  (789 355)  (789 355)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 355)  (790 355)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 355)  (791 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 355)  (792 355)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 355)  (794 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (795 355)  (795 355)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.input_2_1
 (34 3)  (796 355)  (796 355)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.input_2_1
 (10 4)  (772 356)  (772 356)  routing T_15_22.sp4_v_t_46 <X> T_15_22.sp4_h_r_4
 (14 5)  (776 357)  (776 357)  routing T_15_22.sp4_h_r_0 <X> T_15_22.lc_trk_g1_0
 (15 5)  (777 357)  (777 357)  routing T_15_22.sp4_h_r_0 <X> T_15_22.lc_trk_g1_0
 (16 5)  (778 357)  (778 357)  routing T_15_22.sp4_h_r_0 <X> T_15_22.lc_trk_g1_0
 (17 5)  (779 357)  (779 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (15 9)  (777 361)  (777 361)  routing T_15_22.tnr_op_0 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (15 10)  (777 362)  (777 362)  routing T_15_22.tnr_op_5 <X> T_15_22.lc_trk_g2_5
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 362)  (786 362)  routing T_15_22.tnr_op_7 <X> T_15_22.lc_trk_g2_7
 (15 11)  (777 363)  (777 363)  routing T_15_22.tnr_op_4 <X> T_15_22.lc_trk_g2_4
 (17 11)  (779 363)  (779 363)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (14 12)  (776 364)  (776 364)  routing T_15_22.rgt_op_0 <X> T_15_22.lc_trk_g3_0
 (26 12)  (788 364)  (788 364)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 364)  (790 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 364)  (792 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 364)  (793 364)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 364)  (802 364)  LC_6 Logic Functioning bit
 (42 12)  (804 364)  (804 364)  LC_6 Logic Functioning bit
 (15 13)  (777 365)  (777 365)  routing T_15_22.rgt_op_0 <X> T_15_22.lc_trk_g3_0
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (788 365)  (788 365)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (12 14)  (774 366)  (774 366)  routing T_15_22.sp4_h_r_8 <X> T_15_22.sp4_h_l_46
 (14 14)  (776 366)  (776 366)  routing T_15_22.rgt_op_4 <X> T_15_22.lc_trk_g3_4
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 366)  (786 366)  routing T_15_22.tnr_op_7 <X> T_15_22.lc_trk_g3_7
 (13 15)  (775 367)  (775 367)  routing T_15_22.sp4_h_r_8 <X> T_15_22.sp4_h_l_46
 (15 15)  (777 367)  (777 367)  routing T_15_22.rgt_op_4 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_16_22

 (26 0)  (842 352)  (842 352)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 352)  (844 352)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 352)  (846 352)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 352)  (850 352)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 352)  (851 352)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.input_2_0
 (38 0)  (854 352)  (854 352)  LC_0 Logic Functioning bit
 (41 0)  (857 352)  (857 352)  LC_0 Logic Functioning bit
 (45 0)  (861 352)  (861 352)  LC_0 Logic Functioning bit
 (46 0)  (862 352)  (862 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 353)  (840 353)  routing T_16_22.top_op_2 <X> T_16_22.lc_trk_g0_2
 (25 1)  (841 353)  (841 353)  routing T_16_22.top_op_2 <X> T_16_22.lc_trk_g0_2
 (26 1)  (842 353)  (842 353)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 353)  (844 353)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 353)  (846 353)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 353)  (847 353)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 353)  (850 353)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.input_2_0
 (38 1)  (854 353)  (854 353)  LC_0 Logic Functioning bit
 (51 1)  (867 353)  (867 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 354)  (838 354)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 354)  (840 354)  routing T_16_22.top_op_7 <X> T_16_22.lc_trk_g0_7
 (25 2)  (841 354)  (841 354)  routing T_16_22.bnr_op_6 <X> T_16_22.lc_trk_g0_6
 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g2_0 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 354)  (851 354)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.input_2_1
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (42 2)  (858 354)  (858 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (21 3)  (837 355)  (837 355)  routing T_16_22.top_op_7 <X> T_16_22.lc_trk_g0_7
 (22 3)  (838 355)  (838 355)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (841 355)  (841 355)  routing T_16_22.bnr_op_6 <X> T_16_22.lc_trk_g0_6
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 355)  (844 355)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 355)  (846 355)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 355)  (848 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (850 355)  (850 355)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.input_2_1
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (40 3)  (856 355)  (856 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (15 4)  (831 356)  (831 356)  routing T_16_22.bot_op_1 <X> T_16_22.lc_trk_g1_1
 (17 4)  (833 356)  (833 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (856 356)  (856 356)  LC_2 Logic Functioning bit
 (41 4)  (857 356)  (857 356)  LC_2 Logic Functioning bit
 (50 4)  (866 356)  (866 356)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (829 357)  (829 357)  routing T_16_22.sp4_v_t_37 <X> T_16_22.sp4_h_r_5
 (22 5)  (838 357)  (838 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 357)  (840 357)  routing T_16_22.bot_op_2 <X> T_16_22.lc_trk_g1_2
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (3 6)  (819 358)  (819 358)  routing T_16_22.sp12_h_r_0 <X> T_16_22.sp12_v_t_23
 (11 6)  (827 358)  (827 358)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_v_t_40
 (13 6)  (829 358)  (829 358)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_v_t_40
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 358)  (834 358)  routing T_16_22.bnr_op_5 <X> T_16_22.lc_trk_g1_5
 (28 6)  (844 358)  (844 358)  routing T_16_22.lc_trk_g2_0 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 358)  (847 358)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (41 6)  (857 358)  (857 358)  LC_3 Logic Functioning bit
 (43 6)  (859 358)  (859 358)  LC_3 Logic Functioning bit
 (47 6)  (863 358)  (863 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (866 358)  (866 358)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (819 359)  (819 359)  routing T_16_22.sp12_h_r_0 <X> T_16_22.sp12_v_t_23
 (12 7)  (828 359)  (828 359)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_v_t_40
 (14 7)  (830 359)  (830 359)  routing T_16_22.top_op_4 <X> T_16_22.lc_trk_g1_4
 (15 7)  (831 359)  (831 359)  routing T_16_22.top_op_4 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (834 359)  (834 359)  routing T_16_22.bnr_op_5 <X> T_16_22.lc_trk_g1_5
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 359)  (847 359)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (38 7)  (854 359)  (854 359)  LC_3 Logic Functioning bit
 (39 7)  (855 359)  (855 359)  LC_3 Logic Functioning bit
 (41 7)  (857 359)  (857 359)  LC_3 Logic Functioning bit
 (43 7)  (859 359)  (859 359)  LC_3 Logic Functioning bit
 (2 8)  (818 360)  (818 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (830 360)  (830 360)  routing T_16_22.wire_logic_cluster/lc_0/out <X> T_16_22.lc_trk_g2_0
 (15 8)  (831 360)  (831 360)  routing T_16_22.tnr_op_1 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (842 360)  (842 360)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 360)  (843 360)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 360)  (844 360)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 360)  (846 360)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 360)  (847 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 360)  (849 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 360)  (850 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (42 8)  (858 360)  (858 360)  LC_4 Logic Functioning bit
 (45 8)  (861 360)  (861 360)  LC_4 Logic Functioning bit
 (17 9)  (833 361)  (833 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (842 361)  (842 361)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 361)  (846 361)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 361)  (848 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (850 361)  (850 361)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.input_2_4
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (22 11)  (838 363)  (838 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 363)  (839 363)  routing T_16_22.sp4_h_r_30 <X> T_16_22.lc_trk_g2_6
 (24 11)  (840 363)  (840 363)  routing T_16_22.sp4_h_r_30 <X> T_16_22.lc_trk_g2_6
 (25 11)  (841 363)  (841 363)  routing T_16_22.sp4_h_r_30 <X> T_16_22.lc_trk_g2_6
 (5 12)  (821 364)  (821 364)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_r_9
 (11 12)  (827 364)  (827 364)  routing T_16_22.sp4_h_l_40 <X> T_16_22.sp4_v_b_11
 (13 12)  (829 364)  (829 364)  routing T_16_22.sp4_h_l_40 <X> T_16_22.sp4_v_b_11
 (12 13)  (828 365)  (828 365)  routing T_16_22.sp4_h_l_40 <X> T_16_22.sp4_v_b_11
 (0 14)  (816 366)  (816 366)  routing T_16_22.glb_netwk_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 366)  (830 366)  routing T_16_22.wire_logic_cluster/lc_4/out <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 367)  (841 367)  routing T_16_22.sp4_r_v_b_46 <X> T_16_22.lc_trk_g3_6


LogicTile_17_22

 (14 0)  (888 352)  (888 352)  routing T_17_22.sp12_h_r_0 <X> T_17_22.lc_trk_g0_0
 (26 0)  (900 352)  (900 352)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 352)  (905 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 352)  (907 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 352)  (908 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 352)  (909 352)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.input_2_0
 (40 0)  (914 352)  (914 352)  LC_0 Logic Functioning bit
 (14 1)  (888 353)  (888 353)  routing T_17_22.sp12_h_r_0 <X> T_17_22.lc_trk_g0_0
 (15 1)  (889 353)  (889 353)  routing T_17_22.sp12_h_r_0 <X> T_17_22.lc_trk_g0_0
 (17 1)  (891 353)  (891 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 353)  (899 353)  routing T_17_22.sp4_r_v_b_33 <X> T_17_22.lc_trk_g0_2
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 353)  (905 353)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 353)  (907 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.input_2_0
 (34 1)  (908 353)  (908 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.input_2_0
 (35 1)  (909 353)  (909 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.input_2_0
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (887 354)  (887 354)  routing T_17_22.sp4_h_r_2 <X> T_17_22.sp4_v_t_39
 (14 2)  (888 354)  (888 354)  routing T_17_22.wire_logic_cluster/lc_4/out <X> T_17_22.lc_trk_g0_4
 (26 2)  (900 354)  (900 354)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 354)  (905 354)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 354)  (907 354)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 354)  (908 354)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 354)  (911 354)  LC_1 Logic Functioning bit
 (39 2)  (913 354)  (913 354)  LC_1 Logic Functioning bit
 (40 2)  (914 354)  (914 354)  LC_1 Logic Functioning bit
 (42 2)  (916 354)  (916 354)  LC_1 Logic Functioning bit
 (43 2)  (917 354)  (917 354)  LC_1 Logic Functioning bit
 (50 2)  (924 354)  (924 354)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (886 355)  (886 355)  routing T_17_22.sp4_h_r_2 <X> T_17_22.sp4_v_t_39
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (900 355)  (900 355)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 355)  (901 355)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 355)  (910 355)  LC_1 Logic Functioning bit
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (38 3)  (912 355)  (912 355)  LC_1 Logic Functioning bit
 (41 3)  (915 355)  (915 355)  LC_1 Logic Functioning bit
 (42 3)  (916 355)  (916 355)  LC_1 Logic Functioning bit
 (43 3)  (917 355)  (917 355)  LC_1 Logic Functioning bit
 (14 4)  (888 356)  (888 356)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (21 4)  (895 356)  (895 356)  routing T_17_22.wire_logic_cluster/lc_3/out <X> T_17_22.lc_trk_g1_3
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (900 356)  (900 356)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 356)  (902 356)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 356)  (904 356)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 356)  (905 356)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 356)  (907 356)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (42 4)  (916 356)  (916 356)  LC_2 Logic Functioning bit
 (50 4)  (924 356)  (924 356)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (888 357)  (888 357)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (15 5)  (889 357)  (889 357)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (16 5)  (890 357)  (890 357)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (17 5)  (891 357)  (891 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (900 357)  (900 357)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 357)  (901 357)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 357)  (910 357)  LC_2 Logic Functioning bit
 (43 5)  (917 357)  (917 357)  LC_2 Logic Functioning bit
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 358)  (898 358)  routing T_17_22.top_op_7 <X> T_17_22.lc_trk_g1_7
 (26 6)  (900 358)  (900 358)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 358)  (902 358)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 358)  (904 358)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 358)  (908 358)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 358)  (910 358)  LC_3 Logic Functioning bit
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (38 6)  (912 358)  (912 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (40 6)  (914 358)  (914 358)  LC_3 Logic Functioning bit
 (41 6)  (915 358)  (915 358)  LC_3 Logic Functioning bit
 (45 6)  (919 358)  (919 358)  LC_3 Logic Functioning bit
 (50 6)  (924 358)  (924 358)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (925 358)  (925 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (889 359)  (889 359)  routing T_17_22.bot_op_4 <X> T_17_22.lc_trk_g1_4
 (17 7)  (891 359)  (891 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (895 359)  (895 359)  routing T_17_22.top_op_7 <X> T_17_22.lc_trk_g1_7
 (22 7)  (896 359)  (896 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 359)  (898 359)  routing T_17_22.bot_op_6 <X> T_17_22.lc_trk_g1_6
 (27 7)  (901 359)  (901 359)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 359)  (904 359)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 359)  (905 359)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 359)  (910 359)  LC_3 Logic Functioning bit
 (38 7)  (912 359)  (912 359)  LC_3 Logic Functioning bit
 (39 7)  (913 359)  (913 359)  LC_3 Logic Functioning bit
 (40 7)  (914 359)  (914 359)  LC_3 Logic Functioning bit
 (41 7)  (915 359)  (915 359)  LC_3 Logic Functioning bit
 (44 7)  (918 359)  (918 359)  LC_3 Logic Functioning bit
 (51 7)  (925 359)  (925 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (880 360)  (880 360)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_v_b_6
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 360)  (901 360)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 360)  (905 360)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (45 8)  (919 360)  (919 360)  LC_4 Logic Functioning bit
 (46 8)  (920 360)  (920 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (888 361)  (888 361)  routing T_17_22.tnl_op_0 <X> T_17_22.lc_trk_g2_0
 (15 9)  (889 361)  (889 361)  routing T_17_22.tnl_op_0 <X> T_17_22.lc_trk_g2_0
 (17 9)  (891 361)  (891 361)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (896 361)  (896 361)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 361)  (898 361)  routing T_17_22.tnr_op_2 <X> T_17_22.lc_trk_g2_2
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 361)  (905 361)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 361)  (906 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (40 9)  (914 361)  (914 361)  LC_4 Logic Functioning bit
 (42 9)  (916 361)  (916 361)  LC_4 Logic Functioning bit
 (43 9)  (917 361)  (917 361)  LC_4 Logic Functioning bit
 (53 9)  (927 361)  (927 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (889 362)  (889 362)  routing T_17_22.sp4_v_t_32 <X> T_17_22.lc_trk_g2_5
 (16 10)  (890 362)  (890 362)  routing T_17_22.sp4_v_t_32 <X> T_17_22.lc_trk_g2_5
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 362)  (905 362)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (914 362)  (914 362)  LC_5 Logic Functioning bit
 (42 10)  (916 362)  (916 362)  LC_5 Logic Functioning bit
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (904 363)  (904 363)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (40 11)  (914 363)  (914 363)  LC_5 Logic Functioning bit
 (42 11)  (916 363)  (916 363)  LC_5 Logic Functioning bit
 (27 12)  (901 364)  (901 364)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 364)  (904 364)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 364)  (905 364)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 364)  (908 364)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (38 12)  (912 364)  (912 364)  LC_6 Logic Functioning bit
 (39 12)  (913 364)  (913 364)  LC_6 Logic Functioning bit
 (43 12)  (917 364)  (917 364)  LC_6 Logic Functioning bit
 (50 12)  (924 364)  (924 364)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (888 365)  (888 365)  routing T_17_22.tnl_op_0 <X> T_17_22.lc_trk_g3_0
 (15 13)  (889 365)  (889 365)  routing T_17_22.tnl_op_0 <X> T_17_22.lc_trk_g3_0
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (28 13)  (902 365)  (902 365)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 365)  (904 365)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 365)  (905 365)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 365)  (910 365)  LC_6 Logic Functioning bit
 (37 13)  (911 365)  (911 365)  LC_6 Logic Functioning bit
 (38 13)  (912 365)  (912 365)  LC_6 Logic Functioning bit
 (39 13)  (913 365)  (913 365)  LC_6 Logic Functioning bit
 (42 13)  (916 365)  (916 365)  LC_6 Logic Functioning bit
 (43 13)  (917 365)  (917 365)  LC_6 Logic Functioning bit
 (53 13)  (927 365)  (927 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (874 366)  (874 366)  routing T_17_22.glb_netwk_4 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (882 366)  (882 366)  routing T_17_22.sp4_h_r_2 <X> T_17_22.sp4_h_l_47
 (10 14)  (884 366)  (884 366)  routing T_17_22.sp4_h_r_2 <X> T_17_22.sp4_h_l_47
 (15 14)  (889 366)  (889 366)  routing T_17_22.tnl_op_5 <X> T_17_22.lc_trk_g3_5
 (17 14)  (891 366)  (891 366)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 366)  (897 366)  routing T_17_22.sp4_v_b_47 <X> T_17_22.lc_trk_g3_7
 (24 14)  (898 366)  (898 366)  routing T_17_22.sp4_v_b_47 <X> T_17_22.lc_trk_g3_7
 (14 15)  (888 367)  (888 367)  routing T_17_22.sp4_h_l_17 <X> T_17_22.lc_trk_g3_4
 (15 15)  (889 367)  (889 367)  routing T_17_22.sp4_h_l_17 <X> T_17_22.lc_trk_g3_4
 (16 15)  (890 367)  (890 367)  routing T_17_22.sp4_h_l_17 <X> T_17_22.lc_trk_g3_4
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (892 367)  (892 367)  routing T_17_22.tnl_op_5 <X> T_17_22.lc_trk_g3_5
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (898 367)  (898 367)  routing T_17_22.tnl_op_6 <X> T_17_22.lc_trk_g3_6
 (25 15)  (899 367)  (899 367)  routing T_17_22.tnl_op_6 <X> T_17_22.lc_trk_g3_6


LogicTile_18_22

 (17 0)  (945 352)  (945 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 352)  (946 352)  routing T_18_22.wire_logic_cluster/lc_1/out <X> T_18_22.lc_trk_g0_1
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 352)  (952 352)  routing T_18_22.bot_op_3 <X> T_18_22.lc_trk_g0_3
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 352)  (961 352)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (38 1)  (966 353)  (966 353)  LC_0 Logic Functioning bit
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (931 354)  (931 354)  routing T_18_22.sp12_h_r_0 <X> T_18_22.sp12_h_l_23
 (15 2)  (943 354)  (943 354)  routing T_18_22.bot_op_5 <X> T_18_22.lc_trk_g0_5
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (954 354)  (954 354)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 354)  (956 354)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 354)  (959 354)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 354)  (961 354)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 354)  (962 354)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 354)  (964 354)  LC_1 Logic Functioning bit
 (37 2)  (965 354)  (965 354)  LC_1 Logic Functioning bit
 (38 2)  (966 354)  (966 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (41 2)  (969 354)  (969 354)  LC_1 Logic Functioning bit
 (42 2)  (970 354)  (970 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (45 2)  (973 354)  (973 354)  LC_1 Logic Functioning bit
 (47 2)  (975 354)  (975 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (978 354)  (978 354)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 354)  (980 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (3 3)  (931 355)  (931 355)  routing T_18_22.sp12_h_r_0 <X> T_18_22.sp12_h_l_23
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 355)  (964 355)  LC_1 Logic Functioning bit
 (37 3)  (965 355)  (965 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (40 3)  (968 355)  (968 355)  LC_1 Logic Functioning bit
 (42 3)  (970 355)  (970 355)  LC_1 Logic Functioning bit
 (43 3)  (971 355)  (971 355)  LC_1 Logic Functioning bit
 (5 4)  (933 356)  (933 356)  routing T_18_22.sp4_v_b_3 <X> T_18_22.sp4_h_r_3
 (6 5)  (934 357)  (934 357)  routing T_18_22.sp4_v_b_3 <X> T_18_22.sp4_h_r_3
 (4 8)  (932 360)  (932 360)  routing T_18_22.sp4_h_l_43 <X> T_18_22.sp4_v_b_6
 (5 8)  (933 360)  (933 360)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_h_r_6
 (15 8)  (943 360)  (943 360)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g2_1
 (16 8)  (944 360)  (944 360)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g2_1
 (17 8)  (945 360)  (945 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 360)  (946 360)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g2_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 360)  (959 360)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 360)  (961 360)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 360)  (962 360)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 360)  (963 360)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.input_2_4
 (36 8)  (964 360)  (964 360)  LC_4 Logic Functioning bit
 (37 8)  (965 360)  (965 360)  LC_4 Logic Functioning bit
 (38 8)  (966 360)  (966 360)  LC_4 Logic Functioning bit
 (39 8)  (967 360)  (967 360)  LC_4 Logic Functioning bit
 (41 8)  (969 360)  (969 360)  LC_4 Logic Functioning bit
 (42 8)  (970 360)  (970 360)  LC_4 Logic Functioning bit
 (43 8)  (971 360)  (971 360)  LC_4 Logic Functioning bit
 (45 8)  (973 360)  (973 360)  LC_4 Logic Functioning bit
 (47 8)  (975 360)  (975 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (976 360)  (976 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (932 361)  (932 361)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_h_r_6
 (5 9)  (933 361)  (933 361)  routing T_18_22.sp4_h_l_43 <X> T_18_22.sp4_v_b_6
 (6 9)  (934 361)  (934 361)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_h_r_6
 (15 9)  (943 361)  (943 361)  routing T_18_22.sp4_v_t_29 <X> T_18_22.lc_trk_g2_0
 (16 9)  (944 361)  (944 361)  routing T_18_22.sp4_v_t_29 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (956 361)  (956 361)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 361)  (958 361)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 361)  (959 361)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 361)  (960 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 361)  (961 361)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.input_2_4
 (36 9)  (964 361)  (964 361)  LC_4 Logic Functioning bit
 (37 9)  (965 361)  (965 361)  LC_4 Logic Functioning bit
 (38 9)  (966 361)  (966 361)  LC_4 Logic Functioning bit
 (41 9)  (969 361)  (969 361)  LC_4 Logic Functioning bit
 (42 9)  (970 361)  (970 361)  LC_4 Logic Functioning bit
 (43 9)  (971 361)  (971 361)  LC_4 Logic Functioning bit
 (53 9)  (981 361)  (981 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 11)  (943 363)  (943 363)  routing T_18_22.sp4_v_t_33 <X> T_18_22.lc_trk_g2_4
 (16 11)  (944 363)  (944 363)  routing T_18_22.sp4_v_t_33 <X> T_18_22.lc_trk_g2_4
 (17 11)  (945 363)  (945 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (6 12)  (934 364)  (934 364)  routing T_18_22.sp4_v_t_43 <X> T_18_22.sp4_v_b_9
 (5 13)  (933 365)  (933 365)  routing T_18_22.sp4_v_t_43 <X> T_18_22.sp4_v_b_9
 (0 14)  (928 366)  (928 366)  routing T_18_22.glb_netwk_4 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 366)  (929 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 366)  (943 366)  routing T_18_22.rgt_op_5 <X> T_18_22.lc_trk_g3_5
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 366)  (946 366)  routing T_18_22.rgt_op_5 <X> T_18_22.lc_trk_g3_5
 (25 14)  (953 366)  (953 366)  routing T_18_22.rgt_op_6 <X> T_18_22.lc_trk_g3_6
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 367)  (952 367)  routing T_18_22.rgt_op_6 <X> T_18_22.lc_trk_g3_6


LogicTile_19_22

 (28 0)  (1010 352)  (1010 352)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 352)  (1012 352)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 352)  (1015 352)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 352)  (1016 352)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 352)  (1018 352)  LC_0 Logic Functioning bit
 (37 0)  (1019 352)  (1019 352)  LC_0 Logic Functioning bit
 (38 0)  (1020 352)  (1020 352)  LC_0 Logic Functioning bit
 (39 0)  (1021 352)  (1021 352)  LC_0 Logic Functioning bit
 (44 0)  (1026 352)  (1026 352)  LC_0 Logic Functioning bit
 (31 1)  (1013 353)  (1013 353)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 353)  (1014 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 353)  (1015 353)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.input_2_0
 (35 1)  (1017 353)  (1017 353)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.input_2_0
 (40 1)  (1022 353)  (1022 353)  LC_0 Logic Functioning bit
 (41 1)  (1023 353)  (1023 353)  LC_0 Logic Functioning bit
 (42 1)  (1024 353)  (1024 353)  LC_0 Logic Functioning bit
 (43 1)  (1025 353)  (1025 353)  LC_0 Logic Functioning bit
 (14 2)  (996 354)  (996 354)  routing T_19_22.lft_op_4 <X> T_19_22.lc_trk_g0_4
 (27 2)  (1009 354)  (1009 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 354)  (1010 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 354)  (1018 354)  LC_1 Logic Functioning bit
 (37 2)  (1019 354)  (1019 354)  LC_1 Logic Functioning bit
 (38 2)  (1020 354)  (1020 354)  LC_1 Logic Functioning bit
 (39 2)  (1021 354)  (1021 354)  LC_1 Logic Functioning bit
 (44 2)  (1026 354)  (1026 354)  LC_1 Logic Functioning bit
 (15 3)  (997 355)  (997 355)  routing T_19_22.lft_op_4 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (40 3)  (1022 355)  (1022 355)  LC_1 Logic Functioning bit
 (41 3)  (1023 355)  (1023 355)  LC_1 Logic Functioning bit
 (42 3)  (1024 355)  (1024 355)  LC_1 Logic Functioning bit
 (43 3)  (1025 355)  (1025 355)  LC_1 Logic Functioning bit
 (48 3)  (1030 355)  (1030 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (986 356)  (986 356)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_3
 (6 4)  (988 356)  (988 356)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_3
 (15 4)  (997 356)  (997 356)  routing T_19_22.lft_op_1 <X> T_19_22.lc_trk_g1_1
 (17 4)  (999 356)  (999 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 356)  (1000 356)  routing T_19_22.lft_op_1 <X> T_19_22.lc_trk_g1_1
 (27 4)  (1009 356)  (1009 356)  routing T_19_22.lc_trk_g3_0 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 356)  (1010 356)  routing T_19_22.lc_trk_g3_0 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 356)  (1018 356)  LC_2 Logic Functioning bit
 (37 4)  (1019 356)  (1019 356)  LC_2 Logic Functioning bit
 (38 4)  (1020 356)  (1020 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (44 4)  (1026 356)  (1026 356)  LC_2 Logic Functioning bit
 (5 5)  (987 357)  (987 357)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_3
 (40 5)  (1022 357)  (1022 357)  LC_2 Logic Functioning bit
 (41 5)  (1023 357)  (1023 357)  LC_2 Logic Functioning bit
 (42 5)  (1024 357)  (1024 357)  LC_2 Logic Functioning bit
 (43 5)  (1025 357)  (1025 357)  LC_2 Logic Functioning bit
 (51 5)  (1033 357)  (1033 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (996 358)  (996 358)  routing T_19_22.sp4_h_l_9 <X> T_19_22.lc_trk_g1_4
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 358)  (1017 358)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.input_2_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (39 6)  (1021 358)  (1021 358)  LC_3 Logic Functioning bit
 (41 6)  (1023 358)  (1023 358)  LC_3 Logic Functioning bit
 (42 6)  (1024 358)  (1024 358)  LC_3 Logic Functioning bit
 (44 6)  (1026 358)  (1026 358)  LC_3 Logic Functioning bit
 (12 7)  (994 359)  (994 359)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_t_40
 (14 7)  (996 359)  (996 359)  routing T_19_22.sp4_h_l_9 <X> T_19_22.lc_trk_g1_4
 (15 7)  (997 359)  (997 359)  routing T_19_22.sp4_h_l_9 <X> T_19_22.lc_trk_g1_4
 (16 7)  (998 359)  (998 359)  routing T_19_22.sp4_h_l_9 <X> T_19_22.lc_trk_g1_4
 (17 7)  (999 359)  (999 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (32 7)  (1014 359)  (1014 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 359)  (1015 359)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.input_2_3
 (35 7)  (1017 359)  (1017 359)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.input_2_3
 (37 7)  (1019 359)  (1019 359)  LC_3 Logic Functioning bit
 (38 7)  (1020 359)  (1020 359)  LC_3 Logic Functioning bit
 (40 7)  (1022 359)  (1022 359)  LC_3 Logic Functioning bit
 (43 7)  (1025 359)  (1025 359)  LC_3 Logic Functioning bit
 (51 7)  (1033 359)  (1033 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (985 360)  (985 360)  routing T_19_22.sp12_h_r_1 <X> T_19_22.sp12_v_b_1
 (25 8)  (1007 360)  (1007 360)  routing T_19_22.bnl_op_2 <X> T_19_22.lc_trk_g2_2
 (27 8)  (1009 360)  (1009 360)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 360)  (1018 360)  LC_4 Logic Functioning bit
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (38 8)  (1020 360)  (1020 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (44 8)  (1026 360)  (1026 360)  LC_4 Logic Functioning bit
 (3 9)  (985 361)  (985 361)  routing T_19_22.sp12_h_r_1 <X> T_19_22.sp12_v_b_1
 (22 9)  (1004 361)  (1004 361)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 361)  (1007 361)  routing T_19_22.bnl_op_2 <X> T_19_22.lc_trk_g2_2
 (40 9)  (1022 361)  (1022 361)  LC_4 Logic Functioning bit
 (41 9)  (1023 361)  (1023 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (43 9)  (1025 361)  (1025 361)  LC_4 Logic Functioning bit
 (51 9)  (1033 361)  (1033 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (985 362)  (985 362)  routing T_19_22.sp12_h_r_1 <X> T_19_22.sp12_h_l_22
 (12 10)  (994 362)  (994 362)  routing T_19_22.sp4_h_r_5 <X> T_19_22.sp4_h_l_45
 (15 10)  (997 362)  (997 362)  routing T_19_22.rgt_op_5 <X> T_19_22.lc_trk_g2_5
 (17 10)  (999 362)  (999 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1000 362)  (1000 362)  routing T_19_22.rgt_op_5 <X> T_19_22.lc_trk_g2_5
 (22 10)  (1004 362)  (1004 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (1009 362)  (1009 362)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 362)  (1018 362)  LC_5 Logic Functioning bit
 (37 10)  (1019 362)  (1019 362)  LC_5 Logic Functioning bit
 (38 10)  (1020 362)  (1020 362)  LC_5 Logic Functioning bit
 (39 10)  (1021 362)  (1021 362)  LC_5 Logic Functioning bit
 (44 10)  (1026 362)  (1026 362)  LC_5 Logic Functioning bit
 (3 11)  (985 363)  (985 363)  routing T_19_22.sp12_h_r_1 <X> T_19_22.sp12_h_l_22
 (13 11)  (995 363)  (995 363)  routing T_19_22.sp4_h_r_5 <X> T_19_22.sp4_h_l_45
 (21 11)  (1003 363)  (1003 363)  routing T_19_22.sp4_r_v_b_39 <X> T_19_22.lc_trk_g2_7
 (40 11)  (1022 363)  (1022 363)  LC_5 Logic Functioning bit
 (41 11)  (1023 363)  (1023 363)  LC_5 Logic Functioning bit
 (42 11)  (1024 363)  (1024 363)  LC_5 Logic Functioning bit
 (43 11)  (1025 363)  (1025 363)  LC_5 Logic Functioning bit
 (11 12)  (993 364)  (993 364)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (13 12)  (995 364)  (995 364)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (14 12)  (996 364)  (996 364)  routing T_19_22.sp4_v_t_21 <X> T_19_22.lc_trk_g3_0
 (15 12)  (997 364)  (997 364)  routing T_19_22.sp4_h_r_25 <X> T_19_22.lc_trk_g3_1
 (16 12)  (998 364)  (998 364)  routing T_19_22.sp4_h_r_25 <X> T_19_22.lc_trk_g3_1
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (1007 364)  (1007 364)  routing T_19_22.bnl_op_2 <X> T_19_22.lc_trk_g3_2
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 364)  (1017 364)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.input_2_6
 (36 12)  (1018 364)  (1018 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (41 12)  (1023 364)  (1023 364)  LC_6 Logic Functioning bit
 (42 12)  (1024 364)  (1024 364)  LC_6 Logic Functioning bit
 (44 12)  (1026 364)  (1026 364)  LC_6 Logic Functioning bit
 (12 13)  (994 365)  (994 365)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (14 13)  (996 365)  (996 365)  routing T_19_22.sp4_v_t_21 <X> T_19_22.lc_trk_g3_0
 (16 13)  (998 365)  (998 365)  routing T_19_22.sp4_v_t_21 <X> T_19_22.lc_trk_g3_0
 (17 13)  (999 365)  (999 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (1000 365)  (1000 365)  routing T_19_22.sp4_h_r_25 <X> T_19_22.lc_trk_g3_1
 (22 13)  (1004 365)  (1004 365)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1007 365)  (1007 365)  routing T_19_22.bnl_op_2 <X> T_19_22.lc_trk_g3_2
 (32 13)  (1014 365)  (1014 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (1019 365)  (1019 365)  LC_6 Logic Functioning bit
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (40 13)  (1022 365)  (1022 365)  LC_6 Logic Functioning bit
 (43 13)  (1025 365)  (1025 365)  LC_6 Logic Functioning bit
 (8 14)  (990 366)  (990 366)  routing T_19_22.sp4_v_t_47 <X> T_19_22.sp4_h_l_47
 (9 14)  (991 366)  (991 366)  routing T_19_22.sp4_v_t_47 <X> T_19_22.sp4_h_l_47
 (15 14)  (997 366)  (997 366)  routing T_19_22.sp4_v_t_32 <X> T_19_22.lc_trk_g3_5
 (16 14)  (998 366)  (998 366)  routing T_19_22.sp4_v_t_32 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (1009 366)  (1009 366)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 366)  (1010 366)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 366)  (1011 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 366)  (1012 366)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 366)  (1018 366)  LC_7 Logic Functioning bit
 (37 14)  (1019 366)  (1019 366)  LC_7 Logic Functioning bit
 (38 14)  (1020 366)  (1020 366)  LC_7 Logic Functioning bit
 (39 14)  (1021 366)  (1021 366)  LC_7 Logic Functioning bit
 (44 14)  (1026 366)  (1026 366)  LC_7 Logic Functioning bit
 (51 14)  (1033 366)  (1033 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (40 15)  (1022 367)  (1022 367)  LC_7 Logic Functioning bit
 (41 15)  (1023 367)  (1023 367)  LC_7 Logic Functioning bit
 (42 15)  (1024 367)  (1024 367)  LC_7 Logic Functioning bit
 (43 15)  (1025 367)  (1025 367)  LC_7 Logic Functioning bit


LogicTile_20_22

 (14 0)  (1050 352)  (1050 352)  routing T_20_22.lft_op_0 <X> T_20_22.lc_trk_g0_0
 (15 0)  (1051 352)  (1051 352)  routing T_20_22.bot_op_1 <X> T_20_22.lc_trk_g0_1
 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (1061 352)  (1061 352)  routing T_20_22.wire_logic_cluster/lc_2/out <X> T_20_22.lc_trk_g0_2
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 352)  (1069 352)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (42 0)  (1078 352)  (1078 352)  LC_0 Logic Functioning bit
 (46 0)  (1082 352)  (1082 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (1051 353)  (1051 353)  routing T_20_22.lft_op_0 <X> T_20_22.lc_trk_g0_0
 (17 1)  (1053 353)  (1053 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1058 353)  (1058 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1062 353)  (1062 353)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 353)  (1063 353)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 353)  (1068 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1071 353)  (1071 353)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.input_2_0
 (51 1)  (1087 353)  (1087 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1058 354)  (1058 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1060 354)  (1060 354)  routing T_20_22.bot_op_7 <X> T_20_22.lc_trk_g0_7
 (26 2)  (1062 354)  (1062 354)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 354)  (1066 354)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 354)  (1069 354)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 354)  (1070 354)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 354)  (1071 354)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_1
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (37 2)  (1073 354)  (1073 354)  LC_1 Logic Functioning bit
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (39 2)  (1075 354)  (1075 354)  LC_1 Logic Functioning bit
 (41 2)  (1077 354)  (1077 354)  LC_1 Logic Functioning bit
 (42 2)  (1078 354)  (1078 354)  LC_1 Logic Functioning bit
 (43 2)  (1079 354)  (1079 354)  LC_1 Logic Functioning bit
 (45 2)  (1081 354)  (1081 354)  LC_1 Logic Functioning bit
 (51 2)  (1087 354)  (1087 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (26 3)  (1062 355)  (1062 355)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 355)  (1064 355)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 355)  (1067 355)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 355)  (1068 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 355)  (1069 355)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_1
 (34 3)  (1070 355)  (1070 355)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_1
 (35 3)  (1071 355)  (1071 355)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_1
 (36 3)  (1072 355)  (1072 355)  LC_1 Logic Functioning bit
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (40 3)  (1076 355)  (1076 355)  LC_1 Logic Functioning bit
 (42 3)  (1078 355)  (1078 355)  LC_1 Logic Functioning bit
 (43 3)  (1079 355)  (1079 355)  LC_1 Logic Functioning bit
 (51 3)  (1087 355)  (1087 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (1057 356)  (1057 356)  routing T_20_22.wire_logic_cluster/lc_3/out <X> T_20_22.lc_trk_g1_3
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 356)  (1062 356)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 356)  (1063 356)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 356)  (1064 356)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 356)  (1067 356)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 356)  (1071 356)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.input_2_2
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (37 4)  (1073 356)  (1073 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (42 4)  (1078 356)  (1078 356)  LC_2 Logic Functioning bit
 (43 4)  (1079 356)  (1079 356)  LC_2 Logic Functioning bit
 (45 4)  (1081 356)  (1081 356)  LC_2 Logic Functioning bit
 (46 4)  (1082 356)  (1082 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (1087 356)  (1087 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (11 5)  (1047 357)  (1047 357)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_h_r_5
 (13 5)  (1049 357)  (1049 357)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_h_r_5
 (22 5)  (1058 357)  (1058 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 357)  (1060 357)  routing T_20_22.bot_op_2 <X> T_20_22.lc_trk_g1_2
 (27 5)  (1063 357)  (1063 357)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 357)  (1068 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1069 357)  (1069 357)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.input_2_2
 (35 5)  (1071 357)  (1071 357)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.input_2_2
 (36 5)  (1072 357)  (1072 357)  LC_2 Logic Functioning bit
 (37 5)  (1073 357)  (1073 357)  LC_2 Logic Functioning bit
 (38 5)  (1074 357)  (1074 357)  LC_2 Logic Functioning bit
 (41 5)  (1077 357)  (1077 357)  LC_2 Logic Functioning bit
 (42 5)  (1078 357)  (1078 357)  LC_2 Logic Functioning bit
 (43 5)  (1079 357)  (1079 357)  LC_2 Logic Functioning bit
 (51 5)  (1087 357)  (1087 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (1089 357)  (1089 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (1063 358)  (1063 358)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 358)  (1066 358)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 358)  (1067 358)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 358)  (1069 358)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 358)  (1071 358)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.input_2_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (37 6)  (1073 358)  (1073 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (41 6)  (1077 358)  (1077 358)  LC_3 Logic Functioning bit
 (42 6)  (1078 358)  (1078 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (45 6)  (1081 358)  (1081 358)  LC_3 Logic Functioning bit
 (46 6)  (1082 358)  (1082 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (1087 358)  (1087 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (1054 359)  (1054 359)  routing T_20_22.sp4_r_v_b_29 <X> T_20_22.lc_trk_g1_5
 (26 7)  (1062 359)  (1062 359)  routing T_20_22.lc_trk_g1_2 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 359)  (1063 359)  routing T_20_22.lc_trk_g1_2 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 359)  (1068 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1069 359)  (1069 359)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.input_2_3
 (34 7)  (1070 359)  (1070 359)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.input_2_3
 (36 7)  (1072 359)  (1072 359)  LC_3 Logic Functioning bit
 (37 7)  (1073 359)  (1073 359)  LC_3 Logic Functioning bit
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (40 7)  (1076 359)  (1076 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (43 7)  (1079 359)  (1079 359)  LC_3 Logic Functioning bit
 (46 7)  (1082 359)  (1082 359)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (1084 359)  (1084 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1087 359)  (1087 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (1088 359)  (1088 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 8)  (1053 360)  (1053 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 360)  (1054 360)  routing T_20_22.wire_logic_cluster/lc_1/out <X> T_20_22.lc_trk_g2_1
 (22 8)  (1058 360)  (1058 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1059 360)  (1059 360)  routing T_20_22.sp4_h_r_27 <X> T_20_22.lc_trk_g2_3
 (24 8)  (1060 360)  (1060 360)  routing T_20_22.sp4_h_r_27 <X> T_20_22.lc_trk_g2_3
 (21 9)  (1057 361)  (1057 361)  routing T_20_22.sp4_h_r_27 <X> T_20_22.lc_trk_g2_3
 (15 10)  (1051 362)  (1051 362)  routing T_20_22.tnl_op_5 <X> T_20_22.lc_trk_g2_5
 (17 10)  (1053 362)  (1053 362)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (1058 362)  (1058 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 362)  (1059 362)  routing T_20_22.sp4_h_r_31 <X> T_20_22.lc_trk_g2_7
 (24 10)  (1060 362)  (1060 362)  routing T_20_22.sp4_h_r_31 <X> T_20_22.lc_trk_g2_7
 (26 10)  (1062 362)  (1062 362)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 362)  (1067 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 362)  (1070 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 362)  (1072 362)  LC_5 Logic Functioning bit
 (37 10)  (1073 362)  (1073 362)  LC_5 Logic Functioning bit
 (38 10)  (1074 362)  (1074 362)  LC_5 Logic Functioning bit
 (41 10)  (1077 362)  (1077 362)  LC_5 Logic Functioning bit
 (42 10)  (1078 362)  (1078 362)  LC_5 Logic Functioning bit
 (43 10)  (1079 362)  (1079 362)  LC_5 Logic Functioning bit
 (45 10)  (1081 362)  (1081 362)  LC_5 Logic Functioning bit
 (47 10)  (1083 362)  (1083 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (1088 362)  (1088 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (1050 363)  (1050 363)  routing T_20_22.tnl_op_4 <X> T_20_22.lc_trk_g2_4
 (15 11)  (1051 363)  (1051 363)  routing T_20_22.tnl_op_4 <X> T_20_22.lc_trk_g2_4
 (17 11)  (1053 363)  (1053 363)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (1054 363)  (1054 363)  routing T_20_22.tnl_op_5 <X> T_20_22.lc_trk_g2_5
 (21 11)  (1057 363)  (1057 363)  routing T_20_22.sp4_h_r_31 <X> T_20_22.lc_trk_g2_7
 (22 11)  (1058 363)  (1058 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1059 363)  (1059 363)  routing T_20_22.sp12_v_b_14 <X> T_20_22.lc_trk_g2_6
 (26 11)  (1062 363)  (1062 363)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 363)  (1065 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 363)  (1068 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1069 363)  (1069 363)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.input_2_5
 (35 11)  (1071 363)  (1071 363)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.input_2_5
 (36 11)  (1072 363)  (1072 363)  LC_5 Logic Functioning bit
 (37 11)  (1073 363)  (1073 363)  LC_5 Logic Functioning bit
 (39 11)  (1075 363)  (1075 363)  LC_5 Logic Functioning bit
 (40 11)  (1076 363)  (1076 363)  LC_5 Logic Functioning bit
 (41 11)  (1077 363)  (1077 363)  LC_5 Logic Functioning bit
 (42 11)  (1078 363)  (1078 363)  LC_5 Logic Functioning bit
 (43 11)  (1079 363)  (1079 363)  LC_5 Logic Functioning bit
 (53 11)  (1089 363)  (1089 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 12)  (1058 364)  (1058 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1060 364)  (1060 364)  routing T_20_22.tnl_op_3 <X> T_20_22.lc_trk_g3_3
 (15 13)  (1051 365)  (1051 365)  routing T_20_22.sp4_v_t_29 <X> T_20_22.lc_trk_g3_0
 (16 13)  (1052 365)  (1052 365)  routing T_20_22.sp4_v_t_29 <X> T_20_22.lc_trk_g3_0
 (17 13)  (1053 365)  (1053 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (1057 365)  (1057 365)  routing T_20_22.tnl_op_3 <X> T_20_22.lc_trk_g3_3
 (0 14)  (1036 366)  (1036 366)  routing T_20_22.glb_netwk_4 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 366)  (1037 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (1040 366)  (1040 366)  routing T_20_22.sp4_h_r_3 <X> T_20_22.sp4_v_t_44
 (6 14)  (1042 366)  (1042 366)  routing T_20_22.sp4_h_r_3 <X> T_20_22.sp4_v_t_44
 (5 15)  (1041 367)  (1041 367)  routing T_20_22.sp4_h_r_3 <X> T_20_22.sp4_v_t_44
 (11 15)  (1047 367)  (1047 367)  routing T_20_22.sp4_h_r_3 <X> T_20_22.sp4_h_l_46
 (13 15)  (1049 367)  (1049 367)  routing T_20_22.sp4_h_r_3 <X> T_20_22.sp4_h_l_46
 (16 15)  (1052 367)  (1052 367)  routing T_20_22.sp12_v_b_12 <X> T_20_22.lc_trk_g3_4
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 367)  (1061 367)  routing T_20_22.sp4_r_v_b_46 <X> T_20_22.lc_trk_g3_6


LogicTile_21_22

 (5 0)  (1095 352)  (1095 352)  routing T_21_22.sp4_v_b_6 <X> T_21_22.sp4_h_r_0
 (14 0)  (1104 352)  (1104 352)  routing T_21_22.sp4_h_l_5 <X> T_21_22.lc_trk_g0_0
 (15 0)  (1105 352)  (1105 352)  routing T_21_22.lft_op_1 <X> T_21_22.lc_trk_g0_1
 (17 0)  (1107 352)  (1107 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 352)  (1108 352)  routing T_21_22.lft_op_1 <X> T_21_22.lc_trk_g0_1
 (22 0)  (1112 352)  (1112 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (1116 352)  (1116 352)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 352)  (1120 352)  routing T_21_22.lc_trk_g0_5 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 352)  (1124 352)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (47 0)  (1137 352)  (1137 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (1094 353)  (1094 353)  routing T_21_22.sp4_v_b_6 <X> T_21_22.sp4_h_r_0
 (6 1)  (1096 353)  (1096 353)  routing T_21_22.sp4_v_b_6 <X> T_21_22.sp4_h_r_0
 (14 1)  (1104 353)  (1104 353)  routing T_21_22.sp4_h_l_5 <X> T_21_22.lc_trk_g0_0
 (15 1)  (1105 353)  (1105 353)  routing T_21_22.sp4_h_l_5 <X> T_21_22.lc_trk_g0_0
 (16 1)  (1106 353)  (1106 353)  routing T_21_22.sp4_h_l_5 <X> T_21_22.lc_trk_g0_0
 (17 1)  (1107 353)  (1107 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (1116 353)  (1116 353)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 353)  (1117 353)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 353)  (1118 353)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 353)  (1119 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 353)  (1121 353)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 353)  (1122 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1124 353)  (1124 353)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.input_2_0
 (35 1)  (1125 353)  (1125 353)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.input_2_0
 (43 1)  (1133 353)  (1133 353)  LC_0 Logic Functioning bit
 (4 2)  (1094 354)  (1094 354)  routing T_21_22.sp4_h_r_6 <X> T_21_22.sp4_v_t_37
 (6 2)  (1096 354)  (1096 354)  routing T_21_22.sp4_h_r_6 <X> T_21_22.sp4_v_t_37
 (8 2)  (1098 354)  (1098 354)  routing T_21_22.sp4_v_t_42 <X> T_21_22.sp4_h_l_36
 (9 2)  (1099 354)  (1099 354)  routing T_21_22.sp4_v_t_42 <X> T_21_22.sp4_h_l_36
 (10 2)  (1100 354)  (1100 354)  routing T_21_22.sp4_v_t_42 <X> T_21_22.sp4_h_l_36
 (17 2)  (1107 354)  (1107 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (5 3)  (1095 355)  (1095 355)  routing T_21_22.sp4_h_r_6 <X> T_21_22.sp4_v_t_37
 (11 3)  (1101 355)  (1101 355)  routing T_21_22.sp4_h_r_6 <X> T_21_22.sp4_h_l_39
 (13 3)  (1103 355)  (1103 355)  routing T_21_22.sp4_h_r_6 <X> T_21_22.sp4_h_l_39
 (18 3)  (1108 355)  (1108 355)  routing T_21_22.sp4_r_v_b_29 <X> T_21_22.lc_trk_g0_5
 (22 4)  (1112 356)  (1112 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1114 356)  (1114 356)  routing T_21_22.bot_op_3 <X> T_21_22.lc_trk_g1_3
 (22 5)  (1112 357)  (1112 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1115 357)  (1115 357)  routing T_21_22.sp4_r_v_b_26 <X> T_21_22.lc_trk_g1_2
 (22 10)  (1112 362)  (1112 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (1119 362)  (1119 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 362)  (1122 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 362)  (1123 362)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 362)  (1124 362)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 362)  (1125 362)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.input_2_5
 (36 10)  (1126 362)  (1126 362)  LC_5 Logic Functioning bit
 (41 10)  (1131 362)  (1131 362)  LC_5 Logic Functioning bit
 (43 10)  (1133 362)  (1133 362)  LC_5 Logic Functioning bit
 (21 11)  (1111 363)  (1111 363)  routing T_21_22.sp4_r_v_b_39 <X> T_21_22.lc_trk_g2_7
 (29 11)  (1119 363)  (1119 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 363)  (1121 363)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 363)  (1122 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1123 363)  (1123 363)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.input_2_5
 (35 11)  (1125 363)  (1125 363)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.input_2_5
 (36 11)  (1126 363)  (1126 363)  LC_5 Logic Functioning bit
 (47 11)  (1137 363)  (1137 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (12 12)  (1102 364)  (1102 364)  routing T_21_22.sp4_v_b_5 <X> T_21_22.sp4_h_r_11
 (21 12)  (1111 364)  (1111 364)  routing T_21_22.sp4_h_r_43 <X> T_21_22.lc_trk_g3_3
 (22 12)  (1112 364)  (1112 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1113 364)  (1113 364)  routing T_21_22.sp4_h_r_43 <X> T_21_22.lc_trk_g3_3
 (24 12)  (1114 364)  (1114 364)  routing T_21_22.sp4_h_r_43 <X> T_21_22.lc_trk_g3_3
 (3 13)  (1093 365)  (1093 365)  routing T_21_22.sp12_h_l_22 <X> T_21_22.sp12_h_r_1
 (11 13)  (1101 365)  (1101 365)  routing T_21_22.sp4_v_b_5 <X> T_21_22.sp4_h_r_11
 (13 13)  (1103 365)  (1103 365)  routing T_21_22.sp4_v_b_5 <X> T_21_22.sp4_h_r_11
 (21 13)  (1111 365)  (1111 365)  routing T_21_22.sp4_h_r_43 <X> T_21_22.lc_trk_g3_3
 (22 14)  (1112 366)  (1112 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1116 366)  (1116 366)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 366)  (1117 366)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 366)  (1119 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 366)  (1121 366)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 366)  (1122 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 366)  (1123 366)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 366)  (1124 366)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (14 15)  (1104 367)  (1104 367)  routing T_21_22.sp4_r_v_b_44 <X> T_21_22.lc_trk_g3_4
 (17 15)  (1107 367)  (1107 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1111 367)  (1111 367)  routing T_21_22.sp4_r_v_b_47 <X> T_21_22.lc_trk_g3_7
 (27 15)  (1117 367)  (1117 367)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 367)  (1118 367)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 367)  (1119 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 367)  (1120 367)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 367)  (1121 367)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 367)  (1122 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1125 367)  (1125 367)  routing T_21_22.lc_trk_g0_3 <X> T_21_22.input_2_7
 (36 15)  (1126 367)  (1126 367)  LC_7 Logic Functioning bit
 (46 15)  (1136 367)  (1136 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_22

 (25 0)  (1169 352)  (1169 352)  routing T_22_22.sp4_v_b_10 <X> T_22_22.lc_trk_g0_2
 (22 1)  (1166 353)  (1166 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1167 353)  (1167 353)  routing T_22_22.sp4_v_b_10 <X> T_22_22.lc_trk_g0_2
 (25 1)  (1169 353)  (1169 353)  routing T_22_22.sp4_v_b_10 <X> T_22_22.lc_trk_g0_2
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1145 356)  (1145 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1165 356)  (1165 356)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (22 4)  (1166 356)  (1166 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1167 356)  (1167 356)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (24 4)  (1168 356)  (1168 356)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (1 5)  (1145 357)  (1145 357)  routing T_22_22.lc_trk_g0_2 <X> T_22_22.wire_logic_cluster/lc_7/cen
 (21 5)  (1165 357)  (1165 357)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (32 6)  (1176 358)  (1176 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 358)  (1178 358)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 358)  (1180 358)  LC_3 Logic Functioning bit
 (37 6)  (1181 358)  (1181 358)  LC_3 Logic Functioning bit
 (38 6)  (1182 358)  (1182 358)  LC_3 Logic Functioning bit
 (39 6)  (1183 358)  (1183 358)  LC_3 Logic Functioning bit
 (45 6)  (1189 358)  (1189 358)  LC_3 Logic Functioning bit
 (31 7)  (1175 359)  (1175 359)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 359)  (1180 359)  LC_3 Logic Functioning bit
 (37 7)  (1181 359)  (1181 359)  LC_3 Logic Functioning bit
 (38 7)  (1182 359)  (1182 359)  LC_3 Logic Functioning bit
 (39 7)  (1183 359)  (1183 359)  LC_3 Logic Functioning bit
 (2 10)  (1146 362)  (1146 362)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (5 11)  (1149 363)  (1149 363)  routing T_22_22.sp4_h_l_43 <X> T_22_22.sp4_v_t_43
 (0 14)  (1144 366)  (1144 366)  routing T_22_22.glb_netwk_4 <X> T_22_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 366)  (1145 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1149 366)  (1149 366)  routing T_22_22.sp4_v_t_44 <X> T_22_22.sp4_h_l_44
 (19 14)  (1163 366)  (1163 366)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (6 15)  (1150 367)  (1150 367)  routing T_22_22.sp4_v_t_44 <X> T_22_22.sp4_h_l_44


LogicTile_23_22

 (0 2)  (1198 354)  (1198 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 354)  (1199 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 354)  (1200 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (1217 354)  (1217 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (1223 354)  (1223 354)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g0_6
 (22 3)  (1220 355)  (1220 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1221 355)  (1221 355)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g0_6
 (25 3)  (1223 355)  (1223 355)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g0_6
 (0 4)  (1198 356)  (1198 356)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 356)  (1199 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1198 357)  (1198 357)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 357)  (1199 357)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_7/cen
 (10 7)  (1208 359)  (1208 359)  routing T_23_22.sp4_h_l_46 <X> T_23_22.sp4_v_t_41
 (3 11)  (1201 363)  (1201 363)  routing T_23_22.sp12_v_b_1 <X> T_23_22.sp12_h_l_22
 (13 12)  (1211 364)  (1211 364)  routing T_23_22.sp4_v_t_46 <X> T_23_22.sp4_v_b_11
 (21 12)  (1219 364)  (1219 364)  routing T_23_22.sp4_h_r_35 <X> T_23_22.lc_trk_g3_3
 (22 12)  (1220 364)  (1220 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1221 364)  (1221 364)  routing T_23_22.sp4_h_r_35 <X> T_23_22.lc_trk_g3_3
 (24 12)  (1222 364)  (1222 364)  routing T_23_22.sp4_h_r_35 <X> T_23_22.lc_trk_g3_3
 (26 12)  (1224 364)  (1224 364)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (36 12)  (1234 364)  (1234 364)  LC_6 Logic Functioning bit
 (38 12)  (1236 364)  (1236 364)  LC_6 Logic Functioning bit
 (41 12)  (1239 364)  (1239 364)  LC_6 Logic Functioning bit
 (43 12)  (1241 364)  (1241 364)  LC_6 Logic Functioning bit
 (45 12)  (1243 364)  (1243 364)  LC_6 Logic Functioning bit
 (26 13)  (1224 365)  (1224 365)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 365)  (1227 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1235 365)  (1235 365)  LC_6 Logic Functioning bit
 (39 13)  (1237 365)  (1237 365)  LC_6 Logic Functioning bit
 (40 13)  (1238 365)  (1238 365)  LC_6 Logic Functioning bit
 (42 13)  (1240 365)  (1240 365)  LC_6 Logic Functioning bit
 (52 13)  (1250 365)  (1250 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (1198 366)  (1198 366)  routing T_23_22.glb_netwk_4 <X> T_23_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 366)  (1199 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 15)  (1203 367)  (1203 367)  routing T_23_22.sp4_h_l_44 <X> T_23_22.sp4_v_t_44


LogicTile_24_22

 (4 0)  (1256 352)  (1256 352)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_b_0
 (6 0)  (1258 352)  (1258 352)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_b_0
 (25 0)  (1277 352)  (1277 352)  routing T_24_22.sp4_h_r_10 <X> T_24_22.lc_trk_g0_2
 (27 0)  (1279 352)  (1279 352)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 352)  (1281 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 352)  (1282 352)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.wire_logic_cluster/lc_0/in_1
 (35 0)  (1287 352)  (1287 352)  routing T_24_22.lc_trk_g0_6 <X> T_24_22.input_2_0
 (44 0)  (1296 352)  (1296 352)  LC_0 Logic Functioning bit
 (5 1)  (1257 353)  (1257 353)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_b_0
 (13 1)  (1265 353)  (1265 353)  routing T_24_22.sp4_v_t_44 <X> T_24_22.sp4_h_r_2
 (22 1)  (1274 353)  (1274 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1275 353)  (1275 353)  routing T_24_22.sp4_h_r_10 <X> T_24_22.lc_trk_g0_2
 (24 1)  (1276 353)  (1276 353)  routing T_24_22.sp4_h_r_10 <X> T_24_22.lc_trk_g0_2
 (30 1)  (1282 353)  (1282 353)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 353)  (1284 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1287 353)  (1287 353)  routing T_24_22.lc_trk_g0_6 <X> T_24_22.input_2_0
 (4 2)  (1256 354)  (1256 354)  routing T_24_22.sp4_h_r_0 <X> T_24_22.sp4_v_t_37
 (21 2)  (1273 354)  (1273 354)  routing T_24_22.sp4_v_b_15 <X> T_24_22.lc_trk_g0_7
 (22 2)  (1274 354)  (1274 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1275 354)  (1275 354)  routing T_24_22.sp4_v_b_15 <X> T_24_22.lc_trk_g0_7
 (25 2)  (1277 354)  (1277 354)  routing T_24_22.sp4_v_t_3 <X> T_24_22.lc_trk_g0_6
 (27 2)  (1279 354)  (1279 354)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 354)  (1280 354)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 354)  (1281 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 354)  (1282 354)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 354)  (1284 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 354)  (1288 354)  LC_1 Logic Functioning bit
 (37 2)  (1289 354)  (1289 354)  LC_1 Logic Functioning bit
 (38 2)  (1290 354)  (1290 354)  LC_1 Logic Functioning bit
 (39 2)  (1291 354)  (1291 354)  LC_1 Logic Functioning bit
 (44 2)  (1296 354)  (1296 354)  LC_1 Logic Functioning bit
 (53 2)  (1305 354)  (1305 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (5 3)  (1257 355)  (1257 355)  routing T_24_22.sp4_h_r_0 <X> T_24_22.sp4_v_t_37
 (21 3)  (1273 355)  (1273 355)  routing T_24_22.sp4_v_b_15 <X> T_24_22.lc_trk_g0_7
 (22 3)  (1274 355)  (1274 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1275 355)  (1275 355)  routing T_24_22.sp4_v_t_3 <X> T_24_22.lc_trk_g0_6
 (25 3)  (1277 355)  (1277 355)  routing T_24_22.sp4_v_t_3 <X> T_24_22.lc_trk_g0_6
 (30 3)  (1282 355)  (1282 355)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (1288 355)  (1288 355)  LC_1 Logic Functioning bit
 (37 3)  (1289 355)  (1289 355)  LC_1 Logic Functioning bit
 (38 3)  (1290 355)  (1290 355)  LC_1 Logic Functioning bit
 (39 3)  (1291 355)  (1291 355)  LC_1 Logic Functioning bit
 (5 4)  (1257 356)  (1257 356)  routing T_24_22.sp4_v_t_38 <X> T_24_22.sp4_h_r_3
 (10 4)  (1262 356)  (1262 356)  routing T_24_22.sp4_v_t_46 <X> T_24_22.sp4_h_r_4
 (12 4)  (1264 356)  (1264 356)  routing T_24_22.sp4_v_t_40 <X> T_24_22.sp4_h_r_5
 (28 4)  (1280 356)  (1280 356)  routing T_24_22.lc_trk_g2_1 <X> T_24_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 356)  (1281 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 356)  (1284 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 356)  (1288 356)  LC_2 Logic Functioning bit
 (37 4)  (1289 356)  (1289 356)  LC_2 Logic Functioning bit
 (38 4)  (1290 356)  (1290 356)  LC_2 Logic Functioning bit
 (39 4)  (1291 356)  (1291 356)  LC_2 Logic Functioning bit
 (44 4)  (1296 356)  (1296 356)  LC_2 Logic Functioning bit
 (36 5)  (1288 357)  (1288 357)  LC_2 Logic Functioning bit
 (37 5)  (1289 357)  (1289 357)  LC_2 Logic Functioning bit
 (38 5)  (1290 357)  (1290 357)  LC_2 Logic Functioning bit
 (39 5)  (1291 357)  (1291 357)  LC_2 Logic Functioning bit
 (48 5)  (1300 357)  (1300 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (1273 358)  (1273 358)  routing T_24_22.sp4_h_l_10 <X> T_24_22.lc_trk_g1_7
 (22 6)  (1274 358)  (1274 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1275 358)  (1275 358)  routing T_24_22.sp4_h_l_10 <X> T_24_22.lc_trk_g1_7
 (24 6)  (1276 358)  (1276 358)  routing T_24_22.sp4_h_l_10 <X> T_24_22.lc_trk_g1_7
 (25 6)  (1277 358)  (1277 358)  routing T_24_22.sp12_h_l_5 <X> T_24_22.lc_trk_g1_6
 (27 6)  (1279 358)  (1279 358)  routing T_24_22.lc_trk_g1_7 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 358)  (1281 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 358)  (1282 358)  routing T_24_22.lc_trk_g1_7 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 358)  (1284 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 358)  (1288 358)  LC_3 Logic Functioning bit
 (37 6)  (1289 358)  (1289 358)  LC_3 Logic Functioning bit
 (38 6)  (1290 358)  (1290 358)  LC_3 Logic Functioning bit
 (39 6)  (1291 358)  (1291 358)  LC_3 Logic Functioning bit
 (44 6)  (1296 358)  (1296 358)  LC_3 Logic Functioning bit
 (21 7)  (1273 359)  (1273 359)  routing T_24_22.sp4_h_l_10 <X> T_24_22.lc_trk_g1_7
 (22 7)  (1274 359)  (1274 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1276 359)  (1276 359)  routing T_24_22.sp12_h_l_5 <X> T_24_22.lc_trk_g1_6
 (25 7)  (1277 359)  (1277 359)  routing T_24_22.sp12_h_l_5 <X> T_24_22.lc_trk_g1_6
 (30 7)  (1282 359)  (1282 359)  routing T_24_22.lc_trk_g1_7 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1288 359)  (1288 359)  LC_3 Logic Functioning bit
 (37 7)  (1289 359)  (1289 359)  LC_3 Logic Functioning bit
 (38 7)  (1290 359)  (1290 359)  LC_3 Logic Functioning bit
 (39 7)  (1291 359)  (1291 359)  LC_3 Logic Functioning bit
 (48 7)  (1300 359)  (1300 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (9 8)  (1261 360)  (1261 360)  routing T_24_22.sp4_v_t_42 <X> T_24_22.sp4_h_r_7
 (15 8)  (1267 360)  (1267 360)  routing T_24_22.sp4_h_r_33 <X> T_24_22.lc_trk_g2_1
 (16 8)  (1268 360)  (1268 360)  routing T_24_22.sp4_h_r_33 <X> T_24_22.lc_trk_g2_1
 (17 8)  (1269 360)  (1269 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1270 360)  (1270 360)  routing T_24_22.sp4_h_r_33 <X> T_24_22.lc_trk_g2_1
 (21 8)  (1273 360)  (1273 360)  routing T_24_22.sp4_h_r_35 <X> T_24_22.lc_trk_g2_3
 (22 8)  (1274 360)  (1274 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1275 360)  (1275 360)  routing T_24_22.sp4_h_r_35 <X> T_24_22.lc_trk_g2_3
 (24 8)  (1276 360)  (1276 360)  routing T_24_22.sp4_h_r_35 <X> T_24_22.lc_trk_g2_3
 (29 8)  (1281 360)  (1281 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 360)  (1282 360)  routing T_24_22.lc_trk_g0_7 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 360)  (1284 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 360)  (1288 360)  LC_4 Logic Functioning bit
 (37 8)  (1289 360)  (1289 360)  LC_4 Logic Functioning bit
 (38 8)  (1290 360)  (1290 360)  LC_4 Logic Functioning bit
 (39 8)  (1291 360)  (1291 360)  LC_4 Logic Functioning bit
 (44 8)  (1296 360)  (1296 360)  LC_4 Logic Functioning bit
 (46 8)  (1298 360)  (1298 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (30 9)  (1282 361)  (1282 361)  routing T_24_22.lc_trk_g0_7 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (1288 361)  (1288 361)  LC_4 Logic Functioning bit
 (37 9)  (1289 361)  (1289 361)  LC_4 Logic Functioning bit
 (38 9)  (1290 361)  (1290 361)  LC_4 Logic Functioning bit
 (39 9)  (1291 361)  (1291 361)  LC_4 Logic Functioning bit
 (27 10)  (1279 362)  (1279 362)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 362)  (1280 362)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 362)  (1281 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 362)  (1284 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 362)  (1288 362)  LC_5 Logic Functioning bit
 (37 10)  (1289 362)  (1289 362)  LC_5 Logic Functioning bit
 (38 10)  (1290 362)  (1290 362)  LC_5 Logic Functioning bit
 (39 10)  (1291 362)  (1291 362)  LC_5 Logic Functioning bit
 (44 10)  (1296 362)  (1296 362)  LC_5 Logic Functioning bit
 (46 10)  (1298 362)  (1298 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (1257 363)  (1257 363)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_t_43
 (30 11)  (1282 363)  (1282 363)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 363)  (1288 363)  LC_5 Logic Functioning bit
 (37 11)  (1289 363)  (1289 363)  LC_5 Logic Functioning bit
 (38 11)  (1290 363)  (1290 363)  LC_5 Logic Functioning bit
 (39 11)  (1291 363)  (1291 363)  LC_5 Logic Functioning bit
 (22 12)  (1274 364)  (1274 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1275 364)  (1275 364)  routing T_24_22.sp4_h_r_27 <X> T_24_22.lc_trk_g3_3
 (24 12)  (1276 364)  (1276 364)  routing T_24_22.sp4_h_r_27 <X> T_24_22.lc_trk_g3_3
 (28 12)  (1280 364)  (1280 364)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 364)  (1281 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 364)  (1284 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 364)  (1288 364)  LC_6 Logic Functioning bit
 (37 12)  (1289 364)  (1289 364)  LC_6 Logic Functioning bit
 (38 12)  (1290 364)  (1290 364)  LC_6 Logic Functioning bit
 (39 12)  (1291 364)  (1291 364)  LC_6 Logic Functioning bit
 (44 12)  (1296 364)  (1296 364)  LC_6 Logic Functioning bit
 (21 13)  (1273 365)  (1273 365)  routing T_24_22.sp4_h_r_27 <X> T_24_22.lc_trk_g3_3
 (30 13)  (1282 365)  (1282 365)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 365)  (1288 365)  LC_6 Logic Functioning bit
 (37 13)  (1289 365)  (1289 365)  LC_6 Logic Functioning bit
 (38 13)  (1290 365)  (1290 365)  LC_6 Logic Functioning bit
 (39 13)  (1291 365)  (1291 365)  LC_6 Logic Functioning bit
 (48 13)  (1300 365)  (1300 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (1274 366)  (1274 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1275 366)  (1275 366)  routing T_24_22.sp4_h_r_31 <X> T_24_22.lc_trk_g3_7
 (24 14)  (1276 366)  (1276 366)  routing T_24_22.sp4_h_r_31 <X> T_24_22.lc_trk_g3_7
 (29 14)  (1281 366)  (1281 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 366)  (1284 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 366)  (1288 366)  LC_7 Logic Functioning bit
 (37 14)  (1289 366)  (1289 366)  LC_7 Logic Functioning bit
 (38 14)  (1290 366)  (1290 366)  LC_7 Logic Functioning bit
 (39 14)  (1291 366)  (1291 366)  LC_7 Logic Functioning bit
 (44 14)  (1296 366)  (1296 366)  LC_7 Logic Functioning bit
 (21 15)  (1273 367)  (1273 367)  routing T_24_22.sp4_h_r_31 <X> T_24_22.lc_trk_g3_7
 (30 15)  (1282 367)  (1282 367)  routing T_24_22.lc_trk_g0_2 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 367)  (1288 367)  LC_7 Logic Functioning bit
 (37 15)  (1289 367)  (1289 367)  LC_7 Logic Functioning bit
 (38 15)  (1290 367)  (1290 367)  LC_7 Logic Functioning bit
 (39 15)  (1291 367)  (1291 367)  LC_7 Logic Functioning bit
 (46 15)  (1298 367)  (1298 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_22

 (4 0)  (1310 352)  (1310 352)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_b_0
 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 352)  (1317 352)  routing T_25_22.sp4_h_l_45 <X> T_25_22.sp4_v_b_2
 (13 0)  (1319 352)  (1319 352)  routing T_25_22.sp4_h_l_45 <X> T_25_22.sp4_v_b_2
 (17 0)  (1323 352)  (1323 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (5 1)  (1311 353)  (1311 353)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_b_0
 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (1318 353)  (1318 353)  routing T_25_22.sp4_h_l_45 <X> T_25_22.sp4_v_b_2
 (22 1)  (1328 353)  (1328 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1331 353)  (1331 353)  routing T_25_22.sp4_r_v_b_33 <X> T_25_22.lc_trk_g0_2
 (26 1)  (1332 353)  (1332 353)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.input0_0
 (27 1)  (1333 353)  (1333 353)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.input0_0
 (28 1)  (1334 353)  (1334 353)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.input0_0
 (29 1)  (1335 353)  (1335 353)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 354)  (1317 354)  routing T_25_22.sp4_v_b_6 <X> T_25_22.sp4_v_t_39
 (13 2)  (1319 354)  (1319 354)  routing T_25_22.sp4_v_b_6 <X> T_25_22.sp4_v_t_39
 (16 2)  (1322 354)  (1322 354)  routing T_25_22.sp12_h_r_13 <X> T_25_22.lc_trk_g0_5
 (17 2)  (1323 354)  (1323 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (1328 354)  (1328 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1329 354)  (1329 354)  routing T_25_22.sp12_h_l_12 <X> T_25_22.lc_trk_g0_7
 (26 2)  (1332 354)  (1332 354)  routing T_25_22.lc_trk_g0_7 <X> T_25_22.input0_1
 (3 3)  (1309 355)  (1309 355)  routing T_25_22.sp12_v_b_0 <X> T_25_22.sp12_h_l_23
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (10 3)  (1316 355)  (1316 355)  routing T_25_22.sp4_h_l_45 <X> T_25_22.sp4_v_t_36
 (22 3)  (1328 355)  (1328 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 355)  (1331 355)  routing T_25_22.sp4_r_v_b_30 <X> T_25_22.lc_trk_g0_6
 (26 3)  (1332 355)  (1332 355)  routing T_25_22.lc_trk_g0_7 <X> T_25_22.input0_1
 (29 3)  (1335 355)  (1335 355)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (0 4)  (1306 356)  (1306 356)  routing T_25_22.lc_trk_g2_2 <X> T_25_22.wire_bram/ram/WCLKE
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (15 4)  (1321 356)  (1321 356)  routing T_25_22.sp12_h_r_1 <X> T_25_22.lc_trk_g1_1
 (17 4)  (1323 356)  (1323 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (1324 356)  (1324 356)  routing T_25_22.sp12_h_r_1 <X> T_25_22.lc_trk_g1_1
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g2_2 <X> T_25_22.wire_bram/ram/WCLKE
 (12 5)  (1318 357)  (1318 357)  routing T_25_22.sp4_h_r_5 <X> T_25_22.sp4_v_b_5
 (13 5)  (1319 357)  (1319 357)  routing T_25_22.sp4_v_t_37 <X> T_25_22.sp4_h_r_5
 (18 5)  (1324 357)  (1324 357)  routing T_25_22.sp12_h_r_1 <X> T_25_22.lc_trk_g1_1
 (22 5)  (1328 357)  (1328 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 357)  (1331 357)  routing T_25_22.sp4_r_v_b_26 <X> T_25_22.lc_trk_g1_2
 (27 5)  (1333 357)  (1333 357)  routing T_25_22.lc_trk_g1_1 <X> T_25_22.input0_2
 (29 5)  (1335 357)  (1335 357)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (4 6)  (1310 358)  (1310 358)  routing T_25_22.sp4_h_r_9 <X> T_25_22.sp4_v_t_38
 (6 6)  (1312 358)  (1312 358)  routing T_25_22.sp4_h_r_9 <X> T_25_22.sp4_v_t_38
 (11 6)  (1317 358)  (1317 358)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_t_40
 (22 6)  (1328 358)  (1328 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 358)  (1329 358)  routing T_25_22.sp4_v_t_10 <X> T_25_22.lc_trk_g1_7
 (24 6)  (1330 358)  (1330 358)  routing T_25_22.sp4_v_t_10 <X> T_25_22.lc_trk_g1_7
 (5 7)  (1311 359)  (1311 359)  routing T_25_22.sp4_h_r_9 <X> T_25_22.sp4_v_t_38
 (29 7)  (1335 359)  (1335 359)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (11 8)  (1317 360)  (1317 360)  routing T_25_22.sp4_h_l_39 <X> T_25_22.sp4_v_b_8
 (13 8)  (1319 360)  (1319 360)  routing T_25_22.sp4_h_l_39 <X> T_25_22.sp4_v_b_8
 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (39 8)  (1345 360)  (1345 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (3 9)  (1309 361)  (1309 361)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_v_b_1
 (12 9)  (1318 361)  (1318 361)  routing T_25_22.sp4_h_l_39 <X> T_25_22.sp4_v_b_8
 (22 9)  (1328 361)  (1328 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 361)  (1329 361)  routing T_25_22.sp4_v_t_31 <X> T_25_22.lc_trk_g2_2
 (24 9)  (1330 361)  (1330 361)  routing T_25_22.sp4_v_t_31 <X> T_25_22.lc_trk_g2_2
 (26 9)  (1332 361)  (1332 361)  routing T_25_22.lc_trk_g0_2 <X> T_25_22.input0_4
 (29 9)  (1335 361)  (1335 361)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (30 9)  (1336 361)  (1336 361)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (5 10)  (1311 362)  (1311 362)  routing T_25_22.sp4_h_r_3 <X> T_25_22.sp4_h_l_43
 (4 11)  (1310 363)  (1310 363)  routing T_25_22.sp4_h_r_3 <X> T_25_22.sp4_h_l_43
 (10 11)  (1316 363)  (1316 363)  routing T_25_22.sp4_h_l_39 <X> T_25_22.sp4_v_t_42
 (27 11)  (1333 363)  (1333 363)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.input0_5
 (28 11)  (1334 363)  (1334 363)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.input0_5
 (29 11)  (1335 363)  (1335 363)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 363)  (1338 363)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 363)  (1339 363)  routing T_25_22.lc_trk_g3_2 <X> T_25_22.input2_5
 (34 11)  (1340 363)  (1340 363)  routing T_25_22.lc_trk_g3_2 <X> T_25_22.input2_5
 (35 11)  (1341 363)  (1341 363)  routing T_25_22.lc_trk_g3_2 <X> T_25_22.input2_5
 (11 12)  (1317 364)  (1317 364)  routing T_25_22.sp4_v_t_38 <X> T_25_22.sp4_v_b_11
 (13 12)  (1319 364)  (1319 364)  routing T_25_22.sp4_v_t_38 <X> T_25_22.sp4_v_b_11
 (14 12)  (1320 364)  (1320 364)  routing T_25_22.sp4_v_t_13 <X> T_25_22.lc_trk_g3_0
 (22 12)  (1328 364)  (1328 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1331 364)  (1331 364)  routing T_25_22.sp4_v_t_23 <X> T_25_22.lc_trk_g3_2
 (26 12)  (1332 364)  (1332 364)  routing T_25_22.lc_trk_g1_7 <X> T_25_22.input0_6
 (35 12)  (1341 364)  (1341 364)  routing T_25_22.lc_trk_g0_6 <X> T_25_22.input2_6
 (3 13)  (1309 365)  (1309 365)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_h_r_1
 (9 13)  (1315 365)  (1315 365)  routing T_25_22.sp4_v_t_39 <X> T_25_22.sp4_v_b_10
 (10 13)  (1316 365)  (1316 365)  routing T_25_22.sp4_v_t_39 <X> T_25_22.sp4_v_b_10
 (16 13)  (1322 365)  (1322 365)  routing T_25_22.sp4_v_t_13 <X> T_25_22.lc_trk_g3_0
 (17 13)  (1323 365)  (1323 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (21 13)  (1327 365)  (1327 365)  routing T_25_22.sp4_r_v_b_43 <X> T_25_22.lc_trk_g3_3
 (22 13)  (1328 365)  (1328 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1329 365)  (1329 365)  routing T_25_22.sp4_v_t_23 <X> T_25_22.lc_trk_g3_2
 (25 13)  (1331 365)  (1331 365)  routing T_25_22.sp4_v_t_23 <X> T_25_22.lc_trk_g3_2
 (26 13)  (1332 365)  (1332 365)  routing T_25_22.lc_trk_g1_7 <X> T_25_22.input0_6
 (27 13)  (1333 365)  (1333 365)  routing T_25_22.lc_trk_g1_7 <X> T_25_22.input0_6
 (29 13)  (1335 365)  (1335 365)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 365)  (1338 365)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 365)  (1341 365)  routing T_25_22.lc_trk_g0_6 <X> T_25_22.input2_6
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (4 14)  (1310 366)  (1310 366)  routing T_25_22.sp4_v_b_9 <X> T_25_22.sp4_v_t_44
 (17 14)  (1323 366)  (1323 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1332 366)  (1332 366)  routing T_25_22.lc_trk_g0_5 <X> T_25_22.input0_7
 (0 15)  (1306 367)  (1306 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (3 15)  (1309 367)  (1309 367)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_v_t_22
 (22 15)  (1328 367)  (1328 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1329 367)  (1329 367)  routing T_25_22.sp12_v_t_21 <X> T_25_22.lc_trk_g3_6
 (25 15)  (1331 367)  (1331 367)  routing T_25_22.sp12_v_t_21 <X> T_25_22.lc_trk_g3_6
 (29 15)  (1335 367)  (1335 367)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (1338 367)  (1338 367)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (1340 367)  (1340 367)  routing T_25_22.lc_trk_g1_2 <X> T_25_22.input2_7
 (35 15)  (1341 367)  (1341 367)  routing T_25_22.lc_trk_g1_2 <X> T_25_22.input2_7


LogicTile_26_22

 (14 0)  (1362 352)  (1362 352)  routing T_26_22.sp4_h_l_5 <X> T_26_22.lc_trk_g0_0
 (17 0)  (1365 352)  (1365 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1366 352)  (1366 352)  routing T_26_22.wire_logic_cluster/lc_1/out <X> T_26_22.lc_trk_g0_1
 (26 0)  (1374 352)  (1374 352)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (1376 352)  (1376 352)  routing T_26_22.lc_trk_g2_3 <X> T_26_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 352)  (1377 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1379 352)  (1379 352)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 352)  (1380 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 352)  (1381 352)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 352)  (1382 352)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 352)  (1384 352)  LC_0 Logic Functioning bit
 (41 0)  (1389 352)  (1389 352)  LC_0 Logic Functioning bit
 (43 0)  (1391 352)  (1391 352)  LC_0 Logic Functioning bit
 (45 0)  (1393 352)  (1393 352)  LC_0 Logic Functioning bit
 (14 1)  (1362 353)  (1362 353)  routing T_26_22.sp4_h_l_5 <X> T_26_22.lc_trk_g0_0
 (15 1)  (1363 353)  (1363 353)  routing T_26_22.sp4_h_l_5 <X> T_26_22.lc_trk_g0_0
 (16 1)  (1364 353)  (1364 353)  routing T_26_22.sp4_h_l_5 <X> T_26_22.lc_trk_g0_0
 (17 1)  (1365 353)  (1365 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (1375 353)  (1375 353)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 353)  (1377 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1378 353)  (1378 353)  routing T_26_22.lc_trk_g2_3 <X> T_26_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (1380 353)  (1380 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1384 353)  (1384 353)  LC_0 Logic Functioning bit
 (37 1)  (1385 353)  (1385 353)  LC_0 Logic Functioning bit
 (38 1)  (1386 353)  (1386 353)  LC_0 Logic Functioning bit
 (41 1)  (1389 353)  (1389 353)  LC_0 Logic Functioning bit
 (43 1)  (1391 353)  (1391 353)  LC_0 Logic Functioning bit
 (46 1)  (1394 353)  (1394 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (1396 353)  (1396 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1348 354)  (1348 354)  routing T_26_22.glb_netwk_6 <X> T_26_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 354)  (1349 354)  routing T_26_22.glb_netwk_6 <X> T_26_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 354)  (1350 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1374 354)  (1374 354)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1375 354)  (1375 354)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 354)  (1377 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1378 354)  (1378 354)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1379 354)  (1379 354)  routing T_26_22.lc_trk_g2_6 <X> T_26_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1380 354)  (1380 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1381 354)  (1381 354)  routing T_26_22.lc_trk_g2_6 <X> T_26_22.wire_logic_cluster/lc_1/in_3
 (39 2)  (1387 354)  (1387 354)  LC_1 Logic Functioning bit
 (42 2)  (1390 354)  (1390 354)  LC_1 Logic Functioning bit
 (45 2)  (1393 354)  (1393 354)  LC_1 Logic Functioning bit
 (52 2)  (1400 354)  (1400 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (1375 355)  (1375 355)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 355)  (1376 355)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 355)  (1377 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1379 355)  (1379 355)  routing T_26_22.lc_trk_g2_6 <X> T_26_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (1380 355)  (1380 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (1386 355)  (1386 355)  LC_1 Logic Functioning bit
 (39 3)  (1387 355)  (1387 355)  LC_1 Logic Functioning bit
 (42 3)  (1390 355)  (1390 355)  LC_1 Logic Functioning bit
 (43 3)  (1391 355)  (1391 355)  LC_1 Logic Functioning bit
 (47 3)  (1395 355)  (1395 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 4)  (1374 356)  (1374 356)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (1376 356)  (1376 356)  routing T_26_22.lc_trk_g2_5 <X> T_26_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 356)  (1377 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 356)  (1378 356)  routing T_26_22.lc_trk_g2_5 <X> T_26_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (1379 356)  (1379 356)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1380 356)  (1380 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 356)  (1381 356)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1382 356)  (1382 356)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 356)  (1384 356)  LC_2 Logic Functioning bit
 (41 4)  (1389 356)  (1389 356)  LC_2 Logic Functioning bit
 (43 4)  (1391 356)  (1391 356)  LC_2 Logic Functioning bit
 (45 4)  (1393 356)  (1393 356)  LC_2 Logic Functioning bit
 (51 4)  (1399 356)  (1399 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (1375 357)  (1375 357)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 357)  (1377 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (1380 357)  (1380 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1381 357)  (1381 357)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.input_2_2
 (34 5)  (1382 357)  (1382 357)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.input_2_2
 (35 5)  (1383 357)  (1383 357)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.input_2_2
 (36 5)  (1384 357)  (1384 357)  LC_2 Logic Functioning bit
 (37 5)  (1385 357)  (1385 357)  LC_2 Logic Functioning bit
 (38 5)  (1386 357)  (1386 357)  LC_2 Logic Functioning bit
 (41 5)  (1389 357)  (1389 357)  LC_2 Logic Functioning bit
 (43 5)  (1391 357)  (1391 357)  LC_2 Logic Functioning bit
 (48 5)  (1396 357)  (1396 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (1353 358)  (1353 358)  routing T_26_22.sp4_v_t_44 <X> T_26_22.sp4_h_l_38
 (11 6)  (1359 358)  (1359 358)  routing T_26_22.sp4_h_l_37 <X> T_26_22.sp4_v_t_40
 (17 6)  (1365 358)  (1365 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (1373 358)  (1373 358)  routing T_26_22.sp4_h_r_14 <X> T_26_22.lc_trk_g1_6
 (26 6)  (1374 358)  (1374 358)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1375 358)  (1375 358)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 358)  (1377 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 358)  (1378 358)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1379 358)  (1379 358)  routing T_26_22.lc_trk_g3_7 <X> T_26_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1380 358)  (1380 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1381 358)  (1381 358)  routing T_26_22.lc_trk_g3_7 <X> T_26_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (1382 358)  (1382 358)  routing T_26_22.lc_trk_g3_7 <X> T_26_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (1383 358)  (1383 358)  routing T_26_22.lc_trk_g1_6 <X> T_26_22.input_2_3
 (36 6)  (1384 358)  (1384 358)  LC_3 Logic Functioning bit
 (37 6)  (1385 358)  (1385 358)  LC_3 Logic Functioning bit
 (39 6)  (1387 358)  (1387 358)  LC_3 Logic Functioning bit
 (43 6)  (1391 358)  (1391 358)  LC_3 Logic Functioning bit
 (45 6)  (1393 358)  (1393 358)  LC_3 Logic Functioning bit
 (52 6)  (1400 358)  (1400 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (1352 359)  (1352 359)  routing T_26_22.sp4_v_t_44 <X> T_26_22.sp4_h_l_38
 (6 7)  (1354 359)  (1354 359)  routing T_26_22.sp4_v_t_44 <X> T_26_22.sp4_h_l_38
 (18 7)  (1366 359)  (1366 359)  routing T_26_22.sp4_r_v_b_29 <X> T_26_22.lc_trk_g1_5
 (22 7)  (1370 359)  (1370 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1371 359)  (1371 359)  routing T_26_22.sp4_h_r_14 <X> T_26_22.lc_trk_g1_6
 (24 7)  (1372 359)  (1372 359)  routing T_26_22.sp4_h_r_14 <X> T_26_22.lc_trk_g1_6
 (27 7)  (1375 359)  (1375 359)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1376 359)  (1376 359)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 359)  (1377 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1379 359)  (1379 359)  routing T_26_22.lc_trk_g3_7 <X> T_26_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (1380 359)  (1380 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1382 359)  (1382 359)  routing T_26_22.lc_trk_g1_6 <X> T_26_22.input_2_3
 (35 7)  (1383 359)  (1383 359)  routing T_26_22.lc_trk_g1_6 <X> T_26_22.input_2_3
 (36 7)  (1384 359)  (1384 359)  LC_3 Logic Functioning bit
 (37 7)  (1385 359)  (1385 359)  LC_3 Logic Functioning bit
 (38 7)  (1386 359)  (1386 359)  LC_3 Logic Functioning bit
 (39 7)  (1387 359)  (1387 359)  LC_3 Logic Functioning bit
 (48 7)  (1396 359)  (1396 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (2 8)  (1350 360)  (1350 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (1370 360)  (1370 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1371 360)  (1371 360)  routing T_26_22.sp4_h_r_27 <X> T_26_22.lc_trk_g2_3
 (24 8)  (1372 360)  (1372 360)  routing T_26_22.sp4_h_r_27 <X> T_26_22.lc_trk_g2_3
 (26 8)  (1374 360)  (1374 360)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (1375 360)  (1375 360)  routing T_26_22.lc_trk_g3_2 <X> T_26_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 360)  (1376 360)  routing T_26_22.lc_trk_g3_2 <X> T_26_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 360)  (1377 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1379 360)  (1379 360)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1380 360)  (1380 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1381 360)  (1381 360)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1382 360)  (1382 360)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 360)  (1384 360)  LC_4 Logic Functioning bit
 (41 8)  (1389 360)  (1389 360)  LC_4 Logic Functioning bit
 (43 8)  (1391 360)  (1391 360)  LC_4 Logic Functioning bit
 (45 8)  (1393 360)  (1393 360)  LC_4 Logic Functioning bit
 (46 8)  (1394 360)  (1394 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (1369 361)  (1369 361)  routing T_26_22.sp4_h_r_27 <X> T_26_22.lc_trk_g2_3
 (27 9)  (1375 361)  (1375 361)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 361)  (1377 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1378 361)  (1378 361)  routing T_26_22.lc_trk_g3_2 <X> T_26_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (1380 361)  (1380 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1381 361)  (1381 361)  routing T_26_22.lc_trk_g3_1 <X> T_26_22.input_2_4
 (34 9)  (1382 361)  (1382 361)  routing T_26_22.lc_trk_g3_1 <X> T_26_22.input_2_4
 (36 9)  (1384 361)  (1384 361)  LC_4 Logic Functioning bit
 (37 9)  (1385 361)  (1385 361)  LC_4 Logic Functioning bit
 (38 9)  (1386 361)  (1386 361)  LC_4 Logic Functioning bit
 (41 9)  (1389 361)  (1389 361)  LC_4 Logic Functioning bit
 (43 9)  (1391 361)  (1391 361)  LC_4 Logic Functioning bit
 (46 9)  (1394 361)  (1394 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (1356 362)  (1356 362)  routing T_26_22.sp4_v_t_36 <X> T_26_22.sp4_h_l_42
 (9 10)  (1357 362)  (1357 362)  routing T_26_22.sp4_v_t_36 <X> T_26_22.sp4_h_l_42
 (10 10)  (1358 362)  (1358 362)  routing T_26_22.sp4_v_t_36 <X> T_26_22.sp4_h_l_42
 (15 10)  (1363 362)  (1363 362)  routing T_26_22.sp4_h_l_16 <X> T_26_22.lc_trk_g2_5
 (16 10)  (1364 362)  (1364 362)  routing T_26_22.sp4_h_l_16 <X> T_26_22.lc_trk_g2_5
 (17 10)  (1365 362)  (1365 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (1373 362)  (1373 362)  routing T_26_22.sp4_h_r_38 <X> T_26_22.lc_trk_g2_6
 (10 11)  (1358 363)  (1358 363)  routing T_26_22.sp4_h_l_39 <X> T_26_22.sp4_v_t_42
 (14 11)  (1362 363)  (1362 363)  routing T_26_22.sp4_h_l_17 <X> T_26_22.lc_trk_g2_4
 (15 11)  (1363 363)  (1363 363)  routing T_26_22.sp4_h_l_17 <X> T_26_22.lc_trk_g2_4
 (16 11)  (1364 363)  (1364 363)  routing T_26_22.sp4_h_l_17 <X> T_26_22.lc_trk_g2_4
 (17 11)  (1365 363)  (1365 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (1366 363)  (1366 363)  routing T_26_22.sp4_h_l_16 <X> T_26_22.lc_trk_g2_5
 (22 11)  (1370 363)  (1370 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1371 363)  (1371 363)  routing T_26_22.sp4_h_r_38 <X> T_26_22.lc_trk_g2_6
 (24 11)  (1372 363)  (1372 363)  routing T_26_22.sp4_h_r_38 <X> T_26_22.lc_trk_g2_6
 (14 12)  (1362 364)  (1362 364)  routing T_26_22.sp12_v_b_0 <X> T_26_22.lc_trk_g3_0
 (17 12)  (1365 364)  (1365 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (1370 364)  (1370 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1371 364)  (1371 364)  routing T_26_22.sp12_v_b_11 <X> T_26_22.lc_trk_g3_3
 (26 12)  (1374 364)  (1374 364)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (1375 364)  (1375 364)  routing T_26_22.lc_trk_g3_6 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1376 364)  (1376 364)  routing T_26_22.lc_trk_g3_6 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 364)  (1377 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 364)  (1378 364)  routing T_26_22.lc_trk_g3_6 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 364)  (1379 364)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 364)  (1380 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 364)  (1381 364)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 364)  (1382 364)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1383 364)  (1383 364)  routing T_26_22.lc_trk_g3_5 <X> T_26_22.input_2_6
 (36 12)  (1384 364)  (1384 364)  LC_6 Logic Functioning bit
 (41 12)  (1389 364)  (1389 364)  LC_6 Logic Functioning bit
 (43 12)  (1391 364)  (1391 364)  LC_6 Logic Functioning bit
 (45 12)  (1393 364)  (1393 364)  LC_6 Logic Functioning bit
 (48 12)  (1396 364)  (1396 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (1362 365)  (1362 365)  routing T_26_22.sp12_v_b_0 <X> T_26_22.lc_trk_g3_0
 (15 13)  (1363 365)  (1363 365)  routing T_26_22.sp12_v_b_0 <X> T_26_22.lc_trk_g3_0
 (17 13)  (1365 365)  (1365 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (1370 365)  (1370 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1371 365)  (1371 365)  routing T_26_22.sp4_h_l_15 <X> T_26_22.lc_trk_g3_2
 (24 13)  (1372 365)  (1372 365)  routing T_26_22.sp4_h_l_15 <X> T_26_22.lc_trk_g3_2
 (25 13)  (1373 365)  (1373 365)  routing T_26_22.sp4_h_l_15 <X> T_26_22.lc_trk_g3_2
 (27 13)  (1375 365)  (1375 365)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 365)  (1377 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 365)  (1378 365)  routing T_26_22.lc_trk_g3_6 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (1380 365)  (1380 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1381 365)  (1381 365)  routing T_26_22.lc_trk_g3_5 <X> T_26_22.input_2_6
 (34 13)  (1382 365)  (1382 365)  routing T_26_22.lc_trk_g3_5 <X> T_26_22.input_2_6
 (36 13)  (1384 365)  (1384 365)  LC_6 Logic Functioning bit
 (37 13)  (1385 365)  (1385 365)  LC_6 Logic Functioning bit
 (38 13)  (1386 365)  (1386 365)  LC_6 Logic Functioning bit
 (41 13)  (1389 365)  (1389 365)  LC_6 Logic Functioning bit
 (43 13)  (1391 365)  (1391 365)  LC_6 Logic Functioning bit
 (48 13)  (1396 365)  (1396 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1348 366)  (1348 366)  routing T_26_22.glb_netwk_4 <X> T_26_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 366)  (1349 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1353 366)  (1353 366)  routing T_26_22.sp4_v_t_38 <X> T_26_22.sp4_h_l_44
 (12 14)  (1360 366)  (1360 366)  routing T_26_22.sp4_v_t_46 <X> T_26_22.sp4_h_l_46
 (15 14)  (1363 366)  (1363 366)  routing T_26_22.sp4_v_t_32 <X> T_26_22.lc_trk_g3_5
 (16 14)  (1364 366)  (1364 366)  routing T_26_22.sp4_v_t_32 <X> T_26_22.lc_trk_g3_5
 (17 14)  (1365 366)  (1365 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1370 366)  (1370 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1371 366)  (1371 366)  routing T_26_22.sp4_h_r_31 <X> T_26_22.lc_trk_g3_7
 (24 14)  (1372 366)  (1372 366)  routing T_26_22.sp4_h_r_31 <X> T_26_22.lc_trk_g3_7
 (26 14)  (1374 366)  (1374 366)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1375 366)  (1375 366)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 366)  (1377 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 366)  (1378 366)  routing T_26_22.lc_trk_g1_5 <X> T_26_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1379 366)  (1379 366)  routing T_26_22.lc_trk_g2_4 <X> T_26_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1380 366)  (1380 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1381 366)  (1381 366)  routing T_26_22.lc_trk_g2_4 <X> T_26_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 366)  (1384 366)  LC_7 Logic Functioning bit
 (37 14)  (1385 366)  (1385 366)  LC_7 Logic Functioning bit
 (39 14)  (1387 366)  (1387 366)  LC_7 Logic Functioning bit
 (43 14)  (1391 366)  (1391 366)  LC_7 Logic Functioning bit
 (45 14)  (1393 366)  (1393 366)  LC_7 Logic Functioning bit
 (52 14)  (1400 366)  (1400 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (1352 367)  (1352 367)  routing T_26_22.sp4_v_t_38 <X> T_26_22.sp4_h_l_44
 (6 15)  (1354 367)  (1354 367)  routing T_26_22.sp4_v_t_38 <X> T_26_22.sp4_h_l_44
 (11 15)  (1359 367)  (1359 367)  routing T_26_22.sp4_v_t_46 <X> T_26_22.sp4_h_l_46
 (15 15)  (1363 367)  (1363 367)  routing T_26_22.sp4_v_t_33 <X> T_26_22.lc_trk_g3_4
 (16 15)  (1364 367)  (1364 367)  routing T_26_22.sp4_v_t_33 <X> T_26_22.lc_trk_g3_4
 (17 15)  (1365 367)  (1365 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (1369 367)  (1369 367)  routing T_26_22.sp4_h_r_31 <X> T_26_22.lc_trk_g3_7
 (22 15)  (1370 367)  (1370 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (1375 367)  (1375 367)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1376 367)  (1376 367)  routing T_26_22.lc_trk_g3_4 <X> T_26_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 367)  (1377 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (1380 367)  (1380 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1381 367)  (1381 367)  routing T_26_22.lc_trk_g3_0 <X> T_26_22.input_2_7
 (34 15)  (1382 367)  (1382 367)  routing T_26_22.lc_trk_g3_0 <X> T_26_22.input_2_7
 (36 15)  (1384 367)  (1384 367)  LC_7 Logic Functioning bit
 (37 15)  (1385 367)  (1385 367)  LC_7 Logic Functioning bit
 (38 15)  (1386 367)  (1386 367)  LC_7 Logic Functioning bit
 (39 15)  (1387 367)  (1387 367)  LC_7 Logic Functioning bit
 (52 15)  (1400 367)  (1400 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_27_22

 (4 10)  (1406 362)  (1406 362)  routing T_27_22.sp4_h_r_6 <X> T_27_22.sp4_v_t_43
 (19 10)  (1421 362)  (1421 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (5 11)  (1407 363)  (1407 363)  routing T_27_22.sp4_h_r_6 <X> T_27_22.sp4_v_t_43
 (8 14)  (1410 366)  (1410 366)  routing T_27_22.sp4_v_t_41 <X> T_27_22.sp4_h_l_47
 (9 14)  (1411 366)  (1411 366)  routing T_27_22.sp4_v_t_41 <X> T_27_22.sp4_h_l_47
 (10 14)  (1412 366)  (1412 366)  routing T_27_22.sp4_v_t_41 <X> T_27_22.sp4_h_l_47


LogicTile_28_22

 (19 4)  (1475 356)  (1475 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (2 6)  (1458 358)  (1458 358)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_22

 (5 6)  (1515 358)  (1515 358)  routing T_29_22.sp4_h_r_0 <X> T_29_22.sp4_h_l_38
 (4 7)  (1514 359)  (1514 359)  routing T_29_22.sp4_h_r_0 <X> T_29_22.sp4_h_l_38


LogicTile_30_22

 (11 0)  (1575 352)  (1575 352)  routing T_30_22.sp4_h_l_45 <X> T_30_22.sp4_v_b_2
 (13 0)  (1577 352)  (1577 352)  routing T_30_22.sp4_h_l_45 <X> T_30_22.sp4_v_b_2
 (12 1)  (1576 353)  (1576 353)  routing T_30_22.sp4_h_l_45 <X> T_30_22.sp4_v_b_2
 (5 3)  (1569 355)  (1569 355)  routing T_30_22.sp4_h_l_37 <X> T_30_22.sp4_v_t_37


IO_Tile_33_22

 (12 7)  (1738 359)  (1738 359)  routing T_33_22.span4_vert_b_2 <X> T_33_22.span4_horz_37
 (11 12)  (1737 364)  (1737 364)  routing T_33_22.span4_vert_b_3 <X> T_33_22.span4_vert_t_15


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 342)  (13 342)  routing T_0_21.span4_vert_b_14 <X> T_0_21.lc_trk_g0_6
 (5 7)  (12 343)  (12 343)  routing T_0_21.span4_vert_b_14 <X> T_0_21.lc_trk_g0_6
 (7 7)  (10 343)  (10 343)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (17 9)  (0 345)  (0 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 346)  (13 346)  routing T_0_21.span4_vert_b_10 <X> T_0_21.lc_trk_g1_2
 (10 10)  (7 346)  (7 346)  routing T_0_21.lc_trk_g0_6 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (5 11)  (12 347)  (12 347)  routing T_0_21.span4_vert_b_10 <X> T_0_21.lc_trk_g1_2
 (7 11)  (10 347)  (10 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (7 347)  (7 347)  routing T_0_21.lc_trk_g0_6 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 347)  (5 347)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_1_21

 (22 1)  (40 337)  (40 337)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (41 337)  (41 337)  routing T_1_21.sp12_h_r_10 <X> T_1_21.lc_trk_g0_2
 (0 2)  (18 338)  (18 338)  routing T_1_21.glb_netwk_6 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (1 2)  (19 338)  (19 338)  routing T_1_21.glb_netwk_6 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (2 2)  (20 338)  (20 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 4)  (43 340)  (43 340)  routing T_1_21.lft_op_2 <X> T_1_21.lc_trk_g1_2
 (31 4)  (49 340)  (49 340)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 340)  (50 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 340)  (51 340)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 340)  (52 340)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 340)  (54 340)  LC_2 Logic Functioning bit
 (37 4)  (55 340)  (55 340)  LC_2 Logic Functioning bit
 (38 4)  (56 340)  (56 340)  LC_2 Logic Functioning bit
 (39 4)  (57 340)  (57 340)  LC_2 Logic Functioning bit
 (45 4)  (63 340)  (63 340)  LC_2 Logic Functioning bit
 (47 4)  (65 340)  (65 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (40 341)  (40 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (42 341)  (42 341)  routing T_1_21.lft_op_2 <X> T_1_21.lc_trk_g1_2
 (31 5)  (49 341)  (49 341)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 341)  (54 341)  LC_2 Logic Functioning bit
 (37 5)  (55 341)  (55 341)  LC_2 Logic Functioning bit
 (38 5)  (56 341)  (56 341)  LC_2 Logic Functioning bit
 (39 5)  (57 341)  (57 341)  LC_2 Logic Functioning bit
 (32 10)  (50 346)  (50 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (55 346)  (55 346)  LC_5 Logic Functioning bit
 (39 10)  (57 346)  (57 346)  LC_5 Logic Functioning bit
 (40 10)  (58 346)  (58 346)  LC_5 Logic Functioning bit
 (41 10)  (59 346)  (59 346)  LC_5 Logic Functioning bit
 (42 10)  (60 346)  (60 346)  LC_5 Logic Functioning bit
 (43 10)  (61 346)  (61 346)  LC_5 Logic Functioning bit
 (26 11)  (44 347)  (44 347)  routing T_1_21.lc_trk_g1_2 <X> T_1_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 347)  (45 347)  routing T_1_21.lc_trk_g1_2 <X> T_1_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 347)  (47 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 347)  (49 347)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 347)  (54 347)  LC_5 Logic Functioning bit
 (38 11)  (56 347)  (56 347)  LC_5 Logic Functioning bit
 (40 11)  (58 347)  (58 347)  LC_5 Logic Functioning bit
 (41 11)  (59 347)  (59 347)  LC_5 Logic Functioning bit
 (42 11)  (60 347)  (60 347)  LC_5 Logic Functioning bit
 (43 11)  (61 347)  (61 347)  LC_5 Logic Functioning bit
 (25 14)  (43 350)  (43 350)  routing T_1_21.bnl_op_6 <X> T_1_21.lc_trk_g3_6
 (22 15)  (40 351)  (40 351)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (43 351)  (43 351)  routing T_1_21.bnl_op_6 <X> T_1_21.lc_trk_g3_6


LogicTile_5_21

 (31 2)  (265 338)  (265 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 338)  (267 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 338)  (274 338)  LC_1 Logic Functioning bit
 (41 2)  (275 338)  (275 338)  LC_1 Logic Functioning bit
 (42 2)  (276 338)  (276 338)  LC_1 Logic Functioning bit
 (43 2)  (277 338)  (277 338)  LC_1 Logic Functioning bit
 (52 2)  (286 338)  (286 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (265 339)  (265 339)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (40 3)  (274 339)  (274 339)  LC_1 Logic Functioning bit
 (41 3)  (275 339)  (275 339)  LC_1 Logic Functioning bit
 (42 3)  (276 339)  (276 339)  LC_1 Logic Functioning bit
 (43 3)  (277 339)  (277 339)  LC_1 Logic Functioning bit
 (22 11)  (256 347)  (256 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (257 347)  (257 347)  routing T_5_21.sp12_v_t_21 <X> T_5_21.lc_trk_g2_6
 (25 11)  (259 347)  (259 347)  routing T_5_21.sp12_v_t_21 <X> T_5_21.lc_trk_g2_6


LogicTile_6_21

 (3 5)  (291 341)  (291 341)  routing T_6_21.sp12_h_l_23 <X> T_6_21.sp12_h_r_0


LogicTile_7_21

 (3 5)  (345 341)  (345 341)  routing T_7_21.sp12_h_l_23 <X> T_7_21.sp12_h_r_0


RAM_Tile_8_21

 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (423 337)  (423 337)  routing T_8_21.lc_trk_g3_1 <X> T_8_21.input0_0
 (28 1)  (424 337)  (424 337)  routing T_8_21.lc_trk_g3_1 <X> T_8_21.input0_0
 (29 1)  (425 337)  (425 337)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (396 338)  (396 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (418 338)  (418 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (422 338)  (422 338)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.input0_1
 (8 3)  (404 339)  (404 339)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_t_36
 (9 3)  (405 339)  (405 339)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_t_36
 (21 3)  (417 339)  (417 339)  routing T_8_21.sp4_r_v_b_31 <X> T_8_21.lc_trk_g0_7
 (22 3)  (418 339)  (418 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 339)  (419 339)  routing T_8_21.sp4_h_r_6 <X> T_8_21.lc_trk_g0_6
 (24 3)  (420 339)  (420 339)  routing T_8_21.sp4_h_r_6 <X> T_8_21.lc_trk_g0_6
 (25 3)  (421 339)  (421 339)  routing T_8_21.sp4_h_r_6 <X> T_8_21.lc_trk_g0_6
 (27 3)  (423 339)  (423 339)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.input0_1
 (28 3)  (424 339)  (424 339)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.input0_1
 (29 3)  (425 339)  (425 339)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (14 4)  (410 340)  (410 340)  routing T_8_21.sp4_h_r_16 <X> T_8_21.lc_trk_g1_0
 (17 4)  (413 340)  (413 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (418 340)  (418 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 340)  (419 340)  routing T_8_21.sp4_h_r_3 <X> T_8_21.lc_trk_g1_3
 (24 4)  (420 340)  (420 340)  routing T_8_21.sp4_h_r_3 <X> T_8_21.lc_trk_g1_3
 (14 5)  (410 341)  (410 341)  routing T_8_21.sp4_h_r_16 <X> T_8_21.lc_trk_g1_0
 (15 5)  (411 341)  (411 341)  routing T_8_21.sp4_h_r_16 <X> T_8_21.lc_trk_g1_0
 (16 5)  (412 341)  (412 341)  routing T_8_21.sp4_h_r_16 <X> T_8_21.lc_trk_g1_0
 (17 5)  (413 341)  (413 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (18 5)  (414 341)  (414 341)  routing T_8_21.sp4_r_v_b_25 <X> T_8_21.lc_trk_g1_1
 (21 5)  (417 341)  (417 341)  routing T_8_21.sp4_h_r_3 <X> T_8_21.lc_trk_g1_3
 (22 5)  (418 341)  (418 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (421 341)  (421 341)  routing T_8_21.sp4_r_v_b_26 <X> T_8_21.lc_trk_g1_2
 (26 5)  (422 341)  (422 341)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.input0_2
 (27 5)  (423 341)  (423 341)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.input0_2
 (28 5)  (424 341)  (424 341)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.input0_2
 (29 5)  (425 341)  (425 341)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (3 6)  (399 342)  (399 342)  routing T_8_21.sp12_h_r_0 <X> T_8_21.sp12_v_t_23
 (6 6)  (402 342)  (402 342)  routing T_8_21.sp4_v_b_0 <X> T_8_21.sp4_v_t_38
 (17 6)  (413 342)  (413 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (422 342)  (422 342)  routing T_8_21.lc_trk_g0_7 <X> T_8_21.input0_3
 (3 7)  (399 343)  (399 343)  routing T_8_21.sp12_h_r_0 <X> T_8_21.sp12_v_t_23
 (5 7)  (401 343)  (401 343)  routing T_8_21.sp4_v_b_0 <X> T_8_21.sp4_v_t_38
 (17 7)  (413 343)  (413 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (414 343)  (414 343)  routing T_8_21.sp4_r_v_b_29 <X> T_8_21.lc_trk_g1_5
 (26 7)  (422 343)  (422 343)  routing T_8_21.lc_trk_g0_7 <X> T_8_21.input0_3
 (29 7)  (425 343)  (425 343)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (6 8)  (402 344)  (402 344)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_b_6
 (26 8)  (422 344)  (422 344)  routing T_8_21.lc_trk_g0_6 <X> T_8_21.input0_4
 (28 8)  (424 344)  (424 344)  routing T_8_21.lc_trk_g2_7 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (426 344)  (426 344)  routing T_8_21.lc_trk_g2_7 <X> T_8_21.wire_bram/ram/WDATA_11
 (26 9)  (422 345)  (422 345)  routing T_8_21.lc_trk_g0_6 <X> T_8_21.input0_4
 (29 9)  (425 345)  (425 345)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (30 9)  (426 345)  (426 345)  routing T_8_21.lc_trk_g2_7 <X> T_8_21.wire_bram/ram/WDATA_11
 (40 9)  (436 345)  (436 345)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (3 10)  (399 346)  (399 346)  routing T_8_21.sp12_h_r_1 <X> T_8_21.sp12_h_l_22
 (4 10)  (400 346)  (400 346)  routing T_8_21.sp4_h_r_6 <X> T_8_21.sp4_v_t_43
 (22 10)  (418 346)  (418 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (419 346)  (419 346)  routing T_8_21.sp4_h_r_31 <X> T_8_21.lc_trk_g2_7
 (24 10)  (420 346)  (420 346)  routing T_8_21.sp4_h_r_31 <X> T_8_21.lc_trk_g2_7
 (3 11)  (399 347)  (399 347)  routing T_8_21.sp12_h_r_1 <X> T_8_21.sp12_h_l_22
 (5 11)  (401 347)  (401 347)  routing T_8_21.sp4_h_r_6 <X> T_8_21.sp4_v_t_43
 (21 11)  (417 347)  (417 347)  routing T_8_21.sp4_h_r_31 <X> T_8_21.lc_trk_g2_7
 (27 11)  (423 347)  (423 347)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.input0_5
 (28 11)  (424 347)  (424 347)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.input0_5
 (29 11)  (425 347)  (425 347)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (428 347)  (428 347)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_2 input2_5
 (34 11)  (430 347)  (430 347)  routing T_8_21.lc_trk_g1_2 <X> T_8_21.input2_5
 (35 11)  (431 347)  (431 347)  routing T_8_21.lc_trk_g1_2 <X> T_8_21.input2_5
 (16 12)  (412 348)  (412 348)  routing T_8_21.sp4_v_b_25 <X> T_8_21.lc_trk_g3_1
 (17 12)  (413 348)  (413 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (414 348)  (414 348)  routing T_8_21.sp4_v_b_25 <X> T_8_21.lc_trk_g3_1
 (21 12)  (417 348)  (417 348)  routing T_8_21.sp4_h_l_22 <X> T_8_21.lc_trk_g3_3
 (22 12)  (418 348)  (418 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (419 348)  (419 348)  routing T_8_21.sp4_h_l_22 <X> T_8_21.lc_trk_g3_3
 (24 12)  (420 348)  (420 348)  routing T_8_21.sp4_h_l_22 <X> T_8_21.lc_trk_g3_3
 (14 13)  (410 349)  (410 349)  routing T_8_21.sp12_v_b_16 <X> T_8_21.lc_trk_g3_0
 (16 13)  (412 349)  (412 349)  routing T_8_21.sp12_v_b_16 <X> T_8_21.lc_trk_g3_0
 (17 13)  (413 349)  (413 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (422 349)  (422 349)  routing T_8_21.lc_trk_g1_3 <X> T_8_21.input0_6
 (27 13)  (423 349)  (423 349)  routing T_8_21.lc_trk_g1_3 <X> T_8_21.input0_6
 (29 13)  (425 349)  (425 349)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 349)  (428 349)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (430 349)  (430 349)  routing T_8_21.lc_trk_g1_1 <X> T_8_21.input2_6
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (4 14)  (400 350)  (400 350)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_t_44
 (6 14)  (402 350)  (402 350)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_t_44
 (26 14)  (422 350)  (422 350)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.input0_7
 (0 15)  (396 351)  (396 351)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_bram/ram/RE
 (5 15)  (401 351)  (401 351)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_t_44
 (17 15)  (413 351)  (413 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (423 351)  (423 351)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.input0_7
 (29 15)  (425 351)  (425 351)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (32 15)  (428 351)  (428 351)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (430 351)  (430 351)  routing T_8_21.lc_trk_g1_0 <X> T_8_21.input2_7


LogicTile_9_21

 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (442 338)  (442 338)  routing T_9_21.sp4_v_b_4 <X> T_9_21.sp4_v_t_37
 (6 2)  (444 338)  (444 338)  routing T_9_21.sp4_v_b_4 <X> T_9_21.sp4_v_t_37
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (37 2)  (475 338)  (475 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (45 2)  (483 338)  (483 338)  LC_1 Logic Functioning bit
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 339)  (474 339)  LC_1 Logic Functioning bit
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (38 3)  (476 339)  (476 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (46 3)  (484 339)  (484 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (459 341)  (459 341)  routing T_9_21.sp4_r_v_b_27 <X> T_9_21.lc_trk_g1_3
 (14 6)  (452 342)  (452 342)  routing T_9_21.sp12_h_l_3 <X> T_9_21.lc_trk_g1_4
 (14 7)  (452 343)  (452 343)  routing T_9_21.sp12_h_l_3 <X> T_9_21.lc_trk_g1_4
 (15 7)  (453 343)  (453 343)  routing T_9_21.sp12_h_l_3 <X> T_9_21.lc_trk_g1_4
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 344)  (474 344)  LC_4 Logic Functioning bit
 (37 8)  (475 344)  (475 344)  LC_4 Logic Functioning bit
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (45 8)  (483 344)  (483 344)  LC_4 Logic Functioning bit
 (18 9)  (456 345)  (456 345)  routing T_9_21.sp4_r_v_b_33 <X> T_9_21.lc_trk_g2_1
 (36 9)  (474 345)  (474 345)  LC_4 Logic Functioning bit
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (38 9)  (476 345)  (476 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (4 10)  (442 346)  (442 346)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_43
 (6 10)  (444 346)  (444 346)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_43
 (25 10)  (463 346)  (463 346)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g2_6
 (5 11)  (443 347)  (443 347)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_43
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (453 348)  (453 348)  routing T_9_21.sp4_h_r_25 <X> T_9_21.lc_trk_g3_1
 (16 12)  (454 348)  (454 348)  routing T_9_21.sp4_h_r_25 <X> T_9_21.lc_trk_g3_1
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (31 12)  (469 348)  (469 348)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 348)  (471 348)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 348)  (472 348)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (45 12)  (483 348)  (483 348)  LC_6 Logic Functioning bit
 (18 13)  (456 349)  (456 349)  routing T_9_21.sp4_h_r_25 <X> T_9_21.lc_trk_g3_1
 (19 13)  (457 349)  (457 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (36 13)  (474 349)  (474 349)  LC_6 Logic Functioning bit
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (38 13)  (476 349)  (476 349)  LC_6 Logic Functioning bit
 (39 13)  (477 349)  (477 349)  LC_6 Logic Functioning bit
 (14 14)  (452 350)  (452 350)  routing T_9_21.wire_logic_cluster/lc_4/out <X> T_9_21.lc_trk_g3_4
 (27 14)  (465 350)  (465 350)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 350)  (471 350)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 350)  (472 350)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 350)  (474 350)  LC_7 Logic Functioning bit
 (37 14)  (475 350)  (475 350)  LC_7 Logic Functioning bit
 (38 14)  (476 350)  (476 350)  LC_7 Logic Functioning bit
 (39 14)  (477 350)  (477 350)  LC_7 Logic Functioning bit
 (8 15)  (446 351)  (446 351)  routing T_9_21.sp4_h_r_10 <X> T_9_21.sp4_v_t_47
 (9 15)  (447 351)  (447 351)  routing T_9_21.sp4_h_r_10 <X> T_9_21.sp4_v_t_47
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 351)  (468 351)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (37 15)  (475 351)  (475 351)  LC_7 Logic Functioning bit
 (38 15)  (476 351)  (476 351)  LC_7 Logic Functioning bit
 (39 15)  (477 351)  (477 351)  LC_7 Logic Functioning bit
 (41 15)  (479 351)  (479 351)  LC_7 Logic Functioning bit
 (43 15)  (481 351)  (481 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (13 1)  (505 337)  (505 337)  routing T_10_21.sp4_v_t_44 <X> T_10_21.sp4_h_r_2
 (18 1)  (510 337)  (510 337)  routing T_10_21.sp4_r_v_b_34 <X> T_10_21.lc_trk_g0_1
 (11 2)  (503 338)  (503 338)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_v_t_39
 (13 2)  (505 338)  (505 338)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_v_t_39
 (27 2)  (519 338)  (519 338)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 338)  (525 338)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 338)  (527 338)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.input_2_1
 (37 2)  (529 338)  (529 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (39 2)  (531 338)  (531 338)  LC_1 Logic Functioning bit
 (40 2)  (532 338)  (532 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (42 2)  (534 338)  (534 338)  LC_1 Logic Functioning bit
 (43 2)  (535 338)  (535 338)  LC_1 Logic Functioning bit
 (12 3)  (504 339)  (504 339)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_v_t_39
 (26 3)  (518 339)  (518 339)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 339)  (520 339)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 339)  (523 339)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 339)  (524 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (525 339)  (525 339)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.input_2_1
 (34 3)  (526 339)  (526 339)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.input_2_1
 (35 3)  (527 339)  (527 339)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.input_2_1
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (37 3)  (529 339)  (529 339)  LC_1 Logic Functioning bit
 (40 3)  (532 339)  (532 339)  LC_1 Logic Functioning bit
 (41 3)  (533 339)  (533 339)  LC_1 Logic Functioning bit
 (51 3)  (543 339)  (543 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (506 340)  (506 340)  routing T_10_21.sp4_h_r_8 <X> T_10_21.lc_trk_g1_0
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 340)  (525 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (38 4)  (530 340)  (530 340)  LC_2 Logic Functioning bit
 (53 4)  (545 340)  (545 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (497 341)  (497 341)  routing T_10_21.sp4_h_r_3 <X> T_10_21.sp4_v_b_3
 (15 5)  (507 341)  (507 341)  routing T_10_21.sp4_h_r_8 <X> T_10_21.lc_trk_g1_0
 (16 5)  (508 341)  (508 341)  routing T_10_21.sp4_h_r_8 <X> T_10_21.lc_trk_g1_0
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (51 5)  (543 341)  (543 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (31 6)  (523 342)  (523 342)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 342)  (525 342)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 342)  (527 342)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.input_2_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (40 6)  (532 342)  (532 342)  LC_3 Logic Functioning bit
 (48 6)  (540 342)  (540 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 343)  (524 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (525 343)  (525 343)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.input_2_3
 (36 7)  (528 343)  (528 343)  LC_3 Logic Functioning bit
 (37 7)  (529 343)  (529 343)  LC_3 Logic Functioning bit
 (41 7)  (533 343)  (533 343)  LC_3 Logic Functioning bit
 (21 8)  (513 344)  (513 344)  routing T_10_21.sp4_v_t_14 <X> T_10_21.lc_trk_g2_3
 (22 8)  (514 344)  (514 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (515 344)  (515 344)  routing T_10_21.sp4_v_t_14 <X> T_10_21.lc_trk_g2_3
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (515 345)  (515 345)  routing T_10_21.sp12_v_t_9 <X> T_10_21.lc_trk_g2_2
 (9 10)  (501 346)  (501 346)  routing T_10_21.sp4_h_r_4 <X> T_10_21.sp4_h_l_42
 (10 10)  (502 346)  (502 346)  routing T_10_21.sp4_h_r_4 <X> T_10_21.sp4_h_l_42
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (506 347)  (506 347)  routing T_10_21.sp4_r_v_b_36 <X> T_10_21.lc_trk_g2_4
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (510 347)  (510 347)  routing T_10_21.sp4_r_v_b_37 <X> T_10_21.lc_trk_g2_5
 (25 12)  (517 348)  (517 348)  routing T_10_21.rgt_op_2 <X> T_10_21.lc_trk_g3_2
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 349)  (516 349)  routing T_10_21.rgt_op_2 <X> T_10_21.lc_trk_g3_2
 (11 15)  (503 351)  (503 351)  routing T_10_21.sp4_h_r_11 <X> T_10_21.sp4_h_l_46
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_11_21

 (26 0)  (572 336)  (572 336)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 336)  (573 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 336)  (574 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 336)  (576 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 336)  (581 336)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.input_2_0
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (48 0)  (594 336)  (594 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (560 337)  (560 337)  routing T_11_21.top_op_0 <X> T_11_21.lc_trk_g0_0
 (15 1)  (561 337)  (561 337)  routing T_11_21.top_op_0 <X> T_11_21.lc_trk_g0_0
 (17 1)  (563 337)  (563 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 337)  (570 337)  routing T_11_21.top_op_2 <X> T_11_21.lc_trk_g0_2
 (25 1)  (571 337)  (571 337)  routing T_11_21.top_op_2 <X> T_11_21.lc_trk_g0_2
 (27 1)  (573 337)  (573 337)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 337)  (574 337)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 337)  (576 337)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 337)  (578 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (38 1)  (584 337)  (584 337)  LC_0 Logic Functioning bit
 (48 1)  (594 337)  (594 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (597 337)  (597 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (9 2)  (555 338)  (555 338)  routing T_11_21.sp4_v_b_1 <X> T_11_21.sp4_h_l_36
 (13 2)  (559 338)  (559 338)  routing T_11_21.sp4_h_r_2 <X> T_11_21.sp4_v_t_39
 (17 2)  (563 338)  (563 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (572 338)  (572 338)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (12 3)  (558 339)  (558 339)  routing T_11_21.sp4_h_r_2 <X> T_11_21.sp4_v_t_39
 (14 3)  (560 339)  (560 339)  routing T_11_21.sp4_h_r_4 <X> T_11_21.lc_trk_g0_4
 (15 3)  (561 339)  (561 339)  routing T_11_21.sp4_h_r_4 <X> T_11_21.lc_trk_g0_4
 (16 3)  (562 339)  (562 339)  routing T_11_21.sp4_h_r_4 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (564 339)  (564 339)  routing T_11_21.sp4_r_v_b_29 <X> T_11_21.lc_trk_g0_5
 (21 3)  (567 339)  (567 339)  routing T_11_21.sp4_r_v_b_31 <X> T_11_21.lc_trk_g0_7
 (26 3)  (572 339)  (572 339)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 339)  (574 339)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 339)  (576 339)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 339)  (577 339)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 339)  (578 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 339)  (579 339)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.input_2_1
 (34 3)  (580 339)  (580 339)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.input_2_1
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (9 4)  (555 340)  (555 340)  routing T_11_21.sp4_v_t_41 <X> T_11_21.sp4_h_r_4
 (12 4)  (558 340)  (558 340)  routing T_11_21.sp4_v_t_40 <X> T_11_21.sp4_h_r_5
 (15 4)  (561 340)  (561 340)  routing T_11_21.sp4_h_r_1 <X> T_11_21.lc_trk_g1_1
 (16 4)  (562 340)  (562 340)  routing T_11_21.sp4_h_r_1 <X> T_11_21.lc_trk_g1_1
 (17 4)  (563 340)  (563 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (28 4)  (574 340)  (574 340)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 340)  (576 340)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 340)  (577 340)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (46 4)  (592 340)  (592 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 340)  (596 340)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (564 341)  (564 341)  routing T_11_21.sp4_h_r_1 <X> T_11_21.lc_trk_g1_1
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (52 5)  (598 341)  (598 341)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (12 6)  (558 342)  (558 342)  routing T_11_21.sp4_v_b_5 <X> T_11_21.sp4_h_l_40
 (28 6)  (574 342)  (574 342)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 342)  (576 342)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 342)  (579 342)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 342)  (581 342)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.input_2_3
 (37 6)  (583 342)  (583 342)  LC_3 Logic Functioning bit
 (41 6)  (587 342)  (587 342)  LC_3 Logic Functioning bit
 (26 7)  (572 343)  (572 343)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 343)  (578 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (39 7)  (585 343)  (585 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (4 8)  (550 344)  (550 344)  routing T_11_21.sp4_v_t_43 <X> T_11_21.sp4_v_b_6
 (14 8)  (560 344)  (560 344)  routing T_11_21.wire_logic_cluster/lc_0/out <X> T_11_21.lc_trk_g2_0
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 344)  (564 344)  routing T_11_21.bnl_op_1 <X> T_11_21.lc_trk_g2_1
 (21 8)  (567 344)  (567 344)  routing T_11_21.rgt_op_3 <X> T_11_21.lc_trk_g2_3
 (22 8)  (568 344)  (568 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 344)  (570 344)  routing T_11_21.rgt_op_3 <X> T_11_21.lc_trk_g2_3
 (26 8)  (572 344)  (572 344)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 344)  (576 344)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 344)  (577 344)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (586 344)  (586 344)  LC_4 Logic Functioning bit
 (41 8)  (587 344)  (587 344)  LC_4 Logic Functioning bit
 (50 8)  (596 344)  (596 344)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (555 345)  (555 345)  routing T_11_21.sp4_v_t_42 <X> T_11_21.sp4_v_b_7
 (17 9)  (563 345)  (563 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (564 345)  (564 345)  routing T_11_21.bnl_op_1 <X> T_11_21.lc_trk_g2_1
 (28 9)  (574 345)  (574 345)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 345)  (577 345)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 345)  (583 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (41 9)  (587 345)  (587 345)  LC_4 Logic Functioning bit
 (43 9)  (589 345)  (589 345)  LC_4 Logic Functioning bit
 (16 10)  (562 346)  (562 346)  routing T_11_21.sp4_v_b_37 <X> T_11_21.lc_trk_g2_5
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 346)  (564 346)  routing T_11_21.sp4_v_b_37 <X> T_11_21.lc_trk_g2_5
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 346)  (570 346)  routing T_11_21.tnl_op_7 <X> T_11_21.lc_trk_g2_7
 (26 10)  (572 346)  (572 346)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 346)  (573 346)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 346)  (579 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 346)  (583 346)  LC_5 Logic Functioning bit
 (39 10)  (585 346)  (585 346)  LC_5 Logic Functioning bit
 (40 10)  (586 346)  (586 346)  LC_5 Logic Functioning bit
 (41 10)  (587 346)  (587 346)  LC_5 Logic Functioning bit
 (15 11)  (561 347)  (561 347)  routing T_11_21.tnr_op_4 <X> T_11_21.lc_trk_g2_4
 (17 11)  (563 347)  (563 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (564 347)  (564 347)  routing T_11_21.sp4_v_b_37 <X> T_11_21.lc_trk_g2_5
 (21 11)  (567 347)  (567 347)  routing T_11_21.tnl_op_7 <X> T_11_21.lc_trk_g2_7
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 347)  (569 347)  routing T_11_21.sp4_v_b_46 <X> T_11_21.lc_trk_g2_6
 (24 11)  (570 347)  (570 347)  routing T_11_21.sp4_v_b_46 <X> T_11_21.lc_trk_g2_6
 (26 11)  (572 347)  (572 347)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 347)  (574 347)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 347)  (578 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 347)  (579 347)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.input_2_5
 (34 11)  (580 347)  (580 347)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.input_2_5
 (38 11)  (584 347)  (584 347)  LC_5 Logic Functioning bit
 (39 11)  (585 347)  (585 347)  LC_5 Logic Functioning bit
 (41 11)  (587 347)  (587 347)  LC_5 Logic Functioning bit
 (43 11)  (589 347)  (589 347)  LC_5 Logic Functioning bit
 (15 12)  (561 348)  (561 348)  routing T_11_21.rgt_op_1 <X> T_11_21.lc_trk_g3_1
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 348)  (564 348)  routing T_11_21.rgt_op_1 <X> T_11_21.lc_trk_g3_1
 (27 12)  (573 348)  (573 348)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 348)  (574 348)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (39 12)  (585 348)  (585 348)  LC_6 Logic Functioning bit
 (43 12)  (589 348)  (589 348)  LC_6 Logic Functioning bit
 (50 12)  (596 348)  (596 348)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (559 349)  (559 349)  routing T_11_21.sp4_v_t_43 <X> T_11_21.sp4_h_r_11
 (15 13)  (561 349)  (561 349)  routing T_11_21.sp4_v_t_29 <X> T_11_21.lc_trk_g3_0
 (16 13)  (562 349)  (562 349)  routing T_11_21.sp4_v_t_29 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 349)  (569 349)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g3_2
 (24 13)  (570 349)  (570 349)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g3_2
 (27 13)  (573 349)  (573 349)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 349)  (574 349)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 349)  (576 349)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 349)  (577 349)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (40 13)  (586 349)  (586 349)  LC_6 Logic Functioning bit
 (41 13)  (587 349)  (587 349)  LC_6 Logic Functioning bit
 (42 13)  (588 349)  (588 349)  LC_6 Logic Functioning bit
 (14 14)  (560 350)  (560 350)  routing T_11_21.rgt_op_4 <X> T_11_21.lc_trk_g3_4
 (16 14)  (562 350)  (562 350)  routing T_11_21.sp4_v_b_37 <X> T_11_21.lc_trk_g3_5
 (17 14)  (563 350)  (563 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 350)  (564 350)  routing T_11_21.sp4_v_b_37 <X> T_11_21.lc_trk_g3_5
 (25 14)  (571 350)  (571 350)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g3_6
 (26 14)  (572 350)  (572 350)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 350)  (574 350)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 350)  (582 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (50 14)  (596 350)  (596 350)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (561 351)  (561 351)  routing T_11_21.rgt_op_4 <X> T_11_21.lc_trk_g3_4
 (17 15)  (563 351)  (563 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (564 351)  (564 351)  routing T_11_21.sp4_v_b_37 <X> T_11_21.lc_trk_g3_5
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 351)  (569 351)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g3_6
 (25 15)  (571 351)  (571 351)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g3_6
 (27 15)  (573 351)  (573 351)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 351)  (574 351)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (38 15)  (584 351)  (584 351)  LC_7 Logic Functioning bit
 (43 15)  (589 351)  (589 351)  LC_7 Logic Functioning bit
 (46 15)  (592 351)  (592 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_21

 (14 0)  (614 336)  (614 336)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g0_0
 (15 0)  (615 336)  (615 336)  routing T_12_21.top_op_1 <X> T_12_21.lc_trk_g0_1
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (621 336)  (621 336)  routing T_12_21.lft_op_3 <X> T_12_21.lc_trk_g0_3
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 336)  (624 336)  routing T_12_21.lft_op_3 <X> T_12_21.lc_trk_g0_3
 (26 0)  (626 336)  (626 336)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 336)  (631 336)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 336)  (635 336)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_0
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (38 0)  (638 336)  (638 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (40 0)  (640 336)  (640 336)  LC_0 Logic Functioning bit
 (9 1)  (609 337)  (609 337)  routing T_12_21.sp4_v_t_40 <X> T_12_21.sp4_v_b_1
 (10 1)  (610 337)  (610 337)  routing T_12_21.sp4_v_t_40 <X> T_12_21.sp4_v_b_1
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (618 337)  (618 337)  routing T_12_21.top_op_1 <X> T_12_21.lc_trk_g0_1
 (26 1)  (626 337)  (626 337)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 337)  (627 337)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 337)  (628 337)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 337)  (633 337)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_0
 (34 1)  (634 337)  (634 337)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_0
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (40 1)  (640 337)  (640 337)  LC_0 Logic Functioning bit
 (42 1)  (642 337)  (642 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (14 2)  (614 338)  (614 338)  routing T_12_21.lft_op_4 <X> T_12_21.lc_trk_g0_4
 (26 2)  (626 338)  (626 338)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 338)  (627 338)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 338)  (628 338)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 338)  (640 338)  LC_1 Logic Functioning bit
 (41 2)  (641 338)  (641 338)  LC_1 Logic Functioning bit
 (42 2)  (642 338)  (642 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (50 2)  (650 338)  (650 338)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (615 339)  (615 339)  routing T_12_21.lft_op_4 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 339)  (630 339)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (40 3)  (640 339)  (640 339)  LC_1 Logic Functioning bit
 (43 3)  (643 339)  (643 339)  LC_1 Logic Functioning bit
 (14 4)  (614 340)  (614 340)  routing T_12_21.lft_op_0 <X> T_12_21.lc_trk_g1_0
 (21 4)  (621 340)  (621 340)  routing T_12_21.wire_logic_cluster/lc_3/out <X> T_12_21.lc_trk_g1_3
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 340)  (637 340)  LC_2 Logic Functioning bit
 (39 4)  (639 340)  (639 340)  LC_2 Logic Functioning bit
 (48 4)  (648 340)  (648 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (615 341)  (615 341)  routing T_12_21.lft_op_0 <X> T_12_21.lc_trk_g1_0
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (5 6)  (605 342)  (605 342)  routing T_12_21.sp4_v_b_3 <X> T_12_21.sp4_h_l_38
 (15 6)  (615 342)  (615 342)  routing T_12_21.top_op_5 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 342)  (631 342)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (39 6)  (639 342)  (639 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (42 6)  (642 342)  (642 342)  LC_3 Logic Functioning bit
 (14 7)  (614 343)  (614 343)  routing T_12_21.top_op_4 <X> T_12_21.lc_trk_g1_4
 (15 7)  (615 343)  (615 343)  routing T_12_21.top_op_4 <X> T_12_21.lc_trk_g1_4
 (17 7)  (617 343)  (617 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (618 343)  (618 343)  routing T_12_21.top_op_5 <X> T_12_21.lc_trk_g1_5
 (26 7)  (626 343)  (626 343)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 343)  (632 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (37 7)  (637 343)  (637 343)  LC_3 Logic Functioning bit
 (40 7)  (640 343)  (640 343)  LC_3 Logic Functioning bit
 (41 7)  (641 343)  (641 343)  LC_3 Logic Functioning bit
 (48 7)  (648 343)  (648 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 344)  (628 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 344)  (633 344)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (40 8)  (640 344)  (640 344)  LC_4 Logic Functioning bit
 (42 8)  (642 344)  (642 344)  LC_4 Logic Functioning bit
 (50 8)  (650 344)  (650 344)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (626 345)  (626 345)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 345)  (628 345)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 345)  (631 345)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (39 9)  (639 345)  (639 345)  LC_4 Logic Functioning bit
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (43 9)  (643 345)  (643 345)  LC_4 Logic Functioning bit
 (5 10)  (605 346)  (605 346)  routing T_12_21.sp4_h_r_3 <X> T_12_21.sp4_h_l_43
 (16 10)  (616 346)  (616 346)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g2_5
 (17 10)  (617 346)  (617 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 346)  (618 346)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g2_5
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 346)  (634 346)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (50 10)  (650 346)  (650 346)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (604 347)  (604 347)  routing T_12_21.sp4_h_r_3 <X> T_12_21.sp4_h_l_43
 (27 11)  (627 347)  (627 347)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 347)  (631 347)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (40 11)  (640 347)  (640 347)  LC_5 Logic Functioning bit
 (48 11)  (648 347)  (648 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g3_1
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 348)  (623 348)  routing T_12_21.sp4_v_t_30 <X> T_12_21.lc_trk_g3_3
 (24 12)  (624 348)  (624 348)  routing T_12_21.sp4_v_t_30 <X> T_12_21.lc_trk_g3_3
 (26 12)  (626 348)  (626 348)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 348)  (631 348)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 348)  (635 348)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_6
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 349)  (623 349)  routing T_12_21.sp4_h_l_15 <X> T_12_21.lc_trk_g3_2
 (24 13)  (624 349)  (624 349)  routing T_12_21.sp4_h_l_15 <X> T_12_21.lc_trk_g3_2
 (25 13)  (625 349)  (625 349)  routing T_12_21.sp4_h_l_15 <X> T_12_21.lc_trk_g3_2
 (26 13)  (626 349)  (626 349)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 349)  (627 349)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 349)  (628 349)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 349)  (632 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (633 349)  (633 349)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_6
 (34 13)  (634 349)  (634 349)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_6
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (41 13)  (641 349)  (641 349)  LC_6 Logic Functioning bit
 (42 13)  (642 349)  (642 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (46 13)  (646 349)  (646 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (616 350)  (616 350)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g3_5
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 350)  (618 350)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g3_5
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 350)  (623 350)  routing T_12_21.sp4_v_b_47 <X> T_12_21.lc_trk_g3_7
 (24 14)  (624 350)  (624 350)  routing T_12_21.sp4_v_b_47 <X> T_12_21.lc_trk_g3_7
 (25 14)  (625 350)  (625 350)  routing T_12_21.wire_logic_cluster/lc_6/out <X> T_12_21.lc_trk_g3_6
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_21

 (28 0)  (682 336)  (682 336)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 336)  (684 336)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 336)  (687 336)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 336)  (688 336)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 336)  (689 336)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.input_2_0
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (40 0)  (694 336)  (694 336)  LC_0 Logic Functioning bit
 (41 0)  (695 336)  (695 336)  LC_0 Logic Functioning bit
 (42 0)  (696 336)  (696 336)  LC_0 Logic Functioning bit
 (43 0)  (697 336)  (697 336)  LC_0 Logic Functioning bit
 (52 0)  (706 336)  (706 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (680 337)  (680 337)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 337)  (681 337)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 337)  (682 337)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 337)  (684 337)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 337)  (687 337)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.input_2_0
 (34 1)  (688 337)  (688 337)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.input_2_0
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (38 1)  (692 337)  (692 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (40 1)  (694 337)  (694 337)  LC_0 Logic Functioning bit
 (41 1)  (695 337)  (695 337)  LC_0 Logic Functioning bit
 (42 1)  (696 337)  (696 337)  LC_0 Logic Functioning bit
 (43 1)  (697 337)  (697 337)  LC_0 Logic Functioning bit
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (659 338)  (659 338)  routing T_13_21.sp4_h_r_9 <X> T_13_21.sp4_h_l_37
 (13 2)  (667 338)  (667 338)  routing T_13_21.sp4_h_r_2 <X> T_13_21.sp4_v_t_39
 (21 2)  (675 338)  (675 338)  routing T_13_21.bnr_op_7 <X> T_13_21.lc_trk_g0_7
 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (679 338)  (679 338)  routing T_13_21.wire_logic_cluster/lc_6/out <X> T_13_21.lc_trk_g0_6
 (4 3)  (658 339)  (658 339)  routing T_13_21.sp4_h_r_9 <X> T_13_21.sp4_h_l_37
 (12 3)  (666 339)  (666 339)  routing T_13_21.sp4_h_r_2 <X> T_13_21.sp4_v_t_39
 (21 3)  (675 339)  (675 339)  routing T_13_21.bnr_op_7 <X> T_13_21.lc_trk_g0_7
 (22 3)  (676 339)  (676 339)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (1 4)  (655 340)  (655 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (657 340)  (657 340)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_h_r_0
 (12 4)  (666 340)  (666 340)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_h_r_5
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (654 341)  (654 341)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (1 5)  (655 341)  (655 341)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (3 5)  (657 341)  (657 341)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_h_r_0
 (13 5)  (667 341)  (667 341)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_h_r_5
 (26 6)  (680 342)  (680 342)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 342)  (684 342)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 342)  (689 342)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.input_2_3
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (26 7)  (680 343)  (680 343)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 343)  (686 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 343)  (687 343)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.input_2_3
 (42 7)  (696 343)  (696 343)  LC_3 Logic Functioning bit
 (14 10)  (668 346)  (668 346)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g2_4
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.wire_logic_cluster/lc_5/out <X> T_13_21.lc_trk_g2_5
 (21 10)  (675 346)  (675 346)  routing T_13_21.sp4_v_t_26 <X> T_13_21.lc_trk_g2_7
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 346)  (677 346)  routing T_13_21.sp4_v_t_26 <X> T_13_21.lc_trk_g2_7
 (25 10)  (679 346)  (679 346)  routing T_13_21.rgt_op_6 <X> T_13_21.lc_trk_g2_6
 (26 10)  (680 346)  (680 346)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 346)  (684 346)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 346)  (687 346)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 346)  (689 346)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.input_2_5
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (45 10)  (699 346)  (699 346)  LC_5 Logic Functioning bit
 (14 11)  (668 347)  (668 347)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g2_4
 (15 11)  (669 347)  (669 347)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g2_4
 (16 11)  (670 347)  (670 347)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (675 347)  (675 347)  routing T_13_21.sp4_v_t_26 <X> T_13_21.lc_trk_g2_7
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 347)  (678 347)  routing T_13_21.rgt_op_6 <X> T_13_21.lc_trk_g2_6
 (26 11)  (680 347)  (680 347)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 347)  (684 347)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 347)  (686 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 347)  (687 347)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.input_2_5
 (42 11)  (696 347)  (696 347)  LC_5 Logic Functioning bit
 (21 12)  (675 348)  (675 348)  routing T_13_21.sp4_h_r_35 <X> T_13_21.lc_trk_g3_3
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 348)  (677 348)  routing T_13_21.sp4_h_r_35 <X> T_13_21.lc_trk_g3_3
 (24 12)  (678 348)  (678 348)  routing T_13_21.sp4_h_r_35 <X> T_13_21.lc_trk_g3_3
 (26 12)  (680 348)  (680 348)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 348)  (684 348)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 348)  (685 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 348)  (687 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (14 13)  (668 349)  (668 349)  routing T_13_21.sp4_r_v_b_40 <X> T_13_21.lc_trk_g3_0
 (17 13)  (671 349)  (671 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (682 349)  (682 349)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 349)  (684 349)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 349)  (685 349)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 349)  (690 349)  LC_6 Logic Functioning bit
 (38 13)  (692 349)  (692 349)  LC_6 Logic Functioning bit
 (8 14)  (662 350)  (662 350)  routing T_13_21.sp4_h_r_2 <X> T_13_21.sp4_h_l_47
 (10 14)  (664 350)  (664 350)  routing T_13_21.sp4_h_r_2 <X> T_13_21.sp4_h_l_47
 (15 14)  (669 350)  (669 350)  routing T_13_21.sp4_h_l_16 <X> T_13_21.lc_trk_g3_5
 (16 14)  (670 350)  (670 350)  routing T_13_21.sp4_h_l_16 <X> T_13_21.lc_trk_g3_5
 (17 14)  (671 350)  (671 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (679 350)  (679 350)  routing T_13_21.rgt_op_6 <X> T_13_21.lc_trk_g3_6
 (26 14)  (680 350)  (680 350)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 350)  (682 350)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 350)  (684 350)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 350)  (685 350)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 350)  (687 350)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (41 14)  (695 350)  (695 350)  LC_7 Logic Functioning bit
 (43 14)  (697 350)  (697 350)  LC_7 Logic Functioning bit
 (18 15)  (672 351)  (672 351)  routing T_13_21.sp4_h_l_16 <X> T_13_21.lc_trk_g3_5
 (19 15)  (673 351)  (673 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 351)  (678 351)  routing T_13_21.rgt_op_6 <X> T_13_21.lc_trk_g3_6
 (26 15)  (680 351)  (680 351)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 351)  (684 351)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_7/in_1


LogicTile_14_21

 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (723 339)  (723 339)  routing T_14_21.sp4_v_t_9 <X> T_14_21.lc_trk_g0_4
 (16 3)  (724 339)  (724 339)  routing T_14_21.sp4_v_t_9 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (3 4)  (711 340)  (711 340)  routing T_14_21.sp12_v_b_0 <X> T_14_21.sp12_h_r_0
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (47 4)  (755 340)  (755 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (3 5)  (711 341)  (711 341)  routing T_14_21.sp12_v_b_0 <X> T_14_21.sp12_h_r_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 341)  (739 341)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (8 6)  (716 342)  (716 342)  routing T_14_21.sp4_h_r_4 <X> T_14_21.sp4_h_l_41
 (19 6)  (727 342)  (727 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (15 7)  (723 343)  (723 343)  routing T_14_21.bot_op_4 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (13 11)  (721 347)  (721 347)  routing T_14_21.sp4_v_b_3 <X> T_14_21.sp4_h_l_45
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 348)  (748 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (42 12)  (750 348)  (750 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (6 13)  (714 349)  (714 349)  routing T_14_21.sp4_h_l_44 <X> T_14_21.sp4_h_r_9
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (731 349)  (731 349)  routing T_14_21.sp12_v_b_18 <X> T_14_21.lc_trk_g3_2
 (25 13)  (733 349)  (733 349)  routing T_14_21.sp12_v_b_18 <X> T_14_21.lc_trk_g3_2
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (41 13)  (749 349)  (749 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (43 13)  (751 349)  (751 349)  LC_6 Logic Functioning bit
 (11 15)  (719 351)  (719 351)  routing T_14_21.sp4_h_r_11 <X> T_14_21.sp4_h_l_46


LogicTile_15_21

 (12 2)  (774 338)  (774 338)  routing T_15_21.sp4_v_b_2 <X> T_15_21.sp4_h_l_39
 (14 3)  (776 339)  (776 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (15 3)  (777 339)  (777 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (16 3)  (778 339)  (778 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 339)  (786 339)  routing T_15_21.top_op_6 <X> T_15_21.lc_trk_g0_6
 (25 3)  (787 339)  (787 339)  routing T_15_21.top_op_6 <X> T_15_21.lc_trk_g0_6
 (15 4)  (777 340)  (777 340)  routing T_15_21.top_op_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (783 340)  (783 340)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 340)  (785 340)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g1_3
 (24 4)  (786 340)  (786 340)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g1_3
 (26 4)  (788 340)  (788 340)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 340)  (789 340)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (39 4)  (801 340)  (801 340)  LC_2 Logic Functioning bit
 (40 4)  (802 340)  (802 340)  LC_2 Logic Functioning bit
 (42 4)  (804 340)  (804 340)  LC_2 Logic Functioning bit
 (43 4)  (805 340)  (805 340)  LC_2 Logic Functioning bit
 (14 5)  (776 341)  (776 341)  routing T_15_21.top_op_0 <X> T_15_21.lc_trk_g1_0
 (15 5)  (777 341)  (777 341)  routing T_15_21.top_op_0 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (780 341)  (780 341)  routing T_15_21.top_op_1 <X> T_15_21.lc_trk_g1_1
 (21 5)  (783 341)  (783 341)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g1_3
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 341)  (793 341)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 341)  (796 341)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.input_2_2
 (35 5)  (797 341)  (797 341)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.input_2_2
 (36 5)  (798 341)  (798 341)  LC_2 Logic Functioning bit
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (38 5)  (800 341)  (800 341)  LC_2 Logic Functioning bit
 (39 5)  (801 341)  (801 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (43 5)  (805 341)  (805 341)  LC_2 Logic Functioning bit
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 342)  (795 342)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (47 6)  (809 342)  (809 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (812 342)  (812 342)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (814 342)  (814 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (38 7)  (800 343)  (800 343)  LC_3 Logic Functioning bit
 (14 8)  (776 344)  (776 344)  routing T_15_21.sp4_v_t_21 <X> T_15_21.lc_trk_g2_0
 (14 9)  (776 345)  (776 345)  routing T_15_21.sp4_v_t_21 <X> T_15_21.lc_trk_g2_0
 (16 9)  (778 345)  (778 345)  routing T_15_21.sp4_v_t_21 <X> T_15_21.lc_trk_g2_0
 (17 9)  (779 345)  (779 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (46 10)  (808 346)  (808 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (814 346)  (814 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (815 346)  (815 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (8 11)  (770 347)  (770 347)  routing T_15_21.sp4_v_b_4 <X> T_15_21.sp4_v_t_42
 (10 11)  (772 347)  (772 347)  routing T_15_21.sp4_v_b_4 <X> T_15_21.sp4_v_t_42
 (15 11)  (777 347)  (777 347)  routing T_15_21.tnr_op_4 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (38 11)  (800 347)  (800 347)  LC_5 Logic Functioning bit
 (51 11)  (813 347)  (813 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 14)  (787 350)  (787 350)  routing T_15_21.sp4_v_b_30 <X> T_15_21.lc_trk_g3_6
 (22 15)  (784 351)  (784 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (785 351)  (785 351)  routing T_15_21.sp4_v_b_30 <X> T_15_21.lc_trk_g3_6


LogicTile_16_21

 (27 0)  (843 336)  (843 336)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 336)  (846 336)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (52 0)  (868 336)  (868 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (842 337)  (842 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 337)  (843 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 337)  (844 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 337)  (847 337)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (51 1)  (867 337)  (867 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (837 338)  (837 338)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 338)  (839 338)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (24 2)  (840 338)  (840 338)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (14 3)  (830 339)  (830 339)  routing T_16_21.sp4_h_r_4 <X> T_16_21.lc_trk_g0_4
 (15 3)  (831 339)  (831 339)  routing T_16_21.sp4_h_r_4 <X> T_16_21.lc_trk_g0_4
 (16 3)  (832 339)  (832 339)  routing T_16_21.sp4_h_r_4 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (837 339)  (837 339)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (26 3)  (842 339)  (842 339)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (9 4)  (825 340)  (825 340)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_r_4
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (46 4)  (862 340)  (862 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (38 5)  (854 341)  (854 341)  LC_2 Logic Functioning bit
 (39 5)  (855 341)  (855 341)  LC_2 Logic Functioning bit
 (14 7)  (830 343)  (830 343)  routing T_16_21.sp12_h_r_20 <X> T_16_21.lc_trk_g1_4
 (16 7)  (832 343)  (832 343)  routing T_16_21.sp12_h_r_20 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (10 8)  (826 344)  (826 344)  routing T_16_21.sp4_v_t_39 <X> T_16_21.sp4_h_r_7
 (12 8)  (828 344)  (828 344)  routing T_16_21.sp4_v_t_45 <X> T_16_21.sp4_h_r_8
 (21 8)  (837 344)  (837 344)  routing T_16_21.rgt_op_3 <X> T_16_21.lc_trk_g2_3
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 344)  (840 344)  routing T_16_21.rgt_op_3 <X> T_16_21.lc_trk_g2_3
 (26 8)  (842 344)  (842 344)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 344)  (846 344)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (41 8)  (857 344)  (857 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (46 8)  (862 344)  (862 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (15 11)  (831 347)  (831 347)  routing T_16_21.sp4_v_t_33 <X> T_16_21.lc_trk_g2_4
 (16 11)  (832 347)  (832 347)  routing T_16_21.sp4_v_t_33 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (14 12)  (830 348)  (830 348)  routing T_16_21.sp4_h_r_40 <X> T_16_21.lc_trk_g3_0
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (840 348)  (840 348)  routing T_16_21.tnr_op_3 <X> T_16_21.lc_trk_g3_3
 (13 13)  (829 349)  (829 349)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_h_r_11
 (14 13)  (830 349)  (830 349)  routing T_16_21.sp4_h_r_40 <X> T_16_21.lc_trk_g3_0
 (15 13)  (831 349)  (831 349)  routing T_16_21.sp4_h_r_40 <X> T_16_21.lc_trk_g3_0
 (16 13)  (832 349)  (832 349)  routing T_16_21.sp4_h_r_40 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0


LogicTile_17_21

 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 336)  (897 336)  routing T_17_21.sp4_v_b_19 <X> T_17_21.lc_trk_g0_3
 (24 0)  (898 336)  (898 336)  routing T_17_21.sp4_v_b_19 <X> T_17_21.lc_trk_g0_3
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 338)  (901 338)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 338)  (902 338)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 338)  (905 338)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (14 3)  (888 339)  (888 339)  routing T_17_21.sp4_r_v_b_28 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (900 339)  (900 339)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 339)  (906 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 339)  (907 339)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.input_2_1
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (46 3)  (920 339)  (920 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (5 4)  (879 340)  (879 340)  routing T_17_21.sp4_v_t_38 <X> T_17_21.sp4_h_r_3
 (25 4)  (899 340)  (899 340)  routing T_17_21.lft_op_2 <X> T_17_21.lc_trk_g1_2
 (26 4)  (900 340)  (900 340)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 340)  (902 340)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 340)  (904 340)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (53 4)  (927 340)  (927 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 341)  (898 341)  routing T_17_21.lft_op_2 <X> T_17_21.lc_trk_g1_2
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 341)  (906 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (907 341)  (907 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.input_2_2
 (34 5)  (908 341)  (908 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.input_2_2
 (35 5)  (909 341)  (909 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.input_2_2
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (39 5)  (913 341)  (913 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (46 5)  (920 341)  (920 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (925 341)  (925 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (896 342)  (896 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (897 342)  (897 342)  routing T_17_21.sp12_h_r_23 <X> T_17_21.lc_trk_g1_7
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 342)  (907 342)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 342)  (908 342)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 342)  (909 342)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.input_2_3
 (42 6)  (916 342)  (916 342)  LC_3 Logic Functioning bit
 (21 7)  (895 343)  (895 343)  routing T_17_21.sp12_h_r_23 <X> T_17_21.lc_trk_g1_7
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 343)  (901 343)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 343)  (905 343)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 343)  (906 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (907 343)  (907 343)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.input_2_3
 (43 7)  (917 343)  (917 343)  LC_3 Logic Functioning bit
 (46 7)  (920 343)  (920 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (927 343)  (927 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (890 344)  (890 344)  routing T_17_21.sp4_v_t_12 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 344)  (892 344)  routing T_17_21.sp4_v_t_12 <X> T_17_21.lc_trk_g2_1
 (26 8)  (900 344)  (900 344)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (37 8)  (911 344)  (911 344)  LC_4 Logic Functioning bit
 (42 8)  (916 344)  (916 344)  LC_4 Logic Functioning bit
 (50 8)  (924 344)  (924 344)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (900 345)  (900 345)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 345)  (901 345)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (43 9)  (917 345)  (917 345)  LC_4 Logic Functioning bit
 (4 10)  (878 346)  (878 346)  routing T_17_21.sp4_h_r_6 <X> T_17_21.sp4_v_t_43
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 346)  (892 346)  routing T_17_21.wire_logic_cluster/lc_5/out <X> T_17_21.lc_trk_g2_5
 (25 10)  (899 346)  (899 346)  routing T_17_21.wire_logic_cluster/lc_6/out <X> T_17_21.lc_trk_g2_6
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 346)  (907 346)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 346)  (908 346)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (37 10)  (911 346)  (911 346)  LC_5 Logic Functioning bit
 (38 10)  (912 346)  (912 346)  LC_5 Logic Functioning bit
 (39 10)  (913 346)  (913 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (45 10)  (919 346)  (919 346)  LC_5 Logic Functioning bit
 (5 11)  (879 347)  (879 347)  routing T_17_21.sp4_h_r_6 <X> T_17_21.sp4_v_t_43
 (16 11)  (890 347)  (890 347)  routing T_17_21.sp12_v_b_12 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (900 347)  (900 347)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 347)  (901 347)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 347)  (910 347)  LC_5 Logic Functioning bit
 (37 11)  (911 347)  (911 347)  LC_5 Logic Functioning bit
 (38 11)  (912 347)  (912 347)  LC_5 Logic Functioning bit
 (39 11)  (913 347)  (913 347)  LC_5 Logic Functioning bit
 (40 11)  (914 347)  (914 347)  LC_5 Logic Functioning bit
 (42 11)  (916 347)  (916 347)  LC_5 Logic Functioning bit
 (46 11)  (920 347)  (920 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (927 347)  (927 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (889 348)  (889 348)  routing T_17_21.sp4_v_t_28 <X> T_17_21.lc_trk_g3_1
 (16 12)  (890 348)  (890 348)  routing T_17_21.sp4_v_t_28 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (902 348)  (902 348)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 348)  (904 348)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 348)  (911 348)  LC_6 Logic Functioning bit
 (39 12)  (913 348)  (913 348)  LC_6 Logic Functioning bit
 (46 12)  (920 348)  (920 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (921 348)  (921 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (925 348)  (925 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (900 349)  (900 349)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 349)  (901 349)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 349)  (902 349)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 349)  (905 349)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (39 13)  (913 349)  (913 349)  LC_6 Logic Functioning bit
 (40 13)  (914 349)  (914 349)  LC_6 Logic Functioning bit
 (42 13)  (916 349)  (916 349)  LC_6 Logic Functioning bit
 (46 13)  (920 349)  (920 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (926 349)  (926 349)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (927 349)  (927 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (902 350)  (902 350)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 350)  (903 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 350)  (904 350)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 350)  (905 350)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 350)  (907 350)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 350)  (908 350)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (50 14)  (924 350)  (924 350)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (925 350)  (925 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (878 351)  (878 351)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_h_l_44
 (6 15)  (880 351)  (880 351)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_h_l_44
 (21 15)  (895 351)  (895 351)  routing T_17_21.sp4_r_v_b_47 <X> T_17_21.lc_trk_g3_7
 (28 15)  (902 351)  (902 351)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 351)  (903 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 351)  (905 351)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (43 15)  (917 351)  (917 351)  LC_7 Logic Functioning bit


LogicTile_18_21

 (28 0)  (956 336)  (956 336)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 336)  (958 336)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 336)  (959 336)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 336)  (963 336)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_0
 (52 0)  (980 336)  (980 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (942 337)  (942 337)  routing T_18_21.sp4_r_v_b_35 <X> T_18_21.lc_trk_g0_0
 (17 1)  (945 337)  (945 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 337)  (958 337)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 337)  (961 337)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_0
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (51 1)  (979 337)  (979 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (21 2)  (949 338)  (949 338)  routing T_18_21.lft_op_7 <X> T_18_21.lc_trk_g0_7
 (22 2)  (950 338)  (950 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (952 338)  (952 338)  routing T_18_21.lft_op_7 <X> T_18_21.lc_trk_g0_7
 (26 2)  (954 338)  (954 338)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (31 2)  (959 338)  (959 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 338)  (961 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (40 2)  (968 338)  (968 338)  LC_1 Logic Functioning bit
 (41 2)  (969 338)  (969 338)  LC_1 Logic Functioning bit
 (50 2)  (978 338)  (978 338)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (942 339)  (942 339)  routing T_18_21.top_op_4 <X> T_18_21.lc_trk_g0_4
 (15 3)  (943 339)  (943 339)  routing T_18_21.top_op_4 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 339)  (959 339)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (40 3)  (968 339)  (968 339)  LC_1 Logic Functioning bit
 (41 3)  (969 339)  (969 339)  LC_1 Logic Functioning bit
 (4 4)  (932 340)  (932 340)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_v_b_3
 (5 4)  (933 340)  (933 340)  routing T_18_21.sp4_v_t_38 <X> T_18_21.sp4_h_r_3
 (6 4)  (934 340)  (934 340)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_v_b_3
 (8 4)  (936 340)  (936 340)  routing T_18_21.sp4_v_b_4 <X> T_18_21.sp4_h_r_4
 (9 4)  (937 340)  (937 340)  routing T_18_21.sp4_v_b_4 <X> T_18_21.sp4_h_r_4
 (15 4)  (943 340)  (943 340)  routing T_18_21.top_op_1 <X> T_18_21.lc_trk_g1_1
 (17 4)  (945 340)  (945 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (954 340)  (954 340)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 340)  (956 340)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 340)  (958 340)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 340)  (959 340)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 340)  (961 340)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 340)  (962 340)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (966 340)  (966 340)  LC_2 Logic Functioning bit
 (39 4)  (967 340)  (967 340)  LC_2 Logic Functioning bit
 (40 4)  (968 340)  (968 340)  LC_2 Logic Functioning bit
 (41 4)  (969 340)  (969 340)  LC_2 Logic Functioning bit
 (50 4)  (978 340)  (978 340)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (931 341)  (931 341)  routing T_18_21.sp12_h_l_23 <X> T_18_21.sp12_h_r_0
 (5 5)  (933 341)  (933 341)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_v_b_3
 (18 5)  (946 341)  (946 341)  routing T_18_21.top_op_1 <X> T_18_21.lc_trk_g1_1
 (26 5)  (954 341)  (954 341)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 341)  (955 341)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 341)  (956 341)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 341)  (959 341)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (38 5)  (966 341)  (966 341)  LC_2 Logic Functioning bit
 (39 5)  (967 341)  (967 341)  LC_2 Logic Functioning bit
 (40 5)  (968 341)  (968 341)  LC_2 Logic Functioning bit
 (41 5)  (969 341)  (969 341)  LC_2 Logic Functioning bit
 (9 6)  (937 342)  (937 342)  routing T_18_21.sp4_v_b_4 <X> T_18_21.sp4_h_l_41
 (15 6)  (943 342)  (943 342)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g1_5
 (16 6)  (944 342)  (944 342)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g1_5
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 342)  (946 342)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g1_5
 (25 6)  (953 342)  (953 342)  routing T_18_21.lft_op_6 <X> T_18_21.lc_trk_g1_6
 (26 6)  (954 342)  (954 342)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 342)  (958 342)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 342)  (961 342)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 342)  (964 342)  LC_3 Logic Functioning bit
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 343)  (952 343)  routing T_18_21.lft_op_6 <X> T_18_21.lc_trk_g1_6
 (26 7)  (954 343)  (954 343)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 343)  (955 343)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 343)  (959 343)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 343)  (960 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (961 343)  (961 343)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.input_2_3
 (34 7)  (962 343)  (962 343)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.input_2_3
 (36 7)  (964 343)  (964 343)  LC_3 Logic Functioning bit
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (43 7)  (971 343)  (971 343)  LC_3 Logic Functioning bit
 (4 8)  (932 344)  (932 344)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_b_6
 (6 8)  (934 344)  (934 344)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_b_6
 (25 8)  (953 344)  (953 344)  routing T_18_21.sp4_h_r_34 <X> T_18_21.lc_trk_g2_2
 (27 8)  (955 344)  (955 344)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 344)  (956 344)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 344)  (959 344)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (43 8)  (971 344)  (971 344)  LC_4 Logic Functioning bit
 (46 8)  (974 344)  (974 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (932 345)  (932 345)  routing T_18_21.sp4_v_t_36 <X> T_18_21.sp4_h_r_6
 (5 9)  (933 345)  (933 345)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_b_6
 (22 9)  (950 345)  (950 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 345)  (951 345)  routing T_18_21.sp4_h_r_34 <X> T_18_21.lc_trk_g2_2
 (24 9)  (952 345)  (952 345)  routing T_18_21.sp4_h_r_34 <X> T_18_21.lc_trk_g2_2
 (27 9)  (955 345)  (955 345)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 345)  (956 345)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 345)  (959 345)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 345)  (960 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (961 345)  (961 345)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.input_2_4
 (35 9)  (963 345)  (963 345)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.input_2_4
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (5 10)  (933 346)  (933 346)  routing T_18_21.sp4_v_t_43 <X> T_18_21.sp4_h_l_43
 (15 10)  (943 346)  (943 346)  routing T_18_21.tnl_op_5 <X> T_18_21.lc_trk_g2_5
 (17 10)  (945 346)  (945 346)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 346)  (951 346)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g2_7
 (24 10)  (952 346)  (952 346)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g2_7
 (26 10)  (954 346)  (954 346)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 346)  (955 346)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 346)  (959 346)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 346)  (961 346)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 346)  (964 346)  LC_5 Logic Functioning bit
 (6 11)  (934 347)  (934 347)  routing T_18_21.sp4_v_t_43 <X> T_18_21.sp4_h_l_43
 (14 11)  (942 347)  (942 347)  routing T_18_21.sp12_v_b_20 <X> T_18_21.lc_trk_g2_4
 (16 11)  (944 347)  (944 347)  routing T_18_21.sp12_v_b_20 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (946 347)  (946 347)  routing T_18_21.tnl_op_5 <X> T_18_21.lc_trk_g2_5
 (21 11)  (949 347)  (949 347)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g2_7
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (952 347)  (952 347)  routing T_18_21.tnl_op_6 <X> T_18_21.lc_trk_g2_6
 (25 11)  (953 347)  (953 347)  routing T_18_21.tnl_op_6 <X> T_18_21.lc_trk_g2_6
 (26 11)  (954 347)  (954 347)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 347)  (955 347)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 347)  (960 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (961 347)  (961 347)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.input_2_5
 (34 11)  (962 347)  (962 347)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.input_2_5
 (36 11)  (964 347)  (964 347)  LC_5 Logic Functioning bit
 (37 11)  (965 347)  (965 347)  LC_5 Logic Functioning bit
 (43 11)  (971 347)  (971 347)  LC_5 Logic Functioning bit
 (14 12)  (942 348)  (942 348)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g3_0
 (15 12)  (943 348)  (943 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (16 12)  (944 348)  (944 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 348)  (946 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (15 13)  (943 349)  (943 349)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g3_0
 (16 13)  (944 349)  (944 349)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (6 14)  (934 350)  (934 350)  routing T_18_21.sp4_v_b_6 <X> T_18_21.sp4_v_t_44
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 350)  (951 350)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g3_7
 (24 14)  (952 350)  (952 350)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g3_7
 (26 14)  (954 350)  (954 350)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (31 14)  (959 350)  (959 350)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 350)  (962 350)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 350)  (964 350)  LC_7 Logic Functioning bit
 (38 14)  (966 350)  (966 350)  LC_7 Logic Functioning bit
 (5 15)  (933 351)  (933 351)  routing T_18_21.sp4_v_b_6 <X> T_18_21.sp4_v_t_44
 (11 15)  (939 351)  (939 351)  routing T_18_21.sp4_h_r_11 <X> T_18_21.sp4_h_l_46
 (14 15)  (942 351)  (942 351)  routing T_18_21.sp4_h_l_17 <X> T_18_21.lc_trk_g3_4
 (15 15)  (943 351)  (943 351)  routing T_18_21.sp4_h_l_17 <X> T_18_21.lc_trk_g3_4
 (16 15)  (944 351)  (944 351)  routing T_18_21.sp4_h_l_17 <X> T_18_21.lc_trk_g3_4
 (17 15)  (945 351)  (945 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (949 351)  (949 351)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g3_7
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (955 351)  (955 351)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 351)  (956 351)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 351)  (957 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (965 351)  (965 351)  LC_7 Logic Functioning bit
 (39 15)  (967 351)  (967 351)  LC_7 Logic Functioning bit
 (48 15)  (976 351)  (976 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_21

 (17 0)  (999 336)  (999 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (1003 336)  (1003 336)  routing T_19_21.sp12_h_r_3 <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1006 336)  (1006 336)  routing T_19_21.sp12_h_r_3 <X> T_19_21.lc_trk_g0_3
 (18 1)  (1000 337)  (1000 337)  routing T_19_21.sp4_r_v_b_34 <X> T_19_21.lc_trk_g0_1
 (21 1)  (1003 337)  (1003 337)  routing T_19_21.sp12_h_r_3 <X> T_19_21.lc_trk_g0_3
 (11 2)  (993 338)  (993 338)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_v_t_39
 (22 2)  (1004 338)  (1004 338)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (1008 338)  (1008 338)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 338)  (1010 338)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 338)  (1013 338)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 338)  (1016 338)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 338)  (1017 338)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_1
 (47 2)  (1029 338)  (1029 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1034 338)  (1034 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (1008 339)  (1008 339)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 339)  (1009 339)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 339)  (1010 339)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 339)  (1012 339)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 339)  (1014 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1015 339)  (1015 339)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_1
 (35 3)  (1017 339)  (1017 339)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_1
 (37 3)  (1019 339)  (1019 339)  LC_1 Logic Functioning bit
 (39 3)  (1021 339)  (1021 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (46 3)  (1028 339)  (1028 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (1033 339)  (1033 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (2 4)  (984 340)  (984 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (26 4)  (1008 340)  (1008 340)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 340)  (1018 340)  LC_2 Logic Functioning bit
 (50 4)  (1032 340)  (1032 340)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (1034 340)  (1034 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (993 341)  (993 341)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_h_r_5
 (13 5)  (995 341)  (995 341)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_h_r_5
 (14 5)  (996 341)  (996 341)  routing T_19_21.sp4_h_r_0 <X> T_19_21.lc_trk_g1_0
 (15 5)  (997 341)  (997 341)  routing T_19_21.sp4_h_r_0 <X> T_19_21.lc_trk_g1_0
 (16 5)  (998 341)  (998 341)  routing T_19_21.sp4_h_r_0 <X> T_19_21.lc_trk_g1_0
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 341)  (1010 341)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (15 6)  (997 342)  (997 342)  routing T_19_21.sp4_h_r_5 <X> T_19_21.lc_trk_g1_5
 (16 6)  (998 342)  (998 342)  routing T_19_21.sp4_h_r_5 <X> T_19_21.lc_trk_g1_5
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1000 343)  (1000 343)  routing T_19_21.sp4_h_r_5 <X> T_19_21.lc_trk_g1_5
 (3 8)  (985 344)  (985 344)  routing T_19_21.sp12_v_t_22 <X> T_19_21.sp12_v_b_1
 (25 8)  (1007 344)  (1007 344)  routing T_19_21.sp4_h_r_34 <X> T_19_21.lc_trk_g2_2
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 345)  (1005 345)  routing T_19_21.sp4_h_r_34 <X> T_19_21.lc_trk_g2_2
 (24 9)  (1006 345)  (1006 345)  routing T_19_21.sp4_h_r_34 <X> T_19_21.lc_trk_g2_2
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1005 346)  (1005 346)  routing T_19_21.sp4_v_b_47 <X> T_19_21.lc_trk_g2_7
 (24 10)  (1006 346)  (1006 346)  routing T_19_21.sp4_v_b_47 <X> T_19_21.lc_trk_g2_7
 (27 10)  (1009 346)  (1009 346)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 346)  (1010 346)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 346)  (1013 346)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 346)  (1015 346)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 347)  (1005 347)  routing T_19_21.sp4_h_r_30 <X> T_19_21.lc_trk_g2_6
 (24 11)  (1006 347)  (1006 347)  routing T_19_21.sp4_h_r_30 <X> T_19_21.lc_trk_g2_6
 (25 11)  (1007 347)  (1007 347)  routing T_19_21.sp4_h_r_30 <X> T_19_21.lc_trk_g2_6
 (26 11)  (1008 347)  (1008 347)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 347)  (1012 347)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 347)  (1013 347)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 347)  (1018 347)  LC_5 Logic Functioning bit
 (38 11)  (1020 347)  (1020 347)  LC_5 Logic Functioning bit
 (53 11)  (1035 347)  (1035 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (1 12)  (983 348)  (983 348)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 348)  (1000 348)  routing T_19_21.wire_logic_cluster/lc_1/out <X> T_19_21.lc_trk_g3_1
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (24 12)  (1006 348)  (1006 348)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (27 12)  (1009 348)  (1009 348)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 348)  (1013 348)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 348)  (1017 348)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_6
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (37 12)  (1019 348)  (1019 348)  LC_6 Logic Functioning bit
 (38 12)  (1020 348)  (1020 348)  LC_6 Logic Functioning bit
 (39 12)  (1021 348)  (1021 348)  LC_6 Logic Functioning bit
 (47 12)  (1029 348)  (1029 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (1033 348)  (1033 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (1 13)  (983 349)  (983 349)  routing T_19_21.glb_netwk_4 <X> T_19_21.glb2local_3
 (21 13)  (1003 349)  (1003 349)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (27 13)  (1009 349)  (1009 349)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 349)  (1010 349)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 349)  (1013 349)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 349)  (1014 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1015 349)  (1015 349)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_6
 (34 13)  (1016 349)  (1016 349)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_6
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (37 13)  (1019 349)  (1019 349)  LC_6 Logic Functioning bit
 (38 13)  (1020 349)  (1020 349)  LC_6 Logic Functioning bit
 (39 13)  (1021 349)  (1021 349)  LC_6 Logic Functioning bit
 (40 13)  (1022 349)  (1022 349)  LC_6 Logic Functioning bit
 (8 14)  (990 350)  (990 350)  routing T_19_21.sp4_v_t_41 <X> T_19_21.sp4_h_l_47
 (9 14)  (991 350)  (991 350)  routing T_19_21.sp4_v_t_41 <X> T_19_21.sp4_h_l_47
 (10 14)  (992 350)  (992 350)  routing T_19_21.sp4_v_t_41 <X> T_19_21.sp4_h_l_47
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1007 350)  (1007 350)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1005 351)  (1005 351)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6
 (24 15)  (1006 351)  (1006 351)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6
 (25 15)  (1007 351)  (1007 351)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6


LogicTile_20_21

 (9 0)  (1045 336)  (1045 336)  routing T_20_21.sp4_v_t_36 <X> T_20_21.sp4_h_r_1
 (12 0)  (1048 336)  (1048 336)  routing T_20_21.sp4_h_l_46 <X> T_20_21.sp4_h_r_2
 (4 1)  (1040 337)  (1040 337)  routing T_20_21.sp4_h_l_41 <X> T_20_21.sp4_h_r_0
 (6 1)  (1042 337)  (1042 337)  routing T_20_21.sp4_h_l_41 <X> T_20_21.sp4_h_r_0
 (13 1)  (1049 337)  (1049 337)  routing T_20_21.sp4_h_l_46 <X> T_20_21.sp4_h_r_2
 (22 1)  (1058 337)  (1058 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 337)  (1061 337)  routing T_20_21.sp4_r_v_b_33 <X> T_20_21.lc_trk_g0_2
 (15 2)  (1051 338)  (1051 338)  routing T_20_21.top_op_5 <X> T_20_21.lc_trk_g0_5
 (17 2)  (1053 338)  (1053 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1058 338)  (1058 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1059 338)  (1059 338)  routing T_20_21.sp4_h_r_7 <X> T_20_21.lc_trk_g0_7
 (24 2)  (1060 338)  (1060 338)  routing T_20_21.sp4_h_r_7 <X> T_20_21.lc_trk_g0_7
 (26 2)  (1062 338)  (1062 338)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 338)  (1073 338)  LC_1 Logic Functioning bit
 (39 2)  (1075 338)  (1075 338)  LC_1 Logic Functioning bit
 (40 2)  (1076 338)  (1076 338)  LC_1 Logic Functioning bit
 (42 2)  (1078 338)  (1078 338)  LC_1 Logic Functioning bit
 (46 2)  (1082 338)  (1082 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (1084 338)  (1084 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (1087 338)  (1087 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (1089 338)  (1089 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (18 3)  (1054 339)  (1054 339)  routing T_20_21.top_op_5 <X> T_20_21.lc_trk_g0_5
 (21 3)  (1057 339)  (1057 339)  routing T_20_21.sp4_h_r_7 <X> T_20_21.lc_trk_g0_7
 (26 3)  (1062 339)  (1062 339)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 339)  (1064 339)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 339)  (1066 339)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 339)  (1067 339)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (41 3)  (1077 339)  (1077 339)  LC_1 Logic Functioning bit
 (43 3)  (1079 339)  (1079 339)  LC_1 Logic Functioning bit
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1059 340)  (1059 340)  routing T_20_21.sp12_h_r_11 <X> T_20_21.lc_trk_g1_3
 (28 4)  (1064 340)  (1064 340)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 340)  (1070 340)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 340)  (1072 340)  LC_2 Logic Functioning bit
 (8 5)  (1044 341)  (1044 341)  routing T_20_21.sp4_v_t_36 <X> T_20_21.sp4_v_b_4
 (10 5)  (1046 341)  (1046 341)  routing T_20_21.sp4_v_t_36 <X> T_20_21.sp4_v_b_4
 (14 5)  (1050 341)  (1050 341)  routing T_20_21.sp4_h_r_0 <X> T_20_21.lc_trk_g1_0
 (15 5)  (1051 341)  (1051 341)  routing T_20_21.sp4_h_r_0 <X> T_20_21.lc_trk_g1_0
 (16 5)  (1052 341)  (1052 341)  routing T_20_21.sp4_h_r_0 <X> T_20_21.lc_trk_g1_0
 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (1062 341)  (1062 341)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 341)  (1063 341)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 341)  (1066 341)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 341)  (1068 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1069 341)  (1069 341)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.input_2_2
 (35 5)  (1071 341)  (1071 341)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.input_2_2
 (36 5)  (1072 341)  (1072 341)  LC_2 Logic Functioning bit
 (37 5)  (1073 341)  (1073 341)  LC_2 Logic Functioning bit
 (38 5)  (1074 341)  (1074 341)  LC_2 Logic Functioning bit
 (11 6)  (1047 342)  (1047 342)  routing T_20_21.sp4_h_l_37 <X> T_20_21.sp4_v_t_40
 (25 6)  (1061 342)  (1061 342)  routing T_20_21.sp4_h_l_11 <X> T_20_21.lc_trk_g1_6
 (26 6)  (1062 342)  (1062 342)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 342)  (1063 342)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 342)  (1064 342)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 342)  (1069 342)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 342)  (1071 342)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.input_2_3
 (43 6)  (1079 342)  (1079 342)  LC_3 Logic Functioning bit
 (47 6)  (1083 342)  (1083 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1088 342)  (1088 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (1058 343)  (1058 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1059 343)  (1059 343)  routing T_20_21.sp4_h_l_11 <X> T_20_21.lc_trk_g1_6
 (24 7)  (1060 343)  (1060 343)  routing T_20_21.sp4_h_l_11 <X> T_20_21.lc_trk_g1_6
 (25 7)  (1061 343)  (1061 343)  routing T_20_21.sp4_h_l_11 <X> T_20_21.lc_trk_g1_6
 (26 7)  (1062 343)  (1062 343)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 343)  (1063 343)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 343)  (1067 343)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 343)  (1068 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1071 343)  (1071 343)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.input_2_3
 (40 7)  (1076 343)  (1076 343)  LC_3 Logic Functioning bit
 (42 7)  (1078 343)  (1078 343)  LC_3 Logic Functioning bit
 (43 7)  (1079 343)  (1079 343)  LC_3 Logic Functioning bit
 (21 8)  (1057 344)  (1057 344)  routing T_20_21.sp4_v_t_22 <X> T_20_21.lc_trk_g2_3
 (22 8)  (1058 344)  (1058 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1059 344)  (1059 344)  routing T_20_21.sp4_v_t_22 <X> T_20_21.lc_trk_g2_3
 (25 8)  (1061 344)  (1061 344)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (3 9)  (1039 345)  (1039 345)  routing T_20_21.sp12_h_l_22 <X> T_20_21.sp12_v_b_1
 (21 9)  (1057 345)  (1057 345)  routing T_20_21.sp4_v_t_22 <X> T_20_21.lc_trk_g2_3
 (22 9)  (1058 345)  (1058 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 345)  (1059 345)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (25 9)  (1061 345)  (1061 345)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (6 10)  (1042 346)  (1042 346)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_t_43
 (21 10)  (1057 346)  (1057 346)  routing T_20_21.sp4_v_t_26 <X> T_20_21.lc_trk_g2_7
 (22 10)  (1058 346)  (1058 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1059 346)  (1059 346)  routing T_20_21.sp4_v_t_26 <X> T_20_21.lc_trk_g2_7
 (8 11)  (1044 347)  (1044 347)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_v_t_42
 (9 11)  (1045 347)  (1045 347)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_v_t_42
 (21 11)  (1057 347)  (1057 347)  routing T_20_21.sp4_v_t_26 <X> T_20_21.lc_trk_g2_7
 (15 12)  (1051 348)  (1051 348)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g3_1
 (16 12)  (1052 348)  (1052 348)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 348)  (1054 348)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g3_1
 (22 12)  (1058 348)  (1058 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 348)  (1059 348)  routing T_20_21.sp4_h_r_27 <X> T_20_21.lc_trk_g3_3
 (24 12)  (1060 348)  (1060 348)  routing T_20_21.sp4_h_r_27 <X> T_20_21.lc_trk_g3_3
 (18 13)  (1054 349)  (1054 349)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g3_1
 (21 13)  (1057 349)  (1057 349)  routing T_20_21.sp4_h_r_27 <X> T_20_21.lc_trk_g3_3
 (6 14)  (1042 350)  (1042 350)  routing T_20_21.sp4_h_l_41 <X> T_20_21.sp4_v_t_44
 (9 14)  (1045 350)  (1045 350)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_h_l_47
 (10 14)  (1046 350)  (1046 350)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_h_l_47
 (22 14)  (1058 350)  (1058 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1062 350)  (1062 350)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 350)  (1063 350)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 350)  (1064 350)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 350)  (1066 350)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 350)  (1070 350)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 350)  (1071 350)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.input_2_7
 (36 14)  (1072 350)  (1072 350)  LC_7 Logic Functioning bit
 (41 14)  (1077 350)  (1077 350)  LC_7 Logic Functioning bit
 (43 14)  (1079 350)  (1079 350)  LC_7 Logic Functioning bit
 (4 15)  (1040 351)  (1040 351)  routing T_20_21.sp4_h_r_1 <X> T_20_21.sp4_h_l_44
 (6 15)  (1042 351)  (1042 351)  routing T_20_21.sp4_h_r_1 <X> T_20_21.sp4_h_l_44
 (21 15)  (1057 351)  (1057 351)  routing T_20_21.sp4_r_v_b_47 <X> T_20_21.lc_trk_g3_7
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1059 351)  (1059 351)  routing T_20_21.sp4_h_r_30 <X> T_20_21.lc_trk_g3_6
 (24 15)  (1060 351)  (1060 351)  routing T_20_21.sp4_h_r_30 <X> T_20_21.lc_trk_g3_6
 (25 15)  (1061 351)  (1061 351)  routing T_20_21.sp4_h_r_30 <X> T_20_21.lc_trk_g3_6
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 351)  (1066 351)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 351)  (1067 351)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 351)  (1068 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1069 351)  (1069 351)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.input_2_7
 (34 15)  (1070 351)  (1070 351)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.input_2_7
 (35 15)  (1071 351)  (1071 351)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.input_2_7
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (15 0)  (1105 336)  (1105 336)  routing T_21_21.lft_op_1 <X> T_21_21.lc_trk_g0_1
 (17 0)  (1107 336)  (1107 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 336)  (1108 336)  routing T_21_21.lft_op_1 <X> T_21_21.lc_trk_g0_1
 (22 0)  (1112 336)  (1112 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (1117 336)  (1117 336)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 336)  (1120 336)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 336)  (1121 336)  routing T_21_21.lc_trk_g0_5 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 336)  (1126 336)  LC_0 Logic Functioning bit
 (37 0)  (1127 336)  (1127 336)  LC_0 Logic Functioning bit
 (38 0)  (1128 336)  (1128 336)  LC_0 Logic Functioning bit
 (39 0)  (1129 336)  (1129 336)  LC_0 Logic Functioning bit
 (51 0)  (1141 336)  (1141 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (53 0)  (1143 336)  (1143 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (12 1)  (1102 337)  (1102 337)  routing T_21_21.sp4_h_r_2 <X> T_21_21.sp4_v_b_2
 (26 1)  (1116 337)  (1116 337)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 337)  (1118 337)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 337)  (1119 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 337)  (1122 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 337)  (1123 337)  routing T_21_21.lc_trk_g2_0 <X> T_21_21.input_2_0
 (36 1)  (1126 337)  (1126 337)  LC_0 Logic Functioning bit
 (37 1)  (1127 337)  (1127 337)  LC_0 Logic Functioning bit
 (38 1)  (1128 337)  (1128 337)  LC_0 Logic Functioning bit
 (39 1)  (1129 337)  (1129 337)  LC_0 Logic Functioning bit
 (42 1)  (1132 337)  (1132 337)  LC_0 Logic Functioning bit
 (48 1)  (1138 337)  (1138 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (3 2)  (1093 338)  (1093 338)  routing T_21_21.sp12_v_t_23 <X> T_21_21.sp12_h_l_23
 (5 2)  (1095 338)  (1095 338)  routing T_21_21.sp4_v_t_43 <X> T_21_21.sp4_h_l_37
 (9 2)  (1099 338)  (1099 338)  routing T_21_21.sp4_h_r_10 <X> T_21_21.sp4_h_l_36
 (10 2)  (1100 338)  (1100 338)  routing T_21_21.sp4_h_r_10 <X> T_21_21.sp4_h_l_36
 (17 2)  (1107 338)  (1107 338)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (1116 338)  (1116 338)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 338)  (1117 338)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 338)  (1120 338)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 338)  (1121 338)  routing T_21_21.lc_trk_g0_4 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (41 2)  (1131 338)  (1131 338)  LC_1 Logic Functioning bit
 (43 2)  (1133 338)  (1133 338)  LC_1 Logic Functioning bit
 (4 3)  (1094 339)  (1094 339)  routing T_21_21.sp4_v_t_43 <X> T_21_21.sp4_h_l_37
 (6 3)  (1096 339)  (1096 339)  routing T_21_21.sp4_v_t_43 <X> T_21_21.sp4_h_l_37
 (16 3)  (1106 339)  (1106 339)  routing T_21_21.sp12_h_r_12 <X> T_21_21.lc_trk_g0_4
 (17 3)  (1107 339)  (1107 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (1117 339)  (1117 339)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 339)  (1118 339)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 339)  (1122 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1125 339)  (1125 339)  routing T_21_21.lc_trk_g0_3 <X> T_21_21.input_2_1
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (51 3)  (1141 339)  (1141 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (6 4)  (1096 340)  (1096 340)  routing T_21_21.sp4_v_t_37 <X> T_21_21.sp4_v_b_3
 (8 4)  (1098 340)  (1098 340)  routing T_21_21.sp4_v_b_4 <X> T_21_21.sp4_h_r_4
 (9 4)  (1099 340)  (1099 340)  routing T_21_21.sp4_v_b_4 <X> T_21_21.sp4_h_r_4
 (21 4)  (1111 340)  (1111 340)  routing T_21_21.sp12_h_r_3 <X> T_21_21.lc_trk_g1_3
 (22 4)  (1112 340)  (1112 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1114 340)  (1114 340)  routing T_21_21.sp12_h_r_3 <X> T_21_21.lc_trk_g1_3
 (5 5)  (1095 341)  (1095 341)  routing T_21_21.sp4_v_t_37 <X> T_21_21.sp4_v_b_3
 (17 5)  (1107 341)  (1107 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (1111 341)  (1111 341)  routing T_21_21.sp12_h_r_3 <X> T_21_21.lc_trk_g1_3
 (14 6)  (1104 342)  (1104 342)  routing T_21_21.sp4_v_b_4 <X> T_21_21.lc_trk_g1_4
 (15 6)  (1105 342)  (1105 342)  routing T_21_21.sp4_h_r_13 <X> T_21_21.lc_trk_g1_5
 (16 6)  (1106 342)  (1106 342)  routing T_21_21.sp4_h_r_13 <X> T_21_21.lc_trk_g1_5
 (17 6)  (1107 342)  (1107 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 342)  (1108 342)  routing T_21_21.sp4_h_r_13 <X> T_21_21.lc_trk_g1_5
 (27 6)  (1117 342)  (1117 342)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 342)  (1119 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 342)  (1121 342)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 342)  (1122 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 342)  (1123 342)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 342)  (1130 342)  LC_3 Logic Functioning bit
 (16 7)  (1106 343)  (1106 343)  routing T_21_21.sp4_v_b_4 <X> T_21_21.lc_trk_g1_4
 (17 7)  (1107 343)  (1107 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (28 7)  (1118 343)  (1118 343)  routing T_21_21.lc_trk_g2_1 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 343)  (1119 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 343)  (1120 343)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 343)  (1121 343)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 343)  (1122 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1124 343)  (1124 343)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.input_2_3
 (1 8)  (1091 344)  (1091 344)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (13 8)  (1103 344)  (1103 344)  routing T_21_21.sp4_v_t_45 <X> T_21_21.sp4_v_b_8
 (16 8)  (1106 344)  (1106 344)  routing T_21_21.sp4_v_t_12 <X> T_21_21.lc_trk_g2_1
 (17 8)  (1107 344)  (1107 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1108 344)  (1108 344)  routing T_21_21.sp4_v_t_12 <X> T_21_21.lc_trk_g2_1
 (1 9)  (1091 345)  (1091 345)  routing T_21_21.glb_netwk_4 <X> T_21_21.glb2local_1
 (14 9)  (1104 345)  (1104 345)  routing T_21_21.sp4_h_r_24 <X> T_21_21.lc_trk_g2_0
 (15 9)  (1105 345)  (1105 345)  routing T_21_21.sp4_h_r_24 <X> T_21_21.lc_trk_g2_0
 (16 9)  (1106 345)  (1106 345)  routing T_21_21.sp4_h_r_24 <X> T_21_21.lc_trk_g2_0
 (17 9)  (1107 345)  (1107 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1112 345)  (1112 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1113 345)  (1113 345)  routing T_21_21.sp4_h_l_15 <X> T_21_21.lc_trk_g2_2
 (24 9)  (1114 345)  (1114 345)  routing T_21_21.sp4_h_l_15 <X> T_21_21.lc_trk_g2_2
 (25 9)  (1115 345)  (1115 345)  routing T_21_21.sp4_h_l_15 <X> T_21_21.lc_trk_g2_2
 (27 10)  (1117 346)  (1117 346)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 346)  (1118 346)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 346)  (1119 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 346)  (1123 346)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 346)  (1124 346)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 346)  (1127 346)  LC_5 Logic Functioning bit
 (10 11)  (1100 347)  (1100 347)  routing T_21_21.sp4_h_l_39 <X> T_21_21.sp4_v_t_42
 (22 11)  (1112 347)  (1112 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1113 347)  (1113 347)  routing T_21_21.sp4_h_r_30 <X> T_21_21.lc_trk_g2_6
 (24 11)  (1114 347)  (1114 347)  routing T_21_21.sp4_h_r_30 <X> T_21_21.lc_trk_g2_6
 (25 11)  (1115 347)  (1115 347)  routing T_21_21.sp4_h_r_30 <X> T_21_21.lc_trk_g2_6
 (29 11)  (1119 347)  (1119 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 347)  (1120 347)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 347)  (1122 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1123 347)  (1123 347)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.input_2_5
 (34 11)  (1124 347)  (1124 347)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.input_2_5
 (35 11)  (1125 347)  (1125 347)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.input_2_5
 (46 11)  (1136 347)  (1136 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (1105 348)  (1105 348)  routing T_21_21.tnl_op_1 <X> T_21_21.lc_trk_g3_1
 (17 12)  (1107 348)  (1107 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (1112 348)  (1112 348)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1114 348)  (1114 348)  routing T_21_21.tnl_op_3 <X> T_21_21.lc_trk_g3_3
 (12 13)  (1102 349)  (1102 349)  routing T_21_21.sp4_h_r_11 <X> T_21_21.sp4_v_b_11
 (18 13)  (1108 349)  (1108 349)  routing T_21_21.tnl_op_1 <X> T_21_21.lc_trk_g3_1
 (21 13)  (1111 349)  (1111 349)  routing T_21_21.tnl_op_3 <X> T_21_21.lc_trk_g3_3
 (22 13)  (1112 349)  (1112 349)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1114 349)  (1114 349)  routing T_21_21.tnl_op_2 <X> T_21_21.lc_trk_g3_2
 (25 13)  (1115 349)  (1115 349)  routing T_21_21.tnl_op_2 <X> T_21_21.lc_trk_g3_2
 (6 14)  (1096 350)  (1096 350)  routing T_21_21.sp4_h_l_41 <X> T_21_21.sp4_v_t_44
 (15 15)  (1105 351)  (1105 351)  routing T_21_21.sp4_v_t_33 <X> T_21_21.lc_trk_g3_4
 (16 15)  (1106 351)  (1106 351)  routing T_21_21.sp4_v_t_33 <X> T_21_21.lc_trk_g3_4
 (17 15)  (1107 351)  (1107 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_22_21

 (12 0)  (1156 336)  (1156 336)  routing T_22_21.sp4_v_b_2 <X> T_22_21.sp4_h_r_2
 (15 0)  (1159 336)  (1159 336)  routing T_22_21.sp4_h_l_4 <X> T_22_21.lc_trk_g0_1
 (16 0)  (1160 336)  (1160 336)  routing T_22_21.sp4_h_l_4 <X> T_22_21.lc_trk_g0_1
 (17 0)  (1161 336)  (1161 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1162 336)  (1162 336)  routing T_22_21.sp4_h_l_4 <X> T_22_21.lc_trk_g0_1
 (22 0)  (1166 336)  (1166 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1168 336)  (1168 336)  routing T_22_21.top_op_3 <X> T_22_21.lc_trk_g0_3
 (11 1)  (1155 337)  (1155 337)  routing T_22_21.sp4_v_b_2 <X> T_22_21.sp4_h_r_2
 (18 1)  (1162 337)  (1162 337)  routing T_22_21.sp4_h_l_4 <X> T_22_21.lc_trk_g0_1
 (21 1)  (1165 337)  (1165 337)  routing T_22_21.top_op_3 <X> T_22_21.lc_trk_g0_3
 (22 2)  (1166 338)  (1166 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1167 338)  (1167 338)  routing T_22_21.sp12_h_l_12 <X> T_22_21.lc_trk_g0_7
 (8 4)  (1152 340)  (1152 340)  routing T_22_21.sp4_h_l_41 <X> T_22_21.sp4_h_r_4
 (11 4)  (1155 340)  (1155 340)  routing T_22_21.sp4_v_t_39 <X> T_22_21.sp4_v_b_5
 (15 4)  (1159 340)  (1159 340)  routing T_22_21.sp4_h_l_4 <X> T_22_21.lc_trk_g1_1
 (16 4)  (1160 340)  (1160 340)  routing T_22_21.sp4_h_l_4 <X> T_22_21.lc_trk_g1_1
 (17 4)  (1161 340)  (1161 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1162 340)  (1162 340)  routing T_22_21.sp4_h_l_4 <X> T_22_21.lc_trk_g1_1
 (12 5)  (1156 341)  (1156 341)  routing T_22_21.sp4_v_t_39 <X> T_22_21.sp4_v_b_5
 (18 5)  (1162 341)  (1162 341)  routing T_22_21.sp4_h_l_4 <X> T_22_21.lc_trk_g1_1
 (22 6)  (1166 342)  (1166 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (2 8)  (1146 344)  (1146 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 8)  (1152 344)  (1152 344)  routing T_22_21.sp4_v_b_1 <X> T_22_21.sp4_h_r_7
 (9 8)  (1153 344)  (1153 344)  routing T_22_21.sp4_v_b_1 <X> T_22_21.sp4_h_r_7
 (10 8)  (1154 344)  (1154 344)  routing T_22_21.sp4_v_b_1 <X> T_22_21.sp4_h_r_7
 (12 8)  (1156 344)  (1156 344)  routing T_22_21.sp4_v_b_8 <X> T_22_21.sp4_h_r_8
 (26 8)  (1170 344)  (1170 344)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 344)  (1171 344)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 344)  (1172 344)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 344)  (1175 344)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 344)  (1180 344)  LC_4 Logic Functioning bit
 (5 9)  (1149 345)  (1149 345)  routing T_22_21.sp4_h_r_6 <X> T_22_21.sp4_v_b_6
 (11 9)  (1155 345)  (1155 345)  routing T_22_21.sp4_v_b_8 <X> T_22_21.sp4_h_r_8
 (26 9)  (1170 345)  (1170 345)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 345)  (1171 345)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 345)  (1173 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 345)  (1174 345)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 345)  (1175 345)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 345)  (1176 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1178 345)  (1178 345)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.input_2_4
 (27 10)  (1171 346)  (1171 346)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 346)  (1172 346)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 346)  (1173 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 346)  (1174 346)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 346)  (1175 346)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 346)  (1178 346)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 346)  (1180 346)  LC_5 Logic Functioning bit
 (29 11)  (1173 347)  (1173 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 347)  (1174 347)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 347)  (1175 347)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 347)  (1176 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1179 347)  (1179 347)  routing T_22_21.lc_trk_g0_3 <X> T_22_21.input_2_5
 (48 11)  (1192 347)  (1192 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (9 12)  (1153 348)  (1153 348)  routing T_22_21.sp4_h_l_42 <X> T_22_21.sp4_h_r_10
 (10 12)  (1154 348)  (1154 348)  routing T_22_21.sp4_h_l_42 <X> T_22_21.sp4_h_r_10
 (22 13)  (1166 349)  (1166 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1167 349)  (1167 349)  routing T_22_21.sp4_h_l_15 <X> T_22_21.lc_trk_g3_2
 (24 13)  (1168 349)  (1168 349)  routing T_22_21.sp4_h_l_15 <X> T_22_21.lc_trk_g3_2
 (25 13)  (1169 349)  (1169 349)  routing T_22_21.sp4_h_l_15 <X> T_22_21.lc_trk_g3_2
 (12 14)  (1156 350)  (1156 350)  routing T_22_21.sp4_v_b_11 <X> T_22_21.sp4_h_l_46
 (21 14)  (1165 350)  (1165 350)  routing T_22_21.sp4_h_r_39 <X> T_22_21.lc_trk_g3_7
 (22 14)  (1166 350)  (1166 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1167 350)  (1167 350)  routing T_22_21.sp4_h_r_39 <X> T_22_21.lc_trk_g3_7
 (24 14)  (1168 350)  (1168 350)  routing T_22_21.sp4_h_r_39 <X> T_22_21.lc_trk_g3_7


LogicTile_23_21

 (13 0)  (1211 336)  (1211 336)  routing T_23_21.sp4_h_l_39 <X> T_23_21.sp4_v_b_2
 (26 0)  (1224 336)  (1224 336)  routing T_23_21.lc_trk_g2_4 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 336)  (1225 336)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 336)  (1227 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 336)  (1229 336)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 336)  (1234 336)  LC_0 Logic Functioning bit
 (46 0)  (1244 336)  (1244 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (1210 337)  (1210 337)  routing T_23_21.sp4_h_l_39 <X> T_23_21.sp4_v_b_2
 (28 1)  (1226 337)  (1226 337)  routing T_23_21.lc_trk_g2_4 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 337)  (1228 337)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 337)  (1229 337)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 337)  (1230 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1231 337)  (1231 337)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.input_2_0
 (34 1)  (1232 337)  (1232 337)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.input_2_0
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1201 338)  (1201 338)  routing T_23_21.sp12_h_r_0 <X> T_23_21.sp12_h_l_23
 (6 2)  (1204 338)  (1204 338)  routing T_23_21.sp4_h_l_42 <X> T_23_21.sp4_v_t_37
 (21 2)  (1219 338)  (1219 338)  routing T_23_21.sp4_v_b_7 <X> T_23_21.lc_trk_g0_7
 (22 2)  (1220 338)  (1220 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1221 338)  (1221 338)  routing T_23_21.sp4_v_b_7 <X> T_23_21.lc_trk_g0_7
 (31 2)  (1229 338)  (1229 338)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 338)  (1230 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 338)  (1232 338)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 338)  (1234 338)  LC_1 Logic Functioning bit
 (37 2)  (1235 338)  (1235 338)  LC_1 Logic Functioning bit
 (38 2)  (1236 338)  (1236 338)  LC_1 Logic Functioning bit
 (39 2)  (1237 338)  (1237 338)  LC_1 Logic Functioning bit
 (45 2)  (1243 338)  (1243 338)  LC_1 Logic Functioning bit
 (3 3)  (1201 339)  (1201 339)  routing T_23_21.sp12_h_r_0 <X> T_23_21.sp12_h_l_23
 (4 3)  (1202 339)  (1202 339)  routing T_23_21.sp4_v_b_7 <X> T_23_21.sp4_h_l_37
 (36 3)  (1234 339)  (1234 339)  LC_1 Logic Functioning bit
 (37 3)  (1235 339)  (1235 339)  LC_1 Logic Functioning bit
 (38 3)  (1236 339)  (1236 339)  LC_1 Logic Functioning bit
 (39 3)  (1237 339)  (1237 339)  LC_1 Logic Functioning bit
 (1 4)  (1199 340)  (1199 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (1201 340)  (1201 340)  routing T_23_21.sp12_v_b_0 <X> T_23_21.sp12_h_r_0
 (21 4)  (1219 340)  (1219 340)  routing T_23_21.sp4_h_r_19 <X> T_23_21.lc_trk_g1_3
 (22 4)  (1220 340)  (1220 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1221 340)  (1221 340)  routing T_23_21.sp4_h_r_19 <X> T_23_21.lc_trk_g1_3
 (24 4)  (1222 340)  (1222 340)  routing T_23_21.sp4_h_r_19 <X> T_23_21.lc_trk_g1_3
 (0 5)  (1198 341)  (1198 341)  routing T_23_21.lc_trk_g1_3 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 341)  (1199 341)  routing T_23_21.lc_trk_g1_3 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (3 5)  (1201 341)  (1201 341)  routing T_23_21.sp12_v_b_0 <X> T_23_21.sp12_h_r_0
 (21 5)  (1219 341)  (1219 341)  routing T_23_21.sp4_h_r_19 <X> T_23_21.lc_trk_g1_3
 (22 5)  (1220 341)  (1220 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1221 341)  (1221 341)  routing T_23_21.sp12_h_l_17 <X> T_23_21.lc_trk_g1_2
 (25 5)  (1223 341)  (1223 341)  routing T_23_21.sp12_h_l_17 <X> T_23_21.lc_trk_g1_2
 (17 6)  (1215 342)  (1215 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1216 343)  (1216 343)  routing T_23_21.sp4_r_v_b_29 <X> T_23_21.lc_trk_g1_5
 (2 8)  (1200 344)  (1200 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (13 10)  (1211 346)  (1211 346)  routing T_23_21.sp4_v_b_8 <X> T_23_21.sp4_v_t_45
 (4 11)  (1202 347)  (1202 347)  routing T_23_21.sp4_v_b_1 <X> T_23_21.sp4_h_l_43
 (17 11)  (1215 347)  (1215 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (2 12)  (1200 348)  (1200 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (1215 348)  (1215 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 348)  (1216 348)  routing T_23_21.wire_logic_cluster/lc_1/out <X> T_23_21.lc_trk_g3_1
 (0 14)  (1198 350)  (1198 350)  routing T_23_21.glb_netwk_4 <X> T_23_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 350)  (1199 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1210 350)  (1210 350)  routing T_23_21.sp4_h_r_8 <X> T_23_21.sp4_h_l_46
 (13 15)  (1211 351)  (1211 351)  routing T_23_21.sp4_h_r_8 <X> T_23_21.sp4_h_l_46


LogicTile_24_21

 (8 1)  (1260 337)  (1260 337)  routing T_24_21.sp4_h_l_36 <X> T_24_21.sp4_v_b_1
 (9 1)  (1261 337)  (1261 337)  routing T_24_21.sp4_h_l_36 <X> T_24_21.sp4_v_b_1
 (17 2)  (1269 338)  (1269 338)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (1274 338)  (1274 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1276 338)  (1276 338)  routing T_24_21.bot_op_7 <X> T_24_21.lc_trk_g0_7
 (25 2)  (1277 338)  (1277 338)  routing T_24_21.sp4_v_b_6 <X> T_24_21.lc_trk_g0_6
 (26 2)  (1278 338)  (1278 338)  routing T_24_21.lc_trk_g1_4 <X> T_24_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1279 338)  (1279 338)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 338)  (1281 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 338)  (1282 338)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 338)  (1283 338)  routing T_24_21.lc_trk_g0_6 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 338)  (1284 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 338)  (1287 338)  routing T_24_21.lc_trk_g0_7 <X> T_24_21.input_2_1
 (36 2)  (1288 338)  (1288 338)  LC_1 Logic Functioning bit
 (8 3)  (1260 339)  (1260 339)  routing T_24_21.sp4_h_l_36 <X> T_24_21.sp4_v_t_36
 (22 3)  (1274 339)  (1274 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1275 339)  (1275 339)  routing T_24_21.sp4_v_b_6 <X> T_24_21.lc_trk_g0_6
 (27 3)  (1279 339)  (1279 339)  routing T_24_21.lc_trk_g1_4 <X> T_24_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 339)  (1281 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 339)  (1283 339)  routing T_24_21.lc_trk_g0_6 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 339)  (1284 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1287 339)  (1287 339)  routing T_24_21.lc_trk_g0_7 <X> T_24_21.input_2_1
 (14 6)  (1266 342)  (1266 342)  routing T_24_21.sp4_v_t_1 <X> T_24_21.lc_trk_g1_4
 (16 6)  (1268 342)  (1268 342)  routing T_24_21.sp12_h_l_18 <X> T_24_21.lc_trk_g1_5
 (17 6)  (1269 342)  (1269 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (14 7)  (1266 343)  (1266 343)  routing T_24_21.sp4_v_t_1 <X> T_24_21.lc_trk_g1_4
 (16 7)  (1268 343)  (1268 343)  routing T_24_21.sp4_v_t_1 <X> T_24_21.lc_trk_g1_4
 (17 7)  (1269 343)  (1269 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (1270 343)  (1270 343)  routing T_24_21.sp12_h_l_18 <X> T_24_21.lc_trk_g1_5
 (1 8)  (1253 344)  (1253 344)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (26 8)  (1278 344)  (1278 344)  routing T_24_21.lc_trk_g0_6 <X> T_24_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 344)  (1279 344)  routing T_24_21.lc_trk_g1_4 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 344)  (1281 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 344)  (1282 344)  routing T_24_21.lc_trk_g1_4 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 344)  (1283 344)  routing T_24_21.lc_trk_g0_5 <X> T_24_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 344)  (1284 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 344)  (1287 344)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.input_2_4
 (36 8)  (1288 344)  (1288 344)  LC_4 Logic Functioning bit
 (37 8)  (1289 344)  (1289 344)  LC_4 Logic Functioning bit
 (38 8)  (1290 344)  (1290 344)  LC_4 Logic Functioning bit
 (39 8)  (1291 344)  (1291 344)  LC_4 Logic Functioning bit
 (46 8)  (1298 344)  (1298 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (1304 344)  (1304 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (1 9)  (1253 345)  (1253 345)  routing T_24_21.glb_netwk_4 <X> T_24_21.glb2local_1
 (26 9)  (1278 345)  (1278 345)  routing T_24_21.lc_trk_g0_6 <X> T_24_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 345)  (1281 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 345)  (1284 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1286 345)  (1286 345)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.input_2_4
 (36 9)  (1288 345)  (1288 345)  LC_4 Logic Functioning bit
 (37 9)  (1289 345)  (1289 345)  LC_4 Logic Functioning bit
 (38 9)  (1290 345)  (1290 345)  LC_4 Logic Functioning bit
 (39 9)  (1291 345)  (1291 345)  LC_4 Logic Functioning bit
 (43 9)  (1295 345)  (1295 345)  LC_4 Logic Functioning bit
 (10 10)  (1262 346)  (1262 346)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_h_l_42
 (26 10)  (1278 346)  (1278 346)  routing T_24_21.lc_trk_g1_4 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 346)  (1279 346)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 346)  (1281 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 346)  (1282 346)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 346)  (1283 346)  routing T_24_21.lc_trk_g0_6 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 346)  (1284 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 346)  (1287 346)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.input_2_5
 (36 10)  (1288 346)  (1288 346)  LC_5 Logic Functioning bit
 (27 11)  (1279 347)  (1279 347)  routing T_24_21.lc_trk_g1_4 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 347)  (1281 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 347)  (1283 347)  routing T_24_21.lc_trk_g0_6 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 347)  (1284 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1285 347)  (1285 347)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.input_2_5
 (34 11)  (1286 347)  (1286 347)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.input_2_5
 (47 11)  (1299 347)  (1299 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 14)  (1266 350)  (1266 350)  routing T_24_21.sp12_v_t_3 <X> T_24_21.lc_trk_g3_4
 (14 15)  (1266 351)  (1266 351)  routing T_24_21.sp12_v_t_3 <X> T_24_21.lc_trk_g3_4
 (15 15)  (1267 351)  (1267 351)  routing T_24_21.sp12_v_t_3 <X> T_24_21.lc_trk_g3_4
 (17 15)  (1269 351)  (1269 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


RAM_Tile_25_21

 (9 0)  (1315 336)  (1315 336)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_h_r_1
 (10 0)  (1316 336)  (1316 336)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_h_r_1
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 337)  (1314 337)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_v_b_1
 (9 1)  (1315 337)  (1315 337)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_v_b_1
 (10 1)  (1316 337)  (1316 337)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_v_b_1
 (26 1)  (1332 337)  (1332 337)  routing T_25_21.lc_trk_g1_3 <X> T_25_21.input0_0
 (27 1)  (1333 337)  (1333 337)  routing T_25_21.lc_trk_g1_3 <X> T_25_21.input0_0
 (29 1)  (1335 337)  (1335 337)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (12 2)  (1318 338)  (1318 338)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_39
 (14 2)  (1320 338)  (1320 338)  routing T_25_21.sp12_h_l_3 <X> T_25_21.lc_trk_g0_4
 (22 2)  (1328 338)  (1328 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_20 lc_trk_g0_7
 (23 2)  (1329 338)  (1329 338)  routing T_25_21.sp12_h_l_20 <X> T_25_21.lc_trk_g0_7
 (26 2)  (1332 338)  (1332 338)  routing T_25_21.lc_trk_g3_6 <X> T_25_21.input0_1
 (11 3)  (1317 339)  (1317 339)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_39
 (13 3)  (1319 339)  (1319 339)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_39
 (14 3)  (1320 339)  (1320 339)  routing T_25_21.sp12_h_l_3 <X> T_25_21.lc_trk_g0_4
 (15 3)  (1321 339)  (1321 339)  routing T_25_21.sp12_h_l_3 <X> T_25_21.lc_trk_g0_4
 (17 3)  (1323 339)  (1323 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (1327 339)  (1327 339)  routing T_25_21.sp12_h_l_20 <X> T_25_21.lc_trk_g0_7
 (26 3)  (1332 339)  (1332 339)  routing T_25_21.lc_trk_g3_6 <X> T_25_21.input0_1
 (27 3)  (1333 339)  (1333 339)  routing T_25_21.lc_trk_g3_6 <X> T_25_21.input0_1
 (28 3)  (1334 339)  (1334 339)  routing T_25_21.lc_trk_g3_6 <X> T_25_21.input0_1
 (29 3)  (1335 339)  (1335 339)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (17 4)  (1323 340)  (1323 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1327 340)  (1327 340)  routing T_25_21.sp4_h_l_6 <X> T_25_21.lc_trk_g1_3
 (22 4)  (1328 340)  (1328 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (1329 340)  (1329 340)  routing T_25_21.sp4_h_l_6 <X> T_25_21.lc_trk_g1_3
 (24 4)  (1330 340)  (1330 340)  routing T_25_21.sp4_h_l_6 <X> T_25_21.lc_trk_g1_3
 (26 4)  (1332 340)  (1332 340)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.input0_2
 (8 5)  (1314 341)  (1314 341)  routing T_25_21.sp4_h_l_41 <X> T_25_21.sp4_v_b_4
 (9 5)  (1315 341)  (1315 341)  routing T_25_21.sp4_h_l_41 <X> T_25_21.sp4_v_b_4
 (21 5)  (1327 341)  (1327 341)  routing T_25_21.sp4_h_l_6 <X> T_25_21.lc_trk_g1_3
 (27 5)  (1333 341)  (1333 341)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.input0_2
 (29 5)  (1335 341)  (1335 341)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (17 6)  (1323 342)  (1323 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23
 (15 7)  (1321 343)  (1321 343)  routing T_25_21.sp4_v_b_20 <X> T_25_21.lc_trk_g1_4
 (16 7)  (1322 343)  (1322 343)  routing T_25_21.sp4_v_b_20 <X> T_25_21.lc_trk_g1_4
 (17 7)  (1323 343)  (1323 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (26 7)  (1332 343)  (1332 343)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.input0_3
 (27 7)  (1333 343)  (1333 343)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.input0_3
 (28 7)  (1334 343)  (1334 343)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.input0_3
 (29 7)  (1335 343)  (1335 343)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (3 8)  (1309 344)  (1309 344)  routing T_25_21.sp12_v_t_22 <X> T_25_21.sp12_v_b_1
 (15 8)  (1321 344)  (1321 344)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (16 8)  (1322 344)  (1322 344)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (17 8)  (1323 344)  (1323 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 344)  (1324 344)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (26 8)  (1332 344)  (1332 344)  routing T_25_21.lc_trk_g0_4 <X> T_25_21.input0_4
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_1 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (1324 345)  (1324 345)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (22 9)  (1328 345)  (1328 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1331 345)  (1331 345)  routing T_25_21.sp4_r_v_b_34 <X> T_25_21.lc_trk_g2_2
 (29 9)  (1335 345)  (1335 345)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (39 9)  (1345 345)  (1345 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (15 10)  (1321 346)  (1321 346)  routing T_25_21.sp4_h_r_45 <X> T_25_21.lc_trk_g2_5
 (16 10)  (1322 346)  (1322 346)  routing T_25_21.sp4_h_r_45 <X> T_25_21.lc_trk_g2_5
 (17 10)  (1323 346)  (1323 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 346)  (1324 346)  routing T_25_21.sp4_h_r_45 <X> T_25_21.lc_trk_g2_5
 (21 10)  (1327 346)  (1327 346)  routing T_25_21.sp4_h_l_26 <X> T_25_21.lc_trk_g2_7
 (22 10)  (1328 346)  (1328 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 346)  (1329 346)  routing T_25_21.sp4_h_l_26 <X> T_25_21.lc_trk_g2_7
 (24 10)  (1330 346)  (1330 346)  routing T_25_21.sp4_h_l_26 <X> T_25_21.lc_trk_g2_7
 (26 10)  (1332 346)  (1332 346)  routing T_25_21.lc_trk_g1_4 <X> T_25_21.input0_5
 (35 10)  (1341 346)  (1341 346)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.input2_5
 (8 11)  (1314 347)  (1314 347)  routing T_25_21.sp4_h_r_1 <X> T_25_21.sp4_v_t_42
 (9 11)  (1315 347)  (1315 347)  routing T_25_21.sp4_h_r_1 <X> T_25_21.sp4_v_t_42
 (10 11)  (1316 347)  (1316 347)  routing T_25_21.sp4_h_r_1 <X> T_25_21.sp4_v_t_42
 (14 11)  (1320 347)  (1320 347)  routing T_25_21.sp12_v_b_20 <X> T_25_21.lc_trk_g2_4
 (16 11)  (1322 347)  (1322 347)  routing T_25_21.sp12_v_b_20 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (1324 347)  (1324 347)  routing T_25_21.sp4_h_r_45 <X> T_25_21.lc_trk_g2_5
 (27 11)  (1333 347)  (1333 347)  routing T_25_21.lc_trk_g1_4 <X> T_25_21.input0_5
 (29 11)  (1335 347)  (1335 347)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 347)  (1338 347)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 347)  (1339 347)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.input2_5
 (4 12)  (1310 348)  (1310 348)  routing T_25_21.sp4_v_t_36 <X> T_25_21.sp4_v_b_9
 (6 12)  (1312 348)  (1312 348)  routing T_25_21.sp4_v_t_36 <X> T_25_21.sp4_v_b_9
 (25 12)  (1331 348)  (1331 348)  routing T_25_21.sp4_h_r_42 <X> T_25_21.lc_trk_g3_2
 (22 13)  (1328 349)  (1328 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 349)  (1329 349)  routing T_25_21.sp4_h_r_42 <X> T_25_21.lc_trk_g3_2
 (24 13)  (1330 349)  (1330 349)  routing T_25_21.sp4_h_r_42 <X> T_25_21.lc_trk_g3_2
 (25 13)  (1331 349)  (1331 349)  routing T_25_21.sp4_h_r_42 <X> T_25_21.lc_trk_g3_2
 (26 13)  (1332 349)  (1332 349)  routing T_25_21.lc_trk_g2_2 <X> T_25_21.input0_6
 (28 13)  (1334 349)  (1334 349)  routing T_25_21.lc_trk_g2_2 <X> T_25_21.input0_6
 (29 13)  (1335 349)  (1335 349)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (1338 349)  (1338 349)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (1340 349)  (1340 349)  routing T_25_21.lc_trk_g1_1 <X> T_25_21.input2_6
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (12 14)  (1318 350)  (1318 350)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_h_l_46
 (25 14)  (1331 350)  (1331 350)  routing T_25_21.sp4_h_r_46 <X> T_25_21.lc_trk_g3_6
 (26 14)  (1332 350)  (1332 350)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.input0_7
 (35 14)  (1341 350)  (1341 350)  routing T_25_21.lc_trk_g0_7 <X> T_25_21.input2_7
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (3 15)  (1309 351)  (1309 351)  routing T_25_21.sp12_h_l_22 <X> T_25_21.sp12_v_t_22
 (5 15)  (1311 351)  (1311 351)  routing T_25_21.sp4_h_l_44 <X> T_25_21.sp4_v_t_44
 (11 15)  (1317 351)  (1317 351)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_h_l_46
 (13 15)  (1319 351)  (1319 351)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_h_l_46
 (22 15)  (1328 351)  (1328 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 351)  (1329 351)  routing T_25_21.sp4_h_r_46 <X> T_25_21.lc_trk_g3_6
 (24 15)  (1330 351)  (1330 351)  routing T_25_21.sp4_h_r_46 <X> T_25_21.lc_trk_g3_6
 (25 15)  (1331 351)  (1331 351)  routing T_25_21.sp4_h_r_46 <X> T_25_21.lc_trk_g3_6
 (26 15)  (1332 351)  (1332 351)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.input0_7
 (28 15)  (1334 351)  (1334 351)  routing T_25_21.lc_trk_g2_7 <X> T_25_21.input0_7
 (29 15)  (1335 351)  (1335 351)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 351)  (1338 351)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 351)  (1341 351)  routing T_25_21.lc_trk_g0_7 <X> T_25_21.input2_7


LogicTile_26_21

 (0 2)  (1348 338)  (1348 338)  routing T_26_21.glb_netwk_6 <X> T_26_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 338)  (1349 338)  routing T_26_21.glb_netwk_6 <X> T_26_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 338)  (1350 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1354 338)  (1354 338)  routing T_26_21.sp4_h_l_42 <X> T_26_21.sp4_v_t_37
 (10 3)  (1358 339)  (1358 339)  routing T_26_21.sp4_h_l_45 <X> T_26_21.sp4_v_t_36
 (12 3)  (1360 339)  (1360 339)  routing T_26_21.sp4_h_l_39 <X> T_26_21.sp4_v_t_39
 (1 4)  (1349 340)  (1349 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (1353 340)  (1353 340)  routing T_26_21.sp4_h_l_37 <X> T_26_21.sp4_h_r_3
 (22 4)  (1370 340)  (1370 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1371 340)  (1371 340)  routing T_26_21.sp12_h_l_16 <X> T_26_21.lc_trk_g1_3
 (36 4)  (1384 340)  (1384 340)  LC_2 Logic Functioning bit
 (38 4)  (1386 340)  (1386 340)  LC_2 Logic Functioning bit
 (41 4)  (1389 340)  (1389 340)  LC_2 Logic Functioning bit
 (43 4)  (1391 340)  (1391 340)  LC_2 Logic Functioning bit
 (45 4)  (1393 340)  (1393 340)  LC_2 Logic Functioning bit
 (51 4)  (1399 340)  (1399 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (1348 341)  (1348 341)  routing T_26_21.lc_trk_g1_3 <X> T_26_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1349 341)  (1349 341)  routing T_26_21.lc_trk_g1_3 <X> T_26_21.wire_logic_cluster/lc_7/cen
 (4 5)  (1352 341)  (1352 341)  routing T_26_21.sp4_h_l_37 <X> T_26_21.sp4_h_r_3
 (21 5)  (1369 341)  (1369 341)  routing T_26_21.sp12_h_l_16 <X> T_26_21.lc_trk_g1_3
 (26 5)  (1374 341)  (1374 341)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1376 341)  (1376 341)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 341)  (1377 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (1385 341)  (1385 341)  LC_2 Logic Functioning bit
 (39 5)  (1387 341)  (1387 341)  LC_2 Logic Functioning bit
 (40 5)  (1388 341)  (1388 341)  LC_2 Logic Functioning bit
 (42 5)  (1390 341)  (1390 341)  LC_2 Logic Functioning bit
 (6 6)  (1354 342)  (1354 342)  routing T_26_21.sp4_h_l_47 <X> T_26_21.sp4_v_t_38
 (13 6)  (1361 342)  (1361 342)  routing T_26_21.sp4_v_b_5 <X> T_26_21.sp4_v_t_40
 (8 7)  (1356 343)  (1356 343)  routing T_26_21.sp4_h_l_41 <X> T_26_21.sp4_v_t_41
 (22 9)  (1370 345)  (1370 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1373 345)  (1373 345)  routing T_26_21.sp4_r_v_b_34 <X> T_26_21.lc_trk_g2_2
 (5 10)  (1353 346)  (1353 346)  routing T_26_21.sp4_h_r_3 <X> T_26_21.sp4_h_l_43
 (4 11)  (1352 347)  (1352 347)  routing T_26_21.sp4_h_r_3 <X> T_26_21.sp4_h_l_43
 (3 12)  (1351 348)  (1351 348)  routing T_26_21.sp12_v_t_22 <X> T_26_21.sp12_h_r_1
 (11 12)  (1359 348)  (1359 348)  routing T_26_21.sp4_h_l_40 <X> T_26_21.sp4_v_b_11
 (13 12)  (1361 348)  (1361 348)  routing T_26_21.sp4_h_l_40 <X> T_26_21.sp4_v_b_11
 (12 13)  (1360 349)  (1360 349)  routing T_26_21.sp4_h_l_40 <X> T_26_21.sp4_v_b_11
 (0 14)  (1348 350)  (1348 350)  routing T_26_21.glb_netwk_4 <X> T_26_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 350)  (1349 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1359 350)  (1359 350)  routing T_26_21.sp4_v_b_8 <X> T_26_21.sp4_v_t_46
 (5 15)  (1353 351)  (1353 351)  routing T_26_21.sp4_h_l_44 <X> T_26_21.sp4_v_t_44
 (12 15)  (1360 351)  (1360 351)  routing T_26_21.sp4_v_b_8 <X> T_26_21.sp4_v_t_46


LogicTile_27_21

 (12 4)  (1414 340)  (1414 340)  routing T_27_21.sp4_v_t_40 <X> T_27_21.sp4_h_r_5
 (12 10)  (1414 346)  (1414 346)  routing T_27_21.sp4_v_t_45 <X> T_27_21.sp4_h_l_45
 (11 11)  (1413 347)  (1413 347)  routing T_27_21.sp4_v_t_45 <X> T_27_21.sp4_h_l_45


LogicTile_28_21

 (5 10)  (1461 346)  (1461 346)  routing T_28_21.sp4_v_b_6 <X> T_28_21.sp4_h_l_43


LogicTile_31_21

 (11 5)  (1629 341)  (1629 341)  routing T_31_21.sp4_h_l_40 <X> T_31_21.sp4_h_r_5


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 337)  (1731 337)  routing T_33_21.span4_horz_16 <X> T_33_21.lc_trk_g0_0
 (6 1)  (1732 337)  (1732 337)  routing T_33_21.span4_horz_16 <X> T_33_21.lc_trk_g0_0
 (7 1)  (1733 337)  (1733 337)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_16 lc_trk_g0_0
 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (2 3)  (1728 339)  (1728 339)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (6 4)  (1732 340)  (1732 340)  routing T_33_21.span12_horz_13 <X> T_33_21.lc_trk_g0_5
 (7 4)  (1733 340)  (1733 340)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (10 4)  (1736 340)  (1736 340)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (10 5)  (1736 341)  (1736 341)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_vert_b_7 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 343)  (1734 343)  routing T_33_21.span4_vert_b_7 <X> T_33_21.lc_trk_g0_7
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_5 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (10 11)  (1736 347)  (1736 347)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_vert_b_7 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit
 (8 15)  (1734 351)  (1734 351)  routing T_33_21.span4_vert_b_7 <X> T_33_21.lc_trk_g1_7


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (11 6)  (6 326)  (6 326)  routing T_0_20.span4_horz_13 <X> T_0_20.span4_vert_t_14
 (12 6)  (5 326)  (5 326)  routing T_0_20.span4_horz_13 <X> T_0_20.span4_vert_t_14
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_3_20

 (4 3)  (130 323)  (130 323)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_h_l_37
 (6 3)  (132 323)  (132 323)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_h_l_37
 (3 8)  (129 328)  (129 328)  routing T_3_20.sp12_h_r_1 <X> T_3_20.sp12_v_b_1
 (3 9)  (129 329)  (129 329)  routing T_3_20.sp12_h_r_1 <X> T_3_20.sp12_v_b_1


LogicTile_4_20

 (3 14)  (183 334)  (183 334)  routing T_4_20.sp12_h_r_1 <X> T_4_20.sp12_v_t_22
 (3 15)  (183 335)  (183 335)  routing T_4_20.sp12_h_r_1 <X> T_4_20.sp12_v_t_22


LogicTile_5_20

 (3 14)  (237 334)  (237 334)  routing T_5_20.sp12_h_r_1 <X> T_5_20.sp12_v_t_22
 (3 15)  (237 335)  (237 335)  routing T_5_20.sp12_h_r_1 <X> T_5_20.sp12_v_t_22


LogicTile_7_20

 (12 1)  (354 321)  (354 321)  routing T_7_20.sp4_h_r_2 <X> T_7_20.sp4_v_b_2
 (9 6)  (351 326)  (351 326)  routing T_7_20.sp4_h_r_1 <X> T_7_20.sp4_h_l_41
 (10 6)  (352 326)  (352 326)  routing T_7_20.sp4_h_r_1 <X> T_7_20.sp4_h_l_41


RAM_Tile_8_20

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (413 320)  (413 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (418 320)  (418 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (419 320)  (419 320)  routing T_8_20.sp4_v_b_19 <X> T_8_20.lc_trk_g0_3
 (24 0)  (420 320)  (420 320)  routing T_8_20.sp4_v_b_19 <X> T_8_20.lc_trk_g0_3
 (26 0)  (422 320)  (422 320)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.input0_0
 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (27 1)  (423 321)  (423 321)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.input0_0
 (29 1)  (425 321)  (425 321)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 322)  (417 322)  routing T_8_20.sp12_h_l_4 <X> T_8_20.lc_trk_g0_7
 (22 2)  (418 322)  (418 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (420 322)  (420 322)  routing T_8_20.sp12_h_l_4 <X> T_8_20.lc_trk_g0_7
 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (404 323)  (404 323)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_v_t_36
 (9 3)  (405 323)  (405 323)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_v_t_36
 (21 3)  (417 323)  (417 323)  routing T_8_20.sp12_h_l_4 <X> T_8_20.lc_trk_g0_7
 (29 3)  (425 323)  (425 323)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (1 4)  (397 324)  (397 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (6 4)  (402 324)  (402 324)  routing T_8_20.sp4_h_r_10 <X> T_8_20.sp4_v_b_3
 (15 4)  (411 324)  (411 324)  routing T_8_20.sp4_h_r_1 <X> T_8_20.lc_trk_g1_1
 (16 4)  (412 324)  (412 324)  routing T_8_20.sp4_h_r_1 <X> T_8_20.lc_trk_g1_1
 (17 4)  (413 324)  (413 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (417 324)  (417 324)  routing T_8_20.sp4_h_r_11 <X> T_8_20.lc_trk_g1_3
 (22 4)  (418 324)  (418 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 324)  (419 324)  routing T_8_20.sp4_h_r_11 <X> T_8_20.lc_trk_g1_3
 (24 4)  (420 324)  (420 324)  routing T_8_20.sp4_h_r_11 <X> T_8_20.lc_trk_g1_3
 (25 4)  (421 324)  (421 324)  routing T_8_20.sp4_h_r_10 <X> T_8_20.lc_trk_g1_2
 (26 4)  (422 324)  (422 324)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.input0_2
 (0 5)  (396 325)  (396 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_bram/ram/WCLKE
 (1 5)  (397 325)  (397 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_bram/ram/WCLKE
 (18 5)  (414 325)  (414 325)  routing T_8_20.sp4_h_r_1 <X> T_8_20.lc_trk_g1_1
 (19 5)  (415 325)  (415 325)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_b_9 sp4_v_b_16
 (22 5)  (418 325)  (418 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (419 325)  (419 325)  routing T_8_20.sp4_h_r_10 <X> T_8_20.lc_trk_g1_2
 (24 5)  (420 325)  (420 325)  routing T_8_20.sp4_h_r_10 <X> T_8_20.lc_trk_g1_2
 (26 5)  (422 325)  (422 325)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.input0_2
 (27 5)  (423 325)  (423 325)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.input0_2
 (28 5)  (424 325)  (424 325)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.input0_2
 (29 5)  (425 325)  (425 325)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (16 6)  (412 326)  (412 326)  routing T_8_20.sp4_v_b_13 <X> T_8_20.lc_trk_g1_5
 (17 6)  (413 326)  (413 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 326)  (414 326)  routing T_8_20.sp4_v_b_13 <X> T_8_20.lc_trk_g1_5
 (21 6)  (417 326)  (417 326)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g1_7
 (22 6)  (418 326)  (418 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (419 326)  (419 326)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g1_7
 (24 6)  (420 326)  (420 326)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g1_7
 (18 7)  (414 327)  (414 327)  routing T_8_20.sp4_v_b_13 <X> T_8_20.lc_trk_g1_5
 (21 7)  (417 327)  (417 327)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g1_7
 (26 7)  (422 327)  (422 327)  routing T_8_20.lc_trk_g1_2 <X> T_8_20.input0_3
 (27 7)  (423 327)  (423 327)  routing T_8_20.lc_trk_g1_2 <X> T_8_20.input0_3
 (29 7)  (425 327)  (425 327)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (3 8)  (399 328)  (399 328)  routing T_8_20.sp12_h_r_1 <X> T_8_20.sp12_v_b_1
 (13 8)  (409 328)  (409 328)  routing T_8_20.sp4_v_t_45 <X> T_8_20.sp4_v_b_8
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 328)  (426 328)  routing T_8_20.lc_trk_g0_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (37 8)  (433 328)  (433 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (3 9)  (399 329)  (399 329)  routing T_8_20.sp12_h_r_1 <X> T_8_20.sp12_v_b_1
 (27 9)  (423 329)  (423 329)  routing T_8_20.lc_trk_g1_1 <X> T_8_20.input0_4
 (29 9)  (425 329)  (425 329)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g0_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (15 10)  (411 330)  (411 330)  routing T_8_20.sp4_h_r_45 <X> T_8_20.lc_trk_g2_5
 (16 10)  (412 330)  (412 330)  routing T_8_20.sp4_h_r_45 <X> T_8_20.lc_trk_g2_5
 (17 10)  (413 330)  (413 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (414 330)  (414 330)  routing T_8_20.sp4_h_r_45 <X> T_8_20.lc_trk_g2_5
 (25 10)  (421 330)  (421 330)  routing T_8_20.sp12_v_b_6 <X> T_8_20.lc_trk_g2_6
 (26 10)  (422 330)  (422 330)  routing T_8_20.lc_trk_g2_5 <X> T_8_20.input0_5
 (18 11)  (414 331)  (414 331)  routing T_8_20.sp4_h_r_45 <X> T_8_20.lc_trk_g2_5
 (22 11)  (418 331)  (418 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (420 331)  (420 331)  routing T_8_20.sp12_v_b_6 <X> T_8_20.lc_trk_g2_6
 (25 11)  (421 331)  (421 331)  routing T_8_20.sp12_v_b_6 <X> T_8_20.lc_trk_g2_6
 (28 11)  (424 331)  (424 331)  routing T_8_20.lc_trk_g2_5 <X> T_8_20.input0_5
 (29 11)  (425 331)  (425 331)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_5 input0_5
 (32 11)  (428 331)  (428 331)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (429 331)  (429 331)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.input2_5
 (34 11)  (430 331)  (430 331)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.input2_5
 (9 12)  (405 332)  (405 332)  routing T_8_20.sp4_v_t_47 <X> T_8_20.sp4_h_r_10
 (14 12)  (410 332)  (410 332)  routing T_8_20.sp4_h_l_29 <X> T_8_20.lc_trk_g3_0
 (26 12)  (422 332)  (422 332)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.input0_6
 (35 12)  (431 332)  (431 332)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.input2_6
 (14 13)  (410 333)  (410 333)  routing T_8_20.sp4_h_l_29 <X> T_8_20.lc_trk_g3_0
 (15 13)  (411 333)  (411 333)  routing T_8_20.sp4_h_l_29 <X> T_8_20.lc_trk_g3_0
 (16 13)  (412 333)  (412 333)  routing T_8_20.sp4_h_l_29 <X> T_8_20.lc_trk_g3_0
 (17 13)  (413 333)  (413 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (26 13)  (422 333)  (422 333)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.input0_6
 (28 13)  (424 333)  (424 333)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.input0_6
 (29 13)  (425 333)  (425 333)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (428 333)  (428 333)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 333)  (430 333)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.input2_6
 (35 13)  (431 333)  (431 333)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.input2_6
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (3 14)  (399 334)  (399 334)  routing T_8_20.sp12_h_r_1 <X> T_8_20.sp12_v_t_22
 (17 14)  (413 334)  (413 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (19 14)  (415 334)  (415 334)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (417 334)  (417 334)  routing T_8_20.sp4_v_t_26 <X> T_8_20.lc_trk_g3_7
 (22 14)  (418 334)  (418 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 334)  (419 334)  routing T_8_20.sp4_v_t_26 <X> T_8_20.lc_trk_g3_7
 (26 14)  (422 334)  (422 334)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.input0_7
 (0 15)  (396 335)  (396 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (3 15)  (399 335)  (399 335)  routing T_8_20.sp12_h_r_1 <X> T_8_20.sp12_v_t_22
 (18 15)  (414 335)  (414 335)  routing T_8_20.sp4_r_v_b_45 <X> T_8_20.lc_trk_g3_5
 (21 15)  (417 335)  (417 335)  routing T_8_20.sp4_v_t_26 <X> T_8_20.lc_trk_g3_7
 (22 15)  (418 335)  (418 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (419 335)  (419 335)  routing T_8_20.sp12_v_b_14 <X> T_8_20.lc_trk_g3_6
 (26 15)  (422 335)  (422 335)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.input0_7
 (27 15)  (423 335)  (423 335)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.input0_7
 (28 15)  (424 335)  (424 335)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.input0_7
 (29 15)  (425 335)  (425 335)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (428 335)  (428 335)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (431 335)  (431 335)  routing T_8_20.lc_trk_g0_3 <X> T_8_20.input2_7


LogicTile_9_20

 (11 0)  (449 320)  (449 320)  routing T_9_20.sp4_h_r_9 <X> T_9_20.sp4_v_b_2
 (28 0)  (466 320)  (466 320)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 320)  (468 320)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 320)  (469 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 320)  (472 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 321)  (463 321)  routing T_9_20.sp4_r_v_b_33 <X> T_9_20.lc_trk_g0_2
 (26 1)  (464 321)  (464 321)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 321)  (466 321)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (473 321)  (473 321)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.input_2_0
 (42 1)  (480 321)  (480 321)  LC_0 Logic Functioning bit
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 322)  (456 322)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g0_5
 (21 2)  (459 322)  (459 322)  routing T_9_20.sp4_v_b_15 <X> T_9_20.lc_trk_g0_7
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (461 322)  (461 322)  routing T_9_20.sp4_v_b_15 <X> T_9_20.lc_trk_g0_7
 (26 2)  (464 322)  (464 322)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 322)  (468 322)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 322)  (469 322)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 322)  (472 322)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 322)  (474 322)  LC_1 Logic Functioning bit
 (37 2)  (475 322)  (475 322)  LC_1 Logic Functioning bit
 (38 2)  (476 322)  (476 322)  LC_1 Logic Functioning bit
 (39 2)  (477 322)  (477 322)  LC_1 Logic Functioning bit
 (40 2)  (478 322)  (478 322)  LC_1 Logic Functioning bit
 (41 2)  (479 322)  (479 322)  LC_1 Logic Functioning bit
 (42 2)  (480 322)  (480 322)  LC_1 Logic Functioning bit
 (43 2)  (481 322)  (481 322)  LC_1 Logic Functioning bit
 (47 2)  (485 322)  (485 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (488 322)  (488 322)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (459 323)  (459 323)  routing T_9_20.sp4_v_b_15 <X> T_9_20.lc_trk_g0_7
 (29 3)  (467 323)  (467 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 323)  (468 323)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (475 323)  (475 323)  LC_1 Logic Functioning bit
 (38 3)  (476 323)  (476 323)  LC_1 Logic Functioning bit
 (39 3)  (477 323)  (477 323)  LC_1 Logic Functioning bit
 (40 3)  (478 323)  (478 323)  LC_1 Logic Functioning bit
 (41 3)  (479 323)  (479 323)  LC_1 Logic Functioning bit
 (42 3)  (480 323)  (480 323)  LC_1 Logic Functioning bit
 (43 3)  (481 323)  (481 323)  LC_1 Logic Functioning bit
 (15 4)  (453 324)  (453 324)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g1_1
 (16 4)  (454 324)  (454 324)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g1_1
 (17 4)  (455 324)  (455 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (459 324)  (459 324)  routing T_9_20.sp4_v_b_3 <X> T_9_20.lc_trk_g1_3
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (461 324)  (461 324)  routing T_9_20.sp4_v_b_3 <X> T_9_20.lc_trk_g1_3
 (26 4)  (464 324)  (464 324)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 324)  (466 324)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 324)  (468 324)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 324)  (472 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (40 4)  (478 324)  (478 324)  LC_2 Logic Functioning bit
 (42 4)  (480 324)  (480 324)  LC_2 Logic Functioning bit
 (5 5)  (443 325)  (443 325)  routing T_9_20.sp4_h_r_3 <X> T_9_20.sp4_v_b_3
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (456 325)  (456 325)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g1_1
 (27 5)  (465 325)  (465 325)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 325)  (470 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 325)  (473 325)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.input_2_2
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (37 5)  (475 325)  (475 325)  LC_2 Logic Functioning bit
 (39 5)  (477 325)  (477 325)  LC_2 Logic Functioning bit
 (41 5)  (479 325)  (479 325)  LC_2 Logic Functioning bit
 (12 6)  (450 326)  (450 326)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_h_l_40
 (16 6)  (454 326)  (454 326)  routing T_9_20.sp4_v_b_5 <X> T_9_20.lc_trk_g1_5
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (456 326)  (456 326)  routing T_9_20.sp4_v_b_5 <X> T_9_20.lc_trk_g1_5
 (22 6)  (460 326)  (460 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 326)  (462 326)  routing T_9_20.top_op_7 <X> T_9_20.lc_trk_g1_7
 (27 6)  (465 326)  (465 326)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 326)  (468 326)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 326)  (471 326)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (476 326)  (476 326)  LC_3 Logic Functioning bit
 (39 6)  (477 326)  (477 326)  LC_3 Logic Functioning bit
 (42 6)  (480 326)  (480 326)  LC_3 Logic Functioning bit
 (43 6)  (481 326)  (481 326)  LC_3 Logic Functioning bit
 (50 6)  (488 326)  (488 326)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (449 327)  (449 327)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_h_l_40
 (21 7)  (459 327)  (459 327)  routing T_9_20.top_op_7 <X> T_9_20.lc_trk_g1_7
 (27 7)  (465 327)  (465 327)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 327)  (468 327)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 327)  (475 327)  LC_3 Logic Functioning bit
 (38 7)  (476 327)  (476 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (28 8)  (466 328)  (466 328)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 328)  (468 328)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 328)  (471 328)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 328)  (472 328)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (43 8)  (481 328)  (481 328)  LC_4 Logic Functioning bit
 (50 8)  (488 328)  (488 328)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (446 329)  (446 329)  routing T_9_20.sp4_h_r_7 <X> T_9_20.sp4_v_b_7
 (17 9)  (455 329)  (455 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 329)  (463 329)  routing T_9_20.sp4_r_v_b_34 <X> T_9_20.lc_trk_g2_2
 (26 9)  (464 329)  (464 329)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 329)  (468 329)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 329)  (474 329)  LC_4 Logic Functioning bit
 (38 9)  (476 329)  (476 329)  LC_4 Logic Functioning bit
 (40 9)  (478 329)  (478 329)  LC_4 Logic Functioning bit
 (43 9)  (481 329)  (481 329)  LC_4 Logic Functioning bit
 (46 9)  (484 329)  (484 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (450 330)  (450 330)  routing T_9_20.sp4_v_t_45 <X> T_9_20.sp4_h_l_45
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (459 330)  (459 330)  routing T_9_20.wire_logic_cluster/lc_7/out <X> T_9_20.lc_trk_g2_7
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 330)  (463 330)  routing T_9_20.wire_logic_cluster/lc_6/out <X> T_9_20.lc_trk_g2_6
 (26 10)  (464 330)  (464 330)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g1_1 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 330)  (473 330)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.input_2_5
 (39 10)  (477 330)  (477 330)  LC_5 Logic Functioning bit
 (40 10)  (478 330)  (478 330)  LC_5 Logic Functioning bit
 (42 10)  (480 330)  (480 330)  LC_5 Logic Functioning bit
 (11 11)  (449 331)  (449 331)  routing T_9_20.sp4_v_t_45 <X> T_9_20.sp4_h_l_45
 (18 11)  (456 331)  (456 331)  routing T_9_20.sp4_r_v_b_37 <X> T_9_20.lc_trk_g2_5
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (465 331)  (465 331)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 331)  (466 331)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 331)  (469 331)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 331)  (470 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (473 331)  (473 331)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.input_2_5
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (15 12)  (453 332)  (453 332)  routing T_9_20.sp4_h_r_33 <X> T_9_20.lc_trk_g3_1
 (16 12)  (454 332)  (454 332)  routing T_9_20.sp4_h_r_33 <X> T_9_20.lc_trk_g3_1
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 332)  (456 332)  routing T_9_20.sp4_h_r_33 <X> T_9_20.lc_trk_g3_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 332)  (475 332)  LC_6 Logic Functioning bit
 (39 12)  (477 332)  (477 332)  LC_6 Logic Functioning bit
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (465 333)  (465 333)  routing T_9_20.lc_trk_g1_1 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (38 13)  (476 333)  (476 333)  LC_6 Logic Functioning bit
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 334)  (472 334)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 334)  (473 334)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.input_2_7
 (37 14)  (475 334)  (475 334)  LC_7 Logic Functioning bit
 (38 14)  (476 334)  (476 334)  LC_7 Logic Functioning bit
 (39 14)  (477 334)  (477 334)  LC_7 Logic Functioning bit
 (40 14)  (478 334)  (478 334)  LC_7 Logic Functioning bit
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (43 14)  (481 334)  (481 334)  LC_7 Logic Functioning bit
 (14 15)  (452 335)  (452 335)  routing T_9_20.sp4_h_l_17 <X> T_9_20.lc_trk_g3_4
 (15 15)  (453 335)  (453 335)  routing T_9_20.sp4_h_l_17 <X> T_9_20.lc_trk_g3_4
 (16 15)  (454 335)  (454 335)  routing T_9_20.sp4_h_l_17 <X> T_9_20.lc_trk_g3_4
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (465 335)  (465 335)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 335)  (466 335)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 335)  (468 335)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 335)  (470 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (471 335)  (471 335)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.input_2_7
 (34 15)  (472 335)  (472 335)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.input_2_7
 (39 15)  (477 335)  (477 335)  LC_7 Logic Functioning bit
 (41 15)  (479 335)  (479 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (12 0)  (504 320)  (504 320)  routing T_10_20.sp4_v_b_8 <X> T_10_20.sp4_h_r_2
 (14 0)  (506 320)  (506 320)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g0_0
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 320)  (516 320)  routing T_10_20.bot_op_3 <X> T_10_20.lc_trk_g0_3
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 320)  (525 320)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 320)  (529 320)  LC_0 Logic Functioning bit
 (39 0)  (531 320)  (531 320)  LC_0 Logic Functioning bit
 (41 0)  (533 320)  (533 320)  LC_0 Logic Functioning bit
 (43 0)  (535 320)  (535 320)  LC_0 Logic Functioning bit
 (11 1)  (503 321)  (503 321)  routing T_10_20.sp4_v_b_8 <X> T_10_20.sp4_h_r_2
 (13 1)  (505 321)  (505 321)  routing T_10_20.sp4_v_b_8 <X> T_10_20.sp4_h_r_2
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (522 321)  (522 321)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (41 1)  (533 321)  (533 321)  LC_0 Logic Functioning bit
 (43 1)  (535 321)  (535 321)  LC_0 Logic Functioning bit
 (14 2)  (506 322)  (506 322)  routing T_10_20.sp4_v_t_1 <X> T_10_20.lc_trk_g0_4
 (15 2)  (507 322)  (507 322)  routing T_10_20.sp4_h_r_21 <X> T_10_20.lc_trk_g0_5
 (16 2)  (508 322)  (508 322)  routing T_10_20.sp4_h_r_21 <X> T_10_20.lc_trk_g0_5
 (17 2)  (509 322)  (509 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (510 322)  (510 322)  routing T_10_20.sp4_h_r_21 <X> T_10_20.lc_trk_g0_5
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (516 322)  (516 322)  routing T_10_20.bot_op_7 <X> T_10_20.lc_trk_g0_7
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (39 2)  (531 322)  (531 322)  LC_1 Logic Functioning bit
 (40 2)  (532 322)  (532 322)  LC_1 Logic Functioning bit
 (47 2)  (539 322)  (539 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (506 323)  (506 323)  routing T_10_20.sp4_v_t_1 <X> T_10_20.lc_trk_g0_4
 (16 3)  (508 323)  (508 323)  routing T_10_20.sp4_v_t_1 <X> T_10_20.lc_trk_g0_4
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (510 323)  (510 323)  routing T_10_20.sp4_h_r_21 <X> T_10_20.lc_trk_g0_5
 (26 3)  (518 323)  (518 323)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (525 323)  (525 323)  routing T_10_20.lc_trk_g2_3 <X> T_10_20.input_2_1
 (35 3)  (527 323)  (527 323)  routing T_10_20.lc_trk_g2_3 <X> T_10_20.input_2_1
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (40 3)  (532 323)  (532 323)  LC_1 Logic Functioning bit
 (5 4)  (497 324)  (497 324)  routing T_10_20.sp4_v_b_9 <X> T_10_20.sp4_h_r_3
 (12 4)  (504 324)  (504 324)  routing T_10_20.sp4_v_b_11 <X> T_10_20.sp4_h_r_5
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 324)  (529 324)  LC_2 Logic Functioning bit
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (40 4)  (532 324)  (532 324)  LC_2 Logic Functioning bit
 (42 4)  (534 324)  (534 324)  LC_2 Logic Functioning bit
 (4 5)  (496 325)  (496 325)  routing T_10_20.sp4_v_b_9 <X> T_10_20.sp4_h_r_3
 (6 5)  (498 325)  (498 325)  routing T_10_20.sp4_v_b_9 <X> T_10_20.sp4_h_r_3
 (11 5)  (503 325)  (503 325)  routing T_10_20.sp4_v_b_11 <X> T_10_20.sp4_h_r_5
 (13 5)  (505 325)  (505 325)  routing T_10_20.sp4_v_b_11 <X> T_10_20.sp4_h_r_5
 (28 5)  (520 325)  (520 325)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 325)  (522 325)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 325)  (523 325)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (41 5)  (533 325)  (533 325)  LC_2 Logic Functioning bit
 (43 5)  (535 325)  (535 325)  LC_2 Logic Functioning bit
 (21 6)  (513 326)  (513 326)  routing T_10_20.bnr_op_7 <X> T_10_20.lc_trk_g1_7
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (517 326)  (517 326)  routing T_10_20.sp4_h_r_14 <X> T_10_20.lc_trk_g1_6
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (40 6)  (532 326)  (532 326)  LC_3 Logic Functioning bit
 (41 6)  (533 326)  (533 326)  LC_3 Logic Functioning bit
 (42 6)  (534 326)  (534 326)  LC_3 Logic Functioning bit
 (50 6)  (542 326)  (542 326)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (19 7)  (511 327)  (511 327)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (513 327)  (513 327)  routing T_10_20.bnr_op_7 <X> T_10_20.lc_trk_g1_7
 (22 7)  (514 327)  (514 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 327)  (515 327)  routing T_10_20.sp4_h_r_14 <X> T_10_20.lc_trk_g1_6
 (24 7)  (516 327)  (516 327)  routing T_10_20.sp4_h_r_14 <X> T_10_20.lc_trk_g1_6
 (28 7)  (520 327)  (520 327)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (12 8)  (504 328)  (504 328)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_h_r_8
 (21 8)  (513 328)  (513 328)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g2_3
 (22 8)  (514 328)  (514 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (517 328)  (517 328)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 328)  (520 328)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 328)  (522 328)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 328)  (525 328)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 328)  (529 328)  LC_4 Logic Functioning bit
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (40 8)  (532 328)  (532 328)  LC_4 Logic Functioning bit
 (41 8)  (533 328)  (533 328)  LC_4 Logic Functioning bit
 (42 8)  (534 328)  (534 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (11 9)  (503 329)  (503 329)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_h_r_8
 (13 9)  (505 329)  (505 329)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_h_r_8
 (15 9)  (507 329)  (507 329)  routing T_10_20.sp4_v_t_29 <X> T_10_20.lc_trk_g2_0
 (16 9)  (508 329)  (508 329)  routing T_10_20.sp4_v_t_29 <X> T_10_20.lc_trk_g2_0
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 329)  (515 329)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (24 9)  (516 329)  (516 329)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (25 9)  (517 329)  (517 329)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 329)  (522 329)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 329)  (524 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (525 329)  (525 329)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.input_2_4
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (40 9)  (532 329)  (532 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (16 10)  (508 330)  (508 330)  routing T_10_20.sp12_v_t_10 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (517 330)  (517 330)  routing T_10_20.sp4_v_b_38 <X> T_10_20.lc_trk_g2_6
 (26 10)  (518 330)  (518 330)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (37 10)  (529 330)  (529 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (43 10)  (535 330)  (535 330)  LC_5 Logic Functioning bit
 (50 10)  (542 330)  (542 330)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (514 331)  (514 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 331)  (515 331)  routing T_10_20.sp4_v_b_38 <X> T_10_20.lc_trk_g2_6
 (25 11)  (517 331)  (517 331)  routing T_10_20.sp4_v_b_38 <X> T_10_20.lc_trk_g2_6
 (27 11)  (519 331)  (519 331)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 331)  (523 331)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (40 11)  (532 331)  (532 331)  LC_5 Logic Functioning bit
 (42 11)  (534 331)  (534 331)  LC_5 Logic Functioning bit
 (43 11)  (535 331)  (535 331)  LC_5 Logic Functioning bit
 (15 12)  (507 332)  (507 332)  routing T_10_20.sp4_h_r_33 <X> T_10_20.lc_trk_g3_1
 (16 12)  (508 332)  (508 332)  routing T_10_20.sp4_h_r_33 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 332)  (510 332)  routing T_10_20.sp4_h_r_33 <X> T_10_20.lc_trk_g3_1
 (25 12)  (517 332)  (517 332)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g3_2
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (529 332)  (529 332)  LC_6 Logic Functioning bit
 (39 12)  (531 332)  (531 332)  LC_6 Logic Functioning bit
 (40 12)  (532 332)  (532 332)  LC_6 Logic Functioning bit
 (42 12)  (534 332)  (534 332)  LC_6 Logic Functioning bit
 (50 12)  (542 332)  (542 332)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (515 333)  (515 333)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g3_2
 (24 13)  (516 333)  (516 333)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g3_2
 (25 13)  (517 333)  (517 333)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g3_2
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 333)  (520 333)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (38 13)  (530 333)  (530 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (40 13)  (532 333)  (532 333)  LC_6 Logic Functioning bit
 (41 13)  (533 333)  (533 333)  LC_6 Logic Functioning bit
 (25 14)  (517 334)  (517 334)  routing T_10_20.sp4_v_b_38 <X> T_10_20.lc_trk_g3_6
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 334)  (522 334)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 334)  (525 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (38 14)  (530 334)  (530 334)  LC_7 Logic Functioning bit
 (39 14)  (531 334)  (531 334)  LC_7 Logic Functioning bit
 (42 14)  (534 334)  (534 334)  LC_7 Logic Functioning bit
 (43 14)  (535 334)  (535 334)  LC_7 Logic Functioning bit
 (50 14)  (542 334)  (542 334)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 335)  (515 335)  routing T_10_20.sp4_v_b_38 <X> T_10_20.lc_trk_g3_6
 (25 15)  (517 335)  (517 335)  routing T_10_20.sp4_v_b_38 <X> T_10_20.lc_trk_g3_6
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (40 15)  (532 335)  (532 335)  LC_7 Logic Functioning bit
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (27 0)  (573 320)  (573 320)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 320)  (581 320)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.input_2_0
 (36 0)  (582 320)  (582 320)  LC_0 Logic Functioning bit
 (38 0)  (584 320)  (584 320)  LC_0 Logic Functioning bit
 (40 0)  (586 320)  (586 320)  LC_0 Logic Functioning bit
 (42 0)  (588 320)  (588 320)  LC_0 Logic Functioning bit
 (8 1)  (554 321)  (554 321)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_v_b_1
 (9 1)  (555 321)  (555 321)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_v_b_1
 (10 1)  (556 321)  (556 321)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_v_b_1
 (26 1)  (572 321)  (572 321)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 321)  (580 321)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.input_2_0
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (42 1)  (588 321)  (588 321)  LC_0 Logic Functioning bit
 (43 1)  (589 321)  (589 321)  LC_0 Logic Functioning bit
 (8 2)  (554 322)  (554 322)  routing T_11_20.sp4_h_r_1 <X> T_11_20.sp4_h_l_36
 (14 2)  (560 322)  (560 322)  routing T_11_20.wire_logic_cluster/lc_4/out <X> T_11_20.lc_trk_g0_4
 (22 2)  (568 322)  (568 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 322)  (570 322)  routing T_11_20.bot_op_7 <X> T_11_20.lc_trk_g0_7
 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 322)  (574 322)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 322)  (577 322)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (42 2)  (588 322)  (588 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (50 2)  (596 322)  (596 322)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.bot_op_6 <X> T_11_20.lc_trk_g0_6
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 323)  (576 323)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (41 3)  (587 323)  (587 323)  LC_1 Logic Functioning bit
 (43 3)  (589 323)  (589 323)  LC_1 Logic Functioning bit
 (12 4)  (558 324)  (558 324)  routing T_11_20.sp4_v_b_11 <X> T_11_20.sp4_h_r_5
 (21 4)  (567 324)  (567 324)  routing T_11_20.wire_logic_cluster/lc_3/out <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 324)  (571 324)  routing T_11_20.bnr_op_2 <X> T_11_20.lc_trk_g1_2
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 324)  (576 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (40 4)  (586 324)  (586 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (50 4)  (596 324)  (596 324)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (557 325)  (557 325)  routing T_11_20.sp4_v_b_11 <X> T_11_20.sp4_h_r_5
 (13 5)  (559 325)  (559 325)  routing T_11_20.sp4_v_b_11 <X> T_11_20.sp4_h_r_5
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.bnr_op_2 <X> T_11_20.lc_trk_g1_2
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 325)  (574 325)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 325)  (576 325)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (48 5)  (594 325)  (594 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (554 326)  (554 326)  routing T_11_20.sp4_h_r_4 <X> T_11_20.sp4_h_l_41
 (15 6)  (561 326)  (561 326)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g1_5
 (16 6)  (562 326)  (562 326)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g1_5
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (572 326)  (572 326)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 326)  (579 326)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 326)  (581 326)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.input_2_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (14 7)  (560 327)  (560 327)  routing T_11_20.sp4_h_r_4 <X> T_11_20.lc_trk_g1_4
 (15 7)  (561 327)  (561 327)  routing T_11_20.sp4_h_r_4 <X> T_11_20.lc_trk_g1_4
 (16 7)  (562 327)  (562 327)  routing T_11_20.sp4_h_r_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (564 327)  (564 327)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g1_5
 (22 7)  (568 327)  (568 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 327)  (569 327)  routing T_11_20.sp4_v_b_22 <X> T_11_20.lc_trk_g1_6
 (24 7)  (570 327)  (570 327)  routing T_11_20.sp4_v_b_22 <X> T_11_20.lc_trk_g1_6
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 327)  (576 327)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (579 327)  (579 327)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.input_2_3
 (34 7)  (580 327)  (580 327)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.input_2_3
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (43 7)  (589 327)  (589 327)  LC_3 Logic Functioning bit
 (15 8)  (561 328)  (561 328)  routing T_11_20.sp4_h_r_33 <X> T_11_20.lc_trk_g2_1
 (16 8)  (562 328)  (562 328)  routing T_11_20.sp4_h_r_33 <X> T_11_20.lc_trk_g2_1
 (17 8)  (563 328)  (563 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 328)  (564 328)  routing T_11_20.sp4_h_r_33 <X> T_11_20.lc_trk_g2_1
 (22 8)  (568 328)  (568 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (571 328)  (571 328)  routing T_11_20.sp4_v_b_26 <X> T_11_20.lc_trk_g2_2
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 328)  (573 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (42 8)  (588 328)  (588 328)  LC_4 Logic Functioning bit
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 329)  (569 329)  routing T_11_20.sp4_v_b_26 <X> T_11_20.lc_trk_g2_2
 (26 9)  (572 329)  (572 329)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (579 329)  (579 329)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.input_2_4
 (35 9)  (581 329)  (581 329)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.input_2_4
 (9 10)  (555 330)  (555 330)  routing T_11_20.sp4_h_r_4 <X> T_11_20.sp4_h_l_42
 (10 10)  (556 330)  (556 330)  routing T_11_20.sp4_h_r_4 <X> T_11_20.sp4_h_l_42
 (14 10)  (560 330)  (560 330)  routing T_11_20.bnl_op_4 <X> T_11_20.lc_trk_g2_4
 (25 10)  (571 330)  (571 330)  routing T_11_20.rgt_op_6 <X> T_11_20.lc_trk_g2_6
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (40 10)  (586 330)  (586 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (50 10)  (596 330)  (596 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 331)  (560 331)  routing T_11_20.bnl_op_4 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 331)  (570 331)  routing T_11_20.rgt_op_6 <X> T_11_20.lc_trk_g2_6
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (41 11)  (587 331)  (587 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (5 12)  (551 332)  (551 332)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_h_r_9
 (15 12)  (561 332)  (561 332)  routing T_11_20.sp4_h_r_25 <X> T_11_20.lc_trk_g3_1
 (16 12)  (562 332)  (562 332)  routing T_11_20.sp4_h_r_25 <X> T_11_20.lc_trk_g3_1
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 332)  (569 332)  routing T_11_20.sp4_h_r_27 <X> T_11_20.lc_trk_g3_3
 (24 12)  (570 332)  (570 332)  routing T_11_20.sp4_h_r_27 <X> T_11_20.lc_trk_g3_3
 (25 12)  (571 332)  (571 332)  routing T_11_20.bnl_op_2 <X> T_11_20.lc_trk_g3_2
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 332)  (576 332)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (39 12)  (585 332)  (585 332)  LC_6 Logic Functioning bit
 (40 12)  (586 332)  (586 332)  LC_6 Logic Functioning bit
 (41 12)  (587 332)  (587 332)  LC_6 Logic Functioning bit
 (42 12)  (588 332)  (588 332)  LC_6 Logic Functioning bit
 (50 12)  (596 332)  (596 332)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (550 333)  (550 333)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_h_r_9
 (6 13)  (552 333)  (552 333)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_h_r_9
 (8 13)  (554 333)  (554 333)  routing T_11_20.sp4_h_r_10 <X> T_11_20.sp4_v_b_10
 (18 13)  (564 333)  (564 333)  routing T_11_20.sp4_h_r_25 <X> T_11_20.lc_trk_g3_1
 (21 13)  (567 333)  (567 333)  routing T_11_20.sp4_h_r_27 <X> T_11_20.lc_trk_g3_3
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (571 333)  (571 333)  routing T_11_20.bnl_op_2 <X> T_11_20.lc_trk_g3_2
 (27 13)  (573 333)  (573 333)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 333)  (574 333)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 333)  (576 333)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 333)  (582 333)  LC_6 Logic Functioning bit
 (38 13)  (584 333)  (584 333)  LC_6 Logic Functioning bit
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (41 13)  (587 333)  (587 333)  LC_6 Logic Functioning bit
 (42 13)  (588 333)  (588 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (8 14)  (554 334)  (554 334)  routing T_11_20.sp4_h_r_10 <X> T_11_20.sp4_h_l_47
 (21 14)  (567 334)  (567 334)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g3_7
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 334)  (570 334)  routing T_11_20.rgt_op_7 <X> T_11_20.lc_trk_g3_7
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 334)  (574 334)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 334)  (576 334)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 334)  (579 334)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (37 14)  (583 334)  (583 334)  LC_7 Logic Functioning bit
 (39 14)  (585 334)  (585 334)  LC_7 Logic Functioning bit
 (43 14)  (589 334)  (589 334)  LC_7 Logic Functioning bit
 (50 14)  (596 334)  (596 334)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (550 335)  (550 335)  routing T_11_20.sp4_v_b_4 <X> T_11_20.sp4_h_l_44
 (15 15)  (561 335)  (561 335)  routing T_11_20.sp4_v_t_33 <X> T_11_20.lc_trk_g3_4
 (16 15)  (562 335)  (562 335)  routing T_11_20.sp4_v_t_33 <X> T_11_20.lc_trk_g3_4
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (569 335)  (569 335)  routing T_11_20.sp4_h_r_30 <X> T_11_20.lc_trk_g3_6
 (24 15)  (570 335)  (570 335)  routing T_11_20.sp4_h_r_30 <X> T_11_20.lc_trk_g3_6
 (25 15)  (571 335)  (571 335)  routing T_11_20.sp4_h_r_30 <X> T_11_20.lc_trk_g3_6
 (28 15)  (574 335)  (574 335)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 335)  (576 335)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 335)  (577 335)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit
 (43 15)  (589 335)  (589 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 320)  (633 320)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 321)  (624 321)  routing T_12_20.bot_op_2 <X> T_12_20.lc_trk_g0_2
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 321)  (628 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.input_2_0
 (35 1)  (635 321)  (635 321)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.input_2_0
 (38 1)  (638 321)  (638 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (43 1)  (643 321)  (643 321)  LC_0 Logic Functioning bit
 (8 2)  (608 322)  (608 322)  routing T_12_20.sp4_v_t_42 <X> T_12_20.sp4_h_l_36
 (9 2)  (609 322)  (609 322)  routing T_12_20.sp4_v_t_42 <X> T_12_20.sp4_h_l_36
 (10 2)  (610 322)  (610 322)  routing T_12_20.sp4_v_t_42 <X> T_12_20.sp4_h_l_36
 (14 2)  (614 322)  (614 322)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g0_4
 (15 2)  (615 322)  (615 322)  routing T_12_20.sp4_v_b_21 <X> T_12_20.lc_trk_g0_5
 (16 2)  (616 322)  (616 322)  routing T_12_20.sp4_v_b_21 <X> T_12_20.lc_trk_g0_5
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (626 322)  (626 322)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 322)  (627 322)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 322)  (630 322)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (40 2)  (640 322)  (640 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (50 2)  (650 322)  (650 322)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (43 3)  (643 323)  (643 323)  LC_1 Logic Functioning bit
 (4 4)  (604 324)  (604 324)  routing T_12_20.sp4_v_t_42 <X> T_12_20.sp4_v_b_3
 (6 4)  (606 324)  (606 324)  routing T_12_20.sp4_v_t_42 <X> T_12_20.sp4_v_b_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (628 324)  (628 324)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 324)  (631 324)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 324)  (633 324)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 324)  (635 324)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_2
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (39 4)  (639 324)  (639 324)  LC_2 Logic Functioning bit
 (41 4)  (641 324)  (641 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 325)  (631 325)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 325)  (632 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 325)  (633 325)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_2
 (35 5)  (635 325)  (635 325)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_2
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (14 6)  (614 326)  (614 326)  routing T_12_20.sp4_h_l_9 <X> T_12_20.lc_trk_g1_4
 (26 6)  (626 326)  (626 326)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (40 6)  (640 326)  (640 326)  LC_3 Logic Functioning bit
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (50 6)  (650 326)  (650 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (614 327)  (614 327)  routing T_12_20.sp4_h_l_9 <X> T_12_20.lc_trk_g1_4
 (15 7)  (615 327)  (615 327)  routing T_12_20.sp4_h_l_9 <X> T_12_20.lc_trk_g1_4
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_h_l_9 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 327)  (631 327)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (43 7)  (643 327)  (643 327)  LC_3 Logic Functioning bit
 (48 7)  (648 327)  (648 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (621 328)  (621 328)  routing T_12_20.bnl_op_3 <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (626 328)  (626 328)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 328)  (635 328)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_4
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (42 8)  (642 328)  (642 328)  LC_4 Logic Functioning bit
 (43 8)  (643 328)  (643 328)  LC_4 Logic Functioning bit
 (21 9)  (621 329)  (621 329)  routing T_12_20.bnl_op_3 <X> T_12_20.lc_trk_g2_3
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 329)  (623 329)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g2_2
 (25 9)  (625 329)  (625 329)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g2_2
 (26 9)  (626 329)  (626 329)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 329)  (628 329)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 329)  (632 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 329)  (633 329)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_4
 (34 9)  (634 329)  (634 329)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_4
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (621 330)  (621 330)  routing T_12_20.bnl_op_7 <X> T_12_20.lc_trk_g2_7
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (625 330)  (625 330)  routing T_12_20.rgt_op_6 <X> T_12_20.lc_trk_g2_6
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 330)  (635 330)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_5
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (21 11)  (621 331)  (621 331)  routing T_12_20.bnl_op_7 <X> T_12_20.lc_trk_g2_7
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 331)  (624 331)  routing T_12_20.rgt_op_6 <X> T_12_20.lc_trk_g2_6
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 331)  (628 331)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (633 331)  (633 331)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_5
 (34 11)  (634 331)  (634 331)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_5
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (40 11)  (640 331)  (640 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (47 11)  (647 331)  (647 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (614 332)  (614 332)  routing T_12_20.sp4_h_l_21 <X> T_12_20.lc_trk_g3_0
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g3_1
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 332)  (623 332)  routing T_12_20.sp4_h_r_27 <X> T_12_20.lc_trk_g3_3
 (24 12)  (624 332)  (624 332)  routing T_12_20.sp4_h_r_27 <X> T_12_20.lc_trk_g3_3
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 332)  (633 332)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (38 12)  (638 332)  (638 332)  LC_6 Logic Functioning bit
 (40 12)  (640 332)  (640 332)  LC_6 Logic Functioning bit
 (43 12)  (643 332)  (643 332)  LC_6 Logic Functioning bit
 (15 13)  (615 333)  (615 333)  routing T_12_20.sp4_h_l_21 <X> T_12_20.lc_trk_g3_0
 (16 13)  (616 333)  (616 333)  routing T_12_20.sp4_h_l_21 <X> T_12_20.lc_trk_g3_0
 (17 13)  (617 333)  (617 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (621 333)  (621 333)  routing T_12_20.sp4_h_r_27 <X> T_12_20.lc_trk_g3_3
 (26 13)  (626 333)  (626 333)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 333)  (627 333)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 333)  (628 333)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 333)  (635 333)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.input_2_6
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (41 13)  (641 333)  (641 333)  LC_6 Logic Functioning bit
 (42 13)  (642 333)  (642 333)  LC_6 Logic Functioning bit
 (5 14)  (605 334)  (605 334)  routing T_12_20.sp4_v_b_9 <X> T_12_20.sp4_h_l_44
 (15 14)  (615 334)  (615 334)  routing T_12_20.sp4_h_l_16 <X> T_12_20.lc_trk_g3_5
 (16 14)  (616 334)  (616 334)  routing T_12_20.sp4_h_l_16 <X> T_12_20.lc_trk_g3_5
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (621 334)  (621 334)  routing T_12_20.bnl_op_7 <X> T_12_20.lc_trk_g3_7
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (625 334)  (625 334)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (26 14)  (626 334)  (626 334)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 334)  (627 334)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 334)  (628 334)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 334)  (630 334)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 334)  (635 334)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_7
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (42 14)  (642 334)  (642 334)  LC_7 Logic Functioning bit
 (43 14)  (643 334)  (643 334)  LC_7 Logic Functioning bit
 (11 15)  (611 335)  (611 335)  routing T_12_20.sp4_h_r_11 <X> T_12_20.sp4_h_l_46
 (14 15)  (614 335)  (614 335)  routing T_12_20.sp4_r_v_b_44 <X> T_12_20.lc_trk_g3_4
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (618 335)  (618 335)  routing T_12_20.sp4_h_l_16 <X> T_12_20.lc_trk_g3_5
 (21 15)  (621 335)  (621 335)  routing T_12_20.bnl_op_7 <X> T_12_20.lc_trk_g3_7
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 335)  (623 335)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (24 15)  (624 335)  (624 335)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (26 15)  (626 335)  (626 335)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 335)  (628 335)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 335)  (630 335)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 335)  (631 335)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 335)  (632 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (633 335)  (633 335)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_7
 (34 15)  (634 335)  (634 335)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_7
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (37 15)  (637 335)  (637 335)  LC_7 Logic Functioning bit
 (40 15)  (640 335)  (640 335)  LC_7 Logic Functioning bit
 (41 15)  (641 335)  (641 335)  LC_7 Logic Functioning bit
 (51 15)  (651 335)  (651 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_20

 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (663 322)  (663 322)  routing T_13_20.sp4_v_b_1 <X> T_13_20.sp4_h_l_36
 (16 2)  (670 322)  (670 322)  routing T_13_20.sp4_v_b_5 <X> T_13_20.lc_trk_g0_5
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (672 322)  (672 322)  routing T_13_20.sp4_v_b_5 <X> T_13_20.lc_trk_g0_5
 (1 4)  (655 324)  (655 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (654 325)  (654 325)  routing T_13_20.glb_netwk_3 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (5 6)  (659 326)  (659 326)  routing T_13_20.sp4_v_b_3 <X> T_13_20.sp4_h_l_38
 (4 8)  (658 328)  (658 328)  routing T_13_20.sp4_h_l_43 <X> T_13_20.sp4_v_b_6
 (5 9)  (659 329)  (659 329)  routing T_13_20.sp4_h_l_43 <X> T_13_20.sp4_v_b_6
 (4 11)  (658 331)  (658 331)  routing T_13_20.sp4_v_b_1 <X> T_13_20.sp4_h_l_43
 (5 12)  (659 332)  (659 332)  routing T_13_20.sp4_v_b_3 <X> T_13_20.sp4_h_r_9
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (46 12)  (700 332)  (700 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (705 332)  (705 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (658 333)  (658 333)  routing T_13_20.sp4_v_b_3 <X> T_13_20.sp4_h_r_9
 (6 13)  (660 333)  (660 333)  routing T_13_20.sp4_v_b_3 <X> T_13_20.sp4_h_r_9
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (51 13)  (705 333)  (705 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 335)  (654 335)  routing T_13_20.glb_netwk_2 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (6 15)  (660 335)  (660 335)  routing T_13_20.sp4_h_r_9 <X> T_13_20.sp4_h_l_44


LogicTile_14_20

 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (40 4)  (748 324)  (748 324)  LC_2 Logic Functioning bit
 (42 4)  (750 324)  (750 324)  LC_2 Logic Functioning bit
 (52 4)  (760 324)  (760 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (38 5)  (746 325)  (746 325)  LC_2 Logic Functioning bit
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (43 5)  (751 325)  (751 325)  LC_2 Logic Functioning bit
 (47 5)  (755 325)  (755 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 6)  (733 326)  (733 326)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g1_6
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 327)  (731 327)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g1_6
 (22 8)  (730 328)  (730 328)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 328)  (732 328)  routing T_14_20.tnl_op_3 <X> T_14_20.lc_trk_g2_3
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (21 9)  (729 329)  (729 329)  routing T_14_20.tnl_op_3 <X> T_14_20.lc_trk_g2_3
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (2 10)  (710 330)  (710 330)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 330)  (732 330)  routing T_14_20.tnl_op_7 <X> T_14_20.lc_trk_g2_7
 (21 11)  (729 331)  (729 331)  routing T_14_20.tnl_op_7 <X> T_14_20.lc_trk_g2_7
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 331)  (732 331)  routing T_14_20.tnl_op_6 <X> T_14_20.lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.tnl_op_6 <X> T_14_20.lc_trk_g2_6
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 332)  (732 332)  routing T_14_20.tnr_op_3 <X> T_14_20.lc_trk_g3_3
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (38 13)  (746 333)  (746 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (15 14)  (723 334)  (723 334)  routing T_14_20.tnl_op_5 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (38 14)  (746 334)  (746 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (40 14)  (748 334)  (748 334)  LC_7 Logic Functioning bit
 (41 14)  (749 334)  (749 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (50 14)  (758 334)  (758 334)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (726 335)  (726 335)  routing T_14_20.tnl_op_5 <X> T_14_20.lc_trk_g3_5
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit
 (40 15)  (748 335)  (748 335)  LC_7 Logic Functioning bit
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (8 0)  (770 320)  (770 320)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_1
 (9 0)  (771 320)  (771 320)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_1
 (8 4)  (770 324)  (770 324)  routing T_15_20.sp4_v_b_4 <X> T_15_20.sp4_h_r_4
 (9 4)  (771 324)  (771 324)  routing T_15_20.sp4_v_b_4 <X> T_15_20.sp4_h_r_4
 (3 8)  (765 328)  (765 328)  routing T_15_20.sp12_v_t_22 <X> T_15_20.sp12_v_b_1
 (3 10)  (765 330)  (765 330)  routing T_15_20.sp12_v_t_22 <X> T_15_20.sp12_h_l_22
 (8 12)  (770 332)  (770 332)  routing T_15_20.sp4_v_b_4 <X> T_15_20.sp4_h_r_10
 (9 12)  (771 332)  (771 332)  routing T_15_20.sp4_v_b_4 <X> T_15_20.sp4_h_r_10
 (10 12)  (772 332)  (772 332)  routing T_15_20.sp4_v_b_4 <X> T_15_20.sp4_h_r_10
 (8 13)  (770 333)  (770 333)  routing T_15_20.sp4_h_l_41 <X> T_15_20.sp4_v_b_10
 (9 13)  (771 333)  (771 333)  routing T_15_20.sp4_h_l_41 <X> T_15_20.sp4_v_b_10
 (10 13)  (772 333)  (772 333)  routing T_15_20.sp4_h_l_41 <X> T_15_20.sp4_v_b_10
 (8 14)  (770 334)  (770 334)  routing T_15_20.sp4_h_r_2 <X> T_15_20.sp4_h_l_47
 (10 14)  (772 334)  (772 334)  routing T_15_20.sp4_h_r_2 <X> T_15_20.sp4_h_l_47


LogicTile_16_20

 (14 0)  (830 320)  (830 320)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g0_0
 (25 0)  (841 320)  (841 320)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g0_2
 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 320)  (846 320)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 322)  (831 322)  routing T_16_20.bot_op_5 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 4)  (842 324)  (842 324)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 324)  (846 324)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 325)  (840 325)  routing T_16_20.bot_op_2 <X> T_16_20.lc_trk_g1_2
 (27 5)  (843 325)  (843 325)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 325)  (846 325)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 325)  (851 325)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.input_2_2
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (40 5)  (856 325)  (856 325)  LC_2 Logic Functioning bit
 (48 5)  (864 325)  (864 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (22 7)  (838 327)  (838 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 327)  (840 327)  routing T_16_20.bot_op_6 <X> T_16_20.lc_trk_g1_6
 (2 8)  (818 328)  (818 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 328)  (844 328)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 328)  (846 328)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 328)  (850 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 328)  (851 328)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_4
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 329)  (844 329)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 329)  (846 329)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 329)  (848 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 329)  (849 329)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_4
 (35 9)  (851 329)  (851 329)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_4
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (40 9)  (856 329)  (856 329)  LC_4 Logic Functioning bit
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 330)  (834 330)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g2_5
 (21 10)  (837 330)  (837 330)  routing T_16_20.sp12_v_b_7 <X> T_16_20.lc_trk_g2_7
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 330)  (840 330)  routing T_16_20.sp12_v_b_7 <X> T_16_20.lc_trk_g2_7
 (25 10)  (841 330)  (841 330)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g2_6
 (26 10)  (842 330)  (842 330)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 330)  (844 330)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 330)  (846 330)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (21 11)  (837 331)  (837 331)  routing T_16_20.sp12_v_b_7 <X> T_16_20.lc_trk_g2_7
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g2_6
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 331)  (846 331)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 331)  (848 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (850 331)  (850 331)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.input_2_5
 (35 11)  (851 331)  (851 331)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.input_2_5
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (27 12)  (843 332)  (843 332)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 332)  (844 332)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 332)  (856 332)  LC_6 Logic Functioning bit
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 333)  (848 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (851 333)  (851 333)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.input_2_6
 (48 13)  (864 333)  (864 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (828 334)  (828 334)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_h_l_46
 (14 14)  (830 334)  (830 334)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g3_4
 (15 14)  (831 334)  (831 334)  routing T_16_20.rgt_op_5 <X> T_16_20.lc_trk_g3_5
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 334)  (834 334)  routing T_16_20.rgt_op_5 <X> T_16_20.lc_trk_g3_5
 (25 14)  (841 334)  (841 334)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g3_6
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (40 14)  (856 334)  (856 334)  LC_7 Logic Functioning bit
 (42 14)  (858 334)  (858 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (51 14)  (867 334)  (867 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (868 334)  (868 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (13 15)  (829 335)  (829 335)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_h_l_46
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 335)  (840 335)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g3_6
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit
 (51 15)  (867 335)  (867 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_20

 (3 0)  (877 320)  (877 320)  routing T_17_20.sp12_v_t_23 <X> T_17_20.sp12_v_b_0
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 322)  (877 322)  routing T_17_20.sp12_v_t_23 <X> T_17_20.sp12_h_l_23
 (15 4)  (889 324)  (889 324)  routing T_17_20.sp4_v_b_17 <X> T_17_20.lc_trk_g1_1
 (16 4)  (890 324)  (890 324)  routing T_17_20.sp4_v_b_17 <X> T_17_20.lc_trk_g1_1
 (17 4)  (891 324)  (891 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 324)  (898 324)  routing T_17_20.bot_op_3 <X> T_17_20.lc_trk_g1_3
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 326)  (892 326)  routing T_17_20.wire_logic_cluster/lc_5/out <X> T_17_20.lc_trk_g1_5
 (25 6)  (899 326)  (899 326)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g1_6
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (897 327)  (897 327)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g1_6
 (25 7)  (899 327)  (899 327)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g1_6
 (13 8)  (887 328)  (887 328)  routing T_17_20.sp4_h_l_45 <X> T_17_20.sp4_v_b_8
 (21 8)  (895 328)  (895 328)  routing T_17_20.bnl_op_3 <X> T_17_20.lc_trk_g2_3
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (12 9)  (886 329)  (886 329)  routing T_17_20.sp4_h_l_45 <X> T_17_20.sp4_v_b_8
 (21 9)  (895 329)  (895 329)  routing T_17_20.bnl_op_3 <X> T_17_20.lc_trk_g2_3
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 10)  (900 330)  (900 330)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 330)  (901 330)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (43 10)  (917 330)  (917 330)  LC_5 Logic Functioning bit
 (26 11)  (900 331)  (900 331)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 331)  (901 331)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 331)  (906 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (907 331)  (907 331)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.input_2_5
 (34 11)  (908 331)  (908 331)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.input_2_5
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (41 11)  (915 331)  (915 331)  LC_5 Logic Functioning bit
 (43 11)  (917 331)  (917 331)  LC_5 Logic Functioning bit
 (27 12)  (901 332)  (901 332)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 332)  (902 332)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (39 12)  (913 332)  (913 332)  LC_6 Logic Functioning bit
 (40 12)  (914 332)  (914 332)  LC_6 Logic Functioning bit
 (41 12)  (915 332)  (915 332)  LC_6 Logic Functioning bit
 (15 13)  (889 333)  (889 333)  routing T_17_20.sp4_v_t_29 <X> T_17_20.lc_trk_g3_0
 (16 13)  (890 333)  (890 333)  routing T_17_20.sp4_v_t_29 <X> T_17_20.lc_trk_g3_0
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (901 333)  (901 333)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 333)  (905 333)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (907 333)  (907 333)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.input_2_6
 (35 13)  (909 333)  (909 333)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.input_2_6
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (40 13)  (914 333)  (914 333)  LC_6 Logic Functioning bit
 (41 13)  (915 333)  (915 333)  LC_6 Logic Functioning bit
 (21 14)  (895 334)  (895 334)  routing T_17_20.wire_logic_cluster/lc_7/out <X> T_17_20.lc_trk_g3_7
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 334)  (902 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 334)  (904 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (50 14)  (924 334)  (924 334)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (927 334)  (927 334)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 335)  (904 335)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (9 15)  (937 335)  (937 335)  routing T_18_20.sp4_v_b_2 <X> T_18_20.sp4_v_t_47
 (10 15)  (938 335)  (938 335)  routing T_18_20.sp4_v_b_2 <X> T_18_20.sp4_v_t_47


LogicTile_19_20

 (13 1)  (995 321)  (995 321)  routing T_19_20.sp4_v_t_44 <X> T_19_20.sp4_h_r_2
 (22 1)  (1004 321)  (1004 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1005 321)  (1005 321)  routing T_19_20.sp4_h_r_2 <X> T_19_20.lc_trk_g0_2
 (24 1)  (1006 321)  (1006 321)  routing T_19_20.sp4_h_r_2 <X> T_19_20.lc_trk_g0_2
 (25 1)  (1007 321)  (1007 321)  routing T_19_20.sp4_h_r_2 <X> T_19_20.lc_trk_g0_2
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 322)  (994 322)  routing T_19_20.sp4_v_t_39 <X> T_19_20.sp4_h_l_39
 (11 3)  (993 323)  (993 323)  routing T_19_20.sp4_v_t_39 <X> T_19_20.sp4_h_l_39
 (1 4)  (983 324)  (983 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (986 324)  (986 324)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_3
 (6 4)  (988 324)  (988 324)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_3
 (1 5)  (983 325)  (983 325)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (5 5)  (987 325)  (987 325)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_3
 (8 7)  (990 327)  (990 327)  routing T_19_20.sp4_h_l_41 <X> T_19_20.sp4_v_t_41
 (15 8)  (997 328)  (997 328)  routing T_19_20.sp4_v_t_28 <X> T_19_20.lc_trk_g2_1
 (16 8)  (998 328)  (998 328)  routing T_19_20.sp4_v_t_28 <X> T_19_20.lc_trk_g2_1
 (17 8)  (999 328)  (999 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (41 10)  (1023 330)  (1023 330)  LC_5 Logic Functioning bit
 (43 10)  (1025 330)  (1025 330)  LC_5 Logic Functioning bit
 (45 10)  (1027 330)  (1027 330)  LC_5 Logic Functioning bit
 (53 10)  (1035 330)  (1035 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (28 11)  (1010 331)  (1010 331)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 331)  (1019 331)  LC_5 Logic Functioning bit
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (40 11)  (1022 331)  (1022 331)  LC_5 Logic Functioning bit
 (42 11)  (1024 331)  (1024 331)  LC_5 Logic Functioning bit
 (4 13)  (986 333)  (986 333)  routing T_19_20.sp4_h_l_36 <X> T_19_20.sp4_h_r_9
 (6 13)  (988 333)  (988 333)  routing T_19_20.sp4_h_l_36 <X> T_19_20.sp4_h_r_9
 (0 14)  (982 334)  (982 334)  routing T_19_20.glb_netwk_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (990 335)  (990 335)  routing T_19_20.sp4_h_l_47 <X> T_19_20.sp4_v_t_47


LogicTile_20_20

 (5 0)  (1041 320)  (1041 320)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_h_r_0
 (9 0)  (1045 320)  (1045 320)  routing T_20_20.sp4_v_t_36 <X> T_20_20.sp4_h_r_1
 (6 1)  (1042 321)  (1042 321)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_h_r_0
 (8 1)  (1044 321)  (1044 321)  routing T_20_20.sp4_v_t_47 <X> T_20_20.sp4_v_b_1
 (10 1)  (1046 321)  (1046 321)  routing T_20_20.sp4_v_t_47 <X> T_20_20.sp4_v_b_1
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (25 4)  (1061 324)  (1061 324)  routing T_20_20.bnr_op_2 <X> T_20_20.lc_trk_g1_2
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1061 325)  (1061 325)  routing T_20_20.bnr_op_2 <X> T_20_20.lc_trk_g1_2
 (1 6)  (1037 326)  (1037 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (1051 326)  (1051 326)  routing T_20_20.bot_op_5 <X> T_20_20.lc_trk_g1_5
 (17 6)  (1053 326)  (1053 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (1062 326)  (1062 326)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 326)  (1063 326)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 326)  (1066 326)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 326)  (1067 326)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (48 6)  (1084 326)  (1084 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (1 7)  (1037 327)  (1037 327)  routing T_20_20.glb_netwk_4 <X> T_20_20.glb2local_0
 (15 7)  (1051 327)  (1051 327)  routing T_20_20.sp4_v_t_9 <X> T_20_20.lc_trk_g1_4
 (16 7)  (1052 327)  (1052 327)  routing T_20_20.sp4_v_t_9 <X> T_20_20.lc_trk_g1_4
 (17 7)  (1053 327)  (1053 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (1063 327)  (1063 327)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 327)  (1068 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1070 327)  (1070 327)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.input_2_3
 (35 7)  (1071 327)  (1071 327)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.input_2_3
 (43 7)  (1079 327)  (1079 327)  LC_3 Logic Functioning bit
 (3 10)  (1039 330)  (1039 330)  routing T_20_20.sp12_v_t_22 <X> T_20_20.sp12_h_l_22
 (12 10)  (1048 330)  (1048 330)  routing T_20_20.sp4_v_t_45 <X> T_20_20.sp4_h_l_45
 (11 11)  (1047 331)  (1047 331)  routing T_20_20.sp4_v_t_45 <X> T_20_20.sp4_h_l_45


LogicTile_21_20

 (32 0)  (1122 320)  (1122 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 320)  (1123 320)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 320)  (1124 320)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 320)  (1126 320)  LC_0 Logic Functioning bit
 (37 0)  (1127 320)  (1127 320)  LC_0 Logic Functioning bit
 (38 0)  (1128 320)  (1128 320)  LC_0 Logic Functioning bit
 (39 0)  (1129 320)  (1129 320)  LC_0 Logic Functioning bit
 (45 0)  (1135 320)  (1135 320)  LC_0 Logic Functioning bit
 (36 1)  (1126 321)  (1126 321)  LC_0 Logic Functioning bit
 (37 1)  (1127 321)  (1127 321)  LC_0 Logic Functioning bit
 (38 1)  (1128 321)  (1128 321)  LC_0 Logic Functioning bit
 (39 1)  (1129 321)  (1129 321)  LC_0 Logic Functioning bit
 (51 1)  (1141 321)  (1141 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 324)  (1090 324)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 324)  (1091 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 325)  (1090 325)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 325)  (1091 325)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_7/cen
 (22 12)  (1112 332)  (1112 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (1090 334)  (1090 334)  routing T_21_20.glb_netwk_4 <X> T_21_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 334)  (1091 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_20

 (6 0)  (1150 320)  (1150 320)  routing T_22_20.sp4_h_r_7 <X> T_22_20.sp4_v_b_0
 (25 0)  (1169 320)  (1169 320)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (27 0)  (1171 320)  (1171 320)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 320)  (1172 320)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 320)  (1173 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 320)  (1174 320)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 320)  (1176 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 320)  (1184 320)  LC_0 Logic Functioning bit
 (22 1)  (1166 321)  (1166 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 321)  (1167 321)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (24 1)  (1168 321)  (1168 321)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (25 1)  (1169 321)  (1169 321)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (26 1)  (1170 321)  (1170 321)  routing T_22_20.lc_trk_g0_2 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 321)  (1173 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 321)  (1174 321)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 321)  (1176 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1177 321)  (1177 321)  routing T_22_20.lc_trk_g2_0 <X> T_22_20.input_2_0
 (40 1)  (1184 321)  (1184 321)  LC_0 Logic Functioning bit
 (41 1)  (1185 321)  (1185 321)  LC_0 Logic Functioning bit
 (49 1)  (1193 321)  (1193 321)  Carry_In_Mux bit 

 (0 2)  (1144 322)  (1144 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 322)  (1145 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1159 322)  (1159 322)  routing T_22_20.sp4_h_r_5 <X> T_22_20.lc_trk_g0_5
 (16 2)  (1160 322)  (1160 322)  routing T_22_20.sp4_h_r_5 <X> T_22_20.lc_trk_g0_5
 (17 2)  (1161 322)  (1161 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (18 3)  (1162 323)  (1162 323)  routing T_22_20.sp4_h_r_5 <X> T_22_20.lc_trk_g0_5
 (14 7)  (1158 327)  (1158 327)  routing T_22_20.top_op_4 <X> T_22_20.lc_trk_g1_4
 (15 7)  (1159 327)  (1159 327)  routing T_22_20.top_op_4 <X> T_22_20.lc_trk_g1_4
 (17 7)  (1161 327)  (1161 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (3 8)  (1147 328)  (1147 328)  routing T_22_20.sp12_h_r_1 <X> T_22_20.sp12_v_b_1
 (12 8)  (1156 328)  (1156 328)  routing T_22_20.sp4_v_b_2 <X> T_22_20.sp4_h_r_8
 (13 8)  (1157 328)  (1157 328)  routing T_22_20.sp4_v_t_45 <X> T_22_20.sp4_v_b_8
 (14 8)  (1158 328)  (1158 328)  routing T_22_20.rgt_op_0 <X> T_22_20.lc_trk_g2_0
 (15 8)  (1159 328)  (1159 328)  routing T_22_20.sp4_h_r_25 <X> T_22_20.lc_trk_g2_1
 (16 8)  (1160 328)  (1160 328)  routing T_22_20.sp4_h_r_25 <X> T_22_20.lc_trk_g2_1
 (17 8)  (1161 328)  (1161 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (3 9)  (1147 329)  (1147 329)  routing T_22_20.sp12_h_r_1 <X> T_22_20.sp12_v_b_1
 (11 9)  (1155 329)  (1155 329)  routing T_22_20.sp4_v_b_2 <X> T_22_20.sp4_h_r_8
 (13 9)  (1157 329)  (1157 329)  routing T_22_20.sp4_v_b_2 <X> T_22_20.sp4_h_r_8
 (15 9)  (1159 329)  (1159 329)  routing T_22_20.rgt_op_0 <X> T_22_20.lc_trk_g2_0
 (17 9)  (1161 329)  (1161 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (1162 329)  (1162 329)  routing T_22_20.sp4_h_r_25 <X> T_22_20.lc_trk_g2_1
 (25 10)  (1169 330)  (1169 330)  routing T_22_20.wire_logic_cluster/lc_6/out <X> T_22_20.lc_trk_g2_6
 (17 11)  (1161 331)  (1161 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1166 331)  (1166 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (22 12)  (1166 332)  (1166 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1167 332)  (1167 332)  routing T_22_20.sp12_v_b_19 <X> T_22_20.lc_trk_g3_3
 (26 12)  (1170 332)  (1170 332)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 332)  (1172 332)  routing T_22_20.lc_trk_g2_1 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 332)  (1173 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 332)  (1175 332)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 332)  (1176 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 332)  (1178 332)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (41 12)  (1185 332)  (1185 332)  LC_6 Logic Functioning bit
 (43 12)  (1187 332)  (1187 332)  LC_6 Logic Functioning bit
 (45 12)  (1189 332)  (1189 332)  LC_6 Logic Functioning bit
 (47 12)  (1191 332)  (1191 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (1196 332)  (1196 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (1165 333)  (1165 333)  routing T_22_20.sp12_v_b_19 <X> T_22_20.lc_trk_g3_3
 (26 13)  (1170 333)  (1170 333)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 333)  (1172 333)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 333)  (1173 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1180 333)  (1180 333)  LC_6 Logic Functioning bit
 (38 13)  (1182 333)  (1182 333)  LC_6 Logic Functioning bit
 (26 14)  (1170 334)  (1170 334)  routing T_22_20.lc_trk_g0_5 <X> T_22_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 334)  (1172 334)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 334)  (1173 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 334)  (1174 334)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 334)  (1176 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 334)  (1177 334)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 334)  (1178 334)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (1184 334)  (1184 334)  LC_7 Logic Functioning bit
 (42 14)  (1186 334)  (1186 334)  LC_7 Logic Functioning bit
 (51 14)  (1195 334)  (1195 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (1166 335)  (1166 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (1173 335)  (1173 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 335)  (1175 335)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_7/in_3


LogicTile_23_20

 (17 0)  (1215 320)  (1215 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (1220 320)  (1220 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 320)  (1234 320)  LC_0 Logic Functioning bit
 (37 0)  (1235 320)  (1235 320)  LC_0 Logic Functioning bit
 (38 0)  (1236 320)  (1236 320)  LC_0 Logic Functioning bit
 (39 0)  (1237 320)  (1237 320)  LC_0 Logic Functioning bit
 (21 1)  (1219 321)  (1219 321)  routing T_23_20.sp4_r_v_b_32 <X> T_23_20.lc_trk_g0_3
 (22 1)  (1220 321)  (1220 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1221 321)  (1221 321)  routing T_23_20.sp4_v_b_18 <X> T_23_20.lc_trk_g0_2
 (24 1)  (1222 321)  (1222 321)  routing T_23_20.sp4_v_b_18 <X> T_23_20.lc_trk_g0_2
 (36 1)  (1234 321)  (1234 321)  LC_0 Logic Functioning bit
 (37 1)  (1235 321)  (1235 321)  LC_0 Logic Functioning bit
 (38 1)  (1236 321)  (1236 321)  LC_0 Logic Functioning bit
 (39 1)  (1237 321)  (1237 321)  LC_0 Logic Functioning bit
 (49 1)  (1247 321)  (1247 321)  Carry_In_Mux bit 

 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 322)  (1212 322)  routing T_23_20.wire_logic_cluster/lc_4/out <X> T_23_20.lc_trk_g0_4
 (15 2)  (1213 322)  (1213 322)  routing T_23_20.sp4_h_r_21 <X> T_23_20.lc_trk_g0_5
 (16 2)  (1214 322)  (1214 322)  routing T_23_20.sp4_h_r_21 <X> T_23_20.lc_trk_g0_5
 (17 2)  (1215 322)  (1215 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1216 322)  (1216 322)  routing T_23_20.sp4_h_r_21 <X> T_23_20.lc_trk_g0_5
 (25 2)  (1223 322)  (1223 322)  routing T_23_20.lft_op_6 <X> T_23_20.lc_trk_g0_6
 (27 2)  (1225 322)  (1225 322)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 322)  (1227 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 322)  (1228 322)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 322)  (1230 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 322)  (1233 322)  routing T_23_20.lc_trk_g2_5 <X> T_23_20.input_2_1
 (36 2)  (1234 322)  (1234 322)  LC_1 Logic Functioning bit
 (52 2)  (1250 322)  (1250 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (1215 323)  (1215 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1216 323)  (1216 323)  routing T_23_20.sp4_h_r_21 <X> T_23_20.lc_trk_g0_5
 (22 3)  (1220 323)  (1220 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1222 323)  (1222 323)  routing T_23_20.lft_op_6 <X> T_23_20.lc_trk_g0_6
 (29 3)  (1227 323)  (1227 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 323)  (1228 323)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 323)  (1229 323)  routing T_23_20.lc_trk_g0_2 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1230 323)  (1230 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1231 323)  (1231 323)  routing T_23_20.lc_trk_g2_5 <X> T_23_20.input_2_1
 (6 4)  (1204 324)  (1204 324)  routing T_23_20.sp4_h_r_10 <X> T_23_20.sp4_v_b_3
 (25 4)  (1223 324)  (1223 324)  routing T_23_20.sp12_h_r_2 <X> T_23_20.lc_trk_g1_2
 (28 4)  (1226 324)  (1226 324)  routing T_23_20.lc_trk_g2_3 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 324)  (1227 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 324)  (1230 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 324)  (1233 324)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.input_2_2
 (36 4)  (1234 324)  (1234 324)  LC_2 Logic Functioning bit
 (46 4)  (1244 324)  (1244 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (11 5)  (1209 325)  (1209 325)  routing T_23_20.sp4_h_l_44 <X> T_23_20.sp4_h_r_5
 (13 5)  (1211 325)  (1211 325)  routing T_23_20.sp4_h_l_44 <X> T_23_20.sp4_h_r_5
 (22 5)  (1220 325)  (1220 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1222 325)  (1222 325)  routing T_23_20.sp12_h_r_2 <X> T_23_20.lc_trk_g1_2
 (25 5)  (1223 325)  (1223 325)  routing T_23_20.sp12_h_r_2 <X> T_23_20.lc_trk_g1_2
 (26 5)  (1224 325)  (1224 325)  routing T_23_20.lc_trk_g0_2 <X> T_23_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 325)  (1227 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 325)  (1228 325)  routing T_23_20.lc_trk_g2_3 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 325)  (1229 325)  routing T_23_20.lc_trk_g0_3 <X> T_23_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 325)  (1230 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1232 325)  (1232 325)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.input_2_2
 (35 5)  (1233 325)  (1233 325)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.input_2_2
 (21 6)  (1219 326)  (1219 326)  routing T_23_20.sp4_v_b_15 <X> T_23_20.lc_trk_g1_7
 (22 6)  (1220 326)  (1220 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1221 326)  (1221 326)  routing T_23_20.sp4_v_b_15 <X> T_23_20.lc_trk_g1_7
 (25 6)  (1223 326)  (1223 326)  routing T_23_20.lft_op_6 <X> T_23_20.lc_trk_g1_6
 (21 7)  (1219 327)  (1219 327)  routing T_23_20.sp4_v_b_15 <X> T_23_20.lc_trk_g1_7
 (22 7)  (1220 327)  (1220 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1222 327)  (1222 327)  routing T_23_20.lft_op_6 <X> T_23_20.lc_trk_g1_6
 (21 8)  (1219 328)  (1219 328)  routing T_23_20.sp4_v_t_22 <X> T_23_20.lc_trk_g2_3
 (22 8)  (1220 328)  (1220 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1221 328)  (1221 328)  routing T_23_20.sp4_v_t_22 <X> T_23_20.lc_trk_g2_3
 (26 8)  (1224 328)  (1224 328)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (1227 328)  (1227 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 328)  (1228 328)  routing T_23_20.lc_trk_g0_5 <X> T_23_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 328)  (1229 328)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 328)  (1230 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 328)  (1231 328)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 328)  (1232 328)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 328)  (1233 328)  routing T_23_20.lc_trk_g0_4 <X> T_23_20.input_2_4
 (38 8)  (1236 328)  (1236 328)  LC_4 Logic Functioning bit
 (43 8)  (1241 328)  (1241 328)  LC_4 Logic Functioning bit
 (45 8)  (1243 328)  (1243 328)  LC_4 Logic Functioning bit
 (47 8)  (1245 328)  (1245 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (1219 329)  (1219 329)  routing T_23_20.sp4_v_t_22 <X> T_23_20.lc_trk_g2_3
 (28 9)  (1226 329)  (1226 329)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 329)  (1227 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 329)  (1229 329)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 329)  (1230 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (1235 329)  (1235 329)  LC_4 Logic Functioning bit
 (42 9)  (1240 329)  (1240 329)  LC_4 Logic Functioning bit
 (14 10)  (1212 330)  (1212 330)  routing T_23_20.sp4_h_r_36 <X> T_23_20.lc_trk_g2_4
 (17 10)  (1215 330)  (1215 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1224 330)  (1224 330)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (1227 330)  (1227 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 330)  (1228 330)  routing T_23_20.lc_trk_g0_6 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 330)  (1229 330)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 330)  (1230 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 330)  (1231 330)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 330)  (1235 330)  LC_5 Logic Functioning bit
 (38 10)  (1236 330)  (1236 330)  LC_5 Logic Functioning bit
 (45 10)  (1243 330)  (1243 330)  LC_5 Logic Functioning bit
 (47 10)  (1245 330)  (1245 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (1213 331)  (1213 331)  routing T_23_20.sp4_h_r_36 <X> T_23_20.lc_trk_g2_4
 (16 11)  (1214 331)  (1214 331)  routing T_23_20.sp4_h_r_36 <X> T_23_20.lc_trk_g2_4
 (17 11)  (1215 331)  (1215 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1216 331)  (1216 331)  routing T_23_20.sp4_r_v_b_37 <X> T_23_20.lc_trk_g2_5
 (27 11)  (1225 331)  (1225 331)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 331)  (1226 331)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 331)  (1227 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 331)  (1228 331)  routing T_23_20.lc_trk_g0_6 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 331)  (1230 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1232 331)  (1232 331)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.input_2_5
 (35 11)  (1233 331)  (1233 331)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.input_2_5
 (36 11)  (1234 331)  (1234 331)  LC_5 Logic Functioning bit
 (37 11)  (1235 331)  (1235 331)  LC_5 Logic Functioning bit
 (8 12)  (1206 332)  (1206 332)  routing T_23_20.sp4_h_l_39 <X> T_23_20.sp4_h_r_10
 (10 12)  (1208 332)  (1208 332)  routing T_23_20.sp4_h_l_39 <X> T_23_20.sp4_h_r_10
 (25 12)  (1223 332)  (1223 332)  routing T_23_20.rgt_op_2 <X> T_23_20.lc_trk_g3_2
 (26 12)  (1224 332)  (1224 332)  routing T_23_20.lc_trk_g3_5 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 332)  (1225 332)  routing T_23_20.lc_trk_g1_6 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 332)  (1227 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 332)  (1228 332)  routing T_23_20.lc_trk_g1_6 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 332)  (1229 332)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 332)  (1230 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 332)  (1231 332)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 332)  (1232 332)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 332)  (1234 332)  LC_6 Logic Functioning bit
 (38 12)  (1236 332)  (1236 332)  LC_6 Logic Functioning bit
 (22 13)  (1220 333)  (1220 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1222 333)  (1222 333)  routing T_23_20.rgt_op_2 <X> T_23_20.lc_trk_g3_2
 (27 13)  (1225 333)  (1225 333)  routing T_23_20.lc_trk_g3_5 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 333)  (1226 333)  routing T_23_20.lc_trk_g3_5 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 333)  (1227 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 333)  (1228 333)  routing T_23_20.lc_trk_g1_6 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (17 14)  (1215 334)  (1215 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1216 334)  (1216 334)  routing T_23_20.wire_logic_cluster/lc_5/out <X> T_23_20.lc_trk_g3_5
 (25 14)  (1223 334)  (1223 334)  routing T_23_20.wire_logic_cluster/lc_6/out <X> T_23_20.lc_trk_g3_6
 (27 14)  (1225 334)  (1225 334)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 334)  (1227 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 334)  (1228 334)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 334)  (1230 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 334)  (1234 334)  LC_7 Logic Functioning bit
 (47 14)  (1245 334)  (1245 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (1212 335)  (1212 335)  routing T_23_20.tnl_op_4 <X> T_23_20.lc_trk_g3_4
 (15 15)  (1213 335)  (1213 335)  routing T_23_20.tnl_op_4 <X> T_23_20.lc_trk_g3_4
 (17 15)  (1215 335)  (1215 335)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (1220 335)  (1220 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1224 335)  (1224 335)  routing T_23_20.lc_trk_g0_3 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 335)  (1227 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 335)  (1228 335)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 335)  (1229 335)  routing T_23_20.lc_trk_g0_2 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 335)  (1230 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1231 335)  (1231 335)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.input_2_7
 (34 15)  (1232 335)  (1232 335)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.input_2_7
 (35 15)  (1233 335)  (1233 335)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.input_2_7


LogicTile_24_20

 (31 0)  (1283 320)  (1283 320)  routing T_24_20.lc_trk_g2_5 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 320)  (1284 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 320)  (1285 320)  routing T_24_20.lc_trk_g2_5 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 320)  (1288 320)  LC_0 Logic Functioning bit
 (37 0)  (1289 320)  (1289 320)  LC_0 Logic Functioning bit
 (38 0)  (1290 320)  (1290 320)  LC_0 Logic Functioning bit
 (39 0)  (1291 320)  (1291 320)  LC_0 Logic Functioning bit
 (45 0)  (1297 320)  (1297 320)  LC_0 Logic Functioning bit
 (6 1)  (1258 321)  (1258 321)  routing T_24_20.sp4_h_l_37 <X> T_24_20.sp4_h_r_0
 (8 1)  (1260 321)  (1260 321)  routing T_24_20.sp4_h_l_36 <X> T_24_20.sp4_v_b_1
 (9 1)  (1261 321)  (1261 321)  routing T_24_20.sp4_h_l_36 <X> T_24_20.sp4_v_b_1
 (36 1)  (1288 321)  (1288 321)  LC_0 Logic Functioning bit
 (37 1)  (1289 321)  (1289 321)  LC_0 Logic Functioning bit
 (38 1)  (1290 321)  (1290 321)  LC_0 Logic Functioning bit
 (39 1)  (1291 321)  (1291 321)  LC_0 Logic Functioning bit
 (0 2)  (1252 322)  (1252 322)  routing T_24_20.glb_netwk_6 <X> T_24_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 322)  (1253 322)  routing T_24_20.glb_netwk_6 <X> T_24_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 322)  (1254 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 322)  (1266 322)  routing T_24_20.sp4_h_l_1 <X> T_24_20.lc_trk_g0_4
 (19 2)  (1271 322)  (1271 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (15 3)  (1267 323)  (1267 323)  routing T_24_20.sp4_h_l_1 <X> T_24_20.lc_trk_g0_4
 (16 3)  (1268 323)  (1268 323)  routing T_24_20.sp4_h_l_1 <X> T_24_20.lc_trk_g0_4
 (17 3)  (1269 323)  (1269 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (1252 324)  (1252 324)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 324)  (1253 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1278 324)  (1278 324)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (36 4)  (1288 324)  (1288 324)  LC_2 Logic Functioning bit
 (38 4)  (1290 324)  (1290 324)  LC_2 Logic Functioning bit
 (41 4)  (1293 324)  (1293 324)  LC_2 Logic Functioning bit
 (43 4)  (1295 324)  (1295 324)  LC_2 Logic Functioning bit
 (45 4)  (1297 324)  (1297 324)  LC_2 Logic Functioning bit
 (0 5)  (1252 325)  (1252 325)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 325)  (1253 325)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/cen
 (5 5)  (1257 325)  (1257 325)  routing T_24_20.sp4_h_r_3 <X> T_24_20.sp4_v_b_3
 (12 5)  (1264 325)  (1264 325)  routing T_24_20.sp4_h_r_5 <X> T_24_20.sp4_v_b_5
 (27 5)  (1279 325)  (1279 325)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 325)  (1281 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (1289 325)  (1289 325)  LC_2 Logic Functioning bit
 (39 5)  (1291 325)  (1291 325)  LC_2 Logic Functioning bit
 (40 5)  (1292 325)  (1292 325)  LC_2 Logic Functioning bit
 (42 5)  (1294 325)  (1294 325)  LC_2 Logic Functioning bit
 (17 6)  (1269 326)  (1269 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (1283 326)  (1283 326)  routing T_24_20.lc_trk_g0_4 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 326)  (1284 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 326)  (1288 326)  LC_3 Logic Functioning bit
 (37 6)  (1289 326)  (1289 326)  LC_3 Logic Functioning bit
 (38 6)  (1290 326)  (1290 326)  LC_3 Logic Functioning bit
 (39 6)  (1291 326)  (1291 326)  LC_3 Logic Functioning bit
 (45 6)  (1297 326)  (1297 326)  LC_3 Logic Functioning bit
 (18 7)  (1270 327)  (1270 327)  routing T_24_20.sp4_r_v_b_29 <X> T_24_20.lc_trk_g1_5
 (36 7)  (1288 327)  (1288 327)  LC_3 Logic Functioning bit
 (37 7)  (1289 327)  (1289 327)  LC_3 Logic Functioning bit
 (38 7)  (1290 327)  (1290 327)  LC_3 Logic Functioning bit
 (39 7)  (1291 327)  (1291 327)  LC_3 Logic Functioning bit
 (31 8)  (1283 328)  (1283 328)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 328)  (1284 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 328)  (1285 328)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 328)  (1288 328)  LC_4 Logic Functioning bit
 (37 8)  (1289 328)  (1289 328)  LC_4 Logic Functioning bit
 (38 8)  (1290 328)  (1290 328)  LC_4 Logic Functioning bit
 (39 8)  (1291 328)  (1291 328)  LC_4 Logic Functioning bit
 (45 8)  (1297 328)  (1297 328)  LC_4 Logic Functioning bit
 (8 9)  (1260 329)  (1260 329)  routing T_24_20.sp4_h_r_7 <X> T_24_20.sp4_v_b_7
 (22 9)  (1274 329)  (1274 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1275 329)  (1275 329)  routing T_24_20.sp4_v_b_42 <X> T_24_20.lc_trk_g2_2
 (24 9)  (1276 329)  (1276 329)  routing T_24_20.sp4_v_b_42 <X> T_24_20.lc_trk_g2_2
 (31 9)  (1283 329)  (1283 329)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1288 329)  (1288 329)  LC_4 Logic Functioning bit
 (37 9)  (1289 329)  (1289 329)  LC_4 Logic Functioning bit
 (38 9)  (1290 329)  (1290 329)  LC_4 Logic Functioning bit
 (39 9)  (1291 329)  (1291 329)  LC_4 Logic Functioning bit
 (17 10)  (1269 330)  (1269 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1273 330)  (1273 330)  routing T_24_20.sp12_v_b_7 <X> T_24_20.lc_trk_g2_7
 (22 10)  (1274 330)  (1274 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1276 330)  (1276 330)  routing T_24_20.sp12_v_b_7 <X> T_24_20.lc_trk_g2_7
 (31 10)  (1283 330)  (1283 330)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 330)  (1284 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 330)  (1285 330)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 330)  (1288 330)  LC_5 Logic Functioning bit
 (37 10)  (1289 330)  (1289 330)  LC_5 Logic Functioning bit
 (38 10)  (1290 330)  (1290 330)  LC_5 Logic Functioning bit
 (39 10)  (1291 330)  (1291 330)  LC_5 Logic Functioning bit
 (45 10)  (1297 330)  (1297 330)  LC_5 Logic Functioning bit
 (47 10)  (1299 330)  (1299 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (1270 331)  (1270 331)  routing T_24_20.sp4_r_v_b_37 <X> T_24_20.lc_trk_g2_5
 (21 11)  (1273 331)  (1273 331)  routing T_24_20.sp12_v_b_7 <X> T_24_20.lc_trk_g2_7
 (22 11)  (1274 331)  (1274 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (1283 331)  (1283 331)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 331)  (1288 331)  LC_5 Logic Functioning bit
 (37 11)  (1289 331)  (1289 331)  LC_5 Logic Functioning bit
 (38 11)  (1290 331)  (1290 331)  LC_5 Logic Functioning bit
 (39 11)  (1291 331)  (1291 331)  LC_5 Logic Functioning bit
 (22 12)  (1274 332)  (1274 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1275 332)  (1275 332)  routing T_24_20.sp12_v_b_11 <X> T_24_20.lc_trk_g3_3
 (0 14)  (1252 334)  (1252 334)  routing T_24_20.glb_netwk_4 <X> T_24_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 334)  (1253 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (1284 334)  (1284 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 334)  (1285 334)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 334)  (1288 334)  LC_7 Logic Functioning bit
 (37 14)  (1289 334)  (1289 334)  LC_7 Logic Functioning bit
 (38 14)  (1290 334)  (1290 334)  LC_7 Logic Functioning bit
 (39 14)  (1291 334)  (1291 334)  LC_7 Logic Functioning bit
 (45 14)  (1297 334)  (1297 334)  LC_7 Logic Functioning bit
 (31 15)  (1283 335)  (1283 335)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 335)  (1288 335)  LC_7 Logic Functioning bit
 (37 15)  (1289 335)  (1289 335)  LC_7 Logic Functioning bit
 (38 15)  (1290 335)  (1290 335)  LC_7 Logic Functioning bit
 (39 15)  (1291 335)  (1291 335)  LC_7 Logic Functioning bit


RAM_Tile_25_20

 (22 0)  (1328 320)  (1328 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 320)  (1329 320)  routing T_25_20.sp12_h_r_11 <X> T_25_20.lc_trk_g0_3
 (27 0)  (1333 320)  (1333 320)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.wire_bram/ram/WDATA_7
 (28 0)  (1334 320)  (1334 320)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.wire_bram/ram/WDATA_7
 (29 0)  (1335 320)  (1335 320)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_4 wire_bram/ram/WDATA_7
 (30 0)  (1336 320)  (1336 320)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.wire_bram/ram/WDATA_7
 (8 1)  (1314 321)  (1314 321)  routing T_25_20.sp4_v_t_47 <X> T_25_20.sp4_v_b_1
 (10 1)  (1316 321)  (1316 321)  routing T_25_20.sp4_v_t_47 <X> T_25_20.sp4_v_b_1
 (37 1)  (1343 321)  (1343 321)  Enable bit of Mux _out_links/OutMux7_0 => wire_bram/ram/RDATA_7 sp4_h_l_5
 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (1320 322)  (1320 322)  routing T_25_20.sp12_h_l_3 <X> T_25_20.lc_trk_g0_4
 (25 2)  (1331 322)  (1331 322)  routing T_25_20.sp12_h_l_5 <X> T_25_20.lc_trk_g0_6
 (28 2)  (1334 322)  (1334 322)  routing T_25_20.lc_trk_g2_0 <X> T_25_20.wire_bram/ram/WDATA_6
 (29 2)  (1335 322)  (1335 322)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_0 wire_bram/ram/WDATA_6
 (14 3)  (1320 323)  (1320 323)  routing T_25_20.sp12_h_l_3 <X> T_25_20.lc_trk_g0_4
 (15 3)  (1321 323)  (1321 323)  routing T_25_20.sp12_h_l_3 <X> T_25_20.lc_trk_g0_4
 (17 3)  (1323 323)  (1323 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (1328 323)  (1328 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1330 323)  (1330 323)  routing T_25_20.sp12_h_l_5 <X> T_25_20.lc_trk_g0_6
 (25 3)  (1331 323)  (1331 323)  routing T_25_20.sp12_h_l_5 <X> T_25_20.lc_trk_g0_6
 (37 3)  (1343 323)  (1343 323)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (0 4)  (1306 324)  (1306 324)  routing T_25_20.lc_trk_g2_2 <X> T_25_20.wire_bram/ram/WCLKE
 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (27 4)  (1333 324)  (1333 324)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.wire_bram/ram/WDATA_5
 (28 4)  (1334 324)  (1334 324)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.wire_bram/ram/WDATA_5
 (29 4)  (1335 324)  (1335 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_5
 (30 4)  (1336 324)  (1336 324)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.wire_bram/ram/WDATA_5
 (38 4)  (1344 324)  (1344 324)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g2_2 <X> T_25_20.wire_bram/ram/WCLKE
 (22 5)  (1328 325)  (1328 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1329 325)  (1329 325)  routing T_25_20.sp12_h_r_10 <X> T_25_20.lc_trk_g1_2
 (30 5)  (1336 325)  (1336 325)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.wire_bram/ram/WDATA_5
 (38 5)  (1344 325)  (1344 325)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (22 6)  (1328 326)  (1328 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 326)  (1329 326)  routing T_25_20.sp4_v_t_10 <X> T_25_20.lc_trk_g1_7
 (24 6)  (1330 326)  (1330 326)  routing T_25_20.sp4_v_t_10 <X> T_25_20.lc_trk_g1_7
 (27 6)  (1333 326)  (1333 326)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.wire_bram/ram/WDATA_4
 (29 6)  (1335 326)  (1335 326)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_7 wire_bram/ram/WDATA_4
 (30 6)  (1336 326)  (1336 326)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.wire_bram/ram/WDATA_4
 (38 6)  (1344 326)  (1344 326)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_4 sp4_v_b_38
 (30 7)  (1336 327)  (1336 327)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.wire_bram/ram/WDATA_4
 (39 7)  (1345 327)  (1345 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_4 sp4_v_b_22
 (14 8)  (1320 328)  (1320 328)  routing T_25_20.bnl_op_0 <X> T_25_20.lc_trk_g2_0
 (15 8)  (1321 328)  (1321 328)  routing T_25_20.tnl_op_1 <X> T_25_20.lc_trk_g2_1
 (17 8)  (1323 328)  (1323 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (1331 328)  (1331 328)  routing T_25_20.sp4_v_t_23 <X> T_25_20.lc_trk_g2_2
 (26 8)  (1332 328)  (1332 328)  routing T_25_20.lc_trk_g0_4 <X> T_25_20.input0_4
 (27 8)  (1333 328)  (1333 328)  routing T_25_20.lc_trk_g1_2 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (39 8)  (1345 328)  (1345 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 9)  (1320 329)  (1320 329)  routing T_25_20.bnl_op_0 <X> T_25_20.lc_trk_g2_0
 (17 9)  (1323 329)  (1323 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (1324 329)  (1324 329)  routing T_25_20.tnl_op_1 <X> T_25_20.lc_trk_g2_1
 (22 9)  (1328 329)  (1328 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1329 329)  (1329 329)  routing T_25_20.sp4_v_t_23 <X> T_25_20.lc_trk_g2_2
 (25 9)  (1331 329)  (1331 329)  routing T_25_20.sp4_v_t_23 <X> T_25_20.lc_trk_g2_2
 (29 9)  (1335 329)  (1335 329)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g1_2 <X> T_25_20.wire_bram/ram/WDATA_3
 (39 9)  (1345 329)  (1345 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (10 10)  (1316 330)  (1316 330)  routing T_25_20.sp4_v_b_2 <X> T_25_20.sp4_h_l_42
 (14 10)  (1320 330)  (1320 330)  routing T_25_20.bnl_op_4 <X> T_25_20.lc_trk_g2_4
 (15 10)  (1321 330)  (1321 330)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (16 10)  (1322 330)  (1322 330)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (17 10)  (1323 330)  (1323 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 330)  (1324 330)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (26 10)  (1332 330)  (1332 330)  routing T_25_20.lc_trk_g2_5 <X> T_25_20.input0_5
 (27 10)  (1333 330)  (1333 330)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WDATA_2
 (28 10)  (1334 330)  (1334 330)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WDATA_2
 (29 10)  (1335 330)  (1335 330)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_2
 (36 10)  (1342 330)  (1342 330)  Enable bit of Mux _out_links/OutMux8_5 => wire_bram/ram/RDATA_2 sp4_h_r_42
 (39 10)  (1345 330)  (1345 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (14 11)  (1320 331)  (1320 331)  routing T_25_20.bnl_op_4 <X> T_25_20.lc_trk_g2_4
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (1324 331)  (1324 331)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (28 11)  (1334 331)  (1334 331)  routing T_25_20.lc_trk_g2_5 <X> T_25_20.input0_5
 (29 11)  (1335 331)  (1335 331)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_5 input0_5
 (30 11)  (1336 331)  (1336 331)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WDATA_2
 (41 11)  (1347 331)  (1347 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_11
 (21 12)  (1327 332)  (1327 332)  routing T_25_20.bnl_op_3 <X> T_25_20.lc_trk_g3_3
 (22 12)  (1328 332)  (1328 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (1332 332)  (1332 332)  routing T_25_20.lc_trk_g0_6 <X> T_25_20.input0_6
 (28 12)  (1334 332)  (1334 332)  routing T_25_20.lc_trk_g2_1 <X> T_25_20.wire_bram/ram/WDATA_1
 (29 12)  (1335 332)  (1335 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (39 12)  (1345 332)  (1345 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (21 13)  (1327 333)  (1327 333)  routing T_25_20.bnl_op_3 <X> T_25_20.lc_trk_g3_3
 (26 13)  (1332 333)  (1332 333)  routing T_25_20.lc_trk_g0_6 <X> T_25_20.input0_6
 (29 13)  (1335 333)  (1335 333)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (41 13)  (1347 333)  (1347 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_13
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (14 14)  (1320 334)  (1320 334)  routing T_25_20.rgt_op_4 <X> T_25_20.lc_trk_g3_4
 (15 14)  (1321 334)  (1321 334)  routing T_25_20.sp4_h_l_16 <X> T_25_20.lc_trk_g3_5
 (16 14)  (1322 334)  (1322 334)  routing T_25_20.sp4_h_l_16 <X> T_25_20.lc_trk_g3_5
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (28 14)  (1334 334)  (1334 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WDATA_0
 (29 14)  (1335 334)  (1335 334)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_4 wire_bram/ram/WDATA_0
 (30 14)  (1336 334)  (1336 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WDATA_0
 (39 14)  (1345 334)  (1345 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_0 sp4_v_b_46
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (15 15)  (1321 335)  (1321 335)  routing T_25_20.rgt_op_4 <X> T_25_20.lc_trk_g3_4
 (17 15)  (1323 335)  (1323 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (1324 335)  (1324 335)  routing T_25_20.sp4_h_l_16 <X> T_25_20.lc_trk_g3_5
 (22 15)  (1328 335)  (1328 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1332 335)  (1332 335)  routing T_25_20.lc_trk_g0_3 <X> T_25_20.input0_7
 (29 15)  (1335 335)  (1335 335)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (36 15)  (1342 335)  (1342 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_0 sp4_h_l_3
 (41 15)  (1347 335)  (1347 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_15


LogicTile_26_20

 (22 0)  (1370 320)  (1370 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (1375 320)  (1375 320)  routing T_26_20.lc_trk_g3_0 <X> T_26_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 320)  (1376 320)  routing T_26_20.lc_trk_g3_0 <X> T_26_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 320)  (1377 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 320)  (1380 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1383 320)  (1383 320)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.input_2_0
 (36 0)  (1384 320)  (1384 320)  LC_0 Logic Functioning bit
 (9 1)  (1357 321)  (1357 321)  routing T_26_20.sp4_v_t_36 <X> T_26_20.sp4_v_b_1
 (26 1)  (1374 321)  (1374 321)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1375 321)  (1375 321)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1376 321)  (1376 321)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 321)  (1377 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1379 321)  (1379 321)  routing T_26_20.lc_trk_g0_3 <X> T_26_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1380 321)  (1380 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1381 321)  (1381 321)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.input_2_0
 (34 1)  (1382 321)  (1382 321)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.input_2_0
 (35 1)  (1383 321)  (1383 321)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.input_2_0
 (25 2)  (1373 322)  (1373 322)  routing T_26_20.sp12_h_l_5 <X> T_26_20.lc_trk_g0_6
 (22 3)  (1370 323)  (1370 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1372 323)  (1372 323)  routing T_26_20.sp12_h_l_5 <X> T_26_20.lc_trk_g0_6
 (25 3)  (1373 323)  (1373 323)  routing T_26_20.sp12_h_l_5 <X> T_26_20.lc_trk_g0_6
 (4 4)  (1352 324)  (1352 324)  routing T_26_20.sp4_h_l_44 <X> T_26_20.sp4_v_b_3
 (6 4)  (1354 324)  (1354 324)  routing T_26_20.sp4_h_l_44 <X> T_26_20.sp4_v_b_3
 (27 4)  (1375 324)  (1375 324)  routing T_26_20.lc_trk_g3_0 <X> T_26_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1376 324)  (1376 324)  routing T_26_20.lc_trk_g3_0 <X> T_26_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 324)  (1377 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 324)  (1380 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 324)  (1384 324)  LC_2 Logic Functioning bit
 (5 5)  (1353 325)  (1353 325)  routing T_26_20.sp4_h_l_44 <X> T_26_20.sp4_v_b_3
 (26 5)  (1374 325)  (1374 325)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1375 325)  (1375 325)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1376 325)  (1376 325)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 325)  (1377 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1379 325)  (1379 325)  routing T_26_20.lc_trk_g0_3 <X> T_26_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1380 325)  (1380 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1381 325)  (1381 325)  routing T_26_20.lc_trk_g3_1 <X> T_26_20.input_2_2
 (34 5)  (1382 325)  (1382 325)  routing T_26_20.lc_trk_g3_1 <X> T_26_20.input_2_2
 (11 7)  (1359 327)  (1359 327)  routing T_26_20.sp4_h_r_9 <X> T_26_20.sp4_h_l_40
 (13 7)  (1361 327)  (1361 327)  routing T_26_20.sp4_h_r_9 <X> T_26_20.sp4_h_l_40
 (27 8)  (1375 328)  (1375 328)  routing T_26_20.lc_trk_g3_0 <X> T_26_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 328)  (1376 328)  routing T_26_20.lc_trk_g3_0 <X> T_26_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 328)  (1377 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 328)  (1380 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (1383 328)  (1383 328)  routing T_26_20.lc_trk_g0_6 <X> T_26_20.input_2_4
 (36 8)  (1384 328)  (1384 328)  LC_4 Logic Functioning bit
 (14 9)  (1362 329)  (1362 329)  routing T_26_20.sp4_h_r_24 <X> T_26_20.lc_trk_g2_0
 (15 9)  (1363 329)  (1363 329)  routing T_26_20.sp4_h_r_24 <X> T_26_20.lc_trk_g2_0
 (16 9)  (1364 329)  (1364 329)  routing T_26_20.sp4_h_r_24 <X> T_26_20.lc_trk_g2_0
 (17 9)  (1365 329)  (1365 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (1374 329)  (1374 329)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1375 329)  (1375 329)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1376 329)  (1376 329)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 329)  (1377 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1379 329)  (1379 329)  routing T_26_20.lc_trk_g0_3 <X> T_26_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (1380 329)  (1380 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1383 329)  (1383 329)  routing T_26_20.lc_trk_g0_6 <X> T_26_20.input_2_4
 (15 12)  (1363 332)  (1363 332)  routing T_26_20.sp4_v_t_28 <X> T_26_20.lc_trk_g3_1
 (16 12)  (1364 332)  (1364 332)  routing T_26_20.sp4_v_t_28 <X> T_26_20.lc_trk_g3_1
 (17 12)  (1365 332)  (1365 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1370 332)  (1370 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (1362 333)  (1362 333)  routing T_26_20.sp4_h_r_24 <X> T_26_20.lc_trk_g3_0
 (15 13)  (1363 333)  (1363 333)  routing T_26_20.sp4_h_r_24 <X> T_26_20.lc_trk_g3_0
 (16 13)  (1364 333)  (1364 333)  routing T_26_20.sp4_h_r_24 <X> T_26_20.lc_trk_g3_0
 (17 13)  (1365 333)  (1365 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (1369 333)  (1369 333)  routing T_26_20.sp4_r_v_b_43 <X> T_26_20.lc_trk_g3_3
 (22 13)  (1370 333)  (1370 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1371 333)  (1371 333)  routing T_26_20.sp4_v_b_42 <X> T_26_20.lc_trk_g3_2
 (24 13)  (1372 333)  (1372 333)  routing T_26_20.sp4_v_b_42 <X> T_26_20.lc_trk_g3_2
 (22 14)  (1370 334)  (1370 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (1376 334)  (1376 334)  routing T_26_20.lc_trk_g2_0 <X> T_26_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 334)  (1377 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 334)  (1380 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1381 334)  (1381 334)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1382 334)  (1382 334)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 334)  (1384 334)  LC_7 Logic Functioning bit
 (21 15)  (1369 335)  (1369 335)  routing T_26_20.sp4_r_v_b_47 <X> T_26_20.lc_trk_g3_7
 (26 15)  (1374 335)  (1374 335)  routing T_26_20.lc_trk_g0_3 <X> T_26_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 335)  (1377 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1379 335)  (1379 335)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1380 335)  (1380 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1381 335)  (1381 335)  routing T_26_20.lc_trk_g3_2 <X> T_26_20.input_2_7
 (34 15)  (1382 335)  (1382 335)  routing T_26_20.lc_trk_g3_2 <X> T_26_20.input_2_7
 (35 15)  (1383 335)  (1383 335)  routing T_26_20.lc_trk_g3_2 <X> T_26_20.input_2_7


LogicTile_27_20

 (25 0)  (1427 320)  (1427 320)  routing T_27_20.sp4_h_r_10 <X> T_27_20.lc_trk_g0_2
 (22 1)  (1424 321)  (1424 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1425 321)  (1425 321)  routing T_27_20.sp4_h_r_10 <X> T_27_20.lc_trk_g0_2
 (24 1)  (1426 321)  (1426 321)  routing T_27_20.sp4_h_r_10 <X> T_27_20.lc_trk_g0_2
 (0 2)  (1402 322)  (1402 322)  routing T_27_20.glb_netwk_6 <X> T_27_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 322)  (1403 322)  routing T_27_20.glb_netwk_6 <X> T_27_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 322)  (1404 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1410 322)  (1410 322)  routing T_27_20.sp4_v_t_36 <X> T_27_20.sp4_h_l_36
 (9 2)  (1411 322)  (1411 322)  routing T_27_20.sp4_v_t_36 <X> T_27_20.sp4_h_l_36
 (1 4)  (1403 324)  (1403 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (1434 324)  (1434 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1435 324)  (1435 324)  routing T_27_20.lc_trk_g3_2 <X> T_27_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 324)  (1436 324)  routing T_27_20.lc_trk_g3_2 <X> T_27_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1438 324)  (1438 324)  LC_2 Logic Functioning bit
 (37 4)  (1439 324)  (1439 324)  LC_2 Logic Functioning bit
 (38 4)  (1440 324)  (1440 324)  LC_2 Logic Functioning bit
 (39 4)  (1441 324)  (1441 324)  LC_2 Logic Functioning bit
 (45 4)  (1447 324)  (1447 324)  LC_2 Logic Functioning bit
 (1 5)  (1403 325)  (1403 325)  routing T_27_20.lc_trk_g0_2 <X> T_27_20.wire_logic_cluster/lc_7/cen
 (31 5)  (1433 325)  (1433 325)  routing T_27_20.lc_trk_g3_2 <X> T_27_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1438 325)  (1438 325)  LC_2 Logic Functioning bit
 (37 5)  (1439 325)  (1439 325)  LC_2 Logic Functioning bit
 (38 5)  (1440 325)  (1440 325)  LC_2 Logic Functioning bit
 (39 5)  (1441 325)  (1441 325)  LC_2 Logic Functioning bit
 (4 9)  (1406 329)  (1406 329)  routing T_27_20.sp4_h_l_47 <X> T_27_20.sp4_h_r_6
 (5 9)  (1407 329)  (1407 329)  routing T_27_20.sp4_h_r_6 <X> T_27_20.sp4_v_b_6
 (6 9)  (1408 329)  (1408 329)  routing T_27_20.sp4_h_l_47 <X> T_27_20.sp4_h_r_6
 (8 12)  (1410 332)  (1410 332)  routing T_27_20.sp4_h_l_47 <X> T_27_20.sp4_h_r_10
 (22 13)  (1424 333)  (1424 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1427 333)  (1427 333)  routing T_27_20.sp4_r_v_b_42 <X> T_27_20.lc_trk_g3_2
 (0 14)  (1402 334)  (1402 334)  routing T_27_20.glb_netwk_4 <X> T_27_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 334)  (1403 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_28_20

 (19 6)  (1475 326)  (1475 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_20

 (4 15)  (1568 335)  (1568 335)  routing T_30_20.sp4_h_r_1 <X> T_30_20.sp4_h_l_44
 (6 15)  (1570 335)  (1570 335)  routing T_30_20.sp4_h_r_1 <X> T_30_20.sp4_h_l_44


IO_Tile_33_20

 (11 1)  (1737 321)  (1737 321)  routing T_33_20.span4_vert_t_12 <X> T_33_20.span4_horz_25


IO_Tile_0_19

 (12 6)  (5 310)  (5 310)  routing T_0_19.span4_horz_37 <X> T_0_19.span4_vert_t_14


LogicTile_1_19

 (6 3)  (24 307)  (24 307)  routing T_1_19.sp4_h_r_0 <X> T_1_19.sp4_h_l_37


LogicTile_5_19

 (6 3)  (240 307)  (240 307)  routing T_5_19.sp4_h_r_0 <X> T_5_19.sp4_h_l_37


LogicTile_6_19

 (10 5)  (298 309)  (298 309)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_b_4


RAM_Tile_8_19

 (5 0)  (401 304)  (401 304)  routing T_8_19.sp4_v_b_0 <X> T_8_19.sp4_h_r_0
 (14 0)  (410 304)  (410 304)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (17 0)  (413 304)  (413 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (421 304)  (421 304)  routing T_8_19.sp4_h_r_18 <X> T_8_19.lc_trk_g0_2
 (26 0)  (422 304)  (422 304)  routing T_8_19.lc_trk_g1_5 <X> T_8_19.input0_0
 (6 1)  (402 305)  (402 305)  routing T_8_19.sp4_v_b_0 <X> T_8_19.sp4_h_r_0
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (408 305)  (408 305)  routing T_8_19.sp4_h_r_2 <X> T_8_19.sp4_v_b_2
 (14 1)  (410 305)  (410 305)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (15 1)  (411 305)  (411 305)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (16 1)  (412 305)  (412 305)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (17 1)  (413 305)  (413 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (18 1)  (414 305)  (414 305)  routing T_8_19.sp4_r_v_b_34 <X> T_8_19.lc_trk_g0_1
 (22 1)  (418 305)  (418 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_18 lc_trk_g0_2
 (23 1)  (419 305)  (419 305)  routing T_8_19.sp4_h_r_18 <X> T_8_19.lc_trk_g0_2
 (24 1)  (420 305)  (420 305)  routing T_8_19.sp4_h_r_18 <X> T_8_19.lc_trk_g0_2
 (25 1)  (421 305)  (421 305)  routing T_8_19.sp4_h_r_18 <X> T_8_19.lc_trk_g0_2
 (27 1)  (423 305)  (423 305)  routing T_8_19.lc_trk_g1_5 <X> T_8_19.input0_0
 (29 1)  (425 305)  (425 305)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (396 306)  (396 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 2)  (409 306)  (409 306)  routing T_8_19.sp4_h_r_2 <X> T_8_19.sp4_v_t_39
 (15 2)  (411 306)  (411 306)  routing T_8_19.sp4_v_t_8 <X> T_8_19.lc_trk_g0_5
 (16 2)  (412 306)  (412 306)  routing T_8_19.sp4_v_t_8 <X> T_8_19.lc_trk_g0_5
 (17 2)  (413 306)  (413 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (26 2)  (422 306)  (422 306)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.input0_1
 (9 3)  (405 307)  (405 307)  routing T_8_19.sp4_v_b_5 <X> T_8_19.sp4_v_t_36
 (10 3)  (406 307)  (406 307)  routing T_8_19.sp4_v_b_5 <X> T_8_19.sp4_v_t_36
 (12 3)  (408 307)  (408 307)  routing T_8_19.sp4_h_r_2 <X> T_8_19.sp4_v_t_39
 (26 3)  (422 307)  (422 307)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.input0_1
 (28 3)  (424 307)  (424 307)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.input0_1
 (29 3)  (425 307)  (425 307)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (29 5)  (425 309)  (425 309)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (16 6)  (412 310)  (412 310)  routing T_8_19.sp4_v_b_5 <X> T_8_19.lc_trk_g1_5
 (17 6)  (413 310)  (413 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 310)  (414 310)  routing T_8_19.sp4_v_b_5 <X> T_8_19.lc_trk_g1_5
 (26 6)  (422 310)  (422 310)  routing T_8_19.lc_trk_g1_4 <X> T_8_19.input0_3
 (17 7)  (413 311)  (413 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (423 311)  (423 311)  routing T_8_19.lc_trk_g1_4 <X> T_8_19.input0_3
 (29 7)  (425 311)  (425 311)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (12 8)  (408 312)  (408 312)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_r_8
 (22 8)  (418 312)  (418 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 312)  (426 312)  routing T_8_19.lc_trk_g0_5 <X> T_8_19.wire_bram/ram/WDATA_11
 (22 9)  (418 313)  (418 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 313)  (422 313)  routing T_8_19.lc_trk_g0_2 <X> T_8_19.input0_4
 (29 9)  (425 313)  (425 313)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (39 9)  (435 313)  (435 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (22 10)  (418 314)  (418 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (422 314)  (422 314)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.input0_5
 (21 11)  (417 315)  (417 315)  routing T_8_19.sp4_r_v_b_39 <X> T_8_19.lc_trk_g2_7
 (27 11)  (423 315)  (423 315)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.input0_5
 (28 11)  (424 315)  (424 315)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.input0_5
 (29 11)  (425 315)  (425 315)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (428 315)  (428 315)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (429 315)  (429 315)  routing T_8_19.lc_trk_g2_3 <X> T_8_19.input2_5
 (35 11)  (431 315)  (431 315)  routing T_8_19.lc_trk_g2_3 <X> T_8_19.input2_5
 (15 12)  (411 316)  (411 316)  routing T_8_19.sp4_h_r_25 <X> T_8_19.lc_trk_g3_1
 (16 12)  (412 316)  (412 316)  routing T_8_19.sp4_h_r_25 <X> T_8_19.lc_trk_g3_1
 (17 12)  (413 316)  (413 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (14 13)  (410 317)  (410 317)  routing T_8_19.sp4_h_r_24 <X> T_8_19.lc_trk_g3_0
 (15 13)  (411 317)  (411 317)  routing T_8_19.sp4_h_r_24 <X> T_8_19.lc_trk_g3_0
 (16 13)  (412 317)  (412 317)  routing T_8_19.sp4_h_r_24 <X> T_8_19.lc_trk_g3_0
 (17 13)  (413 317)  (413 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (414 317)  (414 317)  routing T_8_19.sp4_h_r_25 <X> T_8_19.lc_trk_g3_1
 (27 13)  (423 317)  (423 317)  routing T_8_19.lc_trk_g3_1 <X> T_8_19.input0_6
 (28 13)  (424 317)  (424 317)  routing T_8_19.lc_trk_g3_1 <X> T_8_19.input0_6
 (29 13)  (425 317)  (425 317)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (428 317)  (428 317)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (429 317)  (429 317)  routing T_8_19.lc_trk_g2_2 <X> T_8_19.input2_6
 (35 13)  (431 317)  (431 317)  routing T_8_19.lc_trk_g2_2 <X> T_8_19.input2_6
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (411 318)  (411 318)  routing T_8_19.sp4_h_r_37 <X> T_8_19.lc_trk_g3_5
 (16 14)  (412 318)  (412 318)  routing T_8_19.sp4_h_r_37 <X> T_8_19.lc_trk_g3_5
 (17 14)  (413 318)  (413 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (414 318)  (414 318)  routing T_8_19.sp4_h_r_37 <X> T_8_19.lc_trk_g3_5
 (0 15)  (396 319)  (396 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (14 15)  (410 319)  (410 319)  routing T_8_19.sp12_v_b_20 <X> T_8_19.lc_trk_g3_4
 (16 15)  (412 319)  (412 319)  routing T_8_19.sp12_v_b_20 <X> T_8_19.lc_trk_g3_4
 (17 15)  (413 319)  (413 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (29 15)  (425 319)  (425 319)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (428 319)  (428 319)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (429 319)  (429 319)  routing T_8_19.lc_trk_g3_0 <X> T_8_19.input2_7
 (34 15)  (430 319)  (430 319)  routing T_8_19.lc_trk_g3_0 <X> T_8_19.input2_7


LogicTile_9_19

 (17 0)  (455 304)  (455 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (456 304)  (456 304)  routing T_9_19.bnr_op_1 <X> T_9_19.lc_trk_g0_1
 (21 0)  (459 304)  (459 304)  routing T_9_19.wire_logic_cluster/lc_3/out <X> T_9_19.lc_trk_g0_3
 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 304)  (469 304)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (18 1)  (456 305)  (456 305)  routing T_9_19.bnr_op_1 <X> T_9_19.lc_trk_g0_1
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 305)  (463 305)  routing T_9_19.sp4_r_v_b_33 <X> T_9_19.lc_trk_g0_2
 (26 1)  (464 305)  (464 305)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 305)  (465 305)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 305)  (466 305)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 305)  (469 305)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (40 1)  (478 305)  (478 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (11 2)  (449 306)  (449 306)  routing T_9_19.sp4_v_b_11 <X> T_9_19.sp4_v_t_39
 (21 2)  (459 306)  (459 306)  routing T_9_19.sp4_v_b_15 <X> T_9_19.lc_trk_g0_7
 (22 2)  (460 306)  (460 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (461 306)  (461 306)  routing T_9_19.sp4_v_b_15 <X> T_9_19.lc_trk_g0_7
 (25 2)  (463 306)  (463 306)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 306)  (468 306)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 306)  (472 306)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (37 2)  (475 306)  (475 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (40 2)  (478 306)  (478 306)  LC_1 Logic Functioning bit
 (41 2)  (479 306)  (479 306)  LC_1 Logic Functioning bit
 (43 2)  (481 306)  (481 306)  LC_1 Logic Functioning bit
 (50 2)  (488 306)  (488 306)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (444 307)  (444 307)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_h_l_37
 (8 3)  (446 307)  (446 307)  routing T_9_19.sp4_v_b_10 <X> T_9_19.sp4_v_t_36
 (10 3)  (448 307)  (448 307)  routing T_9_19.sp4_v_b_10 <X> T_9_19.sp4_v_t_36
 (12 3)  (450 307)  (450 307)  routing T_9_19.sp4_v_b_11 <X> T_9_19.sp4_v_t_39
 (14 3)  (452 307)  (452 307)  routing T_9_19.sp4_h_r_4 <X> T_9_19.lc_trk_g0_4
 (15 3)  (453 307)  (453 307)  routing T_9_19.sp4_h_r_4 <X> T_9_19.lc_trk_g0_4
 (16 3)  (454 307)  (454 307)  routing T_9_19.sp4_h_r_4 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (459 307)  (459 307)  routing T_9_19.sp4_v_b_15 <X> T_9_19.lc_trk_g0_7
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 307)  (461 307)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (25 3)  (463 307)  (463 307)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (26 3)  (464 307)  (464 307)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (11 4)  (449 308)  (449 308)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_v_b_5
 (15 4)  (453 308)  (453 308)  routing T_9_19.sp4_h_r_1 <X> T_9_19.lc_trk_g1_1
 (16 4)  (454 308)  (454 308)  routing T_9_19.sp4_h_r_1 <X> T_9_19.lc_trk_g1_1
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 308)  (461 308)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g1_3
 (24 4)  (462 308)  (462 308)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g1_3
 (27 4)  (465 308)  (465 308)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 308)  (469 308)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (476 308)  (476 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (42 4)  (480 308)  (480 308)  LC_2 Logic Functioning bit
 (43 4)  (481 308)  (481 308)  LC_2 Logic Functioning bit
 (50 4)  (488 308)  (488 308)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (452 309)  (452 309)  routing T_9_19.sp12_h_r_16 <X> T_9_19.lc_trk_g1_0
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp12_h_r_16 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (456 309)  (456 309)  routing T_9_19.sp4_h_r_1 <X> T_9_19.lc_trk_g1_1
 (21 5)  (459 309)  (459 309)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g1_3
 (26 5)  (464 309)  (464 309)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 309)  (466 309)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 309)  (469 309)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (41 5)  (479 309)  (479 309)  LC_2 Logic Functioning bit
 (43 5)  (481 309)  (481 309)  LC_2 Logic Functioning bit
 (48 5)  (486 309)  (486 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (443 310)  (443 310)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_h_l_38
 (11 6)  (449 310)  (449 310)  routing T_9_19.sp4_h_l_37 <X> T_9_19.sp4_v_t_40
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (459 310)  (459 310)  routing T_9_19.wire_logic_cluster/lc_7/out <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 310)  (464 310)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 310)  (465 310)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 310)  (473 310)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.input_2_3
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (42 6)  (480 310)  (480 310)  LC_3 Logic Functioning bit
 (43 6)  (481 310)  (481 310)  LC_3 Logic Functioning bit
 (4 7)  (442 311)  (442 311)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_h_l_38
 (9 7)  (447 311)  (447 311)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_41
 (18 7)  (456 311)  (456 311)  routing T_9_19.sp4_r_v_b_29 <X> T_9_19.lc_trk_g1_5
 (22 7)  (460 311)  (460 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (461 311)  (461 311)  routing T_9_19.sp4_h_r_6 <X> T_9_19.lc_trk_g1_6
 (24 7)  (462 311)  (462 311)  routing T_9_19.sp4_h_r_6 <X> T_9_19.lc_trk_g1_6
 (25 7)  (463 311)  (463 311)  routing T_9_19.sp4_h_r_6 <X> T_9_19.lc_trk_g1_6
 (26 7)  (464 311)  (464 311)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 311)  (465 311)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 311)  (468 311)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 311)  (470 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (473 311)  (473 311)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.input_2_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (37 7)  (475 311)  (475 311)  LC_3 Logic Functioning bit
 (40 7)  (478 311)  (478 311)  LC_3 Logic Functioning bit
 (41 7)  (479 311)  (479 311)  LC_3 Logic Functioning bit
 (13 8)  (451 312)  (451 312)  routing T_9_19.sp4_v_t_45 <X> T_9_19.sp4_v_b_8
 (14 8)  (452 312)  (452 312)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g2_0
 (15 8)  (453 312)  (453 312)  routing T_9_19.sp4_h_r_25 <X> T_9_19.lc_trk_g2_1
 (16 8)  (454 312)  (454 312)  routing T_9_19.sp4_h_r_25 <X> T_9_19.lc_trk_g2_1
 (17 8)  (455 312)  (455 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (459 312)  (459 312)  routing T_9_19.rgt_op_3 <X> T_9_19.lc_trk_g2_3
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 312)  (462 312)  routing T_9_19.rgt_op_3 <X> T_9_19.lc_trk_g2_3
 (25 8)  (463 312)  (463 312)  routing T_9_19.sp4_v_b_26 <X> T_9_19.lc_trk_g2_2
 (26 8)  (464 312)  (464 312)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 312)  (471 312)  routing T_9_19.lc_trk_g2_1 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (40 8)  (478 312)  (478 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (42 8)  (480 312)  (480 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (15 9)  (453 313)  (453 313)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g2_0
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (456 313)  (456 313)  routing T_9_19.sp4_h_r_25 <X> T_9_19.lc_trk_g2_1
 (22 9)  (460 313)  (460 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 313)  (461 313)  routing T_9_19.sp4_v_b_26 <X> T_9_19.lc_trk_g2_2
 (27 9)  (465 313)  (465 313)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (471 313)  (471 313)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.input_2_4
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (11 10)  (449 314)  (449 314)  routing T_9_19.sp4_h_l_38 <X> T_9_19.sp4_v_t_45
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 314)  (456 314)  routing T_9_19.wire_logic_cluster/lc_5/out <X> T_9_19.lc_trk_g2_5
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (462 314)  (462 314)  routing T_9_19.tnr_op_7 <X> T_9_19.lc_trk_g2_7
 (27 10)  (465 314)  (465 314)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (42 10)  (480 314)  (480 314)  LC_5 Logic Functioning bit
 (50 10)  (488 314)  (488 314)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (446 315)  (446 315)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_42
 (10 11)  (448 315)  (448 315)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_42
 (26 11)  (464 315)  (464 315)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 315)  (468 315)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (40 11)  (478 315)  (478 315)  LC_5 Logic Functioning bit
 (21 12)  (459 316)  (459 316)  routing T_9_19.sp4_h_r_43 <X> T_9_19.lc_trk_g3_3
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (461 316)  (461 316)  routing T_9_19.sp4_h_r_43 <X> T_9_19.lc_trk_g3_3
 (24 12)  (462 316)  (462 316)  routing T_9_19.sp4_h_r_43 <X> T_9_19.lc_trk_g3_3
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (40 12)  (478 316)  (478 316)  LC_6 Logic Functioning bit
 (42 12)  (480 316)  (480 316)  LC_6 Logic Functioning bit
 (43 12)  (481 316)  (481 316)  LC_6 Logic Functioning bit
 (50 12)  (488 316)  (488 316)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (459 317)  (459 317)  routing T_9_19.sp4_h_r_43 <X> T_9_19.lc_trk_g3_3
 (26 13)  (464 317)  (464 317)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 317)  (469 317)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (39 13)  (477 317)  (477 317)  LC_6 Logic Functioning bit
 (41 13)  (479 317)  (479 317)  LC_6 Logic Functioning bit
 (42 13)  (480 317)  (480 317)  LC_6 Logic Functioning bit
 (43 13)  (481 317)  (481 317)  LC_6 Logic Functioning bit
 (19 14)  (457 318)  (457 318)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 318)  (468 318)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 318)  (472 318)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (37 14)  (475 318)  (475 318)  LC_7 Logic Functioning bit
 (40 14)  (478 318)  (478 318)  LC_7 Logic Functioning bit
 (41 14)  (479 318)  (479 318)  LC_7 Logic Functioning bit
 (50 14)  (488 318)  (488 318)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (465 319)  (465 319)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 319)  (467 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 319)  (468 319)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (38 15)  (476 319)  (476 319)  LC_7 Logic Functioning bit
 (41 15)  (479 319)  (479 319)  LC_7 Logic Functioning bit
 (43 15)  (481 319)  (481 319)  LC_7 Logic Functioning bit


LogicTile_10_19

 (15 0)  (507 304)  (507 304)  routing T_10_19.bot_op_1 <X> T_10_19.lc_trk_g0_1
 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (513 304)  (513 304)  routing T_10_19.wire_logic_cluster/lc_3/out <X> T_10_19.lc_trk_g0_3
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 304)  (526 304)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (41 0)  (533 304)  (533 304)  LC_0 Logic Functioning bit
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (30 1)  (522 305)  (522 305)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (41 1)  (533 305)  (533 305)  LC_0 Logic Functioning bit
 (43 1)  (535 305)  (535 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (498 306)  (498 306)  routing T_10_19.sp4_v_b_9 <X> T_10_19.sp4_v_t_37
 (8 2)  (500 306)  (500 306)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_h_l_36
 (10 2)  (502 306)  (502 306)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_h_l_36
 (14 2)  (506 306)  (506 306)  routing T_10_19.sp4_v_t_1 <X> T_10_19.lc_trk_g0_4
 (21 2)  (513 306)  (513 306)  routing T_10_19.bnr_op_7 <X> T_10_19.lc_trk_g0_7
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (517 306)  (517 306)  routing T_10_19.sp4_v_b_6 <X> T_10_19.lc_trk_g0_6
 (26 2)  (518 306)  (518 306)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 306)  (522 306)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (37 2)  (529 306)  (529 306)  LC_1 Logic Functioning bit
 (50 2)  (542 306)  (542 306)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (497 307)  (497 307)  routing T_10_19.sp4_v_b_9 <X> T_10_19.sp4_v_t_37
 (6 3)  (498 307)  (498 307)  routing T_10_19.sp4_h_r_0 <X> T_10_19.sp4_h_l_37
 (14 3)  (506 307)  (506 307)  routing T_10_19.sp4_v_t_1 <X> T_10_19.lc_trk_g0_4
 (16 3)  (508 307)  (508 307)  routing T_10_19.sp4_v_t_1 <X> T_10_19.lc_trk_g0_4
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (513 307)  (513 307)  routing T_10_19.bnr_op_7 <X> T_10_19.lc_trk_g0_7
 (22 3)  (514 307)  (514 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (515 307)  (515 307)  routing T_10_19.sp4_v_b_6 <X> T_10_19.lc_trk_g0_6
 (26 3)  (518 307)  (518 307)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 307)  (519 307)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 307)  (522 307)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (40 3)  (532 307)  (532 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (47 3)  (539 307)  (539 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (493 308)  (493 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (513 308)  (513 308)  routing T_10_19.wire_logic_cluster/lc_3/out <X> T_10_19.lc_trk_g1_3
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 308)  (518 308)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 308)  (527 308)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_2
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (39 4)  (531 308)  (531 308)  LC_2 Logic Functioning bit
 (40 4)  (532 308)  (532 308)  LC_2 Logic Functioning bit
 (41 4)  (533 308)  (533 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (0 5)  (492 309)  (492 309)  routing T_10_19.glb_netwk_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (18 5)  (510 309)  (510 309)  routing T_10_19.sp4_r_v_b_25 <X> T_10_19.lc_trk_g1_1
 (26 5)  (518 309)  (518 309)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_2
 (35 5)  (527 309)  (527 309)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_2
 (39 5)  (531 309)  (531 309)  LC_2 Logic Functioning bit
 (40 5)  (532 309)  (532 309)  LC_2 Logic Functioning bit
 (43 5)  (535 309)  (535 309)  LC_2 Logic Functioning bit
 (4 6)  (496 310)  (496 310)  routing T_10_19.sp4_v_b_7 <X> T_10_19.sp4_v_t_38
 (6 6)  (498 310)  (498 310)  routing T_10_19.sp4_v_b_7 <X> T_10_19.sp4_v_t_38
 (11 6)  (503 310)  (503 310)  routing T_10_19.sp4_v_b_9 <X> T_10_19.sp4_v_t_40
 (13 6)  (505 310)  (505 310)  routing T_10_19.sp4_v_b_9 <X> T_10_19.sp4_v_t_40
 (14 6)  (506 310)  (506 310)  routing T_10_19.sp4_h_l_9 <X> T_10_19.lc_trk_g1_4
 (25 6)  (517 310)  (517 310)  routing T_10_19.bnr_op_6 <X> T_10_19.lc_trk_g1_6
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (45 6)  (537 310)  (537 310)  LC_3 Logic Functioning bit
 (46 6)  (538 310)  (538 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (506 311)  (506 311)  routing T_10_19.sp4_h_l_9 <X> T_10_19.lc_trk_g1_4
 (15 7)  (507 311)  (507 311)  routing T_10_19.sp4_h_l_9 <X> T_10_19.lc_trk_g1_4
 (16 7)  (508 311)  (508 311)  routing T_10_19.sp4_h_l_9 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (514 311)  (514 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 311)  (517 311)  routing T_10_19.bnr_op_6 <X> T_10_19.lc_trk_g1_6
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (47 7)  (539 311)  (539 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (540 311)  (540 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (543 311)  (543 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (545 311)  (545 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (497 312)  (497 312)  routing T_10_19.sp4_v_b_6 <X> T_10_19.sp4_h_r_6
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 312)  (526 312)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (40 8)  (532 312)  (532 312)  LC_4 Logic Functioning bit
 (43 8)  (535 312)  (535 312)  LC_4 Logic Functioning bit
 (6 9)  (498 313)  (498 313)  routing T_10_19.sp4_v_b_6 <X> T_10_19.sp4_h_r_6
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 313)  (522 313)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (526 313)  (526 313)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.input_2_4
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (40 9)  (532 313)  (532 313)  LC_4 Logic Functioning bit
 (41 9)  (533 313)  (533 313)  LC_4 Logic Functioning bit
 (4 10)  (496 314)  (496 314)  routing T_10_19.sp4_h_r_0 <X> T_10_19.sp4_v_t_43
 (6 10)  (498 314)  (498 314)  routing T_10_19.sp4_h_r_0 <X> T_10_19.sp4_v_t_43
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (37 10)  (529 314)  (529 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (39 10)  (531 314)  (531 314)  LC_5 Logic Functioning bit
 (45 10)  (537 314)  (537 314)  LC_5 Logic Functioning bit
 (4 11)  (496 315)  (496 315)  routing T_10_19.sp4_v_b_1 <X> T_10_19.sp4_h_l_43
 (5 11)  (497 315)  (497 315)  routing T_10_19.sp4_h_r_0 <X> T_10_19.sp4_v_t_43
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (523 315)  (523 315)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (38 11)  (530 315)  (530 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (26 12)  (518 316)  (518 316)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 316)  (519 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 316)  (522 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (39 12)  (531 316)  (531 316)  LC_6 Logic Functioning bit
 (42 12)  (534 316)  (534 316)  LC_6 Logic Functioning bit
 (47 12)  (539 316)  (539 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (9 13)  (501 317)  (501 317)  routing T_10_19.sp4_v_t_47 <X> T_10_19.sp4_v_b_10
 (28 13)  (520 317)  (520 317)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 317)  (522 317)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 317)  (524 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (526 317)  (526 317)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.input_2_6
 (35 13)  (527 317)  (527 317)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.input_2_6
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 318)  (496 318)  routing T_10_19.sp4_v_b_9 <X> T_10_19.sp4_v_t_44
 (21 14)  (513 318)  (513 318)  routing T_10_19.sp4_h_r_39 <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 318)  (515 318)  routing T_10_19.sp4_h_r_39 <X> T_10_19.lc_trk_g3_7
 (24 14)  (516 318)  (516 318)  routing T_10_19.sp4_h_r_39 <X> T_10_19.lc_trk_g3_7
 (25 14)  (517 318)  (517 318)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g3_6
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 318)  (520 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 318)  (527 318)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_7
 (0 15)  (492 319)  (492 319)  routing T_10_19.glb_netwk_2 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (11 15)  (503 319)  (503 319)  routing T_10_19.sp4_h_r_3 <X> T_10_19.sp4_h_l_46
 (13 15)  (505 319)  (505 319)  routing T_10_19.sp4_h_r_3 <X> T_10_19.sp4_h_l_46
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 319)  (516 319)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g3_6
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (525 319)  (525 319)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_7
 (34 15)  (526 319)  (526 319)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_7
 (35 15)  (527 319)  (527 319)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_7
 (40 15)  (532 319)  (532 319)  LC_7 Logic Functioning bit
 (41 15)  (533 319)  (533 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (10 0)  (556 304)  (556 304)  routing T_11_19.sp4_v_t_45 <X> T_11_19.sp4_h_r_1
 (21 0)  (567 304)  (567 304)  routing T_11_19.sp4_h_r_19 <X> T_11_19.lc_trk_g0_3
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (569 304)  (569 304)  routing T_11_19.sp4_h_r_19 <X> T_11_19.lc_trk_g0_3
 (24 0)  (570 304)  (570 304)  routing T_11_19.sp4_h_r_19 <X> T_11_19.lc_trk_g0_3
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 304)  (576 304)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (5 1)  (551 305)  (551 305)  routing T_11_19.sp4_h_r_0 <X> T_11_19.sp4_v_b_0
 (15 1)  (561 305)  (561 305)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g0_0
 (16 1)  (562 305)  (562 305)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (567 305)  (567 305)  routing T_11_19.sp4_h_r_19 <X> T_11_19.lc_trk_g0_3
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 305)  (569 305)  routing T_11_19.sp4_v_b_18 <X> T_11_19.lc_trk_g0_2
 (24 1)  (570 305)  (570 305)  routing T_11_19.sp4_v_b_18 <X> T_11_19.lc_trk_g0_2
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (40 1)  (586 305)  (586 305)  LC_0 Logic Functioning bit
 (51 1)  (597 305)  (597 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (9 2)  (555 306)  (555 306)  routing T_11_19.sp4_v_b_1 <X> T_11_19.sp4_h_l_36
 (12 2)  (558 306)  (558 306)  routing T_11_19.sp4_v_b_2 <X> T_11_19.sp4_h_l_39
 (16 2)  (562 306)  (562 306)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 306)  (564 306)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g0_5
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 306)  (570 306)  routing T_11_19.top_op_7 <X> T_11_19.lc_trk_g0_7
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 306)  (581 306)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_1
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (40 2)  (586 306)  (586 306)  LC_1 Logic Functioning bit
 (41 2)  (587 306)  (587 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (9 3)  (555 307)  (555 307)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_v_t_36
 (10 3)  (556 307)  (556 307)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_v_t_36
 (15 3)  (561 307)  (561 307)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g0_4
 (16 3)  (562 307)  (562 307)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (564 307)  (564 307)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g0_5
 (21 3)  (567 307)  (567 307)  routing T_11_19.top_op_7 <X> T_11_19.lc_trk_g0_7
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 307)  (570 307)  routing T_11_19.bot_op_6 <X> T_11_19.lc_trk_g0_6
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (580 307)  (580 307)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_1
 (35 3)  (581 307)  (581 307)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_1
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 308)  (564 308)  routing T_11_19.bnr_op_1 <X> T_11_19.lc_trk_g1_1
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (6 5)  (552 309)  (552 309)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_h_r_3
 (18 5)  (564 309)  (564 309)  routing T_11_19.bnr_op_1 <X> T_11_19.lc_trk_g1_1
 (26 5)  (572 309)  (572 309)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 309)  (573 309)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 309)  (578 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 309)  (581 309)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.input_2_2
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (38 5)  (584 309)  (584 309)  LC_2 Logic Functioning bit
 (12 6)  (558 310)  (558 310)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_h_l_40
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 310)  (570 310)  routing T_11_19.bot_op_7 <X> T_11_19.lc_trk_g1_7
 (25 6)  (571 310)  (571 310)  routing T_11_19.sp4_v_t_3 <X> T_11_19.lc_trk_g1_6
 (26 6)  (572 310)  (572 310)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (42 6)  (588 310)  (588 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (50 6)  (596 310)  (596 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 311)  (569 311)  routing T_11_19.sp4_v_t_3 <X> T_11_19.lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.sp4_v_t_3 <X> T_11_19.lc_trk_g1_6
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (42 7)  (588 311)  (588 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (47 7)  (593 311)  (593 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.bnl_op_1 <X> T_11_19.lc_trk_g2_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (18 9)  (564 313)  (564 313)  routing T_11_19.bnl_op_1 <X> T_11_19.lc_trk_g2_1
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (40 9)  (586 313)  (586 313)  LC_4 Logic Functioning bit
 (41 9)  (587 313)  (587 313)  LC_4 Logic Functioning bit
 (42 9)  (588 313)  (588 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (9 10)  (555 314)  (555 314)  routing T_11_19.sp4_v_b_7 <X> T_11_19.sp4_h_l_42
 (12 10)  (558 314)  (558 314)  routing T_11_19.sp4_v_b_8 <X> T_11_19.sp4_h_l_45
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g2_5
 (21 10)  (567 314)  (567 314)  routing T_11_19.rgt_op_7 <X> T_11_19.lc_trk_g2_7
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.rgt_op_7 <X> T_11_19.lc_trk_g2_7
 (25 10)  (571 314)  (571 314)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g2_6
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (50 10)  (596 314)  (596 314)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (41 11)  (587 315)  (587 315)  LC_5 Logic Functioning bit
 (52 11)  (598 315)  (598 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_v_b_33 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.sp4_v_b_33 <X> T_11_19.lc_trk_g3_1
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (586 316)  (586 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (46 12)  (592 316)  (592 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_v_b_33 <X> T_11_19.lc_trk_g3_1
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (39 13)  (585 317)  (585 317)  LC_6 Logic Functioning bit
 (41 13)  (587 317)  (587 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (52 13)  (598 317)  (598 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (550 318)  (550 318)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_v_t_44
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (42 14)  (588 318)  (588 318)  LC_7 Logic Functioning bit
 (46 14)  (592 318)  (592 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (596 318)  (596 318)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (572 319)  (572 319)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (38 15)  (584 319)  (584 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit
 (52 15)  (598 319)  (598 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_19

 (11 0)  (611 304)  (611 304)  routing T_12_19.sp4_v_t_43 <X> T_12_19.sp4_v_b_2
 (13 0)  (613 304)  (613 304)  routing T_12_19.sp4_v_t_43 <X> T_12_19.sp4_v_b_2
 (15 0)  (615 304)  (615 304)  routing T_12_19.lft_op_1 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.lft_op_1 <X> T_12_19.lc_trk_g0_1
 (21 0)  (621 304)  (621 304)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 304)  (625 304)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g0_2
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_0
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 305)  (635 305)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_0
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (48 1)  (648 305)  (648 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (614 306)  (614 306)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g0_4
 (15 2)  (615 306)  (615 306)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g0_5
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 306)  (618 306)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g0_5
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.bot_op_7 <X> T_12_19.lc_trk_g0_7
 (25 2)  (625 306)  (625 306)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (26 2)  (626 306)  (626 306)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (40 2)  (640 306)  (640 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 307)  (623 307)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (4 4)  (604 308)  (604 308)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_3
 (5 4)  (605 308)  (605 308)  routing T_12_19.sp4_h_l_37 <X> T_12_19.sp4_h_r_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 308)  (623 308)  routing T_12_19.sp4_v_b_19 <X> T_12_19.lc_trk_g1_3
 (24 4)  (624 308)  (624 308)  routing T_12_19.sp4_v_b_19 <X> T_12_19.lc_trk_g1_3
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.input_2_2
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (4 5)  (604 309)  (604 309)  routing T_12_19.sp4_h_l_37 <X> T_12_19.sp4_h_r_3
 (5 5)  (605 309)  (605 309)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_3
 (16 5)  (616 309)  (616 309)  routing T_12_19.sp12_h_r_8 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 309)  (624 309)  routing T_12_19.bot_op_2 <X> T_12_19.lc_trk_g1_2
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (39 5)  (639 309)  (639 309)  LC_2 Logic Functioning bit
 (43 5)  (643 309)  (643 309)  LC_2 Logic Functioning bit
 (47 5)  (647 309)  (647 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (648 309)  (648 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (621 310)  (621 310)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g1_7
 (25 6)  (625 310)  (625 310)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g1_6
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (50 6)  (650 310)  (650 310)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (608 311)  (608 311)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_v_t_41
 (9 7)  (609 311)  (609 311)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_v_t_41
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g1_6
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.input_2_4
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (18 9)  (618 313)  (618 313)  routing T_12_19.sp4_r_v_b_33 <X> T_12_19.lc_trk_g2_1
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (633 313)  (633 313)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.input_2_4
 (35 9)  (635 313)  (635 313)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.input_2_4
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (21 10)  (621 314)  (621 314)  routing T_12_19.bnl_op_7 <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (40 10)  (640 314)  (640 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (621 315)  (621 315)  routing T_12_19.bnl_op_7 <X> T_12_19.lc_trk_g2_7
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (633 315)  (633 315)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.input_2_5
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (12 12)  (612 316)  (612 316)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_h_r_11
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_v_t_30 <X> T_12_19.lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp4_v_t_30 <X> T_12_19.lc_trk_g3_3
 (25 12)  (625 316)  (625 316)  routing T_12_19.bnl_op_2 <X> T_12_19.lc_trk_g3_2
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (37 12)  (637 316)  (637 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (42 12)  (642 316)  (642 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (608 317)  (608 317)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_10
 (9 13)  (609 317)  (609 317)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_10
 (13 13)  (613 317)  (613 317)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_h_r_11
 (18 13)  (618 317)  (618 317)  routing T_12_19.sp4_r_v_b_41 <X> T_12_19.lc_trk_g3_1
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 317)  (625 317)  routing T_12_19.bnl_op_2 <X> T_12_19.lc_trk_g3_2
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (42 13)  (642 317)  (642 317)  LC_6 Logic Functioning bit
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (40 14)  (640 318)  (640 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (50 14)  (650 318)  (650 318)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 319)  (624 319)  routing T_12_19.tnr_op_6 <X> T_12_19.lc_trk_g3_6
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (6 0)  (660 304)  (660 304)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_v_b_0
 (5 1)  (659 305)  (659 305)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_v_b_0
 (3 3)  (657 307)  (657 307)  routing T_13_19.sp12_v_b_0 <X> T_13_19.sp12_h_l_23
 (4 3)  (658 307)  (658 307)  routing T_13_19.sp4_h_r_4 <X> T_13_19.sp4_h_l_37
 (6 3)  (660 307)  (660 307)  routing T_13_19.sp4_h_r_4 <X> T_13_19.sp4_h_l_37
 (11 4)  (665 308)  (665 308)  routing T_13_19.sp4_h_l_46 <X> T_13_19.sp4_v_b_5
 (13 4)  (667 308)  (667 308)  routing T_13_19.sp4_h_l_46 <X> T_13_19.sp4_v_b_5
 (12 5)  (666 309)  (666 309)  routing T_13_19.sp4_h_l_46 <X> T_13_19.sp4_v_b_5
 (5 6)  (659 310)  (659 310)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_h_l_38
 (4 7)  (658 311)  (658 311)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_h_l_38
 (6 7)  (660 311)  (660 311)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_h_l_38
 (5 14)  (659 318)  (659 318)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_h_l_44
 (6 15)  (660 319)  (660 319)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_h_l_44


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g0_0
 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (42 0)  (750 304)  (750 304)  LC_0 Logic Functioning bit
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (46 1)  (754 305)  (754 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 306)  (713 306)  routing T_14_19.sp4_v_b_0 <X> T_14_19.sp4_h_l_37
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 306)  (726 306)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g0_5
 (14 3)  (722 307)  (722 307)  routing T_14_19.top_op_4 <X> T_14_19.lc_trk_g0_4
 (15 3)  (723 307)  (723 307)  routing T_14_19.top_op_4 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g0_6
 (25 3)  (733 307)  (733 307)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g0_6
 (3 4)  (711 308)  (711 308)  routing T_14_19.sp12_v_t_23 <X> T_14_19.sp12_h_r_0
 (21 4)  (729 308)  (729 308)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (35 4)  (743 308)  (743 308)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.input_2_2
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (40 4)  (748 308)  (748 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.input_2_2
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (5 6)  (713 310)  (713 310)  routing T_14_19.sp4_h_r_0 <X> T_14_19.sp4_h_l_38
 (12 6)  (720 310)  (720 310)  routing T_14_19.sp4_v_b_5 <X> T_14_19.sp4_h_l_40
 (13 6)  (721 310)  (721 310)  routing T_14_19.sp4_h_r_5 <X> T_14_19.sp4_v_t_40
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 310)  (743 310)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.input_2_3
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (52 6)  (760 310)  (760 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (712 311)  (712 311)  routing T_14_19.sp4_h_r_0 <X> T_14_19.sp4_h_l_38
 (12 7)  (720 311)  (720 311)  routing T_14_19.sp4_h_r_5 <X> T_14_19.sp4_v_t_40
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_4
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (51 8)  (759 312)  (759 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 313)  (741 313)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_4
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (14 10)  (722 314)  (722 314)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g2_4
 (15 10)  (723 314)  (723 314)  routing T_14_19.sp4_h_l_16 <X> T_14_19.lc_trk_g2_5
 (16 10)  (724 314)  (724 314)  routing T_14_19.sp4_h_l_16 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (733 314)  (733 314)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g2_6
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_h_l_16 <X> T_14_19.lc_trk_g2_5
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (12 12)  (720 316)  (720 316)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_h_r_11
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_h_r_27 <X> T_14_19.lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp4_h_r_27 <X> T_14_19.lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (45 12)  (753 316)  (753 316)  LC_6 Logic Functioning bit
 (46 12)  (754 316)  (754 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (758 316)  (758 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (759 316)  (759 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (719 317)  (719 317)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_h_r_11
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp4_h_r_27 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (14 14)  (722 318)  (722 318)  routing T_14_19.sp4_h_r_36 <X> T_14_19.lc_trk_g3_4
 (16 14)  (724 318)  (724 318)  routing T_14_19.sp4_v_t_16 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.sp4_v_t_16 <X> T_14_19.lc_trk_g3_5
 (21 14)  (729 318)  (729 318)  routing T_14_19.wire_logic_cluster/lc_7/out <X> T_14_19.lc_trk_g3_7
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 318)  (743 318)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.input_2_7
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (15 15)  (723 319)  (723 319)  routing T_14_19.sp4_h_r_36 <X> T_14_19.lc_trk_g3_4
 (16 15)  (724 319)  (724 319)  routing T_14_19.sp4_h_r_36 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (12 0)  (774 304)  (774 304)  routing T_15_19.sp4_v_b_2 <X> T_15_19.sp4_h_r_2
 (14 0)  (776 304)  (776 304)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g0_0
 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 304)  (795 304)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (45 0)  (807 304)  (807 304)  LC_0 Logic Functioning bit
 (46 0)  (808 304)  (808 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (773 305)  (773 305)  routing T_15_19.sp4_v_b_2 <X> T_15_19.sp4_h_r_2
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (42 1)  (804 305)  (804 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (767 306)  (767 306)  routing T_15_19.sp4_h_r_9 <X> T_15_19.sp4_h_l_37
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g0_4
 (15 2)  (777 306)  (777 306)  routing T_15_19.lft_op_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 306)  (780 306)  routing T_15_19.lft_op_5 <X> T_15_19.lc_trk_g0_5
 (4 3)  (766 307)  (766 307)  routing T_15_19.sp4_h_r_9 <X> T_15_19.sp4_h_l_37
 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (12 9)  (774 313)  (774 313)  routing T_15_19.sp4_h_r_8 <X> T_15_19.sp4_v_b_8
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 314)  (786 314)  routing T_15_19.tnr_op_7 <X> T_15_19.lc_trk_g2_7
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (40 12)  (802 316)  (802 316)  LC_6 Logic Functioning bit
 (41 12)  (803 316)  (803 316)  LC_6 Logic Functioning bit
 (42 12)  (804 316)  (804 316)  LC_6 Logic Functioning bit
 (43 12)  (805 316)  (805 316)  LC_6 Logic Functioning bit
 (46 12)  (808 316)  (808 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (809 316)  (809 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (38 13)  (800 317)  (800 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (40 13)  (802 317)  (802 317)  LC_6 Logic Functioning bit
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (43 13)  (805 317)  (805 317)  LC_6 Logic Functioning bit
 (47 13)  (809 317)  (809 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (810 317)  (810 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (813 317)  (813 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_16_19

 (5 0)  (821 304)  (821 304)  routing T_16_19.sp4_h_l_44 <X> T_16_19.sp4_h_r_0
 (15 0)  (831 304)  (831 304)  routing T_16_19.sp4_h_r_9 <X> T_16_19.lc_trk_g0_1
 (16 0)  (832 304)  (832 304)  routing T_16_19.sp4_h_r_9 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.sp4_h_r_9 <X> T_16_19.lc_trk_g0_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 304)  (846 304)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (44 0)  (860 304)  (860 304)  LC_0 Logic Functioning bit
 (4 1)  (820 305)  (820 305)  routing T_16_19.sp4_h_l_44 <X> T_16_19.sp4_h_r_0
 (14 1)  (830 305)  (830 305)  routing T_16_19.top_op_0 <X> T_16_19.lc_trk_g0_0
 (15 1)  (831 305)  (831 305)  routing T_16_19.top_op_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.bot_op_2 <X> T_16_19.lc_trk_g0_2
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (50 1)  (866 305)  (866 305)  Carry_In_Mux bit 

 (21 2)  (837 306)  (837 306)  routing T_16_19.bnr_op_7 <X> T_16_19.lc_trk_g0_7
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (851 306)  (851 306)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_1
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (44 2)  (860 306)  (860 306)  LC_1 Logic Functioning bit
 (14 3)  (830 307)  (830 307)  routing T_16_19.top_op_4 <X> T_16_19.lc_trk_g0_4
 (15 3)  (831 307)  (831 307)  routing T_16_19.top_op_4 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (837 307)  (837 307)  routing T_16_19.bnr_op_7 <X> T_16_19.lc_trk_g0_7
 (30 3)  (846 307)  (846 307)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (850 307)  (850 307)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_1
 (35 3)  (851 307)  (851 307)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_1
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (39 3)  (855 307)  (855 307)  LC_1 Logic Functioning bit
 (10 4)  (826 308)  (826 308)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_r_4
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (851 308)  (851 308)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.input_2_2
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (44 4)  (860 308)  (860 308)  LC_2 Logic Functioning bit
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 309)  (848 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (850 309)  (850 309)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.input_2_2
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (12 6)  (828 310)  (828 310)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_l_40
 (15 6)  (831 310)  (831 310)  routing T_16_19.top_op_5 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (841 310)  (841 310)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g1_6
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (851 310)  (851 310)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (44 6)  (860 310)  (860 310)  LC_3 Logic Functioning bit
 (11 7)  (827 311)  (827 311)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_l_40
 (13 7)  (829 311)  (829 311)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_l_40
 (18 7)  (834 311)  (834 311)  routing T_16_19.top_op_5 <X> T_16_19.lc_trk_g1_5
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g1_6
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 311)  (850 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (35 7)  (851 311)  (851 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (841 312)  (841 312)  routing T_16_19.rgt_op_2 <X> T_16_19.lc_trk_g2_2
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 312)  (851 312)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.input_2_4
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (44 8)  (860 312)  (860 312)  LC_4 Logic Functioning bit
 (52 8)  (868 312)  (868 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (10 9)  (826 313)  (826 313)  routing T_16_19.sp4_h_r_2 <X> T_16_19.sp4_v_b_7
 (18 9)  (834 313)  (834 313)  routing T_16_19.sp4_r_v_b_33 <X> T_16_19.lc_trk_g2_1
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 313)  (840 313)  routing T_16_19.rgt_op_2 <X> T_16_19.lc_trk_g2_2
 (30 9)  (846 313)  (846 313)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_5
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (44 10)  (860 314)  (860 314)  LC_5 Logic Functioning bit
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 315)  (850 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_5
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (3 12)  (819 316)  (819 316)  routing T_16_19.sp12_v_b_1 <X> T_16_19.sp12_h_r_1
 (13 12)  (829 316)  (829 316)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_11
 (16 12)  (832 316)  (832 316)  routing T_16_19.sp4_v_b_33 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.sp4_v_b_33 <X> T_16_19.lc_trk_g3_1
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (44 12)  (860 316)  (860 316)  LC_6 Logic Functioning bit
 (3 13)  (819 317)  (819 317)  routing T_16_19.sp12_v_b_1 <X> T_16_19.sp12_h_r_1
 (12 13)  (828 317)  (828 317)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_11
 (18 13)  (834 317)  (834 317)  routing T_16_19.sp4_v_b_33 <X> T_16_19.lc_trk_g3_1
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (849 317)  (849 317)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.input_2_6
 (34 13)  (850 317)  (850 317)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.input_2_6
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.tnr_op_7 <X> T_16_19.lc_trk_g3_7
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (42 14)  (858 318)  (858 318)  LC_7 Logic Functioning bit
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 319)  (849 319)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.input_2_7
 (36 15)  (852 319)  (852 319)  LC_7 Logic Functioning bit
 (38 15)  (854 319)  (854 319)  LC_7 Logic Functioning bit
 (40 15)  (856 319)  (856 319)  LC_7 Logic Functioning bit
 (41 15)  (857 319)  (857 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 304)  (892 304)  routing T_17_19.wire_logic_cluster/lc_1/out <X> T_17_19.lc_trk_g0_1
 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 304)  (902 304)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 304)  (905 304)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (39 1)  (913 305)  (913 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 306)  (889 306)  routing T_17_19.top_op_5 <X> T_17_19.lc_trk_g0_5
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 306)  (904 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (45 2)  (919 306)  (919 306)  LC_1 Logic Functioning bit
 (50 2)  (924 306)  (924 306)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (892 307)  (892 307)  routing T_17_19.top_op_5 <X> T_17_19.lc_trk_g0_5
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 307)  (905 307)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (39 3)  (913 307)  (913 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (14 4)  (888 308)  (888 308)  routing T_17_19.wire_logic_cluster/lc_0/out <X> T_17_19.lc_trk_g1_0
 (15 4)  (889 308)  (889 308)  routing T_17_19.lft_op_1 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 308)  (892 308)  routing T_17_19.lft_op_1 <X> T_17_19.lc_trk_g1_1
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (901 308)  (901 308)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 308)  (904 308)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 308)  (905 308)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (38 4)  (912 308)  (912 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (45 4)  (919 308)  (919 308)  LC_2 Logic Functioning bit
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (895 309)  (895 309)  routing T_17_19.sp4_r_v_b_27 <X> T_17_19.lc_trk_g1_3
 (26 5)  (900 309)  (900 309)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 309)  (902 309)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 309)  (904 309)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 309)  (906 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (908 309)  (908 309)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.input_2_2
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (1 6)  (875 310)  (875 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (11 6)  (885 310)  (885 310)  routing T_17_19.sp4_v_b_9 <X> T_17_19.sp4_v_t_40
 (13 6)  (887 310)  (887 310)  routing T_17_19.sp4_v_b_9 <X> T_17_19.sp4_v_t_40
 (21 6)  (895 310)  (895 310)  routing T_17_19.sp4_h_l_2 <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 310)  (897 310)  routing T_17_19.sp4_h_l_2 <X> T_17_19.lc_trk_g1_7
 (24 6)  (898 310)  (898 310)  routing T_17_19.sp4_h_l_2 <X> T_17_19.lc_trk_g1_7
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 310)  (904 310)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (914 310)  (914 310)  LC_3 Logic Functioning bit
 (42 6)  (916 310)  (916 310)  LC_3 Logic Functioning bit
 (1 7)  (875 311)  (875 311)  routing T_17_19.glb_netwk_4 <X> T_17_19.glb2local_0
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (898 311)  (898 311)  routing T_17_19.top_op_6 <X> T_17_19.lc_trk_g1_6
 (25 7)  (899 311)  (899 311)  routing T_17_19.top_op_6 <X> T_17_19.lc_trk_g1_6
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 311)  (914 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (42 7)  (916 311)  (916 311)  LC_3 Logic Functioning bit
 (43 7)  (917 311)  (917 311)  LC_3 Logic Functioning bit
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.bnl_op_1 <X> T_17_19.lc_trk_g2_1
 (25 8)  (899 312)  (899 312)  routing T_17_19.wire_logic_cluster/lc_2/out <X> T_17_19.lc_trk_g2_2
 (18 9)  (892 313)  (892 313)  routing T_17_19.bnl_op_1 <X> T_17_19.lc_trk_g2_1
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (25 10)  (899 314)  (899 314)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 315)  (897 315)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (25 11)  (899 315)  (899 315)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (38 11)  (912 315)  (912 315)  LC_5 Logic Functioning bit
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.wire_logic_cluster/lc_1/out <X> T_17_19.lc_trk_g3_1
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 316)  (911 316)  LC_6 Logic Functioning bit
 (39 12)  (913 316)  (913 316)  LC_6 Logic Functioning bit
 (45 12)  (919 316)  (919 316)  LC_6 Logic Functioning bit
 (50 12)  (924 316)  (924 316)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 317)  (897 317)  routing T_17_19.sp4_h_l_15 <X> T_17_19.lc_trk_g3_2
 (24 13)  (898 317)  (898 317)  routing T_17_19.sp4_h_l_15 <X> T_17_19.lc_trk_g3_2
 (25 13)  (899 317)  (899 317)  routing T_17_19.sp4_h_l_15 <X> T_17_19.lc_trk_g3_2
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (39 13)  (913 317)  (913 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (25 14)  (899 318)  (899 318)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g3_6
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_19

 (10 2)  (938 306)  (938 306)  routing T_18_19.sp4_v_b_8 <X> T_18_19.sp4_h_l_36
 (19 2)  (947 306)  (947 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 4)  (949 308)  (949 308)  routing T_18_19.sp12_h_r_3 <X> T_18_19.lc_trk_g1_3
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (952 308)  (952 308)  routing T_18_19.sp12_h_r_3 <X> T_18_19.lc_trk_g1_3
 (21 5)  (949 309)  (949 309)  routing T_18_19.sp12_h_r_3 <X> T_18_19.lc_trk_g1_3
 (3 6)  (931 310)  (931 310)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_t_23
 (3 7)  (931 311)  (931 311)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_t_23
 (3 10)  (931 314)  (931 314)  routing T_18_19.sp12_v_t_22 <X> T_18_19.sp12_h_l_22
 (15 10)  (943 314)  (943 314)  routing T_18_19.sp4_v_t_32 <X> T_18_19.lc_trk_g2_5
 (16 10)  (944 314)  (944 314)  routing T_18_19.sp4_v_t_32 <X> T_18_19.lc_trk_g2_5
 (17 10)  (945 314)  (945 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (28 12)  (956 316)  (956 316)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 316)  (958 316)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 316)  (963 316)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (43 12)  (971 316)  (971 316)  LC_6 Logic Functioning bit
 (52 12)  (980 316)  (980 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 317)  (955 317)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (961 317)  (961 317)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (35 13)  (963 317)  (963 317)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (40 13)  (968 317)  (968 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (43 13)  (971 317)  (971 317)  LC_6 Logic Functioning bit
 (47 13)  (975 317)  (975 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (979 317)  (979 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (949 318)  (949 318)  routing T_18_19.sp12_v_b_7 <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.sp12_v_b_7 <X> T_18_19.lc_trk_g3_7
 (15 15)  (943 319)  (943 319)  routing T_18_19.sp4_v_t_33 <X> T_18_19.lc_trk_g3_4
 (16 15)  (944 319)  (944 319)  routing T_18_19.sp4_v_t_33 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (949 319)  (949 319)  routing T_18_19.sp12_v_b_7 <X> T_18_19.lc_trk_g3_7


LogicTile_19_19

 (3 4)  (985 308)  (985 308)  routing T_19_19.sp12_v_t_23 <X> T_19_19.sp12_h_r_0
 (4 5)  (986 309)  (986 309)  routing T_19_19.sp4_v_t_47 <X> T_19_19.sp4_h_r_3
 (9 5)  (991 309)  (991 309)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_v_b_4
 (10 5)  (992 309)  (992 309)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_v_b_4
 (3 8)  (985 312)  (985 312)  routing T_19_19.sp12_v_t_22 <X> T_19_19.sp12_v_b_1
 (13 11)  (995 315)  (995 315)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_h_l_45


LogicTile_20_19

 (14 0)  (1050 304)  (1050 304)  routing T_20_19.wire_logic_cluster/lc_0/out <X> T_20_19.lc_trk_g0_0
 (22 0)  (1058 304)  (1058 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1060 304)  (1060 304)  routing T_20_19.bot_op_3 <X> T_20_19.lc_trk_g0_3
 (27 0)  (1063 304)  (1063 304)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 304)  (1064 304)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 304)  (1067 304)  routing T_20_19.lc_trk_g0_5 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 304)  (1072 304)  LC_0 Logic Functioning bit
 (37 0)  (1073 304)  (1073 304)  LC_0 Logic Functioning bit
 (45 0)  (1081 304)  (1081 304)  LC_0 Logic Functioning bit
 (47 0)  (1083 304)  (1083 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (6 1)  (1042 305)  (1042 305)  routing T_20_19.sp4_h_l_37 <X> T_20_19.sp4_h_r_0
 (17 1)  (1053 305)  (1053 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (1064 305)  (1064 305)  routing T_20_19.lc_trk_g2_0 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 305)  (1066 305)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (1073 305)  (1073 305)  LC_0 Logic Functioning bit
 (38 1)  (1074 305)  (1074 305)  LC_0 Logic Functioning bit
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 306)  (1051 306)  routing T_20_19.bot_op_5 <X> T_20_19.lc_trk_g0_5
 (17 2)  (1053 306)  (1053 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (1058 306)  (1058 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (1062 306)  (1062 306)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 306)  (1069 306)  routing T_20_19.lc_trk_g2_0 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 306)  (1073 306)  LC_1 Logic Functioning bit
 (45 2)  (1081 306)  (1081 306)  LC_1 Logic Functioning bit
 (48 2)  (1084 306)  (1084 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (13 3)  (1049 307)  (1049 307)  routing T_20_19.sp4_v_b_9 <X> T_20_19.sp4_h_l_39
 (26 3)  (1062 307)  (1062 307)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 307)  (1068 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1069 307)  (1069 307)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.input_2_1
 (34 3)  (1070 307)  (1070 307)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.input_2_1
 (35 3)  (1071 307)  (1071 307)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.input_2_1
 (36 3)  (1072 307)  (1072 307)  LC_1 Logic Functioning bit
 (5 4)  (1041 308)  (1041 308)  routing T_20_19.sp4_h_l_37 <X> T_20_19.sp4_h_r_3
 (21 4)  (1057 308)  (1057 308)  routing T_20_19.wire_logic_cluster/lc_3/out <X> T_20_19.lc_trk_g1_3
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1063 308)  (1063 308)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 308)  (1064 308)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 308)  (1066 308)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 308)  (1067 308)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (1077 308)  (1077 308)  LC_2 Logic Functioning bit
 (43 4)  (1079 308)  (1079 308)  LC_2 Logic Functioning bit
 (45 4)  (1081 308)  (1081 308)  LC_2 Logic Functioning bit
 (4 5)  (1040 309)  (1040 309)  routing T_20_19.sp4_h_l_37 <X> T_20_19.sp4_h_r_3
 (22 5)  (1058 309)  (1058 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 309)  (1060 309)  routing T_20_19.bot_op_2 <X> T_20_19.lc_trk_g1_2
 (30 5)  (1066 309)  (1066 309)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 309)  (1067 309)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (41 5)  (1077 309)  (1077 309)  LC_2 Logic Functioning bit
 (43 5)  (1079 309)  (1079 309)  LC_2 Logic Functioning bit
 (11 6)  (1047 310)  (1047 310)  routing T_20_19.sp4_h_l_37 <X> T_20_19.sp4_v_t_40
 (21 6)  (1057 310)  (1057 310)  routing T_20_19.wire_logic_cluster/lc_7/out <X> T_20_19.lc_trk_g1_7
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 310)  (1069 310)  routing T_20_19.lc_trk_g2_0 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (1077 310)  (1077 310)  LC_3 Logic Functioning bit
 (43 6)  (1079 310)  (1079 310)  LC_3 Logic Functioning bit
 (22 7)  (1058 311)  (1058 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 311)  (1060 311)  routing T_20_19.bot_op_6 <X> T_20_19.lc_trk_g1_6
 (26 7)  (1062 311)  (1062 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 311)  (1063 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 311)  (1064 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (8 8)  (1044 312)  (1044 312)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_r_7
 (9 8)  (1045 312)  (1045 312)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_r_7
 (10 8)  (1046 312)  (1046 312)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_r_7
 (14 8)  (1050 312)  (1050 312)  routing T_20_19.rgt_op_0 <X> T_20_19.lc_trk_g2_0
 (25 8)  (1061 312)  (1061 312)  routing T_20_19.rgt_op_2 <X> T_20_19.lc_trk_g2_2
 (26 8)  (1062 312)  (1062 312)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 312)  (1072 312)  LC_4 Logic Functioning bit
 (50 8)  (1086 312)  (1086 312)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1051 313)  (1051 313)  routing T_20_19.rgt_op_0 <X> T_20_19.lc_trk_g2_0
 (17 9)  (1053 313)  (1053 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (1058 313)  (1058 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 313)  (1060 313)  routing T_20_19.rgt_op_2 <X> T_20_19.lc_trk_g2_2
 (26 9)  (1062 313)  (1062 313)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 313)  (1063 313)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 313)  (1067 313)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 314)  (1067 314)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (42 10)  (1078 314)  (1078 314)  LC_5 Logic Functioning bit
 (26 11)  (1062 315)  (1062 315)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 315)  (1067 315)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 315)  (1068 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1070 315)  (1070 315)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.input_2_5
 (35 11)  (1071 315)  (1071 315)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.input_2_5
 (1 12)  (1037 316)  (1037 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (12 12)  (1048 316)  (1048 316)  routing T_20_19.sp4_v_b_11 <X> T_20_19.sp4_h_r_11
 (25 12)  (1061 316)  (1061 316)  routing T_20_19.wire_logic_cluster/lc_2/out <X> T_20_19.lc_trk_g3_2
 (27 12)  (1063 316)  (1063 316)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 316)  (1066 316)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 316)  (1067 316)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (1077 316)  (1077 316)  LC_6 Logic Functioning bit
 (43 12)  (1079 316)  (1079 316)  LC_6 Logic Functioning bit
 (45 12)  (1081 316)  (1081 316)  LC_6 Logic Functioning bit
 (50 12)  (1086 316)  (1086 316)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (1037 317)  (1037 317)  routing T_20_19.glb_netwk_4 <X> T_20_19.glb2local_3
 (8 13)  (1044 317)  (1044 317)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_v_b_10
 (9 13)  (1045 317)  (1045 317)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_v_b_10
 (10 13)  (1046 317)  (1046 317)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_v_b_10
 (11 13)  (1047 317)  (1047 317)  routing T_20_19.sp4_v_b_11 <X> T_20_19.sp4_h_r_11
 (22 13)  (1058 317)  (1058 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1062 317)  (1062 317)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 317)  (1064 317)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 317)  (1065 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 317)  (1066 317)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 317)  (1067 317)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (40 13)  (1076 317)  (1076 317)  LC_6 Logic Functioning bit
 (5 14)  (1041 318)  (1041 318)  routing T_20_19.sp4_v_b_9 <X> T_20_19.sp4_h_l_44
 (25 14)  (1061 318)  (1061 318)  routing T_20_19.wire_logic_cluster/lc_6/out <X> T_20_19.lc_trk_g3_6
 (26 14)  (1062 318)  (1062 318)  routing T_20_19.lc_trk_g0_5 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 318)  (1063 318)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 318)  (1066 318)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 318)  (1068 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 318)  (1070 318)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (41 14)  (1077 318)  (1077 318)  LC_7 Logic Functioning bit
 (43 14)  (1079 318)  (1079 318)  LC_7 Logic Functioning bit
 (45 14)  (1081 318)  (1081 318)  LC_7 Logic Functioning bit
 (47 14)  (1083 318)  (1083 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (1058 319)  (1058 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1065 319)  (1065 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 319)  (1066 319)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 319)  (1067 319)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 319)  (1073 319)  LC_7 Logic Functioning bit
 (39 15)  (1075 319)  (1075 319)  LC_7 Logic Functioning bit


LogicTile_21_19

 (14 0)  (1104 304)  (1104 304)  routing T_21_19.sp4_v_b_8 <X> T_21_19.lc_trk_g0_0
 (27 0)  (1117 304)  (1117 304)  routing T_21_19.lc_trk_g1_0 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 304)  (1126 304)  LC_0 Logic Functioning bit
 (38 0)  (1128 304)  (1128 304)  LC_0 Logic Functioning bit
 (12 1)  (1102 305)  (1102 305)  routing T_21_19.sp4_h_r_2 <X> T_21_19.sp4_v_b_2
 (14 1)  (1104 305)  (1104 305)  routing T_21_19.sp4_v_b_8 <X> T_21_19.lc_trk_g0_0
 (16 1)  (1106 305)  (1106 305)  routing T_21_19.sp4_v_b_8 <X> T_21_19.lc_trk_g0_0
 (17 1)  (1107 305)  (1107 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1113 305)  (1113 305)  routing T_21_19.sp12_h_r_10 <X> T_21_19.lc_trk_g0_2
 (28 1)  (1118 305)  (1118 305)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (49 1)  (1139 305)  (1139 305)  Carry_In_Mux bit 

 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1112 306)  (1112 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (14 4)  (1104 308)  (1104 308)  routing T_21_19.bnr_op_0 <X> T_21_19.lc_trk_g1_0
 (25 4)  (1115 308)  (1115 308)  routing T_21_19.lft_op_2 <X> T_21_19.lc_trk_g1_2
 (26 4)  (1116 308)  (1116 308)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 308)  (1120 308)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 308)  (1123 308)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 308)  (1124 308)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 308)  (1127 308)  LC_2 Logic Functioning bit
 (40 4)  (1130 308)  (1130 308)  LC_2 Logic Functioning bit
 (42 4)  (1132 308)  (1132 308)  LC_2 Logic Functioning bit
 (45 4)  (1135 308)  (1135 308)  LC_2 Logic Functioning bit
 (9 5)  (1099 309)  (1099 309)  routing T_21_19.sp4_v_t_41 <X> T_21_19.sp4_v_b_4
 (14 5)  (1104 309)  (1104 309)  routing T_21_19.bnr_op_0 <X> T_21_19.lc_trk_g1_0
 (17 5)  (1107 309)  (1107 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (1112 309)  (1112 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1114 309)  (1114 309)  routing T_21_19.lft_op_2 <X> T_21_19.lc_trk_g1_2
 (26 5)  (1116 309)  (1116 309)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 309)  (1117 309)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 309)  (1120 309)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 309)  (1122 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (17 6)  (1107 310)  (1107 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1111 310)  (1111 310)  routing T_21_19.wire_logic_cluster/lc_7/out <X> T_21_19.lc_trk_g1_7
 (22 6)  (1112 310)  (1112 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (18 7)  (1108 311)  (1108 311)  routing T_21_19.sp4_r_v_b_29 <X> T_21_19.lc_trk_g1_5
 (22 8)  (1112 312)  (1112 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1113 312)  (1113 312)  routing T_21_19.sp4_h_r_27 <X> T_21_19.lc_trk_g2_3
 (24 8)  (1114 312)  (1114 312)  routing T_21_19.sp4_h_r_27 <X> T_21_19.lc_trk_g2_3
 (26 8)  (1116 312)  (1116 312)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 312)  (1118 312)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 312)  (1121 312)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 312)  (1123 312)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 312)  (1125 312)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.input_2_4
 (36 8)  (1126 312)  (1126 312)  LC_4 Logic Functioning bit
 (15 9)  (1105 313)  (1105 313)  routing T_21_19.tnr_op_0 <X> T_21_19.lc_trk_g2_0
 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (1111 313)  (1111 313)  routing T_21_19.sp4_h_r_27 <X> T_21_19.lc_trk_g2_3
 (28 9)  (1118 313)  (1118 313)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 313)  (1120 313)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 313)  (1121 313)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 313)  (1122 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1123 313)  (1123 313)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.input_2_4
 (34 9)  (1124 313)  (1124 313)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.input_2_4
 (51 9)  (1141 313)  (1141 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (1104 314)  (1104 314)  routing T_21_19.bnl_op_4 <X> T_21_19.lc_trk_g2_4
 (21 10)  (1111 314)  (1111 314)  routing T_21_19.sp4_v_t_26 <X> T_21_19.lc_trk_g2_7
 (22 10)  (1112 314)  (1112 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1113 314)  (1113 314)  routing T_21_19.sp4_v_t_26 <X> T_21_19.lc_trk_g2_7
 (14 11)  (1104 315)  (1104 315)  routing T_21_19.bnl_op_4 <X> T_21_19.lc_trk_g2_4
 (17 11)  (1107 315)  (1107 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (1111 315)  (1111 315)  routing T_21_19.sp4_v_t_26 <X> T_21_19.lc_trk_g2_7
 (1 12)  (1091 316)  (1091 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (6 12)  (1096 316)  (1096 316)  routing T_21_19.sp4_h_r_4 <X> T_21_19.sp4_v_b_9
 (11 12)  (1101 316)  (1101 316)  routing T_21_19.sp4_h_r_6 <X> T_21_19.sp4_v_b_11
 (14 12)  (1104 316)  (1104 316)  routing T_21_19.wire_logic_cluster/lc_0/out <X> T_21_19.lc_trk_g3_0
 (26 12)  (1116 316)  (1116 316)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 316)  (1118 316)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 316)  (1121 316)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 316)  (1123 316)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 316)  (1125 316)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.input_2_6
 (36 12)  (1126 316)  (1126 316)  LC_6 Logic Functioning bit
 (1 13)  (1091 317)  (1091 317)  routing T_21_19.glb_netwk_4 <X> T_21_19.glb2local_3
 (17 13)  (1107 317)  (1107 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 13)  (1118 317)  (1118 317)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 317)  (1120 317)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 317)  (1121 317)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 317)  (1122 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1124 317)  (1124 317)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.input_2_6
 (46 13)  (1136 317)  (1136 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (1105 318)  (1105 318)  routing T_21_19.sp4_v_t_32 <X> T_21_19.lc_trk_g3_5
 (16 14)  (1106 318)  (1106 318)  routing T_21_19.sp4_v_t_32 <X> T_21_19.lc_trk_g3_5
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 318)  (1127 318)  LC_7 Logic Functioning bit
 (39 14)  (1129 318)  (1129 318)  LC_7 Logic Functioning bit
 (40 14)  (1130 318)  (1130 318)  LC_7 Logic Functioning bit
 (42 14)  (1132 318)  (1132 318)  LC_7 Logic Functioning bit
 (26 15)  (1116 319)  (1116 319)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 319)  (1117 319)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 319)  (1121 319)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 319)  (1126 319)  LC_7 Logic Functioning bit
 (38 15)  (1128 319)  (1128 319)  LC_7 Logic Functioning bit


LogicTile_22_19

 (15 0)  (1159 304)  (1159 304)  routing T_22_19.sp4_h_l_4 <X> T_22_19.lc_trk_g0_1
 (16 0)  (1160 304)  (1160 304)  routing T_22_19.sp4_h_l_4 <X> T_22_19.lc_trk_g0_1
 (17 0)  (1161 304)  (1161 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1162 304)  (1162 304)  routing T_22_19.sp4_h_l_4 <X> T_22_19.lc_trk_g0_1
 (27 0)  (1171 304)  (1171 304)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 304)  (1172 304)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 304)  (1173 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (1188 304)  (1188 304)  LC_0 Logic Functioning bit
 (18 1)  (1162 305)  (1162 305)  routing T_22_19.sp4_h_l_4 <X> T_22_19.lc_trk_g0_1
 (32 1)  (1176 305)  (1176 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1178 305)  (1178 305)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.input_2_0
 (35 1)  (1179 305)  (1179 305)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.input_2_0
 (15 2)  (1159 306)  (1159 306)  routing T_22_19.sp4_h_r_21 <X> T_22_19.lc_trk_g0_5
 (16 2)  (1160 306)  (1160 306)  routing T_22_19.sp4_h_r_21 <X> T_22_19.lc_trk_g0_5
 (17 2)  (1161 306)  (1161 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1162 306)  (1162 306)  routing T_22_19.sp4_h_r_21 <X> T_22_19.lc_trk_g0_5
 (27 2)  (1171 306)  (1171 306)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 306)  (1172 306)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 306)  (1173 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (44 2)  (1188 306)  (1188 306)  LC_1 Logic Functioning bit
 (14 3)  (1158 307)  (1158 307)  routing T_22_19.sp4_h_r_4 <X> T_22_19.lc_trk_g0_4
 (15 3)  (1159 307)  (1159 307)  routing T_22_19.sp4_h_r_4 <X> T_22_19.lc_trk_g0_4
 (16 3)  (1160 307)  (1160 307)  routing T_22_19.sp4_h_r_4 <X> T_22_19.lc_trk_g0_4
 (17 3)  (1161 307)  (1161 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (1162 307)  (1162 307)  routing T_22_19.sp4_h_r_21 <X> T_22_19.lc_trk_g0_5
 (32 3)  (1176 307)  (1176 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (12 4)  (1156 308)  (1156 308)  routing T_22_19.sp4_v_b_5 <X> T_22_19.sp4_h_r_5
 (21 4)  (1165 308)  (1165 308)  routing T_22_19.sp4_h_r_19 <X> T_22_19.lc_trk_g1_3
 (22 4)  (1166 308)  (1166 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1167 308)  (1167 308)  routing T_22_19.sp4_h_r_19 <X> T_22_19.lc_trk_g1_3
 (24 4)  (1168 308)  (1168 308)  routing T_22_19.sp4_h_r_19 <X> T_22_19.lc_trk_g1_3
 (27 4)  (1171 308)  (1171 308)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 308)  (1172 308)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 308)  (1173 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (35 4)  (1179 308)  (1179 308)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.input_2_2
 (44 4)  (1188 308)  (1188 308)  LC_2 Logic Functioning bit
 (11 5)  (1155 309)  (1155 309)  routing T_22_19.sp4_v_b_5 <X> T_22_19.sp4_h_r_5
 (21 5)  (1165 309)  (1165 309)  routing T_22_19.sp4_h_r_19 <X> T_22_19.lc_trk_g1_3
 (30 5)  (1174 309)  (1174 309)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 309)  (1176 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1178 309)  (1178 309)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.input_2_2
 (35 5)  (1179 309)  (1179 309)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.input_2_2
 (15 6)  (1159 310)  (1159 310)  routing T_22_19.sp4_h_r_13 <X> T_22_19.lc_trk_g1_5
 (16 6)  (1160 310)  (1160 310)  routing T_22_19.sp4_h_r_13 <X> T_22_19.lc_trk_g1_5
 (17 6)  (1161 310)  (1161 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1162 310)  (1162 310)  routing T_22_19.sp4_h_r_13 <X> T_22_19.lc_trk_g1_5
 (21 6)  (1165 310)  (1165 310)  routing T_22_19.sp4_h_l_2 <X> T_22_19.lc_trk_g1_7
 (22 6)  (1166 310)  (1166 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1167 310)  (1167 310)  routing T_22_19.sp4_h_l_2 <X> T_22_19.lc_trk_g1_7
 (24 6)  (1168 310)  (1168 310)  routing T_22_19.sp4_h_l_2 <X> T_22_19.lc_trk_g1_7
 (27 6)  (1171 310)  (1171 310)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 310)  (1174 310)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (44 6)  (1188 310)  (1188 310)  LC_3 Logic Functioning bit
 (32 7)  (1176 311)  (1176 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1177 311)  (1177 311)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.input_2_3
 (35 7)  (1179 311)  (1179 311)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.input_2_3
 (4 8)  (1148 312)  (1148 312)  routing T_22_19.sp4_v_t_43 <X> T_22_19.sp4_v_b_6
 (16 8)  (1160 312)  (1160 312)  routing T_22_19.sp4_v_b_33 <X> T_22_19.lc_trk_g2_1
 (17 8)  (1161 312)  (1161 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1162 312)  (1162 312)  routing T_22_19.sp4_v_b_33 <X> T_22_19.lc_trk_g2_1
 (21 8)  (1165 312)  (1165 312)  routing T_22_19.bnl_op_3 <X> T_22_19.lc_trk_g2_3
 (22 8)  (1166 312)  (1166 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (1172 312)  (1172 312)  routing T_22_19.lc_trk_g2_1 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (35 8)  (1179 312)  (1179 312)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.input_2_4
 (44 8)  (1188 312)  (1188 312)  LC_4 Logic Functioning bit
 (18 9)  (1162 313)  (1162 313)  routing T_22_19.sp4_v_b_33 <X> T_22_19.lc_trk_g2_1
 (21 9)  (1165 313)  (1165 313)  routing T_22_19.bnl_op_3 <X> T_22_19.lc_trk_g2_3
 (32 9)  (1176 313)  (1176 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1177 313)  (1177 313)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.input_2_4
 (14 10)  (1158 314)  (1158 314)  routing T_22_19.bnl_op_4 <X> T_22_19.lc_trk_g2_4
 (21 10)  (1165 314)  (1165 314)  routing T_22_19.sp4_v_t_18 <X> T_22_19.lc_trk_g2_7
 (22 10)  (1166 314)  (1166 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1167 314)  (1167 314)  routing T_22_19.sp4_v_t_18 <X> T_22_19.lc_trk_g2_7
 (27 10)  (1171 314)  (1171 314)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 314)  (1172 314)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 314)  (1173 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 314)  (1174 314)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (35 10)  (1179 314)  (1179 314)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_5
 (44 10)  (1188 314)  (1188 314)  LC_5 Logic Functioning bit
 (14 11)  (1158 315)  (1158 315)  routing T_22_19.bnl_op_4 <X> T_22_19.lc_trk_g2_4
 (17 11)  (1161 315)  (1161 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (32 11)  (1176 315)  (1176 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1177 315)  (1177 315)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_5
 (35 11)  (1179 315)  (1179 315)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_5
 (14 12)  (1158 316)  (1158 316)  routing T_22_19.bnl_op_0 <X> T_22_19.lc_trk_g3_0
 (17 12)  (1161 316)  (1161 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1162 316)  (1162 316)  routing T_22_19.bnl_op_1 <X> T_22_19.lc_trk_g3_1
 (25 12)  (1169 316)  (1169 316)  routing T_22_19.bnl_op_2 <X> T_22_19.lc_trk_g3_2
 (27 12)  (1171 316)  (1171 316)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 316)  (1172 316)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 316)  (1173 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 316)  (1174 316)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (35 12)  (1179 316)  (1179 316)  routing T_22_19.lc_trk_g0_4 <X> T_22_19.input_2_6
 (44 12)  (1188 316)  (1188 316)  LC_6 Logic Functioning bit
 (14 13)  (1158 317)  (1158 317)  routing T_22_19.bnl_op_0 <X> T_22_19.lc_trk_g3_0
 (17 13)  (1161 317)  (1161 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (1162 317)  (1162 317)  routing T_22_19.bnl_op_1 <X> T_22_19.lc_trk_g3_1
 (22 13)  (1166 317)  (1166 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1169 317)  (1169 317)  routing T_22_19.bnl_op_2 <X> T_22_19.lc_trk_g3_2
 (30 13)  (1174 317)  (1174 317)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 317)  (1176 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (17 14)  (1161 318)  (1161 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1162 318)  (1162 318)  routing T_22_19.bnl_op_5 <X> T_22_19.lc_trk_g3_5
 (21 14)  (1165 318)  (1165 318)  routing T_22_19.bnl_op_7 <X> T_22_19.lc_trk_g3_7
 (22 14)  (1166 318)  (1166 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (1169 318)  (1169 318)  routing T_22_19.bnl_op_6 <X> T_22_19.lc_trk_g3_6
 (27 14)  (1171 318)  (1171 318)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 318)  (1172 318)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 318)  (1173 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 318)  (1174 318)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (35 14)  (1179 318)  (1179 318)  routing T_22_19.lc_trk_g0_5 <X> T_22_19.input_2_7
 (44 14)  (1188 318)  (1188 318)  LC_7 Logic Functioning bit
 (18 15)  (1162 319)  (1162 319)  routing T_22_19.bnl_op_5 <X> T_22_19.lc_trk_g3_5
 (21 15)  (1165 319)  (1165 319)  routing T_22_19.bnl_op_7 <X> T_22_19.lc_trk_g3_7
 (22 15)  (1166 319)  (1166 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1169 319)  (1169 319)  routing T_22_19.bnl_op_6 <X> T_22_19.lc_trk_g3_6
 (30 15)  (1174 319)  (1174 319)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 319)  (1176 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7


LogicTile_23_19

 (16 0)  (1214 304)  (1214 304)  routing T_23_19.sp4_v_b_9 <X> T_23_19.lc_trk_g0_1
 (17 0)  (1215 304)  (1215 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1216 304)  (1216 304)  routing T_23_19.sp4_v_b_9 <X> T_23_19.lc_trk_g0_1
 (22 0)  (1220 304)  (1220 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 304)  (1221 304)  routing T_23_19.sp4_v_b_19 <X> T_23_19.lc_trk_g0_3
 (24 0)  (1222 304)  (1222 304)  routing T_23_19.sp4_v_b_19 <X> T_23_19.lc_trk_g0_3
 (29 0)  (1227 304)  (1227 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (1233 304)  (1233 304)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.input_2_0
 (44 0)  (1242 304)  (1242 304)  LC_0 Logic Functioning bit
 (18 1)  (1216 305)  (1216 305)  routing T_23_19.sp4_v_b_9 <X> T_23_19.lc_trk_g0_1
 (32 1)  (1230 305)  (1230 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1231 305)  (1231 305)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.input_2_0
 (34 1)  (1232 305)  (1232 305)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.input_2_0
 (4 2)  (1202 306)  (1202 306)  routing T_23_19.sp4_v_b_0 <X> T_23_19.sp4_v_t_37
 (16 2)  (1214 306)  (1214 306)  routing T_23_19.sp4_v_b_13 <X> T_23_19.lc_trk_g0_5
 (17 2)  (1215 306)  (1215 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1216 306)  (1216 306)  routing T_23_19.sp4_v_b_13 <X> T_23_19.lc_trk_g0_5
 (21 2)  (1219 306)  (1219 306)  routing T_23_19.sp4_v_b_15 <X> T_23_19.lc_trk_g0_7
 (22 2)  (1220 306)  (1220 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1221 306)  (1221 306)  routing T_23_19.sp4_v_b_15 <X> T_23_19.lc_trk_g0_7
 (27 2)  (1225 306)  (1225 306)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 306)  (1227 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (44 2)  (1242 306)  (1242 306)  LC_1 Logic Functioning bit
 (18 3)  (1216 307)  (1216 307)  routing T_23_19.sp4_v_b_13 <X> T_23_19.lc_trk_g0_5
 (21 3)  (1219 307)  (1219 307)  routing T_23_19.sp4_v_b_15 <X> T_23_19.lc_trk_g0_7
 (30 3)  (1228 307)  (1228 307)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 307)  (1230 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1231 307)  (1231 307)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.input_2_1
 (35 3)  (1233 307)  (1233 307)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.input_2_1
 (15 4)  (1213 308)  (1213 308)  routing T_23_19.sp4_v_b_17 <X> T_23_19.lc_trk_g1_1
 (16 4)  (1214 308)  (1214 308)  routing T_23_19.sp4_v_b_17 <X> T_23_19.lc_trk_g1_1
 (17 4)  (1215 308)  (1215 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1219 308)  (1219 308)  routing T_23_19.sp4_v_b_11 <X> T_23_19.lc_trk_g1_3
 (22 4)  (1220 308)  (1220 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1221 308)  (1221 308)  routing T_23_19.sp4_v_b_11 <X> T_23_19.lc_trk_g1_3
 (29 4)  (1227 308)  (1227 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 308)  (1228 308)  routing T_23_19.lc_trk_g0_5 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (44 4)  (1242 308)  (1242 308)  LC_2 Logic Functioning bit
 (5 5)  (1203 309)  (1203 309)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_b_3
 (21 5)  (1219 309)  (1219 309)  routing T_23_19.sp4_v_b_11 <X> T_23_19.lc_trk_g1_3
 (32 5)  (1230 309)  (1230 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1231 309)  (1231 309)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.input_2_2
 (34 5)  (1232 309)  (1232 309)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.input_2_2
 (15 6)  (1213 310)  (1213 310)  routing T_23_19.sp4_v_b_21 <X> T_23_19.lc_trk_g1_5
 (16 6)  (1214 310)  (1214 310)  routing T_23_19.sp4_v_b_21 <X> T_23_19.lc_trk_g1_5
 (17 6)  (1215 310)  (1215 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (1220 310)  (1220 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1221 310)  (1221 310)  routing T_23_19.sp4_v_b_23 <X> T_23_19.lc_trk_g1_7
 (24 6)  (1222 310)  (1222 310)  routing T_23_19.sp4_v_b_23 <X> T_23_19.lc_trk_g1_7
 (27 6)  (1225 310)  (1225 310)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 310)  (1226 310)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 310)  (1227 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (35 6)  (1233 310)  (1233 310)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.input_2_3
 (44 6)  (1242 310)  (1242 310)  LC_3 Logic Functioning bit
 (30 7)  (1228 311)  (1228 311)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 311)  (1230 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1233 311)  (1233 311)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.input_2_3
 (5 8)  (1203 312)  (1203 312)  routing T_23_19.sp4_h_l_38 <X> T_23_19.sp4_h_r_6
 (15 8)  (1213 312)  (1213 312)  routing T_23_19.sp4_h_r_33 <X> T_23_19.lc_trk_g2_1
 (16 8)  (1214 312)  (1214 312)  routing T_23_19.sp4_h_r_33 <X> T_23_19.lc_trk_g2_1
 (17 8)  (1215 312)  (1215 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1216 312)  (1216 312)  routing T_23_19.sp4_h_r_33 <X> T_23_19.lc_trk_g2_1
 (22 8)  (1220 312)  (1220 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1221 312)  (1221 312)  routing T_23_19.sp4_h_r_27 <X> T_23_19.lc_trk_g2_3
 (24 8)  (1222 312)  (1222 312)  routing T_23_19.sp4_h_r_27 <X> T_23_19.lc_trk_g2_3
 (28 8)  (1226 312)  (1226 312)  routing T_23_19.lc_trk_g2_1 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 312)  (1227 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (44 8)  (1242 312)  (1242 312)  LC_4 Logic Functioning bit
 (4 9)  (1202 313)  (1202 313)  routing T_23_19.sp4_h_l_38 <X> T_23_19.sp4_h_r_6
 (21 9)  (1219 313)  (1219 313)  routing T_23_19.sp4_h_r_27 <X> T_23_19.lc_trk_g2_3
 (32 9)  (1230 313)  (1230 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1232 313)  (1232 313)  routing T_23_19.lc_trk_g1_1 <X> T_23_19.input_2_4
 (27 10)  (1225 314)  (1225 314)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 314)  (1226 314)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 314)  (1227 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 314)  (1228 314)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (44 10)  (1242 314)  (1242 314)  LC_5 Logic Functioning bit
 (30 11)  (1228 315)  (1228 315)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 315)  (1230 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1233 315)  (1233 315)  routing T_23_19.lc_trk_g0_3 <X> T_23_19.input_2_5
 (15 12)  (1213 316)  (1213 316)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g3_1
 (16 12)  (1214 316)  (1214 316)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g3_1
 (17 12)  (1215 316)  (1215 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1219 316)  (1219 316)  routing T_23_19.sp4_h_r_35 <X> T_23_19.lc_trk_g3_3
 (22 12)  (1220 316)  (1220 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1221 316)  (1221 316)  routing T_23_19.sp4_h_r_35 <X> T_23_19.lc_trk_g3_3
 (24 12)  (1222 316)  (1222 316)  routing T_23_19.sp4_h_r_35 <X> T_23_19.lc_trk_g3_3
 (27 12)  (1225 316)  (1225 316)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 316)  (1226 316)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 316)  (1227 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (35 12)  (1233 316)  (1233 316)  routing T_23_19.lc_trk_g1_5 <X> T_23_19.input_2_6
 (44 12)  (1242 316)  (1242 316)  LC_6 Logic Functioning bit
 (17 13)  (1215 317)  (1215 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1216 317)  (1216 317)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g3_1
 (22 13)  (1220 317)  (1220 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (1228 317)  (1228 317)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 317)  (1230 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1232 317)  (1232 317)  routing T_23_19.lc_trk_g1_5 <X> T_23_19.input_2_6
 (15 14)  (1213 318)  (1213 318)  routing T_23_19.sp4_h_l_16 <X> T_23_19.lc_trk_g3_5
 (16 14)  (1214 318)  (1214 318)  routing T_23_19.sp4_h_l_16 <X> T_23_19.lc_trk_g3_5
 (17 14)  (1215 318)  (1215 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1220 318)  (1220 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1221 318)  (1221 318)  routing T_23_19.sp4_h_r_31 <X> T_23_19.lc_trk_g3_7
 (24 14)  (1222 318)  (1222 318)  routing T_23_19.sp4_h_r_31 <X> T_23_19.lc_trk_g3_7
 (27 14)  (1225 318)  (1225 318)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 318)  (1227 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 318)  (1228 318)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_7/in_1
 (44 14)  (1242 318)  (1242 318)  LC_7 Logic Functioning bit
 (18 15)  (1216 319)  (1216 319)  routing T_23_19.sp4_h_l_16 <X> T_23_19.lc_trk_g3_5
 (21 15)  (1219 319)  (1219 319)  routing T_23_19.sp4_h_r_31 <X> T_23_19.lc_trk_g3_7
 (30 15)  (1228 319)  (1228 319)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 319)  (1230 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1231 319)  (1231 319)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.input_2_7
 (34 15)  (1232 319)  (1232 319)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.input_2_7


LogicTile_24_19

 (8 0)  (1260 304)  (1260 304)  routing T_24_19.sp4_h_l_36 <X> T_24_19.sp4_h_r_1
 (12 0)  (1264 304)  (1264 304)  routing T_24_19.sp4_h_l_46 <X> T_24_19.sp4_h_r_2
 (22 0)  (1274 304)  (1274 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1276 304)  (1276 304)  routing T_24_19.top_op_3 <X> T_24_19.lc_trk_g0_3
 (26 0)  (1278 304)  (1278 304)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 304)  (1279 304)  routing T_24_19.lc_trk_g1_4 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 304)  (1281 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 304)  (1282 304)  routing T_24_19.lc_trk_g1_4 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 304)  (1283 304)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 304)  (1284 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 304)  (1285 304)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 304)  (1286 304)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 304)  (1288 304)  LC_0 Logic Functioning bit
 (6 1)  (1258 305)  (1258 305)  routing T_24_19.sp4_h_l_37 <X> T_24_19.sp4_h_r_0
 (13 1)  (1265 305)  (1265 305)  routing T_24_19.sp4_h_l_46 <X> T_24_19.sp4_h_r_2
 (21 1)  (1273 305)  (1273 305)  routing T_24_19.top_op_3 <X> T_24_19.lc_trk_g0_3
 (27 1)  (1279 305)  (1279 305)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 305)  (1280 305)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 305)  (1281 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 305)  (1284 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1286 305)  (1286 305)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.input_2_0
 (35 1)  (1287 305)  (1287 305)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.input_2_0
 (28 2)  (1280 306)  (1280 306)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 306)  (1281 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 306)  (1283 306)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 306)  (1284 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 306)  (1285 306)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 306)  (1289 306)  LC_1 Logic Functioning bit
 (38 2)  (1290 306)  (1290 306)  LC_1 Logic Functioning bit
 (42 2)  (1294 306)  (1294 306)  LC_1 Logic Functioning bit
 (43 2)  (1295 306)  (1295 306)  LC_1 Logic Functioning bit
 (26 3)  (1278 307)  (1278 307)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 307)  (1280 307)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 307)  (1281 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 307)  (1282 307)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 307)  (1284 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1285 307)  (1285 307)  routing T_24_19.lc_trk_g2_1 <X> T_24_19.input_2_1
 (36 3)  (1288 307)  (1288 307)  LC_1 Logic Functioning bit
 (37 3)  (1289 307)  (1289 307)  LC_1 Logic Functioning bit
 (42 3)  (1294 307)  (1294 307)  LC_1 Logic Functioning bit
 (43 3)  (1295 307)  (1295 307)  LC_1 Logic Functioning bit
 (51 3)  (1303 307)  (1303 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (1260 308)  (1260 308)  routing T_24_19.sp4_v_b_4 <X> T_24_19.sp4_h_r_4
 (9 4)  (1261 308)  (1261 308)  routing T_24_19.sp4_v_b_4 <X> T_24_19.sp4_h_r_4
 (21 4)  (1273 308)  (1273 308)  routing T_24_19.sp4_h_r_19 <X> T_24_19.lc_trk_g1_3
 (22 4)  (1274 308)  (1274 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1275 308)  (1275 308)  routing T_24_19.sp4_h_r_19 <X> T_24_19.lc_trk_g1_3
 (24 4)  (1276 308)  (1276 308)  routing T_24_19.sp4_h_r_19 <X> T_24_19.lc_trk_g1_3
 (26 4)  (1278 308)  (1278 308)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 308)  (1279 308)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 308)  (1281 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 308)  (1282 308)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 308)  (1283 308)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 308)  (1284 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 308)  (1285 308)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 308)  (1286 308)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 308)  (1288 308)  LC_2 Logic Functioning bit
 (14 5)  (1266 309)  (1266 309)  routing T_24_19.top_op_0 <X> T_24_19.lc_trk_g1_0
 (15 5)  (1267 309)  (1267 309)  routing T_24_19.top_op_0 <X> T_24_19.lc_trk_g1_0
 (17 5)  (1269 309)  (1269 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (1273 309)  (1273 309)  routing T_24_19.sp4_h_r_19 <X> T_24_19.lc_trk_g1_3
 (27 5)  (1279 309)  (1279 309)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 309)  (1280 309)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 309)  (1281 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 309)  (1282 309)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (1284 309)  (1284 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1286 309)  (1286 309)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.input_2_2
 (35 5)  (1287 309)  (1287 309)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.input_2_2
 (26 6)  (1278 310)  (1278 310)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 310)  (1279 310)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 310)  (1281 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 310)  (1283 310)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 310)  (1284 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 310)  (1285 310)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 310)  (1286 310)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 310)  (1288 310)  LC_3 Logic Functioning bit
 (14 7)  (1266 311)  (1266 311)  routing T_24_19.top_op_4 <X> T_24_19.lc_trk_g1_4
 (15 7)  (1267 311)  (1267 311)  routing T_24_19.top_op_4 <X> T_24_19.lc_trk_g1_4
 (17 7)  (1269 311)  (1269 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (1274 311)  (1274 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1277 311)  (1277 311)  routing T_24_19.sp4_r_v_b_30 <X> T_24_19.lc_trk_g1_6
 (27 7)  (1279 311)  (1279 311)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 311)  (1280 311)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 311)  (1281 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 311)  (1282 311)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (1284 311)  (1284 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1287 311)  (1287 311)  routing T_24_19.lc_trk_g0_3 <X> T_24_19.input_2_3
 (9 8)  (1261 312)  (1261 312)  routing T_24_19.sp4_v_t_42 <X> T_24_19.sp4_h_r_7
 (15 8)  (1267 312)  (1267 312)  routing T_24_19.tnr_op_1 <X> T_24_19.lc_trk_g2_1
 (17 8)  (1269 312)  (1269 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (1274 312)  (1274 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1276 312)  (1276 312)  routing T_24_19.tnr_op_3 <X> T_24_19.lc_trk_g2_3
 (26 8)  (1278 312)  (1278 312)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 312)  (1279 312)  routing T_24_19.lc_trk_g1_0 <X> T_24_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 312)  (1281 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 312)  (1283 312)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 312)  (1284 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 312)  (1285 312)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 312)  (1286 312)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 312)  (1288 312)  LC_4 Logic Functioning bit
 (22 9)  (1274 313)  (1274 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1276 313)  (1276 313)  routing T_24_19.tnr_op_2 <X> T_24_19.lc_trk_g2_2
 (27 9)  (1279 313)  (1279 313)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 313)  (1280 313)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 313)  (1281 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 313)  (1284 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1286 313)  (1286 313)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.input_2_4
 (35 9)  (1287 313)  (1287 313)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.input_2_4
 (26 10)  (1278 314)  (1278 314)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 314)  (1279 314)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 314)  (1281 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 314)  (1283 314)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 314)  (1284 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 314)  (1285 314)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 314)  (1286 314)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 314)  (1288 314)  LC_5 Logic Functioning bit
 (38 10)  (1290 314)  (1290 314)  LC_5 Logic Functioning bit
 (15 11)  (1267 315)  (1267 315)  routing T_24_19.tnr_op_4 <X> T_24_19.lc_trk_g2_4
 (17 11)  (1269 315)  (1269 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (27 11)  (1279 315)  (1279 315)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 315)  (1280 315)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 315)  (1281 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 315)  (1282 315)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_5/in_1
 (53 11)  (1305 315)  (1305 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (2 12)  (1254 316)  (1254 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (1256 316)  (1256 316)  routing T_24_19.sp4_h_l_38 <X> T_24_19.sp4_v_b_9
 (6 12)  (1258 316)  (1258 316)  routing T_24_19.sp4_h_l_38 <X> T_24_19.sp4_v_b_9
 (9 12)  (1261 316)  (1261 316)  routing T_24_19.sp4_h_l_42 <X> T_24_19.sp4_h_r_10
 (10 12)  (1262 316)  (1262 316)  routing T_24_19.sp4_h_l_42 <X> T_24_19.sp4_h_r_10
 (26 12)  (1278 316)  (1278 316)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 316)  (1279 316)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 316)  (1280 316)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 316)  (1281 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 316)  (1284 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 316)  (1285 316)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (41 12)  (1293 316)  (1293 316)  LC_6 Logic Functioning bit
 (43 12)  (1295 316)  (1295 316)  LC_6 Logic Functioning bit
 (5 13)  (1257 317)  (1257 317)  routing T_24_19.sp4_h_l_38 <X> T_24_19.sp4_v_b_9
 (22 13)  (1274 317)  (1274 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1276 317)  (1276 317)  routing T_24_19.tnr_op_2 <X> T_24_19.lc_trk_g3_2
 (28 13)  (1280 317)  (1280 317)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 317)  (1281 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 317)  (1282 317)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 317)  (1283 317)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 317)  (1288 317)  LC_6 Logic Functioning bit
 (37 13)  (1289 317)  (1289 317)  LC_6 Logic Functioning bit
 (38 13)  (1290 317)  (1290 317)  LC_6 Logic Functioning bit
 (39 13)  (1291 317)  (1291 317)  LC_6 Logic Functioning bit
 (41 13)  (1293 317)  (1293 317)  LC_6 Logic Functioning bit
 (43 13)  (1295 317)  (1295 317)  LC_6 Logic Functioning bit
 (51 13)  (1303 317)  (1303 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (1266 318)  (1266 318)  routing T_24_19.sp4_v_b_36 <X> T_24_19.lc_trk_g3_4
 (17 14)  (1269 318)  (1269 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1270 318)  (1270 318)  routing T_24_19.bnl_op_5 <X> T_24_19.lc_trk_g3_5
 (31 14)  (1283 318)  (1283 318)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 318)  (1285 318)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (1292 318)  (1292 318)  LC_7 Logic Functioning bit
 (41 14)  (1293 318)  (1293 318)  LC_7 Logic Functioning bit
 (42 14)  (1294 318)  (1294 318)  LC_7 Logic Functioning bit
 (43 14)  (1295 318)  (1295 318)  LC_7 Logic Functioning bit
 (14 15)  (1266 319)  (1266 319)  routing T_24_19.sp4_v_b_36 <X> T_24_19.lc_trk_g3_4
 (16 15)  (1268 319)  (1268 319)  routing T_24_19.sp4_v_b_36 <X> T_24_19.lc_trk_g3_4
 (17 15)  (1269 319)  (1269 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (1270 319)  (1270 319)  routing T_24_19.bnl_op_5 <X> T_24_19.lc_trk_g3_5
 (40 15)  (1292 319)  (1292 319)  LC_7 Logic Functioning bit
 (41 15)  (1293 319)  (1293 319)  LC_7 Logic Functioning bit
 (42 15)  (1294 319)  (1294 319)  LC_7 Logic Functioning bit
 (43 15)  (1295 319)  (1295 319)  LC_7 Logic Functioning bit
 (46 15)  (1298 319)  (1298 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_19

 (22 0)  (1328 304)  (1328 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1329 304)  (1329 304)  routing T_25_19.sp12_h_l_16 <X> T_25_19.lc_trk_g0_3
 (27 0)  (1333 304)  (1333 304)  routing T_25_19.lc_trk_g1_2 <X> T_25_19.wire_bram/ram/WDATA_15
 (29 0)  (1335 304)  (1335 304)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_2 wire_bram/ram/WDATA_15
 (3 1)  (1309 305)  (1309 305)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_b_0
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 305)  (1314 305)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_v_b_1
 (10 1)  (1316 305)  (1316 305)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_v_b_1
 (21 1)  (1327 305)  (1327 305)  routing T_25_19.sp12_h_l_16 <X> T_25_19.lc_trk_g0_3
 (30 1)  (1336 305)  (1336 305)  routing T_25_19.lc_trk_g1_2 <X> T_25_19.wire_bram/ram/WDATA_15
 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 306)  (1311 306)  routing T_25_19.sp4_v_b_0 <X> T_25_19.sp4_h_l_37
 (8 2)  (1314 306)  (1314 306)  routing T_25_19.sp4_v_t_42 <X> T_25_19.sp4_h_l_36
 (9 2)  (1315 306)  (1315 306)  routing T_25_19.sp4_v_t_42 <X> T_25_19.sp4_h_l_36
 (10 2)  (1316 306)  (1316 306)  routing T_25_19.sp4_v_t_42 <X> T_25_19.sp4_h_l_36
 (12 2)  (1318 306)  (1318 306)  routing T_25_19.sp4_v_b_2 <X> T_25_19.sp4_h_l_39
 (14 2)  (1320 306)  (1320 306)  routing T_25_19.sp4_h_l_1 <X> T_25_19.lc_trk_g0_4
 (21 2)  (1327 306)  (1327 306)  routing T_25_19.sp4_h_r_15 <X> T_25_19.lc_trk_g0_7
 (22 2)  (1328 306)  (1328 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_15 lc_trk_g0_7
 (23 2)  (1329 306)  (1329 306)  routing T_25_19.sp4_h_r_15 <X> T_25_19.lc_trk_g0_7
 (24 2)  (1330 306)  (1330 306)  routing T_25_19.sp4_h_r_15 <X> T_25_19.lc_trk_g0_7
 (27 2)  (1333 306)  (1333 306)  routing T_25_19.lc_trk_g3_1 <X> T_25_19.wire_bram/ram/WDATA_14
 (28 2)  (1334 306)  (1334 306)  routing T_25_19.lc_trk_g3_1 <X> T_25_19.wire_bram/ram/WDATA_14
 (29 2)  (1335 306)  (1335 306)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_1 wire_bram/ram/WDATA_14
 (15 3)  (1321 307)  (1321 307)  routing T_25_19.sp4_h_l_1 <X> T_25_19.lc_trk_g0_4
 (16 3)  (1322 307)  (1322 307)  routing T_25_19.sp4_h_l_1 <X> T_25_19.lc_trk_g0_4
 (17 3)  (1323 307)  (1323 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (11 4)  (1317 308)  (1317 308)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_v_b_5
 (13 4)  (1319 308)  (1319 308)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_v_b_5
 (16 4)  (1322 308)  (1322 308)  routing T_25_19.sp12_h_l_14 <X> T_25_19.lc_trk_g1_1
 (17 4)  (1323 308)  (1323 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (25 4)  (1331 308)  (1331 308)  routing T_25_19.lft_op_2 <X> T_25_19.lc_trk_g1_2
 (27 4)  (1333 308)  (1333 308)  routing T_25_19.lc_trk_g1_4 <X> T_25_19.wire_bram/ram/WDATA_13
 (29 4)  (1335 308)  (1335 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 308)  (1336 308)  routing T_25_19.lc_trk_g1_4 <X> T_25_19.wire_bram/ram/WDATA_13
 (3 5)  (1309 309)  (1309 309)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_h_r_0
 (18 5)  (1324 309)  (1324 309)  routing T_25_19.sp12_h_l_14 <X> T_25_19.lc_trk_g1_1
 (22 5)  (1328 309)  (1328 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1330 309)  (1330 309)  routing T_25_19.lft_op_2 <X> T_25_19.lc_trk_g1_2
 (5 6)  (1311 310)  (1311 310)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_h_l_38
 (9 6)  (1315 310)  (1315 310)  routing T_25_19.sp4_v_b_4 <X> T_25_19.sp4_h_l_41
 (12 6)  (1318 310)  (1318 310)  routing T_25_19.sp4_v_t_46 <X> T_25_19.sp4_h_l_40
 (15 6)  (1321 310)  (1321 310)  routing T_25_19.sp4_h_r_13 <X> T_25_19.lc_trk_g1_5
 (16 6)  (1322 310)  (1322 310)  routing T_25_19.sp4_h_r_13 <X> T_25_19.lc_trk_g1_5
 (17 6)  (1323 310)  (1323 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1324 310)  (1324 310)  routing T_25_19.sp4_h_r_13 <X> T_25_19.lc_trk_g1_5
 (21 6)  (1327 310)  (1327 310)  routing T_25_19.sp4_h_r_23 <X> T_25_19.lc_trk_g1_7
 (22 6)  (1328 310)  (1328 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_23 lc_trk_g1_7
 (23 6)  (1329 310)  (1329 310)  routing T_25_19.sp4_h_r_23 <X> T_25_19.lc_trk_g1_7
 (24 6)  (1330 310)  (1330 310)  routing T_25_19.sp4_h_r_23 <X> T_25_19.lc_trk_g1_7
 (29 6)  (1335 310)  (1335 310)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_12
 (30 6)  (1336 310)  (1336 310)  routing T_25_19.lc_trk_g0_4 <X> T_25_19.wire_bram/ram/WDATA_12
 (3 7)  (1309 311)  (1309 311)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_t_23
 (4 7)  (1310 311)  (1310 311)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_h_l_38
 (6 7)  (1312 311)  (1312 311)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_h_l_38
 (11 7)  (1317 311)  (1317 311)  routing T_25_19.sp4_v_t_46 <X> T_25_19.sp4_h_l_40
 (13 7)  (1319 311)  (1319 311)  routing T_25_19.sp4_v_t_46 <X> T_25_19.sp4_h_l_40
 (16 7)  (1322 311)  (1322 311)  routing T_25_19.sp12_h_r_12 <X> T_25_19.lc_trk_g1_4
 (17 7)  (1323 311)  (1323 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (1327 311)  (1327 311)  routing T_25_19.sp4_h_r_23 <X> T_25_19.lc_trk_g1_7
 (26 8)  (1332 312)  (1332 312)  routing T_25_19.lc_trk_g1_7 <X> T_25_19.input0_4
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g3_2 <X> T_25_19.wire_bram/ram/WDATA_11
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g3_2 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (15 9)  (1321 313)  (1321 313)  routing T_25_19.tnr_op_0 <X> T_25_19.lc_trk_g2_0
 (17 9)  (1323 313)  (1323 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1328 313)  (1328 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1331 313)  (1331 313)  routing T_25_19.sp4_r_v_b_34 <X> T_25_19.lc_trk_g2_2
 (26 9)  (1332 313)  (1332 313)  routing T_25_19.lc_trk_g1_7 <X> T_25_19.input0_4
 (27 9)  (1333 313)  (1333 313)  routing T_25_19.lc_trk_g1_7 <X> T_25_19.input0_4
 (29 9)  (1335 313)  (1335 313)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (1336 313)  (1336 313)  routing T_25_19.lc_trk_g3_2 <X> T_25_19.wire_bram/ram/WDATA_11
 (5 10)  (1311 314)  (1311 314)  routing T_25_19.sp4_v_b_6 <X> T_25_19.sp4_h_l_43
 (8 10)  (1314 314)  (1314 314)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_l_42
 (9 10)  (1315 314)  (1315 314)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_l_42
 (10 10)  (1316 314)  (1316 314)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_l_42
 (12 10)  (1318 314)  (1318 314)  routing T_25_19.sp4_v_b_8 <X> T_25_19.sp4_h_l_45
 (22 10)  (1328 314)  (1328 314)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1330 314)  (1330 314)  routing T_25_19.tnr_op_7 <X> T_25_19.lc_trk_g2_7
 (26 10)  (1332 314)  (1332 314)  routing T_25_19.lc_trk_g0_7 <X> T_25_19.input0_5
 (28 10)  (1334 314)  (1334 314)  routing T_25_19.lc_trk_g2_0 <X> T_25_19.wire_bram/ram/WDATA_10
 (29 10)  (1335 314)  (1335 314)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_0 wire_bram/ram/WDATA_10
 (26 11)  (1332 315)  (1332 315)  routing T_25_19.lc_trk_g0_7 <X> T_25_19.input0_5
 (29 11)  (1335 315)  (1335 315)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (11 12)  (1317 316)  (1317 316)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_11
 (16 12)  (1322 316)  (1322 316)  routing T_25_19.sp4_v_b_25 <X> T_25_19.lc_trk_g3_1
 (17 12)  (1323 316)  (1323 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 316)  (1324 316)  routing T_25_19.sp4_v_b_25 <X> T_25_19.lc_trk_g3_1
 (28 12)  (1334 316)  (1334 316)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_9
 (29 12)  (1335 316)  (1335 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 316)  (1336 316)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_9
 (12 13)  (1318 317)  (1318 317)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_11
 (22 13)  (1328 317)  (1328 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1330 317)  (1330 317)  routing T_25_19.tnr_op_2 <X> T_25_19.lc_trk_g3_2
 (27 13)  (1333 317)  (1333 317)  routing T_25_19.lc_trk_g1_1 <X> T_25_19.input0_6
 (29 13)  (1335 317)  (1335 317)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (30 13)  (1336 317)  (1336 317)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_9
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (5 14)  (1311 318)  (1311 318)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_h_l_44
 (12 14)  (1318 318)  (1318 318)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (28 14)  (1334 318)  (1334 318)  routing T_25_19.lc_trk_g2_2 <X> T_25_19.wire_bram/ram/WDATA_8
 (29 14)  (1335 318)  (1335 318)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_8
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g1_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g1_5 <X> T_25_19.wire_bram/ram/RE
 (4 15)  (1310 319)  (1310 319)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_h_l_44
 (6 15)  (1312 319)  (1312 319)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_h_l_44
 (11 15)  (1317 319)  (1317 319)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (13 15)  (1319 319)  (1319 319)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (26 15)  (1332 319)  (1332 319)  routing T_25_19.lc_trk_g0_3 <X> T_25_19.input0_7
 (29 15)  (1335 319)  (1335 319)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (30 15)  (1336 319)  (1336 319)  routing T_25_19.lc_trk_g2_2 <X> T_25_19.wire_bram/ram/WDATA_8


LogicTile_26_19

 (31 0)  (1379 304)  (1379 304)  routing T_26_19.lc_trk_g1_4 <X> T_26_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 304)  (1380 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 304)  (1382 304)  routing T_26_19.lc_trk_g1_4 <X> T_26_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 304)  (1384 304)  LC_0 Logic Functioning bit
 (37 0)  (1385 304)  (1385 304)  LC_0 Logic Functioning bit
 (38 0)  (1386 304)  (1386 304)  LC_0 Logic Functioning bit
 (39 0)  (1387 304)  (1387 304)  LC_0 Logic Functioning bit
 (45 0)  (1393 304)  (1393 304)  LC_0 Logic Functioning bit
 (3 1)  (1351 305)  (1351 305)  routing T_26_19.sp12_h_l_23 <X> T_26_19.sp12_v_b_0
 (36 1)  (1384 305)  (1384 305)  LC_0 Logic Functioning bit
 (37 1)  (1385 305)  (1385 305)  LC_0 Logic Functioning bit
 (38 1)  (1386 305)  (1386 305)  LC_0 Logic Functioning bit
 (39 1)  (1387 305)  (1387 305)  LC_0 Logic Functioning bit
 (0 2)  (1348 306)  (1348 306)  routing T_26_19.glb_netwk_6 <X> T_26_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 306)  (1349 306)  routing T_26_19.glb_netwk_6 <X> T_26_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 306)  (1350 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (1384 306)  (1384 306)  LC_1 Logic Functioning bit
 (38 2)  (1386 306)  (1386 306)  LC_1 Logic Functioning bit
 (41 2)  (1389 306)  (1389 306)  LC_1 Logic Functioning bit
 (43 2)  (1391 306)  (1391 306)  LC_1 Logic Functioning bit
 (45 2)  (1393 306)  (1393 306)  LC_1 Logic Functioning bit
 (27 3)  (1375 307)  (1375 307)  routing T_26_19.lc_trk_g3_0 <X> T_26_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 307)  (1376 307)  routing T_26_19.lc_trk_g3_0 <X> T_26_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 307)  (1377 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (1385 307)  (1385 307)  LC_1 Logic Functioning bit
 (39 3)  (1387 307)  (1387 307)  LC_1 Logic Functioning bit
 (40 3)  (1388 307)  (1388 307)  LC_1 Logic Functioning bit
 (42 3)  (1390 307)  (1390 307)  LC_1 Logic Functioning bit
 (52 3)  (1400 307)  (1400 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (1348 308)  (1348 308)  routing T_26_19.lc_trk_g3_3 <X> T_26_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 308)  (1349 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1352 308)  (1352 308)  routing T_26_19.sp4_v_t_42 <X> T_26_19.sp4_v_b_3
 (6 4)  (1354 308)  (1354 308)  routing T_26_19.sp4_v_t_42 <X> T_26_19.sp4_v_b_3
 (9 4)  (1357 308)  (1357 308)  routing T_26_19.sp4_v_t_41 <X> T_26_19.sp4_h_r_4
 (31 4)  (1379 308)  (1379 308)  routing T_26_19.lc_trk_g2_7 <X> T_26_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1380 308)  (1380 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 308)  (1381 308)  routing T_26_19.lc_trk_g2_7 <X> T_26_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 308)  (1384 308)  LC_2 Logic Functioning bit
 (37 4)  (1385 308)  (1385 308)  LC_2 Logic Functioning bit
 (38 4)  (1386 308)  (1386 308)  LC_2 Logic Functioning bit
 (39 4)  (1387 308)  (1387 308)  LC_2 Logic Functioning bit
 (45 4)  (1393 308)  (1393 308)  LC_2 Logic Functioning bit
 (0 5)  (1348 309)  (1348 309)  routing T_26_19.lc_trk_g3_3 <X> T_26_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1349 309)  (1349 309)  routing T_26_19.lc_trk_g3_3 <X> T_26_19.wire_logic_cluster/lc_7/cen
 (12 5)  (1360 309)  (1360 309)  routing T_26_19.sp4_h_r_5 <X> T_26_19.sp4_v_b_5
 (31 5)  (1379 309)  (1379 309)  routing T_26_19.lc_trk_g2_7 <X> T_26_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (1384 309)  (1384 309)  LC_2 Logic Functioning bit
 (37 5)  (1385 309)  (1385 309)  LC_2 Logic Functioning bit
 (38 5)  (1386 309)  (1386 309)  LC_2 Logic Functioning bit
 (39 5)  (1387 309)  (1387 309)  LC_2 Logic Functioning bit
 (10 6)  (1358 310)  (1358 310)  routing T_26_19.sp4_v_b_11 <X> T_26_19.sp4_h_l_41
 (14 7)  (1362 311)  (1362 311)  routing T_26_19.sp4_h_r_4 <X> T_26_19.lc_trk_g1_4
 (15 7)  (1363 311)  (1363 311)  routing T_26_19.sp4_h_r_4 <X> T_26_19.lc_trk_g1_4
 (16 7)  (1364 311)  (1364 311)  routing T_26_19.sp4_h_r_4 <X> T_26_19.lc_trk_g1_4
 (17 7)  (1365 311)  (1365 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (3 8)  (1351 312)  (1351 312)  routing T_26_19.sp12_v_t_22 <X> T_26_19.sp12_v_b_1
 (11 8)  (1359 312)  (1359 312)  routing T_26_19.sp4_h_r_3 <X> T_26_19.sp4_v_b_8
 (13 10)  (1361 314)  (1361 314)  routing T_26_19.sp4_v_b_8 <X> T_26_19.sp4_v_t_45
 (22 10)  (1370 314)  (1370 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1371 314)  (1371 314)  routing T_26_19.sp4_h_r_31 <X> T_26_19.lc_trk_g2_7
 (24 10)  (1372 314)  (1372 314)  routing T_26_19.sp4_h_r_31 <X> T_26_19.lc_trk_g2_7
 (21 11)  (1369 315)  (1369 315)  routing T_26_19.sp4_h_r_31 <X> T_26_19.lc_trk_g2_7
 (22 12)  (1370 316)  (1370 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1371 316)  (1371 316)  routing T_26_19.sp4_v_t_30 <X> T_26_19.lc_trk_g3_3
 (24 12)  (1372 316)  (1372 316)  routing T_26_19.sp4_v_t_30 <X> T_26_19.lc_trk_g3_3
 (31 12)  (1379 316)  (1379 316)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 316)  (1380 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 316)  (1381 316)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 316)  (1382 316)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 316)  (1384 316)  LC_6 Logic Functioning bit
 (37 12)  (1385 316)  (1385 316)  LC_6 Logic Functioning bit
 (38 12)  (1386 316)  (1386 316)  LC_6 Logic Functioning bit
 (39 12)  (1387 316)  (1387 316)  LC_6 Logic Functioning bit
 (45 12)  (1393 316)  (1393 316)  LC_6 Logic Functioning bit
 (14 13)  (1362 317)  (1362 317)  routing T_26_19.sp12_v_b_16 <X> T_26_19.lc_trk_g3_0
 (16 13)  (1364 317)  (1364 317)  routing T_26_19.sp12_v_b_16 <X> T_26_19.lc_trk_g3_0
 (17 13)  (1365 317)  (1365 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (36 13)  (1384 317)  (1384 317)  LC_6 Logic Functioning bit
 (37 13)  (1385 317)  (1385 317)  LC_6 Logic Functioning bit
 (38 13)  (1386 317)  (1386 317)  LC_6 Logic Functioning bit
 (39 13)  (1387 317)  (1387 317)  LC_6 Logic Functioning bit
 (51 13)  (1399 317)  (1399 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1348 318)  (1348 318)  routing T_26_19.glb_netwk_4 <X> T_26_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 318)  (1349 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 15)  (1358 319)  (1358 319)  routing T_26_19.sp4_h_l_40 <X> T_26_19.sp4_v_t_47
 (14 15)  (1362 319)  (1362 319)  routing T_26_19.sp4_h_l_17 <X> T_26_19.lc_trk_g3_4
 (15 15)  (1363 319)  (1363 319)  routing T_26_19.sp4_h_l_17 <X> T_26_19.lc_trk_g3_4
 (16 15)  (1364 319)  (1364 319)  routing T_26_19.sp4_h_l_17 <X> T_26_19.lc_trk_g3_4
 (17 15)  (1365 319)  (1365 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_27_19

 (26 0)  (1428 304)  (1428 304)  routing T_27_19.lc_trk_g2_4 <X> T_27_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1429 304)  (1429 304)  routing T_27_19.lc_trk_g1_2 <X> T_27_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1431 304)  (1431 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1433 304)  (1433 304)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1434 304)  (1434 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1435 304)  (1435 304)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1436 304)  (1436 304)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1438 304)  (1438 304)  LC_0 Logic Functioning bit
 (46 0)  (1448 304)  (1448 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (1413 305)  (1413 305)  routing T_27_19.sp4_h_l_43 <X> T_27_19.sp4_h_r_2
 (13 1)  (1415 305)  (1415 305)  routing T_27_19.sp4_h_l_43 <X> T_27_19.sp4_h_r_2
 (22 1)  (1424 305)  (1424 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1426 305)  (1426 305)  routing T_27_19.top_op_2 <X> T_27_19.lc_trk_g0_2
 (25 1)  (1427 305)  (1427 305)  routing T_27_19.top_op_2 <X> T_27_19.lc_trk_g0_2
 (28 1)  (1430 305)  (1430 305)  routing T_27_19.lc_trk_g2_4 <X> T_27_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1431 305)  (1431 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1432 305)  (1432 305)  routing T_27_19.lc_trk_g1_2 <X> T_27_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1433 305)  (1433 305)  routing T_27_19.lc_trk_g3_6 <X> T_27_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1434 305)  (1434 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1437 305)  (1437 305)  routing T_27_19.lc_trk_g0_2 <X> T_27_19.input_2_0
 (11 4)  (1413 308)  (1413 308)  routing T_27_19.sp4_h_l_46 <X> T_27_19.sp4_v_b_5
 (13 4)  (1415 308)  (1415 308)  routing T_27_19.sp4_h_l_46 <X> T_27_19.sp4_v_b_5
 (12 5)  (1414 309)  (1414 309)  routing T_27_19.sp4_h_l_46 <X> T_27_19.sp4_v_b_5
 (22 5)  (1424 309)  (1424 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1425 309)  (1425 309)  routing T_27_19.sp4_h_r_2 <X> T_27_19.lc_trk_g1_2
 (24 5)  (1426 309)  (1426 309)  routing T_27_19.sp4_h_r_2 <X> T_27_19.lc_trk_g1_2
 (25 5)  (1427 309)  (1427 309)  routing T_27_19.sp4_h_r_2 <X> T_27_19.lc_trk_g1_2
 (9 7)  (1411 311)  (1411 311)  routing T_27_19.sp4_v_b_8 <X> T_27_19.sp4_v_t_41
 (10 7)  (1412 311)  (1412 311)  routing T_27_19.sp4_v_b_8 <X> T_27_19.sp4_v_t_41
 (4 8)  (1406 312)  (1406 312)  routing T_27_19.sp4_h_l_43 <X> T_27_19.sp4_v_b_6
 (5 9)  (1407 313)  (1407 313)  routing T_27_19.sp4_h_l_43 <X> T_27_19.sp4_v_b_6
 (5 11)  (1407 315)  (1407 315)  routing T_27_19.sp4_h_l_43 <X> T_27_19.sp4_v_t_43
 (14 11)  (1416 315)  (1416 315)  routing T_27_19.sp4_r_v_b_36 <X> T_27_19.lc_trk_g2_4
 (17 11)  (1419 315)  (1419 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 14)  (1427 318)  (1427 318)  routing T_27_19.sp4_v_b_38 <X> T_27_19.lc_trk_g3_6
 (19 15)  (1421 319)  (1421 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1424 319)  (1424 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1425 319)  (1425 319)  routing T_27_19.sp4_v_b_38 <X> T_27_19.lc_trk_g3_6
 (25 15)  (1427 319)  (1427 319)  routing T_27_19.sp4_v_b_38 <X> T_27_19.lc_trk_g3_6


LogicTile_28_19

 (8 11)  (1464 315)  (1464 315)  routing T_28_19.sp4_h_r_7 <X> T_28_19.sp4_v_t_42
 (9 11)  (1465 315)  (1465 315)  routing T_28_19.sp4_h_r_7 <X> T_28_19.sp4_v_t_42


LogicTile_29_19

 (3 2)  (1513 306)  (1513 306)  routing T_29_19.sp12_v_t_23 <X> T_29_19.sp12_h_l_23


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


LogicTile_32_19

 (9 10)  (1681 314)  (1681 314)  routing T_32_19.sp4_h_r_4 <X> T_32_19.sp4_h_l_42
 (10 10)  (1682 314)  (1682 314)  routing T_32_19.sp4_h_r_4 <X> T_32_19.sp4_h_l_42


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 313)  (1726 313)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (2 11)  (1728 315)  (1728 315)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (14 13)  (1740 317)  (1740 317)  routing T_33_19.span4_vert_t_15 <X> T_33_19.span4_vert_b_3
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (6 3)  (11 291)  (11 291)  routing T_0_18.span12_horz_10 <X> T_0_18.lc_trk_g0_2
 (7 3)  (10 291)  (10 291)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g0_2 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0



LogicTile_6_18

 (15 0)  (303 288)  (303 288)  routing T_6_18.sp4_v_b_17 <X> T_6_18.lc_trk_g0_1
 (16 0)  (304 288)  (304 288)  routing T_6_18.sp4_v_b_17 <X> T_6_18.lc_trk_g0_1
 (17 0)  (305 288)  (305 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (14 2)  (302 290)  (302 290)  routing T_6_18.sp4_h_l_1 <X> T_6_18.lc_trk_g0_4
 (15 3)  (303 291)  (303 291)  routing T_6_18.sp4_h_l_1 <X> T_6_18.lc_trk_g0_4
 (16 3)  (304 291)  (304 291)  routing T_6_18.sp4_h_l_1 <X> T_6_18.lc_trk_g0_4
 (17 3)  (305 291)  (305 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (15 4)  (303 292)  (303 292)  routing T_6_18.sp4_h_r_9 <X> T_6_18.lc_trk_g1_1
 (16 4)  (304 292)  (304 292)  routing T_6_18.sp4_h_r_9 <X> T_6_18.lc_trk_g1_1
 (17 4)  (305 292)  (305 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (306 292)  (306 292)  routing T_6_18.sp4_h_r_9 <X> T_6_18.lc_trk_g1_1
 (27 10)  (315 298)  (315 298)  routing T_6_18.lc_trk_g1_1 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 298)  (319 298)  routing T_6_18.lc_trk_g0_4 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (324 298)  (324 298)  LC_5 Logic Functioning bit
 (38 10)  (326 298)  (326 298)  LC_5 Logic Functioning bit
 (48 10)  (336 298)  (336 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (36 11)  (324 299)  (324 299)  LC_5 Logic Functioning bit
 (38 11)  (326 299)  (326 299)  LC_5 Logic Functioning bit
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 302)  (322 302)  routing T_6_18.lc_trk_g1_1 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 302)  (324 302)  LC_7 Logic Functioning bit
 (38 14)  (326 302)  (326 302)  LC_7 Logic Functioning bit
 (48 14)  (336 302)  (336 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (29 15)  (317 303)  (317 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (325 303)  (325 303)  LC_7 Logic Functioning bit
 (39 15)  (327 303)  (327 303)  LC_7 Logic Functioning bit


LogicTile_7_18

 (21 4)  (363 292)  (363 292)  routing T_7_18.sp4_h_r_11 <X> T_7_18.lc_trk_g1_3
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (365 292)  (365 292)  routing T_7_18.sp4_h_r_11 <X> T_7_18.lc_trk_g1_3
 (24 4)  (366 292)  (366 292)  routing T_7_18.sp4_h_r_11 <X> T_7_18.lc_trk_g1_3
 (14 10)  (356 298)  (356 298)  routing T_7_18.rgt_op_4 <X> T_7_18.lc_trk_g2_4
 (21 10)  (363 298)  (363 298)  routing T_7_18.rgt_op_7 <X> T_7_18.lc_trk_g2_7
 (22 10)  (364 298)  (364 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (366 298)  (366 298)  routing T_7_18.rgt_op_7 <X> T_7_18.lc_trk_g2_7
 (27 10)  (369 298)  (369 298)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 298)  (373 298)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 298)  (375 298)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (41 10)  (383 298)  (383 298)  LC_5 Logic Functioning bit
 (43 10)  (385 298)  (385 298)  LC_5 Logic Functioning bit
 (15 11)  (357 299)  (357 299)  routing T_7_18.rgt_op_4 <X> T_7_18.lc_trk_g2_4
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (30 11)  (372 299)  (372 299)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 299)  (373 299)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (41 11)  (383 299)  (383 299)  LC_5 Logic Functioning bit
 (43 11)  (385 299)  (385 299)  LC_5 Logic Functioning bit
 (26 12)  (368 300)  (368 300)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 300)  (369 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 300)  (370 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 300)  (372 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 300)  (373 300)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 300)  (375 300)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 300)  (377 300)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.input_2_6
 (37 12)  (379 300)  (379 300)  LC_6 Logic Functioning bit
 (39 12)  (381 300)  (381 300)  LC_6 Logic Functioning bit
 (40 12)  (382 300)  (382 300)  LC_6 Logic Functioning bit
 (41 12)  (383 300)  (383 300)  LC_6 Logic Functioning bit
 (42 12)  (384 300)  (384 300)  LC_6 Logic Functioning bit
 (27 13)  (369 301)  (369 301)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 301)  (370 301)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 301)  (372 301)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 301)  (373 301)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 301)  (374 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (375 301)  (375 301)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.input_2_6
 (38 13)  (380 301)  (380 301)  LC_6 Logic Functioning bit
 (41 13)  (383 301)  (383 301)  LC_6 Logic Functioning bit
 (42 13)  (384 301)  (384 301)  LC_6 Logic Functioning bit
 (52 13)  (394 301)  (394 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (357 302)  (357 302)  routing T_7_18.rgt_op_5 <X> T_7_18.lc_trk_g3_5
 (17 14)  (359 302)  (359 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (360 302)  (360 302)  routing T_7_18.rgt_op_5 <X> T_7_18.lc_trk_g3_5
 (21 14)  (363 302)  (363 302)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g3_7
 (22 14)  (364 302)  (364 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (365 302)  (365 302)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g3_7
 (24 14)  (366 302)  (366 302)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g3_7
 (25 14)  (367 302)  (367 302)  routing T_7_18.rgt_op_6 <X> T_7_18.lc_trk_g3_6
 (22 15)  (364 303)  (364 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (366 303)  (366 303)  routing T_7_18.rgt_op_6 <X> T_7_18.lc_trk_g3_6


RAM_Tile_8_18

 (15 0)  (411 288)  (411 288)  routing T_8_18.sp12_h_r_1 <X> T_8_18.lc_trk_g0_1
 (17 0)  (413 288)  (413 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (414 288)  (414 288)  routing T_8_18.sp12_h_r_1 <X> T_8_18.lc_trk_g0_1
 (26 0)  (422 288)  (422 288)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.input0_0
 (14 1)  (410 289)  (410 289)  routing T_8_18.sp4_h_r_0 <X> T_8_18.lc_trk_g0_0
 (15 1)  (411 289)  (411 289)  routing T_8_18.sp4_h_r_0 <X> T_8_18.lc_trk_g0_0
 (16 1)  (412 289)  (412 289)  routing T_8_18.sp4_h_r_0 <X> T_8_18.lc_trk_g0_0
 (17 1)  (413 289)  (413 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (414 289)  (414 289)  routing T_8_18.sp12_h_r_1 <X> T_8_18.lc_trk_g0_1
 (28 1)  (424 289)  (424 289)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.input0_0
 (29 1)  (425 289)  (425 289)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (12 2)  (408 290)  (408 290)  routing T_8_18.sp4_h_r_11 <X> T_8_18.sp4_h_l_39
 (13 3)  (409 291)  (409 291)  routing T_8_18.sp4_h_r_11 <X> T_8_18.sp4_h_l_39
 (22 3)  (418 291)  (418 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_13 lc_trk_g0_6
 (23 3)  (419 291)  (419 291)  routing T_8_18.sp12_h_l_13 <X> T_8_18.lc_trk_g0_6
 (27 3)  (423 291)  (423 291)  routing T_8_18.lc_trk_g1_0 <X> T_8_18.input0_1
 (29 3)  (425 291)  (425 291)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (1 4)  (397 292)  (397 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0
 (15 4)  (411 292)  (411 292)  routing T_8_18.sp4_h_r_1 <X> T_8_18.lc_trk_g1_1
 (16 4)  (412 292)  (412 292)  routing T_8_18.sp4_h_r_1 <X> T_8_18.lc_trk_g1_1
 (17 4)  (413 292)  (413 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (417 292)  (417 292)  routing T_8_18.sp12_h_l_0 <X> T_8_18.lc_trk_g1_3
 (22 4)  (418 292)  (418 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (420 292)  (420 292)  routing T_8_18.sp12_h_l_0 <X> T_8_18.lc_trk_g1_3
 (26 4)  (422 292)  (422 292)  routing T_8_18.lc_trk_g0_6 <X> T_8_18.input0_2
 (0 5)  (396 293)  (396 293)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 5)  (397 293)  (397 293)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_bram/ram/WCLKE
 (14 5)  (410 293)  (410 293)  routing T_8_18.sp12_h_r_16 <X> T_8_18.lc_trk_g1_0
 (16 5)  (412 293)  (412 293)  routing T_8_18.sp12_h_r_16 <X> T_8_18.lc_trk_g1_0
 (17 5)  (413 293)  (413 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (414 293)  (414 293)  routing T_8_18.sp4_h_r_1 <X> T_8_18.lc_trk_g1_1
 (21 5)  (417 293)  (417 293)  routing T_8_18.sp12_h_l_0 <X> T_8_18.lc_trk_g1_3
 (26 5)  (422 293)  (422 293)  routing T_8_18.lc_trk_g0_6 <X> T_8_18.input0_2
 (29 5)  (425 293)  (425 293)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (27 7)  (423 295)  (423 295)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.input0_3
 (28 7)  (424 295)  (424 295)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.input0_3
 (29 7)  (425 295)  (425 295)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (16 8)  (412 296)  (412 296)  routing T_8_18.sp4_v_b_25 <X> T_8_18.lc_trk_g2_1
 (17 8)  (413 296)  (413 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (414 296)  (414 296)  routing T_8_18.sp4_v_b_25 <X> T_8_18.lc_trk_g2_1
 (22 8)  (418 296)  (418 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (419 296)  (419 296)  routing T_8_18.sp12_v_b_11 <X> T_8_18.lc_trk_g2_3
 (25 8)  (421 296)  (421 296)  routing T_8_18.sp4_h_r_34 <X> T_8_18.lc_trk_g2_2
 (28 8)  (424 296)  (424 296)  routing T_8_18.lc_trk_g2_1 <X> T_8_18.wire_bram/ram/WDATA_3
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (22 9)  (418 297)  (418 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (419 297)  (419 297)  routing T_8_18.sp4_h_r_34 <X> T_8_18.lc_trk_g2_2
 (24 9)  (420 297)  (420 297)  routing T_8_18.sp4_h_r_34 <X> T_8_18.lc_trk_g2_2
 (29 9)  (425 297)  (425 297)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (37 9)  (433 297)  (433 297)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (14 10)  (410 298)  (410 298)  routing T_8_18.sp4_v_t_25 <X> T_8_18.lc_trk_g2_4
 (16 10)  (412 298)  (412 298)  routing T_8_18.sp12_v_b_21 <X> T_8_18.lc_trk_g2_5
 (17 10)  (413 298)  (413 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (28 10)  (424 298)  (424 298)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WDATA_2
 (29 10)  (425 298)  (425 298)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_2
 (37 10)  (433 298)  (433 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_2 sp12_h_r_2
 (14 11)  (410 299)  (410 299)  routing T_8_18.sp4_v_t_25 <X> T_8_18.lc_trk_g2_4
 (16 11)  (412 299)  (412 299)  routing T_8_18.sp4_v_t_25 <X> T_8_18.lc_trk_g2_4
 (17 11)  (413 299)  (413 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (18 11)  (414 299)  (414 299)  routing T_8_18.sp12_v_b_21 <X> T_8_18.lc_trk_g2_5
 (29 11)  (425 299)  (425 299)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (30 11)  (426 299)  (426 299)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WDATA_2
 (37 11)  (433 299)  (433 299)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (22 12)  (418 300)  (418 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_16 lc_trk_g3_3
 (23 12)  (419 300)  (419 300)  routing T_8_18.sp12_v_t_16 <X> T_8_18.lc_trk_g3_3
 (28 12)  (424 300)  (424 300)  routing T_8_18.lc_trk_g2_3 <X> T_8_18.wire_bram/ram/WDATA_1
 (29 12)  (425 300)  (425 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (37 12)  (433 300)  (433 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (15 13)  (411 301)  (411 301)  routing T_8_18.sp4_v_b_40 <X> T_8_18.lc_trk_g3_0
 (16 13)  (412 301)  (412 301)  routing T_8_18.sp4_v_b_40 <X> T_8_18.lc_trk_g3_0
 (17 13)  (413 301)  (413 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (21 13)  (417 301)  (417 301)  routing T_8_18.sp12_v_t_16 <X> T_8_18.lc_trk_g3_3
 (27 13)  (423 301)  (423 301)  routing T_8_18.lc_trk_g1_1 <X> T_8_18.input0_6
 (29 13)  (425 301)  (425 301)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (30 13)  (426 301)  (426 301)  routing T_8_18.lc_trk_g2_3 <X> T_8_18.wire_bram/ram/WDATA_1
 (0 14)  (396 302)  (396 302)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (413 302)  (413 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (422 302)  (422 302)  routing T_8_18.lc_trk_g2_5 <X> T_8_18.input0_7
 (27 14)  (423 302)  (423 302)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WDATA_0
 (28 14)  (424 302)  (424 302)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WDATA_0
 (29 14)  (425 302)  (425 302)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_0
 (37 14)  (433 302)  (433 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (39 14)  (435 302)  (435 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_0 sp4_v_b_46
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (28 15)  (424 303)  (424 303)  routing T_8_18.lc_trk_g2_5 <X> T_8_18.input0_7
 (29 15)  (425 303)  (425 303)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (30 15)  (426 303)  (426 303)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WDATA_0


LogicTile_9_18

 (11 0)  (449 288)  (449 288)  routing T_9_18.sp4_h_r_9 <X> T_9_18.sp4_v_b_2
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (37 0)  (475 288)  (475 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (39 0)  (477 288)  (477 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (46 0)  (484 288)  (484 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (447 290)  (447 290)  routing T_9_18.sp4_h_r_10 <X> T_9_18.sp4_h_l_36
 (10 2)  (448 290)  (448 290)  routing T_9_18.sp4_h_r_10 <X> T_9_18.sp4_h_l_36
 (13 2)  (451 290)  (451 290)  routing T_9_18.sp4_h_r_2 <X> T_9_18.sp4_v_t_39
 (12 3)  (450 291)  (450 291)  routing T_9_18.sp4_h_r_2 <X> T_9_18.sp4_v_t_39
 (1 4)  (439 292)  (439 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (452 292)  (452 292)  routing T_9_18.sp4_h_r_8 <X> T_9_18.lc_trk_g1_0
 (0 5)  (438 293)  (438 293)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/cen
 (8 5)  (446 293)  (446 293)  routing T_9_18.sp4_v_t_36 <X> T_9_18.sp4_v_b_4
 (10 5)  (448 293)  (448 293)  routing T_9_18.sp4_v_t_36 <X> T_9_18.sp4_v_b_4
 (15 5)  (453 293)  (453 293)  routing T_9_18.sp4_h_r_8 <X> T_9_18.lc_trk_g1_0
 (16 5)  (454 293)  (454 293)  routing T_9_18.sp4_h_r_8 <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (19 7)  (457 295)  (457 295)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (3 9)  (441 297)  (441 297)  routing T_9_18.sp12_h_l_22 <X> T_9_18.sp12_v_b_1
 (1 14)  (439 302)  (439 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (442 302)  (442 302)  routing T_9_18.sp4_h_r_9 <X> T_9_18.sp4_v_t_44
 (0 15)  (438 303)  (438 303)  routing T_9_18.glb_netwk_2 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (443 303)  (443 303)  routing T_9_18.sp4_h_r_9 <X> T_9_18.sp4_v_t_44


LogicTile_10_18

 (15 0)  (507 288)  (507 288)  routing T_10_18.bot_op_1 <X> T_10_18.lc_trk_g0_1
 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (518 288)  (518 288)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 288)  (519 288)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 288)  (523 288)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (40 0)  (532 288)  (532 288)  LC_0 Logic Functioning bit
 (42 0)  (534 288)  (534 288)  LC_0 Logic Functioning bit
 (43 0)  (535 288)  (535 288)  LC_0 Logic Functioning bit
 (6 1)  (498 289)  (498 289)  routing T_10_18.sp4_h_l_37 <X> T_10_18.sp4_h_r_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 289)  (522 289)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (525 289)  (525 289)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_0
 (34 1)  (526 289)  (526 289)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_0
 (35 1)  (527 289)  (527 289)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_0
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (43 1)  (535 289)  (535 289)  LC_0 Logic Functioning bit
 (51 1)  (543 289)  (543 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 290)  (507 290)  routing T_10_18.top_op_5 <X> T_10_18.lc_trk_g0_5
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (513 290)  (513 290)  routing T_10_18.sp4_v_b_15 <X> T_10_18.lc_trk_g0_7
 (22 2)  (514 290)  (514 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 290)  (515 290)  routing T_10_18.sp4_v_b_15 <X> T_10_18.lc_trk_g0_7
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 290)  (522 290)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (50 2)  (542 290)  (542 290)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (507 291)  (507 291)  routing T_10_18.bot_op_4 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (510 291)  (510 291)  routing T_10_18.top_op_5 <X> T_10_18.lc_trk_g0_5
 (21 3)  (513 291)  (513 291)  routing T_10_18.sp4_v_b_15 <X> T_10_18.lc_trk_g0_7
 (22 3)  (514 291)  (514 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 291)  (516 291)  routing T_10_18.bot_op_6 <X> T_10_18.lc_trk_g0_6
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (40 3)  (532 291)  (532 291)  LC_1 Logic Functioning bit
 (41 3)  (533 291)  (533 291)  LC_1 Logic Functioning bit
 (42 3)  (534 291)  (534 291)  LC_1 Logic Functioning bit
 (43 3)  (535 291)  (535 291)  LC_1 Logic Functioning bit
 (1 4)  (493 292)  (493 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (497 292)  (497 292)  routing T_10_18.sp4_v_t_38 <X> T_10_18.sp4_h_r_3
 (15 4)  (507 292)  (507 292)  routing T_10_18.sp4_h_r_1 <X> T_10_18.lc_trk_g1_1
 (16 4)  (508 292)  (508 292)  routing T_10_18.sp4_h_r_1 <X> T_10_18.lc_trk_g1_1
 (17 4)  (509 292)  (509 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 292)  (516 292)  routing T_10_18.bot_op_3 <X> T_10_18.lc_trk_g1_3
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 292)  (522 292)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 292)  (523 292)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (0 5)  (492 293)  (492 293)  routing T_10_18.glb_netwk_3 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (18 5)  (510 293)  (510 293)  routing T_10_18.sp4_h_r_1 <X> T_10_18.lc_trk_g1_1
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (38 5)  (530 293)  (530 293)  LC_2 Logic Functioning bit
 (51 5)  (543 293)  (543 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 294)  (510 294)  routing T_10_18.wire_logic_cluster/lc_5/out <X> T_10_18.lc_trk_g1_5
 (25 6)  (517 294)  (517 294)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g1_6
 (26 6)  (518 294)  (518 294)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 294)  (522 294)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (39 6)  (531 294)  (531 294)  LC_3 Logic Functioning bit
 (40 6)  (532 294)  (532 294)  LC_3 Logic Functioning bit
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (42 6)  (534 294)  (534 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (40 7)  (532 295)  (532 295)  LC_3 Logic Functioning bit
 (41 7)  (533 295)  (533 295)  LC_3 Logic Functioning bit
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (6 8)  (498 296)  (498 296)  routing T_10_18.sp4_v_t_38 <X> T_10_18.sp4_v_b_6
 (12 8)  (504 296)  (504 296)  routing T_10_18.sp4_v_b_2 <X> T_10_18.sp4_h_r_8
 (22 8)  (514 296)  (514 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (515 296)  (515 296)  routing T_10_18.sp4_h_r_27 <X> T_10_18.lc_trk_g2_3
 (24 8)  (516 296)  (516 296)  routing T_10_18.sp4_h_r_27 <X> T_10_18.lc_trk_g2_3
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 296)  (529 296)  LC_4 Logic Functioning bit
 (39 8)  (531 296)  (531 296)  LC_4 Logic Functioning bit
 (40 8)  (532 296)  (532 296)  LC_4 Logic Functioning bit
 (42 8)  (534 296)  (534 296)  LC_4 Logic Functioning bit
 (5 9)  (497 297)  (497 297)  routing T_10_18.sp4_v_t_38 <X> T_10_18.sp4_v_b_6
 (11 9)  (503 297)  (503 297)  routing T_10_18.sp4_v_b_2 <X> T_10_18.sp4_h_r_8
 (13 9)  (505 297)  (505 297)  routing T_10_18.sp4_v_b_2 <X> T_10_18.sp4_h_r_8
 (21 9)  (513 297)  (513 297)  routing T_10_18.sp4_h_r_27 <X> T_10_18.lc_trk_g2_3
 (27 9)  (519 297)  (519 297)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (41 9)  (533 297)  (533 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (51 9)  (543 297)  (543 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (513 298)  (513 298)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g2_7
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (37 10)  (529 298)  (529 298)  LC_5 Logic Functioning bit
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (39 10)  (531 298)  (531 298)  LC_5 Logic Functioning bit
 (40 10)  (532 298)  (532 298)  LC_5 Logic Functioning bit
 (41 10)  (533 298)  (533 298)  LC_5 Logic Functioning bit
 (50 10)  (542 298)  (542 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 299)  (515 299)  routing T_10_18.sp4_v_b_46 <X> T_10_18.lc_trk_g2_6
 (24 11)  (516 299)  (516 299)  routing T_10_18.sp4_v_b_46 <X> T_10_18.lc_trk_g2_6
 (26 11)  (518 299)  (518 299)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 299)  (522 299)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (37 11)  (529 299)  (529 299)  LC_5 Logic Functioning bit
 (38 11)  (530 299)  (530 299)  LC_5 Logic Functioning bit
 (39 11)  (531 299)  (531 299)  LC_5 Logic Functioning bit
 (40 11)  (532 299)  (532 299)  LC_5 Logic Functioning bit
 (41 11)  (533 299)  (533 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (51 11)  (543 299)  (543 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (8 12)  (500 300)  (500 300)  routing T_10_18.sp4_h_l_39 <X> T_10_18.sp4_h_r_10
 (10 12)  (502 300)  (502 300)  routing T_10_18.sp4_h_l_39 <X> T_10_18.sp4_h_r_10
 (21 12)  (513 300)  (513 300)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (517 300)  (517 300)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g3_2
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (37 12)  (529 300)  (529 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (39 12)  (531 300)  (531 300)  LC_6 Logic Functioning bit
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (523 301)  (523 301)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (37 13)  (529 301)  (529 301)  LC_6 Logic Functioning bit
 (38 13)  (530 301)  (530 301)  LC_6 Logic Functioning bit
 (39 13)  (531 301)  (531 301)  LC_6 Logic Functioning bit
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 302)  (496 302)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (6 14)  (498 302)  (498 302)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (8 14)  (500 302)  (500 302)  routing T_10_18.sp4_h_r_2 <X> T_10_18.sp4_h_l_47
 (10 14)  (502 302)  (502 302)  routing T_10_18.sp4_h_r_2 <X> T_10_18.sp4_h_l_47
 (15 14)  (507 302)  (507 302)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g3_5
 (16 14)  (508 302)  (508 302)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g3_5
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 302)  (525 302)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (0 15)  (492 303)  (492 303)  routing T_10_18.glb_netwk_2 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (497 303)  (497 303)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (6 15)  (498 303)  (498 303)  routing T_10_18.sp4_h_r_9 <X> T_10_18.sp4_h_l_44
 (9 15)  (501 303)  (501 303)  routing T_10_18.sp4_v_b_2 <X> T_10_18.sp4_v_t_47
 (10 15)  (502 303)  (502 303)  routing T_10_18.sp4_v_b_2 <X> T_10_18.sp4_v_t_47
 (18 15)  (510 303)  (510 303)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g3_5
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (12 0)  (558 288)  (558 288)  routing T_11_18.sp4_v_t_39 <X> T_11_18.sp4_h_r_2
 (14 0)  (560 288)  (560 288)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g0_0
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (41 1)  (587 289)  (587 289)  LC_0 Logic Functioning bit
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 290)  (560 290)  routing T_11_18.sp4_h_l_1 <X> T_11_18.lc_trk_g0_4
 (21 2)  (567 290)  (567 290)  routing T_11_18.lft_op_7 <X> T_11_18.lc_trk_g0_7
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 290)  (570 290)  routing T_11_18.lft_op_7 <X> T_11_18.lc_trk_g0_7
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 290)  (576 290)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (41 2)  (587 290)  (587 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (15 3)  (561 291)  (561 291)  routing T_11_18.sp4_h_l_1 <X> T_11_18.lc_trk_g0_4
 (16 3)  (562 291)  (562 291)  routing T_11_18.sp4_h_l_1 <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (53 3)  (599 291)  (599 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (547 292)  (547 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (6 4)  (552 292)  (552 292)  routing T_11_18.sp4_h_r_10 <X> T_11_18.sp4_v_b_3
 (15 4)  (561 292)  (561 292)  routing T_11_18.lft_op_1 <X> T_11_18.lc_trk_g1_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 292)  (564 292)  routing T_11_18.lft_op_1 <X> T_11_18.lc_trk_g1_1
 (21 4)  (567 292)  (567 292)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 292)  (571 292)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g1_2
 (26 4)  (572 292)  (572 292)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (40 4)  (586 292)  (586 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (50 4)  (596 292)  (596 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 293)  (546 293)  routing T_11_18.glb_netwk_3 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g1_2
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (15 6)  (561 294)  (561 294)  routing T_11_18.bot_op_5 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g1_7
 (25 6)  (571 294)  (571 294)  routing T_11_18.sp4_h_r_14 <X> T_11_18.lc_trk_g1_6
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 295)  (569 295)  routing T_11_18.sp4_h_r_14 <X> T_11_18.lc_trk_g1_6
 (24 7)  (570 295)  (570 295)  routing T_11_18.sp4_h_r_14 <X> T_11_18.lc_trk_g1_6
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (38 7)  (584 295)  (584 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_v_t_12 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.sp4_v_t_12 <X> T_11_18.lc_trk_g2_1
 (21 8)  (567 296)  (567 296)  routing T_11_18.sp4_v_t_14 <X> T_11_18.lc_trk_g2_3
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 296)  (569 296)  routing T_11_18.sp4_v_t_14 <X> T_11_18.lc_trk_g2_3
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.input_2_4
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (12 9)  (558 297)  (558 297)  routing T_11_18.sp4_h_r_8 <X> T_11_18.sp4_v_b_8
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (14 10)  (560 298)  (560 298)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g2_4
 (15 10)  (561 298)  (561 298)  routing T_11_18.tnl_op_5 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (571 298)  (571 298)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g2_6
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 298)  (574 298)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (40 10)  (586 298)  (586 298)  LC_5 Logic Functioning bit
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (50 10)  (596 298)  (596 298)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 299)  (560 299)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g2_4
 (16 11)  (562 299)  (562 299)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g2_4
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (564 299)  (564 299)  routing T_11_18.tnl_op_5 <X> T_11_18.lc_trk_g2_5
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (38 11)  (584 299)  (584 299)  LC_5 Logic Functioning bit
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (12 12)  (558 300)  (558 300)  routing T_11_18.sp4_v_b_5 <X> T_11_18.sp4_h_r_11
 (14 12)  (560 300)  (560 300)  routing T_11_18.sp4_h_r_40 <X> T_11_18.lc_trk_g3_0
 (15 12)  (561 300)  (561 300)  routing T_11_18.sp4_h_r_25 <X> T_11_18.lc_trk_g3_1
 (16 12)  (562 300)  (562 300)  routing T_11_18.sp4_h_r_25 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (567 300)  (567 300)  routing T_11_18.bnl_op_3 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (50 12)  (596 300)  (596 300)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (557 301)  (557 301)  routing T_11_18.sp4_v_b_5 <X> T_11_18.sp4_h_r_11
 (13 13)  (559 301)  (559 301)  routing T_11_18.sp4_v_b_5 <X> T_11_18.sp4_h_r_11
 (14 13)  (560 301)  (560 301)  routing T_11_18.sp4_h_r_40 <X> T_11_18.lc_trk_g3_0
 (15 13)  (561 301)  (561 301)  routing T_11_18.sp4_h_r_40 <X> T_11_18.lc_trk_g3_0
 (16 13)  (562 301)  (562 301)  routing T_11_18.sp4_h_r_40 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (564 301)  (564 301)  routing T_11_18.sp4_h_r_25 <X> T_11_18.lc_trk_g3_1
 (21 13)  (567 301)  (567 301)  routing T_11_18.bnl_op_3 <X> T_11_18.lc_trk_g3_3
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (48 13)  (594 301)  (594 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (597 301)  (597 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (599 301)  (599 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (558 302)  (558 302)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_h_l_46
 (13 14)  (559 302)  (559 302)  routing T_11_18.sp4_h_r_11 <X> T_11_18.sp4_v_t_46
 (14 14)  (560 302)  (560 302)  routing T_11_18.bnl_op_4 <X> T_11_18.lc_trk_g3_4
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.bnl_op_5 <X> T_11_18.lc_trk_g3_5
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (40 14)  (586 302)  (586 302)  LC_7 Logic Functioning bit
 (42 14)  (588 302)  (588 302)  LC_7 Logic Functioning bit
 (50 14)  (596 302)  (596 302)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (597 302)  (597 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (546 303)  (546 303)  routing T_11_18.glb_netwk_2 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (11 15)  (557 303)  (557 303)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_h_l_46
 (12 15)  (558 303)  (558 303)  routing T_11_18.sp4_h_r_11 <X> T_11_18.sp4_v_t_46
 (13 15)  (559 303)  (559 303)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_h_l_46
 (14 15)  (560 303)  (560 303)  routing T_11_18.bnl_op_4 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (564 303)  (564 303)  routing T_11_18.bnl_op_5 <X> T_11_18.lc_trk_g3_5
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 303)  (574 303)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit
 (39 15)  (585 303)  (585 303)  LC_7 Logic Functioning bit
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit
 (43 15)  (589 303)  (589 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (15 0)  (615 288)  (615 288)  routing T_12_18.top_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (621 288)  (621 288)  routing T_12_18.bnr_op_3 <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (15 1)  (615 289)  (615 289)  routing T_12_18.bot_op_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (618 289)  (618 289)  routing T_12_18.top_op_1 <X> T_12_18.lc_trk_g0_1
 (21 1)  (621 289)  (621 289)  routing T_12_18.bnr_op_3 <X> T_12_18.lc_trk_g0_3
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.top_op_2 <X> T_12_18.lc_trk_g0_2
 (25 1)  (625 289)  (625 289)  routing T_12_18.top_op_2 <X> T_12_18.lc_trk_g0_2
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (3 2)  (603 290)  (603 290)  routing T_12_18.sp12_h_r_0 <X> T_12_18.sp12_h_l_23
 (5 2)  (605 290)  (605 290)  routing T_12_18.sp4_h_r_9 <X> T_12_18.sp4_h_l_37
 (9 2)  (609 290)  (609 290)  routing T_12_18.sp4_h_r_10 <X> T_12_18.sp4_h_l_36
 (10 2)  (610 290)  (610 290)  routing T_12_18.sp4_h_r_10 <X> T_12_18.sp4_h_l_36
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (623 290)  (623 290)  routing T_12_18.sp4_v_b_23 <X> T_12_18.lc_trk_g0_7
 (24 2)  (624 290)  (624 290)  routing T_12_18.sp4_v_b_23 <X> T_12_18.lc_trk_g0_7
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (50 2)  (650 290)  (650 290)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (603 291)  (603 291)  routing T_12_18.sp12_h_r_0 <X> T_12_18.sp12_h_l_23
 (4 3)  (604 291)  (604 291)  routing T_12_18.sp4_h_r_9 <X> T_12_18.sp4_h_l_37
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (2 4)  (602 292)  (602 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.bnr_op_1 <X> T_12_18.lc_trk_g1_1
 (21 4)  (621 292)  (621 292)  routing T_12_18.bnr_op_3 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (40 4)  (640 292)  (640 292)  LC_2 Logic Functioning bit
 (14 5)  (614 293)  (614 293)  routing T_12_18.top_op_0 <X> T_12_18.lc_trk_g1_0
 (15 5)  (615 293)  (615 293)  routing T_12_18.top_op_0 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (618 293)  (618 293)  routing T_12_18.bnr_op_1 <X> T_12_18.lc_trk_g1_1
 (21 5)  (621 293)  (621 293)  routing T_12_18.bnr_op_3 <X> T_12_18.lc_trk_g1_3
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.top_op_2 <X> T_12_18.lc_trk_g1_2
 (25 5)  (625 293)  (625 293)  routing T_12_18.top_op_2 <X> T_12_18.lc_trk_g1_2
 (26 5)  (626 293)  (626 293)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 293)  (632 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (633 293)  (633 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.input_2_2
 (34 5)  (634 293)  (634 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.input_2_2
 (35 5)  (635 293)  (635 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.input_2_2
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (4 7)  (604 295)  (604 295)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_h_l_38
 (6 7)  (606 295)  (606 295)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_h_l_38
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (625 295)  (625 295)  routing T_12_18.sp4_r_v_b_30 <X> T_12_18.lc_trk_g1_6
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (634 295)  (634 295)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.input_2_3
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (15 8)  (615 296)  (615 296)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g2_1
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g2_1
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (618 297)  (618 297)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g2_1
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.bnl_op_5 <X> T_12_18.lc_trk_g2_5
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (41 10)  (641 298)  (641 298)  LC_5 Logic Functioning bit
 (42 10)  (642 298)  (642 298)  LC_5 Logic Functioning bit
 (18 11)  (618 299)  (618 299)  routing T_12_18.bnl_op_5 <X> T_12_18.lc_trk_g2_5
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (635 299)  (635 299)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.input_2_5
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (42 11)  (642 299)  (642 299)  LC_5 Logic Functioning bit
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.tnl_op_3 <X> T_12_18.lc_trk_g3_3
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (42 12)  (642 300)  (642 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (50 12)  (650 300)  (650 300)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (621 301)  (621 301)  routing T_12_18.tnl_op_3 <X> T_12_18.lc_trk_g3_3
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (12 14)  (612 302)  (612 302)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_h_l_46
 (15 14)  (615 302)  (615 302)  routing T_12_18.tnl_op_5 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 302)  (624 302)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g3_7
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (11 15)  (611 303)  (611 303)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_h_l_46
 (18 15)  (618 303)  (618 303)  routing T_12_18.tnl_op_5 <X> T_12_18.lc_trk_g3_5
 (21 15)  (621 303)  (621 303)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g3_7
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 303)  (633 303)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.input_2_7
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (44 0)  (698 288)  (698 288)  LC_0 Logic Functioning bit
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (47 1)  (701 289)  (701 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (703 289)  (703 289)  Carry_In_Mux bit 

 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (663 290)  (663 290)  routing T_13_18.sp4_v_b_1 <X> T_13_18.sp4_h_l_36
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (46 2)  (700 290)  (700 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (13 3)  (667 291)  (667 291)  routing T_13_18.sp4_v_b_9 <X> T_13_18.sp4_h_l_39
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (47 3)  (701 291)  (701 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 292)  (668 292)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g1_0
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (0 5)  (654 293)  (654 293)  routing T_13_18.glb_netwk_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (47 5)  (701 293)  (701 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (8 6)  (662 294)  (662 294)  routing T_13_18.sp4_v_t_41 <X> T_13_18.sp4_h_l_41
 (9 6)  (663 294)  (663 294)  routing T_13_18.sp4_v_t_41 <X> T_13_18.sp4_h_l_41
 (3 10)  (657 298)  (657 298)  routing T_13_18.sp12_h_r_1 <X> T_13_18.sp12_h_l_22
 (15 10)  (669 298)  (669 298)  routing T_13_18.sp4_h_r_45 <X> T_13_18.lc_trk_g2_5
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_h_r_45 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.sp4_h_r_45 <X> T_13_18.lc_trk_g2_5
 (3 11)  (657 299)  (657 299)  routing T_13_18.sp12_h_r_1 <X> T_13_18.sp12_h_l_22
 (13 11)  (667 299)  (667 299)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_h_l_45
 (18 11)  (672 299)  (672 299)  routing T_13_18.sp4_h_r_45 <X> T_13_18.lc_trk_g2_5
 (21 12)  (675 300)  (675 300)  routing T_13_18.sp4_h_r_35 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_h_r_35 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_h_r_35 <X> T_13_18.lc_trk_g3_3
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 302)  (659 302)  routing T_13_18.sp4_v_b_9 <X> T_13_18.sp4_h_l_44
 (9 14)  (663 302)  (663 302)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_h_l_47
 (10 14)  (664 302)  (664 302)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_h_l_47
 (0 15)  (654 303)  (654 303)  routing T_13_18.glb_netwk_2 <X> T_13_18.wire_logic_cluster/lc_7/s_r


LogicTile_14_18

 (3 0)  (711 288)  (711 288)  routing T_14_18.sp12_v_t_23 <X> T_14_18.sp12_v_b_0
 (4 0)  (712 288)  (712 288)  routing T_14_18.sp4_h_l_37 <X> T_14_18.sp4_v_b_0
 (14 0)  (722 288)  (722 288)  routing T_14_18.sp4_v_b_0 <X> T_14_18.lc_trk_g0_0
 (15 0)  (723 288)  (723 288)  routing T_14_18.bot_op_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (5 1)  (713 289)  (713 289)  routing T_14_18.sp4_h_l_37 <X> T_14_18.sp4_v_b_0
 (6 1)  (714 289)  (714 289)  routing T_14_18.sp4_h_l_37 <X> T_14_18.sp4_h_r_0
 (16 1)  (724 289)  (724 289)  routing T_14_18.sp4_v_b_0 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (720 290)  (720 290)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_h_l_39
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (46 2)  (754 290)  (754 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (13 3)  (721 291)  (721 291)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_h_l_39
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp12_h_r_14 <X> T_14_18.lc_trk_g0_6
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 291)  (741 291)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.input_2_1
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (3 4)  (711 292)  (711 292)  routing T_14_18.sp12_v_t_23 <X> T_14_18.sp12_h_r_0
 (12 5)  (720 293)  (720 293)  routing T_14_18.sp4_h_r_5 <X> T_14_18.sp4_v_b_5
 (14 5)  (722 293)  (722 293)  routing T_14_18.sp12_h_r_16 <X> T_14_18.lc_trk_g1_0
 (16 5)  (724 293)  (724 293)  routing T_14_18.sp12_h_r_16 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (731 293)  (731 293)  routing T_14_18.sp12_h_l_17 <X> T_14_18.lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.sp12_h_l_17 <X> T_14_18.lc_trk_g1_2
 (1 6)  (709 294)  (709 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (2 6)  (710 294)  (710 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (15 6)  (723 294)  (723 294)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.top_op_7 <X> T_14_18.lc_trk_g1_7
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (52 6)  (760 294)  (760 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (1 7)  (709 295)  (709 295)  routing T_14_18.glb_netwk_4 <X> T_14_18.glb2local_0
 (18 7)  (726 295)  (726 295)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g1_5
 (21 7)  (729 295)  (729 295)  routing T_14_18.top_op_7 <X> T_14_18.lc_trk_g1_7
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.top_op_6 <X> T_14_18.lc_trk_g1_6
 (25 7)  (733 295)  (733 295)  routing T_14_18.top_op_6 <X> T_14_18.lc_trk_g1_6
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (48 7)  (756 295)  (756 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (759 295)  (759 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (761 295)  (761 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g2_1
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (40 8)  (748 296)  (748 296)  LC_4 Logic Functioning bit
 (51 8)  (759 296)  (759 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (2 10)  (710 298)  (710 298)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g2_5
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (21 12)  (729 300)  (729 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (51 12)  (759 300)  (759 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (716 301)  (716 301)  routing T_14_18.sp4_h_l_47 <X> T_14_18.sp4_v_b_10
 (9 13)  (717 301)  (717 301)  routing T_14_18.sp4_h_l_47 <X> T_14_18.sp4_v_b_10
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (5 14)  (713 302)  (713 302)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_l_44
 (6 15)  (714 303)  (714 303)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_l_44


LogicTile_15_18

 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 4)  (773 292)  (773 292)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (21 4)  (783 292)  (783 292)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 294)  (802 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (11 8)  (773 296)  (773 296)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_v_b_8
 (13 8)  (775 296)  (775 296)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_v_b_8
 (8 9)  (770 297)  (770 297)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_7
 (9 9)  (771 297)  (771 297)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_7
 (12 9)  (774 297)  (774 297)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_v_b_8
 (11 13)  (773 301)  (773 301)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_h_r_11
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (11 0)  (827 288)  (827 288)  routing T_16_18.sp4_v_t_46 <X> T_16_18.sp4_v_b_2
 (5 1)  (821 289)  (821 289)  routing T_16_18.sp4_h_r_0 <X> T_16_18.sp4_v_b_0
 (12 1)  (828 289)  (828 289)  routing T_16_18.sp4_v_t_46 <X> T_16_18.sp4_v_b_2
 (14 1)  (830 289)  (830 289)  routing T_16_18.sp4_h_r_0 <X> T_16_18.lc_trk_g0_0
 (15 1)  (831 289)  (831 289)  routing T_16_18.sp4_h_r_0 <X> T_16_18.lc_trk_g0_0
 (16 1)  (832 289)  (832 289)  routing T_16_18.sp4_h_r_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 289)  (839 289)  routing T_16_18.sp4_v_b_18 <X> T_16_18.lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.sp4_v_b_18 <X> T_16_18.lc_trk_g0_2
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.top_op_7 <X> T_16_18.lc_trk_g0_7
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (47 2)  (863 290)  (863 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (867 290)  (867 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (21 3)  (837 291)  (837 291)  routing T_16_18.top_op_7 <X> T_16_18.lc_trk_g0_7
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 291)  (849 291)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.input_2_1
 (38 3)  (854 291)  (854 291)  LC_1 Logic Functioning bit
 (12 4)  (828 292)  (828 292)  routing T_16_18.sp4_v_b_5 <X> T_16_18.sp4_h_r_5
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 292)  (853 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (50 4)  (866 292)  (866 292)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (821 293)  (821 293)  routing T_16_18.sp4_h_r_3 <X> T_16_18.sp4_v_b_3
 (11 5)  (827 293)  (827 293)  routing T_16_18.sp4_v_b_5 <X> T_16_18.sp4_h_r_5
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (43 5)  (859 293)  (859 293)  LC_2 Logic Functioning bit
 (2 8)  (818 296)  (818 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (831 296)  (831 296)  routing T_16_18.sp4_h_r_25 <X> T_16_18.lc_trk_g2_1
 (16 8)  (832 296)  (832 296)  routing T_16_18.sp4_h_r_25 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (837 296)  (837 296)  routing T_16_18.sp4_v_t_14 <X> T_16_18.lc_trk_g2_3
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 296)  (839 296)  routing T_16_18.sp4_v_t_14 <X> T_16_18.lc_trk_g2_3
 (25 8)  (841 296)  (841 296)  routing T_16_18.rgt_op_2 <X> T_16_18.lc_trk_g2_2
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (18 9)  (834 297)  (834 297)  routing T_16_18.sp4_h_r_25 <X> T_16_18.lc_trk_g2_1
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.rgt_op_2 <X> T_16_18.lc_trk_g2_2
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (46 9)  (862 297)  (862 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (869 297)  (869 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (821 298)  (821 298)  routing T_16_18.sp4_v_t_43 <X> T_16_18.sp4_h_l_43
 (14 10)  (830 298)  (830 298)  routing T_16_18.sp4_v_b_36 <X> T_16_18.lc_trk_g2_4
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (6 11)  (822 299)  (822 299)  routing T_16_18.sp4_v_t_43 <X> T_16_18.sp4_h_l_43
 (14 11)  (830 299)  (830 299)  routing T_16_18.sp4_v_b_36 <X> T_16_18.lc_trk_g2_4
 (16 11)  (832 299)  (832 299)  routing T_16_18.sp4_v_b_36 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (834 299)  (834 299)  routing T_16_18.sp4_r_v_b_37 <X> T_16_18.lc_trk_g2_5
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.bnl_op_1 <X> T_16_18.lc_trk_g3_1
 (18 13)  (834 301)  (834 301)  routing T_16_18.bnl_op_1 <X> T_16_18.lc_trk_g3_1
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (840 301)  (840 301)  routing T_16_18.tnr_op_2 <X> T_16_18.lc_trk_g3_2
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 302)  (821 302)  routing T_16_18.sp4_h_r_6 <X> T_16_18.sp4_h_l_44
 (8 14)  (824 302)  (824 302)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_h_l_47
 (10 14)  (826 302)  (826 302)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_h_l_47
 (25 14)  (841 302)  (841 302)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g3_6
 (4 15)  (820 303)  (820 303)  routing T_16_18.sp4_h_r_6 <X> T_16_18.sp4_h_l_44
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 303)  (840 303)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g3_6


LogicTile_17_18

 (4 0)  (878 288)  (878 288)  routing T_17_18.sp4_h_l_43 <X> T_17_18.sp4_v_b_0
 (6 0)  (880 288)  (880 288)  routing T_17_18.sp4_h_l_43 <X> T_17_18.sp4_v_b_0
 (11 0)  (885 288)  (885 288)  routing T_17_18.sp4_h_l_45 <X> T_17_18.sp4_v_b_2
 (13 0)  (887 288)  (887 288)  routing T_17_18.sp4_h_l_45 <X> T_17_18.sp4_v_b_2
 (21 0)  (895 288)  (895 288)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g0_3
 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (879 289)  (879 289)  routing T_17_18.sp4_h_l_43 <X> T_17_18.sp4_v_b_0
 (12 1)  (886 289)  (886 289)  routing T_17_18.sp4_h_l_45 <X> T_17_18.sp4_v_b_2
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (878 292)  (878 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (6 4)  (880 292)  (880 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 292)  (898 292)  routing T_17_18.top_op_3 <X> T_17_18.lc_trk_g1_3
 (25 4)  (899 292)  (899 292)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g1_2
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 292)  (914 292)  LC_2 Logic Functioning bit
 (42 4)  (916 292)  (916 292)  LC_2 Logic Functioning bit
 (5 5)  (879 293)  (879 293)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (21 5)  (895 293)  (895 293)  routing T_17_18.top_op_3 <X> T_17_18.lc_trk_g1_3
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g1_2
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (914 293)  (914 293)  LC_2 Logic Functioning bit
 (42 5)  (916 293)  (916 293)  LC_2 Logic Functioning bit
 (14 6)  (888 294)  (888 294)  routing T_17_18.lft_op_4 <X> T_17_18.lc_trk_g1_4
 (26 6)  (900 294)  (900 294)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 294)  (902 294)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 294)  (908 294)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (40 6)  (914 294)  (914 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (42 6)  (916 294)  (916 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (46 6)  (920 294)  (920 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (889 295)  (889 295)  routing T_17_18.lft_op_4 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 295)  (909 295)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.input_2_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (40 7)  (914 295)  (914 295)  LC_3 Logic Functioning bit
 (41 7)  (915 295)  (915 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (43 7)  (917 295)  (917 295)  LC_3 Logic Functioning bit
 (51 7)  (925 295)  (925 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (888 296)  (888 296)  routing T_17_18.bnl_op_0 <X> T_17_18.lc_trk_g2_0
 (14 9)  (888 297)  (888 297)  routing T_17_18.bnl_op_0 <X> T_17_18.lc_trk_g2_0
 (17 9)  (891 297)  (891 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 297)  (899 297)  routing T_17_18.sp4_r_v_b_34 <X> T_17_18.lc_trk_g2_2
 (21 10)  (895 298)  (895 298)  routing T_17_18.wire_logic_cluster/lc_7/out <X> T_17_18.lc_trk_g2_7
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 300)  (905 300)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 300)  (908 300)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (51 12)  (925 300)  (925 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (28 13)  (902 301)  (902 301)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 301)  (904 301)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 301)  (910 301)  LC_6 Logic Functioning bit
 (38 13)  (912 301)  (912 301)  LC_6 Logic Functioning bit
 (48 13)  (922 301)  (922 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (925 301)  (925 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (900 302)  (900 302)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 302)  (902 302)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 302)  (908 302)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (45 14)  (919 302)  (919 302)  LC_7 Logic Functioning bit
 (50 14)  (924 302)  (924 302)  Cascade bit: LH_LC07_inmux02_5

 (19 15)  (893 303)  (893 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (900 303)  (900 303)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 303)  (905 303)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (38 15)  (912 303)  (912 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (6 0)  (934 288)  (934 288)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_b_0
 (26 0)  (954 288)  (954 288)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 288)  (956 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 288)  (962 288)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (41 0)  (969 288)  (969 288)  LC_0 Logic Functioning bit
 (43 0)  (971 288)  (971 288)  LC_0 Logic Functioning bit
 (45 0)  (973 288)  (973 288)  LC_0 Logic Functioning bit
 (52 0)  (980 288)  (980 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 289)  (959 289)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 289)  (960 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 289)  (961 289)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.input_2_0
 (34 1)  (962 289)  (962 289)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.input_2_0
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (37 1)  (965 289)  (965 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (41 1)  (969 289)  (969 289)  LC_0 Logic Functioning bit
 (43 1)  (971 289)  (971 289)  LC_0 Logic Functioning bit
 (46 1)  (974 289)  (974 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 290)  (936 290)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_h_l_36
 (9 2)  (937 290)  (937 290)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_h_l_36
 (10 2)  (938 290)  (938 290)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_h_l_36
 (14 2)  (942 290)  (942 290)  routing T_18_18.bnr_op_4 <X> T_18_18.lc_trk_g0_4
 (27 2)  (955 290)  (955 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 290)  (956 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (41 2)  (969 290)  (969 290)  LC_1 Logic Functioning bit
 (43 2)  (971 290)  (971 290)  LC_1 Logic Functioning bit
 (45 2)  (973 290)  (973 290)  LC_1 Logic Functioning bit
 (47 2)  (975 290)  (975 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (980 290)  (980 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (942 291)  (942 291)  routing T_18_18.bnr_op_4 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (37 3)  (965 291)  (965 291)  LC_1 Logic Functioning bit
 (39 3)  (967 291)  (967 291)  LC_1 Logic Functioning bit
 (41 3)  (969 291)  (969 291)  LC_1 Logic Functioning bit
 (43 3)  (971 291)  (971 291)  LC_1 Logic Functioning bit
 (26 4)  (954 292)  (954 292)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 292)  (961 292)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 292)  (962 292)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (43 4)  (971 292)  (971 292)  LC_2 Logic Functioning bit
 (45 4)  (973 292)  (973 292)  LC_2 Logic Functioning bit
 (47 4)  (975 292)  (975 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (980 292)  (980 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 293)  (959 293)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (961 293)  (961 293)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.input_2_2
 (34 5)  (962 293)  (962 293)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.input_2_2
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (38 5)  (966 293)  (966 293)  LC_2 Logic Functioning bit
 (39 5)  (967 293)  (967 293)  LC_2 Logic Functioning bit
 (42 5)  (970 293)  (970 293)  LC_2 Logic Functioning bit
 (12 6)  (940 294)  (940 294)  routing T_18_18.sp4_h_r_2 <X> T_18_18.sp4_h_l_40
 (13 7)  (941 295)  (941 295)  routing T_18_18.sp4_h_r_2 <X> T_18_18.sp4_h_l_40
 (4 8)  (932 296)  (932 296)  routing T_18_18.sp4_h_l_37 <X> T_18_18.sp4_v_b_6
 (6 8)  (934 296)  (934 296)  routing T_18_18.sp4_h_l_37 <X> T_18_18.sp4_v_b_6
 (15 8)  (943 296)  (943 296)  routing T_18_18.tnl_op_1 <X> T_18_18.lc_trk_g2_1
 (17 8)  (945 296)  (945 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 296)  (956 296)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (968 296)  (968 296)  LC_4 Logic Functioning bit
 (42 8)  (970 296)  (970 296)  LC_4 Logic Functioning bit
 (46 8)  (974 296)  (974 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (933 297)  (933 297)  routing T_18_18.sp4_h_l_37 <X> T_18_18.sp4_v_b_6
 (18 9)  (946 297)  (946 297)  routing T_18_18.tnl_op_1 <X> T_18_18.lc_trk_g2_1
 (26 9)  (954 297)  (954 297)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 297)  (956 297)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (14 10)  (942 298)  (942 298)  routing T_18_18.rgt_op_4 <X> T_18_18.lc_trk_g2_4
 (15 11)  (943 299)  (943 299)  routing T_18_18.rgt_op_4 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (952 299)  (952 299)  routing T_18_18.tnl_op_6 <X> T_18_18.lc_trk_g2_6
 (25 11)  (953 299)  (953 299)  routing T_18_18.tnl_op_6 <X> T_18_18.lc_trk_g2_6
 (14 12)  (942 300)  (942 300)  routing T_18_18.wire_logic_cluster/lc_0/out <X> T_18_18.lc_trk_g3_0
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 300)  (946 300)  routing T_18_18.wire_logic_cluster/lc_1/out <X> T_18_18.lc_trk_g3_1
 (25 12)  (953 300)  (953 300)  routing T_18_18.wire_logic_cluster/lc_2/out <X> T_18_18.lc_trk_g3_2
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (928 302)  (928 302)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 302)  (940 302)  routing T_18_18.sp4_v_b_11 <X> T_18_18.sp4_h_l_46
 (25 14)  (953 302)  (953 302)  routing T_18_18.sp4_h_r_46 <X> T_18_18.lc_trk_g3_6
 (1 15)  (929 303)  (929 303)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (951 303)  (951 303)  routing T_18_18.sp4_h_r_46 <X> T_18_18.lc_trk_g3_6
 (24 15)  (952 303)  (952 303)  routing T_18_18.sp4_h_r_46 <X> T_18_18.lc_trk_g3_6
 (25 15)  (953 303)  (953 303)  routing T_18_18.sp4_h_r_46 <X> T_18_18.lc_trk_g3_6


LogicTile_19_18

 (21 0)  (1003 288)  (1003 288)  routing T_19_18.wire_logic_cluster/lc_3/out <X> T_19_18.lc_trk_g0_3
 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1009 288)  (1009 288)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 288)  (1010 288)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 288)  (1018 288)  LC_0 Logic Functioning bit
 (37 0)  (1019 288)  (1019 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (39 0)  (1021 288)  (1021 288)  LC_0 Logic Functioning bit
 (40 0)  (1022 288)  (1022 288)  LC_0 Logic Functioning bit
 (42 0)  (1024 288)  (1024 288)  LC_0 Logic Functioning bit
 (45 0)  (1027 288)  (1027 288)  LC_0 Logic Functioning bit
 (31 1)  (1013 289)  (1013 289)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 289)  (1018 289)  LC_0 Logic Functioning bit
 (37 1)  (1019 289)  (1019 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (39 1)  (1021 289)  (1021 289)  LC_0 Logic Functioning bit
 (40 1)  (1022 289)  (1022 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (51 1)  (1033 289)  (1033 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 290)  (1004 290)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (3 3)  (985 291)  (985 291)  routing T_19_18.sp12_v_b_0 <X> T_19_18.sp12_h_l_23
 (2 4)  (984 292)  (984 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (37 6)  (1019 294)  (1019 294)  LC_3 Logic Functioning bit
 (39 6)  (1021 294)  (1021 294)  LC_3 Logic Functioning bit
 (40 6)  (1022 294)  (1022 294)  LC_3 Logic Functioning bit
 (42 6)  (1024 294)  (1024 294)  LC_3 Logic Functioning bit
 (45 6)  (1027 294)  (1027 294)  LC_3 Logic Functioning bit
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 295)  (1010 295)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 295)  (1018 295)  LC_3 Logic Functioning bit
 (38 7)  (1020 295)  (1020 295)  LC_3 Logic Functioning bit
 (41 7)  (1023 295)  (1023 295)  LC_3 Logic Functioning bit
 (43 7)  (1025 295)  (1025 295)  LC_3 Logic Functioning bit
 (6 8)  (988 296)  (988 296)  routing T_19_18.sp4_v_t_38 <X> T_19_18.sp4_v_b_6
 (14 8)  (996 296)  (996 296)  routing T_19_18.sp4_h_r_40 <X> T_19_18.lc_trk_g2_0
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 296)  (1010 296)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 296)  (1012 296)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 296)  (1018 296)  LC_4 Logic Functioning bit
 (37 8)  (1019 296)  (1019 296)  LC_4 Logic Functioning bit
 (38 8)  (1020 296)  (1020 296)  LC_4 Logic Functioning bit
 (39 8)  (1021 296)  (1021 296)  LC_4 Logic Functioning bit
 (41 8)  (1023 296)  (1023 296)  LC_4 Logic Functioning bit
 (5 9)  (987 297)  (987 297)  routing T_19_18.sp4_v_t_38 <X> T_19_18.sp4_v_b_6
 (12 9)  (994 297)  (994 297)  routing T_19_18.sp4_h_r_8 <X> T_19_18.sp4_v_b_8
 (14 9)  (996 297)  (996 297)  routing T_19_18.sp4_h_r_40 <X> T_19_18.lc_trk_g2_0
 (15 9)  (997 297)  (997 297)  routing T_19_18.sp4_h_r_40 <X> T_19_18.lc_trk_g2_0
 (16 9)  (998 297)  (998 297)  routing T_19_18.sp4_h_r_40 <X> T_19_18.lc_trk_g2_0
 (17 9)  (999 297)  (999 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 297)  (1010 297)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 297)  (1013 297)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 297)  (1014 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1015 297)  (1015 297)  routing T_19_18.lc_trk_g2_0 <X> T_19_18.input_2_4
 (36 9)  (1018 297)  (1018 297)  LC_4 Logic Functioning bit
 (37 9)  (1019 297)  (1019 297)  LC_4 Logic Functioning bit
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (39 9)  (1021 297)  (1021 297)  LC_4 Logic Functioning bit
 (15 10)  (997 298)  (997 298)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g2_5
 (16 10)  (998 298)  (998 298)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g2_5
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1000 298)  (1000 298)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g2_5
 (25 10)  (1007 298)  (1007 298)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (18 11)  (1000 299)  (1000 299)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g2_5
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1005 299)  (1005 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (24 11)  (1006 299)  (1006 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (25 11)  (1007 299)  (1007 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (1 12)  (983 300)  (983 300)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (3 12)  (985 300)  (985 300)  routing T_19_18.sp12_v_t_22 <X> T_19_18.sp12_h_r_1
 (4 12)  (986 300)  (986 300)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_9
 (1 13)  (983 301)  (983 301)  routing T_19_18.glb_netwk_4 <X> T_19_18.glb2local_3
 (5 13)  (987 301)  (987 301)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_9
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_20_18

 (12 0)  (1048 288)  (1048 288)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_h_r_2
 (21 0)  (1057 288)  (1057 288)  routing T_20_18.wire_logic_cluster/lc_3/out <X> T_20_18.lc_trk_g0_3
 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1062 288)  (1062 288)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 288)  (1063 288)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 288)  (1064 288)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 288)  (1067 288)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 288)  (1069 288)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (41 0)  (1077 288)  (1077 288)  LC_0 Logic Functioning bit
 (13 1)  (1049 289)  (1049 289)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_h_r_2
 (22 1)  (1058 289)  (1058 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1059 289)  (1059 289)  routing T_20_18.sp12_h_l_17 <X> T_20_18.lc_trk_g0_2
 (25 1)  (1061 289)  (1061 289)  routing T_20_18.sp12_h_l_17 <X> T_20_18.lc_trk_g0_2
 (26 1)  (1062 289)  (1062 289)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 289)  (1064 289)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 289)  (1066 289)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 289)  (1067 289)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1069 289)  (1069 289)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.input_2_0
 (34 1)  (1070 289)  (1070 289)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.input_2_0
 (51 1)  (1087 289)  (1087 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (1089 289)  (1089 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1052 290)  (1052 290)  routing T_20_18.sp12_h_r_13 <X> T_20_18.lc_trk_g0_5
 (17 2)  (1053 290)  (1053 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (13 3)  (1049 291)  (1049 291)  routing T_20_18.sp4_v_b_9 <X> T_20_18.sp4_h_l_39
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (5 4)  (1041 292)  (1041 292)  routing T_20_18.sp4_v_t_38 <X> T_20_18.sp4_h_r_3
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 292)  (1060 292)  routing T_20_18.top_op_3 <X> T_20_18.lc_trk_g1_3
 (25 4)  (1061 292)  (1061 292)  routing T_20_18.sp12_h_r_2 <X> T_20_18.lc_trk_g1_2
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 292)  (1066 292)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 292)  (1067 292)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 292)  (1070 292)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 292)  (1071 292)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.input_2_2
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (45 4)  (1081 292)  (1081 292)  LC_2 Logic Functioning bit
 (21 5)  (1057 293)  (1057 293)  routing T_20_18.top_op_3 <X> T_20_18.lc_trk_g1_3
 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1060 293)  (1060 293)  routing T_20_18.sp12_h_r_2 <X> T_20_18.lc_trk_g1_2
 (25 5)  (1061 293)  (1061 293)  routing T_20_18.sp12_h_r_2 <X> T_20_18.lc_trk_g1_2
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 293)  (1064 293)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 293)  (1066 293)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 293)  (1068 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1070 293)  (1070 293)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.input_2_2
 (36 5)  (1072 293)  (1072 293)  LC_2 Logic Functioning bit
 (37 5)  (1073 293)  (1073 293)  LC_2 Logic Functioning bit
 (42 5)  (1078 293)  (1078 293)  LC_2 Logic Functioning bit
 (1 6)  (1037 294)  (1037 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 294)  (1054 294)  routing T_20_18.wire_logic_cluster/lc_5/out <X> T_20_18.lc_trk_g1_5
 (22 6)  (1058 294)  (1058 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1060 294)  (1060 294)  routing T_20_18.top_op_7 <X> T_20_18.lc_trk_g1_7
 (25 6)  (1061 294)  (1061 294)  routing T_20_18.wire_logic_cluster/lc_6/out <X> T_20_18.lc_trk_g1_6
 (26 6)  (1062 294)  (1062 294)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 294)  (1063 294)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 294)  (1066 294)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (43 6)  (1079 294)  (1079 294)  LC_3 Logic Functioning bit
 (45 6)  (1081 294)  (1081 294)  LC_3 Logic Functioning bit
 (1 7)  (1037 295)  (1037 295)  routing T_20_18.glb_netwk_4 <X> T_20_18.glb2local_0
 (14 7)  (1050 295)  (1050 295)  routing T_20_18.top_op_4 <X> T_20_18.lc_trk_g1_4
 (15 7)  (1051 295)  (1051 295)  routing T_20_18.top_op_4 <X> T_20_18.lc_trk_g1_4
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (1057 295)  (1057 295)  routing T_20_18.top_op_7 <X> T_20_18.lc_trk_g1_7
 (22 7)  (1058 295)  (1058 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (1064 295)  (1064 295)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 295)  (1066 295)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 295)  (1068 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1071 295)  (1071 295)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.input_2_3
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (42 7)  (1078 295)  (1078 295)  LC_3 Logic Functioning bit
 (48 7)  (1084 295)  (1084 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (1061 296)  (1061 296)  routing T_20_18.wire_logic_cluster/lc_2/out <X> T_20_18.lc_trk_g2_2
 (26 8)  (1062 296)  (1062 296)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 296)  (1063 296)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 296)  (1067 296)  routing T_20_18.lc_trk_g0_5 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 296)  (1071 296)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.input_2_4
 (38 8)  (1074 296)  (1074 296)  LC_4 Logic Functioning bit
 (43 8)  (1079 296)  (1079 296)  LC_4 Logic Functioning bit
 (45 8)  (1081 296)  (1081 296)  LC_4 Logic Functioning bit
 (22 9)  (1058 297)  (1058 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1062 297)  (1062 297)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 297)  (1063 297)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 297)  (1064 297)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 297)  (1066 297)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 297)  (1068 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1069 297)  (1069 297)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.input_2_4
 (37 9)  (1073 297)  (1073 297)  LC_4 Logic Functioning bit
 (42 9)  (1078 297)  (1078 297)  LC_4 Logic Functioning bit
 (46 9)  (1082 297)  (1082 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (1087 297)  (1087 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1089 297)  (1089 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (1049 298)  (1049 298)  routing T_20_18.sp4_h_r_8 <X> T_20_18.sp4_v_t_45
 (14 10)  (1050 298)  (1050 298)  routing T_20_18.wire_logic_cluster/lc_4/out <X> T_20_18.lc_trk_g2_4
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 298)  (1054 298)  routing T_20_18.wire_logic_cluster/lc_5/out <X> T_20_18.lc_trk_g2_5
 (21 10)  (1057 298)  (1057 298)  routing T_20_18.sp4_v_t_26 <X> T_20_18.lc_trk_g2_7
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1059 298)  (1059 298)  routing T_20_18.sp4_v_t_26 <X> T_20_18.lc_trk_g2_7
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (1076 298)  (1076 298)  LC_5 Logic Functioning bit
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (42 10)  (1078 298)  (1078 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (3 11)  (1039 299)  (1039 299)  routing T_20_18.sp12_v_b_1 <X> T_20_18.sp12_h_l_22
 (4 11)  (1040 299)  (1040 299)  routing T_20_18.sp4_v_b_1 <X> T_20_18.sp4_h_l_43
 (12 11)  (1048 299)  (1048 299)  routing T_20_18.sp4_h_r_8 <X> T_20_18.sp4_v_t_45
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (1057 299)  (1057 299)  routing T_20_18.sp4_v_t_26 <X> T_20_18.lc_trk_g2_7
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1059 299)  (1059 299)  routing T_20_18.sp12_v_b_14 <X> T_20_18.lc_trk_g2_6
 (27 11)  (1063 299)  (1063 299)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 299)  (1064 299)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 299)  (1066 299)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (41 11)  (1077 299)  (1077 299)  LC_5 Logic Functioning bit
 (43 11)  (1079 299)  (1079 299)  LC_5 Logic Functioning bit
 (12 12)  (1048 300)  (1048 300)  routing T_20_18.sp4_h_l_45 <X> T_20_18.sp4_h_r_11
 (15 12)  (1051 300)  (1051 300)  routing T_20_18.sp4_v_t_28 <X> T_20_18.lc_trk_g3_1
 (16 12)  (1052 300)  (1052 300)  routing T_20_18.sp4_v_t_28 <X> T_20_18.lc_trk_g3_1
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (1063 300)  (1063 300)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 300)  (1066 300)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 300)  (1070 300)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 300)  (1073 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (45 12)  (1081 300)  (1081 300)  LC_6 Logic Functioning bit
 (50 12)  (1086 300)  (1086 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1087 300)  (1087 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (1049 301)  (1049 301)  routing T_20_18.sp4_h_l_45 <X> T_20_18.sp4_h_r_11
 (16 13)  (1052 301)  (1052 301)  routing T_20_18.sp12_v_b_8 <X> T_20_18.lc_trk_g3_0
 (17 13)  (1053 301)  (1053 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (1058 301)  (1058 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1059 301)  (1059 301)  routing T_20_18.sp12_v_t_9 <X> T_20_18.lc_trk_g3_2
 (30 13)  (1066 301)  (1066 301)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (1073 301)  (1073 301)  LC_6 Logic Functioning bit
 (43 13)  (1079 301)  (1079 301)  LC_6 Logic Functioning bit
 (48 13)  (1084 301)  (1084 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1059 302)  (1059 302)  routing T_20_18.sp12_v_b_23 <X> T_20_18.lc_trk_g3_7
 (21 15)  (1057 303)  (1057 303)  routing T_20_18.sp12_v_b_23 <X> T_20_18.lc_trk_g3_7


LogicTile_21_18

 (15 0)  (1105 288)  (1105 288)  routing T_21_18.bot_op_1 <X> T_21_18.lc_trk_g0_1
 (17 0)  (1107 288)  (1107 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1112 288)  (1112 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1113 288)  (1113 288)  routing T_21_18.sp12_h_l_16 <X> T_21_18.lc_trk_g0_3
 (25 0)  (1115 288)  (1115 288)  routing T_21_18.sp4_h_l_7 <X> T_21_18.lc_trk_g0_2
 (27 0)  (1117 288)  (1117 288)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 288)  (1118 288)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 288)  (1123 288)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 288)  (1125 288)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.input_2_0
 (40 0)  (1130 288)  (1130 288)  LC_0 Logic Functioning bit
 (41 0)  (1131 288)  (1131 288)  LC_0 Logic Functioning bit
 (42 0)  (1132 288)  (1132 288)  LC_0 Logic Functioning bit
 (43 0)  (1133 288)  (1133 288)  LC_0 Logic Functioning bit
 (44 0)  (1134 288)  (1134 288)  LC_0 Logic Functioning bit
 (21 1)  (1111 289)  (1111 289)  routing T_21_18.sp12_h_l_16 <X> T_21_18.lc_trk_g0_3
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1113 289)  (1113 289)  routing T_21_18.sp4_h_l_7 <X> T_21_18.lc_trk_g0_2
 (24 1)  (1114 289)  (1114 289)  routing T_21_18.sp4_h_l_7 <X> T_21_18.lc_trk_g0_2
 (25 1)  (1115 289)  (1115 289)  routing T_21_18.sp4_h_l_7 <X> T_21_18.lc_trk_g0_2
 (31 1)  (1121 289)  (1121 289)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 289)  (1122 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1125 289)  (1125 289)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.input_2_0
 (40 1)  (1130 289)  (1130 289)  LC_0 Logic Functioning bit
 (41 1)  (1131 289)  (1131 289)  LC_0 Logic Functioning bit
 (42 1)  (1132 289)  (1132 289)  LC_0 Logic Functioning bit
 (43 1)  (1133 289)  (1133 289)  LC_0 Logic Functioning bit
 (13 2)  (1103 290)  (1103 290)  routing T_21_18.sp4_h_r_2 <X> T_21_18.sp4_v_t_39
 (21 2)  (1111 290)  (1111 290)  routing T_21_18.wire_logic_cluster/lc_7/out <X> T_21_18.lc_trk_g0_7
 (22 2)  (1112 290)  (1112 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (1117 290)  (1117 290)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 290)  (1123 290)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 290)  (1125 290)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.input_2_1
 (40 2)  (1130 290)  (1130 290)  LC_1 Logic Functioning bit
 (41 2)  (1131 290)  (1131 290)  LC_1 Logic Functioning bit
 (42 2)  (1132 290)  (1132 290)  LC_1 Logic Functioning bit
 (43 2)  (1133 290)  (1133 290)  LC_1 Logic Functioning bit
 (44 2)  (1134 290)  (1134 290)  LC_1 Logic Functioning bit
 (12 3)  (1102 291)  (1102 291)  routing T_21_18.sp4_h_r_2 <X> T_21_18.sp4_v_t_39
 (22 3)  (1112 291)  (1112 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1113 291)  (1113 291)  routing T_21_18.sp4_v_b_22 <X> T_21_18.lc_trk_g0_6
 (24 3)  (1114 291)  (1114 291)  routing T_21_18.sp4_v_b_22 <X> T_21_18.lc_trk_g0_6
 (31 3)  (1121 291)  (1121 291)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 291)  (1122 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1124 291)  (1124 291)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.input_2_1
 (40 3)  (1130 291)  (1130 291)  LC_1 Logic Functioning bit
 (41 3)  (1131 291)  (1131 291)  LC_1 Logic Functioning bit
 (42 3)  (1132 291)  (1132 291)  LC_1 Logic Functioning bit
 (43 3)  (1133 291)  (1133 291)  LC_1 Logic Functioning bit
 (8 4)  (1098 292)  (1098 292)  routing T_21_18.sp4_v_b_4 <X> T_21_18.sp4_h_r_4
 (9 4)  (1099 292)  (1099 292)  routing T_21_18.sp4_v_b_4 <X> T_21_18.sp4_h_r_4
 (16 4)  (1106 292)  (1106 292)  routing T_21_18.sp12_h_l_14 <X> T_21_18.lc_trk_g1_1
 (17 4)  (1107 292)  (1107 292)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (1111 292)  (1111 292)  routing T_21_18.wire_logic_cluster/lc_3/out <X> T_21_18.lc_trk_g1_3
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 292)  (1115 292)  routing T_21_18.wire_logic_cluster/lc_2/out <X> T_21_18.lc_trk_g1_2
 (27 4)  (1117 292)  (1117 292)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 292)  (1123 292)  routing T_21_18.lc_trk_g2_1 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 292)  (1125 292)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.input_2_2
 (40 4)  (1130 292)  (1130 292)  LC_2 Logic Functioning bit
 (41 4)  (1131 292)  (1131 292)  LC_2 Logic Functioning bit
 (42 4)  (1132 292)  (1132 292)  LC_2 Logic Functioning bit
 (43 4)  (1133 292)  (1133 292)  LC_2 Logic Functioning bit
 (44 4)  (1134 292)  (1134 292)  LC_2 Logic Functioning bit
 (18 5)  (1108 293)  (1108 293)  routing T_21_18.sp12_h_l_14 <X> T_21_18.lc_trk_g1_1
 (22 5)  (1112 293)  (1112 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1120 293)  (1120 293)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 293)  (1122 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1124 293)  (1124 293)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.input_2_2
 (35 5)  (1125 293)  (1125 293)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.input_2_2
 (40 5)  (1130 293)  (1130 293)  LC_2 Logic Functioning bit
 (41 5)  (1131 293)  (1131 293)  LC_2 Logic Functioning bit
 (42 5)  (1132 293)  (1132 293)  LC_2 Logic Functioning bit
 (43 5)  (1133 293)  (1133 293)  LC_2 Logic Functioning bit
 (15 6)  (1105 294)  (1105 294)  routing T_21_18.sp4_h_r_5 <X> T_21_18.lc_trk_g1_5
 (16 6)  (1106 294)  (1106 294)  routing T_21_18.sp4_h_r_5 <X> T_21_18.lc_trk_g1_5
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (1111 294)  (1111 294)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g1_7
 (22 6)  (1112 294)  (1112 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1113 294)  (1113 294)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g1_7
 (25 6)  (1115 294)  (1115 294)  routing T_21_18.wire_logic_cluster/lc_6/out <X> T_21_18.lc_trk_g1_6
 (27 6)  (1117 294)  (1117 294)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 294)  (1121 294)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 294)  (1123 294)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 294)  (1130 294)  LC_3 Logic Functioning bit
 (41 6)  (1131 294)  (1131 294)  LC_3 Logic Functioning bit
 (42 6)  (1132 294)  (1132 294)  LC_3 Logic Functioning bit
 (43 6)  (1133 294)  (1133 294)  LC_3 Logic Functioning bit
 (44 6)  (1134 294)  (1134 294)  LC_3 Logic Functioning bit
 (15 7)  (1105 295)  (1105 295)  routing T_21_18.sp4_v_t_9 <X> T_21_18.lc_trk_g1_4
 (16 7)  (1106 295)  (1106 295)  routing T_21_18.sp4_v_t_9 <X> T_21_18.lc_trk_g1_4
 (17 7)  (1107 295)  (1107 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (1108 295)  (1108 295)  routing T_21_18.sp4_h_r_5 <X> T_21_18.lc_trk_g1_5
 (21 7)  (1111 295)  (1111 295)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g1_7
 (22 7)  (1112 295)  (1112 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1120 295)  (1120 295)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 295)  (1121 295)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 295)  (1122 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (40 7)  (1130 295)  (1130 295)  LC_3 Logic Functioning bit
 (41 7)  (1131 295)  (1131 295)  LC_3 Logic Functioning bit
 (42 7)  (1132 295)  (1132 295)  LC_3 Logic Functioning bit
 (43 7)  (1133 295)  (1133 295)  LC_3 Logic Functioning bit
 (4 8)  (1094 296)  (1094 296)  routing T_21_18.sp4_v_t_43 <X> T_21_18.sp4_v_b_6
 (17 8)  (1107 296)  (1107 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1108 296)  (1108 296)  routing T_21_18.bnl_op_1 <X> T_21_18.lc_trk_g2_1
 (21 8)  (1111 296)  (1111 296)  routing T_21_18.bnl_op_3 <X> T_21_18.lc_trk_g2_3
 (22 8)  (1112 296)  (1112 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1115 296)  (1115 296)  routing T_21_18.bnl_op_2 <X> T_21_18.lc_trk_g2_2
 (27 8)  (1117 296)  (1117 296)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 296)  (1118 296)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 296)  (1120 296)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 296)  (1121 296)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 296)  (1123 296)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 296)  (1125 296)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.input_2_4
 (40 8)  (1130 296)  (1130 296)  LC_4 Logic Functioning bit
 (41 8)  (1131 296)  (1131 296)  LC_4 Logic Functioning bit
 (42 8)  (1132 296)  (1132 296)  LC_4 Logic Functioning bit
 (43 8)  (1133 296)  (1133 296)  LC_4 Logic Functioning bit
 (44 8)  (1134 296)  (1134 296)  LC_4 Logic Functioning bit
 (18 9)  (1108 297)  (1108 297)  routing T_21_18.bnl_op_1 <X> T_21_18.lc_trk_g2_1
 (21 9)  (1111 297)  (1111 297)  routing T_21_18.bnl_op_3 <X> T_21_18.lc_trk_g2_3
 (22 9)  (1112 297)  (1112 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1115 297)  (1115 297)  routing T_21_18.bnl_op_2 <X> T_21_18.lc_trk_g2_2
 (31 9)  (1121 297)  (1121 297)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 297)  (1122 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1123 297)  (1123 297)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.input_2_4
 (34 9)  (1124 297)  (1124 297)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.input_2_4
 (35 9)  (1125 297)  (1125 297)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.input_2_4
 (40 9)  (1130 297)  (1130 297)  LC_4 Logic Functioning bit
 (41 9)  (1131 297)  (1131 297)  LC_4 Logic Functioning bit
 (42 9)  (1132 297)  (1132 297)  LC_4 Logic Functioning bit
 (43 9)  (1133 297)  (1133 297)  LC_4 Logic Functioning bit
 (15 10)  (1105 298)  (1105 298)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g2_5
 (16 10)  (1106 298)  (1106 298)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g2_5
 (17 10)  (1107 298)  (1107 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1108 298)  (1108 298)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g2_5
 (21 10)  (1111 298)  (1111 298)  routing T_21_18.bnl_op_7 <X> T_21_18.lc_trk_g2_7
 (22 10)  (1112 298)  (1112 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (1115 298)  (1115 298)  routing T_21_18.bnl_op_6 <X> T_21_18.lc_trk_g2_6
 (27 10)  (1117 298)  (1117 298)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 298)  (1118 298)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 298)  (1120 298)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 298)  (1124 298)  routing T_21_18.lc_trk_g1_1 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (1130 298)  (1130 298)  LC_5 Logic Functioning bit
 (41 10)  (1131 298)  (1131 298)  LC_5 Logic Functioning bit
 (42 10)  (1132 298)  (1132 298)  LC_5 Logic Functioning bit
 (43 10)  (1133 298)  (1133 298)  LC_5 Logic Functioning bit
 (44 10)  (1134 298)  (1134 298)  LC_5 Logic Functioning bit
 (21 11)  (1111 299)  (1111 299)  routing T_21_18.bnl_op_7 <X> T_21_18.lc_trk_g2_7
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1115 299)  (1115 299)  routing T_21_18.bnl_op_6 <X> T_21_18.lc_trk_g2_6
 (32 11)  (1122 299)  (1122 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1123 299)  (1123 299)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.input_2_5
 (34 11)  (1124 299)  (1124 299)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.input_2_5
 (35 11)  (1125 299)  (1125 299)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.input_2_5
 (40 11)  (1130 299)  (1130 299)  LC_5 Logic Functioning bit
 (41 11)  (1131 299)  (1131 299)  LC_5 Logic Functioning bit
 (42 11)  (1132 299)  (1132 299)  LC_5 Logic Functioning bit
 (43 11)  (1133 299)  (1133 299)  LC_5 Logic Functioning bit
 (14 12)  (1104 300)  (1104 300)  routing T_21_18.wire_logic_cluster/lc_0/out <X> T_21_18.lc_trk_g3_0
 (17 12)  (1107 300)  (1107 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 300)  (1108 300)  routing T_21_18.wire_logic_cluster/lc_1/out <X> T_21_18.lc_trk_g3_1
 (27 12)  (1117 300)  (1117 300)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 300)  (1120 300)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (1130 300)  (1130 300)  LC_6 Logic Functioning bit
 (41 12)  (1131 300)  (1131 300)  LC_6 Logic Functioning bit
 (42 12)  (1132 300)  (1132 300)  LC_6 Logic Functioning bit
 (43 12)  (1133 300)  (1133 300)  LC_6 Logic Functioning bit
 (44 12)  (1134 300)  (1134 300)  LC_6 Logic Functioning bit
 (8 13)  (1098 301)  (1098 301)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_v_b_10
 (10 13)  (1100 301)  (1100 301)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_v_b_10
 (17 13)  (1107 301)  (1107 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (1120 301)  (1120 301)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 301)  (1121 301)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 301)  (1122 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1125 301)  (1125 301)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.input_2_6
 (40 13)  (1130 301)  (1130 301)  LC_6 Logic Functioning bit
 (41 13)  (1131 301)  (1131 301)  LC_6 Logic Functioning bit
 (42 13)  (1132 301)  (1132 301)  LC_6 Logic Functioning bit
 (43 13)  (1133 301)  (1133 301)  LC_6 Logic Functioning bit
 (14 14)  (1104 302)  (1104 302)  routing T_21_18.wire_logic_cluster/lc_4/out <X> T_21_18.lc_trk_g3_4
 (17 14)  (1107 302)  (1107 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1108 302)  (1108 302)  routing T_21_18.wire_logic_cluster/lc_5/out <X> T_21_18.lc_trk_g3_5
 (21 14)  (1111 302)  (1111 302)  routing T_21_18.sp4_v_t_18 <X> T_21_18.lc_trk_g3_7
 (22 14)  (1112 302)  (1112 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1113 302)  (1113 302)  routing T_21_18.sp4_v_t_18 <X> T_21_18.lc_trk_g3_7
 (26 14)  (1116 302)  (1116 302)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 302)  (1117 302)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 302)  (1119 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 302)  (1120 302)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (35 14)  (1125 302)  (1125 302)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.input_2_7
 (37 14)  (1127 302)  (1127 302)  LC_7 Logic Functioning bit
 (39 14)  (1129 302)  (1129 302)  LC_7 Logic Functioning bit
 (40 14)  (1130 302)  (1130 302)  LC_7 Logic Functioning bit
 (42 14)  (1132 302)  (1132 302)  LC_7 Logic Functioning bit
 (44 14)  (1134 302)  (1134 302)  LC_7 Logic Functioning bit
 (17 15)  (1107 303)  (1107 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (1118 303)  (1118 303)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 303)  (1119 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (1122 303)  (1122 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1125 303)  (1125 303)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.input_2_7
 (36 15)  (1126 303)  (1126 303)  LC_7 Logic Functioning bit
 (38 15)  (1128 303)  (1128 303)  LC_7 Logic Functioning bit
 (41 15)  (1131 303)  (1131 303)  LC_7 Logic Functioning bit
 (43 15)  (1133 303)  (1133 303)  LC_7 Logic Functioning bit


LogicTile_22_18

 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 288)  (1180 288)  LC_0 Logic Functioning bit
 (37 0)  (1181 288)  (1181 288)  LC_0 Logic Functioning bit
 (38 0)  (1182 288)  (1182 288)  LC_0 Logic Functioning bit
 (39 0)  (1183 288)  (1183 288)  LC_0 Logic Functioning bit
 (36 1)  (1180 289)  (1180 289)  LC_0 Logic Functioning bit
 (37 1)  (1181 289)  (1181 289)  LC_0 Logic Functioning bit
 (38 1)  (1182 289)  (1182 289)  LC_0 Logic Functioning bit
 (39 1)  (1183 289)  (1183 289)  LC_0 Logic Functioning bit
 (49 1)  (1193 289)  (1193 289)  Carry_In_Mux bit 

 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 290)  (1145 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1156 290)  (1156 290)  routing T_22_18.sp4_h_r_11 <X> T_22_18.sp4_h_l_39
 (26 2)  (1170 290)  (1170 290)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (1172 290)  (1172 290)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 290)  (1174 290)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 290)  (1177 290)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 290)  (1178 290)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (1185 290)  (1185 290)  LC_1 Logic Functioning bit
 (43 2)  (1187 290)  (1187 290)  LC_1 Logic Functioning bit
 (13 3)  (1157 291)  (1157 291)  routing T_22_18.sp4_h_r_11 <X> T_22_18.sp4_h_l_39
 (27 3)  (1171 291)  (1171 291)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 291)  (1175 291)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (37 3)  (1181 291)  (1181 291)  LC_1 Logic Functioning bit
 (38 3)  (1182 291)  (1182 291)  LC_1 Logic Functioning bit
 (39 3)  (1183 291)  (1183 291)  LC_1 Logic Functioning bit
 (40 3)  (1184 291)  (1184 291)  LC_1 Logic Functioning bit
 (42 3)  (1186 291)  (1186 291)  LC_1 Logic Functioning bit
 (48 3)  (1192 291)  (1192 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (9 4)  (1153 292)  (1153 292)  routing T_22_18.sp4_v_t_41 <X> T_22_18.sp4_h_r_4
 (14 6)  (1158 294)  (1158 294)  routing T_22_18.sp4_h_l_9 <X> T_22_18.lc_trk_g1_4
 (17 6)  (1161 294)  (1161 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 294)  (1162 294)  routing T_22_18.wire_logic_cluster/lc_5/out <X> T_22_18.lc_trk_g1_5
 (21 6)  (1165 294)  (1165 294)  routing T_22_18.sp4_h_l_2 <X> T_22_18.lc_trk_g1_7
 (22 6)  (1166 294)  (1166 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1167 294)  (1167 294)  routing T_22_18.sp4_h_l_2 <X> T_22_18.lc_trk_g1_7
 (24 6)  (1168 294)  (1168 294)  routing T_22_18.sp4_h_l_2 <X> T_22_18.lc_trk_g1_7
 (14 7)  (1158 295)  (1158 295)  routing T_22_18.sp4_h_l_9 <X> T_22_18.lc_trk_g1_4
 (15 7)  (1159 295)  (1159 295)  routing T_22_18.sp4_h_l_9 <X> T_22_18.lc_trk_g1_4
 (16 7)  (1160 295)  (1160 295)  routing T_22_18.sp4_h_l_9 <X> T_22_18.lc_trk_g1_4
 (17 7)  (1161 295)  (1161 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (14 8)  (1158 296)  (1158 296)  routing T_22_18.sp4_h_l_21 <X> T_22_18.lc_trk_g2_0
 (22 8)  (1166 296)  (1166 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1167 296)  (1167 296)  routing T_22_18.sp12_v_b_11 <X> T_22_18.lc_trk_g2_3
 (28 8)  (1172 296)  (1172 296)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 296)  (1174 296)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 296)  (1177 296)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 296)  (1178 296)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 296)  (1179 296)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.input_2_4
 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (15 9)  (1159 297)  (1159 297)  routing T_22_18.sp4_h_l_21 <X> T_22_18.lc_trk_g2_0
 (16 9)  (1160 297)  (1160 297)  routing T_22_18.sp4_h_l_21 <X> T_22_18.lc_trk_g2_0
 (17 9)  (1161 297)  (1161 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1166 297)  (1166 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1167 297)  (1167 297)  routing T_22_18.sp12_v_t_9 <X> T_22_18.lc_trk_g2_2
 (28 9)  (1172 297)  (1172 297)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 297)  (1173 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 297)  (1174 297)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (1176 297)  (1176 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1178 297)  (1178 297)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.input_2_4
 (35 9)  (1179 297)  (1179 297)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.input_2_4
 (15 10)  (1159 298)  (1159 298)  routing T_22_18.rgt_op_5 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1162 298)  (1162 298)  routing T_22_18.rgt_op_5 <X> T_22_18.lc_trk_g2_5
 (22 10)  (1166 298)  (1166 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (1171 298)  (1171 298)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 298)  (1174 298)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 298)  (1175 298)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 298)  (1177 298)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 298)  (1178 298)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (1182 298)  (1182 298)  LC_5 Logic Functioning bit
 (41 10)  (1185 298)  (1185 298)  LC_5 Logic Functioning bit
 (43 10)  (1187 298)  (1187 298)  LC_5 Logic Functioning bit
 (45 10)  (1189 298)  (1189 298)  LC_5 Logic Functioning bit
 (50 10)  (1194 298)  (1194 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (1159 299)  (1159 299)  routing T_22_18.sp4_v_t_33 <X> T_22_18.lc_trk_g2_4
 (16 11)  (1160 299)  (1160 299)  routing T_22_18.sp4_v_t_33 <X> T_22_18.lc_trk_g2_4
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1165 299)  (1165 299)  routing T_22_18.sp4_r_v_b_39 <X> T_22_18.lc_trk_g2_7
 (26 11)  (1170 299)  (1170 299)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 299)  (1172 299)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 299)  (1173 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (1181 299)  (1181 299)  LC_5 Logic Functioning bit
 (51 11)  (1195 299)  (1195 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (1166 300)  (1166 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (1172 300)  (1172 300)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 300)  (1173 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 300)  (1174 300)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 300)  (1175 300)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 300)  (1176 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 300)  (1177 300)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 300)  (1180 300)  LC_6 Logic Functioning bit
 (8 13)  (1152 301)  (1152 301)  routing T_22_18.sp4_h_r_10 <X> T_22_18.sp4_v_b_10
 (14 13)  (1158 301)  (1158 301)  routing T_22_18.sp12_v_b_16 <X> T_22_18.lc_trk_g3_0
 (16 13)  (1160 301)  (1160 301)  routing T_22_18.sp12_v_b_16 <X> T_22_18.lc_trk_g3_0
 (17 13)  (1161 301)  (1161 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (1165 301)  (1165 301)  routing T_22_18.sp4_r_v_b_43 <X> T_22_18.lc_trk_g3_3
 (28 13)  (1172 301)  (1172 301)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 301)  (1173 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 301)  (1174 301)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 301)  (1176 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1177 301)  (1177 301)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.input_2_6
 (35 13)  (1179 301)  (1179 301)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.input_2_6
 (46 13)  (1190 301)  (1190 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (1159 302)  (1159 302)  routing T_22_18.sp12_v_t_2 <X> T_22_18.lc_trk_g3_5
 (17 14)  (1161 302)  (1161 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1162 302)  (1162 302)  routing T_22_18.sp12_v_t_2 <X> T_22_18.lc_trk_g3_5
 (8 15)  (1152 303)  (1152 303)  routing T_22_18.sp4_h_r_4 <X> T_22_18.sp4_v_t_47
 (9 15)  (1153 303)  (1153 303)  routing T_22_18.sp4_h_r_4 <X> T_22_18.sp4_v_t_47
 (10 15)  (1154 303)  (1154 303)  routing T_22_18.sp4_h_r_4 <X> T_22_18.sp4_v_t_47
 (18 15)  (1162 303)  (1162 303)  routing T_22_18.sp12_v_t_2 <X> T_22_18.lc_trk_g3_5


LogicTile_23_18

 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 290)  (1199 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 4)  (1215 292)  (1215 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (1216 293)  (1216 293)  routing T_23_18.sp4_r_v_b_25 <X> T_23_18.lc_trk_g1_1
 (17 10)  (1215 298)  (1215 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1216 298)  (1216 298)  routing T_23_18.wire_logic_cluster/lc_5/out <X> T_23_18.lc_trk_g2_5
 (21 10)  (1219 298)  (1219 298)  routing T_23_18.sp4_v_t_26 <X> T_23_18.lc_trk_g2_7
 (22 10)  (1220 298)  (1220 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1221 298)  (1221 298)  routing T_23_18.sp4_v_t_26 <X> T_23_18.lc_trk_g2_7
 (25 10)  (1223 298)  (1223 298)  routing T_23_18.sp4_h_r_38 <X> T_23_18.lc_trk_g2_6
 (26 10)  (1224 298)  (1224 298)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 298)  (1232 298)  routing T_23_18.lc_trk_g1_1 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 298)  (1233 298)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.input_2_5
 (37 10)  (1235 298)  (1235 298)  LC_5 Logic Functioning bit
 (38 10)  (1236 298)  (1236 298)  LC_5 Logic Functioning bit
 (45 10)  (1243 298)  (1243 298)  LC_5 Logic Functioning bit
 (46 10)  (1244 298)  (1244 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (1246 298)  (1246 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1249 298)  (1249 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (1209 299)  (1209 299)  routing T_23_18.sp4_h_r_8 <X> T_23_18.sp4_h_l_45
 (21 11)  (1219 299)  (1219 299)  routing T_23_18.sp4_v_t_26 <X> T_23_18.lc_trk_g2_7
 (22 11)  (1220 299)  (1220 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1221 299)  (1221 299)  routing T_23_18.sp4_h_r_38 <X> T_23_18.lc_trk_g2_6
 (24 11)  (1222 299)  (1222 299)  routing T_23_18.sp4_h_r_38 <X> T_23_18.lc_trk_g2_6
 (28 11)  (1226 299)  (1226 299)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1230 299)  (1230 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1231 299)  (1231 299)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.input_2_5
 (35 11)  (1233 299)  (1233 299)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.input_2_5
 (36 11)  (1234 299)  (1234 299)  LC_5 Logic Functioning bit
 (39 11)  (1237 299)  (1237 299)  LC_5 Logic Functioning bit
 (46 11)  (1244 299)  (1244 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (1246 299)  (1246 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (1251 299)  (1251 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (26 12)  (1224 300)  (1224 300)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (1226 300)  (1226 300)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 300)  (1228 300)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 300)  (1229 300)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 300)  (1231 300)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 300)  (1233 300)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.input_2_6
 (36 12)  (1234 300)  (1234 300)  LC_6 Logic Functioning bit
 (27 13)  (1225 301)  (1225 301)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 301)  (1226 301)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 301)  (1227 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 301)  (1228 301)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 301)  (1230 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1231 301)  (1231 301)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.input_2_6
 (35 13)  (1233 301)  (1233 301)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.input_2_6
 (47 13)  (1245 301)  (1245 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (15 14)  (1213 302)  (1213 302)  routing T_23_18.sp4_h_r_45 <X> T_23_18.lc_trk_g3_5
 (16 14)  (1214 302)  (1214 302)  routing T_23_18.sp4_h_r_45 <X> T_23_18.lc_trk_g3_5
 (17 14)  (1215 302)  (1215 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1216 302)  (1216 302)  routing T_23_18.sp4_h_r_45 <X> T_23_18.lc_trk_g3_5
 (18 15)  (1216 303)  (1216 303)  routing T_23_18.sp4_h_r_45 <X> T_23_18.lc_trk_g3_5


LogicTile_24_18

 (13 0)  (1265 288)  (1265 288)  routing T_24_18.sp4_h_l_39 <X> T_24_18.sp4_v_b_2
 (14 0)  (1266 288)  (1266 288)  routing T_24_18.bnr_op_0 <X> T_24_18.lc_trk_g0_0
 (17 0)  (1269 288)  (1269 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1270 288)  (1270 288)  routing T_24_18.bnr_op_1 <X> T_24_18.lc_trk_g0_1
 (22 0)  (1274 288)  (1274 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (12 1)  (1264 289)  (1264 289)  routing T_24_18.sp4_h_l_39 <X> T_24_18.sp4_v_b_2
 (14 1)  (1266 289)  (1266 289)  routing T_24_18.bnr_op_0 <X> T_24_18.lc_trk_g0_0
 (17 1)  (1269 289)  (1269 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (1270 289)  (1270 289)  routing T_24_18.bnr_op_1 <X> T_24_18.lc_trk_g0_1
 (21 1)  (1273 289)  (1273 289)  routing T_24_18.sp4_r_v_b_32 <X> T_24_18.lc_trk_g0_3
 (22 1)  (1274 289)  (1274 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1275 289)  (1275 289)  routing T_24_18.sp12_h_r_10 <X> T_24_18.lc_trk_g0_2
 (35 2)  (1287 290)  (1287 290)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.input_2_1
 (37 2)  (1289 290)  (1289 290)  LC_1 Logic Functioning bit
 (38 2)  (1290 290)  (1290 290)  LC_1 Logic Functioning bit
 (41 2)  (1293 290)  (1293 290)  LC_1 Logic Functioning bit
 (42 2)  (1294 290)  (1294 290)  LC_1 Logic Functioning bit
 (10 3)  (1262 291)  (1262 291)  routing T_24_18.sp4_h_l_45 <X> T_24_18.sp4_v_t_36
 (14 3)  (1266 291)  (1266 291)  routing T_24_18.sp4_r_v_b_28 <X> T_24_18.lc_trk_g0_4
 (17 3)  (1269 291)  (1269 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (1278 291)  (1278 291)  routing T_24_18.lc_trk_g0_3 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 291)  (1281 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 291)  (1284 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1285 291)  (1285 291)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.input_2_1
 (34 3)  (1286 291)  (1286 291)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.input_2_1
 (35 3)  (1287 291)  (1287 291)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.input_2_1
 (36 3)  (1288 291)  (1288 291)  LC_1 Logic Functioning bit
 (39 3)  (1291 291)  (1291 291)  LC_1 Logic Functioning bit
 (40 3)  (1292 291)  (1292 291)  LC_1 Logic Functioning bit
 (43 3)  (1295 291)  (1295 291)  LC_1 Logic Functioning bit
 (47 3)  (1299 291)  (1299 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (1266 292)  (1266 292)  routing T_24_18.sp4_h_r_8 <X> T_24_18.lc_trk_g1_0
 (21 4)  (1273 292)  (1273 292)  routing T_24_18.bnr_op_3 <X> T_24_18.lc_trk_g1_3
 (22 4)  (1274 292)  (1274 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (1277 292)  (1277 292)  routing T_24_18.bnr_op_2 <X> T_24_18.lc_trk_g1_2
 (15 5)  (1267 293)  (1267 293)  routing T_24_18.sp4_h_r_8 <X> T_24_18.lc_trk_g1_0
 (16 5)  (1268 293)  (1268 293)  routing T_24_18.sp4_h_r_8 <X> T_24_18.lc_trk_g1_0
 (17 5)  (1269 293)  (1269 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (1273 293)  (1273 293)  routing T_24_18.bnr_op_3 <X> T_24_18.lc_trk_g1_3
 (22 5)  (1274 293)  (1274 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1277 293)  (1277 293)  routing T_24_18.bnr_op_2 <X> T_24_18.lc_trk_g1_2
 (14 6)  (1266 294)  (1266 294)  routing T_24_18.bnr_op_4 <X> T_24_18.lc_trk_g1_4
 (15 6)  (1267 294)  (1267 294)  routing T_24_18.lft_op_5 <X> T_24_18.lc_trk_g1_5
 (17 6)  (1269 294)  (1269 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1270 294)  (1270 294)  routing T_24_18.lft_op_5 <X> T_24_18.lc_trk_g1_5
 (25 6)  (1277 294)  (1277 294)  routing T_24_18.sp4_v_t_3 <X> T_24_18.lc_trk_g1_6
 (26 6)  (1278 294)  (1278 294)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (32 6)  (1284 294)  (1284 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 294)  (1286 294)  routing T_24_18.lc_trk_g1_3 <X> T_24_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 294)  (1288 294)  LC_3 Logic Functioning bit
 (38 6)  (1290 294)  (1290 294)  LC_3 Logic Functioning bit
 (14 7)  (1266 295)  (1266 295)  routing T_24_18.bnr_op_4 <X> T_24_18.lc_trk_g1_4
 (17 7)  (1269 295)  (1269 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (1274 295)  (1274 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1275 295)  (1275 295)  routing T_24_18.sp4_v_t_3 <X> T_24_18.lc_trk_g1_6
 (25 7)  (1277 295)  (1277 295)  routing T_24_18.sp4_v_t_3 <X> T_24_18.lc_trk_g1_6
 (27 7)  (1279 295)  (1279 295)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 295)  (1281 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 295)  (1283 295)  routing T_24_18.lc_trk_g1_3 <X> T_24_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 295)  (1289 295)  LC_3 Logic Functioning bit
 (39 7)  (1291 295)  (1291 295)  LC_3 Logic Functioning bit
 (11 8)  (1263 296)  (1263 296)  routing T_24_18.sp4_v_t_37 <X> T_24_18.sp4_v_b_8
 (13 8)  (1265 296)  (1265 296)  routing T_24_18.sp4_v_t_37 <X> T_24_18.sp4_v_b_8
 (29 8)  (1281 296)  (1281 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 296)  (1284 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 296)  (1286 296)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (1290 296)  (1290 296)  LC_4 Logic Functioning bit
 (41 8)  (1293 296)  (1293 296)  LC_4 Logic Functioning bit
 (43 8)  (1295 296)  (1295 296)  LC_4 Logic Functioning bit
 (50 8)  (1302 296)  (1302 296)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (1263 297)  (1263 297)  routing T_24_18.sp4_h_l_45 <X> T_24_18.sp4_h_r_8
 (29 9)  (1281 297)  (1281 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 297)  (1283 297)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (1288 297)  (1288 297)  LC_4 Logic Functioning bit
 (37 9)  (1289 297)  (1289 297)  LC_4 Logic Functioning bit
 (39 9)  (1291 297)  (1291 297)  LC_4 Logic Functioning bit
 (40 9)  (1292 297)  (1292 297)  LC_4 Logic Functioning bit
 (42 9)  (1294 297)  (1294 297)  LC_4 Logic Functioning bit
 (47 9)  (1299 297)  (1299 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (9 10)  (1261 298)  (1261 298)  routing T_24_18.sp4_v_b_7 <X> T_24_18.sp4_h_l_42
 (16 10)  (1268 298)  (1268 298)  routing T_24_18.sp4_v_t_16 <X> T_24_18.lc_trk_g2_5
 (17 10)  (1269 298)  (1269 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1270 298)  (1270 298)  routing T_24_18.sp4_v_t_16 <X> T_24_18.lc_trk_g2_5
 (29 10)  (1281 298)  (1281 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 298)  (1283 298)  routing T_24_18.lc_trk_g1_5 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 298)  (1284 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 298)  (1286 298)  routing T_24_18.lc_trk_g1_5 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 298)  (1287 298)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.input_2_5
 (36 10)  (1288 298)  (1288 298)  LC_5 Logic Functioning bit
 (12 11)  (1264 299)  (1264 299)  routing T_24_18.sp4_h_l_45 <X> T_24_18.sp4_v_t_45
 (27 11)  (1279 299)  (1279 299)  routing T_24_18.lc_trk_g1_0 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 299)  (1281 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 299)  (1282 299)  routing T_24_18.lc_trk_g0_2 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 299)  (1284 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1286 299)  (1286 299)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.input_2_5
 (35 11)  (1287 299)  (1287 299)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.input_2_5
 (4 12)  (1256 300)  (1256 300)  routing T_24_18.sp4_v_t_36 <X> T_24_18.sp4_v_b_9
 (6 12)  (1258 300)  (1258 300)  routing T_24_18.sp4_v_t_36 <X> T_24_18.sp4_v_b_9
 (13 12)  (1265 300)  (1265 300)  routing T_24_18.sp4_h_l_46 <X> T_24_18.sp4_v_b_11
 (27 12)  (1279 300)  (1279 300)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 300)  (1280 300)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 300)  (1281 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 300)  (1282 300)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 300)  (1284 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 300)  (1288 300)  LC_6 Logic Functioning bit
 (38 12)  (1290 300)  (1290 300)  LC_6 Logic Functioning bit
 (6 13)  (1258 301)  (1258 301)  routing T_24_18.sp4_h_l_44 <X> T_24_18.sp4_h_r_9
 (12 13)  (1264 301)  (1264 301)  routing T_24_18.sp4_h_l_46 <X> T_24_18.sp4_v_b_11
 (30 13)  (1282 301)  (1282 301)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 301)  (1283 301)  routing T_24_18.lc_trk_g0_3 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 301)  (1288 301)  LC_6 Logic Functioning bit
 (38 13)  (1290 301)  (1290 301)  LC_6 Logic Functioning bit
 (21 14)  (1273 302)  (1273 302)  routing T_24_18.sp4_v_t_18 <X> T_24_18.lc_trk_g3_7
 (22 14)  (1274 302)  (1274 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1275 302)  (1275 302)  routing T_24_18.sp4_v_t_18 <X> T_24_18.lc_trk_g3_7
 (26 14)  (1278 302)  (1278 302)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 302)  (1279 302)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 302)  (1280 302)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 302)  (1281 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 302)  (1282 302)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 302)  (1283 302)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 302)  (1284 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (1290 302)  (1290 302)  LC_7 Logic Functioning bit
 (41 14)  (1293 302)  (1293 302)  LC_7 Logic Functioning bit
 (43 14)  (1295 302)  (1295 302)  LC_7 Logic Functioning bit
 (50 14)  (1302 302)  (1302 302)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1303 302)  (1303 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (1274 303)  (1274 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 303)  (1277 303)  routing T_24_18.sp4_r_v_b_46 <X> T_24_18.lc_trk_g3_6
 (28 15)  (1280 303)  (1280 303)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 303)  (1281 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 303)  (1282 303)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 303)  (1288 303)  LC_7 Logic Functioning bit
 (37 15)  (1289 303)  (1289 303)  LC_7 Logic Functioning bit
 (39 15)  (1291 303)  (1291 303)  LC_7 Logic Functioning bit
 (40 15)  (1292 303)  (1292 303)  LC_7 Logic Functioning bit
 (42 15)  (1294 303)  (1294 303)  LC_7 Logic Functioning bit


RAM_Tile_25_18

 (13 0)  (1319 288)  (1319 288)  routing T_25_18.sp4_v_t_39 <X> T_25_18.sp4_v_b_2
 (14 0)  (1320 288)  (1320 288)  routing T_25_18.bnr_op_0 <X> T_25_18.lc_trk_g0_0
 (22 0)  (1328 288)  (1328 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (1331 288)  (1331 288)  routing T_25_18.sp4_h_r_10 <X> T_25_18.lc_trk_g0_2
 (27 0)  (1333 288)  (1333 288)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.wire_bram/ram/WDATA_7
 (29 0)  (1335 288)  (1335 288)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_7
 (30 0)  (1336 288)  (1336 288)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.wire_bram/ram/WDATA_7
 (36 0)  (1342 288)  (1342 288)  Enable bit of Mux _out_links/OutMux8_0 => wire_bram/ram/RDATA_7 sp4_h_l_21
 (14 1)  (1320 289)  (1320 289)  routing T_25_18.bnr_op_0 <X> T_25_18.lc_trk_g0_0
 (17 1)  (1323 289)  (1323 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (1328 289)  (1328 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1329 289)  (1329 289)  routing T_25_18.sp4_h_r_10 <X> T_25_18.lc_trk_g0_2
 (24 1)  (1330 289)  (1330 289)  routing T_25_18.sp4_h_r_10 <X> T_25_18.lc_trk_g0_2
 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 290)  (1309 290)  routing T_25_18.sp12_v_t_23 <X> T_25_18.sp12_h_l_23
 (14 2)  (1320 290)  (1320 290)  routing T_25_18.sp4_h_r_20 <X> T_25_18.lc_trk_g0_4
 (27 2)  (1333 290)  (1333 290)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WDATA_6
 (29 2)  (1335 290)  (1335 290)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_5 wire_bram/ram/WDATA_6
 (30 2)  (1336 290)  (1336 290)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WDATA_6
 (38 2)  (1344 290)  (1344 290)  Enable bit of Mux _out_links/OutMux2_1 => wire_bram/ram/RDATA_6 sp4_v_t_23
 (14 3)  (1320 291)  (1320 291)  routing T_25_18.sp4_h_r_20 <X> T_25_18.lc_trk_g0_4
 (15 3)  (1321 291)  (1321 291)  routing T_25_18.sp4_h_r_20 <X> T_25_18.lc_trk_g0_4
 (16 3)  (1322 291)  (1322 291)  routing T_25_18.sp4_h_r_20 <X> T_25_18.lc_trk_g0_4
 (17 3)  (1323 291)  (1323 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_20 lc_trk_g0_4
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (6 4)  (1312 292)  (1312 292)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_v_b_3
 (9 4)  (1315 292)  (1315 292)  routing T_25_18.sp4_h_l_36 <X> T_25_18.sp4_h_r_4
 (10 4)  (1316 292)  (1316 292)  routing T_25_18.sp4_h_l_36 <X> T_25_18.sp4_h_r_4
 (27 4)  (1333 292)  (1333 292)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.wire_bram/ram/WDATA_5
 (28 4)  (1334 292)  (1334 292)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.wire_bram/ram/WDATA_5
 (29 4)  (1335 292)  (1335 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_5
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g0_2 <X> T_25_18.wire_bram/ram/WCLKE
 (5 5)  (1311 293)  (1311 293)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_v_b_3
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 293)  (1315 293)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_v_b_4
 (10 5)  (1316 293)  (1316 293)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_v_b_4
 (39 5)  (1345 293)  (1345 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (15 6)  (1321 294)  (1321 294)  routing T_25_18.lft_op_5 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1324 294)  (1324 294)  routing T_25_18.lft_op_5 <X> T_25_18.lc_trk_g1_5
 (29 6)  (1335 294)  (1335 294)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_4
 (30 6)  (1336 294)  (1336 294)  routing T_25_18.lc_trk_g0_4 <X> T_25_18.wire_bram/ram/WDATA_4
 (40 6)  (1346 294)  (1346 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_bram/ram/RDATA_4 sp4_r_v_b_23
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (14 7)  (1320 295)  (1320 295)  routing T_25_18.sp4_h_r_4 <X> T_25_18.lc_trk_g1_4
 (15 7)  (1321 295)  (1321 295)  routing T_25_18.sp4_h_r_4 <X> T_25_18.lc_trk_g1_4
 (16 7)  (1322 295)  (1322 295)  routing T_25_18.sp4_h_r_4 <X> T_25_18.lc_trk_g1_4
 (17 7)  (1323 295)  (1323 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 8)  (1328 296)  (1328 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (9 9)  (1315 297)  (1315 297)  routing T_25_18.sp4_v_t_46 <X> T_25_18.sp4_v_b_7
 (10 9)  (1316 297)  (1316 297)  routing T_25_18.sp4_v_t_46 <X> T_25_18.sp4_v_b_7
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g0_3 <X> T_25_18.wire_bram/ram/WDATA_3
 (40 9)  (1346 297)  (1346 297)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 298)  (1320 298)  routing T_25_18.rgt_op_4 <X> T_25_18.lc_trk_g2_4
 (28 10)  (1334 298)  (1334 298)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WDATA_2
 (29 10)  (1335 298)  (1335 298)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_4 wire_bram/ram/WDATA_2
 (30 10)  (1336 298)  (1336 298)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WDATA_2
 (39 10)  (1345 298)  (1345 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (15 11)  (1321 299)  (1321 299)  routing T_25_18.rgt_op_4 <X> T_25_18.lc_trk_g2_4
 (17 11)  (1323 299)  (1323 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (9 12)  (1315 300)  (1315 300)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_h_r_10
 (28 12)  (1334 300)  (1334 300)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.wire_bram/ram/WDATA_1
 (29 12)  (1335 300)  (1335 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (8 13)  (1314 301)  (1314 301)  routing T_25_18.sp4_h_l_41 <X> T_25_18.sp4_v_b_10
 (9 13)  (1315 301)  (1315 301)  routing T_25_18.sp4_h_l_41 <X> T_25_18.sp4_v_b_10
 (10 13)  (1316 301)  (1316 301)  routing T_25_18.sp4_h_l_41 <X> T_25_18.sp4_v_b_10
 (17 13)  (1323 301)  (1323 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (30 13)  (1336 301)  (1336 301)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.wire_bram/ram/WDATA_1
 (38 13)  (1344 301)  (1344 301)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (5 14)  (1311 302)  (1311 302)  routing T_25_18.sp4_v_b_9 <X> T_25_18.sp4_h_l_44
 (6 14)  (1312 302)  (1312 302)  routing T_25_18.sp4_h_l_41 <X> T_25_18.sp4_v_t_44
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (29 14)  (1335 302)  (1335 302)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_0 wire_bram/ram/WDATA_0
 (36 14)  (1342 302)  (1342 302)  Enable bit of Mux _out_links/OutMux8_7 => wire_bram/ram/RDATA_0 sp4_h_r_46
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE


LogicTile_26_18

 (4 1)  (1352 289)  (1352 289)  routing T_26_18.sp4_h_l_41 <X> T_26_18.sp4_h_r_0
 (6 1)  (1354 289)  (1354 289)  routing T_26_18.sp4_h_l_41 <X> T_26_18.sp4_h_r_0
 (14 1)  (1362 289)  (1362 289)  routing T_26_18.top_op_0 <X> T_26_18.lc_trk_g0_0
 (15 1)  (1363 289)  (1363 289)  routing T_26_18.top_op_0 <X> T_26_18.lc_trk_g0_0
 (17 1)  (1365 289)  (1365 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 3)  (1370 291)  (1370 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1371 291)  (1371 291)  routing T_26_18.sp12_h_r_14 <X> T_26_18.lc_trk_g0_6
 (27 4)  (1375 292)  (1375 292)  routing T_26_18.lc_trk_g1_6 <X> T_26_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 292)  (1377 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 292)  (1378 292)  routing T_26_18.lc_trk_g1_6 <X> T_26_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1379 292)  (1379 292)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1380 292)  (1380 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 292)  (1381 292)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 292)  (1384 292)  LC_2 Logic Functioning bit
 (3 5)  (1351 293)  (1351 293)  routing T_26_18.sp12_h_l_23 <X> T_26_18.sp12_h_r_0
 (22 5)  (1370 293)  (1370 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1372 293)  (1372 293)  routing T_26_18.top_op_2 <X> T_26_18.lc_trk_g1_2
 (25 5)  (1373 293)  (1373 293)  routing T_26_18.top_op_2 <X> T_26_18.lc_trk_g1_2
 (28 5)  (1376 293)  (1376 293)  routing T_26_18.lc_trk_g2_0 <X> T_26_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 293)  (1377 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 293)  (1378 293)  routing T_26_18.lc_trk_g1_6 <X> T_26_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1379 293)  (1379 293)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1380 293)  (1380 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1381 293)  (1381 293)  routing T_26_18.lc_trk_g3_1 <X> T_26_18.input_2_2
 (34 5)  (1382 293)  (1382 293)  routing T_26_18.lc_trk_g3_1 <X> T_26_18.input_2_2
 (26 6)  (1374 294)  (1374 294)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (1376 294)  (1376 294)  routing T_26_18.lc_trk_g2_0 <X> T_26_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 294)  (1377 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1379 294)  (1379 294)  routing T_26_18.lc_trk_g0_6 <X> T_26_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1380 294)  (1380 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 294)  (1384 294)  LC_3 Logic Functioning bit
 (22 7)  (1370 295)  (1370 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1371 295)  (1371 295)  routing T_26_18.sp12_h_r_14 <X> T_26_18.lc_trk_g1_6
 (26 7)  (1374 295)  (1374 295)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1376 295)  (1376 295)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 295)  (1377 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1379 295)  (1379 295)  routing T_26_18.lc_trk_g0_6 <X> T_26_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1380 295)  (1380 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1382 295)  (1382 295)  routing T_26_18.lc_trk_g1_2 <X> T_26_18.input_2_3
 (35 7)  (1383 295)  (1383 295)  routing T_26_18.lc_trk_g1_2 <X> T_26_18.input_2_3
 (14 8)  (1362 296)  (1362 296)  routing T_26_18.sp4_h_l_21 <X> T_26_18.lc_trk_g2_0
 (27 8)  (1375 296)  (1375 296)  routing T_26_18.lc_trk_g1_6 <X> T_26_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 296)  (1377 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 296)  (1378 296)  routing T_26_18.lc_trk_g1_6 <X> T_26_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1379 296)  (1379 296)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1380 296)  (1380 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1381 296)  (1381 296)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 296)  (1384 296)  LC_4 Logic Functioning bit
 (15 9)  (1363 297)  (1363 297)  routing T_26_18.sp4_h_l_21 <X> T_26_18.lc_trk_g2_0
 (16 9)  (1364 297)  (1364 297)  routing T_26_18.sp4_h_l_21 <X> T_26_18.lc_trk_g2_0
 (17 9)  (1365 297)  (1365 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (1376 297)  (1376 297)  routing T_26_18.lc_trk_g2_0 <X> T_26_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 297)  (1377 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1378 297)  (1378 297)  routing T_26_18.lc_trk_g1_6 <X> T_26_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (1379 297)  (1379 297)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1380 297)  (1380 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1381 297)  (1381 297)  routing T_26_18.lc_trk_g3_3 <X> T_26_18.input_2_4
 (34 9)  (1382 297)  (1382 297)  routing T_26_18.lc_trk_g3_3 <X> T_26_18.input_2_4
 (35 9)  (1383 297)  (1383 297)  routing T_26_18.lc_trk_g3_3 <X> T_26_18.input_2_4
 (4 10)  (1352 298)  (1352 298)  routing T_26_18.sp4_h_r_0 <X> T_26_18.sp4_v_t_43
 (6 10)  (1354 298)  (1354 298)  routing T_26_18.sp4_h_r_0 <X> T_26_18.sp4_v_t_43
 (21 10)  (1369 298)  (1369 298)  routing T_26_18.sp4_h_l_34 <X> T_26_18.lc_trk_g2_7
 (22 10)  (1370 298)  (1370 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1371 298)  (1371 298)  routing T_26_18.sp4_h_l_34 <X> T_26_18.lc_trk_g2_7
 (24 10)  (1372 298)  (1372 298)  routing T_26_18.sp4_h_l_34 <X> T_26_18.lc_trk_g2_7
 (5 11)  (1353 299)  (1353 299)  routing T_26_18.sp4_h_r_0 <X> T_26_18.sp4_v_t_43
 (21 11)  (1369 299)  (1369 299)  routing T_26_18.sp4_h_l_34 <X> T_26_18.lc_trk_g2_7
 (15 12)  (1363 300)  (1363 300)  routing T_26_18.sp4_v_t_28 <X> T_26_18.lc_trk_g3_1
 (16 12)  (1364 300)  (1364 300)  routing T_26_18.sp4_v_t_28 <X> T_26_18.lc_trk_g3_1
 (17 12)  (1365 300)  (1365 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1370 300)  (1370 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1371 300)  (1371 300)  routing T_26_18.sp12_v_b_11 <X> T_26_18.lc_trk_g3_3
 (27 12)  (1375 300)  (1375 300)  routing T_26_18.lc_trk_g1_6 <X> T_26_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 300)  (1377 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 300)  (1378 300)  routing T_26_18.lc_trk_g1_6 <X> T_26_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 300)  (1379 300)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 300)  (1380 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 300)  (1381 300)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 300)  (1384 300)  LC_6 Logic Functioning bit
 (8 13)  (1356 301)  (1356 301)  routing T_26_18.sp4_h_l_41 <X> T_26_18.sp4_v_b_10
 (9 13)  (1357 301)  (1357 301)  routing T_26_18.sp4_h_l_41 <X> T_26_18.sp4_v_b_10
 (10 13)  (1358 301)  (1358 301)  routing T_26_18.sp4_h_l_41 <X> T_26_18.sp4_v_b_10
 (28 13)  (1376 301)  (1376 301)  routing T_26_18.lc_trk_g2_0 <X> T_26_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 301)  (1377 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 301)  (1378 301)  routing T_26_18.lc_trk_g1_6 <X> T_26_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1379 301)  (1379 301)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1380 301)  (1380 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6


LogicTile_27_18

 (8 5)  (1410 293)  (1410 293)  routing T_27_18.sp4_h_l_47 <X> T_27_18.sp4_v_b_4
 (9 5)  (1411 293)  (1411 293)  routing T_27_18.sp4_h_l_47 <X> T_27_18.sp4_v_b_4
 (10 5)  (1412 293)  (1412 293)  routing T_27_18.sp4_h_l_47 <X> T_27_18.sp4_v_b_4
 (6 6)  (1408 294)  (1408 294)  routing T_27_18.sp4_h_l_47 <X> T_27_18.sp4_v_t_38


LogicTile_28_18

 (10 3)  (1466 291)  (1466 291)  routing T_28_18.sp4_h_l_45 <X> T_28_18.sp4_v_t_36
 (19 15)  (1475 303)  (1475 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_18

 (10 8)  (1574 296)  (1574 296)  routing T_30_18.sp4_v_t_39 <X> T_30_18.sp4_h_r_7


LogicTile_31_18

 (5 0)  (1623 288)  (1623 288)  routing T_31_18.sp4_h_l_44 <X> T_31_18.sp4_h_r_0
 (4 1)  (1622 289)  (1622 289)  routing T_31_18.sp4_h_l_44 <X> T_31_18.sp4_h_r_0
 (5 8)  (1623 296)  (1623 296)  routing T_31_18.sp4_h_l_38 <X> T_31_18.sp4_h_r_6
 (4 9)  (1622 297)  (1622 297)  routing T_31_18.sp4_h_l_38 <X> T_31_18.sp4_h_r_6
 (5 14)  (1623 302)  (1623 302)  routing T_31_18.sp4_h_r_6 <X> T_31_18.sp4_h_l_44
 (4 15)  (1622 303)  (1622 303)  routing T_31_18.sp4_h_r_6 <X> T_31_18.sp4_h_l_44


IO_Tile_33_18

 (13 3)  (1739 291)  (1739 291)  routing T_33_18.span4_horz_31 <X> T_33_18.span4_vert_b_1
 (13 7)  (1739 295)  (1739 295)  routing T_33_18.span4_horz_13 <X> T_33_18.span4_vert_b_2
 (14 7)  (1740 295)  (1740 295)  routing T_33_18.span4_horz_13 <X> T_33_18.span4_vert_b_2
 (11 12)  (1737 300)  (1737 300)  routing T_33_18.span4_horz_19 <X> T_33_18.span4_vert_t_15
 (12 12)  (1738 300)  (1738 300)  routing T_33_18.span4_horz_19 <X> T_33_18.span4_vert_t_15


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (4 2)  (13 274)  (13 274)  routing T_0_17.span4_horz_34 <X> T_0_17.lc_trk_g0_2
 (5 3)  (12 275)  (12 275)  routing T_0_17.span4_horz_34 <X> T_0_17.lc_trk_g0_2
 (6 3)  (11 275)  (11 275)  routing T_0_17.span4_horz_34 <X> T_0_17.lc_trk_g0_2
 (7 3)  (10 275)  (10 275)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (12 5)  (5 277)  (5 277)  routing T_0_17.lc_trk_g0_2 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_0 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (4 8)  (13 280)  (13 280)  routing T_0_17.logic_op_rgt_0 <X> T_0_17.lc_trk_g1_0
 (4 9)  (13 281)  (13 281)  routing T_0_17.logic_op_rgt_0 <X> T_0_17.lc_trk_g1_0
 (7 9)  (10 281)  (10 281)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_rgt_0 lc_trk_g1_0


LogicTile_1_17

 (27 0)  (45 272)  (45 272)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 272)  (47 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 272)  (48 272)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 272)  (49 272)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 272)  (50 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (54 272)  (54 272)  LC_0 Logic Functioning bit
 (37 0)  (55 272)  (55 272)  LC_0 Logic Functioning bit
 (38 0)  (56 272)  (56 272)  LC_0 Logic Functioning bit
 (39 0)  (57 272)  (57 272)  LC_0 Logic Functioning bit
 (41 0)  (59 272)  (59 272)  LC_0 Logic Functioning bit
 (43 0)  (61 272)  (61 272)  LC_0 Logic Functioning bit
 (30 1)  (48 273)  (48 273)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 273)  (49 273)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 273)  (54 273)  LC_0 Logic Functioning bit
 (37 1)  (55 273)  (55 273)  LC_0 Logic Functioning bit
 (38 1)  (56 273)  (56 273)  LC_0 Logic Functioning bit
 (39 1)  (57 273)  (57 273)  LC_0 Logic Functioning bit
 (41 1)  (59 273)  (59 273)  LC_0 Logic Functioning bit
 (43 1)  (61 273)  (61 273)  LC_0 Logic Functioning bit
 (22 2)  (40 274)  (40 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (22 7)  (40 279)  (40 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (41 279)  (41 279)  routing T_1_17.sp12_h_l_21 <X> T_1_17.lc_trk_g1_6
 (25 7)  (43 279)  (43 279)  routing T_1_17.sp12_h_l_21 <X> T_1_17.lc_trk_g1_6
 (0 12)  (18 284)  (18 284)  routing T_1_17.glb_netwk_2 <X> T_1_17.glb2local_3
 (1 12)  (19 284)  (19 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3


LogicTile_2_17

 (3 10)  (75 282)  (75 282)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_h_l_22
 (3 11)  (75 283)  (75 283)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_h_l_22
 (8 14)  (80 286)  (80 286)  routing T_2_17.sp4_h_r_2 <X> T_2_17.sp4_h_l_47
 (10 14)  (82 286)  (82 286)  routing T_2_17.sp4_h_r_2 <X> T_2_17.sp4_h_l_47


LogicTile_6_17

 (12 2)  (300 274)  (300 274)  routing T_6_17.sp4_h_r_11 <X> T_6_17.sp4_h_l_39
 (13 3)  (301 275)  (301 275)  routing T_6_17.sp4_h_r_11 <X> T_6_17.sp4_h_l_39


RAM_Tile_8_17

 (3 0)  (399 272)  (399 272)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_b_0
 (5 0)  (401 272)  (401 272)  routing T_8_17.sp4_v_b_0 <X> T_8_17.sp4_h_r_0
 (11 0)  (407 272)  (407 272)  routing T_8_17.sp4_v_t_43 <X> T_8_17.sp4_v_b_2
 (13 0)  (409 272)  (409 272)  routing T_8_17.sp4_v_t_43 <X> T_8_17.sp4_v_b_2
 (25 0)  (421 272)  (421 272)  routing T_8_17.sp4_h_r_10 <X> T_8_17.lc_trk_g0_2
 (26 0)  (422 272)  (422 272)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input0_0
 (3 1)  (399 273)  (399 273)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_b_0
 (6 1)  (402 273)  (402 273)  routing T_8_17.sp4_v_b_0 <X> T_8_17.sp4_h_r_0
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (418 273)  (418 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 273)  (419 273)  routing T_8_17.sp4_h_r_10 <X> T_8_17.lc_trk_g0_2
 (24 1)  (420 273)  (420 273)  routing T_8_17.sp4_h_r_10 <X> T_8_17.lc_trk_g0_2
 (26 1)  (422 273)  (422 273)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input0_0
 (27 1)  (423 273)  (423 273)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input0_0
 (28 1)  (424 273)  (424 273)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input0_0
 (29 1)  (425 273)  (425 273)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (396 274)  (396 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (402 274)  (402 274)  routing T_8_17.sp4_v_b_9 <X> T_8_17.sp4_v_t_37
 (21 2)  (417 274)  (417 274)  routing T_8_17.sp4_h_r_23 <X> T_8_17.lc_trk_g0_7
 (22 2)  (418 274)  (418 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_23 lc_trk_g0_7
 (23 2)  (419 274)  (419 274)  routing T_8_17.sp4_h_r_23 <X> T_8_17.lc_trk_g0_7
 (24 2)  (420 274)  (420 274)  routing T_8_17.sp4_h_r_23 <X> T_8_17.lc_trk_g0_7
 (26 2)  (422 274)  (422 274)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.input0_1
 (5 3)  (401 275)  (401 275)  routing T_8_17.sp4_v_b_9 <X> T_8_17.sp4_v_t_37
 (8 3)  (404 275)  (404 275)  routing T_8_17.sp4_h_r_1 <X> T_8_17.sp4_v_t_36
 (9 3)  (405 275)  (405 275)  routing T_8_17.sp4_h_r_1 <X> T_8_17.sp4_v_t_36
 (14 3)  (410 275)  (410 275)  routing T_8_17.sp4_h_r_4 <X> T_8_17.lc_trk_g0_4
 (15 3)  (411 275)  (411 275)  routing T_8_17.sp4_h_r_4 <X> T_8_17.lc_trk_g0_4
 (16 3)  (412 275)  (412 275)  routing T_8_17.sp4_h_r_4 <X> T_8_17.lc_trk_g0_4
 (17 3)  (413 275)  (413 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (417 275)  (417 275)  routing T_8_17.sp4_h_r_23 <X> T_8_17.lc_trk_g0_7
 (26 3)  (422 275)  (422 275)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.input0_1
 (29 3)  (425 275)  (425 275)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (16 4)  (412 276)  (412 276)  routing T_8_17.sp12_h_l_14 <X> T_8_17.lc_trk_g1_1
 (17 4)  (413 276)  (413 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (18 5)  (414 277)  (414 277)  routing T_8_17.sp12_h_l_14 <X> T_8_17.lc_trk_g1_1
 (27 5)  (423 277)  (423 277)  routing T_8_17.lc_trk_g1_1 <X> T_8_17.input0_2
 (29 5)  (425 277)  (425 277)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (3 6)  (399 278)  (399 278)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_t_23
 (17 6)  (413 278)  (413 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (3 7)  (399 279)  (399 279)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_t_23
 (18 7)  (414 279)  (414 279)  routing T_8_17.sp4_r_v_b_29 <X> T_8_17.lc_trk_g1_5
 (26 7)  (422 279)  (422 279)  routing T_8_17.lc_trk_g2_3 <X> T_8_17.input0_3
 (28 7)  (424 279)  (424 279)  routing T_8_17.lc_trk_g2_3 <X> T_8_17.input0_3
 (29 7)  (425 279)  (425 279)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (15 8)  (411 280)  (411 280)  routing T_8_17.sp4_h_r_33 <X> T_8_17.lc_trk_g2_1
 (16 8)  (412 280)  (412 280)  routing T_8_17.sp4_h_r_33 <X> T_8_17.lc_trk_g2_1
 (17 8)  (413 280)  (413 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (414 280)  (414 280)  routing T_8_17.sp4_h_r_33 <X> T_8_17.lc_trk_g2_1
 (21 8)  (417 280)  (417 280)  routing T_8_17.rgt_op_3 <X> T_8_17.lc_trk_g2_3
 (22 8)  (418 280)  (418 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (420 280)  (420 280)  routing T_8_17.rgt_op_3 <X> T_8_17.lc_trk_g2_3
 (26 8)  (422 280)  (422 280)  routing T_8_17.lc_trk_g0_4 <X> T_8_17.input0_4
 (29 9)  (425 281)  (425 281)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (15 10)  (411 282)  (411 282)  routing T_8_17.tnl_op_5 <X> T_8_17.lc_trk_g2_5
 (17 10)  (413 282)  (413 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (422 282)  (422 282)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.input0_5
 (18 11)  (414 283)  (414 283)  routing T_8_17.tnl_op_5 <X> T_8_17.lc_trk_g2_5
 (28 11)  (424 283)  (424 283)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.input0_5
 (29 11)  (425 283)  (425 283)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_5 input0_5
 (12 12)  (408 284)  (408 284)  routing T_8_17.sp4_v_t_46 <X> T_8_17.sp4_h_r_11
 (26 13)  (422 285)  (422 285)  routing T_8_17.lc_trk_g0_2 <X> T_8_17.input0_6
 (29 13)  (425 285)  (425 285)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (21 14)  (417 286)  (417 286)  routing T_8_17.rgt_op_7 <X> T_8_17.lc_trk_g3_7
 (22 14)  (418 286)  (418 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (420 286)  (420 286)  routing T_8_17.rgt_op_7 <X> T_8_17.lc_trk_g3_7
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE
 (28 15)  (424 287)  (424 287)  routing T_8_17.lc_trk_g2_1 <X> T_8_17.input0_7
 (29 15)  (425 287)  (425 287)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7


LogicTile_9_17

 (15 0)  (453 272)  (453 272)  routing T_9_17.sp4_h_r_9 <X> T_9_17.lc_trk_g0_1
 (16 0)  (454 272)  (454 272)  routing T_9_17.sp4_h_r_9 <X> T_9_17.lc_trk_g0_1
 (17 0)  (455 272)  (455 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (456 272)  (456 272)  routing T_9_17.sp4_h_r_9 <X> T_9_17.lc_trk_g0_1
 (25 0)  (463 272)  (463 272)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 273)  (461 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (25 1)  (463 273)  (463 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (13 2)  (451 274)  (451 274)  routing T_9_17.sp4_h_r_2 <X> T_9_17.sp4_v_t_39
 (26 2)  (464 274)  (464 274)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 274)  (468 274)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (12 3)  (450 275)  (450 275)  routing T_9_17.sp4_h_r_2 <X> T_9_17.sp4_v_t_39
 (28 3)  (466 275)  (466 275)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 275)  (468 275)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (47 3)  (485 275)  (485 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (452 276)  (452 276)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g1_0
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (14 5)  (452 277)  (452 277)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g1_0
 (15 5)  (453 277)  (453 277)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g1_0
 (16 5)  (454 277)  (454 277)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g1_0
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (14 6)  (452 278)  (452 278)  routing T_9_17.sp12_h_l_3 <X> T_9_17.lc_trk_g1_4
 (15 6)  (453 278)  (453 278)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g1_5
 (16 6)  (454 278)  (454 278)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g1_5
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (459 278)  (459 278)  routing T_9_17.sp4_v_b_7 <X> T_9_17.lc_trk_g1_7
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (461 278)  (461 278)  routing T_9_17.sp4_v_b_7 <X> T_9_17.lc_trk_g1_7
 (28 6)  (466 278)  (466 278)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 278)  (468 278)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (41 6)  (479 278)  (479 278)  LC_3 Logic Functioning bit
 (43 6)  (481 278)  (481 278)  LC_3 Logic Functioning bit
 (8 7)  (446 279)  (446 279)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_41
 (9 7)  (447 279)  (447 279)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_41
 (10 7)  (448 279)  (448 279)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_41
 (14 7)  (452 279)  (452 279)  routing T_9_17.sp12_h_l_3 <X> T_9_17.lc_trk_g1_4
 (15 7)  (453 279)  (453 279)  routing T_9_17.sp12_h_l_3 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (456 279)  (456 279)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g1_5
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 279)  (469 279)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (41 7)  (479 279)  (479 279)  LC_3 Logic Functioning bit
 (43 7)  (481 279)  (481 279)  LC_3 Logic Functioning bit
 (10 9)  (448 281)  (448 281)  routing T_9_17.sp4_h_r_2 <X> T_9_17.sp4_v_b_7
 (14 9)  (452 281)  (452 281)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g2_0
 (15 9)  (453 281)  (453 281)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g2_0
 (16 9)  (454 281)  (454 281)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g2_0
 (17 9)  (455 281)  (455 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_h_l_15 <X> T_9_17.lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.sp4_h_l_15 <X> T_9_17.lc_trk_g2_2
 (25 9)  (463 281)  (463 281)  routing T_9_17.sp4_h_l_15 <X> T_9_17.lc_trk_g2_2
 (15 10)  (453 282)  (453 282)  routing T_9_17.sp4_h_l_24 <X> T_9_17.lc_trk_g2_5
 (16 10)  (454 282)  (454 282)  routing T_9_17.sp4_h_l_24 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (456 282)  (456 282)  routing T_9_17.sp4_h_l_24 <X> T_9_17.lc_trk_g2_5
 (27 10)  (465 282)  (465 282)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 282)  (468 282)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 282)  (473 282)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.input_2_5
 (37 10)  (475 282)  (475 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (15 11)  (453 283)  (453 283)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g2_4
 (16 11)  (454 283)  (454 283)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (461 283)  (461 283)  routing T_9_17.sp4_h_r_30 <X> T_9_17.lc_trk_g2_6
 (24 11)  (462 283)  (462 283)  routing T_9_17.sp4_h_r_30 <X> T_9_17.lc_trk_g2_6
 (25 11)  (463 283)  (463 283)  routing T_9_17.sp4_h_r_30 <X> T_9_17.lc_trk_g2_6
 (26 11)  (464 283)  (464 283)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 283)  (465 283)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 283)  (470 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (472 283)  (472 283)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.input_2_5
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (38 11)  (476 283)  (476 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (26 12)  (464 284)  (464 284)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 284)  (475 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (40 12)  (478 284)  (478 284)  LC_6 Logic Functioning bit
 (43 12)  (481 284)  (481 284)  LC_6 Logic Functioning bit
 (50 12)  (488 284)  (488 284)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (446 285)  (446 285)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_b_10
 (19 13)  (457 285)  (457 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (460 285)  (460 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 285)  (461 285)  routing T_9_17.sp4_v_b_42 <X> T_9_17.lc_trk_g3_2
 (24 13)  (462 285)  (462 285)  routing T_9_17.sp4_v_b_42 <X> T_9_17.lc_trk_g3_2
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 285)  (465 285)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 285)  (474 285)  LC_6 Logic Functioning bit
 (38 13)  (476 285)  (476 285)  LC_6 Logic Functioning bit
 (41 13)  (479 285)  (479 285)  LC_6 Logic Functioning bit
 (43 13)  (481 285)  (481 285)  LC_6 Logic Functioning bit
 (26 14)  (464 286)  (464 286)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 286)  (466 286)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 286)  (468 286)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (41 14)  (479 286)  (479 286)  LC_7 Logic Functioning bit
 (50 14)  (488 286)  (488 286)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (446 287)  (446 287)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_47
 (9 15)  (447 287)  (447 287)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_47
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 287)  (461 287)  routing T_9_17.sp4_h_r_30 <X> T_9_17.lc_trk_g3_6
 (24 15)  (462 287)  (462 287)  routing T_9_17.sp4_h_r_30 <X> T_9_17.lc_trk_g3_6
 (25 15)  (463 287)  (463 287)  routing T_9_17.sp4_h_r_30 <X> T_9_17.lc_trk_g3_6
 (26 15)  (464 287)  (464 287)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 287)  (465 287)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (39 15)  (477 287)  (477 287)  LC_7 Logic Functioning bit
 (42 15)  (480 287)  (480 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 272)  (516 272)  routing T_10_17.bot_op_3 <X> T_10_17.lc_trk_g0_3
 (26 0)  (518 272)  (518 272)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 272)  (527 272)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_0
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (40 0)  (532 272)  (532 272)  LC_0 Logic Functioning bit
 (41 0)  (533 272)  (533 272)  LC_0 Logic Functioning bit
 (42 0)  (534 272)  (534 272)  LC_0 Logic Functioning bit
 (43 0)  (535 272)  (535 272)  LC_0 Logic Functioning bit
 (26 1)  (518 273)  (518 273)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 273)  (519 273)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 273)  (522 273)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 273)  (527 273)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_0
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (40 1)  (532 273)  (532 273)  LC_0 Logic Functioning bit
 (41 1)  (533 273)  (533 273)  LC_0 Logic Functioning bit
 (53 1)  (545 273)  (545 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (497 274)  (497 274)  routing T_10_17.sp4_v_t_43 <X> T_10_17.sp4_h_l_37
 (15 2)  (507 274)  (507 274)  routing T_10_17.sp4_h_r_5 <X> T_10_17.lc_trk_g0_5
 (16 2)  (508 274)  (508 274)  routing T_10_17.sp4_h_r_5 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (515 274)  (515 274)  routing T_10_17.sp12_h_l_12 <X> T_10_17.lc_trk_g0_7
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (46 2)  (538 274)  (538 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (539 274)  (539 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (544 274)  (544 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (496 275)  (496 275)  routing T_10_17.sp4_v_t_43 <X> T_10_17.sp4_h_l_37
 (6 3)  (498 275)  (498 275)  routing T_10_17.sp4_v_t_43 <X> T_10_17.sp4_h_l_37
 (18 3)  (510 275)  (510 275)  routing T_10_17.sp4_h_r_5 <X> T_10_17.lc_trk_g0_5
 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 275)  (516 275)  routing T_10_17.bot_op_6 <X> T_10_17.lc_trk_g0_6
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (1 4)  (493 276)  (493 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (507 276)  (507 276)  routing T_10_17.sp12_h_r_1 <X> T_10_17.lc_trk_g1_1
 (17 4)  (509 276)  (509 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (510 276)  (510 276)  routing T_10_17.sp12_h_r_1 <X> T_10_17.lc_trk_g1_1
 (21 4)  (513 276)  (513 276)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 276)  (522 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 276)  (527 276)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.input_2_2
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (40 4)  (532 276)  (532 276)  LC_2 Logic Functioning bit
 (41 4)  (533 276)  (533 276)  LC_2 Logic Functioning bit
 (42 4)  (534 276)  (534 276)  LC_2 Logic Functioning bit
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (0 5)  (492 277)  (492 277)  routing T_10_17.glb_netwk_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (18 5)  (510 277)  (510 277)  routing T_10_17.sp12_h_r_1 <X> T_10_17.lc_trk_g1_1
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 277)  (519 277)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 277)  (524 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (526 277)  (526 277)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.input_2_2
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (40 5)  (532 277)  (532 277)  LC_2 Logic Functioning bit
 (41 5)  (533 277)  (533 277)  LC_2 Logic Functioning bit
 (51 5)  (543 277)  (543 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (545 277)  (545 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (495 278)  (495 278)  routing T_10_17.sp12_h_r_0 <X> T_10_17.sp12_v_t_23
 (11 6)  (503 278)  (503 278)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_v_t_40
 (13 6)  (505 278)  (505 278)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_v_t_40
 (14 6)  (506 278)  (506 278)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g1_4
 (17 6)  (509 278)  (509 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 278)  (510 278)  routing T_10_17.wire_logic_cluster/lc_5/out <X> T_10_17.lc_trk_g1_5
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (3 7)  (495 279)  (495 279)  routing T_10_17.sp12_h_r_0 <X> T_10_17.sp12_v_t_23
 (12 7)  (504 279)  (504 279)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_v_t_40
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 280)  (510 280)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g2_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (14 10)  (506 282)  (506 282)  routing T_10_17.rgt_op_4 <X> T_10_17.lc_trk_g2_4
 (21 10)  (513 282)  (513 282)  routing T_10_17.wire_logic_cluster/lc_7/out <X> T_10_17.lc_trk_g2_7
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (39 10)  (531 282)  (531 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (15 11)  (507 283)  (507 283)  routing T_10_17.rgt_op_4 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (523 283)  (523 283)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (38 11)  (530 283)  (530 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (51 11)  (543 283)  (543 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (26 12)  (518 284)  (518 284)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 284)  (532 284)  LC_6 Logic Functioning bit
 (42 12)  (534 284)  (534 284)  LC_6 Logic Functioning bit
 (51 12)  (543 284)  (543 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 285)  (522 285)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 285)  (532 285)  LC_6 Logic Functioning bit
 (41 13)  (533 285)  (533 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 286)  (496 286)  routing T_10_17.sp4_h_r_9 <X> T_10_17.sp4_v_t_44
 (5 14)  (497 286)  (497 286)  routing T_10_17.sp4_v_t_38 <X> T_10_17.sp4_h_l_44
 (11 14)  (503 286)  (503 286)  routing T_10_17.sp4_h_r_5 <X> T_10_17.sp4_v_t_46
 (13 14)  (505 286)  (505 286)  routing T_10_17.sp4_h_r_5 <X> T_10_17.sp4_v_t_46
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (513 286)  (513 286)  routing T_10_17.sp4_v_t_18 <X> T_10_17.lc_trk_g3_7
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp4_v_t_18 <X> T_10_17.lc_trk_g3_7
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (41 14)  (533 286)  (533 286)  LC_7 Logic Functioning bit
 (43 14)  (535 286)  (535 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (0 15)  (492 287)  (492 287)  routing T_10_17.glb_netwk_2 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (4 15)  (496 287)  (496 287)  routing T_10_17.sp4_v_t_38 <X> T_10_17.sp4_h_l_44
 (5 15)  (497 287)  (497 287)  routing T_10_17.sp4_h_r_9 <X> T_10_17.sp4_v_t_44
 (6 15)  (498 287)  (498 287)  routing T_10_17.sp4_v_t_38 <X> T_10_17.sp4_h_l_44
 (11 15)  (503 287)  (503 287)  routing T_10_17.sp4_h_r_3 <X> T_10_17.sp4_h_l_46
 (12 15)  (504 287)  (504 287)  routing T_10_17.sp4_h_r_5 <X> T_10_17.sp4_v_t_46
 (13 15)  (505 287)  (505 287)  routing T_10_17.sp4_h_r_3 <X> T_10_17.sp4_h_l_46
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (40 15)  (532 287)  (532 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit
 (51 15)  (543 287)  (543 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_17

 (9 0)  (555 272)  (555 272)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_h_r_1
 (14 0)  (560 272)  (560 272)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g0_0
 (21 0)  (567 272)  (567 272)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (51 1)  (597 273)  (597 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (551 274)  (551 274)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_h_l_37
 (12 2)  (558 274)  (558 274)  routing T_11_17.sp4_v_t_45 <X> T_11_17.sp4_h_l_39
 (13 2)  (559 274)  (559 274)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_t_39
 (14 2)  (560 274)  (560 274)  routing T_11_17.lft_op_4 <X> T_11_17.lc_trk_g0_4
 (26 2)  (572 274)  (572 274)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 274)  (581 274)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_1
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (40 2)  (586 274)  (586 274)  LC_1 Logic Functioning bit
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (42 2)  (588 274)  (588 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (4 3)  (550 275)  (550 275)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_h_l_37
 (6 3)  (552 275)  (552 275)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_h_l_37
 (8 3)  (554 275)  (554 275)  routing T_11_17.sp4_v_b_10 <X> T_11_17.sp4_v_t_36
 (10 3)  (556 275)  (556 275)  routing T_11_17.sp4_v_b_10 <X> T_11_17.sp4_v_t_36
 (11 3)  (557 275)  (557 275)  routing T_11_17.sp4_v_t_45 <X> T_11_17.sp4_h_l_39
 (12 3)  (558 275)  (558 275)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_t_39
 (13 3)  (559 275)  (559 275)  routing T_11_17.sp4_v_t_45 <X> T_11_17.sp4_h_l_39
 (15 3)  (561 275)  (561 275)  routing T_11_17.lft_op_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (579 275)  (579 275)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_1
 (34 3)  (580 275)  (580 275)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_1
 (35 3)  (581 275)  (581 275)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (561 276)  (561 276)  routing T_11_17.lft_op_1 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 276)  (564 276)  routing T_11_17.lft_op_1 <X> T_11_17.lc_trk_g1_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (46 4)  (592 276)  (592 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 276)  (596 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 277)  (546 277)  routing T_11_17.glb_netwk_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (569 277)  (569 277)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g1_2
 (25 5)  (571 277)  (571 277)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g1_2
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (13 6)  (559 278)  (559 278)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_t_40
 (21 6)  (567 278)  (567 278)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g1_7
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 278)  (570 278)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g1_7
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (40 6)  (586 278)  (586 278)  LC_3 Logic Functioning bit
 (42 6)  (588 278)  (588 278)  LC_3 Logic Functioning bit
 (46 6)  (592 278)  (592 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (558 279)  (558 279)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_t_40
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 279)  (570 279)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g1_6
 (25 7)  (571 279)  (571 279)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g1_6
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (41 7)  (587 279)  (587 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (43 7)  (589 279)  (589 279)  LC_3 Logic Functioning bit
 (51 7)  (597 279)  (597 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (555 280)  (555 280)  routing T_11_17.sp4_v_t_42 <X> T_11_17.sp4_h_r_7
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (51 8)  (597 280)  (597 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (5 10)  (551 282)  (551 282)  routing T_11_17.sp4_v_t_37 <X> T_11_17.sp4_h_l_43
 (14 10)  (560 282)  (560 282)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g2_4
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.bnl_op_5 <X> T_11_17.lc_trk_g2_5
 (28 10)  (574 282)  (574 282)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (51 10)  (597 282)  (597 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (550 283)  (550 283)  routing T_11_17.sp4_v_t_37 <X> T_11_17.sp4_h_l_43
 (6 11)  (552 283)  (552 283)  routing T_11_17.sp4_v_t_37 <X> T_11_17.sp4_h_l_43
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (564 283)  (564 283)  routing T_11_17.bnl_op_5 <X> T_11_17.lc_trk_g2_5
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (41 11)  (587 283)  (587 283)  LC_5 Logic Functioning bit
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (51 11)  (597 283)  (597 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (599 283)  (599 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (567 284)  (567 284)  routing T_11_17.bnl_op_3 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (51 12)  (597 284)  (597 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (567 285)  (567 285)  routing T_11_17.bnl_op_3 <X> T_11_17.lc_trk_g3_3
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (40 13)  (586 285)  (586 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 286)  (560 286)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g3_4
 (25 14)  (571 286)  (571 286)  routing T_11_17.bnl_op_6 <X> T_11_17.lc_trk_g3_6
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 286)  (581 286)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (37 14)  (583 286)  (583 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (40 14)  (586 286)  (586 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (42 14)  (588 286)  (588 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (51 14)  (597 286)  (597 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (546 287)  (546 287)  routing T_11_17.glb_netwk_2 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (571 287)  (571 287)  routing T_11_17.bnl_op_6 <X> T_11_17.lc_trk_g3_6
 (28 15)  (574 287)  (574 287)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (579 287)  (579 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (34 15)  (580 287)  (580 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (35 15)  (581 287)  (581 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (36 15)  (582 287)  (582 287)  LC_7 Logic Functioning bit
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (40 15)  (586 287)  (586 287)  LC_7 Logic Functioning bit
 (41 15)  (587 287)  (587 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.top_op_3 <X> T_12_17.lc_trk_g0_3
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.input_2_0
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (42 0)  (642 272)  (642 272)  LC_0 Logic Functioning bit
 (6 1)  (606 273)  (606 273)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_h_r_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (621 273)  (621 273)  routing T_12_17.top_op_3 <X> T_12_17.lc_trk_g0_3
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.top_op_2 <X> T_12_17.lc_trk_g0_2
 (25 1)  (625 273)  (625 273)  routing T_12_17.top_op_2 <X> T_12_17.lc_trk_g0_2
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.input_2_0
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (14 3)  (614 275)  (614 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (25 3)  (625 275)  (625 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (12 4)  (612 276)  (612 276)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_r_5
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (635 276)  (635 276)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.input_2_2
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (40 4)  (640 276)  (640 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (14 5)  (614 277)  (614 277)  routing T_12_17.sp4_r_v_b_24 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 277)  (633 277)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.input_2_2
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (4 6)  (604 278)  (604 278)  routing T_12_17.sp4_h_r_3 <X> T_12_17.sp4_v_t_38
 (8 6)  (608 278)  (608 278)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_h_l_41
 (9 6)  (609 278)  (609 278)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_h_l_41
 (12 6)  (612 278)  (612 278)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_40
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (605 279)  (605 279)  routing T_12_17.sp4_h_r_3 <X> T_12_17.sp4_v_t_38
 (11 7)  (611 279)  (611 279)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_40
 (13 7)  (613 279)  (613 279)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_40
 (18 7)  (618 279)  (618 279)  routing T_12_17.sp4_r_v_b_29 <X> T_12_17.lc_trk_g1_5
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (47 7)  (647 279)  (647 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 8)  (608 280)  (608 280)  routing T_12_17.sp4_h_l_46 <X> T_12_17.sp4_h_r_7
 (10 8)  (610 280)  (610 280)  routing T_12_17.sp4_h_l_46 <X> T_12_17.sp4_h_r_7
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g2_1
 (21 8)  (621 280)  (621 280)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 280)  (623 280)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g2_3
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 280)  (635 280)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.input_2_4
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (15 9)  (615 281)  (615 281)  routing T_12_17.sp4_v_t_29 <X> T_12_17.lc_trk_g2_0
 (16 9)  (616 281)  (616 281)  routing T_12_17.sp4_v_t_29 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 281)  (630 281)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (633 281)  (633 281)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.input_2_4
 (35 9)  (635 281)  (635 281)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.input_2_4
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (47 9)  (647 281)  (647 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (3 10)  (603 282)  (603 282)  routing T_12_17.sp12_v_t_22 <X> T_12_17.sp12_h_l_22
 (8 10)  (608 282)  (608 282)  routing T_12_17.sp4_v_t_36 <X> T_12_17.sp4_h_l_42
 (9 10)  (609 282)  (609 282)  routing T_12_17.sp4_v_t_36 <X> T_12_17.sp4_h_l_42
 (10 10)  (610 282)  (610 282)  routing T_12_17.sp4_v_t_36 <X> T_12_17.sp4_h_l_42
 (16 10)  (616 282)  (616 282)  routing T_12_17.sp4_v_b_37 <X> T_12_17.lc_trk_g2_5
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.sp4_v_b_37 <X> T_12_17.lc_trk_g2_5
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.tnl_op_7 <X> T_12_17.lc_trk_g2_7
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (39 10)  (639 282)  (639 282)  LC_5 Logic Functioning bit
 (40 10)  (640 282)  (640 282)  LC_5 Logic Functioning bit
 (42 10)  (642 282)  (642 282)  LC_5 Logic Functioning bit
 (15 11)  (615 283)  (615 283)  routing T_12_17.sp4_v_t_33 <X> T_12_17.lc_trk_g2_4
 (16 11)  (616 283)  (616 283)  routing T_12_17.sp4_v_t_33 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (618 283)  (618 283)  routing T_12_17.sp4_v_b_37 <X> T_12_17.lc_trk_g2_5
 (21 11)  (621 283)  (621 283)  routing T_12_17.tnl_op_7 <X> T_12_17.lc_trk_g2_7
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 283)  (625 283)  routing T_12_17.sp4_r_v_b_38 <X> T_12_17.lc_trk_g2_6
 (26 11)  (626 283)  (626 283)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 283)  (630 283)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 283)  (640 283)  LC_5 Logic Functioning bit
 (42 11)  (642 283)  (642 283)  LC_5 Logic Functioning bit
 (14 12)  (614 284)  (614 284)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g3_0
 (15 12)  (615 284)  (615 284)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g3_1
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (25 12)  (625 284)  (625 284)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g3_2
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (50 12)  (650 284)  (650 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (615 285)  (615 285)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (621 285)  (621 285)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g3_2
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (47 13)  (647 285)  (647 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (8 14)  (608 286)  (608 286)  routing T_12_17.sp4_v_t_47 <X> T_12_17.sp4_h_l_47
 (9 14)  (609 286)  (609 286)  routing T_12_17.sp4_v_t_47 <X> T_12_17.sp4_h_l_47
 (21 14)  (621 286)  (621 286)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g3_7
 (15 15)  (615 287)  (615 287)  routing T_12_17.sp4_v_t_33 <X> T_12_17.lc_trk_g3_4
 (16 15)  (616 287)  (616 287)  routing T_12_17.sp4_v_t_33 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (621 287)  (621 287)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g3_7


LogicTile_13_17

 (14 0)  (668 272)  (668 272)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (44 0)  (698 272)  (698 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (48 0)  (702 272)  (702 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (668 273)  (668 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (15 1)  (669 273)  (669 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (660 274)  (660 274)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_t_37
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (44 2)  (698 274)  (698 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (11 3)  (665 275)  (665 275)  routing T_13_17.sp4_h_r_2 <X> T_13_17.sp4_h_l_39
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (46 3)  (700 275)  (700 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (668 276)  (668 276)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (21 4)  (675 276)  (675 276)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 276)  (679 276)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g1_2
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (44 4)  (698 276)  (698 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (47 4)  (701 276)  (701 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (705 276)  (705 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (14 5)  (668 277)  (668 277)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (15 5)  (669 277)  (669 277)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (16 5)  (670 277)  (670 277)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (51 5)  (705 277)  (705 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g1_7
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (44 6)  (698 278)  (698 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (48 6)  (702 278)  (702 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (21 7)  (675 279)  (675 279)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g1_7
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (677 279)  (677 279)  routing T_13_17.sp4_h_r_6 <X> T_13_17.lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.sp4_h_r_6 <X> T_13_17.lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.sp4_h_r_6 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (51 7)  (705 279)  (705 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (659 280)  (659 280)  routing T_13_17.sp4_v_b_0 <X> T_13_17.sp4_h_r_6
 (8 8)  (662 280)  (662 280)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_h_r_7
 (15 8)  (669 280)  (669 280)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g2_1
 (16 8)  (670 280)  (670 280)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.tnr_op_3 <X> T_13_17.lc_trk_g2_3
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (44 8)  (698 280)  (698 280)  LC_4 Logic Functioning bit
 (51 8)  (705 280)  (705 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (658 281)  (658 281)  routing T_13_17.sp4_v_b_0 <X> T_13_17.sp4_h_r_6
 (6 9)  (660 281)  (660 281)  routing T_13_17.sp4_v_b_0 <X> T_13_17.sp4_h_r_6
 (18 9)  (672 281)  (672 281)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g2_1
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (47 9)  (701 281)  (701 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (44 10)  (698 282)  (698 282)  LC_5 Logic Functioning bit
 (46 10)  (700 282)  (700 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (14 12)  (668 284)  (668 284)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g3_0
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.tnr_op_3 <X> T_13_17.lc_trk_g3_3
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (44 12)  (698 284)  (698 284)  LC_6 Logic Functioning bit
 (48 12)  (702 284)  (702 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (705 284)  (705 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (48 13)  (702 285)  (702 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (6 14)  (660 286)  (660 286)  routing T_13_17.sp4_v_b_6 <X> T_13_17.sp4_v_t_44
 (8 14)  (662 286)  (662 286)  routing T_13_17.sp4_h_r_10 <X> T_13_17.sp4_h_l_47
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_v_t_16 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_v_t_16 <X> T_13_17.lc_trk_g3_5
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (44 14)  (698 286)  (698 286)  LC_7 Logic Functioning bit
 (47 14)  (701 286)  (701 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (654 287)  (654 287)  routing T_13_17.glb_netwk_2 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (659 287)  (659 287)  routing T_13_17.sp4_v_b_6 <X> T_13_17.sp4_v_t_44
 (19 15)  (673 287)  (673 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit
 (48 15)  (702 287)  (702 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_17

 (3 0)  (711 272)  (711 272)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_b_0
 (21 0)  (729 272)  (729 272)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g0_3
 (25 0)  (733 272)  (733 272)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g0_2
 (3 1)  (711 273)  (711 273)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_b_0
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g0_2
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (741 275)  (741 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_1
 (34 3)  (742 275)  (742 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_1
 (35 3)  (743 275)  (743 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_1
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (14 4)  (722 276)  (722 276)  routing T_14_17.lft_op_0 <X> T_14_17.lc_trk_g1_0
 (15 4)  (723 276)  (723 276)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g1_1
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (10 5)  (718 277)  (718 277)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_b_4
 (15 5)  (723 277)  (723 277)  routing T_14_17.lft_op_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.input_2_2
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (5 6)  (713 278)  (713 278)  routing T_14_17.sp4_v_t_44 <X> T_14_17.sp4_h_l_38
 (14 6)  (722 278)  (722 278)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g1_4
 (16 6)  (724 278)  (724 278)  routing T_14_17.sp4_v_b_13 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.sp4_v_b_13 <X> T_14_17.lc_trk_g1_5
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 278)  (731 278)  routing T_14_17.sp4_v_b_23 <X> T_14_17.lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.sp4_v_b_23 <X> T_14_17.lc_trk_g1_7
 (4 7)  (712 279)  (712 279)  routing T_14_17.sp4_v_t_44 <X> T_14_17.sp4_h_l_38
 (6 7)  (714 279)  (714 279)  routing T_14_17.sp4_v_t_44 <X> T_14_17.sp4_h_l_38
 (15 7)  (723 279)  (723 279)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g1_4
 (16 7)  (724 279)  (724 279)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (726 279)  (726 279)  routing T_14_17.sp4_v_b_13 <X> T_14_17.lc_trk_g1_5
 (21 8)  (729 280)  (729 280)  routing T_14_17.rgt_op_3 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 280)  (732 280)  routing T_14_17.rgt_op_3 <X> T_14_17.lc_trk_g2_3
 (25 8)  (733 280)  (733 280)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g2_2
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (47 8)  (755 280)  (755 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (760 280)  (760 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_r_v_b_32 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g2_2
 (25 9)  (733 281)  (733 281)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g2_2
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 281)  (741 281)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.input_2_4
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (47 9)  (755 281)  (755 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (759 281)  (759 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (711 282)  (711 282)  routing T_14_17.sp12_v_t_22 <X> T_14_17.sp12_h_l_22
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 282)  (731 282)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g2_7
 (21 11)  (729 283)  (729 283)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g2_7
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 284)  (743 284)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.input_2_6
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (40 12)  (748 284)  (748 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (53 12)  (761 284)  (761 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 285)  (742 285)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.input_2_6
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (40 14)  (748 286)  (748 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (53 14)  (761 286)  (761 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 287)  (740 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 287)  (741 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_7
 (34 15)  (742 287)  (742 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_7
 (35 15)  (743 287)  (743 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_7
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (15 1)  (777 273)  (777 273)  routing T_15_17.sp4_v_t_5 <X> T_15_17.lc_trk_g0_0
 (16 1)  (778 273)  (778 273)  routing T_15_17.sp4_v_t_5 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (778 274)  (778 274)  routing T_15_17.sp12_h_l_18 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (40 2)  (802 274)  (802 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (780 275)  (780 275)  routing T_15_17.sp12_h_l_18 <X> T_15_17.lc_trk_g0_5
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (796 275)  (796 275)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.input_2_1
 (35 3)  (797 275)  (797 275)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.input_2_1
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (9 4)  (771 276)  (771 276)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_h_r_4
 (10 4)  (772 276)  (772 276)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_h_r_4
 (25 4)  (787 276)  (787 276)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g1_2
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g1_2
 (1 6)  (763 278)  (763 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (777 278)  (777 278)  routing T_15_17.sp4_v_b_21 <X> T_15_17.lc_trk_g1_5
 (16 6)  (778 278)  (778 278)  routing T_15_17.sp4_v_b_21 <X> T_15_17.lc_trk_g1_5
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (46 6)  (808 278)  (808 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 278)  (809 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (810 278)  (810 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (815 278)  (815 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (1 7)  (763 279)  (763 279)  routing T_15_17.glb_netwk_4 <X> T_15_17.glb2local_0
 (14 7)  (776 279)  (776 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g1_4
 (15 7)  (777 279)  (777 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g1_4
 (16 7)  (778 279)  (778 279)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (53 7)  (815 279)  (815 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (776 280)  (776 280)  routing T_15_17.sp4_v_t_21 <X> T_15_17.lc_trk_g2_0
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 280)  (786 280)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g2_3
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 280)  (797 280)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_4
 (40 8)  (802 280)  (802 280)  LC_4 Logic Functioning bit
 (14 9)  (776 281)  (776 281)  routing T_15_17.sp4_v_t_21 <X> T_15_17.lc_trk_g2_0
 (16 9)  (778 281)  (778 281)  routing T_15_17.sp4_v_t_21 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (783 281)  (783 281)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g2_3
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 281)  (795 281)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_4
 (35 9)  (797 281)  (797 281)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_4
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (50 10)  (812 282)  (812 282)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 283)  (787 283)  routing T_15_17.sp4_r_v_b_38 <X> T_15_17.lc_trk_g2_6
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (51 11)  (813 283)  (813 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (776 284)  (776 284)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (47 12)  (809 284)  (809 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (812 284)  (812 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (776 285)  (776 285)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (15 13)  (777 285)  (777 285)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 286)  (785 286)  routing T_15_17.sp4_v_b_47 <X> T_15_17.lc_trk_g3_7
 (24 14)  (786 286)  (786 286)  routing T_15_17.sp4_v_b_47 <X> T_15_17.lc_trk_g3_7


LogicTile_16_17

 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 272)  (851 272)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.input_2_0
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (42 0)  (858 272)  (858 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (47 0)  (863 272)  (863 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 273)  (850 273)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.input_2_0
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (43 1)  (859 273)  (859 273)  LC_0 Logic Functioning bit
 (48 1)  (864 273)  (864 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (869 273)  (869 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 4)  (821 276)  (821 276)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_h_r_3
 (15 4)  (831 276)  (831 276)  routing T_16_17.lft_op_1 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 276)  (834 276)  routing T_16_17.lft_op_1 <X> T_16_17.lc_trk_g1_1
 (4 5)  (820 277)  (820 277)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_h_r_3
 (16 6)  (832 278)  (832 278)  routing T_16_17.sp4_v_b_13 <X> T_16_17.lc_trk_g1_5
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.sp4_v_b_13 <X> T_16_17.lc_trk_g1_5
 (18 7)  (834 279)  (834 279)  routing T_16_17.sp4_v_b_13 <X> T_16_17.lc_trk_g1_5
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (839 279)  (839 279)  routing T_16_17.sp12_h_l_21 <X> T_16_17.lc_trk_g1_6
 (25 7)  (841 279)  (841 279)  routing T_16_17.sp12_h_l_21 <X> T_16_17.lc_trk_g1_6
 (25 14)  (841 286)  (841 286)  routing T_16_17.sp4_v_b_38 <X> T_16_17.lc_trk_g3_6
 (22 15)  (838 287)  (838 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 287)  (839 287)  routing T_16_17.sp4_v_b_38 <X> T_16_17.lc_trk_g3_6
 (25 15)  (841 287)  (841 287)  routing T_16_17.sp4_v_b_38 <X> T_16_17.lc_trk_g3_6


LogicTile_17_17

 (27 0)  (901 272)  (901 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (40 0)  (914 272)  (914 272)  LC_0 Logic Functioning bit
 (42 0)  (916 272)  (916 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (40 1)  (914 273)  (914 273)  LC_0 Logic Functioning bit
 (42 1)  (916 273)  (916 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (880 274)  (880 274)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_t_37
 (9 2)  (883 274)  (883 274)  routing T_17_17.sp4_h_r_10 <X> T_17_17.sp4_h_l_36
 (10 2)  (884 274)  (884 274)  routing T_17_17.sp4_h_r_10 <X> T_17_17.sp4_h_l_36
 (14 4)  (888 276)  (888 276)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g1_0
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (40 4)  (914 276)  (914 276)  LC_2 Logic Functioning bit
 (42 4)  (916 276)  (916 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (14 6)  (888 278)  (888 278)  routing T_17_17.bnr_op_4 <X> T_17_17.lc_trk_g1_4
 (14 7)  (888 279)  (888 279)  routing T_17_17.bnr_op_4 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (31 10)  (905 282)  (905 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 282)  (907 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (37 10)  (911 282)  (911 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (39 10)  (913 282)  (913 282)  LC_5 Logic Functioning bit
 (40 10)  (914 282)  (914 282)  LC_5 Logic Functioning bit
 (42 10)  (916 282)  (916 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (51 10)  (925 282)  (925 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (901 283)  (901 283)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (38 11)  (912 283)  (912 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (5 12)  (879 284)  (879 284)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_r_9
 (14 12)  (888 284)  (888 284)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (25 12)  (899 284)  (899 284)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g3_2
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 284)  (902 284)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (40 12)  (914 284)  (914 284)  LC_6 Logic Functioning bit
 (42 12)  (916 284)  (916 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (14 13)  (888 285)  (888 285)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (15 13)  (889 285)  (889 285)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (42 13)  (916 285)  (916 285)  LC_6 Logic Functioning bit
 (9 14)  (883 286)  (883 286)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_47
 (10 14)  (884 286)  (884 286)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_47


LogicTile_18_17

 (21 0)  (949 272)  (949 272)  routing T_18_17.sp12_h_r_3 <X> T_18_17.lc_trk_g0_3
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (952 272)  (952 272)  routing T_18_17.sp12_h_r_3 <X> T_18_17.lc_trk_g0_3
 (21 1)  (949 273)  (949 273)  routing T_18_17.sp12_h_r_3 <X> T_18_17.lc_trk_g0_3
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (951 274)  (951 274)  routing T_18_17.sp4_h_r_7 <X> T_18_17.lc_trk_g0_7
 (24 2)  (952 274)  (952 274)  routing T_18_17.sp4_h_r_7 <X> T_18_17.lc_trk_g0_7
 (25 2)  (953 274)  (953 274)  routing T_18_17.sp4_h_l_11 <X> T_18_17.lc_trk_g0_6
 (26 2)  (954 274)  (954 274)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 274)  (955 274)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 274)  (956 274)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (41 2)  (969 274)  (969 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (14 3)  (942 275)  (942 275)  routing T_18_17.sp4_r_v_b_28 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (949 275)  (949 275)  routing T_18_17.sp4_h_r_7 <X> T_18_17.lc_trk_g0_7
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (951 275)  (951 275)  routing T_18_17.sp4_h_l_11 <X> T_18_17.lc_trk_g0_6
 (24 3)  (952 275)  (952 275)  routing T_18_17.sp4_h_l_11 <X> T_18_17.lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.sp4_h_l_11 <X> T_18_17.lc_trk_g0_6
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 275)  (956 275)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 276)  (958 276)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (39 4)  (967 276)  (967 276)  LC_2 Logic Functioning bit
 (40 4)  (968 276)  (968 276)  LC_2 Logic Functioning bit
 (50 4)  (978 276)  (978 276)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 277)  (958 277)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 277)  (964 277)  LC_2 Logic Functioning bit
 (38 5)  (966 277)  (966 277)  LC_2 Logic Functioning bit
 (40 5)  (968 277)  (968 277)  LC_2 Logic Functioning bit
 (41 5)  (969 277)  (969 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (16 6)  (944 278)  (944 278)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g1_5
 (21 6)  (949 278)  (949 278)  routing T_18_17.wire_logic_cluster/lc_7/out <X> T_18_17.lc_trk_g1_7
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 278)  (955 278)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (40 6)  (968 278)  (968 278)  LC_3 Logic Functioning bit
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (50 6)  (978 278)  (978 278)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (946 279)  (946 279)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g1_5
 (26 7)  (954 279)  (954 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 279)  (956 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 279)  (958 279)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (41 7)  (969 279)  (969 279)  LC_3 Logic Functioning bit
 (48 7)  (976 279)  (976 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (936 280)  (936 280)  routing T_18_17.sp4_h_l_46 <X> T_18_17.sp4_h_r_7
 (10 8)  (938 280)  (938 280)  routing T_18_17.sp4_h_l_46 <X> T_18_17.sp4_h_r_7
 (14 8)  (942 280)  (942 280)  routing T_18_17.rgt_op_0 <X> T_18_17.lc_trk_g2_0
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 280)  (956 280)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 280)  (959 280)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (963 280)  (963 280)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.input_2_4
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (37 8)  (965 280)  (965 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (45 8)  (973 280)  (973 280)  LC_4 Logic Functioning bit
 (51 8)  (979 280)  (979 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (943 281)  (943 281)  routing T_18_17.rgt_op_0 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (955 281)  (955 281)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 281)  (956 281)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 281)  (958 281)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 281)  (960 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (40 9)  (968 281)  (968 281)  LC_4 Logic Functioning bit
 (42 9)  (970 281)  (970 281)  LC_4 Logic Functioning bit
 (43 9)  (971 281)  (971 281)  LC_4 Logic Functioning bit
 (46 9)  (974 281)  (974 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (979 281)  (979 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 11)  (943 283)  (943 283)  routing T_18_17.sp4_v_t_33 <X> T_18_17.lc_trk_g2_4
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp4_v_t_33 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (15 12)  (943 284)  (943 284)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g3_1
 (16 12)  (944 284)  (944 284)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g3_1
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (18 13)  (946 285)  (946 285)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g3_1
 (14 14)  (942 286)  (942 286)  routing T_18_17.wire_logic_cluster/lc_4/out <X> T_18_17.lc_trk_g3_4
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (954 286)  (954 286)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 286)  (955 286)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 286)  (958 286)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 286)  (959 286)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 286)  (961 286)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (37 14)  (965 286)  (965 286)  LC_7 Logic Functioning bit
 (38 14)  (966 286)  (966 286)  LC_7 Logic Functioning bit
 (39 14)  (967 286)  (967 286)  LC_7 Logic Functioning bit
 (41 14)  (969 286)  (969 286)  LC_7 Logic Functioning bit
 (43 14)  (971 286)  (971 286)  LC_7 Logic Functioning bit
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (955 287)  (955 287)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 287)  (956 287)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (15 0)  (997 272)  (997 272)  routing T_19_17.sp4_h_r_9 <X> T_19_17.lc_trk_g0_1
 (16 0)  (998 272)  (998 272)  routing T_19_17.sp4_h_r_9 <X> T_19_17.lc_trk_g0_1
 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1000 272)  (1000 272)  routing T_19_17.sp4_h_r_9 <X> T_19_17.lc_trk_g0_1
 (26 0)  (1008 272)  (1008 272)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 272)  (1010 272)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 272)  (1012 272)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 272)  (1013 272)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 272)  (1016 272)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (37 0)  (1019 272)  (1019 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (39 0)  (1021 272)  (1021 272)  LC_0 Logic Functioning bit
 (41 0)  (1023 272)  (1023 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.bot_op_2 <X> T_19_17.lc_trk_g0_2
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 273)  (1018 273)  LC_0 Logic Functioning bit
 (38 1)  (1020 273)  (1020 273)  LC_0 Logic Functioning bit
 (14 2)  (996 274)  (996 274)  routing T_19_17.lft_op_4 <X> T_19_17.lc_trk_g0_4
 (15 3)  (997 275)  (997 275)  routing T_19_17.lft_op_4 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (25 6)  (1007 278)  (1007 278)  routing T_19_17.sp4_h_l_11 <X> T_19_17.lc_trk_g1_6
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 278)  (1010 278)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1005 279)  (1005 279)  routing T_19_17.sp4_h_l_11 <X> T_19_17.lc_trk_g1_6
 (24 7)  (1006 279)  (1006 279)  routing T_19_17.sp4_h_l_11 <X> T_19_17.lc_trk_g1_6
 (25 7)  (1007 279)  (1007 279)  routing T_19_17.sp4_h_l_11 <X> T_19_17.lc_trk_g1_6
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 279)  (1012 279)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (15 8)  (997 280)  (997 280)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g2_1
 (17 8)  (999 280)  (999 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 280)  (1000 280)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g2_1
 (26 8)  (1008 280)  (1008 280)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 280)  (1009 280)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 280)  (1010 280)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 280)  (1012 280)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (50 8)  (1032 280)  (1032 280)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1008 281)  (1008 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 281)  (1009 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 281)  (1012 281)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (15 10)  (997 282)  (997 282)  routing T_19_17.sp4_h_l_16 <X> T_19_17.lc_trk_g2_5
 (16 10)  (998 282)  (998 282)  routing T_19_17.sp4_h_l_16 <X> T_19_17.lc_trk_g2_5
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (1007 282)  (1007 282)  routing T_19_17.sp4_h_r_38 <X> T_19_17.lc_trk_g2_6
 (18 11)  (1000 283)  (1000 283)  routing T_19_17.sp4_h_l_16 <X> T_19_17.lc_trk_g2_5
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1005 283)  (1005 283)  routing T_19_17.sp4_h_r_38 <X> T_19_17.lc_trk_g2_6
 (24 11)  (1006 283)  (1006 283)  routing T_19_17.sp4_h_r_38 <X> T_19_17.lc_trk_g2_6
 (12 12)  (994 284)  (994 284)  routing T_19_17.sp4_v_b_11 <X> T_19_17.sp4_h_r_11
 (14 12)  (996 284)  (996 284)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g3_0
 (21 12)  (1003 284)  (1003 284)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g3_3
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 284)  (1006 284)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g3_3
 (26 12)  (1008 284)  (1008 284)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 284)  (1010 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 284)  (1013 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 284)  (1016 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (37 12)  (1019 284)  (1019 284)  LC_6 Logic Functioning bit
 (38 12)  (1020 284)  (1020 284)  LC_6 Logic Functioning bit
 (39 12)  (1021 284)  (1021 284)  LC_6 Logic Functioning bit
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (11 13)  (993 285)  (993 285)  routing T_19_17.sp4_v_b_11 <X> T_19_17.sp4_h_r_11
 (15 13)  (997 285)  (997 285)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g3_0
 (16 13)  (998 285)  (998 285)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g3_2
 (25 13)  (1007 285)  (1007 285)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g3_2
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (21 14)  (1003 286)  (1003 286)  routing T_19_17.rgt_op_7 <X> T_19_17.lc_trk_g3_7
 (22 14)  (1004 286)  (1004 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 286)  (1006 286)  routing T_19_17.rgt_op_7 <X> T_19_17.lc_trk_g3_7
 (25 14)  (1007 286)  (1007 286)  routing T_19_17.rgt_op_6 <X> T_19_17.lc_trk_g3_6
 (28 14)  (1010 286)  (1010 286)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 286)  (1018 286)  LC_7 Logic Functioning bit
 (38 14)  (1020 286)  (1020 286)  LC_7 Logic Functioning bit
 (41 14)  (1023 286)  (1023 286)  LC_7 Logic Functioning bit
 (43 14)  (1025 286)  (1025 286)  LC_7 Logic Functioning bit
 (14 15)  (996 287)  (996 287)  routing T_19_17.sp4_h_l_17 <X> T_19_17.lc_trk_g3_4
 (15 15)  (997 287)  (997 287)  routing T_19_17.sp4_h_l_17 <X> T_19_17.lc_trk_g3_4
 (16 15)  (998 287)  (998 287)  routing T_19_17.sp4_h_l_17 <X> T_19_17.lc_trk_g3_4
 (17 15)  (999 287)  (999 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1006 287)  (1006 287)  routing T_19_17.rgt_op_6 <X> T_19_17.lc_trk_g3_6
 (27 15)  (1009 287)  (1009 287)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 287)  (1010 287)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 287)  (1012 287)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit
 (41 15)  (1023 287)  (1023 287)  LC_7 Logic Functioning bit
 (43 15)  (1025 287)  (1025 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (15 0)  (1051 272)  (1051 272)  routing T_20_17.sp12_h_r_1 <X> T_20_17.lc_trk_g0_1
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1054 272)  (1054 272)  routing T_20_17.sp12_h_r_1 <X> T_20_17.lc_trk_g0_1
 (21 0)  (1057 272)  (1057 272)  routing T_20_17.lft_op_3 <X> T_20_17.lc_trk_g0_3
 (22 0)  (1058 272)  (1058 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 272)  (1060 272)  routing T_20_17.lft_op_3 <X> T_20_17.lc_trk_g0_3
 (26 0)  (1062 272)  (1062 272)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 272)  (1063 272)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (37 0)  (1073 272)  (1073 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (51 0)  (1087 272)  (1087 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (53 0)  (1089 272)  (1089 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (1050 273)  (1050 273)  routing T_20_17.sp4_r_v_b_35 <X> T_20_17.lc_trk_g0_0
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1054 273)  (1054 273)  routing T_20_17.sp12_h_r_1 <X> T_20_17.lc_trk_g0_1
 (26 1)  (1062 273)  (1062 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 273)  (1063 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 273)  (1064 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 273)  (1066 273)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 273)  (1068 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1069 273)  (1069 273)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.input_2_0
 (34 1)  (1070 273)  (1070 273)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.input_2_0
 (35 1)  (1071 273)  (1071 273)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.input_2_0
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (38 1)  (1074 273)  (1074 273)  LC_0 Logic Functioning bit
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (41 1)  (1077 273)  (1077 273)  LC_0 Logic Functioning bit
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 274)  (1044 274)  routing T_20_17.sp4_h_r_5 <X> T_20_17.sp4_h_l_36
 (10 2)  (1046 274)  (1046 274)  routing T_20_17.sp4_h_r_5 <X> T_20_17.sp4_h_l_36
 (14 2)  (1050 274)  (1050 274)  routing T_20_17.sp4_h_l_9 <X> T_20_17.lc_trk_g0_4
 (27 2)  (1063 274)  (1063 274)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (41 2)  (1077 274)  (1077 274)  LC_1 Logic Functioning bit
 (43 2)  (1079 274)  (1079 274)  LC_1 Logic Functioning bit
 (45 2)  (1081 274)  (1081 274)  LC_1 Logic Functioning bit
 (51 2)  (1087 274)  (1087 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (3 3)  (1039 275)  (1039 275)  routing T_20_17.sp12_v_b_0 <X> T_20_17.sp12_h_l_23
 (14 3)  (1050 275)  (1050 275)  routing T_20_17.sp4_h_l_9 <X> T_20_17.lc_trk_g0_4
 (15 3)  (1051 275)  (1051 275)  routing T_20_17.sp4_h_l_9 <X> T_20_17.lc_trk_g0_4
 (16 3)  (1052 275)  (1052 275)  routing T_20_17.sp4_h_l_9 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 275)  (1059 275)  routing T_20_17.sp4_v_b_22 <X> T_20_17.lc_trk_g0_6
 (24 3)  (1060 275)  (1060 275)  routing T_20_17.sp4_v_b_22 <X> T_20_17.lc_trk_g0_6
 (26 3)  (1062 275)  (1062 275)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 275)  (1063 275)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 275)  (1064 275)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 275)  (1068 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1069 275)  (1069 275)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.input_2_1
 (35 3)  (1071 275)  (1071 275)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.input_2_1
 (36 3)  (1072 275)  (1072 275)  LC_1 Logic Functioning bit
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (38 3)  (1074 275)  (1074 275)  LC_1 Logic Functioning bit
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (17 4)  (1053 276)  (1053 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1054 276)  (1054 276)  routing T_20_17.wire_logic_cluster/lc_1/out <X> T_20_17.lc_trk_g1_1
 (25 4)  (1061 276)  (1061 276)  routing T_20_17.bnr_op_2 <X> T_20_17.lc_trk_g1_2
 (26 4)  (1062 276)  (1062 276)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 276)  (1064 276)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 276)  (1069 276)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 276)  (1070 276)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (1077 276)  (1077 276)  LC_2 Logic Functioning bit
 (43 4)  (1079 276)  (1079 276)  LC_2 Logic Functioning bit
 (45 4)  (1081 276)  (1081 276)  LC_2 Logic Functioning bit
 (46 4)  (1082 276)  (1082 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1058 277)  (1058 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1061 277)  (1061 277)  routing T_20_17.bnr_op_2 <X> T_20_17.lc_trk_g1_2
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 277)  (1066 277)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 277)  (1067 277)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (38 5)  (1074 277)  (1074 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (40 5)  (1076 277)  (1076 277)  LC_2 Logic Functioning bit
 (42 5)  (1078 277)  (1078 277)  LC_2 Logic Functioning bit
 (48 5)  (1084 277)  (1084 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (28 6)  (1064 278)  (1064 278)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 278)  (1073 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (42 6)  (1078 278)  (1078 278)  LC_3 Logic Functioning bit
 (45 6)  (1081 278)  (1081 278)  LC_3 Logic Functioning bit
 (52 6)  (1088 278)  (1088 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (1062 279)  (1062 279)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 279)  (1064 279)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 279)  (1066 279)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 279)  (1068 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (40 7)  (1076 279)  (1076 279)  LC_3 Logic Functioning bit
 (41 7)  (1077 279)  (1077 279)  LC_3 Logic Functioning bit
 (43 7)  (1079 279)  (1079 279)  LC_3 Logic Functioning bit
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 280)  (1054 280)  routing T_20_17.wire_logic_cluster/lc_1/out <X> T_20_17.lc_trk_g2_1
 (21 8)  (1057 280)  (1057 280)  routing T_20_17.wire_logic_cluster/lc_3/out <X> T_20_17.lc_trk_g2_3
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (1061 280)  (1061 280)  routing T_20_17.sp4_v_b_26 <X> T_20_17.lc_trk_g2_2
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (40 8)  (1076 280)  (1076 280)  LC_4 Logic Functioning bit
 (42 8)  (1078 280)  (1078 280)  LC_4 Logic Functioning bit
 (22 9)  (1058 281)  (1058 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1059 281)  (1059 281)  routing T_20_17.sp4_v_b_26 <X> T_20_17.lc_trk_g2_2
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 281)  (1067 281)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (1073 281)  (1073 281)  LC_4 Logic Functioning bit
 (39 9)  (1075 281)  (1075 281)  LC_4 Logic Functioning bit
 (41 9)  (1077 281)  (1077 281)  LC_4 Logic Functioning bit
 (43 9)  (1079 281)  (1079 281)  LC_4 Logic Functioning bit
 (21 10)  (1057 282)  (1057 282)  routing T_20_17.wire_logic_cluster/lc_7/out <X> T_20_17.lc_trk_g2_7
 (22 10)  (1058 282)  (1058 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1061 282)  (1061 282)  routing T_20_17.wire_logic_cluster/lc_6/out <X> T_20_17.lc_trk_g2_6
 (27 10)  (1063 282)  (1063 282)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 282)  (1064 282)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 282)  (1069 282)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 282)  (1070 282)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (40 10)  (1076 282)  (1076 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (46 10)  (1082 282)  (1082 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1086 282)  (1086 282)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (1089 282)  (1089 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (1050 283)  (1050 283)  routing T_20_17.tnl_op_4 <X> T_20_17.lc_trk_g2_4
 (15 11)  (1051 283)  (1051 283)  routing T_20_17.tnl_op_4 <X> T_20_17.lc_trk_g2_4
 (17 11)  (1053 283)  (1053 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1062 283)  (1062 283)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 283)  (1064 283)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 283)  (1066 283)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (40 11)  (1076 283)  (1076 283)  LC_5 Logic Functioning bit
 (47 11)  (1083 283)  (1083 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (5 12)  (1041 284)  (1041 284)  routing T_20_17.sp4_v_b_9 <X> T_20_17.sp4_h_r_9
 (21 12)  (1057 284)  (1057 284)  routing T_20_17.bnl_op_3 <X> T_20_17.lc_trk_g3_3
 (22 12)  (1058 284)  (1058 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (1061 284)  (1061 284)  routing T_20_17.bnl_op_2 <X> T_20_17.lc_trk_g3_2
 (26 12)  (1062 284)  (1062 284)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 284)  (1064 284)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (1077 284)  (1077 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (45 12)  (1081 284)  (1081 284)  LC_6 Logic Functioning bit
 (48 12)  (1084 284)  (1084 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (3 13)  (1039 285)  (1039 285)  routing T_20_17.sp12_h_l_22 <X> T_20_17.sp12_h_r_1
 (6 13)  (1042 285)  (1042 285)  routing T_20_17.sp4_v_b_9 <X> T_20_17.sp4_h_r_9
 (21 13)  (1057 285)  (1057 285)  routing T_20_17.bnl_op_3 <X> T_20_17.lc_trk_g3_3
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1061 285)  (1061 285)  routing T_20_17.bnl_op_2 <X> T_20_17.lc_trk_g3_2
 (26 13)  (1062 285)  (1062 285)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 285)  (1064 285)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 285)  (1067 285)  routing T_20_17.lc_trk_g0_3 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (38 13)  (1074 285)  (1074 285)  LC_6 Logic Functioning bit
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (40 13)  (1076 285)  (1076 285)  LC_6 Logic Functioning bit
 (42 13)  (1078 285)  (1078 285)  LC_6 Logic Functioning bit
 (48 13)  (1084 285)  (1084 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1036 286)  (1036 286)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 286)  (1059 286)  routing T_20_17.sp4_h_r_31 <X> T_20_17.lc_trk_g3_7
 (24 14)  (1060 286)  (1060 286)  routing T_20_17.sp4_h_r_31 <X> T_20_17.lc_trk_g3_7
 (28 14)  (1064 286)  (1064 286)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 286)  (1070 286)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 286)  (1071 286)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_7
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (42 14)  (1078 286)  (1078 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (45 14)  (1081 286)  (1081 286)  LC_7 Logic Functioning bit
 (52 14)  (1088 286)  (1088 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (1037 287)  (1037 287)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (21 15)  (1057 287)  (1057 287)  routing T_20_17.sp4_h_r_31 <X> T_20_17.lc_trk_g3_7
 (26 15)  (1062 287)  (1062 287)  routing T_20_17.lc_trk_g0_3 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 287)  (1068 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1069 287)  (1069 287)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_7
 (35 15)  (1071 287)  (1071 287)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_7
 (36 15)  (1072 287)  (1072 287)  LC_7 Logic Functioning bit
 (37 15)  (1073 287)  (1073 287)  LC_7 Logic Functioning bit
 (42 15)  (1078 287)  (1078 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (5 0)  (1095 272)  (1095 272)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_h_r_0
 (15 0)  (1105 272)  (1105 272)  routing T_21_17.bot_op_1 <X> T_21_17.lc_trk_g0_1
 (17 0)  (1107 272)  (1107 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1112 272)  (1112 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1113 272)  (1113 272)  routing T_21_17.sp4_h_r_3 <X> T_21_17.lc_trk_g0_3
 (24 0)  (1114 272)  (1114 272)  routing T_21_17.sp4_h_r_3 <X> T_21_17.lc_trk_g0_3
 (26 0)  (1116 272)  (1116 272)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 272)  (1124 272)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 272)  (1126 272)  LC_0 Logic Functioning bit
 (37 0)  (1127 272)  (1127 272)  LC_0 Logic Functioning bit
 (38 0)  (1128 272)  (1128 272)  LC_0 Logic Functioning bit
 (39 0)  (1129 272)  (1129 272)  LC_0 Logic Functioning bit
 (41 0)  (1131 272)  (1131 272)  LC_0 Logic Functioning bit
 (43 0)  (1133 272)  (1133 272)  LC_0 Logic Functioning bit
 (47 0)  (1137 272)  (1137 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (1094 273)  (1094 273)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_h_r_0
 (21 1)  (1111 273)  (1111 273)  routing T_21_17.sp4_h_r_3 <X> T_21_17.lc_trk_g0_3
 (27 1)  (1117 273)  (1117 273)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 273)  (1118 273)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 273)  (1120 273)  routing T_21_17.lc_trk_g0_3 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 273)  (1121 273)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 273)  (1126 273)  LC_0 Logic Functioning bit
 (38 1)  (1128 273)  (1128 273)  LC_0 Logic Functioning bit
 (3 2)  (1093 274)  (1093 274)  routing T_21_17.sp12_h_r_0 <X> T_21_17.sp12_h_l_23
 (12 2)  (1102 274)  (1102 274)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_39
 (25 2)  (1115 274)  (1115 274)  routing T_21_17.sp12_h_l_5 <X> T_21_17.lc_trk_g0_6
 (31 2)  (1121 274)  (1121 274)  routing T_21_17.lc_trk_g0_4 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1130 274)  (1130 274)  LC_1 Logic Functioning bit
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (42 2)  (1132 274)  (1132 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (3 3)  (1093 275)  (1093 275)  routing T_21_17.sp12_h_r_0 <X> T_21_17.sp12_h_l_23
 (11 3)  (1101 275)  (1101 275)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_39
 (14 3)  (1104 275)  (1104 275)  routing T_21_17.sp4_h_r_4 <X> T_21_17.lc_trk_g0_4
 (15 3)  (1105 275)  (1105 275)  routing T_21_17.sp4_h_r_4 <X> T_21_17.lc_trk_g0_4
 (16 3)  (1106 275)  (1106 275)  routing T_21_17.sp4_h_r_4 <X> T_21_17.lc_trk_g0_4
 (17 3)  (1107 275)  (1107 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (1112 275)  (1112 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1114 275)  (1114 275)  routing T_21_17.sp12_h_l_5 <X> T_21_17.lc_trk_g0_6
 (25 3)  (1115 275)  (1115 275)  routing T_21_17.sp12_h_l_5 <X> T_21_17.lc_trk_g0_6
 (40 3)  (1130 275)  (1130 275)  LC_1 Logic Functioning bit
 (41 3)  (1131 275)  (1131 275)  LC_1 Logic Functioning bit
 (42 3)  (1132 275)  (1132 275)  LC_1 Logic Functioning bit
 (43 3)  (1133 275)  (1133 275)  LC_1 Logic Functioning bit
 (25 4)  (1115 276)  (1115 276)  routing T_21_17.sp4_h_r_10 <X> T_21_17.lc_trk_g1_2
 (37 4)  (1127 276)  (1127 276)  LC_2 Logic Functioning bit
 (39 4)  (1129 276)  (1129 276)  LC_2 Logic Functioning bit
 (40 4)  (1130 276)  (1130 276)  LC_2 Logic Functioning bit
 (42 4)  (1132 276)  (1132 276)  LC_2 Logic Functioning bit
 (13 5)  (1103 277)  (1103 277)  routing T_21_17.sp4_v_t_37 <X> T_21_17.sp4_h_r_5
 (22 5)  (1112 277)  (1112 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1113 277)  (1113 277)  routing T_21_17.sp4_h_r_10 <X> T_21_17.lc_trk_g1_2
 (24 5)  (1114 277)  (1114 277)  routing T_21_17.sp4_h_r_10 <X> T_21_17.lc_trk_g1_2
 (27 5)  (1117 277)  (1117 277)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 277)  (1118 277)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 277)  (1126 277)  LC_2 Logic Functioning bit
 (38 5)  (1128 277)  (1128 277)  LC_2 Logic Functioning bit
 (41 5)  (1131 277)  (1131 277)  LC_2 Logic Functioning bit
 (43 5)  (1133 277)  (1133 277)  LC_2 Logic Functioning bit
 (9 6)  (1099 278)  (1099 278)  routing T_21_17.sp4_h_r_1 <X> T_21_17.sp4_h_l_41
 (10 6)  (1100 278)  (1100 278)  routing T_21_17.sp4_h_r_1 <X> T_21_17.sp4_h_l_41
 (12 6)  (1102 278)  (1102 278)  routing T_21_17.sp4_v_t_46 <X> T_21_17.sp4_h_l_40
 (11 7)  (1101 279)  (1101 279)  routing T_21_17.sp4_v_t_46 <X> T_21_17.sp4_h_l_40
 (13 7)  (1103 279)  (1103 279)  routing T_21_17.sp4_v_t_46 <X> T_21_17.sp4_h_l_40
 (15 8)  (1105 280)  (1105 280)  routing T_21_17.sp4_h_r_33 <X> T_21_17.lc_trk_g2_1
 (16 8)  (1106 280)  (1106 280)  routing T_21_17.sp4_h_r_33 <X> T_21_17.lc_trk_g2_1
 (17 8)  (1107 280)  (1107 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1108 280)  (1108 280)  routing T_21_17.sp4_h_r_33 <X> T_21_17.lc_trk_g2_1
 (25 8)  (1115 280)  (1115 280)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (22 9)  (1112 281)  (1112 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1113 281)  (1113 281)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (24 9)  (1114 281)  (1114 281)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (25 9)  (1115 281)  (1115 281)  routing T_21_17.sp4_h_r_42 <X> T_21_17.lc_trk_g2_2
 (12 10)  (1102 282)  (1102 282)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_45
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 282)  (1120 282)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 282)  (1121 282)  routing T_21_17.lc_trk_g0_4 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 282)  (1127 282)  LC_5 Logic Functioning bit
 (39 10)  (1129 282)  (1129 282)  LC_5 Logic Functioning bit
 (41 10)  (1131 282)  (1131 282)  LC_5 Logic Functioning bit
 (43 10)  (1133 282)  (1133 282)  LC_5 Logic Functioning bit
 (51 10)  (1141 282)  (1141 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (1101 283)  (1101 283)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_45
 (30 11)  (1120 283)  (1120 283)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (37 11)  (1127 283)  (1127 283)  LC_5 Logic Functioning bit
 (39 11)  (1129 283)  (1129 283)  LC_5 Logic Functioning bit
 (41 11)  (1131 283)  (1131 283)  LC_5 Logic Functioning bit
 (43 11)  (1133 283)  (1133 283)  LC_5 Logic Functioning bit
 (5 12)  (1095 284)  (1095 284)  routing T_21_17.sp4_v_b_3 <X> T_21_17.sp4_h_r_9
 (11 12)  (1101 284)  (1101 284)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_v_b_11
 (13 12)  (1103 284)  (1103 284)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_v_b_11
 (16 12)  (1106 284)  (1106 284)  routing T_21_17.sp4_v_b_33 <X> T_21_17.lc_trk_g3_1
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1108 284)  (1108 284)  routing T_21_17.sp4_v_b_33 <X> T_21_17.lc_trk_g3_1
 (21 12)  (1111 284)  (1111 284)  routing T_21_17.sp4_h_r_35 <X> T_21_17.lc_trk_g3_3
 (22 12)  (1112 284)  (1112 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1113 284)  (1113 284)  routing T_21_17.sp4_h_r_35 <X> T_21_17.lc_trk_g3_3
 (24 12)  (1114 284)  (1114 284)  routing T_21_17.sp4_h_r_35 <X> T_21_17.lc_trk_g3_3
 (29 12)  (1119 284)  (1119 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 284)  (1123 284)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 284)  (1126 284)  LC_6 Logic Functioning bit
 (37 12)  (1127 284)  (1127 284)  LC_6 Logic Functioning bit
 (38 12)  (1128 284)  (1128 284)  LC_6 Logic Functioning bit
 (48 12)  (1138 284)  (1138 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (1142 284)  (1142 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (1143 284)  (1143 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (4 13)  (1094 285)  (1094 285)  routing T_21_17.sp4_v_b_3 <X> T_21_17.sp4_h_r_9
 (6 13)  (1096 285)  (1096 285)  routing T_21_17.sp4_v_b_3 <X> T_21_17.sp4_h_r_9
 (18 13)  (1108 285)  (1108 285)  routing T_21_17.sp4_v_b_33 <X> T_21_17.lc_trk_g3_1
 (26 13)  (1116 285)  (1116 285)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 285)  (1118 285)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 285)  (1119 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (1122 285)  (1122 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1123 285)  (1123 285)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.input_2_6
 (34 13)  (1124 285)  (1124 285)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.input_2_6
 (35 13)  (1125 285)  (1125 285)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.input_2_6
 (36 13)  (1126 285)  (1126 285)  LC_6 Logic Functioning bit
 (37 13)  (1127 285)  (1127 285)  LC_6 Logic Functioning bit
 (38 13)  (1128 285)  (1128 285)  LC_6 Logic Functioning bit
 (39 13)  (1129 285)  (1129 285)  LC_6 Logic Functioning bit
 (41 13)  (1131 285)  (1131 285)  LC_6 Logic Functioning bit
 (9 14)  (1099 286)  (1099 286)  routing T_21_17.sp4_h_r_7 <X> T_21_17.sp4_h_l_47
 (10 14)  (1100 286)  (1100 286)  routing T_21_17.sp4_h_r_7 <X> T_21_17.sp4_h_l_47
 (12 14)  (1102 286)  (1102 286)  routing T_21_17.sp4_h_r_8 <X> T_21_17.sp4_h_l_46
 (15 14)  (1105 286)  (1105 286)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (16 14)  (1106 286)  (1106 286)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (17 14)  (1107 286)  (1107 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 286)  (1108 286)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5
 (13 15)  (1103 287)  (1103 287)  routing T_21_17.sp4_h_r_8 <X> T_21_17.sp4_h_l_46
 (18 15)  (1108 287)  (1108 287)  routing T_21_17.sp4_h_r_45 <X> T_21_17.lc_trk_g3_5


LogicTile_22_17

 (22 0)  (1166 272)  (1166 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (1171 272)  (1171 272)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 272)  (1172 272)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 272)  (1175 272)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 272)  (1177 272)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 272)  (1178 272)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 272)  (1184 272)  LC_0 Logic Functioning bit
 (41 0)  (1185 272)  (1185 272)  LC_0 Logic Functioning bit
 (42 0)  (1186 272)  (1186 272)  LC_0 Logic Functioning bit
 (43 0)  (1187 272)  (1187 272)  LC_0 Logic Functioning bit
 (44 0)  (1188 272)  (1188 272)  LC_0 Logic Functioning bit
 (22 1)  (1166 273)  (1166 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1167 273)  (1167 273)  routing T_22_17.sp4_h_r_2 <X> T_22_17.lc_trk_g0_2
 (24 1)  (1168 273)  (1168 273)  routing T_22_17.sp4_h_r_2 <X> T_22_17.lc_trk_g0_2
 (25 1)  (1169 273)  (1169 273)  routing T_22_17.sp4_h_r_2 <X> T_22_17.lc_trk_g0_2
 (31 1)  (1175 273)  (1175 273)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 273)  (1176 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 273)  (1179 273)  routing T_22_17.lc_trk_g0_2 <X> T_22_17.input_2_0
 (40 1)  (1184 273)  (1184 273)  LC_0 Logic Functioning bit
 (41 1)  (1185 273)  (1185 273)  LC_0 Logic Functioning bit
 (42 1)  (1186 273)  (1186 273)  LC_0 Logic Functioning bit
 (43 1)  (1187 273)  (1187 273)  LC_0 Logic Functioning bit
 (53 1)  (1197 273)  (1197 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (4 2)  (1148 274)  (1148 274)  routing T_22_17.sp4_v_b_0 <X> T_22_17.sp4_v_t_37
 (14 2)  (1158 274)  (1158 274)  routing T_22_17.sp4_v_t_1 <X> T_22_17.lc_trk_g0_4
 (27 2)  (1171 274)  (1171 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 274)  (1172 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 274)  (1175 274)  routing T_22_17.lc_trk_g0_4 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1184 274)  (1184 274)  LC_1 Logic Functioning bit
 (41 2)  (1185 274)  (1185 274)  LC_1 Logic Functioning bit
 (42 2)  (1186 274)  (1186 274)  LC_1 Logic Functioning bit
 (43 2)  (1187 274)  (1187 274)  LC_1 Logic Functioning bit
 (44 2)  (1188 274)  (1188 274)  LC_1 Logic Functioning bit
 (8 3)  (1152 275)  (1152 275)  routing T_22_17.sp4_v_b_10 <X> T_22_17.sp4_v_t_36
 (10 3)  (1154 275)  (1154 275)  routing T_22_17.sp4_v_b_10 <X> T_22_17.sp4_v_t_36
 (12 3)  (1156 275)  (1156 275)  routing T_22_17.sp4_h_l_39 <X> T_22_17.sp4_v_t_39
 (14 3)  (1158 275)  (1158 275)  routing T_22_17.sp4_v_t_1 <X> T_22_17.lc_trk_g0_4
 (16 3)  (1160 275)  (1160 275)  routing T_22_17.sp4_v_t_1 <X> T_22_17.lc_trk_g0_4
 (17 3)  (1161 275)  (1161 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1166 275)  (1166 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1167 275)  (1167 275)  routing T_22_17.sp4_v_b_22 <X> T_22_17.lc_trk_g0_6
 (24 3)  (1168 275)  (1168 275)  routing T_22_17.sp4_v_b_22 <X> T_22_17.lc_trk_g0_6
 (32 3)  (1176 275)  (1176 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1178 275)  (1178 275)  routing T_22_17.lc_trk_g1_0 <X> T_22_17.input_2_1
 (40 3)  (1184 275)  (1184 275)  LC_1 Logic Functioning bit
 (41 3)  (1185 275)  (1185 275)  LC_1 Logic Functioning bit
 (42 3)  (1186 275)  (1186 275)  LC_1 Logic Functioning bit
 (43 3)  (1187 275)  (1187 275)  LC_1 Logic Functioning bit
 (53 3)  (1197 275)  (1197 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (1161 276)  (1161 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1165 276)  (1165 276)  routing T_22_17.wire_logic_cluster/lc_3/out <X> T_22_17.lc_trk_g1_3
 (22 4)  (1166 276)  (1166 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 276)  (1169 276)  routing T_22_17.wire_logic_cluster/lc_2/out <X> T_22_17.lc_trk_g1_2
 (27 4)  (1171 276)  (1171 276)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 276)  (1177 276)  routing T_22_17.lc_trk_g2_1 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 276)  (1179 276)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.input_2_2
 (40 4)  (1184 276)  (1184 276)  LC_2 Logic Functioning bit
 (41 4)  (1185 276)  (1185 276)  LC_2 Logic Functioning bit
 (42 4)  (1186 276)  (1186 276)  LC_2 Logic Functioning bit
 (43 4)  (1187 276)  (1187 276)  LC_2 Logic Functioning bit
 (44 4)  (1188 276)  (1188 276)  LC_2 Logic Functioning bit
 (14 5)  (1158 277)  (1158 277)  routing T_22_17.sp4_h_r_0 <X> T_22_17.lc_trk_g1_0
 (15 5)  (1159 277)  (1159 277)  routing T_22_17.sp4_h_r_0 <X> T_22_17.lc_trk_g1_0
 (16 5)  (1160 277)  (1160 277)  routing T_22_17.sp4_h_r_0 <X> T_22_17.lc_trk_g1_0
 (17 5)  (1161 277)  (1161 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (1166 277)  (1166 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1174 277)  (1174 277)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 277)  (1176 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1177 277)  (1177 277)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.input_2_2
 (34 5)  (1178 277)  (1178 277)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.input_2_2
 (40 5)  (1184 277)  (1184 277)  LC_2 Logic Functioning bit
 (41 5)  (1185 277)  (1185 277)  LC_2 Logic Functioning bit
 (42 5)  (1186 277)  (1186 277)  LC_2 Logic Functioning bit
 (43 5)  (1187 277)  (1187 277)  LC_2 Logic Functioning bit
 (53 5)  (1197 277)  (1197 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (1147 278)  (1147 278)  routing T_22_17.sp12_v_b_0 <X> T_22_17.sp12_v_t_23
 (17 6)  (1161 278)  (1161 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 278)  (1162 278)  routing T_22_17.wire_logic_cluster/lc_5/out <X> T_22_17.lc_trk_g1_5
 (22 6)  (1166 278)  (1166 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1167 278)  (1167 278)  routing T_22_17.sp4_v_b_23 <X> T_22_17.lc_trk_g1_7
 (24 6)  (1168 278)  (1168 278)  routing T_22_17.sp4_v_b_23 <X> T_22_17.lc_trk_g1_7
 (25 6)  (1169 278)  (1169 278)  routing T_22_17.wire_logic_cluster/lc_6/out <X> T_22_17.lc_trk_g1_6
 (27 6)  (1171 278)  (1171 278)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 278)  (1173 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 278)  (1176 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 278)  (1177 278)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (1184 278)  (1184 278)  LC_3 Logic Functioning bit
 (41 6)  (1185 278)  (1185 278)  LC_3 Logic Functioning bit
 (42 6)  (1186 278)  (1186 278)  LC_3 Logic Functioning bit
 (43 6)  (1187 278)  (1187 278)  LC_3 Logic Functioning bit
 (44 6)  (1188 278)  (1188 278)  LC_3 Logic Functioning bit
 (15 7)  (1159 279)  (1159 279)  routing T_22_17.sp4_v_t_9 <X> T_22_17.lc_trk_g1_4
 (16 7)  (1160 279)  (1160 279)  routing T_22_17.sp4_v_t_9 <X> T_22_17.lc_trk_g1_4
 (17 7)  (1161 279)  (1161 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (1166 279)  (1166 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1174 279)  (1174 279)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 279)  (1175 279)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 279)  (1176 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1179 279)  (1179 279)  routing T_22_17.lc_trk_g0_3 <X> T_22_17.input_2_3
 (40 7)  (1184 279)  (1184 279)  LC_3 Logic Functioning bit
 (41 7)  (1185 279)  (1185 279)  LC_3 Logic Functioning bit
 (42 7)  (1186 279)  (1186 279)  LC_3 Logic Functioning bit
 (43 7)  (1187 279)  (1187 279)  LC_3 Logic Functioning bit
 (53 7)  (1197 279)  (1197 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (1159 280)  (1159 280)  routing T_22_17.rgt_op_1 <X> T_22_17.lc_trk_g2_1
 (17 8)  (1161 280)  (1161 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1162 280)  (1162 280)  routing T_22_17.rgt_op_1 <X> T_22_17.lc_trk_g2_1
 (25 8)  (1169 280)  (1169 280)  routing T_22_17.rgt_op_2 <X> T_22_17.lc_trk_g2_2
 (27 8)  (1171 280)  (1171 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 280)  (1172 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 280)  (1174 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 280)  (1175 280)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 280)  (1177 280)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 280)  (1179 280)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.input_2_4
 (40 8)  (1184 280)  (1184 280)  LC_4 Logic Functioning bit
 (41 8)  (1185 280)  (1185 280)  LC_4 Logic Functioning bit
 (42 8)  (1186 280)  (1186 280)  LC_4 Logic Functioning bit
 (43 8)  (1187 280)  (1187 280)  LC_4 Logic Functioning bit
 (44 8)  (1188 280)  (1188 280)  LC_4 Logic Functioning bit
 (8 9)  (1152 281)  (1152 281)  routing T_22_17.sp4_h_l_42 <X> T_22_17.sp4_v_b_7
 (9 9)  (1153 281)  (1153 281)  routing T_22_17.sp4_h_l_42 <X> T_22_17.sp4_v_b_7
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1168 281)  (1168 281)  routing T_22_17.rgt_op_2 <X> T_22_17.lc_trk_g2_2
 (32 9)  (1176 281)  (1176 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1178 281)  (1178 281)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.input_2_4
 (35 9)  (1179 281)  (1179 281)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.input_2_4
 (40 9)  (1184 281)  (1184 281)  LC_4 Logic Functioning bit
 (41 9)  (1185 281)  (1185 281)  LC_4 Logic Functioning bit
 (42 9)  (1186 281)  (1186 281)  LC_4 Logic Functioning bit
 (43 9)  (1187 281)  (1187 281)  LC_4 Logic Functioning bit
 (53 9)  (1197 281)  (1197 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (1157 282)  (1157 282)  routing T_22_17.sp4_v_b_8 <X> T_22_17.sp4_v_t_45
 (15 10)  (1159 282)  (1159 282)  routing T_22_17.rgt_op_5 <X> T_22_17.lc_trk_g2_5
 (17 10)  (1161 282)  (1161 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1162 282)  (1162 282)  routing T_22_17.rgt_op_5 <X> T_22_17.lc_trk_g2_5
 (21 10)  (1165 282)  (1165 282)  routing T_22_17.wire_logic_cluster/lc_7/out <X> T_22_17.lc_trk_g2_7
 (22 10)  (1166 282)  (1166 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1171 282)  (1171 282)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 282)  (1174 282)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 282)  (1178 282)  routing T_22_17.lc_trk_g1_1 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (1184 282)  (1184 282)  LC_5 Logic Functioning bit
 (41 10)  (1185 282)  (1185 282)  LC_5 Logic Functioning bit
 (42 10)  (1186 282)  (1186 282)  LC_5 Logic Functioning bit
 (43 10)  (1187 282)  (1187 282)  LC_5 Logic Functioning bit
 (44 10)  (1188 282)  (1188 282)  LC_5 Logic Functioning bit
 (8 11)  (1152 283)  (1152 283)  routing T_22_17.sp4_h_r_1 <X> T_22_17.sp4_v_t_42
 (9 11)  (1153 283)  (1153 283)  routing T_22_17.sp4_h_r_1 <X> T_22_17.sp4_v_t_42
 (10 11)  (1154 283)  (1154 283)  routing T_22_17.sp4_h_r_1 <X> T_22_17.sp4_v_t_42
 (14 11)  (1158 283)  (1158 283)  routing T_22_17.sp4_h_l_17 <X> T_22_17.lc_trk_g2_4
 (15 11)  (1159 283)  (1159 283)  routing T_22_17.sp4_h_l_17 <X> T_22_17.lc_trk_g2_4
 (16 11)  (1160 283)  (1160 283)  routing T_22_17.sp4_h_l_17 <X> T_22_17.lc_trk_g2_4
 (17 11)  (1161 283)  (1161 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (32 11)  (1176 283)  (1176 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1177 283)  (1177 283)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.input_2_5
 (34 11)  (1178 283)  (1178 283)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.input_2_5
 (35 11)  (1179 283)  (1179 283)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.input_2_5
 (40 11)  (1184 283)  (1184 283)  LC_5 Logic Functioning bit
 (41 11)  (1185 283)  (1185 283)  LC_5 Logic Functioning bit
 (42 11)  (1186 283)  (1186 283)  LC_5 Logic Functioning bit
 (43 11)  (1187 283)  (1187 283)  LC_5 Logic Functioning bit
 (53 11)  (1197 283)  (1197 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (2 12)  (1146 284)  (1146 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (9 12)  (1153 284)  (1153 284)  routing T_22_17.sp4_v_t_47 <X> T_22_17.sp4_h_r_10
 (14 12)  (1158 284)  (1158 284)  routing T_22_17.wire_logic_cluster/lc_0/out <X> T_22_17.lc_trk_g3_0
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 284)  (1162 284)  routing T_22_17.wire_logic_cluster/lc_1/out <X> T_22_17.lc_trk_g3_1
 (21 12)  (1165 284)  (1165 284)  routing T_22_17.sp4_h_r_35 <X> T_22_17.lc_trk_g3_3
 (22 12)  (1166 284)  (1166 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1167 284)  (1167 284)  routing T_22_17.sp4_h_r_35 <X> T_22_17.lc_trk_g3_3
 (24 12)  (1168 284)  (1168 284)  routing T_22_17.sp4_h_r_35 <X> T_22_17.lc_trk_g3_3
 (25 12)  (1169 284)  (1169 284)  routing T_22_17.sp4_h_r_34 <X> T_22_17.lc_trk_g3_2
 (27 12)  (1171 284)  (1171 284)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 284)  (1174 284)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 284)  (1175 284)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 284)  (1178 284)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 284)  (1179 284)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.input_2_6
 (40 12)  (1184 284)  (1184 284)  LC_6 Logic Functioning bit
 (41 12)  (1185 284)  (1185 284)  LC_6 Logic Functioning bit
 (42 12)  (1186 284)  (1186 284)  LC_6 Logic Functioning bit
 (43 12)  (1187 284)  (1187 284)  LC_6 Logic Functioning bit
 (44 12)  (1188 284)  (1188 284)  LC_6 Logic Functioning bit
 (17 13)  (1161 285)  (1161 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1166 285)  (1166 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1167 285)  (1167 285)  routing T_22_17.sp4_h_r_34 <X> T_22_17.lc_trk_g3_2
 (24 13)  (1168 285)  (1168 285)  routing T_22_17.sp4_h_r_34 <X> T_22_17.lc_trk_g3_2
 (30 13)  (1174 285)  (1174 285)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 285)  (1176 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1177 285)  (1177 285)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.input_2_6
 (40 13)  (1184 285)  (1184 285)  LC_6 Logic Functioning bit
 (41 13)  (1185 285)  (1185 285)  LC_6 Logic Functioning bit
 (42 13)  (1186 285)  (1186 285)  LC_6 Logic Functioning bit
 (43 13)  (1187 285)  (1187 285)  LC_6 Logic Functioning bit
 (53 13)  (1197 285)  (1197 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (1148 286)  (1148 286)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_v_t_44
 (6 14)  (1150 286)  (1150 286)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_v_t_44
 (11 14)  (1155 286)  (1155 286)  routing T_22_17.sp4_h_r_5 <X> T_22_17.sp4_v_t_46
 (12 14)  (1156 286)  (1156 286)  routing T_22_17.sp4_v_b_11 <X> T_22_17.sp4_h_l_46
 (13 14)  (1157 286)  (1157 286)  routing T_22_17.sp4_h_r_5 <X> T_22_17.sp4_v_t_46
 (14 14)  (1158 286)  (1158 286)  routing T_22_17.wire_logic_cluster/lc_4/out <X> T_22_17.lc_trk_g3_4
 (16 14)  (1160 286)  (1160 286)  routing T_22_17.sp4_v_b_37 <X> T_22_17.lc_trk_g3_5
 (17 14)  (1161 286)  (1161 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 286)  (1162 286)  routing T_22_17.sp4_v_b_37 <X> T_22_17.lc_trk_g3_5
 (25 14)  (1169 286)  (1169 286)  routing T_22_17.rgt_op_6 <X> T_22_17.lc_trk_g3_6
 (27 14)  (1171 286)  (1171 286)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 286)  (1172 286)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 286)  (1175 286)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 286)  (1179 286)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_7
 (40 14)  (1184 286)  (1184 286)  LC_7 Logic Functioning bit
 (41 14)  (1185 286)  (1185 286)  LC_7 Logic Functioning bit
 (42 14)  (1186 286)  (1186 286)  LC_7 Logic Functioning bit
 (43 14)  (1187 286)  (1187 286)  LC_7 Logic Functioning bit
 (44 14)  (1188 286)  (1188 286)  LC_7 Logic Functioning bit
 (5 15)  (1149 287)  (1149 287)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_v_t_44
 (12 15)  (1156 287)  (1156 287)  routing T_22_17.sp4_h_r_5 <X> T_22_17.sp4_v_t_46
 (17 15)  (1161 287)  (1161 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1162 287)  (1162 287)  routing T_22_17.sp4_v_b_37 <X> T_22_17.lc_trk_g3_5
 (22 15)  (1166 287)  (1166 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1168 287)  (1168 287)  routing T_22_17.rgt_op_6 <X> T_22_17.lc_trk_g3_6
 (30 15)  (1174 287)  (1174 287)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 287)  (1175 287)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 287)  (1176 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1177 287)  (1177 287)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_7
 (35 15)  (1179 287)  (1179 287)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_7
 (40 15)  (1184 287)  (1184 287)  LC_7 Logic Functioning bit
 (41 15)  (1185 287)  (1185 287)  LC_7 Logic Functioning bit
 (42 15)  (1186 287)  (1186 287)  LC_7 Logic Functioning bit
 (43 15)  (1187 287)  (1187 287)  LC_7 Logic Functioning bit
 (53 15)  (1197 287)  (1197 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_23_17

 (26 0)  (1224 272)  (1224 272)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 272)  (1225 272)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 272)  (1231 272)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 272)  (1234 272)  LC_0 Logic Functioning bit
 (37 0)  (1235 272)  (1235 272)  LC_0 Logic Functioning bit
 (38 0)  (1236 272)  (1236 272)  LC_0 Logic Functioning bit
 (46 0)  (1244 272)  (1244 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (1246 272)  (1246 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (1249 272)  (1249 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (1224 273)  (1224 273)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 273)  (1228 273)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 273)  (1230 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1231 273)  (1231 273)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.input_2_0
 (35 1)  (1233 273)  (1233 273)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.input_2_0
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (37 1)  (1235 273)  (1235 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (39 1)  (1237 273)  (1237 273)  LC_0 Logic Functioning bit
 (41 1)  (1239 273)  (1239 273)  LC_0 Logic Functioning bit
 (51 1)  (1249 273)  (1249 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1198 274)  (1198 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 274)  (1199 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 274)  (1200 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1223 274)  (1223 274)  routing T_23_17.sp12_h_l_5 <X> T_23_17.lc_trk_g0_6
 (27 2)  (1225 274)  (1225 274)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 274)  (1227 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 274)  (1228 274)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 274)  (1229 274)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 274)  (1231 274)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (1236 274)  (1236 274)  LC_1 Logic Functioning bit
 (41 2)  (1239 274)  (1239 274)  LC_1 Logic Functioning bit
 (43 2)  (1241 274)  (1241 274)  LC_1 Logic Functioning bit
 (45 2)  (1243 274)  (1243 274)  LC_1 Logic Functioning bit
 (8 3)  (1206 275)  (1206 275)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_t_36
 (9 3)  (1207 275)  (1207 275)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_t_36
 (22 3)  (1220 275)  (1220 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1222 275)  (1222 275)  routing T_23_17.sp12_h_l_5 <X> T_23_17.lc_trk_g0_6
 (25 3)  (1223 275)  (1223 275)  routing T_23_17.sp12_h_l_5 <X> T_23_17.lc_trk_g0_6
 (28 3)  (1226 275)  (1226 275)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 275)  (1227 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 275)  (1229 275)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1230 275)  (1230 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1231 275)  (1231 275)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.input_2_1
 (34 3)  (1232 275)  (1232 275)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.input_2_1
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (37 3)  (1235 275)  (1235 275)  LC_1 Logic Functioning bit
 (39 3)  (1237 275)  (1237 275)  LC_1 Logic Functioning bit
 (40 3)  (1238 275)  (1238 275)  LC_1 Logic Functioning bit
 (42 3)  (1240 275)  (1240 275)  LC_1 Logic Functioning bit
 (27 4)  (1225 276)  (1225 276)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 276)  (1231 276)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (1239 276)  (1239 276)  LC_2 Logic Functioning bit
 (43 4)  (1241 276)  (1241 276)  LC_2 Logic Functioning bit
 (45 4)  (1243 276)  (1243 276)  LC_2 Logic Functioning bit
 (52 4)  (1250 276)  (1250 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (1220 277)  (1220 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1222 277)  (1222 277)  routing T_23_17.bot_op_2 <X> T_23_17.lc_trk_g1_2
 (27 5)  (1225 277)  (1225 277)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 277)  (1226 277)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 277)  (1227 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 277)  (1228 277)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1234 277)  (1234 277)  LC_2 Logic Functioning bit
 (37 5)  (1235 277)  (1235 277)  LC_2 Logic Functioning bit
 (38 5)  (1236 277)  (1236 277)  LC_2 Logic Functioning bit
 (39 5)  (1237 277)  (1237 277)  LC_2 Logic Functioning bit
 (41 5)  (1239 277)  (1239 277)  LC_2 Logic Functioning bit
 (43 5)  (1241 277)  (1241 277)  LC_2 Logic Functioning bit
 (16 6)  (1214 278)  (1214 278)  routing T_23_17.sp4_v_b_13 <X> T_23_17.lc_trk_g1_5
 (17 6)  (1215 278)  (1215 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1216 278)  (1216 278)  routing T_23_17.sp4_v_b_13 <X> T_23_17.lc_trk_g1_5
 (21 6)  (1219 278)  (1219 278)  routing T_23_17.sp4_h_l_2 <X> T_23_17.lc_trk_g1_7
 (22 6)  (1220 278)  (1220 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1221 278)  (1221 278)  routing T_23_17.sp4_h_l_2 <X> T_23_17.lc_trk_g1_7
 (24 6)  (1222 278)  (1222 278)  routing T_23_17.sp4_h_l_2 <X> T_23_17.lc_trk_g1_7
 (25 6)  (1223 278)  (1223 278)  routing T_23_17.sp12_h_l_5 <X> T_23_17.lc_trk_g1_6
 (27 6)  (1225 278)  (1225 278)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 278)  (1228 278)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 278)  (1229 278)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 278)  (1231 278)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 278)  (1234 278)  LC_3 Logic Functioning bit
 (38 6)  (1236 278)  (1236 278)  LC_3 Logic Functioning bit
 (40 6)  (1238 278)  (1238 278)  LC_3 Logic Functioning bit
 (42 6)  (1240 278)  (1240 278)  LC_3 Logic Functioning bit
 (18 7)  (1216 279)  (1216 279)  routing T_23_17.sp4_v_b_13 <X> T_23_17.lc_trk_g1_5
 (22 7)  (1220 279)  (1220 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1222 279)  (1222 279)  routing T_23_17.sp12_h_l_5 <X> T_23_17.lc_trk_g1_6
 (25 7)  (1223 279)  (1223 279)  routing T_23_17.sp12_h_l_5 <X> T_23_17.lc_trk_g1_6
 (30 7)  (1228 279)  (1228 279)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 279)  (1229 279)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 279)  (1234 279)  LC_3 Logic Functioning bit
 (38 7)  (1236 279)  (1236 279)  LC_3 Logic Functioning bit
 (40 7)  (1238 279)  (1238 279)  LC_3 Logic Functioning bit
 (42 7)  (1240 279)  (1240 279)  LC_3 Logic Functioning bit
 (9 8)  (1207 280)  (1207 280)  routing T_23_17.sp4_v_t_42 <X> T_23_17.sp4_h_r_7
 (17 8)  (1215 280)  (1215 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 280)  (1216 280)  routing T_23_17.wire_logic_cluster/lc_1/out <X> T_23_17.lc_trk_g2_1
 (25 8)  (1223 280)  (1223 280)  routing T_23_17.sp4_v_t_23 <X> T_23_17.lc_trk_g2_2
 (27 8)  (1225 280)  (1225 280)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 280)  (1226 280)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 280)  (1227 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 280)  (1228 280)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 280)  (1229 280)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 280)  (1230 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 280)  (1232 280)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 280)  (1234 280)  LC_4 Logic Functioning bit
 (38 8)  (1236 280)  (1236 280)  LC_4 Logic Functioning bit
 (40 8)  (1238 280)  (1238 280)  LC_4 Logic Functioning bit
 (41 8)  (1239 280)  (1239 280)  LC_4 Logic Functioning bit
 (43 8)  (1241 280)  (1241 280)  LC_4 Logic Functioning bit
 (50 8)  (1248 280)  (1248 280)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1250 280)  (1250 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (1220 281)  (1220 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1221 281)  (1221 281)  routing T_23_17.sp4_v_t_23 <X> T_23_17.lc_trk_g2_2
 (25 9)  (1223 281)  (1223 281)  routing T_23_17.sp4_v_t_23 <X> T_23_17.lc_trk_g2_2
 (26 9)  (1224 281)  (1224 281)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 281)  (1226 281)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 281)  (1227 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 281)  (1229 281)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 281)  (1234 281)  LC_4 Logic Functioning bit
 (38 9)  (1236 281)  (1236 281)  LC_4 Logic Functioning bit
 (41 9)  (1239 281)  (1239 281)  LC_4 Logic Functioning bit
 (48 9)  (1246 281)  (1246 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1249 281)  (1249 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (1202 282)  (1202 282)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_v_t_43
 (6 10)  (1204 282)  (1204 282)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_v_t_43
 (13 10)  (1211 282)  (1211 282)  routing T_23_17.sp4_v_b_8 <X> T_23_17.sp4_v_t_45
 (14 10)  (1212 282)  (1212 282)  routing T_23_17.sp4_h_r_44 <X> T_23_17.lc_trk_g2_4
 (22 10)  (1220 282)  (1220 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1223 282)  (1223 282)  routing T_23_17.wire_logic_cluster/lc_6/out <X> T_23_17.lc_trk_g2_6
 (27 10)  (1225 282)  (1225 282)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 282)  (1226 282)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 282)  (1227 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 282)  (1229 282)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 282)  (1230 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 282)  (1231 282)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 282)  (1232 282)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 282)  (1235 282)  LC_5 Logic Functioning bit
 (38 10)  (1236 282)  (1236 282)  LC_5 Logic Functioning bit
 (39 10)  (1237 282)  (1237 282)  LC_5 Logic Functioning bit
 (43 10)  (1241 282)  (1241 282)  LC_5 Logic Functioning bit
 (45 10)  (1243 282)  (1243 282)  LC_5 Logic Functioning bit
 (52 10)  (1250 282)  (1250 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (1203 283)  (1203 283)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_v_t_43
 (14 11)  (1212 283)  (1212 283)  routing T_23_17.sp4_h_r_44 <X> T_23_17.lc_trk_g2_4
 (15 11)  (1213 283)  (1213 283)  routing T_23_17.sp4_h_r_44 <X> T_23_17.lc_trk_g2_4
 (16 11)  (1214 283)  (1214 283)  routing T_23_17.sp4_h_r_44 <X> T_23_17.lc_trk_g2_4
 (17 11)  (1215 283)  (1215 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1220 283)  (1220 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (1226 283)  (1226 283)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 283)  (1227 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1230 283)  (1230 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1231 283)  (1231 283)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.input_2_5
 (34 11)  (1232 283)  (1232 283)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.input_2_5
 (35 11)  (1233 283)  (1233 283)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.input_2_5
 (36 11)  (1234 283)  (1234 283)  LC_5 Logic Functioning bit
 (37 11)  (1235 283)  (1235 283)  LC_5 Logic Functioning bit
 (38 11)  (1236 283)  (1236 283)  LC_5 Logic Functioning bit
 (39 11)  (1237 283)  (1237 283)  LC_5 Logic Functioning bit
 (3 12)  (1201 284)  (1201 284)  routing T_23_17.sp12_v_t_22 <X> T_23_17.sp12_h_r_1
 (15 12)  (1213 284)  (1213 284)  routing T_23_17.sp4_h_r_33 <X> T_23_17.lc_trk_g3_1
 (16 12)  (1214 284)  (1214 284)  routing T_23_17.sp4_h_r_33 <X> T_23_17.lc_trk_g3_1
 (17 12)  (1215 284)  (1215 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1216 284)  (1216 284)  routing T_23_17.sp4_h_r_33 <X> T_23_17.lc_trk_g3_1
 (21 12)  (1219 284)  (1219 284)  routing T_23_17.sp4_h_r_35 <X> T_23_17.lc_trk_g3_3
 (22 12)  (1220 284)  (1220 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1221 284)  (1221 284)  routing T_23_17.sp4_h_r_35 <X> T_23_17.lc_trk_g3_3
 (24 12)  (1222 284)  (1222 284)  routing T_23_17.sp4_h_r_35 <X> T_23_17.lc_trk_g3_3
 (25 12)  (1223 284)  (1223 284)  routing T_23_17.wire_logic_cluster/lc_2/out <X> T_23_17.lc_trk_g3_2
 (26 12)  (1224 284)  (1224 284)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (1226 284)  (1226 284)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 284)  (1227 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 284)  (1228 284)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 284)  (1229 284)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 284)  (1231 284)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 284)  (1232 284)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 284)  (1234 284)  LC_6 Logic Functioning bit
 (41 12)  (1239 284)  (1239 284)  LC_6 Logic Functioning bit
 (43 12)  (1241 284)  (1241 284)  LC_6 Logic Functioning bit
 (45 12)  (1243 284)  (1243 284)  LC_6 Logic Functioning bit
 (47 12)  (1245 284)  (1245 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (1249 284)  (1249 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (1207 285)  (1207 285)  routing T_23_17.sp4_v_t_39 <X> T_23_17.sp4_v_b_10
 (10 13)  (1208 285)  (1208 285)  routing T_23_17.sp4_v_t_39 <X> T_23_17.sp4_v_b_10
 (14 13)  (1212 285)  (1212 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (15 13)  (1213 285)  (1213 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1224 285)  (1224 285)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 285)  (1226 285)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 285)  (1227 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 285)  (1228 285)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 285)  (1229 285)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 285)  (1230 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1231 285)  (1231 285)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.input_2_6
 (34 13)  (1232 285)  (1232 285)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.input_2_6
 (35 13)  (1233 285)  (1233 285)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.input_2_6
 (37 13)  (1235 285)  (1235 285)  LC_6 Logic Functioning bit
 (38 13)  (1236 285)  (1236 285)  LC_6 Logic Functioning bit
 (39 13)  (1237 285)  (1237 285)  LC_6 Logic Functioning bit
 (40 13)  (1238 285)  (1238 285)  LC_6 Logic Functioning bit
 (42 13)  (1240 285)  (1240 285)  LC_6 Logic Functioning bit
 (48 13)  (1246 285)  (1246 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1198 286)  (1198 286)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 286)  (1199 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1209 286)  (1209 286)  routing T_23_17.sp4_h_r_5 <X> T_23_17.sp4_v_t_46
 (13 14)  (1211 286)  (1211 286)  routing T_23_17.sp4_h_r_5 <X> T_23_17.sp4_v_t_46
 (17 14)  (1215 286)  (1215 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1216 286)  (1216 286)  routing T_23_17.wire_logic_cluster/lc_5/out <X> T_23_17.lc_trk_g3_5
 (1 15)  (1199 287)  (1199 287)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (1210 287)  (1210 287)  routing T_23_17.sp4_h_r_5 <X> T_23_17.sp4_v_t_46
 (15 15)  (1213 287)  (1213 287)  routing T_23_17.sp4_v_t_33 <X> T_23_17.lc_trk_g3_4
 (16 15)  (1214 287)  (1214 287)  routing T_23_17.sp4_v_t_33 <X> T_23_17.lc_trk_g3_4
 (17 15)  (1215 287)  (1215 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (1220 287)  (1220 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_24_17

 (26 0)  (1278 272)  (1278 272)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 272)  (1279 272)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 272)  (1280 272)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 272)  (1281 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 272)  (1282 272)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 272)  (1283 272)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 272)  (1284 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 272)  (1285 272)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 272)  (1286 272)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 272)  (1287 272)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.input_2_0
 (40 0)  (1292 272)  (1292 272)  LC_0 Logic Functioning bit
 (46 0)  (1298 272)  (1298 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (9 1)  (1261 273)  (1261 273)  routing T_24_17.sp4_v_t_36 <X> T_24_17.sp4_v_b_1
 (27 1)  (1279 273)  (1279 273)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 273)  (1280 273)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 273)  (1281 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 273)  (1282 273)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 273)  (1284 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1285 273)  (1285 273)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.input_2_0
 (34 1)  (1286 273)  (1286 273)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.input_2_0
 (35 1)  (1287 273)  (1287 273)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.input_2_0
 (27 2)  (1279 274)  (1279 274)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 274)  (1280 274)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 274)  (1281 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 274)  (1283 274)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 274)  (1284 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 274)  (1285 274)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 274)  (1289 274)  LC_1 Logic Functioning bit
 (38 2)  (1290 274)  (1290 274)  LC_1 Logic Functioning bit
 (42 2)  (1294 274)  (1294 274)  LC_1 Logic Functioning bit
 (43 2)  (1295 274)  (1295 274)  LC_1 Logic Functioning bit
 (26 3)  (1278 275)  (1278 275)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 275)  (1279 275)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 275)  (1280 275)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 275)  (1281 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 275)  (1282 275)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 275)  (1284 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1285 275)  (1285 275)  routing T_24_17.lc_trk_g2_1 <X> T_24_17.input_2_1
 (36 3)  (1288 275)  (1288 275)  LC_1 Logic Functioning bit
 (37 3)  (1289 275)  (1289 275)  LC_1 Logic Functioning bit
 (42 3)  (1294 275)  (1294 275)  LC_1 Logic Functioning bit
 (43 3)  (1295 275)  (1295 275)  LC_1 Logic Functioning bit
 (48 3)  (1300 275)  (1300 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 6)  (1260 278)  (1260 278)  routing T_24_17.sp4_v_t_47 <X> T_24_17.sp4_h_l_41
 (9 6)  (1261 278)  (1261 278)  routing T_24_17.sp4_v_t_47 <X> T_24_17.sp4_h_l_41
 (10 6)  (1262 278)  (1262 278)  routing T_24_17.sp4_v_t_47 <X> T_24_17.sp4_h_l_41
 (27 6)  (1279 278)  (1279 278)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 278)  (1280 278)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 278)  (1281 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 278)  (1285 278)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (1292 278)  (1292 278)  LC_3 Logic Functioning bit
 (13 7)  (1265 279)  (1265 279)  routing T_24_17.sp4_v_b_0 <X> T_24_17.sp4_h_l_40
 (26 7)  (1278 279)  (1278 279)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 279)  (1280 279)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 279)  (1283 279)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 279)  (1284 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1285 279)  (1285 279)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.input_2_3
 (34 7)  (1286 279)  (1286 279)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.input_2_3
 (53 7)  (1305 279)  (1305 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (1267 280)  (1267 280)  routing T_24_17.rgt_op_1 <X> T_24_17.lc_trk_g2_1
 (17 8)  (1269 280)  (1269 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1270 280)  (1270 280)  routing T_24_17.rgt_op_1 <X> T_24_17.lc_trk_g2_1
 (22 8)  (1274 280)  (1274 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1276 280)  (1276 280)  routing T_24_17.tnr_op_3 <X> T_24_17.lc_trk_g2_3
 (22 9)  (1274 281)  (1274 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1276 281)  (1276 281)  routing T_24_17.tnr_op_2 <X> T_24_17.lc_trk_g2_2
 (14 10)  (1266 282)  (1266 282)  routing T_24_17.rgt_op_4 <X> T_24_17.lc_trk_g2_4
 (15 11)  (1267 283)  (1267 283)  routing T_24_17.rgt_op_4 <X> T_24_17.lc_trk_g2_4
 (17 11)  (1269 283)  (1269 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (15 12)  (1267 284)  (1267 284)  routing T_24_17.tnr_op_1 <X> T_24_17.lc_trk_g3_1
 (17 12)  (1269 284)  (1269 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1273 284)  (1273 284)  routing T_24_17.rgt_op_3 <X> T_24_17.lc_trk_g3_3
 (22 12)  (1274 284)  (1274 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1276 284)  (1276 284)  routing T_24_17.rgt_op_3 <X> T_24_17.lc_trk_g3_3
 (25 12)  (1277 284)  (1277 284)  routing T_24_17.rgt_op_2 <X> T_24_17.lc_trk_g3_2
 (15 13)  (1267 285)  (1267 285)  routing T_24_17.tnr_op_0 <X> T_24_17.lc_trk_g3_0
 (17 13)  (1269 285)  (1269 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (19 13)  (1271 285)  (1271 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (1274 285)  (1274 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1276 285)  (1276 285)  routing T_24_17.rgt_op_2 <X> T_24_17.lc_trk_g3_2
 (8 14)  (1260 286)  (1260 286)  routing T_24_17.sp4_v_t_41 <X> T_24_17.sp4_h_l_47
 (9 14)  (1261 286)  (1261 286)  routing T_24_17.sp4_v_t_41 <X> T_24_17.sp4_h_l_47
 (10 14)  (1262 286)  (1262 286)  routing T_24_17.sp4_v_t_41 <X> T_24_17.sp4_h_l_47
 (12 14)  (1264 286)  (1264 286)  routing T_24_17.sp4_v_t_46 <X> T_24_17.sp4_h_l_46
 (15 14)  (1267 286)  (1267 286)  routing T_24_17.tnr_op_5 <X> T_24_17.lc_trk_g3_5
 (17 14)  (1269 286)  (1269 286)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (1274 286)  (1274 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1276 286)  (1276 286)  routing T_24_17.tnr_op_7 <X> T_24_17.lc_trk_g3_7
 (11 15)  (1263 287)  (1263 287)  routing T_24_17.sp4_v_t_46 <X> T_24_17.sp4_h_l_46
 (15 15)  (1267 287)  (1267 287)  routing T_24_17.tnr_op_4 <X> T_24_17.lc_trk_g3_4
 (17 15)  (1269 287)  (1269 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (1274 287)  (1274 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1276 287)  (1276 287)  routing T_24_17.tnr_op_6 <X> T_24_17.lc_trk_g3_6


RAM_Tile_25_17

 (27 0)  (1333 272)  (1333 272)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.wire_bram/ram/WDATA_15
 (29 0)  (1335 272)  (1335 272)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_6 wire_bram/ram/WDATA_15
 (30 0)  (1336 272)  (1336 272)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.wire_bram/ram/WDATA_15
 (38 0)  (1344 272)  (1344 272)  Enable bit of Mux _out_links/OutMux2_0 => wire_bram/ram/RDATA_15 sp4_v_b_32
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (30 1)  (1336 273)  (1336 273)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.wire_bram/ram/WDATA_15
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 2)  (1315 274)  (1315 274)  routing T_25_17.sp4_v_b_1 <X> T_25_17.sp4_h_l_36
 (25 2)  (1331 274)  (1331 274)  routing T_25_17.bnr_op_6 <X> T_25_17.lc_trk_g0_6
 (28 2)  (1334 274)  (1334 274)  routing T_25_17.lc_trk_g2_2 <X> T_25_17.wire_bram/ram/WDATA_14
 (29 2)  (1335 274)  (1335 274)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_2 wire_bram/ram/WDATA_14
 (41 2)  (1347 274)  (1347 274)  Enable bit of Mux _out_links/OutMuxb_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_35
 (22 3)  (1328 275)  (1328 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1331 275)  (1331 275)  routing T_25_17.bnr_op_6 <X> T_25_17.lc_trk_g0_6
 (30 3)  (1336 275)  (1336 275)  routing T_25_17.lc_trk_g2_2 <X> T_25_17.wire_bram/ram/WDATA_14
 (9 4)  (1315 276)  (1315 276)  routing T_25_17.sp4_v_t_41 <X> T_25_17.sp4_h_r_4
 (28 4)  (1334 276)  (1334 276)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_13
 (29 4)  (1335 276)  (1335 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_13
 (30 4)  (1336 276)  (1336 276)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_13
 (36 4)  (1342 276)  (1342 276)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_13 sp4_h_r_36
 (3 5)  (1309 277)  (1309 277)  routing T_25_17.sp12_h_l_23 <X> T_25_17.sp12_h_r_0
 (9 5)  (1315 277)  (1315 277)  routing T_25_17.sp4_v_t_45 <X> T_25_17.sp4_v_b_4
 (10 5)  (1316 277)  (1316 277)  routing T_25_17.sp4_v_t_45 <X> T_25_17.sp4_v_b_4
 (30 5)  (1336 277)  (1336 277)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_13
 (39 5)  (1345 277)  (1345 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (4 6)  (1310 278)  (1310 278)  routing T_25_17.sp4_h_r_3 <X> T_25_17.sp4_v_t_38
 (5 6)  (1311 278)  (1311 278)  routing T_25_17.sp4_v_t_44 <X> T_25_17.sp4_h_l_38
 (8 6)  (1314 278)  (1314 278)  routing T_25_17.sp4_h_r_8 <X> T_25_17.sp4_h_l_41
 (10 6)  (1316 278)  (1316 278)  routing T_25_17.sp4_h_r_8 <X> T_25_17.sp4_h_l_41
 (15 6)  (1321 278)  (1321 278)  routing T_25_17.sp12_h_l_2 <X> T_25_17.lc_trk_g1_5
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_2 lc_trk_g1_5
 (18 6)  (1324 278)  (1324 278)  routing T_25_17.sp12_h_l_2 <X> T_25_17.lc_trk_g1_5
 (27 6)  (1333 278)  (1333 278)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.wire_bram/ram/WDATA_12
 (28 6)  (1334 278)  (1334 278)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.wire_bram/ram/WDATA_12
 (29 6)  (1335 278)  (1335 278)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_7 wire_bram/ram/WDATA_12
 (30 6)  (1336 278)  (1336 278)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.wire_bram/ram/WDATA_12
 (36 6)  (1342 278)  (1342 278)  Enable bit of Mux _out_links/OutMux8_3 => wire_bram/ram/RDATA_12 sp4_h_l_27
 (37 6)  (1343 278)  (1343 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_12 sp12_h_r_14
 (4 7)  (1310 279)  (1310 279)  routing T_25_17.sp4_v_t_44 <X> T_25_17.sp4_h_l_38
 (5 7)  (1311 279)  (1311 279)  routing T_25_17.sp4_h_r_3 <X> T_25_17.sp4_v_t_38
 (6 7)  (1312 279)  (1312 279)  routing T_25_17.sp4_v_t_44 <X> T_25_17.sp4_h_l_38
 (18 7)  (1324 279)  (1324 279)  routing T_25_17.sp12_h_l_2 <X> T_25_17.lc_trk_g1_5
 (22 7)  (1328 279)  (1328 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 279)  (1331 279)  routing T_25_17.sp4_r_v_b_30 <X> T_25_17.lc_trk_g1_6
 (30 7)  (1336 279)  (1336 279)  routing T_25_17.lc_trk_g3_7 <X> T_25_17.wire_bram/ram/WDATA_12
 (22 8)  (1328 280)  (1328 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1330 280)  (1330 280)  routing T_25_17.tnr_op_3 <X> T_25_17.lc_trk_g2_3
 (27 8)  (1333 280)  (1333 280)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.wire_bram/ram/WDATA_11
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.wire_bram/ram/WDATA_11
 (38 8)  (1344 280)  (1344 280)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (22 9)  (1328 281)  (1328 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1330 281)  (1330 281)  routing T_25_17.tnr_op_2 <X> T_25_17.lc_trk_g2_2
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.wire_bram/ram/WDATA_11
 (36 9)  (1342 281)  (1342 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (37 9)  (1343 281)  (1343 281)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (4 10)  (1310 282)  (1310 282)  routing T_25_17.sp4_h_r_0 <X> T_25_17.sp4_v_t_43
 (6 10)  (1312 282)  (1312 282)  routing T_25_17.sp4_h_r_0 <X> T_25_17.sp4_v_t_43
 (8 10)  (1314 282)  (1314 282)  routing T_25_17.sp4_v_t_42 <X> T_25_17.sp4_h_l_42
 (9 10)  (1315 282)  (1315 282)  routing T_25_17.sp4_v_t_42 <X> T_25_17.sp4_h_l_42
 (12 10)  (1318 282)  (1318 282)  routing T_25_17.sp4_v_b_8 <X> T_25_17.sp4_h_l_45
 (14 10)  (1320 282)  (1320 282)  routing T_25_17.sp12_v_b_4 <X> T_25_17.lc_trk_g2_4
 (21 10)  (1327 282)  (1327 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (22 10)  (1328 282)  (1328 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 282)  (1329 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (24 10)  (1330 282)  (1330 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (27 10)  (1333 282)  (1333 282)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/WDATA_10
 (29 10)  (1335 282)  (1335 282)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_5 wire_bram/ram/WDATA_10
 (30 10)  (1336 282)  (1336 282)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/WDATA_10
 (38 10)  (1344 282)  (1344 282)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_10 sp4_v_t_15
 (39 10)  (1345 282)  (1345 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_10 sp4_v_t_31
 (5 11)  (1311 283)  (1311 283)  routing T_25_17.sp4_h_r_0 <X> T_25_17.sp4_v_t_43
 (14 11)  (1320 283)  (1320 283)  routing T_25_17.sp12_v_b_4 <X> T_25_17.lc_trk_g2_4
 (15 11)  (1321 283)  (1321 283)  routing T_25_17.sp12_v_b_4 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_4 lc_trk_g2_4
 (21 11)  (1327 283)  (1327 283)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (28 12)  (1334 284)  (1334 284)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.wire_bram/ram/WDATA_9
 (29 12)  (1335 284)  (1335 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (38 12)  (1344 284)  (1344 284)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (30 13)  (1336 285)  (1336 285)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.wire_bram/ram/WDATA_9
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (10 14)  (1316 286)  (1316 286)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_h_l_47
 (21 14)  (1327 286)  (1327 286)  routing T_25_17.rgt_op_7 <X> T_25_17.lc_trk_g3_7
 (22 14)  (1328 286)  (1328 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1330 286)  (1330 286)  routing T_25_17.rgt_op_7 <X> T_25_17.lc_trk_g3_7
 (29 14)  (1335 286)  (1335 286)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_6 wire_bram/ram/WDATA_8
 (30 14)  (1336 286)  (1336 286)  routing T_25_17.lc_trk_g0_6 <X> T_25_17.wire_bram/ram/WDATA_8
 (38 14)  (1344 286)  (1344 286)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_8 sp4_v_t_19
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (10 15)  (1316 287)  (1316 287)  routing T_25_17.sp4_h_l_40 <X> T_25_17.sp4_v_t_47
 (22 15)  (1328 287)  (1328 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1330 287)  (1330 287)  routing T_25_17.tnr_op_6 <X> T_25_17.lc_trk_g3_6
 (30 15)  (1336 287)  (1336 287)  routing T_25_17.lc_trk_g0_6 <X> T_25_17.wire_bram/ram/WDATA_8


LogicTile_26_17

 (27 0)  (1375 272)  (1375 272)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 272)  (1377 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 272)  (1378 272)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 272)  (1380 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 272)  (1381 272)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 272)  (1382 272)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 272)  (1384 272)  LC_0 Logic Functioning bit
 (27 1)  (1375 273)  (1375 273)  routing T_26_17.lc_trk_g1_1 <X> T_26_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 273)  (1377 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1378 273)  (1378 273)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1379 273)  (1379 273)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1380 273)  (1380 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1381 273)  (1381 273)  routing T_26_17.lc_trk_g3_1 <X> T_26_17.input_2_0
 (34 1)  (1382 273)  (1382 273)  routing T_26_17.lc_trk_g3_1 <X> T_26_17.input_2_0
 (0 2)  (1348 274)  (1348 274)  routing T_26_17.glb_netwk_6 <X> T_26_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 274)  (1349 274)  routing T_26_17.glb_netwk_6 <X> T_26_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 274)  (1350 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1353 274)  (1353 274)  routing T_26_17.sp4_v_t_37 <X> T_26_17.sp4_h_l_37
 (12 2)  (1360 274)  (1360 274)  routing T_26_17.sp4_v_t_39 <X> T_26_17.sp4_h_l_39
 (14 2)  (1362 274)  (1362 274)  routing T_26_17.wire_logic_cluster/lc_4/out <X> T_26_17.lc_trk_g0_4
 (26 2)  (1374 274)  (1374 274)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_1/in_0
 (36 2)  (1384 274)  (1384 274)  LC_1 Logic Functioning bit
 (38 2)  (1386 274)  (1386 274)  LC_1 Logic Functioning bit
 (41 2)  (1389 274)  (1389 274)  LC_1 Logic Functioning bit
 (43 2)  (1391 274)  (1391 274)  LC_1 Logic Functioning bit
 (45 2)  (1393 274)  (1393 274)  LC_1 Logic Functioning bit
 (6 3)  (1354 275)  (1354 275)  routing T_26_17.sp4_v_t_37 <X> T_26_17.sp4_h_l_37
 (9 3)  (1357 275)  (1357 275)  routing T_26_17.sp4_v_b_5 <X> T_26_17.sp4_v_t_36
 (10 3)  (1358 275)  (1358 275)  routing T_26_17.sp4_v_b_5 <X> T_26_17.sp4_v_t_36
 (11 3)  (1359 275)  (1359 275)  routing T_26_17.sp4_v_t_39 <X> T_26_17.sp4_h_l_39
 (17 3)  (1365 275)  (1365 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (1375 275)  (1375 275)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 275)  (1376 275)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 275)  (1377 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (1385 275)  (1385 275)  LC_1 Logic Functioning bit
 (39 3)  (1387 275)  (1387 275)  LC_1 Logic Functioning bit
 (40 3)  (1388 275)  (1388 275)  LC_1 Logic Functioning bit
 (42 3)  (1390 275)  (1390 275)  LC_1 Logic Functioning bit
 (0 4)  (1348 276)  (1348 276)  routing T_26_17.lc_trk_g3_3 <X> T_26_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 276)  (1349 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (1363 276)  (1363 276)  routing T_26_17.sp4_h_l_4 <X> T_26_17.lc_trk_g1_1
 (16 4)  (1364 276)  (1364 276)  routing T_26_17.sp4_h_l_4 <X> T_26_17.lc_trk_g1_1
 (17 4)  (1365 276)  (1365 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1366 276)  (1366 276)  routing T_26_17.sp4_h_l_4 <X> T_26_17.lc_trk_g1_1
 (22 4)  (1370 276)  (1370 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (1375 276)  (1375 276)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 276)  (1377 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 276)  (1378 276)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1379 276)  (1379 276)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1380 276)  (1380 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 276)  (1381 276)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1382 276)  (1382 276)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 276)  (1384 276)  LC_2 Logic Functioning bit
 (0 5)  (1348 277)  (1348 277)  routing T_26_17.lc_trk_g3_3 <X> T_26_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1349 277)  (1349 277)  routing T_26_17.lc_trk_g3_3 <X> T_26_17.wire_logic_cluster/lc_7/cen
 (18 5)  (1366 277)  (1366 277)  routing T_26_17.sp4_h_l_4 <X> T_26_17.lc_trk_g1_1
 (21 5)  (1369 277)  (1369 277)  routing T_26_17.sp4_r_v_b_27 <X> T_26_17.lc_trk_g1_3
 (27 5)  (1375 277)  (1375 277)  routing T_26_17.lc_trk_g1_1 <X> T_26_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 277)  (1377 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 277)  (1378 277)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 277)  (1380 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1381 277)  (1381 277)  routing T_26_17.lc_trk_g2_2 <X> T_26_17.input_2_2
 (35 5)  (1383 277)  (1383 277)  routing T_26_17.lc_trk_g2_2 <X> T_26_17.input_2_2
 (46 5)  (1394 277)  (1394 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (29 6)  (1377 278)  (1377 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 278)  (1378 278)  routing T_26_17.lc_trk_g0_4 <X> T_26_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 278)  (1380 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1382 278)  (1382 278)  routing T_26_17.lc_trk_g1_1 <X> T_26_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1383 278)  (1383 278)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.input_2_3
 (36 6)  (1384 278)  (1384 278)  LC_3 Logic Functioning bit
 (12 7)  (1360 279)  (1360 279)  routing T_26_17.sp4_h_l_40 <X> T_26_17.sp4_v_t_40
 (22 7)  (1370 279)  (1370 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1373 279)  (1373 279)  routing T_26_17.sp4_r_v_b_30 <X> T_26_17.lc_trk_g1_6
 (26 7)  (1374 279)  (1374 279)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1375 279)  (1375 279)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1376 279)  (1376 279)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 279)  (1377 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (1380 279)  (1380 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1382 279)  (1382 279)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.input_2_3
 (35 7)  (1383 279)  (1383 279)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.input_2_3
 (48 7)  (1396 279)  (1396 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (1351 280)  (1351 280)  routing T_26_17.sp12_v_t_22 <X> T_26_17.sp12_v_b_1
 (21 8)  (1369 280)  (1369 280)  routing T_26_17.sp4_v_t_14 <X> T_26_17.lc_trk_g2_3
 (22 8)  (1370 280)  (1370 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1371 280)  (1371 280)  routing T_26_17.sp4_v_t_14 <X> T_26_17.lc_trk_g2_3
 (25 8)  (1373 280)  (1373 280)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g2_2
 (32 8)  (1380 280)  (1380 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1381 280)  (1381 280)  routing T_26_17.lc_trk_g2_3 <X> T_26_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 280)  (1384 280)  LC_4 Logic Functioning bit
 (37 8)  (1385 280)  (1385 280)  LC_4 Logic Functioning bit
 (38 8)  (1386 280)  (1386 280)  LC_4 Logic Functioning bit
 (39 8)  (1387 280)  (1387 280)  LC_4 Logic Functioning bit
 (45 8)  (1393 280)  (1393 280)  LC_4 Logic Functioning bit
 (22 9)  (1370 281)  (1370 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1371 281)  (1371 281)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g2_2
 (24 9)  (1372 281)  (1372 281)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g2_2
 (25 9)  (1373 281)  (1373 281)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g2_2
 (31 9)  (1379 281)  (1379 281)  routing T_26_17.lc_trk_g2_3 <X> T_26_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (1384 281)  (1384 281)  LC_4 Logic Functioning bit
 (37 9)  (1385 281)  (1385 281)  LC_4 Logic Functioning bit
 (38 9)  (1386 281)  (1386 281)  LC_4 Logic Functioning bit
 (39 9)  (1387 281)  (1387 281)  LC_4 Logic Functioning bit
 (11 10)  (1359 282)  (1359 282)  routing T_26_17.sp4_v_b_5 <X> T_26_17.sp4_v_t_45
 (12 11)  (1360 283)  (1360 283)  routing T_26_17.sp4_v_b_5 <X> T_26_17.sp4_v_t_45
 (11 12)  (1359 284)  (1359 284)  routing T_26_17.sp4_h_l_40 <X> T_26_17.sp4_v_b_11
 (13 12)  (1361 284)  (1361 284)  routing T_26_17.sp4_h_l_40 <X> T_26_17.sp4_v_b_11
 (17 12)  (1365 284)  (1365 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1366 284)  (1366 284)  routing T_26_17.wire_logic_cluster/lc_1/out <X> T_26_17.lc_trk_g3_1
 (22 12)  (1370 284)  (1370 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1373 284)  (1373 284)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g3_2
 (12 13)  (1360 285)  (1360 285)  routing T_26_17.sp4_h_l_40 <X> T_26_17.sp4_v_b_11
 (21 13)  (1369 285)  (1369 285)  routing T_26_17.sp4_r_v_b_43 <X> T_26_17.lc_trk_g3_3
 (22 13)  (1370 285)  (1370 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1371 285)  (1371 285)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g3_2
 (24 13)  (1372 285)  (1372 285)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g3_2
 (25 13)  (1373 285)  (1373 285)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g3_2
 (0 14)  (1348 286)  (1348 286)  routing T_26_17.glb_netwk_4 <X> T_26_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 286)  (1349 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1362 286)  (1362 286)  routing T_26_17.sp12_v_t_3 <X> T_26_17.lc_trk_g3_4
 (27 14)  (1375 286)  (1375 286)  routing T_26_17.lc_trk_g1_3 <X> T_26_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 286)  (1377 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 286)  (1380 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1382 286)  (1382 286)  routing T_26_17.lc_trk_g1_1 <X> T_26_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1383 286)  (1383 286)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.input_2_7
 (36 14)  (1384 286)  (1384 286)  LC_7 Logic Functioning bit
 (8 15)  (1356 287)  (1356 287)  routing T_26_17.sp4_h_r_4 <X> T_26_17.sp4_v_t_47
 (9 15)  (1357 287)  (1357 287)  routing T_26_17.sp4_h_r_4 <X> T_26_17.sp4_v_t_47
 (10 15)  (1358 287)  (1358 287)  routing T_26_17.sp4_h_r_4 <X> T_26_17.sp4_v_t_47
 (14 15)  (1362 287)  (1362 287)  routing T_26_17.sp12_v_t_3 <X> T_26_17.lc_trk_g3_4
 (15 15)  (1363 287)  (1363 287)  routing T_26_17.sp12_v_t_3 <X> T_26_17.lc_trk_g3_4
 (17 15)  (1365 287)  (1365 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (1374 287)  (1374 287)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1375 287)  (1375 287)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1376 287)  (1376 287)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 287)  (1377 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1378 287)  (1378 287)  routing T_26_17.lc_trk_g1_3 <X> T_26_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (1380 287)  (1380 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1382 287)  (1382 287)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.input_2_7
 (35 15)  (1383 287)  (1383 287)  routing T_26_17.lc_trk_g1_6 <X> T_26_17.input_2_7


LogicTile_29_17

 (6 3)  (1516 275)  (1516 275)  routing T_29_17.sp4_h_r_0 <X> T_29_17.sp4_h_l_37
 (5 6)  (1515 278)  (1515 278)  routing T_29_17.sp4_h_r_0 <X> T_29_17.sp4_h_l_38
 (4 7)  (1514 279)  (1514 279)  routing T_29_17.sp4_h_r_0 <X> T_29_17.sp4_h_l_38


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (10 4)  (1736 276)  (1736 276)  routing T_33_17.lc_trk_g1_6 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 276)  (1737 276)  routing T_33_17.lc_trk_g1_6 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (10 5)  (1736 277)  (1736 277)  routing T_33_17.lc_trk_g1_6 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (6 6)  (1732 278)  (1732 278)  routing T_33_17.span12_horz_15 <X> T_33_17.lc_trk_g0_7
 (7 6)  (1733 278)  (1733 278)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (12 7)  (1738 279)  (1738 279)  routing T_33_17.span4_vert_b_2 <X> T_33_17.span4_horz_37
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (5 10)  (1731 282)  (1731 282)  routing T_33_17.span4_vert_b_11 <X> T_33_17.lc_trk_g1_3
 (7 10)  (1733 282)  (1733 282)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 282)  (1734 282)  routing T_33_17.span4_vert_b_11 <X> T_33_17.lc_trk_g1_3
 (4 15)  (1730 287)  (1730 287)  routing T_33_17.span4_vert_b_6 <X> T_33_17.lc_trk_g1_6
 (5 15)  (1731 287)  (1731 287)  routing T_33_17.span4_vert_b_6 <X> T_33_17.lc_trk_g1_6
 (7 15)  (1733 287)  (1733 287)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 8)  (1 264)  (1 264)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_h_l_23 <X> T_2_16.sp12_h_r_0


LogicTile_3_16

 (14 4)  (140 260)  (140 260)  routing T_3_16.sp4_h_r_8 <X> T_3_16.lc_trk_g1_0
 (28 4)  (154 260)  (154 260)  routing T_3_16.lc_trk_g2_1 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 260)  (155 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 260)  (158 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 260)  (160 260)  routing T_3_16.lc_trk_g1_0 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 260)  (162 260)  LC_2 Logic Functioning bit
 (37 4)  (163 260)  (163 260)  LC_2 Logic Functioning bit
 (38 4)  (164 260)  (164 260)  LC_2 Logic Functioning bit
 (39 4)  (165 260)  (165 260)  LC_2 Logic Functioning bit
 (40 4)  (166 260)  (166 260)  LC_2 Logic Functioning bit
 (42 4)  (168 260)  (168 260)  LC_2 Logic Functioning bit
 (15 5)  (141 261)  (141 261)  routing T_3_16.sp4_h_r_8 <X> T_3_16.lc_trk_g1_0
 (16 5)  (142 261)  (142 261)  routing T_3_16.sp4_h_r_8 <X> T_3_16.lc_trk_g1_0
 (17 5)  (143 261)  (143 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (36 5)  (162 261)  (162 261)  LC_2 Logic Functioning bit
 (37 5)  (163 261)  (163 261)  LC_2 Logic Functioning bit
 (38 5)  (164 261)  (164 261)  LC_2 Logic Functioning bit
 (39 5)  (165 261)  (165 261)  LC_2 Logic Functioning bit
 (40 5)  (166 261)  (166 261)  LC_2 Logic Functioning bit
 (42 5)  (168 261)  (168 261)  LC_2 Logic Functioning bit
 (51 5)  (177 261)  (177 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 8)  (142 264)  (142 264)  routing T_3_16.sp12_v_t_6 <X> T_3_16.lc_trk_g2_1
 (17 8)  (143 264)  (143 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1


LogicTile_7_16

 (12 10)  (354 266)  (354 266)  routing T_7_16.sp4_v_t_39 <X> T_7_16.sp4_h_l_45
 (11 11)  (353 267)  (353 267)  routing T_7_16.sp4_v_t_39 <X> T_7_16.sp4_h_l_45
 (13 11)  (355 267)  (355 267)  routing T_7_16.sp4_v_t_39 <X> T_7_16.sp4_h_l_45


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 256)  (417 256)  routing T_8_16.sp12_h_l_0 <X> T_8_16.lc_trk_g0_3
 (22 0)  (418 256)  (418 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_0 lc_trk_g0_3
 (24 0)  (420 256)  (420 256)  routing T_8_16.sp12_h_l_0 <X> T_8_16.lc_trk_g0_3
 (26 0)  (422 256)  (422 256)  routing T_8_16.lc_trk_g0_4 <X> T_8_16.input0_0
 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 257)  (417 257)  routing T_8_16.sp12_h_l_0 <X> T_8_16.lc_trk_g0_3
 (29 1)  (425 257)  (425 257)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (1 2)  (397 258)  (397 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 258)  (417 258)  routing T_8_16.sp4_v_t_2 <X> T_8_16.lc_trk_g0_7
 (22 2)  (418 258)  (418 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (419 258)  (419 258)  routing T_8_16.sp4_v_t_2 <X> T_8_16.lc_trk_g0_7
 (26 2)  (422 258)  (422 258)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.input0_1
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (404 259)  (404 259)  routing T_8_16.sp4_h_r_7 <X> T_8_16.sp4_v_t_36
 (9 3)  (405 259)  (405 259)  routing T_8_16.sp4_h_r_7 <X> T_8_16.sp4_v_t_36
 (10 3)  (406 259)  (406 259)  routing T_8_16.sp4_h_r_7 <X> T_8_16.sp4_v_t_36
 (15 3)  (411 259)  (411 259)  routing T_8_16.sp4_v_b_20 <X> T_8_16.lc_trk_g0_4
 (16 3)  (412 259)  (412 259)  routing T_8_16.sp4_v_b_20 <X> T_8_16.lc_trk_g0_4
 (17 3)  (413 259)  (413 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (21 3)  (417 259)  (417 259)  routing T_8_16.sp4_v_t_2 <X> T_8_16.lc_trk_g0_7
 (27 3)  (423 259)  (423 259)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.input0_1
 (29 3)  (425 259)  (425 259)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (1 4)  (397 260)  (397 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_t_23 <X> T_8_16.sp12_h_r_0
 (14 4)  (410 260)  (410 260)  routing T_8_16.sp4_h_r_8 <X> T_8_16.lc_trk_g1_0
 (15 4)  (411 260)  (411 260)  routing T_8_16.sp4_h_r_9 <X> T_8_16.lc_trk_g1_1
 (16 4)  (412 260)  (412 260)  routing T_8_16.sp4_h_r_9 <X> T_8_16.lc_trk_g1_1
 (17 4)  (413 260)  (413 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 260)  (414 260)  routing T_8_16.sp4_h_r_9 <X> T_8_16.lc_trk_g1_1
 (21 4)  (417 260)  (417 260)  routing T_8_16.sp4_h_r_11 <X> T_8_16.lc_trk_g1_3
 (22 4)  (418 260)  (418 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 260)  (419 260)  routing T_8_16.sp4_h_r_11 <X> T_8_16.lc_trk_g1_3
 (24 4)  (420 260)  (420 260)  routing T_8_16.sp4_h_r_11 <X> T_8_16.lc_trk_g1_3
 (26 4)  (422 260)  (422 260)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.input0_2
 (0 5)  (396 261)  (396 261)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_bram/ram/WCLKE
 (1 5)  (397 261)  (397 261)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_bram/ram/WCLKE
 (15 5)  (411 261)  (411 261)  routing T_8_16.sp4_h_r_8 <X> T_8_16.lc_trk_g1_0
 (16 5)  (412 261)  (412 261)  routing T_8_16.sp4_h_r_8 <X> T_8_16.lc_trk_g1_0
 (17 5)  (413 261)  (413 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (422 261)  (422 261)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.input0_2
 (27 5)  (423 261)  (423 261)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.input0_2
 (28 5)  (424 261)  (424 261)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.input0_2
 (29 5)  (425 261)  (425 261)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (21 6)  (417 262)  (417 262)  routing T_8_16.sp4_h_l_10 <X> T_8_16.lc_trk_g1_7
 (22 6)  (418 262)  (418 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (419 262)  (419 262)  routing T_8_16.sp4_h_l_10 <X> T_8_16.lc_trk_g1_7
 (24 6)  (420 262)  (420 262)  routing T_8_16.sp4_h_l_10 <X> T_8_16.lc_trk_g1_7
 (14 7)  (410 263)  (410 263)  routing T_8_16.sp4_r_v_b_28 <X> T_8_16.lc_trk_g1_4
 (17 7)  (413 263)  (413 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (417 263)  (417 263)  routing T_8_16.sp4_h_l_10 <X> T_8_16.lc_trk_g1_7
 (27 7)  (423 263)  (423 263)  routing T_8_16.lc_trk_g1_0 <X> T_8_16.input0_3
 (29 7)  (425 263)  (425 263)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (16 8)  (412 264)  (412 264)  routing T_8_16.sp12_v_b_9 <X> T_8_16.lc_trk_g2_1
 (17 8)  (413 264)  (413 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_9 lc_trk_g2_1
 (28 8)  (424 264)  (424 264)  routing T_8_16.lc_trk_g2_1 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (13 9)  (409 265)  (409 265)  routing T_8_16.sp4_v_t_38 <X> T_8_16.sp4_h_r_8
 (27 9)  (423 265)  (423 265)  routing T_8_16.lc_trk_g1_1 <X> T_8_16.input0_4
 (29 9)  (425 265)  (425 265)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (37 9)  (433 265)  (433 265)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (22 11)  (418 267)  (418 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (419 267)  (419 267)  routing T_8_16.sp12_v_b_14 <X> T_8_16.lc_trk_g2_6
 (26 11)  (422 267)  (422 267)  routing T_8_16.lc_trk_g0_3 <X> T_8_16.input0_5
 (29 11)  (425 267)  (425 267)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 267)  (428 267)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (429 267)  (429 267)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.input2_5
 (34 11)  (430 267)  (430 267)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.input2_5
 (35 11)  (431 267)  (431 267)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.input2_5
 (26 12)  (422 268)  (422 268)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.input0_6
 (35 12)  (431 268)  (431 268)  routing T_8_16.lc_trk_g1_7 <X> T_8_16.input2_6
 (22 13)  (418 269)  (418 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 269)  (421 269)  routing T_8_16.sp4_r_v_b_42 <X> T_8_16.lc_trk_g3_2
 (26 13)  (422 269)  (422 269)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.input0_6
 (28 13)  (424 269)  (424 269)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.input0_6
 (29 13)  (425 269)  (425 269)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (428 269)  (428 269)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 269)  (430 269)  routing T_8_16.lc_trk_g1_7 <X> T_8_16.input2_6
 (35 13)  (431 269)  (431 269)  routing T_8_16.lc_trk_g1_7 <X> T_8_16.input2_6
 (0 14)  (396 270)  (396 270)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_bram/ram/WE
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (3 14)  (399 270)  (399 270)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_t_22
 (17 14)  (413 270)  (413 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (417 270)  (417 270)  routing T_8_16.sp4_v_t_26 <X> T_8_16.lc_trk_g3_7
 (22 14)  (418 270)  (418 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 270)  (419 270)  routing T_8_16.sp4_v_t_26 <X> T_8_16.lc_trk_g3_7
 (26 14)  (422 270)  (422 270)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_7
 (35 14)  (431 270)  (431 270)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.input2_7
 (0 15)  (396 271)  (396 271)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_bram/ram/WE
 (3 15)  (399 271)  (399 271)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_t_22
 (18 15)  (414 271)  (414 271)  routing T_8_16.sp4_r_v_b_45 <X> T_8_16.lc_trk_g3_5
 (21 15)  (417 271)  (417 271)  routing T_8_16.sp4_v_t_26 <X> T_8_16.lc_trk_g3_7
 (22 15)  (418 271)  (418 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (419 271)  (419 271)  routing T_8_16.sp12_v_t_21 <X> T_8_16.lc_trk_g3_6
 (25 15)  (421 271)  (421 271)  routing T_8_16.sp12_v_t_21 <X> T_8_16.lc_trk_g3_6
 (26 15)  (422 271)  (422 271)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_7
 (27 15)  (423 271)  (423 271)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_7
 (28 15)  (424 271)  (424 271)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_7
 (29 15)  (425 271)  (425 271)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (428 271)  (428 271)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (431 271)  (431 271)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.input2_7


LogicTile_9_16

 (2 4)  (440 260)  (440 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 6)  (449 262)  (449 262)  routing T_9_16.sp4_h_r_11 <X> T_9_16.sp4_v_t_40
 (13 6)  (451 262)  (451 262)  routing T_9_16.sp4_h_r_11 <X> T_9_16.sp4_v_t_40
 (12 7)  (450 263)  (450 263)  routing T_9_16.sp4_h_r_11 <X> T_9_16.sp4_v_t_40


LogicTile_10_16

 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (517 258)  (517 258)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g0_6
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 258)  (529 258)  LC_1 Logic Functioning bit
 (39 2)  (531 258)  (531 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (22 3)  (514 259)  (514 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 259)  (515 259)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g0_6
 (24 3)  (516 259)  (516 259)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g0_6
 (30 3)  (522 259)  (522 259)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (495 260)  (495 260)  routing T_10_16.sp12_v_t_23 <X> T_10_16.sp12_h_r_0
 (15 4)  (507 260)  (507 260)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (513 260)  (513 260)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 260)  (518 260)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 260)  (522 260)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (39 4)  (531 260)  (531 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (50 4)  (542 260)  (542 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (492 261)  (492 261)  routing T_10_16.glb_netwk_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (18 5)  (510 261)  (510 261)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (38 5)  (530 261)  (530 261)  LC_2 Logic Functioning bit
 (40 5)  (532 261)  (532 261)  LC_2 Logic Functioning bit
 (43 5)  (535 261)  (535 261)  LC_2 Logic Functioning bit
 (51 5)  (543 261)  (543 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (517 262)  (517 262)  routing T_10_16.wire_logic_cluster/lc_6/out <X> T_10_16.lc_trk_g1_6
 (31 6)  (523 262)  (523 262)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (37 6)  (529 262)  (529 262)  LC_3 Logic Functioning bit
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (39 6)  (531 262)  (531 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (46 6)  (538 262)  (538 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (545 262)  (545 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (37 7)  (529 263)  (529 263)  LC_3 Logic Functioning bit
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (39 7)  (531 263)  (531 263)  LC_3 Logic Functioning bit
 (22 8)  (514 264)  (514 264)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (516 264)  (516 264)  routing T_10_16.tnr_op_3 <X> T_10_16.lc_trk_g2_3
 (25 8)  (517 264)  (517 264)  routing T_10_16.sp4_h_r_42 <X> T_10_16.lc_trk_g2_2
 (11 9)  (503 265)  (503 265)  routing T_10_16.sp4_h_l_37 <X> T_10_16.sp4_h_r_8
 (13 9)  (505 265)  (505 265)  routing T_10_16.sp4_h_l_37 <X> T_10_16.sp4_h_r_8
 (14 9)  (506 265)  (506 265)  routing T_10_16.sp4_r_v_b_32 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 265)  (515 265)  routing T_10_16.sp4_h_r_42 <X> T_10_16.lc_trk_g2_2
 (24 9)  (516 265)  (516 265)  routing T_10_16.sp4_h_r_42 <X> T_10_16.lc_trk_g2_2
 (25 9)  (517 265)  (517 265)  routing T_10_16.sp4_h_r_42 <X> T_10_16.lc_trk_g2_2
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 266)  (510 266)  routing T_10_16.wire_logic_cluster/lc_5/out <X> T_10_16.lc_trk_g2_5
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 266)  (515 266)  routing T_10_16.sp4_v_b_47 <X> T_10_16.lc_trk_g2_7
 (24 10)  (516 266)  (516 266)  routing T_10_16.sp4_v_b_47 <X> T_10_16.lc_trk_g2_7
 (25 10)  (517 266)  (517 266)  routing T_10_16.sp4_v_b_30 <X> T_10_16.lc_trk_g2_6
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (45 10)  (537 266)  (537 266)  LC_5 Logic Functioning bit
 (46 10)  (538 266)  (538 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (543 266)  (543 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (506 267)  (506 267)  routing T_10_16.sp4_r_v_b_36 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 267)  (515 267)  routing T_10_16.sp4_v_b_30 <X> T_10_16.lc_trk_g2_6
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (51 11)  (543 267)  (543 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (37 12)  (529 268)  (529 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (45 12)  (537 268)  (537 268)  LC_6 Logic Functioning bit
 (51 12)  (543 268)  (543 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (545 268)  (545 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (31 13)  (523 269)  (523 269)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (26 14)  (518 270)  (518 270)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 270)  (519 270)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 270)  (527 270)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_7
 (37 14)  (529 270)  (529 270)  LC_7 Logic Functioning bit
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (39 14)  (531 270)  (531 270)  LC_7 Logic Functioning bit
 (40 14)  (532 270)  (532 270)  LC_7 Logic Functioning bit
 (41 14)  (533 270)  (533 270)  LC_7 Logic Functioning bit
 (42 14)  (534 270)  (534 270)  LC_7 Logic Functioning bit
 (43 14)  (535 270)  (535 270)  LC_7 Logic Functioning bit
 (0 15)  (492 271)  (492 271)  routing T_10_16.glb_netwk_2 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (28 15)  (520 271)  (520 271)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 271)  (522 271)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 271)  (524 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (526 271)  (526 271)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_7
 (35 15)  (527 271)  (527 271)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_7
 (36 15)  (528 271)  (528 271)  LC_7 Logic Functioning bit
 (37 15)  (529 271)  (529 271)  LC_7 Logic Functioning bit
 (40 15)  (532 271)  (532 271)  LC_7 Logic Functioning bit
 (41 15)  (533 271)  (533 271)  LC_7 Logic Functioning bit
 (53 15)  (545 271)  (545 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_16

 (8 10)  (554 266)  (554 266)  routing T_11_16.sp4_v_t_36 <X> T_11_16.sp4_h_l_42
 (9 10)  (555 266)  (555 266)  routing T_11_16.sp4_v_t_36 <X> T_11_16.sp4_h_l_42
 (10 10)  (556 266)  (556 266)  routing T_11_16.sp4_v_t_36 <X> T_11_16.sp4_h_l_42
 (8 14)  (554 270)  (554 270)  routing T_11_16.sp4_v_t_47 <X> T_11_16.sp4_h_l_47
 (9 14)  (555 270)  (555 270)  routing T_11_16.sp4_v_t_47 <X> T_11_16.sp4_h_l_47


LogicTile_12_16

 (2 12)  (602 268)  (602 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (8 12)  (608 268)  (608 268)  routing T_12_16.sp4_h_l_39 <X> T_12_16.sp4_h_r_10
 (10 12)  (610 268)  (610 268)  routing T_12_16.sp4_h_l_39 <X> T_12_16.sp4_h_r_10
 (5 14)  (605 270)  (605 270)  routing T_12_16.sp4_v_t_38 <X> T_12_16.sp4_h_l_44
 (12 14)  (612 270)  (612 270)  routing T_12_16.sp4_h_r_8 <X> T_12_16.sp4_h_l_46
 (4 15)  (604 271)  (604 271)  routing T_12_16.sp4_v_t_38 <X> T_12_16.sp4_h_l_44
 (6 15)  (606 271)  (606 271)  routing T_12_16.sp4_v_t_38 <X> T_12_16.sp4_h_l_44
 (13 15)  (613 271)  (613 271)  routing T_12_16.sp4_h_r_8 <X> T_12_16.sp4_h_l_46


LogicTile_13_16

 (5 6)  (659 262)  (659 262)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_l_38
 (4 7)  (658 263)  (658 263)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_l_38
 (6 7)  (660 263)  (660 263)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_l_38


LogicTile_14_16

 (8 4)  (716 260)  (716 260)  routing T_14_16.sp4_h_l_45 <X> T_14_16.sp4_h_r_4
 (10 4)  (718 260)  (718 260)  routing T_14_16.sp4_h_l_45 <X> T_14_16.sp4_h_r_4
 (3 7)  (711 263)  (711 263)  routing T_14_16.sp12_h_l_23 <X> T_14_16.sp12_v_t_23


LogicTile_15_16

 (3 2)  (765 258)  (765 258)  routing T_15_16.sp12_h_r_0 <X> T_15_16.sp12_h_l_23
 (3 3)  (765 259)  (765 259)  routing T_15_16.sp12_h_r_0 <X> T_15_16.sp12_h_l_23
 (10 7)  (772 263)  (772 263)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_v_t_41


LogicTile_16_16

 (6 6)  (822 262)  (822 262)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_v_t_38
 (2 8)  (818 264)  (818 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 8)  (826 264)  (826 264)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_r_7
 (11 11)  (827 267)  (827 267)  routing T_16_16.sp4_h_r_8 <X> T_16_16.sp4_h_l_45


LogicTile_17_16

 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 258)  (878 258)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_v_t_37
 (6 2)  (880 258)  (880 258)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_v_t_37
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 259)  (899 259)  routing T_17_16.sp4_r_v_b_30 <X> T_17_16.lc_trk_g0_6
 (9 4)  (883 260)  (883 260)  routing T_17_16.sp4_v_t_41 <X> T_17_16.sp4_h_r_4
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (40 6)  (914 262)  (914 262)  LC_3 Logic Functioning bit
 (42 6)  (916 262)  (916 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (12 8)  (886 264)  (886 264)  routing T_17_16.sp4_v_t_45 <X> T_17_16.sp4_h_r_8
 (14 8)  (888 264)  (888 264)  routing T_17_16.sp4_v_b_24 <X> T_17_16.lc_trk_g2_0
 (21 8)  (895 264)  (895 264)  routing T_17_16.sp4_v_t_14 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp4_v_t_14 <X> T_17_16.lc_trk_g2_3
 (16 9)  (890 265)  (890 265)  routing T_17_16.sp4_v_b_24 <X> T_17_16.lc_trk_g2_0
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (897 265)  (897 265)  routing T_17_16.sp4_h_l_15 <X> T_17_16.lc_trk_g2_2
 (24 9)  (898 265)  (898 265)  routing T_17_16.sp4_h_l_15 <X> T_17_16.lc_trk_g2_2
 (25 9)  (899 265)  (899 265)  routing T_17_16.sp4_h_l_15 <X> T_17_16.lc_trk_g2_2
 (8 12)  (882 268)  (882 268)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_r_10
 (9 12)  (883 268)  (883 268)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_r_10
 (10 12)  (884 268)  (884 268)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_r_10
 (21 12)  (895 268)  (895 268)  routing T_17_16.sp12_v_t_0 <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (898 268)  (898 268)  routing T_17_16.sp12_v_t_0 <X> T_17_16.lc_trk_g3_3
 (25 12)  (899 268)  (899 268)  routing T_17_16.sp4_v_b_26 <X> T_17_16.lc_trk_g3_2
 (28 12)  (902 268)  (902 268)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 268)  (909 268)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.input_2_6
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (40 12)  (914 268)  (914 268)  LC_6 Logic Functioning bit
 (42 12)  (916 268)  (916 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp12_v_t_0 <X> T_17_16.lc_trk_g3_3
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 269)  (897 269)  routing T_17_16.sp4_v_b_26 <X> T_17_16.lc_trk_g3_2
 (28 13)  (902 269)  (902 269)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 269)  (906 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (909 269)  (909 269)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.input_2_6
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (40 13)  (914 269)  (914 269)  LC_6 Logic Functioning bit
 (41 13)  (915 269)  (915 269)  LC_6 Logic Functioning bit
 (53 13)  (927 269)  (927 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_18_16

 (21 0)  (949 256)  (949 256)  routing T_18_16.lft_op_3 <X> T_18_16.lc_trk_g0_3
 (22 0)  (950 256)  (950 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 256)  (952 256)  routing T_18_16.lft_op_3 <X> T_18_16.lc_trk_g0_3
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (949 258)  (949 258)  routing T_18_16.sp4_h_l_10 <X> T_18_16.lc_trk_g0_7
 (22 2)  (950 258)  (950 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (951 258)  (951 258)  routing T_18_16.sp4_h_l_10 <X> T_18_16.lc_trk_g0_7
 (24 2)  (952 258)  (952 258)  routing T_18_16.sp4_h_l_10 <X> T_18_16.lc_trk_g0_7
 (21 3)  (949 259)  (949 259)  routing T_18_16.sp4_h_l_10 <X> T_18_16.lc_trk_g0_7
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 260)  (958 260)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 260)  (964 260)  LC_2 Logic Functioning bit
 (37 4)  (965 260)  (965 260)  LC_2 Logic Functioning bit
 (38 4)  (966 260)  (966 260)  LC_2 Logic Functioning bit
 (39 4)  (967 260)  (967 260)  LC_2 Logic Functioning bit
 (40 4)  (968 260)  (968 260)  LC_2 Logic Functioning bit
 (42 4)  (970 260)  (970 260)  LC_2 Logic Functioning bit
 (45 4)  (973 260)  (973 260)  LC_2 Logic Functioning bit
 (30 5)  (958 261)  (958 261)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 261)  (959 261)  routing T_18_16.lc_trk_g0_3 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 261)  (964 261)  LC_2 Logic Functioning bit
 (37 5)  (965 261)  (965 261)  LC_2 Logic Functioning bit
 (38 5)  (966 261)  (966 261)  LC_2 Logic Functioning bit
 (39 5)  (967 261)  (967 261)  LC_2 Logic Functioning bit
 (40 5)  (968 261)  (968 261)  LC_2 Logic Functioning bit
 (42 5)  (970 261)  (970 261)  LC_2 Logic Functioning bit
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 264)  (958 264)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 264)  (961 264)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (37 8)  (965 264)  (965 264)  LC_4 Logic Functioning bit
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (39 8)  (967 264)  (967 264)  LC_4 Logic Functioning bit
 (40 8)  (968 264)  (968 264)  LC_4 Logic Functioning bit
 (42 8)  (970 264)  (970 264)  LC_4 Logic Functioning bit
 (45 8)  (973 264)  (973 264)  LC_4 Logic Functioning bit
 (8 9)  (936 265)  (936 265)  routing T_18_16.sp4_h_r_7 <X> T_18_16.sp4_v_b_7
 (30 9)  (958 265)  (958 265)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 265)  (959 265)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 265)  (964 265)  LC_4 Logic Functioning bit
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (38 9)  (966 265)  (966 265)  LC_4 Logic Functioning bit
 (39 9)  (967 265)  (967 265)  LC_4 Logic Functioning bit
 (40 9)  (968 265)  (968 265)  LC_4 Logic Functioning bit
 (42 9)  (970 265)  (970 265)  LC_4 Logic Functioning bit
 (10 12)  (938 268)  (938 268)  routing T_18_16.sp4_v_t_40 <X> T_18_16.sp4_h_r_10
 (25 12)  (953 268)  (953 268)  routing T_18_16.wire_logic_cluster/lc_2/out <X> T_18_16.lc_trk_g3_2
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (6 14)  (934 270)  (934 270)  routing T_18_16.sp4_h_l_41 <X> T_18_16.sp4_v_t_44
 (8 15)  (936 271)  (936 271)  routing T_18_16.sp4_h_r_4 <X> T_18_16.sp4_v_t_47
 (9 15)  (937 271)  (937 271)  routing T_18_16.sp4_h_r_4 <X> T_18_16.sp4_v_t_47
 (10 15)  (938 271)  (938 271)  routing T_18_16.sp4_h_r_4 <X> T_18_16.sp4_v_t_47


LogicTile_19_16

 (3 0)  (985 256)  (985 256)  routing T_19_16.sp12_v_t_23 <X> T_19_16.sp12_v_b_0
 (14 0)  (996 256)  (996 256)  routing T_19_16.bnr_op_0 <X> T_19_16.lc_trk_g0_0
 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 256)  (1009 256)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 256)  (1010 256)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (40 0)  (1022 256)  (1022 256)  LC_0 Logic Functioning bit
 (41 0)  (1023 256)  (1023 256)  LC_0 Logic Functioning bit
 (43 0)  (1025 256)  (1025 256)  LC_0 Logic Functioning bit
 (47 0)  (1029 256)  (1029 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (996 257)  (996 257)  routing T_19_16.bnr_op_0 <X> T_19_16.lc_trk_g0_0
 (17 1)  (999 257)  (999 257)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (1008 257)  (1008 257)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 257)  (1009 257)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 257)  (1015 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.input_2_0
 (34 1)  (1016 257)  (1016 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.input_2_0
 (35 1)  (1017 257)  (1017 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.input_2_0
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (41 1)  (1023 257)  (1023 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (985 258)  (985 258)  routing T_19_16.sp12_v_t_23 <X> T_19_16.sp12_h_l_23
 (12 2)  (994 258)  (994 258)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_h_l_39
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 258)  (1022 258)  LC_1 Logic Functioning bit
 (50 2)  (1032 258)  (1032 258)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (993 259)  (993 259)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_h_l_39
 (13 3)  (995 259)  (995 259)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_h_l_39
 (26 3)  (1008 259)  (1008 259)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 259)  (1010 259)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 259)  (1013 259)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (53 3)  (1035 259)  (1035 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (2 4)  (984 260)  (984 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (985 260)  (985 260)  routing T_19_16.sp12_v_t_23 <X> T_19_16.sp12_h_r_0
 (27 4)  (1009 260)  (1009 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 260)  (1010 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 260)  (1013 260)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (39 4)  (1021 260)  (1021 260)  LC_2 Logic Functioning bit
 (41 4)  (1023 260)  (1023 260)  LC_2 Logic Functioning bit
 (43 4)  (1025 260)  (1025 260)  LC_2 Logic Functioning bit
 (50 4)  (1032 260)  (1032 260)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (1033 260)  (1033 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (30 5)  (1012 261)  (1012 261)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (38 5)  (1020 261)  (1020 261)  LC_2 Logic Functioning bit
 (39 5)  (1021 261)  (1021 261)  LC_2 Logic Functioning bit
 (41 5)  (1023 261)  (1023 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (14 6)  (996 262)  (996 262)  routing T_19_16.wire_logic_cluster/lc_4/out <X> T_19_16.lc_trk_g1_4
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 262)  (1006 262)  routing T_19_16.top_op_7 <X> T_19_16.lc_trk_g1_7
 (26 6)  (1008 262)  (1008 262)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 262)  (1009 262)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 262)  (1010 262)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 262)  (1011 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 262)  (1013 262)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 262)  (1015 262)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 262)  (1017 262)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.input_2_3
 (36 6)  (1018 262)  (1018 262)  LC_3 Logic Functioning bit
 (37 6)  (1019 262)  (1019 262)  LC_3 Logic Functioning bit
 (41 6)  (1023 262)  (1023 262)  LC_3 Logic Functioning bit
 (42 6)  (1024 262)  (1024 262)  LC_3 Logic Functioning bit
 (43 6)  (1025 262)  (1025 262)  LC_3 Logic Functioning bit
 (45 6)  (1027 262)  (1027 262)  LC_3 Logic Functioning bit
 (17 7)  (999 263)  (999 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1003 263)  (1003 263)  routing T_19_16.top_op_7 <X> T_19_16.lc_trk_g1_7
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1006 263)  (1006 263)  routing T_19_16.top_op_6 <X> T_19_16.lc_trk_g1_6
 (25 7)  (1007 263)  (1007 263)  routing T_19_16.top_op_6 <X> T_19_16.lc_trk_g1_6
 (26 7)  (1008 263)  (1008 263)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 263)  (1010 263)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 263)  (1013 263)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 263)  (1014 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1015 263)  (1015 263)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.input_2_3
 (36 7)  (1018 263)  (1018 263)  LC_3 Logic Functioning bit
 (37 7)  (1019 263)  (1019 263)  LC_3 Logic Functioning bit
 (42 7)  (1024 263)  (1024 263)  LC_3 Logic Functioning bit
 (43 7)  (1025 263)  (1025 263)  LC_3 Logic Functioning bit
 (48 7)  (1030 263)  (1030 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1033 263)  (1033 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (997 264)  (997 264)  routing T_19_16.rgt_op_1 <X> T_19_16.lc_trk_g2_1
 (17 8)  (999 264)  (999 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 264)  (1000 264)  routing T_19_16.rgt_op_1 <X> T_19_16.lc_trk_g2_1
 (22 8)  (1004 264)  (1004 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1006 264)  (1006 264)  routing T_19_16.tnl_op_3 <X> T_19_16.lc_trk_g2_3
 (27 8)  (1009 264)  (1009 264)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 264)  (1012 264)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 264)  (1017 264)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.input_2_4
 (37 8)  (1019 264)  (1019 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (40 8)  (1022 264)  (1022 264)  LC_4 Logic Functioning bit
 (41 8)  (1023 264)  (1023 264)  LC_4 Logic Functioning bit
 (42 8)  (1024 264)  (1024 264)  LC_4 Logic Functioning bit
 (21 9)  (1003 265)  (1003 265)  routing T_19_16.tnl_op_3 <X> T_19_16.lc_trk_g2_3
 (26 9)  (1008 265)  (1008 265)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 265)  (1009 265)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 265)  (1010 265)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 265)  (1012 265)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 265)  (1014 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1015 265)  (1015 265)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.input_2_4
 (34 9)  (1016 265)  (1016 265)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.input_2_4
 (39 9)  (1021 265)  (1021 265)  LC_4 Logic Functioning bit
 (40 9)  (1022 265)  (1022 265)  LC_4 Logic Functioning bit
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (15 10)  (997 266)  (997 266)  routing T_19_16.sp4_h_l_24 <X> T_19_16.lc_trk_g2_5
 (16 10)  (998 266)  (998 266)  routing T_19_16.sp4_h_l_24 <X> T_19_16.lc_trk_g2_5
 (17 10)  (999 266)  (999 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 266)  (1000 266)  routing T_19_16.sp4_h_l_24 <X> T_19_16.lc_trk_g2_5
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (1007 266)  (1007 266)  routing T_19_16.bnl_op_6 <X> T_19_16.lc_trk_g2_6
 (21 11)  (1003 267)  (1003 267)  routing T_19_16.sp4_r_v_b_39 <X> T_19_16.lc_trk_g2_7
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1007 267)  (1007 267)  routing T_19_16.bnl_op_6 <X> T_19_16.lc_trk_g2_6
 (4 12)  (986 268)  (986 268)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_9
 (11 12)  (993 268)  (993 268)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_v_b_11
 (13 12)  (995 268)  (995 268)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_v_b_11
 (14 12)  (996 268)  (996 268)  routing T_19_16.sp4_h_r_40 <X> T_19_16.lc_trk_g3_0
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 268)  (1000 268)  routing T_19_16.wire_logic_cluster/lc_1/out <X> T_19_16.lc_trk_g3_1
 (21 12)  (1003 268)  (1003 268)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g3_3
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 268)  (1005 268)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g3_3
 (25 12)  (1007 268)  (1007 268)  routing T_19_16.sp4_h_r_42 <X> T_19_16.lc_trk_g3_2
 (5 13)  (987 269)  (987 269)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_9
 (14 13)  (996 269)  (996 269)  routing T_19_16.sp4_h_r_40 <X> T_19_16.lc_trk_g3_0
 (15 13)  (997 269)  (997 269)  routing T_19_16.sp4_h_r_40 <X> T_19_16.lc_trk_g3_0
 (16 13)  (998 269)  (998 269)  routing T_19_16.sp4_h_r_40 <X> T_19_16.lc_trk_g3_0
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1003 269)  (1003 269)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g3_3
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1005 269)  (1005 269)  routing T_19_16.sp4_h_r_42 <X> T_19_16.lc_trk_g3_2
 (24 13)  (1006 269)  (1006 269)  routing T_19_16.sp4_h_r_42 <X> T_19_16.lc_trk_g3_2
 (25 13)  (1007 269)  (1007 269)  routing T_19_16.sp4_h_r_42 <X> T_19_16.lc_trk_g3_2
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1004 270)  (1004 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (18 15)  (1000 271)  (1000 271)  routing T_19_16.sp4_r_v_b_45 <X> T_19_16.lc_trk_g3_5
 (21 15)  (1003 271)  (1003 271)  routing T_19_16.sp4_r_v_b_47 <X> T_19_16.lc_trk_g3_7


LogicTile_20_16

 (9 0)  (1045 256)  (1045 256)  routing T_20_16.sp4_v_t_36 <X> T_20_16.sp4_h_r_1
 (15 0)  (1051 256)  (1051 256)  routing T_20_16.lft_op_1 <X> T_20_16.lc_trk_g0_1
 (17 0)  (1053 256)  (1053 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 256)  (1054 256)  routing T_20_16.lft_op_1 <X> T_20_16.lc_trk_g0_1
 (22 0)  (1058 256)  (1058 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1059 256)  (1059 256)  routing T_20_16.sp4_h_r_3 <X> T_20_16.lc_trk_g0_3
 (24 0)  (1060 256)  (1060 256)  routing T_20_16.sp4_h_r_3 <X> T_20_16.lc_trk_g0_3
 (8 1)  (1044 257)  (1044 257)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_v_b_1
 (9 1)  (1045 257)  (1045 257)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_v_b_1
 (10 1)  (1046 257)  (1046 257)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_v_b_1
 (21 1)  (1057 257)  (1057 257)  routing T_20_16.sp4_h_r_3 <X> T_20_16.lc_trk_g0_3
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 258)  (1041 258)  routing T_20_16.sp4_v_t_43 <X> T_20_16.sp4_h_l_37
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (1063 258)  (1063 258)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 258)  (1064 258)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 258)  (1065 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 258)  (1070 258)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 258)  (1072 258)  LC_1 Logic Functioning bit
 (37 2)  (1073 258)  (1073 258)  LC_1 Logic Functioning bit
 (38 2)  (1074 258)  (1074 258)  LC_1 Logic Functioning bit
 (39 2)  (1075 258)  (1075 258)  LC_1 Logic Functioning bit
 (41 2)  (1077 258)  (1077 258)  LC_1 Logic Functioning bit
 (43 2)  (1079 258)  (1079 258)  LC_1 Logic Functioning bit
 (4 3)  (1040 259)  (1040 259)  routing T_20_16.sp4_v_t_43 <X> T_20_16.sp4_h_l_37
 (6 3)  (1042 259)  (1042 259)  routing T_20_16.sp4_v_t_43 <X> T_20_16.sp4_h_l_37
 (26 3)  (1062 259)  (1062 259)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 259)  (1063 259)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 259)  (1064 259)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 259)  (1066 259)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 259)  (1072 259)  LC_1 Logic Functioning bit
 (38 3)  (1074 259)  (1074 259)  LC_1 Logic Functioning bit
 (17 4)  (1053 260)  (1053 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (1064 260)  (1064 260)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 260)  (1065 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 260)  (1066 260)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 260)  (1067 260)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 260)  (1072 260)  LC_2 Logic Functioning bit
 (37 4)  (1073 260)  (1073 260)  LC_2 Logic Functioning bit
 (38 4)  (1074 260)  (1074 260)  LC_2 Logic Functioning bit
 (39 4)  (1075 260)  (1075 260)  LC_2 Logic Functioning bit
 (41 4)  (1077 260)  (1077 260)  LC_2 Logic Functioning bit
 (4 5)  (1040 261)  (1040 261)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_h_r_3
 (6 5)  (1042 261)  (1042 261)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_h_r_3
 (13 5)  (1049 261)  (1049 261)  routing T_20_16.sp4_v_t_37 <X> T_20_16.sp4_h_r_5
 (27 5)  (1063 261)  (1063 261)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 261)  (1064 261)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 261)  (1067 261)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 261)  (1068 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1069 261)  (1069 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.input_2_2
 (35 5)  (1071 261)  (1071 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.input_2_2
 (36 5)  (1072 261)  (1072 261)  LC_2 Logic Functioning bit
 (37 5)  (1073 261)  (1073 261)  LC_2 Logic Functioning bit
 (38 5)  (1074 261)  (1074 261)  LC_2 Logic Functioning bit
 (39 5)  (1075 261)  (1075 261)  LC_2 Logic Functioning bit
 (40 5)  (1076 261)  (1076 261)  LC_2 Logic Functioning bit
 (42 5)  (1078 261)  (1078 261)  LC_2 Logic Functioning bit
 (48 5)  (1084 261)  (1084 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (1089 261)  (1089 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (1048 262)  (1048 262)  routing T_20_16.sp4_h_r_2 <X> T_20_16.sp4_h_l_40
 (13 7)  (1049 263)  (1049 263)  routing T_20_16.sp4_h_r_2 <X> T_20_16.sp4_h_l_40
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1059 265)  (1059 265)  routing T_20_16.sp12_v_t_9 <X> T_20_16.lc_trk_g2_2
 (3 10)  (1039 266)  (1039 266)  routing T_20_16.sp12_v_t_22 <X> T_20_16.sp12_h_l_22
 (12 10)  (1048 266)  (1048 266)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_h_l_45
 (15 10)  (1051 266)  (1051 266)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g2_5
 (16 10)  (1052 266)  (1052 266)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g2_5
 (17 10)  (1053 266)  (1053 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1054 266)  (1054 266)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g2_5
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 266)  (1059 266)  routing T_20_16.sp4_v_b_47 <X> T_20_16.lc_trk_g2_7
 (24 10)  (1060 266)  (1060 266)  routing T_20_16.sp4_v_b_47 <X> T_20_16.lc_trk_g2_7
 (27 10)  (1063 266)  (1063 266)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 266)  (1064 266)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 266)  (1065 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 266)  (1066 266)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 266)  (1068 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 266)  (1069 266)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 266)  (1070 266)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (1076 266)  (1076 266)  LC_5 Logic Functioning bit
 (42 10)  (1078 266)  (1078 266)  LC_5 Logic Functioning bit
 (11 11)  (1047 267)  (1047 267)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_h_l_45
 (18 11)  (1054 267)  (1054 267)  routing T_20_16.sp4_h_r_45 <X> T_20_16.lc_trk_g2_5
 (26 11)  (1062 267)  (1062 267)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 267)  (1065 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 267)  (1066 267)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (1 12)  (1037 268)  (1037 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (15 12)  (1051 268)  (1051 268)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (16 12)  (1052 268)  (1052 268)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (17 12)  (1053 268)  (1053 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 268)  (1054 268)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1059 268)  (1059 268)  routing T_20_16.sp12_v_b_19 <X> T_20_16.lc_trk_g3_3
 (25 12)  (1061 268)  (1061 268)  routing T_20_16.sp4_h_r_34 <X> T_20_16.lc_trk_g3_2
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 268)  (1067 268)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 268)  (1069 268)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 268)  (1076 268)  LC_6 Logic Functioning bit
 (45 12)  (1081 268)  (1081 268)  LC_6 Logic Functioning bit
 (46 12)  (1082 268)  (1082 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1086 268)  (1086 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1087 268)  (1087 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1088 268)  (1088 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (1 13)  (1037 269)  (1037 269)  routing T_20_16.glb_netwk_4 <X> T_20_16.glb2local_3
 (18 13)  (1054 269)  (1054 269)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (21 13)  (1057 269)  (1057 269)  routing T_20_16.sp12_v_b_19 <X> T_20_16.lc_trk_g3_3
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 269)  (1059 269)  routing T_20_16.sp4_h_r_34 <X> T_20_16.lc_trk_g3_2
 (24 13)  (1060 269)  (1060 269)  routing T_20_16.sp4_h_r_34 <X> T_20_16.lc_trk_g3_2
 (26 13)  (1062 269)  (1062 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 269)  (1063 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 269)  (1064 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 269)  (1067 269)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (1076 269)  (1076 269)  LC_6 Logic Functioning bit
 (41 13)  (1077 269)  (1077 269)  LC_6 Logic Functioning bit
 (53 13)  (1089 269)  (1089 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (1057 270)  (1057 270)  routing T_20_16.sp4_v_t_26 <X> T_20_16.lc_trk_g3_7
 (22 14)  (1058 270)  (1058 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1059 270)  (1059 270)  routing T_20_16.sp4_v_t_26 <X> T_20_16.lc_trk_g3_7
 (21 15)  (1057 271)  (1057 271)  routing T_20_16.sp4_v_t_26 <X> T_20_16.lc_trk_g3_7


LogicTile_21_16

 (14 0)  (1104 256)  (1104 256)  routing T_21_16.wire_logic_cluster/lc_0/out <X> T_21_16.lc_trk_g0_0
 (25 0)  (1115 256)  (1115 256)  routing T_21_16.bnr_op_2 <X> T_21_16.lc_trk_g0_2
 (28 0)  (1118 256)  (1118 256)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 256)  (1121 256)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 256)  (1123 256)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 256)  (1124 256)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 256)  (1130 256)  LC_0 Logic Functioning bit
 (41 0)  (1131 256)  (1131 256)  LC_0 Logic Functioning bit
 (42 0)  (1132 256)  (1132 256)  LC_0 Logic Functioning bit
 (43 0)  (1133 256)  (1133 256)  LC_0 Logic Functioning bit
 (44 0)  (1134 256)  (1134 256)  LC_0 Logic Functioning bit
 (13 1)  (1103 257)  (1103 257)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_h_r_2
 (17 1)  (1107 257)  (1107 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1112 257)  (1112 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1115 257)  (1115 257)  routing T_21_16.bnr_op_2 <X> T_21_16.lc_trk_g0_2
 (30 1)  (1120 257)  (1120 257)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 257)  (1121 257)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 257)  (1122 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1130 257)  (1130 257)  LC_0 Logic Functioning bit
 (41 1)  (1131 257)  (1131 257)  LC_0 Logic Functioning bit
 (42 1)  (1132 257)  (1132 257)  LC_0 Logic Functioning bit
 (43 1)  (1133 257)  (1133 257)  LC_0 Logic Functioning bit
 (50 1)  (1140 257)  (1140 257)  Carry_In_Mux bit 

 (14 2)  (1104 258)  (1104 258)  routing T_21_16.sp4_h_l_1 <X> T_21_16.lc_trk_g0_4
 (28 2)  (1118 258)  (1118 258)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (39 2)  (1129 258)  (1129 258)  LC_1 Logic Functioning bit
 (41 2)  (1131 258)  (1131 258)  LC_1 Logic Functioning bit
 (42 2)  (1132 258)  (1132 258)  LC_1 Logic Functioning bit
 (44 2)  (1134 258)  (1134 258)  LC_1 Logic Functioning bit
 (15 3)  (1105 259)  (1105 259)  routing T_21_16.sp4_h_l_1 <X> T_21_16.lc_trk_g0_4
 (16 3)  (1106 259)  (1106 259)  routing T_21_16.sp4_h_l_1 <X> T_21_16.lc_trk_g0_4
 (17 3)  (1107 259)  (1107 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (1120 259)  (1120 259)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 259)  (1122 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1124 259)  (1124 259)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.input_2_1
 (35 3)  (1125 259)  (1125 259)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.input_2_1
 (36 3)  (1126 259)  (1126 259)  LC_1 Logic Functioning bit
 (39 3)  (1129 259)  (1129 259)  LC_1 Logic Functioning bit
 (41 3)  (1131 259)  (1131 259)  LC_1 Logic Functioning bit
 (42 3)  (1132 259)  (1132 259)  LC_1 Logic Functioning bit
 (8 4)  (1098 260)  (1098 260)  routing T_21_16.sp4_h_l_41 <X> T_21_16.sp4_h_r_4
 (15 4)  (1105 260)  (1105 260)  routing T_21_16.sp4_h_r_1 <X> T_21_16.lc_trk_g1_1
 (16 4)  (1106 260)  (1106 260)  routing T_21_16.sp4_h_r_1 <X> T_21_16.lc_trk_g1_1
 (17 4)  (1107 260)  (1107 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (28 4)  (1118 260)  (1118 260)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (40 4)  (1130 260)  (1130 260)  LC_2 Logic Functioning bit
 (41 4)  (1131 260)  (1131 260)  LC_2 Logic Functioning bit
 (42 4)  (1132 260)  (1132 260)  LC_2 Logic Functioning bit
 (43 4)  (1133 260)  (1133 260)  LC_2 Logic Functioning bit
 (18 5)  (1108 261)  (1108 261)  routing T_21_16.sp4_h_r_1 <X> T_21_16.lc_trk_g1_1
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1114 261)  (1114 261)  routing T_21_16.top_op_2 <X> T_21_16.lc_trk_g1_2
 (25 5)  (1115 261)  (1115 261)  routing T_21_16.top_op_2 <X> T_21_16.lc_trk_g1_2
 (27 5)  (1117 261)  (1117 261)  routing T_21_16.lc_trk_g1_1 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 261)  (1126 261)  LC_2 Logic Functioning bit
 (37 5)  (1127 261)  (1127 261)  LC_2 Logic Functioning bit
 (38 5)  (1128 261)  (1128 261)  LC_2 Logic Functioning bit
 (39 5)  (1129 261)  (1129 261)  LC_2 Logic Functioning bit
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 262)  (1120 262)  routing T_21_16.lc_trk_g0_4 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 262)  (1121 262)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 262)  (1123 262)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 262)  (1125 262)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.input_2_3
 (48 6)  (1138 262)  (1138 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (1104 263)  (1104 263)  routing T_21_16.sp4_h_r_4 <X> T_21_16.lc_trk_g1_4
 (15 7)  (1105 263)  (1105 263)  routing T_21_16.sp4_h_r_4 <X> T_21_16.lc_trk_g1_4
 (16 7)  (1106 263)  (1106 263)  routing T_21_16.sp4_h_r_4 <X> T_21_16.lc_trk_g1_4
 (17 7)  (1107 263)  (1107 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (1112 263)  (1112 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1113 263)  (1113 263)  routing T_21_16.sp4_v_b_22 <X> T_21_16.lc_trk_g1_6
 (24 7)  (1114 263)  (1114 263)  routing T_21_16.sp4_v_b_22 <X> T_21_16.lc_trk_g1_6
 (26 7)  (1116 263)  (1116 263)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 263)  (1117 263)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 263)  (1118 263)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 263)  (1121 263)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 263)  (1122 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1124 263)  (1124 263)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.input_2_3
 (35 7)  (1125 263)  (1125 263)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.input_2_3
 (41 7)  (1131 263)  (1131 263)  LC_3 Logic Functioning bit
 (15 8)  (1105 264)  (1105 264)  routing T_21_16.tnl_op_1 <X> T_21_16.lc_trk_g2_1
 (17 8)  (1107 264)  (1107 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (1112 264)  (1112 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1114 264)  (1114 264)  routing T_21_16.tnl_op_3 <X> T_21_16.lc_trk_g2_3
 (18 9)  (1108 265)  (1108 265)  routing T_21_16.tnl_op_1 <X> T_21_16.lc_trk_g2_1
 (21 9)  (1111 265)  (1111 265)  routing T_21_16.tnl_op_3 <X> T_21_16.lc_trk_g2_3
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1114 265)  (1114 265)  routing T_21_16.tnl_op_2 <X> T_21_16.lc_trk_g2_2
 (25 9)  (1115 265)  (1115 265)  routing T_21_16.tnl_op_2 <X> T_21_16.lc_trk_g2_2
 (25 10)  (1115 266)  (1115 266)  routing T_21_16.sp4_v_b_30 <X> T_21_16.lc_trk_g2_6
 (22 11)  (1112 267)  (1112 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 267)  (1113 267)  routing T_21_16.sp4_v_b_30 <X> T_21_16.lc_trk_g2_6
 (15 12)  (1105 268)  (1105 268)  routing T_21_16.sp4_h_r_33 <X> T_21_16.lc_trk_g3_1
 (16 12)  (1106 268)  (1106 268)  routing T_21_16.sp4_h_r_33 <X> T_21_16.lc_trk_g3_1
 (17 12)  (1107 268)  (1107 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1108 268)  (1108 268)  routing T_21_16.sp4_h_r_33 <X> T_21_16.lc_trk_g3_1
 (25 12)  (1115 268)  (1115 268)  routing T_21_16.sp4_v_t_23 <X> T_21_16.lc_trk_g3_2
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1113 269)  (1113 269)  routing T_21_16.sp4_v_t_23 <X> T_21_16.lc_trk_g3_2
 (25 13)  (1115 269)  (1115 269)  routing T_21_16.sp4_v_t_23 <X> T_21_16.lc_trk_g3_2
 (26 14)  (1116 270)  (1116 270)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 270)  (1123 270)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 270)  (1124 270)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 270)  (1126 270)  LC_7 Logic Functioning bit
 (38 14)  (1128 270)  (1128 270)  LC_7 Logic Functioning bit
 (22 15)  (1112 271)  (1112 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1113 271)  (1113 271)  routing T_21_16.sp4_v_b_46 <X> T_21_16.lc_trk_g3_6
 (24 15)  (1114 271)  (1114 271)  routing T_21_16.sp4_v_b_46 <X> T_21_16.lc_trk_g3_6
 (27 15)  (1117 271)  (1117 271)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 271)  (1119 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 271)  (1120 271)  routing T_21_16.lc_trk_g0_2 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (48 15)  (1138 271)  (1138 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_16

 (19 0)  (1163 256)  (1163 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 1)  (1147 257)  (1147 257)  routing T_22_16.sp12_h_l_23 <X> T_22_16.sp12_v_b_0
 (21 2)  (1165 258)  (1165 258)  routing T_22_16.lft_op_7 <X> T_22_16.lc_trk_g0_7
 (22 2)  (1166 258)  (1166 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1168 258)  (1168 258)  routing T_22_16.lft_op_7 <X> T_22_16.lc_trk_g0_7
 (12 8)  (1156 264)  (1156 264)  routing T_22_16.sp4_v_t_45 <X> T_22_16.sp4_h_r_8
 (22 9)  (1166 265)  (1166 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1168 265)  (1168 265)  routing T_22_16.tnr_op_2 <X> T_22_16.lc_trk_g2_2
 (15 10)  (1159 266)  (1159 266)  routing T_22_16.tnr_op_5 <X> T_22_16.lc_trk_g2_5
 (17 10)  (1161 266)  (1161 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (15 12)  (1159 268)  (1159 268)  routing T_22_16.tnr_op_1 <X> T_22_16.lc_trk_g3_1
 (17 12)  (1161 268)  (1161 268)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 14)  (1170 270)  (1170 270)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 270)  (1172 270)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 270)  (1177 270)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 270)  (1178 270)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 270)  (1179 270)  routing T_22_16.lc_trk_g0_7 <X> T_22_16.input_2_7
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (28 15)  (1172 271)  (1172 271)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 271)  (1174 271)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 271)  (1176 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1179 271)  (1179 271)  routing T_22_16.lc_trk_g0_7 <X> T_22_16.input_2_7


LogicTile_23_16

 (14 0)  (1212 256)  (1212 256)  routing T_23_16.wire_logic_cluster/lc_0/out <X> T_23_16.lc_trk_g0_0
 (15 0)  (1213 256)  (1213 256)  routing T_23_16.top_op_1 <X> T_23_16.lc_trk_g0_1
 (17 0)  (1215 256)  (1215 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (1225 256)  (1225 256)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 256)  (1228 256)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 256)  (1229 256)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 256)  (1231 256)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 256)  (1232 256)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (1238 256)  (1238 256)  LC_0 Logic Functioning bit
 (41 0)  (1239 256)  (1239 256)  LC_0 Logic Functioning bit
 (42 0)  (1240 256)  (1240 256)  LC_0 Logic Functioning bit
 (43 0)  (1241 256)  (1241 256)  LC_0 Logic Functioning bit
 (44 0)  (1242 256)  (1242 256)  LC_0 Logic Functioning bit
 (17 1)  (1215 257)  (1215 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1216 257)  (1216 257)  routing T_23_16.top_op_1 <X> T_23_16.lc_trk_g0_1
 (30 1)  (1228 257)  (1228 257)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 257)  (1230 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1238 257)  (1238 257)  LC_0 Logic Functioning bit
 (41 1)  (1239 257)  (1239 257)  LC_0 Logic Functioning bit
 (42 1)  (1240 257)  (1240 257)  LC_0 Logic Functioning bit
 (43 1)  (1241 257)  (1241 257)  LC_0 Logic Functioning bit
 (50 1)  (1248 257)  (1248 257)  Carry_In_Mux bit 

 (0 2)  (1198 258)  (1198 258)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 258)  (1199 258)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 258)  (1200 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1223 258)  (1223 258)  routing T_23_16.sp4_h_l_11 <X> T_23_16.lc_trk_g0_6
 (28 2)  (1226 258)  (1226 258)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 258)  (1228 258)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 258)  (1234 258)  LC_1 Logic Functioning bit
 (39 2)  (1237 258)  (1237 258)  LC_1 Logic Functioning bit
 (41 2)  (1239 258)  (1239 258)  LC_1 Logic Functioning bit
 (42 2)  (1240 258)  (1240 258)  LC_1 Logic Functioning bit
 (44 2)  (1242 258)  (1242 258)  LC_1 Logic Functioning bit
 (22 3)  (1220 259)  (1220 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1221 259)  (1221 259)  routing T_23_16.sp4_h_l_11 <X> T_23_16.lc_trk_g0_6
 (24 3)  (1222 259)  (1222 259)  routing T_23_16.sp4_h_l_11 <X> T_23_16.lc_trk_g0_6
 (25 3)  (1223 259)  (1223 259)  routing T_23_16.sp4_h_l_11 <X> T_23_16.lc_trk_g0_6
 (32 3)  (1230 259)  (1230 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1231 259)  (1231 259)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.input_2_1
 (34 3)  (1232 259)  (1232 259)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.input_2_1
 (36 3)  (1234 259)  (1234 259)  LC_1 Logic Functioning bit
 (39 3)  (1237 259)  (1237 259)  LC_1 Logic Functioning bit
 (41 3)  (1239 259)  (1239 259)  LC_1 Logic Functioning bit
 (42 3)  (1240 259)  (1240 259)  LC_1 Logic Functioning bit
 (4 4)  (1202 260)  (1202 260)  routing T_23_16.sp4_v_t_38 <X> T_23_16.sp4_v_b_3
 (26 4)  (1224 260)  (1224 260)  routing T_23_16.lc_trk_g0_6 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (40 4)  (1238 260)  (1238 260)  LC_2 Logic Functioning bit
 (41 4)  (1239 260)  (1239 260)  LC_2 Logic Functioning bit
 (42 4)  (1240 260)  (1240 260)  LC_2 Logic Functioning bit
 (43 4)  (1241 260)  (1241 260)  LC_2 Logic Functioning bit
 (26 5)  (1224 261)  (1224 261)  routing T_23_16.lc_trk_g0_6 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1234 261)  (1234 261)  LC_2 Logic Functioning bit
 (37 5)  (1235 261)  (1235 261)  LC_2 Logic Functioning bit
 (38 5)  (1236 261)  (1236 261)  LC_2 Logic Functioning bit
 (39 5)  (1237 261)  (1237 261)  LC_2 Logic Functioning bit
 (22 7)  (1220 263)  (1220 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1222 263)  (1222 263)  routing T_23_16.top_op_6 <X> T_23_16.lc_trk_g1_6
 (25 7)  (1223 263)  (1223 263)  routing T_23_16.top_op_6 <X> T_23_16.lc_trk_g1_6
 (14 10)  (1212 266)  (1212 266)  routing T_23_16.rgt_op_4 <X> T_23_16.lc_trk_g2_4
 (15 11)  (1213 267)  (1213 267)  routing T_23_16.rgt_op_4 <X> T_23_16.lc_trk_g2_4
 (17 11)  (1215 267)  (1215 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (1212 268)  (1212 268)  routing T_23_16.sp4_v_b_24 <X> T_23_16.lc_trk_g3_0
 (15 12)  (1213 268)  (1213 268)  routing T_23_16.sp4_v_t_28 <X> T_23_16.lc_trk_g3_1
 (16 12)  (1214 268)  (1214 268)  routing T_23_16.sp4_v_t_28 <X> T_23_16.lc_trk_g3_1
 (17 12)  (1215 268)  (1215 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (1223 268)  (1223 268)  routing T_23_16.sp4_h_r_34 <X> T_23_16.lc_trk_g3_2
 (26 12)  (1224 268)  (1224 268)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 268)  (1225 268)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 268)  (1226 268)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 268)  (1227 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 268)  (1228 268)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 268)  (1230 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 268)  (1231 268)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 268)  (1232 268)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 268)  (1234 268)  LC_6 Logic Functioning bit
 (37 12)  (1235 268)  (1235 268)  LC_6 Logic Functioning bit
 (39 12)  (1237 268)  (1237 268)  LC_6 Logic Functioning bit
 (43 12)  (1241 268)  (1241 268)  LC_6 Logic Functioning bit
 (45 12)  (1243 268)  (1243 268)  LC_6 Logic Functioning bit
 (16 13)  (1214 269)  (1214 269)  routing T_23_16.sp4_v_b_24 <X> T_23_16.lc_trk_g3_0
 (17 13)  (1215 269)  (1215 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1220 269)  (1220 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 269)  (1221 269)  routing T_23_16.sp4_h_r_34 <X> T_23_16.lc_trk_g3_2
 (24 13)  (1222 269)  (1222 269)  routing T_23_16.sp4_h_r_34 <X> T_23_16.lc_trk_g3_2
 (26 13)  (1224 269)  (1224 269)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 269)  (1225 269)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 269)  (1226 269)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 269)  (1227 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 269)  (1228 269)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 269)  (1229 269)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 269)  (1230 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1231 269)  (1231 269)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.input_2_6
 (34 13)  (1232 269)  (1232 269)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.input_2_6
 (36 13)  (1234 269)  (1234 269)  LC_6 Logic Functioning bit
 (37 13)  (1235 269)  (1235 269)  LC_6 Logic Functioning bit
 (42 13)  (1240 269)  (1240 269)  LC_6 Logic Functioning bit
 (43 13)  (1241 269)  (1241 269)  LC_6 Logic Functioning bit
 (52 13)  (1250 269)  (1250 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (1251 269)  (1251 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (1203 270)  (1203 270)  routing T_23_16.sp4_v_t_44 <X> T_23_16.sp4_h_l_44
 (14 14)  (1212 270)  (1212 270)  routing T_23_16.sp4_h_r_44 <X> T_23_16.lc_trk_g3_4
 (22 14)  (1220 270)  (1220 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1221 270)  (1221 270)  routing T_23_16.sp4_v_b_47 <X> T_23_16.lc_trk_g3_7
 (24 14)  (1222 270)  (1222 270)  routing T_23_16.sp4_v_b_47 <X> T_23_16.lc_trk_g3_7
 (25 14)  (1223 270)  (1223 270)  routing T_23_16.sp4_h_r_38 <X> T_23_16.lc_trk_g3_6
 (6 15)  (1204 271)  (1204 271)  routing T_23_16.sp4_v_t_44 <X> T_23_16.sp4_h_l_44
 (14 15)  (1212 271)  (1212 271)  routing T_23_16.sp4_h_r_44 <X> T_23_16.lc_trk_g3_4
 (15 15)  (1213 271)  (1213 271)  routing T_23_16.sp4_h_r_44 <X> T_23_16.lc_trk_g3_4
 (16 15)  (1214 271)  (1214 271)  routing T_23_16.sp4_h_r_44 <X> T_23_16.lc_trk_g3_4
 (17 15)  (1215 271)  (1215 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (1220 271)  (1220 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1221 271)  (1221 271)  routing T_23_16.sp4_h_r_38 <X> T_23_16.lc_trk_g3_6
 (24 15)  (1222 271)  (1222 271)  routing T_23_16.sp4_h_r_38 <X> T_23_16.lc_trk_g3_6


LogicTile_24_16

 (13 3)  (1265 259)  (1265 259)  routing T_24_16.sp4_v_b_9 <X> T_24_16.sp4_h_l_39
 (11 5)  (1263 261)  (1263 261)  routing T_24_16.sp4_h_l_40 <X> T_24_16.sp4_h_r_5
 (32 8)  (1284 264)  (1284 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 264)  (1285 264)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 264)  (1286 264)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (1292 264)  (1292 264)  LC_4 Logic Functioning bit
 (41 8)  (1293 264)  (1293 264)  LC_4 Logic Functioning bit
 (42 8)  (1294 264)  (1294 264)  LC_4 Logic Functioning bit
 (43 8)  (1295 264)  (1295 264)  LC_4 Logic Functioning bit
 (8 9)  (1260 265)  (1260 265)  routing T_24_16.sp4_h_l_36 <X> T_24_16.sp4_v_b_7
 (9 9)  (1261 265)  (1261 265)  routing T_24_16.sp4_h_l_36 <X> T_24_16.sp4_v_b_7
 (10 9)  (1262 265)  (1262 265)  routing T_24_16.sp4_h_l_36 <X> T_24_16.sp4_v_b_7
 (40 9)  (1292 265)  (1292 265)  LC_4 Logic Functioning bit
 (41 9)  (1293 265)  (1293 265)  LC_4 Logic Functioning bit
 (42 9)  (1294 265)  (1294 265)  LC_4 Logic Functioning bit
 (43 9)  (1295 265)  (1295 265)  LC_4 Logic Functioning bit
 (14 13)  (1266 269)  (1266 269)  routing T_24_16.sp4_r_v_b_40 <X> T_24_16.lc_trk_g3_0
 (17 13)  (1269 269)  (1269 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (5 14)  (1257 270)  (1257 270)  routing T_24_16.sp4_v_t_38 <X> T_24_16.sp4_h_l_44
 (4 15)  (1256 271)  (1256 271)  routing T_24_16.sp4_v_t_38 <X> T_24_16.sp4_h_l_44
 (6 15)  (1258 271)  (1258 271)  routing T_24_16.sp4_v_t_38 <X> T_24_16.sp4_h_l_44


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (9 0)  (1315 256)  (1315 256)  routing T_25_16.sp4_v_t_36 <X> T_25_16.sp4_h_r_1
 (15 0)  (1321 256)  (1321 256)  routing T_25_16.sp4_h_r_1 <X> T_25_16.lc_trk_g0_1
 (16 0)  (1322 256)  (1322 256)  routing T_25_16.sp4_h_r_1 <X> T_25_16.lc_trk_g0_1
 (17 0)  (1323 256)  (1323 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (1332 256)  (1332 256)  routing T_25_16.lc_trk_g2_6 <X> T_25_16.input0_0
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (11 1)  (1317 257)  (1317 257)  routing T_25_16.sp4_h_l_39 <X> T_25_16.sp4_h_r_2
 (18 1)  (1324 257)  (1324 257)  routing T_25_16.sp4_h_r_1 <X> T_25_16.lc_trk_g0_1
 (22 1)  (1328 257)  (1328 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1329 257)  (1329 257)  routing T_25_16.sp4_h_r_2 <X> T_25_16.lc_trk_g0_2
 (24 1)  (1330 257)  (1330 257)  routing T_25_16.sp4_h_r_2 <X> T_25_16.lc_trk_g0_2
 (25 1)  (1331 257)  (1331 257)  routing T_25_16.sp4_h_r_2 <X> T_25_16.lc_trk_g0_2
 (26 1)  (1332 257)  (1332 257)  routing T_25_16.lc_trk_g2_6 <X> T_25_16.input0_0
 (28 1)  (1334 257)  (1334 257)  routing T_25_16.lc_trk_g2_6 <X> T_25_16.input0_0
 (29 1)  (1335 257)  (1335 257)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 258)  (1309 258)  routing T_25_16.sp12_v_t_23 <X> T_25_16.sp12_h_l_23
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (8 2)  (1314 258)  (1314 258)  routing T_25_16.sp4_v_t_42 <X> T_25_16.sp4_h_l_36
 (9 2)  (1315 258)  (1315 258)  routing T_25_16.sp4_v_t_42 <X> T_25_16.sp4_h_l_36
 (10 2)  (1316 258)  (1316 258)  routing T_25_16.sp4_v_t_42 <X> T_25_16.sp4_h_l_36
 (26 2)  (1332 258)  (1332 258)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.input0_1
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (1332 259)  (1332 259)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.input0_1
 (28 3)  (1334 259)  (1334 259)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.input0_1
 (29 3)  (1335 259)  (1335 259)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g0_2 <X> T_25_16.wire_bram/ram/WCLKE
 (26 5)  (1332 261)  (1332 261)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.input0_2
 (28 5)  (1334 261)  (1334 261)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.input0_2
 (29 5)  (1335 261)  (1335 261)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (22 6)  (1328 262)  (1328 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 262)  (1329 262)  routing T_25_16.sp4_v_t_10 <X> T_25_16.lc_trk_g1_7
 (24 6)  (1330 262)  (1330 262)  routing T_25_16.sp4_v_t_10 <X> T_25_16.lc_trk_g1_7
 (16 7)  (1322 263)  (1322 263)  routing T_25_16.sp12_h_r_12 <X> T_25_16.lc_trk_g1_4
 (17 7)  (1323 263)  (1323 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (1332 263)  (1332 263)  routing T_25_16.lc_trk_g3_2 <X> T_25_16.input0_3
 (27 7)  (1333 263)  (1333 263)  routing T_25_16.lc_trk_g3_2 <X> T_25_16.input0_3
 (28 7)  (1334 263)  (1334 263)  routing T_25_16.lc_trk_g3_2 <X> T_25_16.input0_3
 (29 7)  (1335 263)  (1335 263)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (25 8)  (1331 264)  (1331 264)  routing T_25_16.sp4_v_b_26 <X> T_25_16.lc_trk_g2_2
 (26 8)  (1332 264)  (1332 264)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_4
 (27 8)  (1333 264)  (1333 264)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.wire_bram/ram/WDATA_3
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (41 8)  (1347 264)  (1347 264)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (22 9)  (1328 265)  (1328 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 265)  (1329 265)  routing T_25_16.sp4_v_b_26 <X> T_25_16.lc_trk_g2_2
 (26 9)  (1332 265)  (1332 265)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_4
 (27 9)  (1333 265)  (1333 265)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_4
 (28 9)  (1334 265)  (1334 265)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_4
 (29 9)  (1335 265)  (1335 265)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (14 10)  (1320 266)  (1320 266)  routing T_25_16.sp4_v_t_25 <X> T_25_16.lc_trk_g2_4
 (15 10)  (1321 266)  (1321 266)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g2_5
 (16 10)  (1322 266)  (1322 266)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g2_5
 (17 10)  (1323 266)  (1323 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 266)  (1324 266)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g2_5
 (21 10)  (1327 266)  (1327 266)  routing T_25_16.sp4_v_t_18 <X> T_25_16.lc_trk_g2_7
 (22 10)  (1328 266)  (1328 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1329 266)  (1329 266)  routing T_25_16.sp4_v_t_18 <X> T_25_16.lc_trk_g2_7
 (26 10)  (1332 266)  (1332 266)  routing T_25_16.lc_trk_g1_4 <X> T_25_16.input0_5
 (14 11)  (1320 267)  (1320 267)  routing T_25_16.sp4_v_t_25 <X> T_25_16.lc_trk_g2_4
 (16 11)  (1322 267)  (1322 267)  routing T_25_16.sp4_v_t_25 <X> T_25_16.lc_trk_g2_4
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (18 11)  (1324 267)  (1324 267)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g2_5
 (22 11)  (1328 267)  (1328 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (1333 267)  (1333 267)  routing T_25_16.lc_trk_g1_4 <X> T_25_16.input0_5
 (29 11)  (1335 267)  (1335 267)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 267)  (1338 267)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (4 12)  (1310 268)  (1310 268)  routing T_25_16.sp4_v_t_36 <X> T_25_16.sp4_v_b_9
 (6 12)  (1312 268)  (1312 268)  routing T_25_16.sp4_v_t_36 <X> T_25_16.sp4_v_b_9
 (25 12)  (1331 268)  (1331 268)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g3_2
 (26 12)  (1332 268)  (1332 268)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.input0_6
 (35 12)  (1341 268)  (1341 268)  routing T_25_16.lc_trk_g1_7 <X> T_25_16.input2_6
 (14 13)  (1320 269)  (1320 269)  routing T_25_16.sp12_v_b_16 <X> T_25_16.lc_trk_g3_0
 (16 13)  (1322 269)  (1322 269)  routing T_25_16.sp12_v_b_16 <X> T_25_16.lc_trk_g3_0
 (17 13)  (1323 269)  (1323 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (1328 269)  (1328 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 269)  (1329 269)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g3_2
 (24 13)  (1330 269)  (1330 269)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g3_2
 (25 13)  (1331 269)  (1331 269)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g3_2
 (28 13)  (1334 269)  (1334 269)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.input0_6
 (29 13)  (1335 269)  (1335 269)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 269)  (1338 269)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 269)  (1340 269)  routing T_25_16.lc_trk_g1_7 <X> T_25_16.input2_6
 (35 13)  (1341 269)  (1341 269)  routing T_25_16.lc_trk_g1_7 <X> T_25_16.input2_6
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (8 14)  (1314 270)  (1314 270)  routing T_25_16.sp4_v_t_47 <X> T_25_16.sp4_h_l_47
 (9 14)  (1315 270)  (1315 270)  routing T_25_16.sp4_v_t_47 <X> T_25_16.sp4_h_l_47
 (14 14)  (1320 270)  (1320 270)  routing T_25_16.sp4_v_b_28 <X> T_25_16.lc_trk_g3_4
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1328 270)  (1328 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1329 270)  (1329 270)  routing T_25_16.sp4_v_b_47 <X> T_25_16.lc_trk_g3_7
 (24 14)  (1330 270)  (1330 270)  routing T_25_16.sp4_v_b_47 <X> T_25_16.lc_trk_g3_7
 (26 14)  (1332 270)  (1332 270)  routing T_25_16.lc_trk_g3_4 <X> T_25_16.input0_7
 (35 14)  (1341 270)  (1341 270)  routing T_25_16.lc_trk_g2_5 <X> T_25_16.input2_7
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (16 15)  (1322 271)  (1322 271)  routing T_25_16.sp4_v_b_28 <X> T_25_16.lc_trk_g3_4
 (17 15)  (1323 271)  (1323 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (18 15)  (1324 271)  (1324 271)  routing T_25_16.sp4_r_v_b_45 <X> T_25_16.lc_trk_g3_5
 (27 15)  (1333 271)  (1333 271)  routing T_25_16.lc_trk_g3_4 <X> T_25_16.input0_7
 (28 15)  (1334 271)  (1334 271)  routing T_25_16.lc_trk_g3_4 <X> T_25_16.input0_7
 (29 15)  (1335 271)  (1335 271)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 271)  (1338 271)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 271)  (1339 271)  routing T_25_16.lc_trk_g2_5 <X> T_25_16.input2_7


LogicTile_26_16

 (11 0)  (1359 256)  (1359 256)  routing T_26_16.sp4_h_r_9 <X> T_26_16.sp4_v_b_2
 (0 2)  (1348 258)  (1348 258)  routing T_26_16.glb_netwk_6 <X> T_26_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 258)  (1349 258)  routing T_26_16.glb_netwk_6 <X> T_26_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 258)  (1350 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1348 260)  (1348 260)  routing T_26_16.lc_trk_g2_2 <X> T_26_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 260)  (1349 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1349 261)  (1349 261)  routing T_26_16.lc_trk_g2_2 <X> T_26_16.wire_logic_cluster/lc_7/cen
 (21 6)  (1369 262)  (1369 262)  routing T_26_16.wire_logic_cluster/lc_7/out <X> T_26_16.lc_trk_g1_7
 (22 6)  (1370 262)  (1370 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (1362 263)  (1362 263)  routing T_26_16.sp4_r_v_b_28 <X> T_26_16.lc_trk_g1_4
 (17 7)  (1365 263)  (1365 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (13 8)  (1361 264)  (1361 264)  routing T_26_16.sp4_h_l_45 <X> T_26_16.sp4_v_b_8
 (25 8)  (1373 264)  (1373 264)  routing T_26_16.sp4_v_t_23 <X> T_26_16.lc_trk_g2_2
 (8 9)  (1356 265)  (1356 265)  routing T_26_16.sp4_h_l_42 <X> T_26_16.sp4_v_b_7
 (9 9)  (1357 265)  (1357 265)  routing T_26_16.sp4_h_l_42 <X> T_26_16.sp4_v_b_7
 (12 9)  (1360 265)  (1360 265)  routing T_26_16.sp4_h_l_45 <X> T_26_16.sp4_v_b_8
 (22 9)  (1370 265)  (1370 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1371 265)  (1371 265)  routing T_26_16.sp4_v_t_23 <X> T_26_16.lc_trk_g2_2
 (25 9)  (1373 265)  (1373 265)  routing T_26_16.sp4_v_t_23 <X> T_26_16.lc_trk_g2_2
 (8 10)  (1356 266)  (1356 266)  routing T_26_16.sp4_v_t_36 <X> T_26_16.sp4_h_l_42
 (9 10)  (1357 266)  (1357 266)  routing T_26_16.sp4_v_t_36 <X> T_26_16.sp4_h_l_42
 (10 10)  (1358 266)  (1358 266)  routing T_26_16.sp4_v_t_36 <X> T_26_16.sp4_h_l_42
 (15 10)  (1363 266)  (1363 266)  routing T_26_16.sp4_h_l_16 <X> T_26_16.lc_trk_g2_5
 (16 10)  (1364 266)  (1364 266)  routing T_26_16.sp4_h_l_16 <X> T_26_16.lc_trk_g2_5
 (17 10)  (1365 266)  (1365 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1366 267)  (1366 267)  routing T_26_16.sp4_h_l_16 <X> T_26_16.lc_trk_g2_5
 (22 12)  (1370 268)  (1370 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (1376 268)  (1376 268)  routing T_26_16.lc_trk_g2_5 <X> T_26_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 268)  (1377 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 268)  (1378 268)  routing T_26_16.lc_trk_g2_5 <X> T_26_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 268)  (1379 268)  routing T_26_16.lc_trk_g1_4 <X> T_26_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 268)  (1380 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 268)  (1382 268)  routing T_26_16.lc_trk_g1_4 <X> T_26_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1383 268)  (1383 268)  routing T_26_16.lc_trk_g1_7 <X> T_26_16.input_2_6
 (36 12)  (1384 268)  (1384 268)  LC_6 Logic Functioning bit
 (14 13)  (1362 269)  (1362 269)  routing T_26_16.sp4_r_v_b_40 <X> T_26_16.lc_trk_g3_0
 (17 13)  (1365 269)  (1365 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1369 269)  (1369 269)  routing T_26_16.sp4_r_v_b_43 <X> T_26_16.lc_trk_g3_3
 (26 13)  (1374 269)  (1374 269)  routing T_26_16.lc_trk_g3_3 <X> T_26_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1375 269)  (1375 269)  routing T_26_16.lc_trk_g3_3 <X> T_26_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1376 269)  (1376 269)  routing T_26_16.lc_trk_g3_3 <X> T_26_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 269)  (1377 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (1380 269)  (1380 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1382 269)  (1382 269)  routing T_26_16.lc_trk_g1_7 <X> T_26_16.input_2_6
 (35 13)  (1383 269)  (1383 269)  routing T_26_16.lc_trk_g1_7 <X> T_26_16.input_2_6
 (0 14)  (1348 270)  (1348 270)  routing T_26_16.glb_netwk_4 <X> T_26_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 270)  (1349 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1360 270)  (1360 270)  routing T_26_16.sp4_v_t_46 <X> T_26_16.sp4_h_l_46
 (36 14)  (1384 270)  (1384 270)  LC_7 Logic Functioning bit
 (38 14)  (1386 270)  (1386 270)  LC_7 Logic Functioning bit
 (41 14)  (1389 270)  (1389 270)  LC_7 Logic Functioning bit
 (43 14)  (1391 270)  (1391 270)  LC_7 Logic Functioning bit
 (45 14)  (1393 270)  (1393 270)  LC_7 Logic Functioning bit
 (11 15)  (1359 271)  (1359 271)  routing T_26_16.sp4_v_t_46 <X> T_26_16.sp4_h_l_46
 (27 15)  (1375 271)  (1375 271)  routing T_26_16.lc_trk_g3_0 <X> T_26_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1376 271)  (1376 271)  routing T_26_16.lc_trk_g3_0 <X> T_26_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 271)  (1377 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (1385 271)  (1385 271)  LC_7 Logic Functioning bit
 (39 15)  (1387 271)  (1387 271)  LC_7 Logic Functioning bit
 (40 15)  (1388 271)  (1388 271)  LC_7 Logic Functioning bit
 (42 15)  (1390 271)  (1390 271)  LC_7 Logic Functioning bit


LogicTile_27_16

 (2 8)  (1404 264)  (1404 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


IO_Tile_33_16

 (5 0)  (1731 256)  (1731 256)  routing T_33_16.span4_vert_b_9 <X> T_33_16.lc_trk_g0_1
 (7 0)  (1733 256)  (1733 256)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 256)  (1734 256)  routing T_33_16.span4_vert_b_9 <X> T_33_16.lc_trk_g0_1
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (4 2)  (1730 258)  (1730 258)  routing T_33_16.span4_vert_b_10 <X> T_33_16.lc_trk_g0_2
 (5 3)  (1731 259)  (1731 259)  routing T_33_16.span4_vert_b_10 <X> T_33_16.lc_trk_g0_2
 (7 3)  (1733 259)  (1733 259)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (10 11)  (1736 267)  (1736 267)  routing T_33_16.lc_trk_g0_2 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit


LogicTile_3_15

 (4 12)  (130 252)  (130 252)  routing T_3_15.sp4_v_t_36 <X> T_3_15.sp4_v_b_9
 (6 12)  (132 252)  (132 252)  routing T_3_15.sp4_v_t_36 <X> T_3_15.sp4_v_b_9


RAM_Tile_8_15

 (10 0)  (406 240)  (406 240)  routing T_8_15.sp4_v_t_45 <X> T_8_15.sp4_h_r_1
 (14 0)  (410 240)  (410 240)  routing T_8_15.sp4_h_r_16 <X> T_8_15.lc_trk_g0_0
 (17 0)  (413 240)  (413 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (417 240)  (417 240)  routing T_8_15.sp4_h_l_6 <X> T_8_15.lc_trk_g0_3
 (22 0)  (418 240)  (418 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_l_6 lc_trk_g0_3
 (23 0)  (419 240)  (419 240)  routing T_8_15.sp4_h_l_6 <X> T_8_15.lc_trk_g0_3
 (24 0)  (420 240)  (420 240)  routing T_8_15.sp4_h_l_6 <X> T_8_15.lc_trk_g0_3
 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 241)  (410 241)  routing T_8_15.sp4_h_r_16 <X> T_8_15.lc_trk_g0_0
 (15 1)  (411 241)  (411 241)  routing T_8_15.sp4_h_r_16 <X> T_8_15.lc_trk_g0_0
 (16 1)  (412 241)  (412 241)  routing T_8_15.sp4_h_r_16 <X> T_8_15.lc_trk_g0_0
 (17 1)  (413 241)  (413 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (18 1)  (414 241)  (414 241)  routing T_8_15.sp4_r_v_b_34 <X> T_8_15.lc_trk_g0_1
 (21 1)  (417 241)  (417 241)  routing T_8_15.sp4_h_l_6 <X> T_8_15.lc_trk_g0_3
 (26 1)  (422 241)  (422 241)  routing T_8_15.lc_trk_g1_3 <X> T_8_15.input0_0
 (27 1)  (423 241)  (423 241)  routing T_8_15.lc_trk_g1_3 <X> T_8_15.input0_0
 (29 1)  (425 241)  (425 241)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (396 242)  (396 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (1 2)  (397 242)  (397 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (422 242)  (422 242)  routing T_8_15.lc_trk_g2_7 <X> T_8_15.input0_1
 (26 3)  (422 243)  (422 243)  routing T_8_15.lc_trk_g2_7 <X> T_8_15.input0_1
 (28 3)  (424 243)  (424 243)  routing T_8_15.lc_trk_g2_7 <X> T_8_15.input0_1
 (29 3)  (425 243)  (425 243)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (21 4)  (417 244)  (417 244)  routing T_8_15.sp4_h_r_11 <X> T_8_15.lc_trk_g1_3
 (22 4)  (418 244)  (418 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 244)  (419 244)  routing T_8_15.sp4_h_r_11 <X> T_8_15.lc_trk_g1_3
 (24 4)  (420 244)  (420 244)  routing T_8_15.sp4_h_r_11 <X> T_8_15.lc_trk_g1_3
 (29 5)  (425 245)  (425 245)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (3 6)  (399 246)  (399 246)  routing T_8_15.sp12_h_r_0 <X> T_8_15.sp12_v_t_23
 (11 6)  (407 246)  (407 246)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_t_40
 (13 6)  (409 246)  (409 246)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_t_40
 (14 6)  (410 246)  (410 246)  routing T_8_15.sp12_h_l_3 <X> T_8_15.lc_trk_g1_4
 (21 6)  (417 246)  (417 246)  routing T_8_15.sp4_h_r_15 <X> T_8_15.lc_trk_g1_7
 (22 6)  (418 246)  (418 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_15 lc_trk_g1_7
 (23 6)  (419 246)  (419 246)  routing T_8_15.sp4_h_r_15 <X> T_8_15.lc_trk_g1_7
 (24 6)  (420 246)  (420 246)  routing T_8_15.sp4_h_r_15 <X> T_8_15.lc_trk_g1_7
 (25 6)  (421 246)  (421 246)  routing T_8_15.sp12_h_l_5 <X> T_8_15.lc_trk_g1_6
 (26 6)  (422 246)  (422 246)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.input0_3
 (3 7)  (399 247)  (399 247)  routing T_8_15.sp12_h_r_0 <X> T_8_15.sp12_v_t_23
 (12 7)  (408 247)  (408 247)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_t_40
 (14 7)  (410 247)  (410 247)  routing T_8_15.sp12_h_l_3 <X> T_8_15.lc_trk_g1_4
 (15 7)  (411 247)  (411 247)  routing T_8_15.sp12_h_l_3 <X> T_8_15.lc_trk_g1_4
 (17 7)  (413 247)  (413 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (418 247)  (418 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (420 247)  (420 247)  routing T_8_15.sp12_h_l_5 <X> T_8_15.lc_trk_g1_6
 (25 7)  (421 247)  (421 247)  routing T_8_15.sp12_h_l_5 <X> T_8_15.lc_trk_g1_6
 (26 7)  (422 247)  (422 247)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.input0_3
 (27 7)  (423 247)  (423 247)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.input0_3
 (29 7)  (425 247)  (425 247)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (14 8)  (410 248)  (410 248)  routing T_8_15.sp4_h_r_40 <X> T_8_15.lc_trk_g2_0
 (26 8)  (422 248)  (422 248)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.input0_4
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (38 8)  (434 248)  (434 248)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (14 9)  (410 249)  (410 249)  routing T_8_15.sp4_h_r_40 <X> T_8_15.lc_trk_g2_0
 (15 9)  (411 249)  (411 249)  routing T_8_15.sp4_h_r_40 <X> T_8_15.lc_trk_g2_0
 (16 9)  (412 249)  (412 249)  routing T_8_15.sp4_h_r_40 <X> T_8_15.lc_trk_g2_0
 (17 9)  (413 249)  (413 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (422 249)  (422 249)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.input0_4
 (27 9)  (423 249)  (423 249)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.input0_4
 (29 9)  (425 249)  (425 249)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (426 249)  (426 249)  routing T_8_15.lc_trk_g0_3 <X> T_8_15.wire_bram/ram/WDATA_11
 (22 10)  (418 250)  (418 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (422 250)  (422 250)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.input0_5
 (35 10)  (431 250)  (431 250)  routing T_8_15.lc_trk_g1_4 <X> T_8_15.input2_5
 (21 11)  (417 251)  (417 251)  routing T_8_15.sp4_r_v_b_39 <X> T_8_15.lc_trk_g2_7
 (27 11)  (423 251)  (423 251)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.input0_5
 (28 11)  (424 251)  (424 251)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.input0_5
 (29 11)  (425 251)  (425 251)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (428 251)  (428 251)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (430 251)  (430 251)  routing T_8_15.lc_trk_g1_4 <X> T_8_15.input2_5
 (22 12)  (418 252)  (418 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_14 lc_trk_g3_3
 (23 12)  (419 252)  (419 252)  routing T_8_15.sp4_h_l_14 <X> T_8_15.lc_trk_g3_3
 (24 12)  (420 252)  (420 252)  routing T_8_15.sp4_h_l_14 <X> T_8_15.lc_trk_g3_3
 (14 13)  (410 253)  (410 253)  routing T_8_15.sp4_h_r_24 <X> T_8_15.lc_trk_g3_0
 (15 13)  (411 253)  (411 253)  routing T_8_15.sp4_h_r_24 <X> T_8_15.lc_trk_g3_0
 (16 13)  (412 253)  (412 253)  routing T_8_15.sp4_h_r_24 <X> T_8_15.lc_trk_g3_0
 (17 13)  (413 253)  (413 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (417 253)  (417 253)  routing T_8_15.sp4_h_l_14 <X> T_8_15.lc_trk_g3_3
 (26 13)  (422 253)  (422 253)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.input0_6
 (27 13)  (423 253)  (423 253)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.input0_6
 (28 13)  (424 253)  (424 253)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.input0_6
 (29 13)  (425 253)  (425 253)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (428 253)  (428 253)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (429 253)  (429 253)  routing T_8_15.lc_trk_g2_0 <X> T_8_15.input2_6
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (410 254)  (410 254)  routing T_8_15.sp12_v_b_4 <X> T_8_15.lc_trk_g3_4
 (15 14)  (411 254)  (411 254)  routing T_8_15.sp4_h_r_45 <X> T_8_15.lc_trk_g3_5
 (16 14)  (412 254)  (412 254)  routing T_8_15.sp4_h_r_45 <X> T_8_15.lc_trk_g3_5
 (17 14)  (413 254)  (413 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (414 254)  (414 254)  routing T_8_15.sp4_h_r_45 <X> T_8_15.lc_trk_g3_5
 (0 15)  (396 255)  (396 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (14 15)  (410 255)  (410 255)  routing T_8_15.sp12_v_b_4 <X> T_8_15.lc_trk_g3_4
 (15 15)  (411 255)  (411 255)  routing T_8_15.sp12_v_b_4 <X> T_8_15.lc_trk_g3_4
 (17 15)  (413 255)  (413 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4
 (18 15)  (414 255)  (414 255)  routing T_8_15.sp4_h_r_45 <X> T_8_15.lc_trk_g3_5
 (29 15)  (425 255)  (425 255)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (428 255)  (428 255)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (429 255)  (429 255)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.input2_7
 (34 15)  (430 255)  (430 255)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.input2_7


LogicTile_9_15

 (8 7)  (446 247)  (446 247)  routing T_9_15.sp4_h_r_4 <X> T_9_15.sp4_v_t_41
 (9 7)  (447 247)  (447 247)  routing T_9_15.sp4_h_r_4 <X> T_9_15.sp4_v_t_41
 (11 7)  (449 247)  (449 247)  routing T_9_15.sp4_h_r_9 <X> T_9_15.sp4_h_l_40
 (13 7)  (451 247)  (451 247)  routing T_9_15.sp4_h_r_9 <X> T_9_15.sp4_h_l_40
 (12 10)  (450 250)  (450 250)  routing T_9_15.sp4_v_t_45 <X> T_9_15.sp4_h_l_45
 (11 11)  (449 251)  (449 251)  routing T_9_15.sp4_v_t_45 <X> T_9_15.sp4_h_l_45
 (11 14)  (449 254)  (449 254)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46
 (13 14)  (451 254)  (451 254)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46
 (10 15)  (448 255)  (448 255)  routing T_9_15.sp4_h_l_40 <X> T_9_15.sp4_v_t_47
 (12 15)  (450 255)  (450 255)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46


LogicTile_10_15

 (2 0)  (494 240)  (494 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (1 3)  (493 243)  (493 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (6 3)  (498 243)  (498 243)  routing T_10_15.sp4_h_r_0 <X> T_10_15.sp4_h_l_37
 (3 4)  (495 244)  (495 244)  routing T_10_15.sp12_v_t_23 <X> T_10_15.sp12_h_r_0
 (4 7)  (496 247)  (496 247)  routing T_10_15.sp4_h_r_7 <X> T_10_15.sp4_h_l_38
 (6 7)  (498 247)  (498 247)  routing T_10_15.sp4_h_r_7 <X> T_10_15.sp4_h_l_38


LogicTile_11_15

 (11 3)  (557 243)  (557 243)  routing T_11_15.sp4_h_r_2 <X> T_11_15.sp4_h_l_39
 (13 6)  (559 246)  (559 246)  routing T_11_15.sp4_h_r_5 <X> T_11_15.sp4_v_t_40
 (11 7)  (557 247)  (557 247)  routing T_11_15.sp4_h_r_5 <X> T_11_15.sp4_h_l_40
 (12 7)  (558 247)  (558 247)  routing T_11_15.sp4_h_r_5 <X> T_11_15.sp4_v_t_40
 (5 10)  (551 250)  (551 250)  routing T_11_15.sp4_v_t_37 <X> T_11_15.sp4_h_l_43
 (4 11)  (550 251)  (550 251)  routing T_11_15.sp4_v_t_37 <X> T_11_15.sp4_h_l_43
 (6 11)  (552 251)  (552 251)  routing T_11_15.sp4_v_t_37 <X> T_11_15.sp4_h_l_43
 (10 11)  (556 251)  (556 251)  routing T_11_15.sp4_h_l_39 <X> T_11_15.sp4_v_t_42


LogicTile_12_15

 (12 0)  (612 240)  (612 240)  routing T_12_15.sp4_v_t_39 <X> T_12_15.sp4_h_r_2
 (4 13)  (604 253)  (604 253)  routing T_12_15.sp4_h_l_36 <X> T_12_15.sp4_h_r_9
 (6 13)  (606 253)  (606 253)  routing T_12_15.sp4_h_l_36 <X> T_12_15.sp4_h_r_9
 (11 15)  (611 255)  (611 255)  routing T_12_15.sp4_h_r_11 <X> T_12_15.sp4_h_l_46


LogicTile_13_15

 (21 6)  (675 246)  (675 246)  routing T_13_15.sp4_h_l_2 <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 246)  (677 246)  routing T_13_15.sp4_h_l_2 <X> T_13_15.lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.sp4_h_l_2 <X> T_13_15.lc_trk_g1_7
 (14 7)  (668 247)  (668 247)  routing T_13_15.sp4_r_v_b_28 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 252)  (677 252)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g3_3
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (47 12)  (701 252)  (701 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (702 252)  (702 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (705 252)  (705 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (706 252)  (706 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (668 253)  (668 253)  routing T_13_15.sp4_r_v_b_40 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (675 253)  (675 253)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g3_3
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_6
 (34 13)  (688 253)  (688 253)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_6
 (35 13)  (689 253)  (689 253)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_6
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (4 15)  (658 255)  (658 255)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_h_l_44


LogicTile_14_15

 (5 2)  (713 242)  (713 242)  routing T_14_15.sp4_v_t_37 <X> T_14_15.sp4_h_l_37
 (6 3)  (714 243)  (714 243)  routing T_14_15.sp4_v_t_37 <X> T_14_15.sp4_h_l_37
 (13 5)  (721 245)  (721 245)  routing T_14_15.sp4_v_t_37 <X> T_14_15.sp4_h_r_5
 (3 6)  (711 246)  (711 246)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23
 (11 6)  (719 246)  (719 246)  routing T_14_15.sp4_h_r_11 <X> T_14_15.sp4_v_t_40
 (13 6)  (721 246)  (721 246)  routing T_14_15.sp4_h_r_11 <X> T_14_15.sp4_v_t_40
 (3 7)  (711 247)  (711 247)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23
 (12 7)  (720 247)  (720 247)  routing T_14_15.sp4_h_r_11 <X> T_14_15.sp4_v_t_40
 (8 10)  (716 250)  (716 250)  routing T_14_15.sp4_h_r_11 <X> T_14_15.sp4_h_l_42
 (10 10)  (718 250)  (718 250)  routing T_14_15.sp4_h_r_11 <X> T_14_15.sp4_h_l_42


LogicTile_15_15

 (3 1)  (765 241)  (765 241)  routing T_15_15.sp12_h_l_23 <X> T_15_15.sp12_v_b_0
 (11 3)  (773 243)  (773 243)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_h_l_39
 (13 3)  (775 243)  (775 243)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_h_l_39
 (6 7)  (768 247)  (768 247)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_h_l_38
 (11 7)  (773 247)  (773 247)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_h_l_40


LogicTile_16_15

 (25 2)  (841 242)  (841 242)  routing T_16_15.sp4_h_r_14 <X> T_16_15.lc_trk_g0_6
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 243)  (839 243)  routing T_16_15.sp4_h_r_14 <X> T_16_15.lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.sp4_h_r_14 <X> T_16_15.lc_trk_g0_6
 (10 4)  (826 244)  (826 244)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_h_r_4
 (11 5)  (827 245)  (827 245)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_h_r_5
 (13 5)  (829 245)  (829 245)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_h_r_5
 (3 6)  (819 246)  (819 246)  routing T_16_15.sp12_h_r_0 <X> T_16_15.sp12_v_t_23
 (3 7)  (819 247)  (819 247)  routing T_16_15.sp12_h_r_0 <X> T_16_15.sp12_v_t_23
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 248)  (851 248)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_4
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (47 8)  (863 248)  (863 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (868 248)  (868 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (851 249)  (851 249)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_4
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (46 9)  (862 249)  (862 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 250)  (839 250)  routing T_16_15.sp4_v_b_47 <X> T_16_15.lc_trk_g2_7
 (24 10)  (840 250)  (840 250)  routing T_16_15.sp4_v_b_47 <X> T_16_15.lc_trk_g2_7
 (12 14)  (828 254)  (828 254)  routing T_16_15.sp4_h_r_8 <X> T_16_15.sp4_h_l_46
 (21 14)  (837 254)  (837 254)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 254)  (839 254)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g3_7
 (25 14)  (841 254)  (841 254)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g3_6
 (13 15)  (829 255)  (829 255)  routing T_16_15.sp4_h_r_8 <X> T_16_15.sp4_h_l_46
 (21 15)  (837 255)  (837 255)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g3_7
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 255)  (839 255)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g3_6
 (25 15)  (841 255)  (841 255)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g3_6


LogicTile_17_15

 (4 9)  (878 249)  (878 249)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_r_6
 (3 10)  (877 250)  (877 250)  routing T_17_15.sp12_h_r_1 <X> T_17_15.sp12_h_l_22
 (3 11)  (877 251)  (877 251)  routing T_17_15.sp12_h_r_1 <X> T_17_15.sp12_h_l_22


LogicTile_18_15

 (8 0)  (936 240)  (936 240)  routing T_18_15.sp4_h_l_40 <X> T_18_15.sp4_h_r_1
 (10 0)  (938 240)  (938 240)  routing T_18_15.sp4_h_l_40 <X> T_18_15.sp4_h_r_1
 (15 0)  (943 240)  (943 240)  routing T_18_15.sp4_h_l_4 <X> T_18_15.lc_trk_g0_1
 (16 0)  (944 240)  (944 240)  routing T_18_15.sp4_h_l_4 <X> T_18_15.lc_trk_g0_1
 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 240)  (946 240)  routing T_18_15.sp4_h_l_4 <X> T_18_15.lc_trk_g0_1
 (21 0)  (949 240)  (949 240)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g0_3
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (953 240)  (953 240)  routing T_18_15.wire_logic_cluster/lc_2/out <X> T_18_15.lc_trk_g0_2
 (14 1)  (942 241)  (942 241)  routing T_18_15.sp4_h_r_0 <X> T_18_15.lc_trk_g0_0
 (15 1)  (943 241)  (943 241)  routing T_18_15.sp4_h_r_0 <X> T_18_15.lc_trk_g0_0
 (16 1)  (944 241)  (944 241)  routing T_18_15.sp4_h_r_0 <X> T_18_15.lc_trk_g0_0
 (17 1)  (945 241)  (945 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (946 241)  (946 241)  routing T_18_15.sp4_h_l_4 <X> T_18_15.lc_trk_g0_1
 (22 1)  (950 241)  (950 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (3 2)  (931 242)  (931 242)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_h_l_23
 (14 2)  (942 242)  (942 242)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g0_4
 (21 2)  (949 242)  (949 242)  routing T_18_15.sp4_h_l_10 <X> T_18_15.lc_trk_g0_7
 (22 2)  (950 242)  (950 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (951 242)  (951 242)  routing T_18_15.sp4_h_l_10 <X> T_18_15.lc_trk_g0_7
 (24 2)  (952 242)  (952 242)  routing T_18_15.sp4_h_l_10 <X> T_18_15.lc_trk_g0_7
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 242)  (962 242)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (43 2)  (971 242)  (971 242)  LC_1 Logic Functioning bit
 (3 3)  (931 243)  (931 243)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_h_l_23
 (14 3)  (942 243)  (942 243)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g0_4
 (15 3)  (943 243)  (943 243)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g0_4
 (16 3)  (944 243)  (944 243)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g0_4
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (949 243)  (949 243)  routing T_18_15.sp4_h_l_10 <X> T_18_15.lc_trk_g0_7
 (26 3)  (954 243)  (954 243)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 243)  (955 243)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (14 4)  (942 244)  (942 244)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g1_0
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (951 244)  (951 244)  routing T_18_15.sp4_h_r_3 <X> T_18_15.lc_trk_g1_3
 (24 4)  (952 244)  (952 244)  routing T_18_15.sp4_h_r_3 <X> T_18_15.lc_trk_g1_3
 (26 4)  (954 244)  (954 244)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 244)  (959 244)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (41 4)  (969 244)  (969 244)  LC_2 Logic Functioning bit
 (43 4)  (971 244)  (971 244)  LC_2 Logic Functioning bit
 (13 5)  (941 245)  (941 245)  routing T_18_15.sp4_v_t_37 <X> T_18_15.sp4_h_r_5
 (14 5)  (942 245)  (942 245)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g1_0
 (15 5)  (943 245)  (943 245)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g1_0
 (16 5)  (944 245)  (944 245)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g1_0
 (17 5)  (945 245)  (945 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (949 245)  (949 245)  routing T_18_15.sp4_h_r_3 <X> T_18_15.lc_trk_g1_3
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 245)  (951 245)  routing T_18_15.sp4_v_b_18 <X> T_18_15.lc_trk_g1_2
 (24 5)  (952 245)  (952 245)  routing T_18_15.sp4_v_b_18 <X> T_18_15.lc_trk_g1_2
 (27 5)  (955 245)  (955 245)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 245)  (959 245)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (38 5)  (966 245)  (966 245)  LC_2 Logic Functioning bit
 (3 6)  (931 246)  (931 246)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (15 6)  (943 246)  (943 246)  routing T_18_15.sp4_h_r_5 <X> T_18_15.lc_trk_g1_5
 (16 6)  (944 246)  (944 246)  routing T_18_15.sp4_h_r_5 <X> T_18_15.lc_trk_g1_5
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (954 246)  (954 246)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 246)  (958 246)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 246)  (959 246)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 246)  (962 246)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (41 6)  (969 246)  (969 246)  LC_3 Logic Functioning bit
 (43 6)  (971 246)  (971 246)  LC_3 Logic Functioning bit
 (3 7)  (931 247)  (931 247)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (18 7)  (946 247)  (946 247)  routing T_18_15.sp4_h_r_5 <X> T_18_15.lc_trk_g1_5
 (27 7)  (955 247)  (955 247)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 247)  (956 247)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 247)  (965 247)  LC_3 Logic Functioning bit
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (41 7)  (969 247)  (969 247)  LC_3 Logic Functioning bit
 (43 7)  (971 247)  (971 247)  LC_3 Logic Functioning bit
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 248)  (946 248)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g2_1
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 248)  (955 248)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (41 8)  (969 248)  (969 248)  LC_4 Logic Functioning bit
 (43 8)  (971 248)  (971 248)  LC_4 Logic Functioning bit
 (27 9)  (955 249)  (955 249)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 249)  (958 249)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (40 10)  (968 250)  (968 250)  LC_5 Logic Functioning bit
 (50 10)  (978 250)  (978 250)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (954 251)  (954 251)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 251)  (955 251)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 251)  (958 251)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 251)  (959 251)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (40 11)  (968 251)  (968 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (28 12)  (956 252)  (956 252)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (40 12)  (968 252)  (968 252)  LC_6 Logic Functioning bit
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (48 12)  (976 252)  (976 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (978 252)  (978 252)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (950 253)  (950 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 253)  (951 253)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g3_2
 (24 13)  (952 253)  (952 253)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g3_2
 (25 13)  (953 253)  (953 253)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g3_2
 (26 13)  (954 253)  (954 253)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 253)  (955 253)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (11 15)  (939 255)  (939 255)  routing T_18_15.sp4_h_r_11 <X> T_18_15.sp4_h_l_46
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (950 255)  (950 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_15

 (15 0)  (997 240)  (997 240)  routing T_19_15.sp4_h_r_1 <X> T_19_15.lc_trk_g0_1
 (16 0)  (998 240)  (998 240)  routing T_19_15.sp4_h_r_1 <X> T_19_15.lc_trk_g0_1
 (17 0)  (999 240)  (999 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1006 240)  (1006 240)  routing T_19_15.top_op_3 <X> T_19_15.lc_trk_g0_3
 (18 1)  (1000 241)  (1000 241)  routing T_19_15.sp4_h_r_1 <X> T_19_15.lc_trk_g0_1
 (21 1)  (1003 241)  (1003 241)  routing T_19_15.top_op_3 <X> T_19_15.lc_trk_g0_3
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (996 244)  (996 244)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (14 5)  (996 245)  (996 245)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (15 5)  (997 245)  (997 245)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (16 5)  (998 245)  (998 245)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (17 5)  (999 245)  (999 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (5 6)  (987 246)  (987 246)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_l_38
 (12 6)  (994 246)  (994 246)  routing T_19_15.sp4_h_r_2 <X> T_19_15.sp4_h_l_40
 (6 7)  (988 247)  (988 247)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_l_38
 (13 7)  (995 247)  (995 247)  routing T_19_15.sp4_h_r_2 <X> T_19_15.sp4_h_l_40
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 248)  (1016 248)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (38 8)  (1020 248)  (1020 248)  LC_4 Logic Functioning bit
 (41 8)  (1023 248)  (1023 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (13 9)  (995 249)  (995 249)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_r_8
 (14 9)  (996 249)  (996 249)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g2_0
 (15 9)  (997 249)  (997 249)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g2_0
 (16 9)  (998 249)  (998 249)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (27 9)  (1009 249)  (1009 249)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 249)  (1010 249)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 249)  (1019 249)  LC_4 Logic Functioning bit
 (39 9)  (1021 249)  (1021 249)  LC_4 Logic Functioning bit
 (41 9)  (1023 249)  (1023 249)  LC_4 Logic Functioning bit
 (43 9)  (1025 249)  (1025 249)  LC_4 Logic Functioning bit
 (6 11)  (988 251)  (988 251)  routing T_19_15.sp4_h_r_6 <X> T_19_15.sp4_h_l_43
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (997 252)  (997 252)  routing T_19_15.sp4_h_r_41 <X> T_19_15.lc_trk_g3_1
 (16 12)  (998 252)  (998 252)  routing T_19_15.sp4_h_r_41 <X> T_19_15.lc_trk_g3_1
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 252)  (1000 252)  routing T_19_15.sp4_h_r_41 <X> T_19_15.lc_trk_g3_1
 (18 13)  (1000 253)  (1000 253)  routing T_19_15.sp4_h_r_41 <X> T_19_15.lc_trk_g3_1
 (3 14)  (985 254)  (985 254)  routing T_19_15.sp12_h_r_1 <X> T_19_15.sp12_v_t_22
 (28 14)  (1010 254)  (1010 254)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 254)  (1012 254)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 254)  (1015 254)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 254)  (1017 254)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_7
 (36 14)  (1018 254)  (1018 254)  LC_7 Logic Functioning bit
 (37 14)  (1019 254)  (1019 254)  LC_7 Logic Functioning bit
 (39 14)  (1021 254)  (1021 254)  LC_7 Logic Functioning bit
 (43 14)  (1025 254)  (1025 254)  LC_7 Logic Functioning bit
 (45 14)  (1027 254)  (1027 254)  LC_7 Logic Functioning bit
 (51 14)  (1033 254)  (1033 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (985 255)  (985 255)  routing T_19_15.sp12_h_r_1 <X> T_19_15.sp12_v_t_22
 (15 15)  (997 255)  (997 255)  routing T_19_15.sp4_v_t_33 <X> T_19_15.lc_trk_g3_4
 (16 15)  (998 255)  (998 255)  routing T_19_15.sp4_v_t_33 <X> T_19_15.lc_trk_g3_4
 (17 15)  (999 255)  (999 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (1008 255)  (1008 255)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 255)  (1011 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 255)  (1014 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1015 255)  (1015 255)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_7
 (34 15)  (1016 255)  (1016 255)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_7
 (36 15)  (1018 255)  (1018 255)  LC_7 Logic Functioning bit
 (37 15)  (1019 255)  (1019 255)  LC_7 Logic Functioning bit
 (42 15)  (1024 255)  (1024 255)  LC_7 Logic Functioning bit
 (43 15)  (1025 255)  (1025 255)  LC_7 Logic Functioning bit
 (46 15)  (1028 255)  (1028 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_15

 (8 0)  (1044 240)  (1044 240)  routing T_20_15.sp4_h_l_40 <X> T_20_15.sp4_h_r_1
 (10 0)  (1046 240)  (1046 240)  routing T_20_15.sp4_h_l_40 <X> T_20_15.sp4_h_r_1
 (26 0)  (1062 240)  (1062 240)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 240)  (1063 240)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 240)  (1066 240)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 240)  (1069 240)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 240)  (1070 240)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 240)  (1072 240)  LC_0 Logic Functioning bit
 (40 0)  (1076 240)  (1076 240)  LC_0 Logic Functioning bit
 (41 0)  (1077 240)  (1077 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (52 0)  (1088 240)  (1088 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (1062 241)  (1062 241)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 241)  (1063 241)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 241)  (1067 241)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 241)  (1068 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1069 241)  (1069 241)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.input_2_0
 (34 1)  (1070 241)  (1070 241)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.input_2_0
 (35 1)  (1071 241)  (1071 241)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.input_2_0
 (36 1)  (1072 241)  (1072 241)  LC_0 Logic Functioning bit
 (40 1)  (1076 241)  (1076 241)  LC_0 Logic Functioning bit
 (41 1)  (1077 241)  (1077 241)  LC_0 Logic Functioning bit
 (42 1)  (1078 241)  (1078 241)  LC_0 Logic Functioning bit
 (22 2)  (1058 242)  (1058 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1059 242)  (1059 242)  routing T_20_15.sp12_h_l_12 <X> T_20_15.lc_trk_g0_7
 (11 3)  (1047 243)  (1047 243)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_h_l_39
 (3 6)  (1039 246)  (1039 246)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_t_23
 (11 6)  (1047 246)  (1047 246)  routing T_20_15.sp4_v_b_9 <X> T_20_15.sp4_v_t_40
 (13 6)  (1049 246)  (1049 246)  routing T_20_15.sp4_v_b_9 <X> T_20_15.sp4_v_t_40
 (14 6)  (1050 246)  (1050 246)  routing T_20_15.lft_op_4 <X> T_20_15.lc_trk_g1_4
 (15 6)  (1051 246)  (1051 246)  routing T_20_15.sp4_h_r_13 <X> T_20_15.lc_trk_g1_5
 (16 6)  (1052 246)  (1052 246)  routing T_20_15.sp4_h_r_13 <X> T_20_15.lc_trk_g1_5
 (17 6)  (1053 246)  (1053 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1054 246)  (1054 246)  routing T_20_15.sp4_h_r_13 <X> T_20_15.lc_trk_g1_5
 (21 6)  (1057 246)  (1057 246)  routing T_20_15.wire_logic_cluster/lc_7/out <X> T_20_15.lc_trk_g1_7
 (22 6)  (1058 246)  (1058 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (3 7)  (1039 247)  (1039 247)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_t_23
 (15 7)  (1051 247)  (1051 247)  routing T_20_15.lft_op_4 <X> T_20_15.lc_trk_g1_4
 (17 7)  (1053 247)  (1053 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 8)  (1058 248)  (1058 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1059 248)  (1059 248)  routing T_20_15.sp12_v_b_19 <X> T_20_15.lc_trk_g2_3
 (21 9)  (1057 249)  (1057 249)  routing T_20_15.sp12_v_b_19 <X> T_20_15.lc_trk_g2_3
 (11 10)  (1047 250)  (1047 250)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_v_t_45
 (13 10)  (1049 250)  (1049 250)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_v_t_45
 (16 10)  (1052 250)  (1052 250)  routing T_20_15.sp12_v_b_21 <X> T_20_15.lc_trk_g2_5
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (26 10)  (1062 250)  (1062 250)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 250)  (1063 250)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 250)  (1064 250)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 250)  (1067 250)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 250)  (1069 250)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (1076 250)  (1076 250)  LC_5 Logic Functioning bit
 (12 11)  (1048 251)  (1048 251)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_v_t_45
 (18 11)  (1054 251)  (1054 251)  routing T_20_15.sp12_v_b_21 <X> T_20_15.lc_trk_g2_5
 (22 11)  (1058 251)  (1058 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1059 251)  (1059 251)  routing T_20_15.sp12_v_b_14 <X> T_20_15.lc_trk_g2_6
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 251)  (1067 251)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 251)  (1068 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1069 251)  (1069 251)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.input_2_5
 (35 11)  (1071 251)  (1071 251)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.input_2_5
 (52 11)  (1088 251)  (1088 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (2 12)  (1038 252)  (1038 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (16 12)  (1052 252)  (1052 252)  routing T_20_15.sp12_v_t_14 <X> T_20_15.lc_trk_g3_1
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 252)  (1059 252)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (24 12)  (1060 252)  (1060 252)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (25 12)  (1061 252)  (1061 252)  routing T_20_15.rgt_op_2 <X> T_20_15.lc_trk_g3_2
 (18 13)  (1054 253)  (1054 253)  routing T_20_15.sp12_v_t_14 <X> T_20_15.lc_trk_g3_1
 (21 13)  (1057 253)  (1057 253)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (22 13)  (1058 253)  (1058 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1060 253)  (1060 253)  routing T_20_15.rgt_op_2 <X> T_20_15.lc_trk_g3_2
 (15 14)  (1051 254)  (1051 254)  routing T_20_15.sp4_h_l_16 <X> T_20_15.lc_trk_g3_5
 (16 14)  (1052 254)  (1052 254)  routing T_20_15.sp4_h_l_16 <X> T_20_15.lc_trk_g3_5
 (17 14)  (1053 254)  (1053 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (1062 254)  (1062 254)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 254)  (1063 254)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 254)  (1066 254)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 254)  (1067 254)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 254)  (1069 254)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 254)  (1070 254)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 254)  (1072 254)  LC_7 Logic Functioning bit
 (38 14)  (1074 254)  (1074 254)  LC_7 Logic Functioning bit
 (41 14)  (1077 254)  (1077 254)  LC_7 Logic Functioning bit
 (43 14)  (1079 254)  (1079 254)  LC_7 Logic Functioning bit
 (18 15)  (1054 255)  (1054 255)  routing T_20_15.sp4_h_l_16 <X> T_20_15.lc_trk_g3_5
 (26 15)  (1062 255)  (1062 255)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 255)  (1065 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (1073 255)  (1073 255)  LC_7 Logic Functioning bit
 (39 15)  (1075 255)  (1075 255)  LC_7 Logic Functioning bit
 (41 15)  (1077 255)  (1077 255)  LC_7 Logic Functioning bit
 (43 15)  (1079 255)  (1079 255)  LC_7 Logic Functioning bit


LogicTile_21_15

 (5 0)  (1095 240)  (1095 240)  routing T_21_15.sp4_v_t_37 <X> T_21_15.sp4_h_r_0
 (16 1)  (1106 241)  (1106 241)  routing T_21_15.sp12_h_r_8 <X> T_21_15.lc_trk_g0_0
 (17 1)  (1107 241)  (1107 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (5 2)  (1095 242)  (1095 242)  routing T_21_15.sp4_h_r_9 <X> T_21_15.sp4_h_l_37
 (14 2)  (1104 242)  (1104 242)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g0_4
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 242)  (1121 242)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 242)  (1126 242)  LC_1 Logic Functioning bit
 (38 2)  (1128 242)  (1128 242)  LC_1 Logic Functioning bit
 (4 3)  (1094 243)  (1094 243)  routing T_21_15.sp4_h_r_9 <X> T_21_15.sp4_h_l_37
 (15 3)  (1105 243)  (1105 243)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g0_4
 (16 3)  (1106 243)  (1106 243)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g0_4
 (17 3)  (1107 243)  (1107 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (1117 243)  (1117 243)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 243)  (1118 243)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 243)  (1119 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 243)  (1126 243)  LC_1 Logic Functioning bit
 (37 3)  (1127 243)  (1127 243)  LC_1 Logic Functioning bit
 (38 3)  (1128 243)  (1128 243)  LC_1 Logic Functioning bit
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (41 3)  (1131 243)  (1131 243)  LC_1 Logic Functioning bit
 (43 3)  (1133 243)  (1133 243)  LC_1 Logic Functioning bit
 (5 4)  (1095 244)  (1095 244)  routing T_21_15.sp4_v_t_38 <X> T_21_15.sp4_h_r_3
 (21 4)  (1111 244)  (1111 244)  routing T_21_15.sp4_h_r_11 <X> T_21_15.lc_trk_g1_3
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1113 244)  (1113 244)  routing T_21_15.sp4_h_r_11 <X> T_21_15.lc_trk_g1_3
 (24 4)  (1114 244)  (1114 244)  routing T_21_15.sp4_h_r_11 <X> T_21_15.lc_trk_g1_3
 (26 4)  (1116 244)  (1116 244)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 244)  (1117 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 244)  (1118 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 244)  (1120 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 244)  (1121 244)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 244)  (1122 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 244)  (1123 244)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (39 4)  (1129 244)  (1129 244)  LC_2 Logic Functioning bit
 (40 4)  (1130 244)  (1130 244)  LC_2 Logic Functioning bit
 (50 4)  (1140 244)  (1140 244)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (1116 245)  (1116 245)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 245)  (1117 245)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 245)  (1119 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 245)  (1120 245)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 245)  (1126 245)  LC_2 Logic Functioning bit
 (38 5)  (1128 245)  (1128 245)  LC_2 Logic Functioning bit
 (40 5)  (1130 245)  (1130 245)  LC_2 Logic Functioning bit
 (41 5)  (1131 245)  (1131 245)  LC_2 Logic Functioning bit
 (42 5)  (1132 245)  (1132 245)  LC_2 Logic Functioning bit
 (43 5)  (1133 245)  (1133 245)  LC_2 Logic Functioning bit
 (8 6)  (1098 246)  (1098 246)  routing T_21_15.sp4_v_t_41 <X> T_21_15.sp4_h_l_41
 (9 6)  (1099 246)  (1099 246)  routing T_21_15.sp4_v_t_41 <X> T_21_15.sp4_h_l_41
 (12 6)  (1102 246)  (1102 246)  routing T_21_15.sp4_h_r_2 <X> T_21_15.sp4_h_l_40
 (17 6)  (1107 246)  (1107 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (1111 246)  (1111 246)  routing T_21_15.sp4_h_l_2 <X> T_21_15.lc_trk_g1_7
 (22 6)  (1112 246)  (1112 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1113 246)  (1113 246)  routing T_21_15.sp4_h_l_2 <X> T_21_15.lc_trk_g1_7
 (24 6)  (1114 246)  (1114 246)  routing T_21_15.sp4_h_l_2 <X> T_21_15.lc_trk_g1_7
 (13 7)  (1103 247)  (1103 247)  routing T_21_15.sp4_h_r_2 <X> T_21_15.sp4_h_l_40
 (6 9)  (1096 249)  (1096 249)  routing T_21_15.sp4_h_l_43 <X> T_21_15.sp4_h_r_6
 (17 10)  (1107 250)  (1107 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 250)  (1108 250)  routing T_21_15.wire_logic_cluster/lc_5/out <X> T_21_15.lc_trk_g2_5
 (27 10)  (1117 250)  (1117 250)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 250)  (1121 250)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 250)  (1124 250)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 250)  (1126 250)  LC_5 Logic Functioning bit
 (37 10)  (1127 250)  (1127 250)  LC_5 Logic Functioning bit
 (38 10)  (1128 250)  (1128 250)  LC_5 Logic Functioning bit
 (39 10)  (1129 250)  (1129 250)  LC_5 Logic Functioning bit
 (41 10)  (1131 250)  (1131 250)  LC_5 Logic Functioning bit
 (43 10)  (1133 250)  (1133 250)  LC_5 Logic Functioning bit
 (27 11)  (1117 251)  (1117 251)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 251)  (1118 251)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 251)  (1119 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 251)  (1120 251)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (1126 251)  (1126 251)  LC_5 Logic Functioning bit
 (38 11)  (1128 251)  (1128 251)  LC_5 Logic Functioning bit
 (14 12)  (1104 252)  (1104 252)  routing T_21_15.sp4_h_r_40 <X> T_21_15.lc_trk_g3_0
 (14 13)  (1104 253)  (1104 253)  routing T_21_15.sp4_h_r_40 <X> T_21_15.lc_trk_g3_0
 (15 13)  (1105 253)  (1105 253)  routing T_21_15.sp4_h_r_40 <X> T_21_15.lc_trk_g3_0
 (16 13)  (1106 253)  (1106 253)  routing T_21_15.sp4_h_r_40 <X> T_21_15.lc_trk_g3_0
 (17 13)  (1107 253)  (1107 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (8 14)  (1098 254)  (1098 254)  routing T_21_15.sp4_h_r_10 <X> T_21_15.sp4_h_l_47
 (25 14)  (1115 254)  (1115 254)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g3_6
 (4 15)  (1094 255)  (1094 255)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_44
 (6 15)  (1096 255)  (1096 255)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_44
 (22 15)  (1112 255)  (1112 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1113 255)  (1113 255)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g3_6
 (24 15)  (1114 255)  (1114 255)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g3_6


LogicTile_22_15

 (21 0)  (1165 240)  (1165 240)  routing T_22_15.sp4_h_r_19 <X> T_22_15.lc_trk_g0_3
 (22 0)  (1166 240)  (1166 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 240)  (1167 240)  routing T_22_15.sp4_h_r_19 <X> T_22_15.lc_trk_g0_3
 (24 0)  (1168 240)  (1168 240)  routing T_22_15.sp4_h_r_19 <X> T_22_15.lc_trk_g0_3
 (25 0)  (1169 240)  (1169 240)  routing T_22_15.sp4_h_r_10 <X> T_22_15.lc_trk_g0_2
 (28 0)  (1172 240)  (1172 240)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 240)  (1174 240)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 240)  (1175 240)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 240)  (1177 240)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 240)  (1180 240)  LC_0 Logic Functioning bit
 (38 0)  (1182 240)  (1182 240)  LC_0 Logic Functioning bit
 (41 0)  (1185 240)  (1185 240)  LC_0 Logic Functioning bit
 (42 0)  (1186 240)  (1186 240)  LC_0 Logic Functioning bit
 (43 0)  (1187 240)  (1187 240)  LC_0 Logic Functioning bit
 (47 0)  (1191 240)  (1191 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (1192 240)  (1192 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (1195 240)  (1195 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (21 1)  (1165 241)  (1165 241)  routing T_22_15.sp4_h_r_19 <X> T_22_15.lc_trk_g0_3
 (22 1)  (1166 241)  (1166 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1167 241)  (1167 241)  routing T_22_15.sp4_h_r_10 <X> T_22_15.lc_trk_g0_2
 (24 1)  (1168 241)  (1168 241)  routing T_22_15.sp4_h_r_10 <X> T_22_15.lc_trk_g0_2
 (26 1)  (1170 241)  (1170 241)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 241)  (1171 241)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 241)  (1172 241)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 241)  (1174 241)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 241)  (1176 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 241)  (1179 241)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.input_2_0
 (37 1)  (1181 241)  (1181 241)  LC_0 Logic Functioning bit
 (39 1)  (1183 241)  (1183 241)  LC_0 Logic Functioning bit
 (42 1)  (1186 241)  (1186 241)  LC_0 Logic Functioning bit
 (51 1)  (1195 241)  (1195 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 242)  (1145 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1170 242)  (1170 242)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 242)  (1171 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 242)  (1172 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 242)  (1177 242)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 242)  (1179 242)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.input_2_1
 (36 2)  (1180 242)  (1180 242)  LC_1 Logic Functioning bit
 (37 2)  (1181 242)  (1181 242)  LC_1 Logic Functioning bit
 (38 2)  (1182 242)  (1182 242)  LC_1 Logic Functioning bit
 (47 2)  (1191 242)  (1191 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (1148 243)  (1148 243)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_h_l_37
 (6 3)  (1150 243)  (1150 243)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_h_l_37
 (26 3)  (1170 243)  (1170 243)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 243)  (1172 243)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 243)  (1173 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 243)  (1175 243)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 243)  (1176 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1177 243)  (1177 243)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.input_2_1
 (36 3)  (1180 243)  (1180 243)  LC_1 Logic Functioning bit
 (37 3)  (1181 243)  (1181 243)  LC_1 Logic Functioning bit
 (38 3)  (1182 243)  (1182 243)  LC_1 Logic Functioning bit
 (39 3)  (1183 243)  (1183 243)  LC_1 Logic Functioning bit
 (41 3)  (1185 243)  (1185 243)  LC_1 Logic Functioning bit
 (51 3)  (1195 243)  (1195 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (2 4)  (1146 244)  (1146 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (26 4)  (1170 244)  (1170 244)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 244)  (1181 244)  LC_2 Logic Functioning bit
 (38 4)  (1182 244)  (1182 244)  LC_2 Logic Functioning bit
 (42 4)  (1186 244)  (1186 244)  LC_2 Logic Functioning bit
 (43 4)  (1187 244)  (1187 244)  LC_2 Logic Functioning bit
 (45 4)  (1189 244)  (1189 244)  LC_2 Logic Functioning bit
 (28 5)  (1172 245)  (1172 245)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 245)  (1175 245)  routing T_22_15.lc_trk_g0_3 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 245)  (1176 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1177 245)  (1177 245)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.input_2_2
 (35 5)  (1179 245)  (1179 245)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.input_2_2
 (36 5)  (1180 245)  (1180 245)  LC_2 Logic Functioning bit
 (39 5)  (1183 245)  (1183 245)  LC_2 Logic Functioning bit
 (42 5)  (1186 245)  (1186 245)  LC_2 Logic Functioning bit
 (43 5)  (1187 245)  (1187 245)  LC_2 Logic Functioning bit
 (51 5)  (1195 245)  (1195 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (1197 245)  (1197 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (1158 246)  (1158 246)  routing T_22_15.wire_logic_cluster/lc_4/out <X> T_22_15.lc_trk_g1_4
 (15 6)  (1159 246)  (1159 246)  routing T_22_15.sp4_h_r_13 <X> T_22_15.lc_trk_g1_5
 (16 6)  (1160 246)  (1160 246)  routing T_22_15.sp4_h_r_13 <X> T_22_15.lc_trk_g1_5
 (17 6)  (1161 246)  (1161 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1162 246)  (1162 246)  routing T_22_15.sp4_h_r_13 <X> T_22_15.lc_trk_g1_5
 (22 6)  (1166 246)  (1166 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1168 246)  (1168 246)  routing T_22_15.top_op_7 <X> T_22_15.lc_trk_g1_7
 (17 7)  (1161 247)  (1161 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1165 247)  (1165 247)  routing T_22_15.top_op_7 <X> T_22_15.lc_trk_g1_7
 (8 8)  (1152 248)  (1152 248)  routing T_22_15.sp4_h_l_46 <X> T_22_15.sp4_h_r_7
 (10 8)  (1154 248)  (1154 248)  routing T_22_15.sp4_h_l_46 <X> T_22_15.sp4_h_r_7
 (12 8)  (1156 248)  (1156 248)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_h_r_8
 (25 8)  (1169 248)  (1169 248)  routing T_22_15.wire_logic_cluster/lc_2/out <X> T_22_15.lc_trk_g2_2
 (26 8)  (1170 248)  (1170 248)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (1175 248)  (1175 248)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 248)  (1178 248)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 248)  (1181 248)  LC_4 Logic Functioning bit
 (39 8)  (1183 248)  (1183 248)  LC_4 Logic Functioning bit
 (41 8)  (1185 248)  (1185 248)  LC_4 Logic Functioning bit
 (43 8)  (1187 248)  (1187 248)  LC_4 Logic Functioning bit
 (45 8)  (1189 248)  (1189 248)  LC_4 Logic Functioning bit
 (48 8)  (1192 248)  (1192 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (53 8)  (1197 248)  (1197 248)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (1152 249)  (1152 249)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_v_b_7
 (9 9)  (1153 249)  (1153 249)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_v_b_7
 (10 9)  (1154 249)  (1154 249)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_v_b_7
 (13 9)  (1157 249)  (1157 249)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_h_r_8
 (22 9)  (1166 249)  (1166 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1170 249)  (1170 249)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 249)  (1171 249)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 249)  (1173 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1180 249)  (1180 249)  LC_4 Logic Functioning bit
 (38 9)  (1182 249)  (1182 249)  LC_4 Logic Functioning bit
 (40 9)  (1184 249)  (1184 249)  LC_4 Logic Functioning bit
 (42 9)  (1186 249)  (1186 249)  LC_4 Logic Functioning bit
 (15 10)  (1159 250)  (1159 250)  routing T_22_15.sp4_h_r_45 <X> T_22_15.lc_trk_g2_5
 (16 10)  (1160 250)  (1160 250)  routing T_22_15.sp4_h_r_45 <X> T_22_15.lc_trk_g2_5
 (17 10)  (1161 250)  (1161 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1162 250)  (1162 250)  routing T_22_15.sp4_h_r_45 <X> T_22_15.lc_trk_g2_5
 (21 10)  (1165 250)  (1165 250)  routing T_22_15.sp4_v_t_18 <X> T_22_15.lc_trk_g2_7
 (22 10)  (1166 250)  (1166 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1167 250)  (1167 250)  routing T_22_15.sp4_v_t_18 <X> T_22_15.lc_trk_g2_7
 (14 11)  (1158 251)  (1158 251)  routing T_22_15.sp4_r_v_b_36 <X> T_22_15.lc_trk_g2_4
 (17 11)  (1161 251)  (1161 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1162 251)  (1162 251)  routing T_22_15.sp4_h_r_45 <X> T_22_15.lc_trk_g2_5
 (6 12)  (1150 252)  (1150 252)  routing T_22_15.sp4_v_t_43 <X> T_22_15.sp4_v_b_9
 (15 12)  (1159 252)  (1159 252)  routing T_22_15.tnr_op_1 <X> T_22_15.lc_trk_g3_1
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1165 252)  (1165 252)  routing T_22_15.sp12_v_t_0 <X> T_22_15.lc_trk_g3_3
 (22 12)  (1166 252)  (1166 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1168 252)  (1168 252)  routing T_22_15.sp12_v_t_0 <X> T_22_15.lc_trk_g3_3
 (26 12)  (1170 252)  (1170 252)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 252)  (1171 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 252)  (1172 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (41 12)  (1185 252)  (1185 252)  LC_6 Logic Functioning bit
 (43 12)  (1187 252)  (1187 252)  LC_6 Logic Functioning bit
 (45 12)  (1189 252)  (1189 252)  LC_6 Logic Functioning bit
 (47 12)  (1191 252)  (1191 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (1195 252)  (1195 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (1148 253)  (1148 253)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_h_r_9
 (5 13)  (1149 253)  (1149 253)  routing T_22_15.sp4_v_t_43 <X> T_22_15.sp4_v_b_9
 (6 13)  (1150 253)  (1150 253)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_h_r_9
 (13 13)  (1157 253)  (1157 253)  routing T_22_15.sp4_v_t_43 <X> T_22_15.sp4_h_r_11
 (21 13)  (1165 253)  (1165 253)  routing T_22_15.sp12_v_t_0 <X> T_22_15.lc_trk_g3_3
 (26 13)  (1170 253)  (1170 253)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 253)  (1171 253)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 253)  (1174 253)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (37 13)  (1181 253)  (1181 253)  LC_6 Logic Functioning bit
 (38 13)  (1182 253)  (1182 253)  LC_6 Logic Functioning bit
 (39 13)  (1183 253)  (1183 253)  LC_6 Logic Functioning bit
 (41 13)  (1185 253)  (1185 253)  LC_6 Logic Functioning bit
 (43 13)  (1187 253)  (1187 253)  LC_6 Logic Functioning bit
 (1 14)  (1145 254)  (1145 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (1156 254)  (1156 254)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_46
 (21 14)  (1165 254)  (1165 254)  routing T_22_15.wire_logic_cluster/lc_7/out <X> T_22_15.lc_trk_g3_7
 (22 14)  (1166 254)  (1166 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (1169 254)  (1169 254)  routing T_22_15.wire_logic_cluster/lc_6/out <X> T_22_15.lc_trk_g3_6
 (26 14)  (1170 254)  (1170 254)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 254)  (1171 254)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 254)  (1174 254)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 254)  (1175 254)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 254)  (1177 254)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 254)  (1178 254)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 254)  (1179 254)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (37 14)  (1181 254)  (1181 254)  LC_7 Logic Functioning bit
 (38 14)  (1182 254)  (1182 254)  LC_7 Logic Functioning bit
 (39 14)  (1183 254)  (1183 254)  LC_7 Logic Functioning bit
 (43 14)  (1187 254)  (1187 254)  LC_7 Logic Functioning bit
 (45 14)  (1189 254)  (1189 254)  LC_7 Logic Functioning bit
 (47 14)  (1191 254)  (1191 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (1195 254)  (1195 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1144 255)  (1144 255)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 255)  (1145 255)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (11 15)  (1155 255)  (1155 255)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_46
 (13 15)  (1157 255)  (1157 255)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_46
 (22 15)  (1166 255)  (1166 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1171 255)  (1171 255)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 255)  (1174 255)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 255)  (1175 255)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 255)  (1176 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1177 255)  (1177 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (34 15)  (1178 255)  (1178 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (35 15)  (1179 255)  (1179 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (36 15)  (1180 255)  (1180 255)  LC_7 Logic Functioning bit
 (37 15)  (1181 255)  (1181 255)  LC_7 Logic Functioning bit
 (38 15)  (1182 255)  (1182 255)  LC_7 Logic Functioning bit
 (39 15)  (1183 255)  (1183 255)  LC_7 Logic Functioning bit


LogicTile_23_15

 (4 0)  (1202 240)  (1202 240)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_v_b_0
 (10 2)  (1208 242)  (1208 242)  routing T_23_15.sp4_v_b_8 <X> T_23_15.sp4_h_l_36
 (12 2)  (1210 242)  (1210 242)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (6 3)  (1204 243)  (1204 243)  routing T_23_15.sp4_h_r_0 <X> T_23_15.sp4_h_l_37
 (11 3)  (1209 243)  (1209 243)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (13 3)  (1211 243)  (1211 243)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (8 4)  (1206 244)  (1206 244)  routing T_23_15.sp4_h_l_45 <X> T_23_15.sp4_h_r_4
 (10 4)  (1208 244)  (1208 244)  routing T_23_15.sp4_h_l_45 <X> T_23_15.sp4_h_r_4
 (3 5)  (1201 245)  (1201 245)  routing T_23_15.sp12_h_l_23 <X> T_23_15.sp12_h_r_0
 (13 5)  (1211 245)  (1211 245)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_h_r_5
 (2 6)  (1200 246)  (1200 246)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (26 6)  (1224 246)  (1224 246)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1226 246)  (1226 246)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 246)  (1227 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 246)  (1229 246)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 246)  (1230 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 246)  (1231 246)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 246)  (1232 246)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 246)  (1233 246)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.input_2_3
 (36 6)  (1234 246)  (1234 246)  LC_3 Logic Functioning bit
 (47 6)  (1245 246)  (1245 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (10 7)  (1208 247)  (1208 247)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_v_t_41
 (15 7)  (1213 247)  (1213 247)  routing T_23_15.sp4_v_t_9 <X> T_23_15.lc_trk_g1_4
 (16 7)  (1214 247)  (1214 247)  routing T_23_15.sp4_v_t_9 <X> T_23_15.lc_trk_g1_4
 (17 7)  (1215 247)  (1215 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (1225 247)  (1225 247)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 247)  (1226 247)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 247)  (1227 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 247)  (1228 247)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 247)  (1229 247)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 247)  (1230 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1232 247)  (1232 247)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.input_2_3
 (12 8)  (1210 248)  (1210 248)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_r_8
 (25 8)  (1223 248)  (1223 248)  routing T_23_15.sp4_v_t_23 <X> T_23_15.lc_trk_g2_2
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1221 249)  (1221 249)  routing T_23_15.sp4_v_t_23 <X> T_23_15.lc_trk_g2_2
 (25 9)  (1223 249)  (1223 249)  routing T_23_15.sp4_v_t_23 <X> T_23_15.lc_trk_g2_2
 (5 10)  (1203 250)  (1203 250)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_h_l_43
 (4 11)  (1202 251)  (1202 251)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_h_l_43
 (6 11)  (1204 251)  (1204 251)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_h_l_43
 (22 14)  (1220 254)  (1220 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1221 254)  (1221 254)  routing T_23_15.sp4_v_b_47 <X> T_23_15.lc_trk_g3_7
 (24 14)  (1222 254)  (1222 254)  routing T_23_15.sp4_v_b_47 <X> T_23_15.lc_trk_g3_7
 (8 15)  (1206 255)  (1206 255)  routing T_23_15.sp4_h_r_4 <X> T_23_15.sp4_v_t_47
 (9 15)  (1207 255)  (1207 255)  routing T_23_15.sp4_h_r_4 <X> T_23_15.sp4_v_t_47
 (10 15)  (1208 255)  (1208 255)  routing T_23_15.sp4_h_r_4 <X> T_23_15.sp4_v_t_47
 (14 15)  (1212 255)  (1212 255)  routing T_23_15.sp4_r_v_b_44 <X> T_23_15.lc_trk_g3_4
 (17 15)  (1215 255)  (1215 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_24_15

 (22 1)  (1274 241)  (1274 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1275 241)  (1275 241)  routing T_24_15.sp4_v_b_18 <X> T_24_15.lc_trk_g0_2
 (24 1)  (1276 241)  (1276 241)  routing T_24_15.sp4_v_b_18 <X> T_24_15.lc_trk_g0_2
 (12 2)  (1264 242)  (1264 242)  routing T_24_15.sp4_v_t_45 <X> T_24_15.sp4_h_l_39
 (11 3)  (1263 243)  (1263 243)  routing T_24_15.sp4_v_t_45 <X> T_24_15.sp4_h_l_39
 (13 3)  (1265 243)  (1265 243)  routing T_24_15.sp4_v_t_45 <X> T_24_15.sp4_h_l_39
 (14 3)  (1266 243)  (1266 243)  routing T_24_15.sp4_r_v_b_28 <X> T_24_15.lc_trk_g0_4
 (17 3)  (1269 243)  (1269 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 4)  (1278 244)  (1278 244)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 244)  (1279 244)  routing T_24_15.lc_trk_g1_0 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 244)  (1281 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 244)  (1284 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 244)  (1285 244)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 244)  (1286 244)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 244)  (1288 244)  LC_2 Logic Functioning bit
 (38 4)  (1290 244)  (1290 244)  LC_2 Logic Functioning bit
 (41 4)  (1293 244)  (1293 244)  LC_2 Logic Functioning bit
 (43 4)  (1295 244)  (1295 244)  LC_2 Logic Functioning bit
 (17 5)  (1269 245)  (1269 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (29 5)  (1281 245)  (1281 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (1289 245)  (1289 245)  LC_2 Logic Functioning bit
 (39 5)  (1291 245)  (1291 245)  LC_2 Logic Functioning bit
 (41 5)  (1293 245)  (1293 245)  LC_2 Logic Functioning bit
 (43 5)  (1295 245)  (1295 245)  LC_2 Logic Functioning bit
 (48 5)  (1300 245)  (1300 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (1258 246)  (1258 246)  routing T_24_15.sp4_v_b_0 <X> T_24_15.sp4_v_t_38
 (5 7)  (1257 247)  (1257 247)  routing T_24_15.sp4_v_b_0 <X> T_24_15.sp4_v_t_38
 (9 7)  (1261 247)  (1261 247)  routing T_24_15.sp4_v_b_8 <X> T_24_15.sp4_v_t_41
 (10 7)  (1262 247)  (1262 247)  routing T_24_15.sp4_v_b_8 <X> T_24_15.sp4_v_t_41
 (16 8)  (1268 248)  (1268 248)  routing T_24_15.sp4_v_t_12 <X> T_24_15.lc_trk_g2_1
 (17 8)  (1269 248)  (1269 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1270 248)  (1270 248)  routing T_24_15.sp4_v_t_12 <X> T_24_15.lc_trk_g2_1
 (15 10)  (1267 250)  (1267 250)  routing T_24_15.sp4_v_t_32 <X> T_24_15.lc_trk_g2_5
 (16 10)  (1268 250)  (1268 250)  routing T_24_15.sp4_v_t_32 <X> T_24_15.lc_trk_g2_5
 (17 10)  (1269 250)  (1269 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (1278 250)  (1278 250)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (1281 250)  (1281 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 250)  (1283 250)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 250)  (1284 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 250)  (1285 250)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (22 11)  (1274 251)  (1274 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1277 251)  (1277 251)  routing T_24_15.sp4_r_v_b_38 <X> T_24_15.lc_trk_g2_6
 (28 11)  (1280 251)  (1280 251)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 251)  (1281 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 251)  (1282 251)  routing T_24_15.lc_trk_g0_2 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 251)  (1283 251)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 251)  (1284 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1285 251)  (1285 251)  routing T_24_15.lc_trk_g2_1 <X> T_24_15.input_2_5
 (40 11)  (1292 251)  (1292 251)  LC_5 Logic Functioning bit
 (53 11)  (1305 251)  (1305 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (1257 252)  (1257 252)  routing T_24_15.sp4_v_t_44 <X> T_24_15.sp4_h_r_9
 (14 12)  (1266 252)  (1266 252)  routing T_24_15.sp4_h_l_21 <X> T_24_15.lc_trk_g3_0
 (15 13)  (1267 253)  (1267 253)  routing T_24_15.sp4_h_l_21 <X> T_24_15.lc_trk_g3_0
 (16 13)  (1268 253)  (1268 253)  routing T_24_15.sp4_h_l_21 <X> T_24_15.lc_trk_g3_0
 (17 13)  (1269 253)  (1269 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0


RAM_Tile_25_15

 (16 0)  (1322 240)  (1322 240)  routing T_25_15.sp12_h_l_14 <X> T_25_15.lc_trk_g0_1
 (17 0)  (1323 240)  (1323 240)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (1324 241)  (1324 241)  routing T_25_15.sp12_h_l_14 <X> T_25_15.lc_trk_g0_1
 (26 1)  (1332 241)  (1332 241)  routing T_25_15.lc_trk_g1_3 <X> T_25_15.input0_0
 (27 1)  (1333 241)  (1333 241)  routing T_25_15.lc_trk_g1_3 <X> T_25_15.input0_0
 (29 1)  (1335 241)  (1335 241)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 242)  (1309 242)  routing T_25_15.sp12_v_t_23 <X> T_25_15.sp12_h_l_23
 (10 2)  (1316 242)  (1316 242)  routing T_25_15.sp4_v_b_8 <X> T_25_15.sp4_h_l_36
 (14 2)  (1320 242)  (1320 242)  routing T_25_15.sp4_h_l_9 <X> T_25_15.lc_trk_g0_4
 (22 2)  (1328 242)  (1328 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1329 242)  (1329 242)  routing T_25_15.sp12_h_l_12 <X> T_25_15.lc_trk_g0_7
 (26 2)  (1332 242)  (1332 242)  routing T_25_15.lc_trk_g1_4 <X> T_25_15.input0_1
 (13 3)  (1319 243)  (1319 243)  routing T_25_15.sp4_v_b_9 <X> T_25_15.sp4_h_l_39
 (14 3)  (1320 243)  (1320 243)  routing T_25_15.sp4_h_l_9 <X> T_25_15.lc_trk_g0_4
 (15 3)  (1321 243)  (1321 243)  routing T_25_15.sp4_h_l_9 <X> T_25_15.lc_trk_g0_4
 (16 3)  (1322 243)  (1322 243)  routing T_25_15.sp4_h_l_9 <X> T_25_15.lc_trk_g0_4
 (17 3)  (1323 243)  (1323 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (1333 243)  (1333 243)  routing T_25_15.lc_trk_g1_4 <X> T_25_15.input0_1
 (29 3)  (1335 243)  (1335 243)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (4 4)  (1310 244)  (1310 244)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_v_b_3
 (22 4)  (1328 244)  (1328 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1329 244)  (1329 244)  routing T_25_15.sp12_h_l_16 <X> T_25_15.lc_trk_g1_3
 (5 5)  (1311 245)  (1311 245)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_v_b_3
 (8 5)  (1314 245)  (1314 245)  routing T_25_15.sp4_v_t_36 <X> T_25_15.sp4_v_b_4
 (10 5)  (1316 245)  (1316 245)  routing T_25_15.sp4_v_t_36 <X> T_25_15.sp4_v_b_4
 (21 5)  (1327 245)  (1327 245)  routing T_25_15.sp12_h_l_16 <X> T_25_15.lc_trk_g1_3
 (28 5)  (1334 245)  (1334 245)  routing T_25_15.lc_trk_g2_0 <X> T_25_15.input0_2
 (29 5)  (1335 245)  (1335 245)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (14 6)  (1320 246)  (1320 246)  routing T_25_15.sp12_h_l_3 <X> T_25_15.lc_trk_g1_4
 (17 6)  (1323 246)  (1323 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (14 7)  (1320 247)  (1320 247)  routing T_25_15.sp12_h_l_3 <X> T_25_15.lc_trk_g1_4
 (15 7)  (1321 247)  (1321 247)  routing T_25_15.sp12_h_l_3 <X> T_25_15.lc_trk_g1_4
 (17 7)  (1323 247)  (1323 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (1324 247)  (1324 247)  routing T_25_15.sp4_r_v_b_29 <X> T_25_15.lc_trk_g1_5
 (22 7)  (1328 247)  (1328 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1329 247)  (1329 247)  routing T_25_15.sp4_h_r_6 <X> T_25_15.lc_trk_g1_6
 (24 7)  (1330 247)  (1330 247)  routing T_25_15.sp4_h_r_6 <X> T_25_15.lc_trk_g1_6
 (25 7)  (1331 247)  (1331 247)  routing T_25_15.sp4_h_r_6 <X> T_25_15.lc_trk_g1_6
 (29 7)  (1335 247)  (1335 247)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (5 8)  (1311 248)  (1311 248)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_h_r_6
 (14 8)  (1320 248)  (1320 248)  routing T_25_15.sp4_h_r_32 <X> T_25_15.lc_trk_g2_0
 (25 8)  (1331 248)  (1331 248)  routing T_25_15.sp4_h_r_42 <X> T_25_15.lc_trk_g2_2
 (26 8)  (1332 248)  (1332 248)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.input0_4
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.wire_bram/ram/WDATA_11
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 248)  (1336 248)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.wire_bram/ram/WDATA_11
 (4 9)  (1310 249)  (1310 249)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_h_r_6
 (8 9)  (1314 249)  (1314 249)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_v_b_7
 (9 9)  (1315 249)  (1315 249)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_v_b_7
 (15 9)  (1321 249)  (1321 249)  routing T_25_15.sp4_h_r_32 <X> T_25_15.lc_trk_g2_0
 (16 9)  (1322 249)  (1322 249)  routing T_25_15.sp4_h_r_32 <X> T_25_15.lc_trk_g2_0
 (17 9)  (1323 249)  (1323 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_32 lc_trk_g2_0
 (22 9)  (1328 249)  (1328 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 249)  (1329 249)  routing T_25_15.sp4_h_r_42 <X> T_25_15.lc_trk_g2_2
 (24 9)  (1330 249)  (1330 249)  routing T_25_15.sp4_h_r_42 <X> T_25_15.lc_trk_g2_2
 (25 9)  (1331 249)  (1331 249)  routing T_25_15.sp4_h_r_42 <X> T_25_15.lc_trk_g2_2
 (27 9)  (1333 249)  (1333 249)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.input0_4
 (28 9)  (1334 249)  (1334 249)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.input0_4
 (29 9)  (1335 249)  (1335 249)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.wire_bram/ram/WDATA_11
 (37 9)  (1343 249)  (1343 249)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (22 10)  (1328 250)  (1328 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 250)  (1329 250)  routing T_25_15.sp4_v_t_34 <X> T_25_15.lc_trk_g2_7
 (24 10)  (1330 250)  (1330 250)  routing T_25_15.sp4_v_t_34 <X> T_25_15.lc_trk_g2_7
 (26 10)  (1332 250)  (1332 250)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input0_5
 (35 10)  (1341 250)  (1341 250)  routing T_25_15.lc_trk_g0_7 <X> T_25_15.input2_5
 (26 11)  (1332 251)  (1332 251)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input0_5
 (28 11)  (1334 251)  (1334 251)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input0_5
 (29 11)  (1335 251)  (1335 251)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 251)  (1338 251)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 251)  (1341 251)  routing T_25_15.lc_trk_g0_7 <X> T_25_15.input2_5
 (35 12)  (1341 252)  (1341 252)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.input2_6
 (26 13)  (1332 253)  (1332 253)  routing T_25_15.lc_trk_g2_2 <X> T_25_15.input0_6
 (28 13)  (1334 253)  (1334 253)  routing T_25_15.lc_trk_g2_2 <X> T_25_15.input0_6
 (29 13)  (1335 253)  (1335 253)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (1338 253)  (1338 253)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (1340 253)  (1340 253)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.input2_6
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (5 14)  (1311 254)  (1311 254)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_l_44
 (10 14)  (1316 254)  (1316 254)  routing T_25_15.sp4_v_b_5 <X> T_25_15.sp4_h_l_47
 (12 14)  (1318 254)  (1318 254)  routing T_25_15.sp4_v_t_46 <X> T_25_15.sp4_h_l_46
 (14 14)  (1320 254)  (1320 254)  routing T_25_15.sp4_h_r_44 <X> T_25_15.lc_trk_g3_4
 (15 14)  (1321 254)  (1321 254)  routing T_25_15.sp4_h_r_29 <X> T_25_15.lc_trk_g3_5
 (16 14)  (1322 254)  (1322 254)  routing T_25_15.sp4_h_r_29 <X> T_25_15.lc_trk_g3_5
 (17 14)  (1323 254)  (1323 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_29 lc_trk_g3_5
 (25 14)  (1331 254)  (1331 254)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g3_6
 (26 14)  (1332 254)  (1332 254)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_7
 (35 14)  (1341 254)  (1341 254)  routing T_25_15.lc_trk_g3_4 <X> T_25_15.input2_7
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g0_4 <X> T_25_15.wire_bram/ram/RE
 (6 15)  (1312 255)  (1312 255)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_l_44
 (9 15)  (1315 255)  (1315 255)  routing T_25_15.sp4_v_b_2 <X> T_25_15.sp4_v_t_47
 (10 15)  (1316 255)  (1316 255)  routing T_25_15.sp4_v_b_2 <X> T_25_15.sp4_v_t_47
 (11 15)  (1317 255)  (1317 255)  routing T_25_15.sp4_v_t_46 <X> T_25_15.sp4_h_l_46
 (14 15)  (1320 255)  (1320 255)  routing T_25_15.sp4_h_r_44 <X> T_25_15.lc_trk_g3_4
 (15 15)  (1321 255)  (1321 255)  routing T_25_15.sp4_h_r_44 <X> T_25_15.lc_trk_g3_4
 (16 15)  (1322 255)  (1322 255)  routing T_25_15.sp4_h_r_44 <X> T_25_15.lc_trk_g3_4
 (17 15)  (1323 255)  (1323 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1324 255)  (1324 255)  routing T_25_15.sp4_h_r_29 <X> T_25_15.lc_trk_g3_5
 (22 15)  (1328 255)  (1328 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 255)  (1329 255)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g3_6
 (24 15)  (1330 255)  (1330 255)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g3_6
 (25 15)  (1331 255)  (1331 255)  routing T_25_15.sp4_h_r_46 <X> T_25_15.lc_trk_g3_6
 (26 15)  (1332 255)  (1332 255)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_7
 (27 15)  (1333 255)  (1333 255)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_7
 (29 15)  (1335 255)  (1335 255)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (1338 255)  (1338 255)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 255)  (1339 255)  routing T_25_15.lc_trk_g3_4 <X> T_25_15.input2_7
 (34 15)  (1340 255)  (1340 255)  routing T_25_15.lc_trk_g3_4 <X> T_25_15.input2_7


LogicTile_26_15

 (10 0)  (1358 240)  (1358 240)  routing T_26_15.sp4_v_t_45 <X> T_26_15.sp4_h_r_1
 (8 1)  (1356 241)  (1356 241)  routing T_26_15.sp4_h_r_1 <X> T_26_15.sp4_v_b_1
 (8 6)  (1356 246)  (1356 246)  routing T_26_15.sp4_v_t_41 <X> T_26_15.sp4_h_l_41
 (9 6)  (1357 246)  (1357 246)  routing T_26_15.sp4_v_t_41 <X> T_26_15.sp4_h_l_41
 (8 9)  (1356 249)  (1356 249)  routing T_26_15.sp4_h_l_42 <X> T_26_15.sp4_v_b_7
 (9 9)  (1357 249)  (1357 249)  routing T_26_15.sp4_h_l_42 <X> T_26_15.sp4_v_b_7
 (5 11)  (1353 251)  (1353 251)  routing T_26_15.sp4_h_l_43 <X> T_26_15.sp4_v_t_43
 (4 12)  (1352 252)  (1352 252)  routing T_26_15.sp4_h_l_44 <X> T_26_15.sp4_v_b_9
 (5 13)  (1353 253)  (1353 253)  routing T_26_15.sp4_h_l_44 <X> T_26_15.sp4_v_b_9
 (8 14)  (1356 254)  (1356 254)  routing T_26_15.sp4_v_t_47 <X> T_26_15.sp4_h_l_47
 (9 14)  (1357 254)  (1357 254)  routing T_26_15.sp4_v_t_47 <X> T_26_15.sp4_h_l_47


LogicTile_27_15

 (11 10)  (1413 250)  (1413 250)  routing T_27_15.sp4_v_b_5 <X> T_27_15.sp4_v_t_45
 (12 11)  (1414 251)  (1414 251)  routing T_27_15.sp4_v_b_5 <X> T_27_15.sp4_v_t_45


LogicTile_28_15

 (3 7)  (1459 247)  (1459 247)  routing T_28_15.sp12_h_l_23 <X> T_28_15.sp12_v_t_23


LogicTile_29_15

 (3 3)  (1513 243)  (1513 243)  routing T_29_15.sp12_v_b_0 <X> T_29_15.sp12_h_l_23


LogicTile_14_14

 (19 10)  (727 234)  (727 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_22_14

 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (1180 226)  (1180 226)  LC_1 Logic Functioning bit
 (38 2)  (1182 226)  (1182 226)  LC_1 Logic Functioning bit
 (41 2)  (1185 226)  (1185 226)  LC_1 Logic Functioning bit
 (43 2)  (1187 226)  (1187 226)  LC_1 Logic Functioning bit
 (45 2)  (1189 226)  (1189 226)  LC_1 Logic Functioning bit
 (52 2)  (1196 226)  (1196 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (1172 227)  (1172 227)  routing T_22_14.lc_trk_g2_1 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1181 227)  (1181 227)  LC_1 Logic Functioning bit
 (39 3)  (1183 227)  (1183 227)  LC_1 Logic Functioning bit
 (40 3)  (1184 227)  (1184 227)  LC_1 Logic Functioning bit
 (42 3)  (1186 227)  (1186 227)  LC_1 Logic Functioning bit
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (1144 229)  (1144 229)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 229)  (1145 229)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (21 5)  (1165 229)  (1165 229)  routing T_22_14.sp4_r_v_b_27 <X> T_22_14.lc_trk_g1_3
 (17 8)  (1161 232)  (1161 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_23_14

 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 226)  (1199 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1198 228)  (1198 228)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 228)  (1199 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1198 229)  (1198 229)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 229)  (1199 229)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (21 12)  (1219 236)  (1219 236)  routing T_23_14.sp4_v_t_14 <X> T_23_14.lc_trk_g3_3
 (22 12)  (1220 236)  (1220 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1221 236)  (1221 236)  routing T_23_14.sp4_v_t_14 <X> T_23_14.lc_trk_g3_3
 (26 12)  (1224 236)  (1224 236)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (38 12)  (1236 236)  (1236 236)  LC_6 Logic Functioning bit
 (41 12)  (1239 236)  (1239 236)  LC_6 Logic Functioning bit
 (43 12)  (1241 236)  (1241 236)  LC_6 Logic Functioning bit
 (45 12)  (1243 236)  (1243 236)  LC_6 Logic Functioning bit
 (27 13)  (1225 237)  (1225 237)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 237)  (1226 237)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 237)  (1227 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (1235 237)  (1235 237)  LC_6 Logic Functioning bit
 (39 13)  (1237 237)  (1237 237)  LC_6 Logic Functioning bit
 (40 13)  (1238 237)  (1238 237)  LC_6 Logic Functioning bit
 (42 13)  (1240 237)  (1240 237)  LC_6 Logic Functioning bit
 (52 13)  (1250 237)  (1250 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (1198 238)  (1198 238)  routing T_23_14.glb_netwk_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1215 238)  (1215 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_24_14

 (19 8)  (1271 232)  (1271 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 224)  (1317 224)  routing T_25_14.sp4_v_t_43 <X> T_25_14.sp4_v_b_2
 (13 0)  (1319 224)  (1319 224)  routing T_25_14.sp4_v_t_43 <X> T_25_14.sp4_v_b_2
 (15 0)  (1321 224)  (1321 224)  routing T_25_14.sp4_h_r_9 <X> T_25_14.lc_trk_g0_1
 (16 0)  (1322 224)  (1322 224)  routing T_25_14.sp4_h_r_9 <X> T_25_14.lc_trk_g0_1
 (17 0)  (1323 224)  (1323 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1324 224)  (1324 224)  routing T_25_14.sp4_h_r_9 <X> T_25_14.lc_trk_g0_1
 (22 0)  (1328 224)  (1328 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1332 224)  (1332 224)  routing T_25_14.lc_trk_g2_6 <X> T_25_14.input0_0
 (4 1)  (1310 225)  (1310 225)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_h_r_0
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 225)  (1327 225)  routing T_25_14.sp4_r_v_b_32 <X> T_25_14.lc_trk_g0_3
 (26 1)  (1332 225)  (1332 225)  routing T_25_14.lc_trk_g2_6 <X> T_25_14.input0_0
 (28 1)  (1334 225)  (1334 225)  routing T_25_14.lc_trk_g2_6 <X> T_25_14.input0_0
 (29 1)  (1335 225)  (1335 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 226)  (1328 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (1327 227)  (1327 227)  routing T_25_14.sp4_r_v_b_31 <X> T_25_14.lc_trk_g0_7
 (27 3)  (1333 227)  (1333 227)  routing T_25_14.lc_trk_g1_0 <X> T_25_14.input0_1
 (29 3)  (1335 227)  (1335 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (4 4)  (1310 228)  (1310 228)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_v_b_3
 (6 4)  (1312 228)  (1312 228)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_v_b_3
 (15 4)  (1321 228)  (1321 228)  routing T_25_14.sp4_v_b_17 <X> T_25_14.lc_trk_g1_1
 (16 4)  (1322 228)  (1322 228)  routing T_25_14.sp4_v_b_17 <X> T_25_14.lc_trk_g1_1
 (17 4)  (1323 228)  (1323 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1327 228)  (1327 228)  routing T_25_14.sp4_h_r_11 <X> T_25_14.lc_trk_g1_3
 (22 4)  (1328 228)  (1328 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1329 228)  (1329 228)  routing T_25_14.sp4_h_r_11 <X> T_25_14.lc_trk_g1_3
 (24 4)  (1330 228)  (1330 228)  routing T_25_14.sp4_h_r_11 <X> T_25_14.lc_trk_g1_3
 (0 5)  (1306 229)  (1306 229)  routing T_25_14.lc_trk_g1_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g1_3 <X> T_25_14.wire_bram/ram/WCLKE
 (9 5)  (1315 229)  (1315 229)  routing T_25_14.sp4_v_t_41 <X> T_25_14.sp4_v_b_4
 (14 5)  (1320 229)  (1320 229)  routing T_25_14.sp4_h_r_0 <X> T_25_14.lc_trk_g1_0
 (15 5)  (1321 229)  (1321 229)  routing T_25_14.sp4_h_r_0 <X> T_25_14.lc_trk_g1_0
 (16 5)  (1322 229)  (1322 229)  routing T_25_14.sp4_h_r_0 <X> T_25_14.lc_trk_g1_0
 (17 5)  (1323 229)  (1323 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (1328 229)  (1328 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 229)  (1331 229)  routing T_25_14.sp4_r_v_b_26 <X> T_25_14.lc_trk_g1_2
 (27 5)  (1333 229)  (1333 229)  routing T_25_14.lc_trk_g3_1 <X> T_25_14.input0_2
 (28 5)  (1334 229)  (1334 229)  routing T_25_14.lc_trk_g3_1 <X> T_25_14.input0_2
 (29 5)  (1335 229)  (1335 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (21 6)  (1327 230)  (1327 230)  routing T_25_14.sp4_v_t_2 <X> T_25_14.lc_trk_g1_7
 (22 6)  (1328 230)  (1328 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1329 230)  (1329 230)  routing T_25_14.sp4_v_t_2 <X> T_25_14.lc_trk_g1_7
 (26 6)  (1332 230)  (1332 230)  routing T_25_14.lc_trk_g0_7 <X> T_25_14.input0_3
 (21 7)  (1327 231)  (1327 231)  routing T_25_14.sp4_v_t_2 <X> T_25_14.lc_trk_g1_7
 (26 7)  (1332 231)  (1332 231)  routing T_25_14.lc_trk_g0_7 <X> T_25_14.input0_3
 (29 7)  (1335 231)  (1335 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (4 8)  (1310 232)  (1310 232)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_v_b_6
 (6 8)  (1312 232)  (1312 232)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_v_b_6
 (16 8)  (1322 232)  (1322 232)  routing T_25_14.sp4_v_b_33 <X> T_25_14.lc_trk_g2_1
 (17 8)  (1323 232)  (1323 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 232)  (1324 232)  routing T_25_14.sp4_v_b_33 <X> T_25_14.lc_trk_g2_1
 (26 8)  (1332 232)  (1332 232)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input0_4
 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 232)  (1336 232)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (18 9)  (1324 233)  (1324 233)  routing T_25_14.sp4_v_b_33 <X> T_25_14.lc_trk_g2_1
 (26 9)  (1332 233)  (1332 233)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input0_4
 (27 9)  (1333 233)  (1333 233)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input0_4
 (29 9)  (1335 233)  (1335 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (17 11)  (1323 235)  (1323 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1328 235)  (1328 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1331 235)  (1331 235)  routing T_25_14.sp4_r_v_b_38 <X> T_25_14.lc_trk_g2_6
 (26 11)  (1332 235)  (1332 235)  routing T_25_14.lc_trk_g1_2 <X> T_25_14.input0_5
 (27 11)  (1333 235)  (1333 235)  routing T_25_14.lc_trk_g1_2 <X> T_25_14.input0_5
 (29 11)  (1335 235)  (1335 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (1338 235)  (1338 235)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 235)  (1339 235)  routing T_25_14.lc_trk_g2_1 <X> T_25_14.input2_5
 (16 12)  (1322 236)  (1322 236)  routing T_25_14.sp12_v_b_17 <X> T_25_14.lc_trk_g3_1
 (17 12)  (1323 236)  (1323 236)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_17 lc_trk_g3_1
 (35 12)  (1341 236)  (1341 236)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input2_6
 (4 13)  (1310 237)  (1310 237)  routing T_25_14.sp4_v_t_41 <X> T_25_14.sp4_h_r_9
 (13 13)  (1319 237)  (1319 237)  routing T_25_14.sp4_v_t_43 <X> T_25_14.sp4_h_r_11
 (18 13)  (1324 237)  (1324 237)  routing T_25_14.sp12_v_b_17 <X> T_25_14.lc_trk_g3_1
 (27 13)  (1333 237)  (1333 237)  routing T_25_14.lc_trk_g1_1 <X> T_25_14.input0_6
 (29 13)  (1335 237)  (1335 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (1338 237)  (1338 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 237)  (1339 237)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input2_6
 (34 13)  (1340 237)  (1340 237)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input2_6
 (35 13)  (1341 237)  (1341 237)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input2_6
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (22 14)  (1328 238)  (1328 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1329 238)  (1329 238)  routing T_25_14.sp4_v_b_47 <X> T_25_14.lc_trk_g3_7
 (24 14)  (1330 238)  (1330 238)  routing T_25_14.sp4_v_b_47 <X> T_25_14.lc_trk_g3_7
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (22 15)  (1328 239)  (1328 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1329 239)  (1329 239)  routing T_25_14.sp12_v_b_14 <X> T_25_14.lc_trk_g3_6
 (29 15)  (1335 239)  (1335 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 239)  (1338 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (1341 239)  (1341 239)  routing T_25_14.lc_trk_g0_3 <X> T_25_14.input2_7


RAM_Tile_8_13

 (4 14)  (400 222)  (400 222)  routing T_8_13.sp4_h_r_3 <X> T_8_13.sp4_v_t_44
 (6 14)  (402 222)  (402 222)  routing T_8_13.sp4_h_r_3 <X> T_8_13.sp4_v_t_44
 (5 15)  (401 223)  (401 223)  routing T_8_13.sp4_h_r_3 <X> T_8_13.sp4_v_t_44


LogicTile_9_13

 (19 15)  (457 223)  (457 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_13

 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 216)  (677 216)  routing T_13_13.sp12_v_b_19 <X> T_13_13.lc_trk_g2_3
 (21 9)  (675 217)  (675 217)  routing T_13_13.sp12_v_b_19 <X> T_13_13.lc_trk_g2_3
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 217)  (679 217)  routing T_13_13.sp4_r_v_b_34 <X> T_13_13.lc_trk_g2_2
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 220)  (689 220)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.input_2_6
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (39 12)  (693 220)  (693 220)  LC_6 Logic Functioning bit
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (47 12)  (701 220)  (701 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (668 221)  (668 221)  routing T_13_13.sp4_h_r_24 <X> T_13_13.lc_trk_g3_0
 (15 13)  (669 221)  (669 221)  routing T_13_13.sp4_h_r_24 <X> T_13_13.lc_trk_g3_0
 (16 13)  (670 221)  (670 221)  routing T_13_13.sp4_h_r_24 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 221)  (686 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (687 221)  (687 221)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.input_2_6
 (34 13)  (688 221)  (688 221)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.input_2_6
 (35 13)  (689 221)  (689 221)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.input_2_6
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (51 13)  (705 221)  (705 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 222)  (677 222)  routing T_13_13.sp4_h_r_31 <X> T_13_13.lc_trk_g3_7
 (24 14)  (678 222)  (678 222)  routing T_13_13.sp4_h_r_31 <X> T_13_13.lc_trk_g3_7
 (21 15)  (675 223)  (675 223)  routing T_13_13.sp4_h_r_31 <X> T_13_13.lc_trk_g3_7


LogicTile_15_13

 (5 2)  (767 210)  (767 210)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_l_37
 (4 3)  (766 211)  (766 211)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_l_37
 (6 3)  (768 211)  (768 211)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_l_37
 (8 10)  (770 218)  (770 218)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_h_l_42
 (10 10)  (772 218)  (772 218)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_h_l_42


LogicTile_17_13

 (3 12)  (877 220)  (877 220)  routing T_17_13.sp12_v_t_22 <X> T_17_13.sp12_h_r_1


LogicTile_18_13

 (3 4)  (931 212)  (931 212)  routing T_18_13.sp12_v_t_23 <X> T_18_13.sp12_h_r_0


LogicTile_19_13

 (3 0)  (985 208)  (985 208)  routing T_19_13.sp12_v_t_23 <X> T_19_13.sp12_v_b_0
 (3 2)  (985 210)  (985 210)  routing T_19_13.sp12_v_t_23 <X> T_19_13.sp12_h_l_23
 (2 8)  (984 216)  (984 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 8)  (985 216)  (985 216)  routing T_19_13.sp12_v_t_22 <X> T_19_13.sp12_v_b_1
 (12 14)  (994 222)  (994 222)  routing T_19_13.sp4_v_t_46 <X> T_19_13.sp4_h_l_46
 (11 15)  (993 223)  (993 223)  routing T_19_13.sp4_v_t_46 <X> T_19_13.sp4_h_l_46


LogicTile_20_13

 (19 15)  (1055 223)  (1055 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_13

 (12 0)  (1102 208)  (1102 208)  routing T_21_13.sp4_v_b_8 <X> T_21_13.sp4_h_r_2
 (11 1)  (1101 209)  (1101 209)  routing T_21_13.sp4_v_b_8 <X> T_21_13.sp4_h_r_2
 (13 1)  (1103 209)  (1103 209)  routing T_21_13.sp4_v_b_8 <X> T_21_13.sp4_h_r_2


LogicTile_22_13

 (5 0)  (1149 208)  (1149 208)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_h_r_0
 (4 1)  (1148 209)  (1148 209)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_h_r_0
 (8 1)  (1152 209)  (1152 209)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_v_b_1
 (10 1)  (1154 209)  (1154 209)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_v_b_1
 (4 4)  (1148 212)  (1148 212)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_v_b_3
 (6 4)  (1150 212)  (1150 212)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_v_b_3
 (4 5)  (1148 213)  (1148 213)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_r_3
 (5 5)  (1149 213)  (1149 213)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_v_b_3
 (12 8)  (1156 216)  (1156 216)  routing T_22_13.sp4_v_t_45 <X> T_22_13.sp4_h_r_8
 (11 14)  (1155 222)  (1155 222)  routing T_22_13.sp4_h_r_5 <X> T_22_13.sp4_v_t_46
 (13 14)  (1157 222)  (1157 222)  routing T_22_13.sp4_h_r_5 <X> T_22_13.sp4_v_t_46
 (12 15)  (1156 223)  (1156 223)  routing T_22_13.sp4_h_r_5 <X> T_22_13.sp4_v_t_46


LogicTile_23_13

 (5 0)  (1203 208)  (1203 208)  routing T_23_13.sp4_v_t_37 <X> T_23_13.sp4_h_r_0
 (10 0)  (1208 208)  (1208 208)  routing T_23_13.sp4_v_t_45 <X> T_23_13.sp4_h_r_1
 (0 2)  (1198 210)  (1198 210)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 210)  (1199 210)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1198 212)  (1198 212)  routing T_23_13.lc_trk_g2_2 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 212)  (1199 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (1202 212)  (1202 212)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_v_b_3
 (1 5)  (1199 213)  (1199 213)  routing T_23_13.lc_trk_g2_2 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (3 5)  (1201 213)  (1201 213)  routing T_23_13.sp12_h_l_23 <X> T_23_13.sp12_h_r_0
 (5 5)  (1203 213)  (1203 213)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_v_b_3
 (3 7)  (1201 215)  (1201 215)  routing T_23_13.sp12_h_l_23 <X> T_23_13.sp12_v_t_23
 (15 7)  (1213 215)  (1213 215)  routing T_23_13.sp4_v_t_9 <X> T_23_13.lc_trk_g1_4
 (16 7)  (1214 215)  (1214 215)  routing T_23_13.sp4_v_t_9 <X> T_23_13.lc_trk_g1_4
 (17 7)  (1215 215)  (1215 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 9)  (1220 217)  (1220 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1221 217)  (1221 217)  routing T_23_13.sp4_h_l_15 <X> T_23_13.lc_trk_g2_2
 (24 9)  (1222 217)  (1222 217)  routing T_23_13.sp4_h_l_15 <X> T_23_13.lc_trk_g2_2
 (25 9)  (1223 217)  (1223 217)  routing T_23_13.sp4_h_l_15 <X> T_23_13.lc_trk_g2_2
 (11 12)  (1209 220)  (1209 220)  routing T_23_13.sp4_v_t_45 <X> T_23_13.sp4_v_b_11
 (31 12)  (1229 220)  (1229 220)  routing T_23_13.lc_trk_g1_4 <X> T_23_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 220)  (1230 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 220)  (1232 220)  routing T_23_13.lc_trk_g1_4 <X> T_23_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 220)  (1234 220)  LC_6 Logic Functioning bit
 (37 12)  (1235 220)  (1235 220)  LC_6 Logic Functioning bit
 (38 12)  (1236 220)  (1236 220)  LC_6 Logic Functioning bit
 (39 12)  (1237 220)  (1237 220)  LC_6 Logic Functioning bit
 (45 12)  (1243 220)  (1243 220)  LC_6 Logic Functioning bit
 (51 12)  (1249 220)  (1249 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (1210 221)  (1210 221)  routing T_23_13.sp4_v_t_45 <X> T_23_13.sp4_v_b_11
 (36 13)  (1234 221)  (1234 221)  LC_6 Logic Functioning bit
 (37 13)  (1235 221)  (1235 221)  LC_6 Logic Functioning bit
 (38 13)  (1236 221)  (1236 221)  LC_6 Logic Functioning bit
 (39 13)  (1237 221)  (1237 221)  LC_6 Logic Functioning bit
 (0 14)  (1198 222)  (1198 222)  routing T_23_13.glb_netwk_4 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 222)  (1199 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_13

 (22 0)  (1328 208)  (1328 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_t_6 lc_trk_g0_3
 (23 0)  (1329 208)  (1329 208)  routing T_25_13.sp4_v_t_6 <X> T_25_13.lc_trk_g0_3
 (24 0)  (1330 208)  (1330 208)  routing T_25_13.sp4_v_t_6 <X> T_25_13.lc_trk_g0_3
 (26 0)  (1332 208)  (1332 208)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input0_0
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1332 209)  (1332 209)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input0_0
 (27 1)  (1333 209)  (1333 209)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input0_0
 (28 1)  (1334 209)  (1334 209)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.input0_0
 (29 1)  (1335 209)  (1335 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 210)  (1320 210)  routing T_25_13.sp12_h_l_3 <X> T_25_13.lc_trk_g0_4
 (22 2)  (1328 210)  (1328 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1329 210)  (1329 210)  routing T_25_13.sp12_h_l_12 <X> T_25_13.lc_trk_g0_7
 (26 2)  (1332 210)  (1332 210)  routing T_25_13.lc_trk_g1_4 <X> T_25_13.input0_1
 (9 3)  (1315 211)  (1315 211)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_36
 (10 3)  (1316 211)  (1316 211)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_36
 (14 3)  (1320 211)  (1320 211)  routing T_25_13.sp12_h_l_3 <X> T_25_13.lc_trk_g0_4
 (15 3)  (1321 211)  (1321 211)  routing T_25_13.sp12_h_l_3 <X> T_25_13.lc_trk_g0_4
 (17 3)  (1323 211)  (1323 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (1333 211)  (1333 211)  routing T_25_13.lc_trk_g1_4 <X> T_25_13.input0_1
 (29 3)  (1335 211)  (1335 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (28 5)  (1334 213)  (1334 213)  routing T_25_13.lc_trk_g2_0 <X> T_25_13.input0_2
 (29 5)  (1335 213)  (1335 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (22 6)  (1328 214)  (1328 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1332 214)  (1332 214)  routing T_25_13.lc_trk_g3_6 <X> T_25_13.input0_3
 (17 7)  (1323 215)  (1323 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (1327 215)  (1327 215)  routing T_25_13.sp4_r_v_b_31 <X> T_25_13.lc_trk_g1_7
 (26 7)  (1332 215)  (1332 215)  routing T_25_13.lc_trk_g3_6 <X> T_25_13.input0_3
 (27 7)  (1333 215)  (1333 215)  routing T_25_13.lc_trk_g3_6 <X> T_25_13.input0_3
 (28 7)  (1334 215)  (1334 215)  routing T_25_13.lc_trk_g3_6 <X> T_25_13.input0_3
 (29 7)  (1335 215)  (1335 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (17 8)  (1323 216)  (1323 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1327 216)  (1327 216)  routing T_25_13.sp4_v_b_27 <X> T_25_13.lc_trk_g2_3
 (22 8)  (1328 216)  (1328 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 216)  (1329 216)  routing T_25_13.sp4_v_b_27 <X> T_25_13.lc_trk_g2_3
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 216)  (1336 216)  routing T_25_13.lc_trk_g0_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (36 8)  (1342 216)  (1342 216)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_11 sp4_h_r_40
 (14 9)  (1320 217)  (1320 217)  routing T_25_13.sp4_h_r_24 <X> T_25_13.lc_trk_g2_0
 (15 9)  (1321 217)  (1321 217)  routing T_25_13.sp4_h_r_24 <X> T_25_13.lc_trk_g2_0
 (16 9)  (1322 217)  (1322 217)  routing T_25_13.sp4_h_r_24 <X> T_25_13.lc_trk_g2_0
 (17 9)  (1323 217)  (1323 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1324 217)  (1324 217)  routing T_25_13.sp4_r_v_b_33 <X> T_25_13.lc_trk_g2_1
 (27 9)  (1333 217)  (1333 217)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.input0_4
 (28 9)  (1334 217)  (1334 217)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.input0_4
 (29 9)  (1335 217)  (1335 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g0_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (13 10)  (1319 218)  (1319 218)  routing T_25_13.sp4_v_b_8 <X> T_25_13.sp4_v_t_45
 (15 10)  (1321 218)  (1321 218)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g2_5
 (16 10)  (1322 218)  (1322 218)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g2_5
 (17 10)  (1323 218)  (1323 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 218)  (1324 218)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g2_5
 (35 10)  (1341 218)  (1341 218)  routing T_25_13.lc_trk_g2_5 <X> T_25_13.input2_5
 (16 11)  (1322 219)  (1322 219)  routing T_25_13.sp12_v_t_11 <X> T_25_13.lc_trk_g2_4
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_11 lc_trk_g2_4
 (18 11)  (1324 219)  (1324 219)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g2_5
 (26 11)  (1332 219)  (1332 219)  routing T_25_13.lc_trk_g0_3 <X> T_25_13.input0_5
 (29 11)  (1335 219)  (1335 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (1338 219)  (1338 219)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 219)  (1339 219)  routing T_25_13.lc_trk_g2_5 <X> T_25_13.input2_5
 (15 12)  (1321 220)  (1321 220)  routing T_25_13.sp4_h_r_25 <X> T_25_13.lc_trk_g3_1
 (16 12)  (1322 220)  (1322 220)  routing T_25_13.sp4_h_r_25 <X> T_25_13.lc_trk_g3_1
 (17 12)  (1323 220)  (1323 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (1332 220)  (1332 220)  routing T_25_13.lc_trk_g1_7 <X> T_25_13.input0_6
 (35 12)  (1341 220)  (1341 220)  routing T_25_13.lc_trk_g0_4 <X> T_25_13.input2_6
 (18 13)  (1324 221)  (1324 221)  routing T_25_13.sp4_h_r_25 <X> T_25_13.lc_trk_g3_1
 (26 13)  (1332 221)  (1332 221)  routing T_25_13.lc_trk_g1_7 <X> T_25_13.input0_6
 (27 13)  (1333 221)  (1333 221)  routing T_25_13.lc_trk_g1_7 <X> T_25_13.input0_6
 (29 13)  (1335 221)  (1335 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 221)  (1338 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (21 14)  (1327 222)  (1327 222)  routing T_25_13.sp4_v_b_31 <X> T_25_13.lc_trk_g3_7
 (22 14)  (1328 222)  (1328 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_31 lc_trk_g3_7
 (23 14)  (1329 222)  (1329 222)  routing T_25_13.sp4_v_b_31 <X> T_25_13.lc_trk_g3_7
 (25 14)  (1331 222)  (1331 222)  routing T_25_13.sp4_h_l_27 <X> T_25_13.lc_trk_g3_6
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (8 15)  (1314 223)  (1314 223)  routing T_25_13.sp4_v_b_7 <X> T_25_13.sp4_v_t_47
 (10 15)  (1316 223)  (1316 223)  routing T_25_13.sp4_v_b_7 <X> T_25_13.sp4_v_t_47
 (22 15)  (1328 223)  (1328 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 223)  (1329 223)  routing T_25_13.sp4_h_l_27 <X> T_25_13.lc_trk_g3_6
 (24 15)  (1330 223)  (1330 223)  routing T_25_13.sp4_h_l_27 <X> T_25_13.lc_trk_g3_6
 (26 15)  (1332 223)  (1332 223)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.input0_7
 (28 15)  (1334 223)  (1334 223)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.input0_7
 (29 15)  (1335 223)  (1335 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 223)  (1338 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 223)  (1339 223)  routing T_25_13.lc_trk_g2_1 <X> T_25_13.input2_7


LogicTile_26_13

 (11 0)  (1359 208)  (1359 208)  routing T_26_13.sp4_v_t_46 <X> T_26_13.sp4_v_b_2
 (12 1)  (1360 209)  (1360 209)  routing T_26_13.sp4_v_t_46 <X> T_26_13.sp4_v_b_2
 (4 6)  (1352 214)  (1352 214)  routing T_26_13.sp4_v_b_3 <X> T_26_13.sp4_v_t_38
 (11 6)  (1359 214)  (1359 214)  routing T_26_13.sp4_h_l_37 <X> T_26_13.sp4_v_t_40
 (4 8)  (1352 216)  (1352 216)  routing T_26_13.sp4_h_l_37 <X> T_26_13.sp4_v_b_6
 (6 8)  (1354 216)  (1354 216)  routing T_26_13.sp4_h_l_37 <X> T_26_13.sp4_v_b_6
 (5 9)  (1353 217)  (1353 217)  routing T_26_13.sp4_h_l_37 <X> T_26_13.sp4_v_b_6
 (4 12)  (1352 220)  (1352 220)  routing T_26_13.sp4_h_l_38 <X> T_26_13.sp4_v_b_9
 (6 12)  (1354 220)  (1354 220)  routing T_26_13.sp4_h_l_38 <X> T_26_13.sp4_v_b_9
 (5 13)  (1353 221)  (1353 221)  routing T_26_13.sp4_h_l_38 <X> T_26_13.sp4_v_b_9


LogicTile_29_13

 (3 9)  (1513 217)  (1513 217)  routing T_29_13.sp12_h_l_22 <X> T_29_13.sp12_v_b_1


IO_Tile_33_13

 (11 6)  (1737 214)  (1737 214)  routing T_33_13.span4_vert_b_2 <X> T_33_13.span4_vert_t_14


RAM_Tile_8_12

 (3 14)  (399 206)  (399 206)  routing T_8_12.sp12_h_r_1 <X> T_8_12.sp12_v_t_22
 (3 15)  (399 207)  (399 207)  routing T_8_12.sp12_h_r_1 <X> T_8_12.sp12_v_t_22


LogicTile_17_12

 (3 4)  (877 196)  (877 196)  routing T_17_12.sp12_v_t_23 <X> T_17_12.sp12_h_r_0
 (9 7)  (883 199)  (883 199)  routing T_17_12.sp4_v_b_8 <X> T_17_12.sp4_v_t_41
 (10 7)  (884 199)  (884 199)  routing T_17_12.sp4_v_b_8 <X> T_17_12.sp4_v_t_41
 (3 12)  (877 204)  (877 204)  routing T_17_12.sp12_v_t_22 <X> T_17_12.sp12_h_r_1


LogicTile_19_12

 (3 4)  (985 196)  (985 196)  routing T_19_12.sp12_v_t_23 <X> T_19_12.sp12_h_r_0


LogicTile_20_12

 (3 10)  (1039 202)  (1039 202)  routing T_20_12.sp12_v_t_22 <X> T_20_12.sp12_h_l_22


LogicTile_21_12

 (8 3)  (1098 195)  (1098 195)  routing T_21_12.sp4_h_r_1 <X> T_21_12.sp4_v_t_36
 (9 3)  (1099 195)  (1099 195)  routing T_21_12.sp4_h_r_1 <X> T_21_12.sp4_v_t_36
 (19 8)  (1109 200)  (1109 200)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (13 13)  (1103 205)  (1103 205)  routing T_21_12.sp4_v_t_43 <X> T_21_12.sp4_h_r_11


RAM_Tile_25_12

 (3 0)  (1309 192)  (1309 192)  routing T_25_12.sp12_v_t_23 <X> T_25_12.sp12_v_b_0
 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 192)  (1322 192)  routing T_25_12.sp12_h_r_17 <X> T_25_12.lc_trk_g0_1
 (17 0)  (1323 192)  (1323 192)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_17 lc_trk_g0_1
 (26 0)  (1332 192)  (1332 192)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input0_0
 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 193)  (1324 193)  routing T_25_12.sp12_h_r_17 <X> T_25_12.lc_trk_g0_1
 (22 1)  (1328 193)  (1328 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 193)  (1329 193)  routing T_25_12.sp4_v_t_7 <X> T_25_12.lc_trk_g0_2
 (24 1)  (1330 193)  (1330 193)  routing T_25_12.sp4_v_t_7 <X> T_25_12.lc_trk_g0_2
 (26 1)  (1332 193)  (1332 193)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input0_0
 (28 1)  (1334 193)  (1334 193)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input0_0
 (29 1)  (1335 193)  (1335 193)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (10 2)  (1316 194)  (1316 194)  routing T_25_12.sp4_v_b_8 <X> T_25_12.sp4_h_l_36
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (1332 195)  (1332 195)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.input0_1
 (28 3)  (1334 195)  (1334 195)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.input0_1
 (29 3)  (1335 195)  (1335 195)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (0 4)  (1306 196)  (1306 196)  routing T_25_12.lc_trk_g2_2 <X> T_25_12.wire_bram/ram/WCLKE
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (11 4)  (1317 196)  (1317 196)  routing T_25_12.sp4_v_t_44 <X> T_25_12.sp4_v_b_5
 (13 4)  (1319 196)  (1319 196)  routing T_25_12.sp4_v_t_44 <X> T_25_12.sp4_v_b_5
 (26 4)  (1332 196)  (1332 196)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input0_2
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g2_2 <X> T_25_12.wire_bram/ram/WCLKE
 (14 5)  (1320 197)  (1320 197)  routing T_25_12.sp12_h_r_16 <X> T_25_12.lc_trk_g1_0
 (16 5)  (1322 197)  (1322 197)  routing T_25_12.sp12_h_r_16 <X> T_25_12.lc_trk_g1_0
 (17 5)  (1323 197)  (1323 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (27 5)  (1333 197)  (1333 197)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input0_2
 (28 5)  (1334 197)  (1334 197)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input0_2
 (29 5)  (1335 197)  (1335 197)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (16 7)  (1322 199)  (1322 199)  routing T_25_12.sp12_h_r_12 <X> T_25_12.lc_trk_g1_4
 (17 7)  (1323 199)  (1323 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (1332 199)  (1332 199)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input0_3
 (27 7)  (1333 199)  (1333 199)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input0_3
 (28 7)  (1334 199)  (1334 199)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input0_3
 (29 7)  (1335 199)  (1335 199)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (21 8)  (1327 200)  (1327 200)  routing T_25_12.sp4_v_t_14 <X> T_25_12.lc_trk_g2_3
 (22 8)  (1328 200)  (1328 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1329 200)  (1329 200)  routing T_25_12.sp4_v_t_14 <X> T_25_12.lc_trk_g2_3
 (25 8)  (1331 200)  (1331 200)  routing T_25_12.sp4_v_b_26 <X> T_25_12.lc_trk_g2_2
 (26 8)  (1332 200)  (1332 200)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_4
 (27 8)  (1333 200)  (1333 200)  routing T_25_12.lc_trk_g1_0 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 200)  (1345 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 9)  (1328 201)  (1328 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 201)  (1329 201)  routing T_25_12.sp4_v_b_26 <X> T_25_12.lc_trk_g2_2
 (26 9)  (1332 201)  (1332 201)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_4
 (27 9)  (1333 201)  (1333 201)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_4
 (28 9)  (1334 201)  (1334 201)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_4
 (29 9)  (1335 201)  (1335 201)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (15 10)  (1321 202)  (1321 202)  routing T_25_12.sp4_h_r_45 <X> T_25_12.lc_trk_g2_5
 (16 10)  (1322 202)  (1322 202)  routing T_25_12.sp4_h_r_45 <X> T_25_12.lc_trk_g2_5
 (17 10)  (1323 202)  (1323 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 202)  (1324 202)  routing T_25_12.sp4_h_r_45 <X> T_25_12.lc_trk_g2_5
 (26 10)  (1332 202)  (1332 202)  routing T_25_12.lc_trk_g1_4 <X> T_25_12.input0_5
 (14 11)  (1320 203)  (1320 203)  routing T_25_12.sp4_r_v_b_36 <X> T_25_12.lc_trk_g2_4
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1324 203)  (1324 203)  routing T_25_12.sp4_h_r_45 <X> T_25_12.lc_trk_g2_5
 (22 11)  (1328 203)  (1328 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (1333 203)  (1333 203)  routing T_25_12.lc_trk_g1_4 <X> T_25_12.input0_5
 (29 11)  (1335 203)  (1335 203)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 203)  (1338 203)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (13 12)  (1319 204)  (1319 204)  routing T_25_12.sp4_h_l_46 <X> T_25_12.sp4_v_b_11
 (15 12)  (1321 204)  (1321 204)  routing T_25_12.sp4_v_b_41 <X> T_25_12.lc_trk_g3_1
 (16 12)  (1322 204)  (1322 204)  routing T_25_12.sp4_v_b_41 <X> T_25_12.lc_trk_g3_1
 (17 12)  (1323 204)  (1323 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (25 12)  (1331 204)  (1331 204)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g3_2
 (12 13)  (1318 205)  (1318 205)  routing T_25_12.sp4_h_l_46 <X> T_25_12.sp4_v_b_11
 (22 13)  (1328 205)  (1328 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 205)  (1329 205)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g3_2
 (24 13)  (1330 205)  (1330 205)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g3_2
 (25 13)  (1331 205)  (1331 205)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g3_2
 (27 13)  (1333 205)  (1333 205)  routing T_25_12.lc_trk_g3_1 <X> T_25_12.input0_6
 (28 13)  (1334 205)  (1334 205)  routing T_25_12.lc_trk_g3_1 <X> T_25_12.input0_6
 (29 13)  (1335 205)  (1335 205)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 205)  (1338 205)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 205)  (1341 205)  routing T_25_12.lc_trk_g0_2 <X> T_25_12.input2_6
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (1320 206)  (1320 206)  routing T_25_12.sp4_v_b_28 <X> T_25_12.lc_trk_g3_4
 (16 14)  (1322 206)  (1322 206)  routing T_25_12.sp12_v_b_21 <X> T_25_12.lc_trk_g3_5
 (17 14)  (1323 206)  (1323 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (1327 206)  (1327 206)  routing T_25_12.sp4_v_t_26 <X> T_25_12.lc_trk_g3_7
 (22 14)  (1328 206)  (1328 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 206)  (1329 206)  routing T_25_12.sp4_v_t_26 <X> T_25_12.lc_trk_g3_7
 (26 14)  (1332 206)  (1332 206)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_7
 (35 14)  (1341 206)  (1341 206)  routing T_25_12.lc_trk_g2_5 <X> T_25_12.input2_7
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (16 15)  (1322 207)  (1322 207)  routing T_25_12.sp4_v_b_28 <X> T_25_12.lc_trk_g3_4
 (17 15)  (1323 207)  (1323 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (18 15)  (1324 207)  (1324 207)  routing T_25_12.sp12_v_b_21 <X> T_25_12.lc_trk_g3_5
 (21 15)  (1327 207)  (1327 207)  routing T_25_12.sp4_v_t_26 <X> T_25_12.lc_trk_g3_7
 (27 15)  (1333 207)  (1333 207)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_7
 (28 15)  (1334 207)  (1334 207)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_7
 (29 15)  (1335 207)  (1335 207)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 207)  (1338 207)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 207)  (1339 207)  routing T_25_12.lc_trk_g2_5 <X> T_25_12.input2_7


LogicTile_26_12

 (13 0)  (1361 192)  (1361 192)  routing T_26_12.sp4_v_t_39 <X> T_26_12.sp4_v_b_2
 (13 8)  (1361 200)  (1361 200)  routing T_26_12.sp4_h_l_45 <X> T_26_12.sp4_v_b_8
 (8 9)  (1356 201)  (1356 201)  routing T_26_12.sp4_h_l_42 <X> T_26_12.sp4_v_b_7
 (9 9)  (1357 201)  (1357 201)  routing T_26_12.sp4_h_l_42 <X> T_26_12.sp4_v_b_7
 (12 9)  (1360 201)  (1360 201)  routing T_26_12.sp4_h_l_45 <X> T_26_12.sp4_v_b_8
 (8 10)  (1356 202)  (1356 202)  routing T_26_12.sp4_v_t_42 <X> T_26_12.sp4_h_l_42
 (9 10)  (1357 202)  (1357 202)  routing T_26_12.sp4_v_t_42 <X> T_26_12.sp4_h_l_42
 (12 10)  (1360 202)  (1360 202)  routing T_26_12.sp4_v_t_45 <X> T_26_12.sp4_h_l_45
 (11 11)  (1359 203)  (1359 203)  routing T_26_12.sp4_v_t_45 <X> T_26_12.sp4_h_l_45


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_horz_20 <X> T_0_11.lc_trk_g1_4
 (6 13)  (11 189)  (11 189)  routing T_0_11.span4_horz_20 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_3_11

 (5 14)  (131 190)  (131 190)  routing T_3_11.sp4_v_t_44 <X> T_3_11.sp4_h_l_44
 (6 15)  (132 191)  (132 191)  routing T_3_11.sp4_v_t_44 <X> T_3_11.sp4_h_l_44


RAM_Tile_8_11

 (3 6)  (399 182)  (399 182)  routing T_8_11.sp12_h_r_0 <X> T_8_11.sp12_v_t_23
 (3 7)  (399 183)  (399 183)  routing T_8_11.sp12_h_r_0 <X> T_8_11.sp12_v_t_23


LogicTile_20_11

 (3 2)  (1039 178)  (1039 178)  routing T_20_11.sp12_v_t_23 <X> T_20_11.sp12_h_l_23
 (4 14)  (1040 190)  (1040 190)  routing T_20_11.sp4_v_b_9 <X> T_20_11.sp4_v_t_44


LogicTile_21_11

 (3 4)  (1093 180)  (1093 180)  routing T_21_11.sp12_v_t_23 <X> T_21_11.sp12_h_r_0
 (10 4)  (1100 180)  (1100 180)  routing T_21_11.sp4_v_t_46 <X> T_21_11.sp4_h_r_4


LogicTile_22_11

 (5 0)  (1149 176)  (1149 176)  routing T_22_11.sp4_v_t_37 <X> T_22_11.sp4_h_r_0
 (13 1)  (1157 177)  (1157 177)  routing T_22_11.sp4_v_t_44 <X> T_22_11.sp4_h_r_2
 (11 4)  (1155 180)  (1155 180)  routing T_22_11.sp4_v_t_44 <X> T_22_11.sp4_v_b_5
 (13 4)  (1157 180)  (1157 180)  routing T_22_11.sp4_v_t_44 <X> T_22_11.sp4_v_b_5
 (13 6)  (1157 182)  (1157 182)  routing T_22_11.sp4_h_r_5 <X> T_22_11.sp4_v_t_40
 (12 7)  (1156 183)  (1156 183)  routing T_22_11.sp4_h_r_5 <X> T_22_11.sp4_v_t_40
 (9 8)  (1153 184)  (1153 184)  routing T_22_11.sp4_v_t_42 <X> T_22_11.sp4_h_r_7


LogicTile_23_11

 (5 0)  (1203 176)  (1203 176)  routing T_23_11.sp4_v_t_37 <X> T_23_11.sp4_h_r_0
 (6 4)  (1204 180)  (1204 180)  routing T_23_11.sp4_v_t_37 <X> T_23_11.sp4_v_b_3
 (5 5)  (1203 181)  (1203 181)  routing T_23_11.sp4_v_t_37 <X> T_23_11.sp4_v_b_3
 (11 10)  (1209 186)  (1209 186)  routing T_23_11.sp4_v_b_0 <X> T_23_11.sp4_v_t_45
 (13 10)  (1211 186)  (1211 186)  routing T_23_11.sp4_v_b_0 <X> T_23_11.sp4_v_t_45


LogicTile_24_11

 (3 6)  (1255 182)  (1255 182)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23


RAM_Tile_25_11

 (22 0)  (1328 176)  (1328 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1329 176)  (1329 176)  routing T_25_11.sp4_h_r_3 <X> T_25_11.lc_trk_g0_3
 (24 0)  (1330 176)  (1330 176)  routing T_25_11.sp4_h_r_3 <X> T_25_11.lc_trk_g0_3
 (26 0)  (1332 176)  (1332 176)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.input0_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (1322 177)  (1322 177)  routing T_25_11.sp12_h_r_8 <X> T_25_11.lc_trk_g0_0
 (17 1)  (1323 177)  (1323 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (1327 177)  (1327 177)  routing T_25_11.sp4_h_r_3 <X> T_25_11.lc_trk_g0_3
 (22 1)  (1328 177)  (1328 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1332 177)  (1332 177)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.input0_0
 (27 1)  (1333 177)  (1333 177)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.input0_0
 (29 1)  (1335 177)  (1335 177)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (1310 178)  (1310 178)  routing T_25_11.sp4_v_b_0 <X> T_25_11.sp4_v_t_37
 (11 2)  (1317 178)  (1317 178)  routing T_25_11.sp4_v_b_6 <X> T_25_11.sp4_v_t_39
 (13 2)  (1319 178)  (1319 178)  routing T_25_11.sp4_v_b_6 <X> T_25_11.sp4_v_t_39
 (26 2)  (1332 178)  (1332 178)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.input0_1
 (22 3)  (1328 179)  (1328 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 179)  (1331 179)  routing T_25_11.sp4_r_v_b_30 <X> T_25_11.lc_trk_g0_6
 (27 3)  (1333 179)  (1333 179)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.input0_1
 (29 3)  (1335 179)  (1335 179)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (4 4)  (1310 180)  (1310 180)  routing T_25_11.sp4_v_t_38 <X> T_25_11.sp4_v_b_3
 (5 4)  (1311 180)  (1311 180)  routing T_25_11.sp4_v_t_38 <X> T_25_11.sp4_h_r_3
 (8 5)  (1314 181)  (1314 181)  routing T_25_11.sp4_h_l_41 <X> T_25_11.sp4_v_b_4
 (9 5)  (1315 181)  (1315 181)  routing T_25_11.sp4_h_l_41 <X> T_25_11.sp4_v_b_4
 (26 5)  (1332 181)  (1332 181)  routing T_25_11.lc_trk_g0_2 <X> T_25_11.input0_2
 (29 5)  (1335 181)  (1335 181)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (22 6)  (1328 182)  (1328 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1329 182)  (1329 182)  routing T_25_11.sp4_h_r_7 <X> T_25_11.lc_trk_g1_7
 (24 6)  (1330 182)  (1330 182)  routing T_25_11.sp4_h_r_7 <X> T_25_11.lc_trk_g1_7
 (14 7)  (1320 183)  (1320 183)  routing T_25_11.sp4_r_v_b_28 <X> T_25_11.lc_trk_g1_4
 (17 7)  (1323 183)  (1323 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (1327 183)  (1327 183)  routing T_25_11.sp4_h_r_7 <X> T_25_11.lc_trk_g1_7
 (28 7)  (1334 183)  (1334 183)  routing T_25_11.lc_trk_g2_1 <X> T_25_11.input0_3
 (29 7)  (1335 183)  (1335 183)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (9 8)  (1315 184)  (1315 184)  routing T_25_11.sp4_v_t_42 <X> T_25_11.sp4_h_r_7
 (17 8)  (1323 184)  (1323 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1328 184)  (1328 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 184)  (1329 184)  routing T_25_11.sp4_v_b_43 <X> T_25_11.lc_trk_g2_3
 (24 8)  (1330 184)  (1330 184)  routing T_25_11.sp4_v_b_43 <X> T_25_11.lc_trk_g2_3
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (36 8)  (1342 184)  (1342 184)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_11 sp4_h_r_40
 (8 9)  (1314 185)  (1314 185)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_v_b_7
 (10 9)  (1316 185)  (1316 185)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_v_b_7
 (14 9)  (1320 185)  (1320 185)  routing T_25_11.sp4_h_r_24 <X> T_25_11.lc_trk_g2_0
 (15 9)  (1321 185)  (1321 185)  routing T_25_11.sp4_h_r_24 <X> T_25_11.lc_trk_g2_0
 (16 9)  (1322 185)  (1322 185)  routing T_25_11.sp4_h_r_24 <X> T_25_11.lc_trk_g2_0
 (17 9)  (1323 185)  (1323 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1324 185)  (1324 185)  routing T_25_11.sp4_r_v_b_33 <X> T_25_11.lc_trk_g2_1
 (28 9)  (1334 185)  (1334 185)  routing T_25_11.lc_trk_g2_0 <X> T_25_11.input0_4
 (29 9)  (1335 185)  (1335 185)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (11 10)  (1317 186)  (1317 186)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_v_t_45
 (14 10)  (1320 186)  (1320 186)  routing T_25_11.sp4_h_r_36 <X> T_25_11.lc_trk_g2_4
 (15 10)  (1321 186)  (1321 186)  routing T_25_11.sp4_h_r_37 <X> T_25_11.lc_trk_g2_5
 (16 10)  (1322 186)  (1322 186)  routing T_25_11.sp4_h_r_37 <X> T_25_11.lc_trk_g2_5
 (17 10)  (1323 186)  (1323 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 186)  (1324 186)  routing T_25_11.sp4_h_r_37 <X> T_25_11.lc_trk_g2_5
 (21 10)  (1327 186)  (1327 186)  routing T_25_11.sp4_h_l_26 <X> T_25_11.lc_trk_g2_7
 (22 10)  (1328 186)  (1328 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 186)  (1329 186)  routing T_25_11.sp4_h_l_26 <X> T_25_11.lc_trk_g2_7
 (24 10)  (1330 186)  (1330 186)  routing T_25_11.sp4_h_l_26 <X> T_25_11.lc_trk_g2_7
 (35 10)  (1341 186)  (1341 186)  routing T_25_11.lc_trk_g2_5 <X> T_25_11.input2_5
 (12 11)  (1318 187)  (1318 187)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_v_t_45
 (15 11)  (1321 187)  (1321 187)  routing T_25_11.sp4_h_r_36 <X> T_25_11.lc_trk_g2_4
 (16 11)  (1322 187)  (1322 187)  routing T_25_11.sp4_h_r_36 <X> T_25_11.lc_trk_g2_4
 (17 11)  (1323 187)  (1323 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (1332 187)  (1332 187)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.input0_5
 (28 11)  (1334 187)  (1334 187)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.input0_5
 (29 11)  (1335 187)  (1335 187)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 187)  (1338 187)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 187)  (1339 187)  routing T_25_11.lc_trk_g2_5 <X> T_25_11.input2_5
 (25 12)  (1331 188)  (1331 188)  routing T_25_11.sp4_h_r_42 <X> T_25_11.lc_trk_g3_2
 (35 12)  (1341 188)  (1341 188)  routing T_25_11.lc_trk_g0_6 <X> T_25_11.input2_6
 (8 13)  (1314 189)  (1314 189)  routing T_25_11.sp4_v_t_42 <X> T_25_11.sp4_v_b_10
 (10 13)  (1316 189)  (1316 189)  routing T_25_11.sp4_v_t_42 <X> T_25_11.sp4_v_b_10
 (22 13)  (1328 189)  (1328 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 189)  (1329 189)  routing T_25_11.sp4_h_r_42 <X> T_25_11.lc_trk_g3_2
 (24 13)  (1330 189)  (1330 189)  routing T_25_11.sp4_h_r_42 <X> T_25_11.lc_trk_g3_2
 (25 13)  (1331 189)  (1331 189)  routing T_25_11.sp4_h_r_42 <X> T_25_11.lc_trk_g3_2
 (29 13)  (1335 189)  (1335 189)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (1338 189)  (1338 189)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 189)  (1341 189)  routing T_25_11.lc_trk_g0_6 <X> T_25_11.input2_6
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (4 14)  (1310 190)  (1310 190)  routing T_25_11.sp4_v_b_1 <X> T_25_11.sp4_v_t_44
 (6 14)  (1312 190)  (1312 190)  routing T_25_11.sp4_v_b_1 <X> T_25_11.sp4_v_t_44
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (26 15)  (1332 191)  (1332 191)  routing T_25_11.lc_trk_g0_3 <X> T_25_11.input0_7
 (29 15)  (1335 191)  (1335 191)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 191)  (1338 191)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 191)  (1339 191)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.input2_7
 (34 15)  (1340 191)  (1340 191)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.input2_7
 (35 15)  (1341 191)  (1341 191)  routing T_25_11.lc_trk_g3_2 <X> T_25_11.input2_7


LogicTile_26_11

 (4 0)  (1352 176)  (1352 176)  routing T_26_11.sp4_h_l_37 <X> T_26_11.sp4_v_b_0
 (5 1)  (1353 177)  (1353 177)  routing T_26_11.sp4_h_l_37 <X> T_26_11.sp4_v_b_0
 (8 1)  (1356 177)  (1356 177)  routing T_26_11.sp4_h_l_42 <X> T_26_11.sp4_v_b_1
 (9 1)  (1357 177)  (1357 177)  routing T_26_11.sp4_h_l_42 <X> T_26_11.sp4_v_b_1
 (10 1)  (1358 177)  (1358 177)  routing T_26_11.sp4_h_l_42 <X> T_26_11.sp4_v_b_1
 (8 2)  (1356 178)  (1356 178)  routing T_26_11.sp4_v_t_36 <X> T_26_11.sp4_h_l_36
 (9 2)  (1357 178)  (1357 178)  routing T_26_11.sp4_v_t_36 <X> T_26_11.sp4_h_l_36
 (4 4)  (1352 180)  (1352 180)  routing T_26_11.sp4_v_t_42 <X> T_26_11.sp4_v_b_3
 (6 4)  (1354 180)  (1354 180)  routing T_26_11.sp4_v_t_42 <X> T_26_11.sp4_v_b_3


LogicTile_27_11

 (13 6)  (1415 182)  (1415 182)  routing T_27_11.sp4_h_r_5 <X> T_27_11.sp4_v_t_40
 (12 7)  (1414 183)  (1414 183)  routing T_27_11.sp4_h_r_5 <X> T_27_11.sp4_v_t_40


LogicTile_28_11

 (2 0)  (1458 176)  (1458 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_32_11

 (3 6)  (1675 182)  (1675 182)  routing T_32_11.sp12_h_r_0 <X> T_32_11.sp12_v_t_23
 (3 7)  (1675 183)  (1675 183)  routing T_32_11.sp12_h_r_0 <X> T_32_11.sp12_v_t_23


IO_Tile_33_11

 (17 1)  (1743 177)  (1743 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



LogicTile_14_10

 (3 6)  (711 166)  (711 166)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_v_t_23
 (3 7)  (711 167)  (711 167)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_v_t_23


LogicTile_18_10

 (3 6)  (931 166)  (931 166)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (3 7)  (931 167)  (931 167)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23


LogicTile_19_10

 (3 12)  (985 172)  (985 172)  routing T_19_10.sp12_v_t_22 <X> T_19_10.sp12_h_r_1


LogicTile_23_10

 (4 14)  (1202 174)  (1202 174)  routing T_23_10.sp4_h_r_3 <X> T_23_10.sp4_v_t_44
 (6 14)  (1204 174)  (1204 174)  routing T_23_10.sp4_h_r_3 <X> T_23_10.sp4_v_t_44
 (5 15)  (1203 175)  (1203 175)  routing T_23_10.sp4_h_r_3 <X> T_23_10.sp4_v_t_44


LogicTile_24_10

 (19 15)  (1271 175)  (1271 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 160)  (1317 160)  routing T_25_10.sp4_v_t_43 <X> T_25_10.sp4_v_b_2
 (13 0)  (1319 160)  (1319 160)  routing T_25_10.sp4_v_t_43 <X> T_25_10.sp4_v_b_2
 (22 0)  (1328 160)  (1328 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1332 160)  (1332 160)  routing T_25_10.lc_trk_g2_6 <X> T_25_10.input0_0
 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 161)  (1327 161)  routing T_25_10.sp4_r_v_b_32 <X> T_25_10.lc_trk_g0_3
 (22 1)  (1328 161)  (1328 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 161)  (1329 161)  routing T_25_10.sp4_v_t_7 <X> T_25_10.lc_trk_g0_2
 (24 1)  (1330 161)  (1330 161)  routing T_25_10.sp4_v_t_7 <X> T_25_10.lc_trk_g0_2
 (26 1)  (1332 161)  (1332 161)  routing T_25_10.lc_trk_g2_6 <X> T_25_10.input0_0
 (28 1)  (1334 161)  (1334 161)  routing T_25_10.lc_trk_g2_6 <X> T_25_10.input0_0
 (29 1)  (1335 161)  (1335 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 162)  (1322 162)  routing T_25_10.sp12_h_r_13 <X> T_25_10.lc_trk_g0_5
 (17 2)  (1323 162)  (1323 162)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (1328 162)  (1328 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (1327 163)  (1327 163)  routing T_25_10.sp4_r_v_b_31 <X> T_25_10.lc_trk_g0_7
 (27 3)  (1333 163)  (1333 163)  routing T_25_10.lc_trk_g1_0 <X> T_25_10.input0_1
 (29 3)  (1335 163)  (1335 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (14 4)  (1320 164)  (1320 164)  routing T_25_10.sp4_h_r_8 <X> T_25_10.lc_trk_g1_0
 (15 4)  (1321 164)  (1321 164)  routing T_25_10.sp12_h_r_1 <X> T_25_10.lc_trk_g1_1
 (17 4)  (1323 164)  (1323 164)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (1324 164)  (1324 164)  routing T_25_10.sp12_h_r_1 <X> T_25_10.lc_trk_g1_1
 (22 4)  (1328 164)  (1328 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 164)  (1329 164)  routing T_25_10.sp4_v_b_19 <X> T_25_10.lc_trk_g1_3
 (24 4)  (1330 164)  (1330 164)  routing T_25_10.sp4_v_b_19 <X> T_25_10.lc_trk_g1_3
 (0 5)  (1306 165)  (1306 165)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (9 5)  (1315 165)  (1315 165)  routing T_25_10.sp4_v_t_41 <X> T_25_10.sp4_v_b_4
 (15 5)  (1321 165)  (1321 165)  routing T_25_10.sp4_h_r_8 <X> T_25_10.lc_trk_g1_0
 (16 5)  (1322 165)  (1322 165)  routing T_25_10.sp4_h_r_8 <X> T_25_10.lc_trk_g1_0
 (17 5)  (1323 165)  (1323 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (1324 165)  (1324 165)  routing T_25_10.sp12_h_r_1 <X> T_25_10.lc_trk_g1_1
 (22 5)  (1328 165)  (1328 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 165)  (1331 165)  routing T_25_10.sp4_r_v_b_26 <X> T_25_10.lc_trk_g1_2
 (27 5)  (1333 165)  (1333 165)  routing T_25_10.lc_trk_g1_1 <X> T_25_10.input0_2
 (29 5)  (1335 165)  (1335 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (26 6)  (1332 166)  (1332 166)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.input0_3
 (26 7)  (1332 167)  (1332 167)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.input0_3
 (29 7)  (1335 167)  (1335 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (3 8)  (1309 168)  (1309 168)  routing T_25_10.sp12_v_t_22 <X> T_25_10.sp12_v_b_1
 (27 8)  (1333 168)  (1333 168)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.wire_bram/ram/WDATA_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.wire_bram/ram/WDATA_3
 (39 8)  (1345 168)  (1345 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (13 9)  (1319 169)  (1319 169)  routing T_25_10.sp4_v_t_38 <X> T_25_10.sp4_h_r_8
 (22 9)  (1328 169)  (1328 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 169)  (1329 169)  routing T_25_10.sp4_v_t_31 <X> T_25_10.lc_trk_g2_2
 (24 9)  (1330 169)  (1330 169)  routing T_25_10.sp4_v_t_31 <X> T_25_10.lc_trk_g2_2
 (26 9)  (1332 169)  (1332 169)  routing T_25_10.lc_trk_g1_3 <X> T_25_10.input0_4
 (27 9)  (1333 169)  (1333 169)  routing T_25_10.lc_trk_g1_3 <X> T_25_10.input0_4
 (29 9)  (1335 169)  (1335 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.wire_bram/ram/WDATA_3
 (14 10)  (1320 170)  (1320 170)  routing T_25_10.sp4_v_t_25 <X> T_25_10.lc_trk_g2_4
 (16 10)  (1322 170)  (1322 170)  routing T_25_10.sp4_v_b_29 <X> T_25_10.lc_trk_g2_5
 (17 10)  (1323 170)  (1323 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (1324 170)  (1324 170)  routing T_25_10.sp4_v_b_29 <X> T_25_10.lc_trk_g2_5
 (35 10)  (1341 170)  (1341 170)  routing T_25_10.lc_trk_g2_5 <X> T_25_10.input2_5
 (14 11)  (1320 171)  (1320 171)  routing T_25_10.sp4_v_t_25 <X> T_25_10.lc_trk_g2_4
 (16 11)  (1322 171)  (1322 171)  routing T_25_10.sp4_v_t_25 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (22 11)  (1328 171)  (1328 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1331 171)  (1331 171)  routing T_25_10.sp4_r_v_b_38 <X> T_25_10.lc_trk_g2_6
 (26 11)  (1332 171)  (1332 171)  routing T_25_10.lc_trk_g1_2 <X> T_25_10.input0_5
 (27 11)  (1333 171)  (1333 171)  routing T_25_10.lc_trk_g1_2 <X> T_25_10.input0_5
 (29 11)  (1335 171)  (1335 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (1338 171)  (1338 171)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 171)  (1339 171)  routing T_25_10.lc_trk_g2_5 <X> T_25_10.input2_5
 (3 12)  (1309 172)  (1309 172)  routing T_25_10.sp12_v_t_22 <X> T_25_10.sp12_h_r_1
 (11 12)  (1317 172)  (1317 172)  routing T_25_10.sp4_v_t_38 <X> T_25_10.sp4_v_b_11
 (13 12)  (1319 172)  (1319 172)  routing T_25_10.sp4_v_t_38 <X> T_25_10.sp4_v_b_11
 (21 12)  (1327 172)  (1327 172)  routing T_25_10.sp4_v_t_22 <X> T_25_10.lc_trk_g3_3
 (22 12)  (1328 172)  (1328 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 172)  (1329 172)  routing T_25_10.sp4_v_t_22 <X> T_25_10.lc_trk_g3_3
 (21 13)  (1327 173)  (1327 173)  routing T_25_10.sp4_v_t_22 <X> T_25_10.lc_trk_g3_3
 (26 13)  (1332 173)  (1332 173)  routing T_25_10.lc_trk_g0_2 <X> T_25_10.input0_6
 (29 13)  (1335 173)  (1335 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (1338 173)  (1338 173)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (1339 173)  (1339 173)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.input2_6
 (35 13)  (1341 173)  (1341 173)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.input2_6
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (26 14)  (1332 174)  (1332 174)  routing T_25_10.lc_trk_g0_5 <X> T_25_10.input0_7
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (22 15)  (1328 175)  (1328 175)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1329 175)  (1329 175)  routing T_25_10.sp12_v_t_21 <X> T_25_10.lc_trk_g3_6
 (25 15)  (1331 175)  (1331 175)  routing T_25_10.sp12_v_t_21 <X> T_25_10.lc_trk_g3_6
 (29 15)  (1335 175)  (1335 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (1338 175)  (1338 175)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (1341 175)  (1341 175)  routing T_25_10.lc_trk_g0_3 <X> T_25_10.input2_7


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 6)  (1351 166)  (1351 166)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23
 (3 7)  (1351 167)  (1351 167)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23


LogicTile_30_10

 (3 2)  (1567 162)  (1567 162)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23
 (3 3)  (1567 163)  (1567 163)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (2 11)  (1728 171)  (1728 171)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_9



LogicTile_10_9

 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (499 155)  (499 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9

 (3 4)  (657 148)  (657 148)  routing T_13_9.sp12_v_t_23 <X> T_13_9.sp12_h_r_0


LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (2 4)  (984 148)  (984 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 12)  (985 156)  (985 156)  routing T_19_9.sp12_v_t_22 <X> T_19_9.sp12_h_r_1
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9



LogicTile_22_9

 (9 0)  (1153 144)  (1153 144)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_h_r_1
 (5 4)  (1149 148)  (1149 148)  routing T_22_9.sp4_v_t_38 <X> T_22_9.sp4_h_r_3
 (8 9)  (1152 153)  (1152 153)  routing T_22_9.sp4_h_l_42 <X> T_22_9.sp4_v_b_7
 (9 9)  (1153 153)  (1153 153)  routing T_22_9.sp4_h_l_42 <X> T_22_9.sp4_v_b_7
 (4 12)  (1148 156)  (1148 156)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_v_b_9
 (6 12)  (1150 156)  (1150 156)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_v_b_9
 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (19 14)  (1163 158)  (1163 158)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (3 4)  (1201 148)  (1201 148)  routing T_23_9.sp12_v_t_23 <X> T_23_9.sp12_h_r_0
 (6 8)  (1204 152)  (1204 152)  routing T_23_9.sp4_v_t_38 <X> T_23_9.sp4_v_b_6
 (5 9)  (1203 153)  (1203 153)  routing T_23_9.sp4_v_t_38 <X> T_23_9.sp4_v_b_6
 (9 9)  (1207 153)  (1207 153)  routing T_23_9.sp4_v_t_46 <X> T_23_9.sp4_v_b_7
 (10 9)  (1208 153)  (1208 153)  routing T_23_9.sp4_v_t_46 <X> T_23_9.sp4_v_b_7
 (13 9)  (1211 153)  (1211 153)  routing T_23_9.sp4_v_t_38 <X> T_23_9.sp4_h_r_8
 (2 12)  (1200 156)  (1200 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (7 13)  (1205 157)  (1205 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9



RAM_Tile_25_9

 (13 0)  (1319 144)  (1319 144)  routing T_25_9.sp4_h_l_39 <X> T_25_9.sp4_v_b_2
 (17 0)  (1323 144)  (1323 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 145)  (1315 145)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_v_b_1
 (12 1)  (1318 145)  (1318 145)  routing T_25_9.sp4_h_l_39 <X> T_25_9.sp4_v_b_2
 (26 1)  (1332 145)  (1332 145)  routing T_25_9.lc_trk_g2_2 <X> T_25_9.input0_0
 (28 1)  (1334 145)  (1334 145)  routing T_25_9.lc_trk_g2_2 <X> T_25_9.input0_0
 (29 1)  (1335 145)  (1335 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 146)  (1320 146)  routing T_25_9.sp12_h_l_3 <X> T_25_9.lc_trk_g0_4
 (21 2)  (1327 146)  (1327 146)  routing T_25_9.sp4_v_t_2 <X> T_25_9.lc_trk_g0_7
 (22 2)  (1328 146)  (1328 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 146)  (1329 146)  routing T_25_9.sp4_v_t_2 <X> T_25_9.lc_trk_g0_7
 (26 2)  (1332 146)  (1332 146)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_1
 (8 3)  (1314 147)  (1314 147)  routing T_25_9.sp4_v_b_10 <X> T_25_9.sp4_v_t_36
 (10 3)  (1316 147)  (1316 147)  routing T_25_9.sp4_v_b_10 <X> T_25_9.sp4_v_t_36
 (14 3)  (1320 147)  (1320 147)  routing T_25_9.sp12_h_l_3 <X> T_25_9.lc_trk_g0_4
 (15 3)  (1321 147)  (1321 147)  routing T_25_9.sp12_h_l_3 <X> T_25_9.lc_trk_g0_4
 (17 3)  (1323 147)  (1323 147)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (1327 147)  (1327 147)  routing T_25_9.sp4_v_t_2 <X> T_25_9.lc_trk_g0_7
 (26 3)  (1332 147)  (1332 147)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_1
 (27 3)  (1333 147)  (1333 147)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_1
 (28 3)  (1334 147)  (1334 147)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_1
 (29 3)  (1335 147)  (1335 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (22 4)  (1328 148)  (1328 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1332 148)  (1332 148)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.input0_2
 (8 5)  (1314 149)  (1314 149)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_v_b_4
 (10 5)  (1316 149)  (1316 149)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_v_b_4
 (14 5)  (1320 149)  (1320 149)  routing T_25_9.sp4_r_v_b_24 <X> T_25_9.lc_trk_g1_0
 (17 5)  (1323 149)  (1323 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (1327 149)  (1327 149)  routing T_25_9.sp4_r_v_b_27 <X> T_25_9.lc_trk_g1_3
 (26 5)  (1332 149)  (1332 149)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.input0_2
 (27 5)  (1333 149)  (1333 149)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.input0_2
 (28 5)  (1334 149)  (1334 149)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.input0_2
 (29 5)  (1335 149)  (1335 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (26 6)  (1332 150)  (1332 150)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input0_3
 (27 7)  (1333 151)  (1333 151)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input0_3
 (28 7)  (1334 151)  (1334 151)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input0_3
 (29 7)  (1335 151)  (1335 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (3 8)  (1309 152)  (1309 152)  routing T_25_9.sp12_v_t_22 <X> T_25_9.sp12_v_b_1
 (21 8)  (1327 152)  (1327 152)  routing T_25_9.sp4_v_b_27 <X> T_25_9.lc_trk_g2_3
 (22 8)  (1328 152)  (1328 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 152)  (1329 152)  routing T_25_9.sp4_v_b_27 <X> T_25_9.lc_trk_g2_3
 (25 8)  (1331 152)  (1331 152)  routing T_25_9.sp4_v_b_34 <X> T_25_9.lc_trk_g2_2
 (26 8)  (1332 152)  (1332 152)  routing T_25_9.lc_trk_g0_4 <X> T_25_9.input0_4
 (27 8)  (1333 152)  (1333 152)  routing T_25_9.lc_trk_g3_0 <X> T_25_9.wire_bram/ram/WDATA_11
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g3_0 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (38 8)  (1344 152)  (1344 152)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (4 9)  (1310 153)  (1310 153)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_h_r_6
 (22 9)  (1328 153)  (1328 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_34 lc_trk_g2_2
 (23 9)  (1329 153)  (1329 153)  routing T_25_9.sp4_v_b_34 <X> T_25_9.lc_trk_g2_2
 (25 9)  (1331 153)  (1331 153)  routing T_25_9.sp4_v_b_34 <X> T_25_9.lc_trk_g2_2
 (29 9)  (1335 153)  (1335 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (11 10)  (1317 154)  (1317 154)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (25 10)  (1331 154)  (1331 154)  routing T_25_9.sp4_h_l_27 <X> T_25_9.lc_trk_g2_6
 (26 10)  (1332 154)  (1332 154)  routing T_25_9.lc_trk_g0_7 <X> T_25_9.input0_5
 (10 11)  (1316 155)  (1316 155)  routing T_25_9.sp4_h_l_39 <X> T_25_9.sp4_v_t_42
 (12 11)  (1318 155)  (1318 155)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (14 11)  (1320 155)  (1320 155)  routing T_25_9.sp12_v_b_20 <X> T_25_9.lc_trk_g2_4
 (16 11)  (1322 155)  (1322 155)  routing T_25_9.sp12_v_b_20 <X> T_25_9.lc_trk_g2_4
 (17 11)  (1323 155)  (1323 155)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (1328 155)  (1328 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 155)  (1329 155)  routing T_25_9.sp4_h_l_27 <X> T_25_9.lc_trk_g2_6
 (24 11)  (1330 155)  (1330 155)  routing T_25_9.sp4_h_l_27 <X> T_25_9.lc_trk_g2_6
 (26 11)  (1332 155)  (1332 155)  routing T_25_9.lc_trk_g0_7 <X> T_25_9.input0_5
 (29 11)  (1335 155)  (1335 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (32 11)  (1338 155)  (1338 155)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (1340 155)  (1340 155)  routing T_25_9.lc_trk_g1_0 <X> T_25_9.input2_5
 (14 12)  (1320 156)  (1320 156)  routing T_25_9.sp4_h_r_32 <X> T_25_9.lc_trk_g3_0
 (35 12)  (1341 156)  (1341 156)  routing T_25_9.lc_trk_g2_6 <X> T_25_9.input2_6
 (15 13)  (1321 157)  (1321 157)  routing T_25_9.sp4_h_r_32 <X> T_25_9.lc_trk_g3_0
 (16 13)  (1322 157)  (1322 157)  routing T_25_9.sp4_h_r_32 <X> T_25_9.lc_trk_g3_0
 (17 13)  (1323 157)  (1323 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_32 lc_trk_g3_0
 (26 13)  (1332 157)  (1332 157)  routing T_25_9.lc_trk_g1_3 <X> T_25_9.input0_6
 (27 13)  (1333 157)  (1333 157)  routing T_25_9.lc_trk_g1_3 <X> T_25_9.input0_6
 (29 13)  (1335 157)  (1335 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (1338 157)  (1338 157)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 157)  (1339 157)  routing T_25_9.lc_trk_g2_6 <X> T_25_9.input2_6
 (35 13)  (1341 157)  (1341 157)  routing T_25_9.lc_trk_g2_6 <X> T_25_9.input2_6
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (1320 158)  (1320 158)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g3_4
 (21 14)  (1327 158)  (1327 158)  routing T_25_9.sp4_h_l_26 <X> T_25_9.lc_trk_g3_7
 (22 14)  (1328 158)  (1328 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 158)  (1329 158)  routing T_25_9.sp4_h_l_26 <X> T_25_9.lc_trk_g3_7
 (24 14)  (1330 158)  (1330 158)  routing T_25_9.sp4_h_l_26 <X> T_25_9.lc_trk_g3_7
 (25 14)  (1331 158)  (1331 158)  routing T_25_9.sp4_h_r_46 <X> T_25_9.lc_trk_g3_6
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (15 15)  (1321 159)  (1321 159)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g3_4
 (16 15)  (1322 159)  (1322 159)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g3_4
 (17 15)  (1323 159)  (1323 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1328 159)  (1328 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 159)  (1329 159)  routing T_25_9.sp4_h_r_46 <X> T_25_9.lc_trk_g3_6
 (24 15)  (1330 159)  (1330 159)  routing T_25_9.sp4_h_r_46 <X> T_25_9.lc_trk_g3_6
 (25 15)  (1331 159)  (1331 159)  routing T_25_9.sp4_h_r_46 <X> T_25_9.lc_trk_g3_6
 (26 15)  (1332 159)  (1332 159)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.input0_7
 (28 15)  (1334 159)  (1334 159)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.input0_7
 (29 15)  (1335 159)  (1335 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 159)  (1338 159)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_9

 (13 0)  (1361 144)  (1361 144)  routing T_26_9.sp4_h_l_39 <X> T_26_9.sp4_v_b_2
 (12 1)  (1360 145)  (1360 145)  routing T_26_9.sp4_h_l_39 <X> T_26_9.sp4_v_b_2
 (12 2)  (1360 146)  (1360 146)  routing T_26_9.sp4_v_t_39 <X> T_26_9.sp4_h_l_39
 (11 3)  (1359 147)  (1359 147)  routing T_26_9.sp4_v_t_39 <X> T_26_9.sp4_h_l_39
 (4 6)  (1352 150)  (1352 150)  routing T_26_9.sp4_v_b_3 <X> T_26_9.sp4_v_t_38
 (10 7)  (1358 151)  (1358 151)  routing T_26_9.sp4_h_l_46 <X> T_26_9.sp4_v_t_41
 (4 8)  (1352 152)  (1352 152)  routing T_26_9.sp4_v_t_43 <X> T_26_9.sp4_v_b_6
 (8 9)  (1356 153)  (1356 153)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_v_b_7
 (9 9)  (1357 153)  (1357 153)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_v_b_7
 (10 9)  (1358 153)  (1358 153)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_v_b_7
 (19 9)  (1367 153)  (1367 153)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (19 11)  (1367 155)  (1367 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (13 12)  (1361 156)  (1361 156)  routing T_26_9.sp4_h_l_46 <X> T_26_9.sp4_v_b_11
 (7 13)  (1355 157)  (1355 157)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (1360 157)  (1360 157)  routing T_26_9.sp4_h_l_46 <X> T_26_9.sp4_v_b_11
 (7 15)  (1355 159)  (1355 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (6 9)  (1516 153)  (1516 153)  routing T_29_9.sp4_h_l_43 <X> T_29_9.sp4_h_r_6


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8

 (11 4)  (137 132)  (137 132)  routing T_3_8.sp4_h_r_0 <X> T_3_8.sp4_v_b_5


LogicTile_4_8

 (19 12)  (199 140)  (199 140)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (3 10)  (765 138)  (765 138)  routing T_15_8.sp12_v_t_22 <X> T_15_8.sp12_h_l_22


LogicTile_16_8



LogicTile_17_8

 (3 4)  (877 132)  (877 132)  routing T_17_8.sp12_v_t_23 <X> T_17_8.sp12_h_r_0
 (11 10)  (885 138)  (885 138)  routing T_17_8.sp4_v_b_5 <X> T_17_8.sp4_v_t_45
 (12 11)  (886 139)  (886 139)  routing T_17_8.sp4_v_b_5 <X> T_17_8.sp4_v_t_45


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 128)  (1332 128)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.input0_0
 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (9 1)  (1315 129)  (1315 129)  routing T_25_8.sp4_v_t_40 <X> T_25_8.sp4_v_b_1
 (10 1)  (1316 129)  (1316 129)  routing T_25_8.sp4_v_t_40 <X> T_25_8.sp4_v_b_1
 (26 1)  (1332 129)  (1332 129)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.input0_0
 (28 1)  (1334 129)  (1334 129)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.input0_0
 (29 1)  (1335 129)  (1335 129)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 130)  (1320 130)  routing T_25_8.sp4_v_t_1 <X> T_25_8.lc_trk_g0_4
 (15 2)  (1321 130)  (1321 130)  routing T_25_8.sp4_h_r_5 <X> T_25_8.lc_trk_g0_5
 (16 2)  (1322 130)  (1322 130)  routing T_25_8.sp4_h_r_5 <X> T_25_8.lc_trk_g0_5
 (17 2)  (1323 130)  (1323 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 131)  (1320 131)  routing T_25_8.sp4_v_t_1 <X> T_25_8.lc_trk_g0_4
 (16 3)  (1322 131)  (1322 131)  routing T_25_8.sp4_v_t_1 <X> T_25_8.lc_trk_g0_4
 (17 3)  (1323 131)  (1323 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1324 131)  (1324 131)  routing T_25_8.sp4_h_r_5 <X> T_25_8.lc_trk_g0_5
 (26 3)  (1332 131)  (1332 131)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.input0_1
 (28 3)  (1334 131)  (1334 131)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.input0_1
 (29 3)  (1335 131)  (1335 131)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (12 4)  (1318 132)  (1318 132)  routing T_25_8.sp4_v_t_40 <X> T_25_8.sp4_h_r_5
 (21 4)  (1327 132)  (1327 132)  routing T_25_8.sp4_h_r_11 <X> T_25_8.lc_trk_g1_3
 (22 4)  (1328 132)  (1328 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1329 132)  (1329 132)  routing T_25_8.sp4_h_r_11 <X> T_25_8.lc_trk_g1_3
 (24 4)  (1330 132)  (1330 132)  routing T_25_8.sp4_h_r_11 <X> T_25_8.lc_trk_g1_3
 (26 4)  (1332 132)  (1332 132)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input0_2
 (0 5)  (1306 133)  (1306 133)  routing T_25_8.lc_trk_g1_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g1_3 <X> T_25_8.wire_bram/ram/WCLKE
 (14 5)  (1320 133)  (1320 133)  routing T_25_8.sp12_h_r_16 <X> T_25_8.lc_trk_g1_0
 (16 5)  (1322 133)  (1322 133)  routing T_25_8.sp12_h_r_16 <X> T_25_8.lc_trk_g1_0
 (17 5)  (1323 133)  (1323 133)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (27 5)  (1333 133)  (1333 133)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input0_2
 (28 5)  (1334 133)  (1334 133)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.input0_2
 (29 5)  (1335 133)  (1335 133)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (21 6)  (1327 134)  (1327 134)  routing T_25_8.sp4_v_t_2 <X> T_25_8.lc_trk_g1_7
 (22 6)  (1328 134)  (1328 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1329 134)  (1329 134)  routing T_25_8.sp4_v_t_2 <X> T_25_8.lc_trk_g1_7
 (21 7)  (1327 135)  (1327 135)  routing T_25_8.sp4_v_t_2 <X> T_25_8.lc_trk_g1_7
 (26 7)  (1332 135)  (1332 135)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.input0_3
 (27 7)  (1333 135)  (1333 135)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.input0_3
 (28 7)  (1334 135)  (1334 135)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.input0_3
 (29 7)  (1335 135)  (1335 135)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (21 8)  (1327 136)  (1327 136)  routing T_25_8.sp4_v_t_22 <X> T_25_8.lc_trk_g2_3
 (22 8)  (1328 136)  (1328 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1329 136)  (1329 136)  routing T_25_8.sp4_v_t_22 <X> T_25_8.lc_trk_g2_3
 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_0 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 136)  (1345 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 9)  (1327 137)  (1327 137)  routing T_25_8.sp4_v_t_22 <X> T_25_8.lc_trk_g2_3
 (22 9)  (1328 137)  (1328 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 137)  (1329 137)  routing T_25_8.sp4_v_t_31 <X> T_25_8.lc_trk_g2_2
 (24 9)  (1330 137)  (1330 137)  routing T_25_8.sp4_v_t_31 <X> T_25_8.lc_trk_g2_2
 (26 9)  (1332 137)  (1332 137)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.input0_4
 (27 9)  (1333 137)  (1333 137)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.input0_4
 (28 9)  (1334 137)  (1334 137)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.input0_4
 (29 9)  (1335 137)  (1335 137)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (11 10)  (1317 138)  (1317 138)  routing T_25_8.sp4_v_b_5 <X> T_25_8.sp4_v_t_45
 (15 10)  (1321 138)  (1321 138)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g2_5
 (16 10)  (1322 138)  (1322 138)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g2_5
 (17 10)  (1323 138)  (1323 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 138)  (1324 138)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g2_5
 (19 10)  (1325 138)  (1325 138)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (21 10)  (1327 138)  (1327 138)  routing T_25_8.sp4_h_l_26 <X> T_25_8.lc_trk_g2_7
 (22 10)  (1328 138)  (1328 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 138)  (1329 138)  routing T_25_8.sp4_h_l_26 <X> T_25_8.lc_trk_g2_7
 (24 10)  (1330 138)  (1330 138)  routing T_25_8.sp4_h_l_26 <X> T_25_8.lc_trk_g2_7
 (26 10)  (1332 138)  (1332 138)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input0_5
 (35 10)  (1341 138)  (1341 138)  routing T_25_8.lc_trk_g0_5 <X> T_25_8.input2_5
 (12 11)  (1318 139)  (1318 139)  routing T_25_8.sp4_v_b_5 <X> T_25_8.sp4_v_t_45
 (18 11)  (1324 139)  (1324 139)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g2_5
 (22 11)  (1328 139)  (1328 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1332 139)  (1332 139)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input0_5
 (28 11)  (1334 139)  (1334 139)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.input0_5
 (29 11)  (1335 139)  (1335 139)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 139)  (1338 139)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (12 12)  (1318 140)  (1318 140)  routing T_25_8.sp4_v_t_46 <X> T_25_8.sp4_h_r_11
 (22 12)  (1328 140)  (1328 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 140)  (1329 140)  routing T_25_8.sp4_v_t_30 <X> T_25_8.lc_trk_g3_3
 (24 12)  (1330 140)  (1330 140)  routing T_25_8.sp4_v_t_30 <X> T_25_8.lc_trk_g3_3
 (25 12)  (1331 140)  (1331 140)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g3_2
 (35 12)  (1341 140)  (1341 140)  routing T_25_8.lc_trk_g1_7 <X> T_25_8.input2_6
 (22 13)  (1328 141)  (1328 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 141)  (1329 141)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g3_2
 (24 13)  (1330 141)  (1330 141)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g3_2
 (25 13)  (1331 141)  (1331 141)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g3_2
 (26 13)  (1332 141)  (1332 141)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.input0_6
 (28 13)  (1334 141)  (1334 141)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.input0_6
 (29 13)  (1335 141)  (1335 141)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (1338 141)  (1338 141)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 141)  (1340 141)  routing T_25_8.lc_trk_g1_7 <X> T_25_8.input2_6
 (35 13)  (1341 141)  (1341 141)  routing T_25_8.lc_trk_g1_7 <X> T_25_8.input2_6
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (14 14)  (1320 142)  (1320 142)  routing T_25_8.sp4_v_b_28 <X> T_25_8.lc_trk_g3_4
 (15 14)  (1321 142)  (1321 142)  routing T_25_8.sp12_v_b_5 <X> T_25_8.lc_trk_g3_5
 (17 14)  (1323 142)  (1323 142)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_5 lc_trk_g3_5
 (18 14)  (1324 142)  (1324 142)  routing T_25_8.sp12_v_b_5 <X> T_25_8.lc_trk_g3_5
 (26 14)  (1332 142)  (1332 142)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_7
 (35 14)  (1341 142)  (1341 142)  routing T_25_8.lc_trk_g2_5 <X> T_25_8.input2_7
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g0_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (16 15)  (1322 143)  (1322 143)  routing T_25_8.sp4_v_b_28 <X> T_25_8.lc_trk_g3_4
 (17 15)  (1323 143)  (1323 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (18 15)  (1324 143)  (1324 143)  routing T_25_8.sp12_v_b_5 <X> T_25_8.lc_trk_g3_5
 (27 15)  (1333 143)  (1333 143)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_7
 (28 15)  (1334 143)  (1334 143)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_7
 (29 15)  (1335 143)  (1335 143)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 143)  (1338 143)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 143)  (1339 143)  routing T_25_8.lc_trk_g2_5 <X> T_25_8.input2_7


LogicTile_26_8

 (13 0)  (1361 128)  (1361 128)  routing T_26_8.sp4_h_l_39 <X> T_26_8.sp4_v_b_2
 (12 1)  (1360 129)  (1360 129)  routing T_26_8.sp4_h_l_39 <X> T_26_8.sp4_v_b_2
 (12 2)  (1360 130)  (1360 130)  routing T_26_8.sp4_v_t_39 <X> T_26_8.sp4_h_l_39
 (11 3)  (1359 131)  (1359 131)  routing T_26_8.sp4_v_t_39 <X> T_26_8.sp4_h_l_39
 (8 9)  (1356 137)  (1356 137)  routing T_26_8.sp4_h_l_42 <X> T_26_8.sp4_v_b_7
 (9 9)  (1357 137)  (1357 137)  routing T_26_8.sp4_h_l_42 <X> T_26_8.sp4_v_b_7
 (8 10)  (1356 138)  (1356 138)  routing T_26_8.sp4_v_t_42 <X> T_26_8.sp4_h_l_42
 (9 10)  (1357 138)  (1357 138)  routing T_26_8.sp4_v_t_42 <X> T_26_8.sp4_h_l_42
 (12 10)  (1360 138)  (1360 138)  routing T_26_8.sp4_v_t_45 <X> T_26_8.sp4_h_l_45
 (11 11)  (1359 139)  (1359 139)  routing T_26_8.sp4_v_t_45 <X> T_26_8.sp4_h_l_45
 (11 12)  (1359 140)  (1359 140)  routing T_26_8.sp4_v_t_45 <X> T_26_8.sp4_v_b_11
 (12 13)  (1360 141)  (1360 141)  routing T_26_8.sp4_v_t_45 <X> T_26_8.sp4_v_b_11


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_16_7

 (3 4)  (819 116)  (819 116)  routing T_16_7.sp12_v_t_23 <X> T_16_7.sp12_h_r_0


LogicTile_19_7

 (19 7)  (1001 119)  (1001 119)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (3 12)  (985 124)  (985 124)  routing T_19_7.sp12_v_t_22 <X> T_19_7.sp12_h_r_1


LogicTile_20_7

 (4 14)  (1040 126)  (1040 126)  routing T_20_7.sp4_v_b_1 <X> T_20_7.sp4_v_t_44
 (6 14)  (1042 126)  (1042 126)  routing T_20_7.sp4_v_b_1 <X> T_20_7.sp4_v_t_44


LogicTile_22_7

 (12 4)  (1156 116)  (1156 116)  routing T_22_7.sp4_v_t_40 <X> T_22_7.sp4_h_r_5
 (13 4)  (1157 116)  (1157 116)  routing T_22_7.sp4_v_t_40 <X> T_22_7.sp4_v_b_5


LogicTile_23_7

 (4 2)  (1202 114)  (1202 114)  routing T_23_7.sp4_h_r_0 <X> T_23_7.sp4_v_t_37
 (5 3)  (1203 115)  (1203 115)  routing T_23_7.sp4_h_r_0 <X> T_23_7.sp4_v_t_37
 (6 8)  (1204 120)  (1204 120)  routing T_23_7.sp4_v_t_38 <X> T_23_7.sp4_v_b_6
 (5 9)  (1203 121)  (1203 121)  routing T_23_7.sp4_v_t_38 <X> T_23_7.sp4_v_b_6
 (13 9)  (1211 121)  (1211 121)  routing T_23_7.sp4_v_t_38 <X> T_23_7.sp4_h_r_8


RAM_Tile_25_7

 (3 0)  (1309 112)  (1309 112)  routing T_25_7.sp12_v_t_23 <X> T_25_7.sp12_v_b_0
 (22 0)  (1328 112)  (1328 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1329 112)  (1329 112)  routing T_25_7.sp4_h_r_3 <X> T_25_7.lc_trk_g0_3
 (24 0)  (1330 112)  (1330 112)  routing T_25_7.sp4_h_r_3 <X> T_25_7.lc_trk_g0_3
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 113)  (1314 113)  routing T_25_7.sp4_v_t_47 <X> T_25_7.sp4_v_b_1
 (10 1)  (1316 113)  (1316 113)  routing T_25_7.sp4_v_t_47 <X> T_25_7.sp4_v_b_1
 (21 1)  (1327 113)  (1327 113)  routing T_25_7.sp4_h_r_3 <X> T_25_7.lc_trk_g0_3
 (22 1)  (1328 113)  (1328 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1332 113)  (1332 113)  routing T_25_7.lc_trk_g1_3 <X> T_25_7.input0_0
 (27 1)  (1333 113)  (1333 113)  routing T_25_7.lc_trk_g1_3 <X> T_25_7.input0_0
 (29 1)  (1335 113)  (1335 113)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (1328 114)  (1328 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (9 3)  (1315 115)  (1315 115)  routing T_25_7.sp4_v_b_5 <X> T_25_7.sp4_v_t_36
 (10 3)  (1316 115)  (1316 115)  routing T_25_7.sp4_v_b_5 <X> T_25_7.sp4_v_t_36
 (21 3)  (1327 115)  (1327 115)  routing T_25_7.sp4_r_v_b_31 <X> T_25_7.lc_trk_g0_7
 (22 3)  (1328 115)  (1328 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 115)  (1331 115)  routing T_25_7.sp4_r_v_b_30 <X> T_25_7.lc_trk_g0_6
 (26 3)  (1332 115)  (1332 115)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.input0_1
 (28 3)  (1334 115)  (1334 115)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.input0_1
 (29 3)  (1335 115)  (1335 115)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (5 4)  (1311 116)  (1311 116)  routing T_25_7.sp4_v_t_38 <X> T_25_7.sp4_h_r_3
 (22 4)  (1328 116)  (1328 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1329 116)  (1329 116)  routing T_25_7.sp12_h_l_16 <X> T_25_7.lc_trk_g1_3
 (21 5)  (1327 117)  (1327 117)  routing T_25_7.sp12_h_l_16 <X> T_25_7.lc_trk_g1_3
 (26 5)  (1332 117)  (1332 117)  routing T_25_7.lc_trk_g0_2 <X> T_25_7.input0_2
 (29 5)  (1335 117)  (1335 117)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (26 6)  (1332 118)  (1332 118)  routing T_25_7.lc_trk_g0_7 <X> T_25_7.input0_3
 (26 7)  (1332 119)  (1332 119)  routing T_25_7.lc_trk_g0_7 <X> T_25_7.input0_3
 (29 7)  (1335 119)  (1335 119)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (14 8)  (1320 120)  (1320 120)  routing T_25_7.sp4_h_r_32 <X> T_25_7.lc_trk_g2_0
 (22 8)  (1328 120)  (1328 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (1333 120)  (1333 120)  routing T_25_7.lc_trk_g3_0 <X> T_25_7.wire_bram/ram/WDATA_11
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g3_0 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (5 9)  (1311 121)  (1311 121)  routing T_25_7.sp4_h_r_6 <X> T_25_7.sp4_v_b_6
 (8 9)  (1314 121)  (1314 121)  routing T_25_7.sp4_v_t_41 <X> T_25_7.sp4_v_b_7
 (10 9)  (1316 121)  (1316 121)  routing T_25_7.sp4_v_t_41 <X> T_25_7.sp4_v_b_7
 (15 9)  (1321 121)  (1321 121)  routing T_25_7.sp4_h_r_32 <X> T_25_7.lc_trk_g2_0
 (16 9)  (1322 121)  (1322 121)  routing T_25_7.sp4_h_r_32 <X> T_25_7.lc_trk_g2_0
 (17 9)  (1323 121)  (1323 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_32 lc_trk_g2_0
 (21 9)  (1327 121)  (1327 121)  routing T_25_7.sp4_r_v_b_35 <X> T_25_7.lc_trk_g2_3
 (28 9)  (1334 121)  (1334 121)  routing T_25_7.lc_trk_g2_0 <X> T_25_7.input0_4
 (29 9)  (1335 121)  (1335 121)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (37 9)  (1343 121)  (1343 121)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (4 10)  (1310 122)  (1310 122)  routing T_25_7.sp4_h_r_6 <X> T_25_7.sp4_v_t_43
 (14 10)  (1320 122)  (1320 122)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g2_4
 (15 10)  (1321 122)  (1321 122)  routing T_25_7.sp4_h_r_37 <X> T_25_7.lc_trk_g2_5
 (16 10)  (1322 122)  (1322 122)  routing T_25_7.sp4_h_r_37 <X> T_25_7.lc_trk_g2_5
 (17 10)  (1323 122)  (1323 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 122)  (1324 122)  routing T_25_7.sp4_h_r_37 <X> T_25_7.lc_trk_g2_5
 (21 10)  (1327 122)  (1327 122)  routing T_25_7.sp4_v_t_26 <X> T_25_7.lc_trk_g2_7
 (22 10)  (1328 122)  (1328 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 122)  (1329 122)  routing T_25_7.sp4_v_t_26 <X> T_25_7.lc_trk_g2_7
 (25 10)  (1331 122)  (1331 122)  routing T_25_7.sp4_h_l_27 <X> T_25_7.lc_trk_g2_6
 (26 10)  (1332 122)  (1332 122)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.input0_5
 (35 10)  (1341 122)  (1341 122)  routing T_25_7.lc_trk_g2_5 <X> T_25_7.input2_5
 (5 11)  (1311 123)  (1311 123)  routing T_25_7.sp4_h_r_6 <X> T_25_7.sp4_v_t_43
 (16 11)  (1322 123)  (1322 123)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g2_4
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (1327 123)  (1327 123)  routing T_25_7.sp4_v_t_26 <X> T_25_7.lc_trk_g2_7
 (22 11)  (1328 123)  (1328 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 123)  (1329 123)  routing T_25_7.sp4_h_l_27 <X> T_25_7.lc_trk_g2_6
 (24 11)  (1330 123)  (1330 123)  routing T_25_7.sp4_h_l_27 <X> T_25_7.lc_trk_g2_6
 (26 11)  (1332 123)  (1332 123)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.input0_5
 (28 11)  (1334 123)  (1334 123)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.input0_5
 (29 11)  (1335 123)  (1335 123)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 123)  (1338 123)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 123)  (1339 123)  routing T_25_7.lc_trk_g2_5 <X> T_25_7.input2_5
 (11 12)  (1317 124)  (1317 124)  routing T_25_7.sp4_v_t_38 <X> T_25_7.sp4_v_b_11
 (13 12)  (1319 124)  (1319 124)  routing T_25_7.sp4_v_t_38 <X> T_25_7.sp4_v_b_11
 (14 12)  (1320 124)  (1320 124)  routing T_25_7.sp4_h_r_40 <X> T_25_7.lc_trk_g3_0
 (25 12)  (1331 124)  (1331 124)  routing T_25_7.sp4_h_r_42 <X> T_25_7.lc_trk_g3_2
 (26 12)  (1332 124)  (1332 124)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_6
 (35 12)  (1341 124)  (1341 124)  routing T_25_7.lc_trk_g0_6 <X> T_25_7.input2_6
 (8 13)  (1314 125)  (1314 125)  routing T_25_7.sp4_v_t_42 <X> T_25_7.sp4_v_b_10
 (10 13)  (1316 125)  (1316 125)  routing T_25_7.sp4_v_t_42 <X> T_25_7.sp4_v_b_10
 (14 13)  (1320 125)  (1320 125)  routing T_25_7.sp4_h_r_40 <X> T_25_7.lc_trk_g3_0
 (15 13)  (1321 125)  (1321 125)  routing T_25_7.sp4_h_r_40 <X> T_25_7.lc_trk_g3_0
 (16 13)  (1322 125)  (1322 125)  routing T_25_7.sp4_h_r_40 <X> T_25_7.lc_trk_g3_0
 (17 13)  (1323 125)  (1323 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1328 125)  (1328 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 125)  (1329 125)  routing T_25_7.sp4_h_r_42 <X> T_25_7.lc_trk_g3_2
 (24 13)  (1330 125)  (1330 125)  routing T_25_7.sp4_h_r_42 <X> T_25_7.lc_trk_g3_2
 (25 13)  (1331 125)  (1331 125)  routing T_25_7.sp4_h_r_42 <X> T_25_7.lc_trk_g3_2
 (26 13)  (1332 125)  (1332 125)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_6
 (28 13)  (1334 125)  (1334 125)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_6
 (29 13)  (1335 125)  (1335 125)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 125)  (1338 125)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 125)  (1341 125)  routing T_25_7.lc_trk_g0_6 <X> T_25_7.input2_6
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (26 15)  (1332 127)  (1332 127)  routing T_25_7.lc_trk_g0_3 <X> T_25_7.input0_7
 (29 15)  (1335 127)  (1335 127)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 127)  (1338 127)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 127)  (1339 127)  routing T_25_7.lc_trk_g3_2 <X> T_25_7.input2_7
 (34 15)  (1340 127)  (1340 127)  routing T_25_7.lc_trk_g3_2 <X> T_25_7.input2_7
 (35 15)  (1341 127)  (1341 127)  routing T_25_7.lc_trk_g3_2 <X> T_25_7.input2_7


LogicTile_26_7

 (5 2)  (1353 114)  (1353 114)  routing T_26_7.sp4_v_t_37 <X> T_26_7.sp4_h_l_37
 (6 3)  (1354 115)  (1354 115)  routing T_26_7.sp4_v_t_37 <X> T_26_7.sp4_h_l_37
 (4 4)  (1352 116)  (1352 116)  routing T_26_7.sp4_h_l_38 <X> T_26_7.sp4_v_b_3
 (5 5)  (1353 117)  (1353 117)  routing T_26_7.sp4_h_l_38 <X> T_26_7.sp4_v_b_3
 (2 6)  (1350 118)  (1350 118)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 6)  (1353 118)  (1353 118)  routing T_26_7.sp4_v_t_38 <X> T_26_7.sp4_h_l_38
 (6 7)  (1354 119)  (1354 119)  routing T_26_7.sp4_v_t_38 <X> T_26_7.sp4_h_l_38
 (4 8)  (1352 120)  (1352 120)  routing T_26_7.sp4_h_l_37 <X> T_26_7.sp4_v_b_6
 (6 8)  (1354 120)  (1354 120)  routing T_26_7.sp4_h_l_37 <X> T_26_7.sp4_v_b_6
 (5 9)  (1353 121)  (1353 121)  routing T_26_7.sp4_h_l_37 <X> T_26_7.sp4_v_b_6
 (8 10)  (1356 122)  (1356 122)  routing T_26_7.sp4_v_t_36 <X> T_26_7.sp4_h_l_42
 (9 10)  (1357 122)  (1357 122)  routing T_26_7.sp4_v_t_36 <X> T_26_7.sp4_h_l_42
 (10 10)  (1358 122)  (1358 122)  routing T_26_7.sp4_v_t_36 <X> T_26_7.sp4_h_l_42


LogicTile_29_7

 (19 7)  (1529 119)  (1529 119)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 102)  (13 102)  routing T_0_6.span12_horz_6 <X> T_0_6.lc_trk_g0_6
 (4 7)  (13 103)  (13 103)  routing T_0_6.span12_horz_6 <X> T_0_6.lc_trk_g0_6
 (5 7)  (12 103)  (12 103)  routing T_0_6.span12_horz_6 <X> T_0_6.lc_trk_g0_6
 (7 7)  (10 103)  (10 103)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6


LogicTile_9_6

 (3 10)  (441 106)  (441 106)  routing T_9_6.sp12_v_t_22 <X> T_9_6.sp12_h_l_22


LogicTile_14_6

 (3 4)  (711 100)  (711 100)  routing T_14_6.sp12_v_t_23 <X> T_14_6.sp12_h_r_0


LogicTile_22_6

 (2 8)  (1146 104)  (1146 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_6

 (5 0)  (1311 96)  (1311 96)  routing T_25_6.sp4_h_l_44 <X> T_25_6.sp4_h_r_0
 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (1321 96)  (1321 96)  routing T_25_6.sp4_h_r_9 <X> T_25_6.lc_trk_g0_1
 (16 0)  (1322 96)  (1322 96)  routing T_25_6.sp4_h_r_9 <X> T_25_6.lc_trk_g0_1
 (17 0)  (1323 96)  (1323 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1324 96)  (1324 96)  routing T_25_6.sp4_h_r_9 <X> T_25_6.lc_trk_g0_1
 (21 0)  (1327 96)  (1327 96)  routing T_25_6.sp4_h_r_11 <X> T_25_6.lc_trk_g0_3
 (22 0)  (1328 96)  (1328 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1329 96)  (1329 96)  routing T_25_6.sp4_h_r_11 <X> T_25_6.lc_trk_g0_3
 (24 0)  (1330 96)  (1330 96)  routing T_25_6.sp4_h_r_11 <X> T_25_6.lc_trk_g0_3
 (26 0)  (1332 96)  (1332 96)  routing T_25_6.lc_trk_g2_6 <X> T_25_6.input0_0
 (4 1)  (1310 97)  (1310 97)  routing T_25_6.sp4_h_l_44 <X> T_25_6.sp4_h_r_0
 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 97)  (1328 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 97)  (1329 97)  routing T_25_6.sp4_v_t_7 <X> T_25_6.lc_trk_g0_2
 (24 1)  (1330 97)  (1330 97)  routing T_25_6.sp4_v_t_7 <X> T_25_6.lc_trk_g0_2
 (26 1)  (1332 97)  (1332 97)  routing T_25_6.lc_trk_g2_6 <X> T_25_6.input0_0
 (28 1)  (1334 97)  (1334 97)  routing T_25_6.lc_trk_g2_6 <X> T_25_6.input0_0
 (29 1)  (1335 97)  (1335 97)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 98)  (1328 98)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (1327 99)  (1327 99)  routing T_25_6.sp4_r_v_b_31 <X> T_25_6.lc_trk_g0_7
 (26 3)  (1332 99)  (1332 99)  routing T_25_6.lc_trk_g0_3 <X> T_25_6.input0_1
 (29 3)  (1335 99)  (1335 99)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (22 4)  (1328 100)  (1328 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 100)  (1329 100)  routing T_25_6.sp4_v_b_19 <X> T_25_6.lc_trk_g1_3
 (24 4)  (1330 100)  (1330 100)  routing T_25_6.sp4_v_b_19 <X> T_25_6.lc_trk_g1_3
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g0_2 <X> T_25_6.wire_bram/ram/WCLKE
 (9 5)  (1315 101)  (1315 101)  routing T_25_6.sp4_v_t_41 <X> T_25_6.sp4_v_b_4
 (22 5)  (1328 101)  (1328 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 101)  (1331 101)  routing T_25_6.sp4_r_v_b_26 <X> T_25_6.lc_trk_g1_2
 (27 5)  (1333 101)  (1333 101)  routing T_25_6.lc_trk_g3_1 <X> T_25_6.input0_2
 (28 5)  (1334 101)  (1334 101)  routing T_25_6.lc_trk_g3_1 <X> T_25_6.input0_2
 (29 5)  (1335 101)  (1335 101)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (22 6)  (1328 102)  (1328 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 102)  (1329 102)  routing T_25_6.sp4_v_t_10 <X> T_25_6.lc_trk_g1_7
 (24 6)  (1330 102)  (1330 102)  routing T_25_6.sp4_v_t_10 <X> T_25_6.lc_trk_g1_7
 (26 6)  (1332 102)  (1332 102)  routing T_25_6.lc_trk_g0_7 <X> T_25_6.input0_3
 (26 7)  (1332 103)  (1332 103)  routing T_25_6.lc_trk_g0_7 <X> T_25_6.input0_3
 (29 7)  (1335 103)  (1335 103)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (16 8)  (1322 104)  (1322 104)  routing T_25_6.sp4_v_b_25 <X> T_25_6.lc_trk_g2_1
 (17 8)  (1323 104)  (1323 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 104)  (1324 104)  routing T_25_6.sp4_v_b_25 <X> T_25_6.lc_trk_g2_1
 (22 8)  (1328 104)  (1328 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (1333 104)  (1333 104)  routing T_25_6.lc_trk_g3_6 <X> T_25_6.wire_bram/ram/WDATA_3
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g3_6 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 104)  (1336 104)  routing T_25_6.lc_trk_g3_6 <X> T_25_6.wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 9)  (1327 105)  (1327 105)  routing T_25_6.sp4_r_v_b_35 <X> T_25_6.lc_trk_g2_3
 (26 9)  (1332 105)  (1332 105)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.input0_4
 (27 9)  (1333 105)  (1333 105)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.input0_4
 (29 9)  (1335 105)  (1335 105)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g3_6 <X> T_25_6.wire_bram/ram/WDATA_3
 (14 10)  (1320 106)  (1320 106)  routing T_25_6.sp4_v_t_25 <X> T_25_6.lc_trk_g2_4
 (14 11)  (1320 107)  (1320 107)  routing T_25_6.sp4_v_t_25 <X> T_25_6.lc_trk_g2_4
 (16 11)  (1322 107)  (1322 107)  routing T_25_6.sp4_v_t_25 <X> T_25_6.lc_trk_g2_4
 (17 11)  (1323 107)  (1323 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (22 11)  (1328 107)  (1328 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1331 107)  (1331 107)  routing T_25_6.sp4_r_v_b_38 <X> T_25_6.lc_trk_g2_6
 (26 11)  (1332 107)  (1332 107)  routing T_25_6.lc_trk_g1_2 <X> T_25_6.input0_5
 (27 11)  (1333 107)  (1333 107)  routing T_25_6.lc_trk_g1_2 <X> T_25_6.input0_5
 (29 11)  (1335 107)  (1335 107)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (1338 107)  (1338 107)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 107)  (1339 107)  routing T_25_6.lc_trk_g2_1 <X> T_25_6.input2_5
 (12 12)  (1318 108)  (1318 108)  routing T_25_6.sp4_v_t_46 <X> T_25_6.sp4_h_r_11
 (13 12)  (1319 108)  (1319 108)  routing T_25_6.sp4_v_t_46 <X> T_25_6.sp4_v_b_11
 (16 12)  (1322 108)  (1322 108)  routing T_25_6.sp12_v_b_9 <X> T_25_6.lc_trk_g3_1
 (17 12)  (1323 108)  (1323 108)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (26 12)  (1332 108)  (1332 108)  routing T_25_6.lc_trk_g1_7 <X> T_25_6.input0_6
 (35 12)  (1341 108)  (1341 108)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input2_6
 (4 13)  (1310 109)  (1310 109)  routing T_25_6.sp4_v_t_41 <X> T_25_6.sp4_h_r_9
 (9 13)  (1315 109)  (1315 109)  routing T_25_6.sp4_v_t_39 <X> T_25_6.sp4_v_b_10
 (10 13)  (1316 109)  (1316 109)  routing T_25_6.sp4_v_t_39 <X> T_25_6.sp4_v_b_10
 (26 13)  (1332 109)  (1332 109)  routing T_25_6.lc_trk_g1_7 <X> T_25_6.input0_6
 (27 13)  (1333 109)  (1333 109)  routing T_25_6.lc_trk_g1_7 <X> T_25_6.input0_6
 (29 13)  (1335 109)  (1335 109)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 109)  (1338 109)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 109)  (1339 109)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input2_6
 (34 13)  (1340 109)  (1340 109)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input2_6
 (35 13)  (1341 109)  (1341 109)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input2_6
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (21 14)  (1327 110)  (1327 110)  routing T_25_6.sp4_v_t_26 <X> T_25_6.lc_trk_g3_7
 (22 14)  (1328 110)  (1328 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 110)  (1329 110)  routing T_25_6.sp4_v_t_26 <X> T_25_6.lc_trk_g3_7
 (25 14)  (1331 110)  (1331 110)  routing T_25_6.sp12_v_b_6 <X> T_25_6.lc_trk_g3_6
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (21 15)  (1327 111)  (1327 111)  routing T_25_6.sp4_v_t_26 <X> T_25_6.lc_trk_g3_7
 (22 15)  (1328 111)  (1328 111)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1330 111)  (1330 111)  routing T_25_6.sp12_v_b_6 <X> T_25_6.lc_trk_g3_6
 (25 15)  (1331 111)  (1331 111)  routing T_25_6.sp12_v_b_6 <X> T_25_6.lc_trk_g3_6
 (29 15)  (1335 111)  (1335 111)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 111)  (1338 111)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 111)  (1339 111)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.input2_7
 (35 15)  (1341 111)  (1341 111)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.input2_7


LogicTile_26_6

 (13 1)  (1361 97)  (1361 97)  routing T_26_6.sp4_v_t_44 <X> T_26_6.sp4_h_r_2
 (3 5)  (1351 101)  (1351 101)  routing T_26_6.sp12_h_l_23 <X> T_26_6.sp12_h_r_0
 (12 12)  (1360 108)  (1360 108)  routing T_26_6.sp4_v_t_46 <X> T_26_6.sp4_h_r_11


LogicTile_29_6

 (6 1)  (1516 97)  (1516 97)  routing T_29_6.sp4_h_l_37 <X> T_29_6.sp4_h_r_0


LogicTile_30_6

 (11 1)  (1575 97)  (1575 97)  routing T_30_6.sp4_h_l_39 <X> T_30_6.sp4_h_r_2
 (8 8)  (1572 104)  (1572 104)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_h_r_7
 (10 8)  (1574 104)  (1574 104)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_h_r_7


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 99)  (1739 99)  routing T_33_6.span4_horz_31 <X> T_33_6.span4_vert_b_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (6 5)  (1732 101)  (1732 101)  routing T_33_6.span12_horz_12 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 103)  (1739 103)  routing T_33_6.span4_horz_37 <X> T_33_6.span4_vert_b_2
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (4 11)  (1730 107)  (1730 107)  routing T_33_6.span4_horz_26 <X> T_33_6.lc_trk_g1_2
 (5 11)  (1731 107)  (1731 107)  routing T_33_6.span4_horz_26 <X> T_33_6.lc_trk_g1_2
 (6 11)  (1732 107)  (1732 107)  routing T_33_6.span4_horz_26 <X> T_33_6.lc_trk_g1_2
 (7 11)  (1733 107)  (1733 107)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_26 lc_trk_g1_2
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 110)  (1734 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


LogicTile_14_5

 (3 4)  (711 84)  (711 84)  routing T_14_5.sp12_v_t_23 <X> T_14_5.sp12_h_r_0


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_20_5

 (3 4)  (1039 84)  (1039 84)  routing T_20_5.sp12_v_t_23 <X> T_20_5.sp12_h_r_0


LogicTile_22_5

 (3 6)  (1147 86)  (1147 86)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (3 7)  (1147 87)  (1147 87)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (2 8)  (1146 88)  (1146 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 8)  (1153 88)  (1153 88)  routing T_22_5.sp4_v_t_42 <X> T_22_5.sp4_h_r_7
 (5 12)  (1149 92)  (1149 92)  routing T_22_5.sp4_v_t_44 <X> T_22_5.sp4_h_r_9


LogicTile_23_5

 (3 4)  (1201 84)  (1201 84)  routing T_23_5.sp12_v_t_23 <X> T_23_5.sp12_h_r_0
 (5 8)  (1203 88)  (1203 88)  routing T_23_5.sp4_v_t_43 <X> T_23_5.sp4_h_r_6
 (9 8)  (1207 88)  (1207 88)  routing T_23_5.sp4_v_t_42 <X> T_23_5.sp4_h_r_7


RAM_Tile_25_5

 (22 0)  (1328 80)  (1328 80)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 80)  (1329 80)  routing T_25_5.sp12_h_r_11 <X> T_25_5.lc_trk_g0_3
 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 81)  (1314 81)  routing T_25_5.sp4_v_t_47 <X> T_25_5.sp4_v_b_1
 (10 1)  (1316 81)  (1316 81)  routing T_25_5.sp4_v_t_47 <X> T_25_5.sp4_v_b_1
 (27 1)  (1333 81)  (1333 81)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.input0_0
 (28 1)  (1334 81)  (1334 81)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.input0_0
 (29 1)  (1335 81)  (1335 81)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 82)  (1320 82)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g0_4
 (22 2)  (1328 82)  (1328 82)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_20 lc_trk_g0_7
 (23 2)  (1329 82)  (1329 82)  routing T_25_5.sp12_h_l_20 <X> T_25_5.lc_trk_g0_7
 (14 3)  (1320 83)  (1320 83)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g0_4
 (15 3)  (1321 83)  (1321 83)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g0_4
 (17 3)  (1323 83)  (1323 83)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (1327 83)  (1327 83)  routing T_25_5.sp12_h_l_20 <X> T_25_5.lc_trk_g0_7
 (26 3)  (1332 83)  (1332 83)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.input0_1
 (27 3)  (1333 83)  (1333 83)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.input0_1
 (28 3)  (1334 83)  (1334 83)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.input0_1
 (29 3)  (1335 83)  (1335 83)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (4 4)  (1310 84)  (1310 84)  routing T_25_5.sp4_h_l_44 <X> T_25_5.sp4_v_b_3
 (6 4)  (1312 84)  (1312 84)  routing T_25_5.sp4_h_l_44 <X> T_25_5.sp4_v_b_3
 (22 4)  (1328 84)  (1328 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1332 84)  (1332 84)  routing T_25_5.lc_trk_g0_4 <X> T_25_5.input0_2
 (5 5)  (1311 85)  (1311 85)  routing T_25_5.sp4_h_l_44 <X> T_25_5.sp4_v_b_3
 (9 5)  (1315 85)  (1315 85)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_v_b_4
 (21 5)  (1327 85)  (1327 85)  routing T_25_5.sp4_r_v_b_27 <X> T_25_5.lc_trk_g1_3
 (29 5)  (1335 85)  (1335 85)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (26 6)  (1332 86)  (1332 86)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_3
 (22 7)  (1328 87)  (1328 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 87)  (1331 87)  routing T_25_5.sp4_r_v_b_30 <X> T_25_5.lc_trk_g1_6
 (27 7)  (1333 87)  (1333 87)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_3
 (28 7)  (1334 87)  (1334 87)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_3
 (29 7)  (1335 87)  (1335 87)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (21 8)  (1327 88)  (1327 88)  routing T_25_5.sp4_v_b_35 <X> T_25_5.lc_trk_g2_3
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 88)  (1329 88)  routing T_25_5.sp4_v_b_35 <X> T_25_5.lc_trk_g2_3
 (26 8)  (1332 88)  (1332 88)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (27 8)  (1333 88)  (1333 88)  routing T_25_5.lc_trk_g3_6 <X> T_25_5.wire_bram/ram/WDATA_11
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g3_6 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 88)  (1336 88)  routing T_25_5.lc_trk_g3_6 <X> T_25_5.wire_bram/ram/WDATA_11
 (39 8)  (1345 88)  (1345 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (21 9)  (1327 89)  (1327 89)  routing T_25_5.sp4_v_b_35 <X> T_25_5.lc_trk_g2_3
 (26 9)  (1332 89)  (1332 89)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (27 9)  (1333 89)  (1333 89)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (28 9)  (1334 89)  (1334 89)  routing T_25_5.lc_trk_g3_7 <X> T_25_5.input0_4
 (29 9)  (1335 89)  (1335 89)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g3_6 <X> T_25_5.wire_bram/ram/WDATA_11
 (14 10)  (1320 90)  (1320 90)  routing T_25_5.sp12_v_b_4 <X> T_25_5.lc_trk_g2_4
 (35 10)  (1341 90)  (1341 90)  routing T_25_5.lc_trk_g1_6 <X> T_25_5.input2_5
 (14 11)  (1320 91)  (1320 91)  routing T_25_5.sp12_v_b_4 <X> T_25_5.lc_trk_g2_4
 (15 11)  (1321 91)  (1321 91)  routing T_25_5.sp12_v_b_4 <X> T_25_5.lc_trk_g2_4
 (17 11)  (1323 91)  (1323 91)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_4 lc_trk_g2_4
 (26 11)  (1332 91)  (1332 91)  routing T_25_5.lc_trk_g0_3 <X> T_25_5.input0_5
 (29 11)  (1335 91)  (1335 91)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (1338 91)  (1338 91)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (1340 91)  (1340 91)  routing T_25_5.lc_trk_g1_6 <X> T_25_5.input2_5
 (35 11)  (1341 91)  (1341 91)  routing T_25_5.lc_trk_g1_6 <X> T_25_5.input2_5
 (16 12)  (1322 92)  (1322 92)  routing T_25_5.sp4_v_b_25 <X> T_25_5.lc_trk_g3_1
 (17 12)  (1323 92)  (1323 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 92)  (1324 92)  routing T_25_5.sp4_v_b_25 <X> T_25_5.lc_trk_g3_1
 (21 12)  (1327 92)  (1327 92)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g3_3
 (22 12)  (1328 92)  (1328 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1329 92)  (1329 92)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g3_3
 (24 12)  (1330 92)  (1330 92)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g3_3
 (25 12)  (1331 92)  (1331 92)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (21 13)  (1327 93)  (1327 93)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g3_3
 (22 13)  (1328 93)  (1328 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 93)  (1329 93)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (24 13)  (1330 93)  (1330 93)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (25 13)  (1331 93)  (1331 93)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (26 13)  (1332 93)  (1332 93)  routing T_25_5.lc_trk_g1_3 <X> T_25_5.input0_6
 (27 13)  (1333 93)  (1333 93)  routing T_25_5.lc_trk_g1_3 <X> T_25_5.input0_6
 (29 13)  (1335 93)  (1335 93)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (1338 93)  (1338 93)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 93)  (1339 93)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.input2_6
 (34 13)  (1340 93)  (1340 93)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.input2_6
 (35 13)  (1341 93)  (1341 93)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.input2_6
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (1320 94)  (1320 94)  routing T_25_5.sp4_h_r_44 <X> T_25_5.lc_trk_g3_4
 (22 14)  (1328 94)  (1328 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1329 94)  (1329 94)  routing T_25_5.sp4_h_r_31 <X> T_25_5.lc_trk_g3_7
 (24 14)  (1330 94)  (1330 94)  routing T_25_5.sp4_h_r_31 <X> T_25_5.lc_trk_g3_7
 (35 14)  (1341 94)  (1341 94)  routing T_25_5.lc_trk_g0_7 <X> T_25_5.input2_7
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.wire_bram/ram/RE
 (14 15)  (1320 95)  (1320 95)  routing T_25_5.sp4_h_r_44 <X> T_25_5.lc_trk_g3_4
 (15 15)  (1321 95)  (1321 95)  routing T_25_5.sp4_h_r_44 <X> T_25_5.lc_trk_g3_4
 (16 15)  (1322 95)  (1322 95)  routing T_25_5.sp4_h_r_44 <X> T_25_5.lc_trk_g3_4
 (17 15)  (1323 95)  (1323 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (1327 95)  (1327 95)  routing T_25_5.sp4_h_r_31 <X> T_25_5.lc_trk_g3_7
 (22 15)  (1328 95)  (1328 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_19 lc_trk_g3_6
 (23 15)  (1329 95)  (1329 95)  routing T_25_5.sp4_h_l_19 <X> T_25_5.lc_trk_g3_6
 (24 15)  (1330 95)  (1330 95)  routing T_25_5.sp4_h_l_19 <X> T_25_5.lc_trk_g3_6
 (25 15)  (1331 95)  (1331 95)  routing T_25_5.sp4_h_l_19 <X> T_25_5.lc_trk_g3_6
 (26 15)  (1332 95)  (1332 95)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.input0_7
 (28 15)  (1334 95)  (1334 95)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.input0_7
 (29 15)  (1335 95)  (1335 95)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 95)  (1338 95)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 95)  (1341 95)  routing T_25_5.lc_trk_g0_7 <X> T_25_5.input2_7


LogicTile_26_5

 (11 4)  (1359 84)  (1359 84)  routing T_26_5.sp4_v_t_39 <X> T_26_5.sp4_v_b_5
 (12 5)  (1360 85)  (1360 85)  routing T_26_5.sp4_v_t_39 <X> T_26_5.sp4_v_b_5
 (4 6)  (1352 86)  (1352 86)  routing T_26_5.sp4_v_b_3 <X> T_26_5.sp4_v_t_38
 (4 8)  (1352 88)  (1352 88)  routing T_26_5.sp4_h_l_43 <X> T_26_5.sp4_v_b_6
 (5 9)  (1353 89)  (1353 89)  routing T_26_5.sp4_h_l_43 <X> T_26_5.sp4_v_b_6
 (5 10)  (1353 90)  (1353 90)  routing T_26_5.sp4_v_t_43 <X> T_26_5.sp4_h_l_43
 (6 11)  (1354 91)  (1354 91)  routing T_26_5.sp4_v_t_43 <X> T_26_5.sp4_h_l_43
 (4 12)  (1352 92)  (1352 92)  routing T_26_5.sp4_h_l_44 <X> T_26_5.sp4_v_b_9
 (5 13)  (1353 93)  (1353 93)  routing T_26_5.sp4_h_l_44 <X> T_26_5.sp4_v_b_9


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (5 4)  (1731 84)  (1731 84)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (8 5)  (1734 85)  (1734 85)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g0_5
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (4 7)  (1730 87)  (1730 87)  routing T_33_5.span4_vert_b_6 <X> T_33_5.lc_trk_g0_6
 (5 7)  (1731 87)  (1731 87)  routing T_33_5.span4_vert_b_6 <X> T_33_5.lc_trk_g0_6
 (7 7)  (1733 87)  (1733 87)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (5 9)  (12 73)  (12 73)  routing T_0_4.span4_horz_16 <X> T_0_4.lc_trk_g1_0
 (6 9)  (11 73)  (11 73)  routing T_0_4.span4_horz_16 <X> T_0_4.lc_trk_g1_0
 (7 9)  (10 73)  (10 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_0 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (12 6)  (138 70)  (138 70)  routing T_3_4.sp4_v_t_40 <X> T_3_4.sp4_h_l_40
 (11 7)  (137 71)  (137 71)  routing T_3_4.sp4_v_t_40 <X> T_3_4.sp4_h_l_40


LogicTile_17_4

 (13 6)  (887 70)  (887 70)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_40


LogicTile_19_4

 (4 1)  (986 65)  (986 65)  routing T_19_4.sp4_v_t_42 <X> T_19_4.sp4_h_r_0
 (3 4)  (985 68)  (985 68)  routing T_19_4.sp12_v_t_23 <X> T_19_4.sp12_h_r_0


LogicTile_23_4

 (6 1)  (1204 65)  (1204 65)  routing T_23_4.sp4_h_l_37 <X> T_23_4.sp4_h_r_0


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (9 0)  (1315 64)  (1315 64)  routing T_25_4.sp4_v_t_36 <X> T_25_4.sp4_h_r_1
 (15 0)  (1321 64)  (1321 64)  routing T_25_4.sp4_h_r_1 <X> T_25_4.lc_trk_g0_1
 (16 0)  (1322 64)  (1322 64)  routing T_25_4.sp4_h_r_1 <X> T_25_4.lc_trk_g0_1
 (17 0)  (1323 64)  (1323 64)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (1332 64)  (1332 64)  routing T_25_4.lc_trk_g2_6 <X> T_25_4.input0_0
 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 65)  (1324 65)  routing T_25_4.sp4_h_r_1 <X> T_25_4.lc_trk_g0_1
 (26 1)  (1332 65)  (1332 65)  routing T_25_4.lc_trk_g2_6 <X> T_25_4.input0_0
 (28 1)  (1334 65)  (1334 65)  routing T_25_4.lc_trk_g2_6 <X> T_25_4.input0_0
 (29 1)  (1335 65)  (1335 65)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 66)  (1320 66)  routing T_25_4.sp4_v_t_1 <X> T_25_4.lc_trk_g0_4
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 67)  (1320 67)  routing T_25_4.sp4_v_t_1 <X> T_25_4.lc_trk_g0_4
 (16 3)  (1322 67)  (1322 67)  routing T_25_4.sp4_v_t_1 <X> T_25_4.lc_trk_g0_4
 (17 3)  (1323 67)  (1323 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (1332 67)  (1332 67)  routing T_25_4.lc_trk_g2_3 <X> T_25_4.input0_1
 (28 3)  (1334 67)  (1334 67)  routing T_25_4.lc_trk_g2_3 <X> T_25_4.input0_1
 (29 3)  (1335 67)  (1335 67)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (0 4)  (1306 68)  (1306 68)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (26 4)  (1332 68)  (1332 68)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_2
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (27 5)  (1333 69)  (1333 69)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_2
 (28 5)  (1334 69)  (1334 69)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.input0_2
 (29 5)  (1335 69)  (1335 69)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (16 7)  (1322 71)  (1322 71)  routing T_25_4.sp12_h_r_12 <X> T_25_4.lc_trk_g1_4
 (17 7)  (1323 71)  (1323 71)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (1332 71)  (1332 71)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input0_3
 (27 7)  (1333 71)  (1333 71)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input0_3
 (28 7)  (1334 71)  (1334 71)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input0_3
 (29 7)  (1335 71)  (1335 71)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (21 8)  (1327 72)  (1327 72)  routing T_25_4.sp4_v_t_22 <X> T_25_4.lc_trk_g2_3
 (22 8)  (1328 72)  (1328 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1329 72)  (1329 72)  routing T_25_4.sp4_v_t_22 <X> T_25_4.lc_trk_g2_3
 (27 8)  (1333 72)  (1333 72)  routing T_25_4.lc_trk_g3_0 <X> T_25_4.wire_bram/ram/WDATA_3
 (28 8)  (1334 72)  (1334 72)  routing T_25_4.lc_trk_g3_0 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 72)  (1345 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 9)  (1320 73)  (1320 73)  routing T_25_4.sp4_h_l_13 <X> T_25_4.lc_trk_g2_0
 (15 9)  (1321 73)  (1321 73)  routing T_25_4.sp4_h_l_13 <X> T_25_4.lc_trk_g2_0
 (16 9)  (1322 73)  (1322 73)  routing T_25_4.sp4_h_l_13 <X> T_25_4.lc_trk_g2_0
 (17 9)  (1323 73)  (1323 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_13 lc_trk_g2_0
 (21 9)  (1327 73)  (1327 73)  routing T_25_4.sp4_v_t_22 <X> T_25_4.lc_trk_g2_3
 (22 9)  (1328 73)  (1328 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 73)  (1329 73)  routing T_25_4.sp4_v_t_31 <X> T_25_4.lc_trk_g2_2
 (24 9)  (1330 73)  (1330 73)  routing T_25_4.sp4_v_t_31 <X> T_25_4.lc_trk_g2_2
 (26 9)  (1332 73)  (1332 73)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input0_4
 (27 9)  (1333 73)  (1333 73)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input0_4
 (28 9)  (1334 73)  (1334 73)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input0_4
 (29 9)  (1335 73)  (1335 73)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (26 10)  (1332 74)  (1332 74)  routing T_25_4.lc_trk_g1_4 <X> T_25_4.input0_5
 (22 11)  (1328 75)  (1328 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (1333 75)  (1333 75)  routing T_25_4.lc_trk_g1_4 <X> T_25_4.input0_5
 (29 11)  (1335 75)  (1335 75)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 75)  (1338 75)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (22 12)  (1328 76)  (1328 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 76)  (1329 76)  routing T_25_4.sp4_v_t_30 <X> T_25_4.lc_trk_g3_3
 (24 12)  (1330 76)  (1330 76)  routing T_25_4.sp4_v_t_30 <X> T_25_4.lc_trk_g3_3
 (25 12)  (1331 76)  (1331 76)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (26 12)  (1332 76)  (1332 76)  routing T_25_4.lc_trk_g3_7 <X> T_25_4.input0_6
 (14 13)  (1320 77)  (1320 77)  routing T_25_4.sp12_v_b_16 <X> T_25_4.lc_trk_g3_0
 (16 13)  (1322 77)  (1322 77)  routing T_25_4.sp12_v_b_16 <X> T_25_4.lc_trk_g3_0
 (17 13)  (1323 77)  (1323 77)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (1328 77)  (1328 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 77)  (1329 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (24 13)  (1330 77)  (1330 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (25 13)  (1331 77)  (1331 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (26 13)  (1332 77)  (1332 77)  routing T_25_4.lc_trk_g3_7 <X> T_25_4.input0_6
 (27 13)  (1333 77)  (1333 77)  routing T_25_4.lc_trk_g3_7 <X> T_25_4.input0_6
 (28 13)  (1334 77)  (1334 77)  routing T_25_4.lc_trk_g3_7 <X> T_25_4.input0_6
 (29 13)  (1335 77)  (1335 77)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 77)  (1338 77)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (1339 77)  (1339 77)  routing T_25_4.lc_trk_g2_0 <X> T_25_4.input2_6
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (14 14)  (1320 78)  (1320 78)  routing T_25_4.sp4_v_b_28 <X> T_25_4.lc_trk_g3_4
 (16 14)  (1322 78)  (1322 78)  routing T_25_4.sp12_v_t_10 <X> T_25_4.lc_trk_g3_5
 (17 14)  (1323 78)  (1323 78)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (1328 78)  (1328 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1329 78)  (1329 78)  routing T_25_4.sp4_v_b_47 <X> T_25_4.lc_trk_g3_7
 (24 14)  (1330 78)  (1330 78)  routing T_25_4.sp4_v_b_47 <X> T_25_4.lc_trk_g3_7
 (25 14)  (1331 78)  (1331 78)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (26 14)  (1332 78)  (1332 78)  routing T_25_4.lc_trk_g3_4 <X> T_25_4.input0_7
 (35 14)  (1341 78)  (1341 78)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input2_7
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g0_4 <X> T_25_4.wire_bram/ram/WE
 (16 15)  (1322 79)  (1322 79)  routing T_25_4.sp4_v_b_28 <X> T_25_4.lc_trk_g3_4
 (17 15)  (1323 79)  (1323 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (22 15)  (1328 79)  (1328 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 79)  (1329 79)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (24 15)  (1330 79)  (1330 79)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (25 15)  (1331 79)  (1331 79)  routing T_25_4.sp4_h_r_46 <X> T_25_4.lc_trk_g3_6
 (27 15)  (1333 79)  (1333 79)  routing T_25_4.lc_trk_g3_4 <X> T_25_4.input0_7
 (28 15)  (1334 79)  (1334 79)  routing T_25_4.lc_trk_g3_4 <X> T_25_4.input0_7
 (29 15)  (1335 79)  (1335 79)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 79)  (1338 79)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (1339 79)  (1339 79)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input2_7
 (34 15)  (1340 79)  (1340 79)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input2_7
 (35 15)  (1341 79)  (1341 79)  routing T_25_4.lc_trk_g3_6 <X> T_25_4.input2_7


LogicTile_26_4

 (8 10)  (1356 74)  (1356 74)  routing T_26_4.sp4_v_t_42 <X> T_26_4.sp4_h_l_42
 (9 10)  (1357 74)  (1357 74)  routing T_26_4.sp4_v_t_42 <X> T_26_4.sp4_h_l_42
 (12 14)  (1360 78)  (1360 78)  routing T_26_4.sp4_v_t_46 <X> T_26_4.sp4_h_l_46
 (11 15)  (1359 79)  (1359 79)  routing T_26_4.sp4_v_t_46 <X> T_26_4.sp4_h_l_46


LogicTile_29_4

 (4 1)  (1514 65)  (1514 65)  routing T_29_4.sp4_v_t_42 <X> T_29_4.sp4_h_r_0


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_horz_37 <X> T_33_4.lc_trk_g0_5
 (6 4)  (1732 68)  (1732 68)  routing T_33_4.span4_horz_37 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_37 lc_trk_g0_5
 (8 4)  (1734 68)  (1734 68)  routing T_33_4.span4_horz_37 <X> T_33_4.lc_trk_g0_5
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


LogicTile_15_3

 (3 4)  (765 52)  (765 52)  routing T_15_3.sp12_v_t_23 <X> T_15_3.sp12_h_r_0


LogicTile_20_3

 (9 3)  (1045 51)  (1045 51)  routing T_20_3.sp4_v_b_1 <X> T_20_3.sp4_v_t_36


LogicTile_22_3

 (3 4)  (1147 52)  (1147 52)  routing T_22_3.sp12_v_t_23 <X> T_22_3.sp12_h_r_0
 (12 4)  (1156 52)  (1156 52)  routing T_22_3.sp4_v_t_40 <X> T_22_3.sp4_h_r_5


LogicTile_23_3

 (5 8)  (1203 56)  (1203 56)  routing T_23_3.sp4_v_t_43 <X> T_23_3.sp4_h_r_6


RAM_Tile_25_3

 (21 0)  (1327 48)  (1327 48)  routing T_25_3.sp4_v_b_11 <X> T_25_3.lc_trk_g0_3
 (22 0)  (1328 48)  (1328 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1329 48)  (1329 48)  routing T_25_3.sp4_v_b_11 <X> T_25_3.lc_trk_g0_3
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 49)  (1327 49)  routing T_25_3.sp4_v_b_11 <X> T_25_3.lc_trk_g0_3
 (27 1)  (1333 49)  (1333 49)  routing T_25_3.lc_trk_g1_1 <X> T_25_3.input0_0
 (29 1)  (1335 49)  (1335 49)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (1327 50)  (1327 50)  routing T_25_3.sp12_h_r_7 <X> T_25_3.lc_trk_g0_7
 (22 2)  (1328 50)  (1328 50)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (1330 50)  (1330 50)  routing T_25_3.sp12_h_r_7 <X> T_25_3.lc_trk_g0_7
 (26 2)  (1332 50)  (1332 50)  routing T_25_3.lc_trk_g1_4 <X> T_25_3.input0_1
 (21 3)  (1327 51)  (1327 51)  routing T_25_3.sp12_h_r_7 <X> T_25_3.lc_trk_g0_7
 (22 3)  (1328 51)  (1328 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 51)  (1331 51)  routing T_25_3.sp4_r_v_b_30 <X> T_25_3.lc_trk_g0_6
 (27 3)  (1333 51)  (1333 51)  routing T_25_3.lc_trk_g1_4 <X> T_25_3.input0_1
 (29 3)  (1335 51)  (1335 51)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (16 4)  (1322 52)  (1322 52)  routing T_25_3.sp4_v_b_9 <X> T_25_3.lc_trk_g1_1
 (17 4)  (1323 52)  (1323 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1324 52)  (1324 52)  routing T_25_3.sp4_v_b_9 <X> T_25_3.lc_trk_g1_1
 (22 4)  (1328 52)  (1328 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1332 52)  (1332 52)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.input0_2
 (18 5)  (1324 53)  (1324 53)  routing T_25_3.sp4_v_b_9 <X> T_25_3.lc_trk_g1_1
 (27 5)  (1333 53)  (1333 53)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.input0_2
 (29 5)  (1335 53)  (1335 53)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (17 6)  (1323 54)  (1323 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (14 7)  (1320 55)  (1320 55)  routing T_25_3.sp12_h_r_20 <X> T_25_3.lc_trk_g1_4
 (16 7)  (1322 55)  (1322 55)  routing T_25_3.sp12_h_r_20 <X> T_25_3.lc_trk_g1_4
 (17 7)  (1323 55)  (1323 55)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (1324 55)  (1324 55)  routing T_25_3.sp4_r_v_b_29 <X> T_25_3.lc_trk_g1_5
 (28 7)  (1334 55)  (1334 55)  routing T_25_3.lc_trk_g2_1 <X> T_25_3.input0_3
 (29 7)  (1335 55)  (1335 55)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (17 8)  (1323 56)  (1323 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1327 56)  (1327 56)  routing T_25_3.sp4_v_b_27 <X> T_25_3.lc_trk_g2_3
 (22 8)  (1328 56)  (1328 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 56)  (1329 56)  routing T_25_3.sp4_v_b_27 <X> T_25_3.lc_trk_g2_3
 (26 8)  (1332 56)  (1332 56)  routing T_25_3.lc_trk_g2_6 <X> T_25_3.input0_4
 (27 8)  (1333 56)  (1333 56)  routing T_25_3.lc_trk_g3_0 <X> T_25_3.wire_bram/ram/WDATA_11
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g3_0 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (18 9)  (1324 57)  (1324 57)  routing T_25_3.sp4_r_v_b_33 <X> T_25_3.lc_trk_g2_1
 (26 9)  (1332 57)  (1332 57)  routing T_25_3.lc_trk_g2_6 <X> T_25_3.input0_4
 (28 9)  (1334 57)  (1334 57)  routing T_25_3.lc_trk_g2_6 <X> T_25_3.input0_4
 (29 9)  (1335 57)  (1335 57)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (38 9)  (1344 57)  (1344 57)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (1320 58)  (1320 58)  routing T_25_3.sp4_v_b_28 <X> T_25_3.lc_trk_g2_4
 (22 10)  (1328 58)  (1328 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 58)  (1329 58)  routing T_25_3.sp4_v_t_34 <X> T_25_3.lc_trk_g2_7
 (24 10)  (1330 58)  (1330 58)  routing T_25_3.sp4_v_t_34 <X> T_25_3.lc_trk_g2_7
 (26 10)  (1332 58)  (1332 58)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.input0_5
 (35 10)  (1341 58)  (1341 58)  routing T_25_3.lc_trk_g0_7 <X> T_25_3.input2_5
 (16 11)  (1322 59)  (1322 59)  routing T_25_3.sp4_v_b_28 <X> T_25_3.lc_trk_g2_4
 (17 11)  (1323 59)  (1323 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (1328 59)  (1328 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_19 lc_trk_g2_6
 (23 11)  (1329 59)  (1329 59)  routing T_25_3.sp4_h_l_19 <X> T_25_3.lc_trk_g2_6
 (24 11)  (1330 59)  (1330 59)  routing T_25_3.sp4_h_l_19 <X> T_25_3.lc_trk_g2_6
 (25 11)  (1331 59)  (1331 59)  routing T_25_3.sp4_h_l_19 <X> T_25_3.lc_trk_g2_6
 (26 11)  (1332 59)  (1332 59)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.input0_5
 (28 11)  (1334 59)  (1334 59)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.input0_5
 (29 11)  (1335 59)  (1335 59)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 59)  (1338 59)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 59)  (1341 59)  routing T_25_3.lc_trk_g0_7 <X> T_25_3.input2_5
 (4 12)  (1310 60)  (1310 60)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_9
 (6 12)  (1312 60)  (1312 60)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_9
 (13 12)  (1319 60)  (1319 60)  routing T_25_3.sp4_v_t_46 <X> T_25_3.sp4_v_b_11
 (14 12)  (1320 60)  (1320 60)  routing T_25_3.sp4_h_r_40 <X> T_25_3.lc_trk_g3_0
 (35 12)  (1341 60)  (1341 60)  routing T_25_3.lc_trk_g0_6 <X> T_25_3.input2_6
 (14 13)  (1320 61)  (1320 61)  routing T_25_3.sp4_h_r_40 <X> T_25_3.lc_trk_g3_0
 (15 13)  (1321 61)  (1321 61)  routing T_25_3.sp4_h_r_40 <X> T_25_3.lc_trk_g3_0
 (16 13)  (1322 61)  (1322 61)  routing T_25_3.sp4_h_r_40 <X> T_25_3.lc_trk_g3_0
 (17 13)  (1323 61)  (1323 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (1332 61)  (1332 61)  routing T_25_3.lc_trk_g1_3 <X> T_25_3.input0_6
 (27 13)  (1333 61)  (1333 61)  routing T_25_3.lc_trk_g1_3 <X> T_25_3.input0_6
 (29 13)  (1335 61)  (1335 61)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (1338 61)  (1338 61)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 61)  (1341 61)  routing T_25_3.lc_trk_g0_6 <X> T_25_3.input2_6
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE
 (26 15)  (1332 63)  (1332 63)  routing T_25_3.lc_trk_g0_3 <X> T_25_3.input0_7
 (29 15)  (1335 63)  (1335 63)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 63)  (1338 63)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 63)  (1339 63)  routing T_25_3.lc_trk_g2_3 <X> T_25_3.input2_7
 (35 15)  (1341 63)  (1341 63)  routing T_25_3.lc_trk_g2_3 <X> T_25_3.input2_7


LogicTile_26_3

 (4 4)  (1352 52)  (1352 52)  routing T_26_3.sp4_v_t_38 <X> T_26_3.sp4_v_b_3


LogicTile_29_3

 (3 7)  (1513 55)  (1513 55)  routing T_29_3.sp12_h_l_23 <X> T_29_3.sp12_v_t_23


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_19_1

 (3 4)  (985 20)  (985 20)  routing T_19_1.sp12_v_t_23 <X> T_19_1.sp12_h_r_0


LogicTile_26_1

 (4 6)  (1352 22)  (1352 22)  routing T_26_1.sp4_h_r_9 <X> T_26_1.sp4_v_t_38
 (6 6)  (1354 22)  (1354 22)  routing T_26_1.sp4_h_r_9 <X> T_26_1.sp4_v_t_38
 (5 7)  (1353 23)  (1353 23)  routing T_26_1.sp4_h_r_9 <X> T_26_1.sp4_v_t_38


LogicTile_27_1

 (2 8)  (1404 24)  (1404 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (0 2)  (897 12)  (897 12)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (897 13)  (897 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_20_0

 (11 1)  (1069 14)  (1069 14)  routing T_20_0.span4_horz_l_12 <X> T_20_0.span4_vert_25

