INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HashMsgIn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port digestDone is not allowed [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port digest is not allowed [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/top.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
