<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/nrf51/include/nrf51_bitfields.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_949c7db25462dc61adf97c39d6b643ee.html">nrf51</a></li><li class="navelem"><a class="el" href="dir_9548ae7fd4b9c8e3ff9f731b9a793166.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">nrf51_bitfields.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="nrf51__bitfields_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* Copyright (c) 2015, Nordic Semiconductor ASA</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *   * Redistributions of source code must retain the above copyright notice, this</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *     list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *   * Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *     this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *     and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *   * Neither the name of Nordic Semiconductor ASA nor the names of its</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *     contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *     this software without specific prior written permission.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef NRF51_BITS_H</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define NRF51_BITS_H</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/*lint ++flb &quot;Enter library region&quot; */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* Peripheral: AAR */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Description: Accelerated Address Resolver. */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Register: AAR_INTENSET */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Bit 2 : Enable interrupt on NOTRESOLVED event. */</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad503688b12da2a9957ae77f0527fe98f">   46</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Pos (2UL) </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d61ed48d7c0988add6022c57a66b3a4">   47</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENSET_NOTRESOLVED_Pos) </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b7d7d96a65bb8149680c06fad20c9dd">   48</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Disabled (0UL) </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad7dae1691f97ecd84971db2a8cdac294">   49</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Enabled (1UL) </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c842072f9cd0083231f1341ce75a229">   50</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Set (1UL) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on RESOLVED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af6ff0e1e00e9936bd2ad0003a116506d">   53</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Pos (1UL) </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af185f3396da9efb61bc288f7d33976fd">   54</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENSET_RESOLVED_Pos) </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a763b99254f7ee4f4c8c8c5027eb93bf4">   55</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Disabled (0UL) </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a111bb10259b271638fa48f932cafc36c">   56</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Enabled (1UL) </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae3160c905faac7473138c5c153cc3b88">   57</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Set (1UL) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable interrupt on END event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47580a549bbe394d36da77063b1f331d">   60</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Pos (0UL) </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1aea8bd0973fe79c9207838593ede897">   61</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Msk (0x1UL &lt;&lt; AAR_INTENSET_END_Pos) </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0acefa1f4a4e5b6e62db190216b02fe">   62</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0cef1bccfbefd3ec9a60927b62d3d2a0">   63</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a68eebe87e558d2fa6127f3494a1c55c7">   64</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* Bit 2 : Disable interrupt on NOTRESOLVED event. */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7714ea2a9b8a9b890a4ed9a6b72e5fa6">   70</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Pos (2UL) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adeaa88a17b1cbf956dfa63b04771bd03">   71</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENCLR_NOTRESOLVED_Pos) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad566ea926d3aa3fcef575875644ac7d0">   72</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Disabled (0UL) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab723ce9cde1e6a9b5af36298e4f8d545">   73</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Enabled (1UL) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43ba4d988b510fb87ee835f3b3635291">   74</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Clear (1UL) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on RESOLVED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a75dd02976bbfabc2c93e36fbf87ae7ae">   77</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Pos (1UL) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae39c210631bd7cc68c2fa0e6e019e13d">   78</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENCLR_RESOLVED_Pos) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29135c31fe379b96ac4dc399ca3fec0c">   79</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Disabled (0UL) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4827ea9846e45fdc309cc67d3d99298b">   80</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Enabled (1UL) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a599836a0ec20bc4c59476280a89c47ca">   81</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Clear (1UL) </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable interrupt on ENDKSGEN event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5fb37b1701e0eea5cb89ec3f136d4477">   84</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Pos (0UL) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adc2f7102135546f329c61a8cf554ef46">   85</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Msk (0x1UL &lt;&lt; AAR_INTENCLR_END_Pos) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a08788e5b75eff0d239a5daa1000bafd1">   86</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a91cbecc226ee1982fa7a9415ac5d9e38">   87</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a06ffcf7ffe6a837d2890065b05490434">   88</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_STATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Description: Resolution status. */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Bits 3..0 : The IRK used last time an address was resolved. */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a977e1ce74589996103d741fd862c7845">   94</a></span>&#160;<span class="preprocessor">#define AAR_STATUS_STATUS_Pos (0UL) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0e1ab9afdadbe9cd8ed81f92bf26da37">   95</a></span>&#160;<span class="preprocessor">#define AAR_STATUS_STATUS_Msk (0xFUL &lt;&lt; AAR_STATUS_STATUS_Pos) </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* Description: Enable AAR. */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* Bits 1..0 : Enable AAR. */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6f6bd5bfe42e2e33da9fe705143fc95">  101</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a897eee963aa59d8c59c69487c6d7efc8">  102</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; AAR_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c97677ea97fcef6b32be6703e572c9b">  103</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Disabled (0x00UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8b3cde71ce057a23a798f74caeadc03e">  104</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Enabled (0x03UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_NIRK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* Description: Number of Identity root Keys in the IRK data structure. */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* Bits 4..0 : Number of Identity root Keys in the IRK data structure. */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a00196097e75d5af4f901b113a42f6816">  110</a></span>&#160;<span class="preprocessor">#define AAR_NIRK_NIRK_Pos (0UL) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6908eda3e6f7ef3b93fb59e143b210c5">  111</a></span>&#160;<span class="preprocessor">#define AAR_NIRK_NIRK_Msk (0x1FUL &lt;&lt; AAR_NIRK_NIRK_Pos) </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AAR_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acbacb4bf69529665690faecc52fee2d2">  117</a></span>&#160;<span class="preprocessor">#define AAR_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e48120f4d028c9008cae463d46325d5">  118</a></span>&#160;<span class="preprocessor">#define AAR_POWER_POWER_Msk (0x1UL &lt;&lt; AAR_POWER_POWER_Pos) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e089230d1ca95d51073fb1cc44d664d">  119</a></span>&#160;<span class="preprocessor">#define AAR_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc798de6a25a817b4d94b6d5eb74f1c5">  120</a></span>&#160;<span class="preprocessor">#define AAR_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: ADC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* Description: Analog to digital converter. */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* Register: ADC_INTENSET */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* Bit 0 : Enable interrupt on END event. */</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88f149d4a39b09ebd248705d7506c02d">  130</a></span>&#160;<span class="preprocessor">#define ADC_INTENSET_END_Pos (0UL) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac33ff5d076253e3b4696ea97de1856b4">  131</a></span>&#160;<span class="preprocessor">#define ADC_INTENSET_END_Msk (0x1UL &lt;&lt; ADC_INTENSET_END_Pos) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afa8fb85f09c22515c2e54ad7b4fe80c6">  132</a></span>&#160;<span class="preprocessor">#define ADC_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac61ad88ddf68cec71b81161bd0f453f6">  133</a></span>&#160;<span class="preprocessor">#define ADC_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29eee7852d2524c80f436c4198a7189d">  134</a></span>&#160;<span class="preprocessor">#define ADC_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ADC_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* Bit 0 : Disable interrupt on END event. */</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac684aee91950da7375a17a47e42f4e75">  140</a></span>&#160;<span class="preprocessor">#define ADC_INTENCLR_END_Pos (0UL) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af8ffc82ecc97594b95f641a0fb06c323">  141</a></span>&#160;<span class="preprocessor">#define ADC_INTENCLR_END_Msk (0x1UL &lt;&lt; ADC_INTENCLR_END_Pos) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a53c8cf98bb1e78f129b918940e22b317">  142</a></span>&#160;<span class="preprocessor">#define ADC_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a65fde20e99e5ce97b49638684e99778d">  143</a></span>&#160;<span class="preprocessor">#define ADC_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4553cbc10b9aaa64b2e0b09a5c4e8bb5">  144</a></span>&#160;<span class="preprocessor">#define ADC_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ADC_BUSY */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Description: ADC busy register. */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* Bit 0 : ADC busy register. */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d0f94634267e4eaa203f8b295f6437a">  150</a></span>&#160;<span class="preprocessor">#define ADC_BUSY_BUSY_Pos (0UL) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46ef49830fad80de5febeacb40983422">  151</a></span>&#160;<span class="preprocessor">#define ADC_BUSY_BUSY_Msk (0x1UL &lt;&lt; ADC_BUSY_BUSY_Pos) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29d5635e5adc2fe6e5d0ecf2085f2ffb">  152</a></span>&#160;<span class="preprocessor">#define ADC_BUSY_BUSY_Ready (0UL) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc14c3db0a15aefb378fef2477626038">  153</a></span>&#160;<span class="preprocessor">#define ADC_BUSY_BUSY_Busy (1UL) </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ADC_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Description: ADC enable. */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* Bits 1..0 : ADC enable. */</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa31eeb04699c4c5ed1433098b36f43d9">  159</a></span>&#160;<span class="preprocessor">#define ADC_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa16f9fc2ba2de0e9677d85ef584e74c7">  160</a></span>&#160;<span class="preprocessor">#define ADC_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; ADC_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b6a795e4f1cc0878c8cd8cf03f8c474">  161</a></span>&#160;<span class="preprocessor">#define ADC_ENABLE_ENABLE_Disabled (0x00UL) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a57259d0f28fee643fd6538c8dbaf2dcd">  162</a></span>&#160;<span class="preprocessor">#define ADC_ENABLE_ENABLE_Enabled (0x01UL) </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ADC_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* Description: ADC configuration register. */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* Bits 17..16 : ADC external reference pin selection. */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b419e86a43fab472cc39f5c152c609d">  168</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_EXTREFSEL_Pos (16UL) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ade30a0d812b8c3e2eeb3bf305fe8abb4">  169</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_EXTREFSEL_Msk (0x3UL &lt;&lt; ADC_CONFIG_EXTREFSEL_Pos) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aabea8294aaef55d24e1b7d16244b909d">  170</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_EXTREFSEL_None (0UL) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab67cbecdde5b8e95284b95d39a68b4d9">  171</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_EXTREFSEL_AnalogReference0 (1UL) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a971c89ea4baf9fcef89a6533bd914587">  172</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_EXTREFSEL_AnalogReference1 (2UL) </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : ADC analog pin selection. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5c96f6789df52bc5e54914de440fd3b3">  175</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_Pos (8UL) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1c48b8fae2c54379fe5c338c6e792504">  176</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_Msk (0xFFUL &lt;&lt; ADC_CONFIG_PSEL_Pos) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66cceb9eac2f62bf681bcc4582ed9f87">  177</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_Disabled (0UL) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5c5c460a46f0034d617399d2e1fb9c2d">  178</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_AnalogInput0 (1UL) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef6bfcb15c6c3450ce93d69d30b7899b">  179</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_AnalogInput1 (2UL) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2356ddcfe538bc6ae838e9fc8e434c39">  180</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_AnalogInput2 (4UL) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e67e8b6b5bb9317128836ec7a12344d">  181</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_AnalogInput3 (8UL) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3affc9b3796dcd79cabb4acd58452f13">  182</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_AnalogInput4 (16UL) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae83d6c3ad34ebe15b069e5f2c9e32c90">  183</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_AnalogInput5 (32UL) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3812a35839ac79aaff849b838f66fdd2">  184</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_AnalogInput6 (64UL) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6745477eb9df2ef7785c22e8916e3e34">  185</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_PSEL_AnalogInput7 (128UL) </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 6..5 : ADC reference selection. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6879ea77559d64905668f41047414a43">  188</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_REFSEL_Pos (5UL) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abbe3aac356d93d77e2f5fa64bd4e9847">  189</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_REFSEL_Msk (0x3UL &lt;&lt; ADC_CONFIG_REFSEL_Pos) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af176279ba19d67f00c214d039b0578dd">  190</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_REFSEL_VBG (0x00UL) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1de1470db0cc3a1aa8b99ef168bff086">  191</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_REFSEL_External (0x01UL) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9d8de48b0f50b13e7fa96106f20acc4">  192</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_REFSEL_SupplyOneHalfPrescaling (0x02UL) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a52cd684219402f3497cc8cc8c65c3c30">  193</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_REFSEL_SupplyOneThirdPrescaling (0x03UL) </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 4..2 : ADC input selection. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a00de975f221723d3825183c9c2657479">  196</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_INPSEL_Pos (2UL) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a21d0d65df55b8f7d8da388476cafbdcf">  197</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_INPSEL_Msk (0x7UL &lt;&lt; ADC_CONFIG_INPSEL_Pos) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebb6d2be2aab0a379769f60f4a914a2d">  198</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_INPSEL_AnalogInputNoPrescaling (0x00UL) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a69418c42f78a143321c3e52ef4a667b5">  199</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_INPSEL_AnalogInputTwoThirdsPrescaling (0x01UL) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad8731b063709950b6be6bbd5f802012b">  200</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_INPSEL_AnalogInputOneThirdPrescaling (0x02UL) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca8cc3758ca1e1f5165a09867c86deb0">  201</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_INPSEL_SupplyTwoThirdsPrescaling (0x05UL) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad53faebd153ef2dd0c96c099ff3b8069">  202</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_INPSEL_SupplyOneThirdPrescaling (0x06UL) </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : ADC resolution. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a75878f16c325fbbcb5a598e6bfc26c30">  205</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_RES_Pos (0UL) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37dddfd22218ad22af910c072c1cec11">  206</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_RES_Msk (0x3UL &lt;&lt; ADC_CONFIG_RES_Pos) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9889df7c6fc0287388af39d415d711f">  207</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_RES_8bit (0x00UL) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3ec92f2c52d2302b5f56e30440d6258d">  208</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_RES_9bit (0x01UL) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5cb3335d0bd18786415eff4ad43a0f5">  209</a></span>&#160;<span class="preprocessor">#define ADC_CONFIG_RES_10bit (0x02UL) </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ADC_RESULT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* Description: Result of ADC conversion. */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* Bits 9..0 : Result of ADC conversion. */</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a32c8bee520d5fa7ad752a631166250f8">  215</a></span>&#160;<span class="preprocessor">#define ADC_RESULT_RESULT_Pos (0UL) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a62f7022b6431b384071429474546da50">  216</a></span>&#160;<span class="preprocessor">#define ADC_RESULT_RESULT_Msk (0x3FFUL &lt;&lt; ADC_RESULT_RESULT_Pos) </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ADC_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa04d2f868965c3969fa20095c4479d30">  222</a></span>&#160;<span class="preprocessor">#define ADC_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a63844f78f863134dc9397c33b55627ef">  223</a></span>&#160;<span class="preprocessor">#define ADC_POWER_POWER_Msk (0x1UL &lt;&lt; ADC_POWER_POWER_Pos) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a30088030745d55a854ed05abb7dc6324">  224</a></span>&#160;<span class="preprocessor">#define ADC_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ba8adb50b6c9cf1ee768d518218774b">  225</a></span>&#160;<span class="preprocessor">#define ADC_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: AMLI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* Description: AHB Multi-Layer Interface. */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* Register: AMLI_RAMPRI_CPU0 */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/* Description: Configurable priority configuration register for CPU0. */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* Bits 31..28 : Configuration field for RAM block 7. */</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a030a66fa3e0c69a3cc580c64843f9285">  235</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM7_Pos (28UL) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae31bca9ec3ab8d318c9d1ba24956118f">  236</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM7_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CPU0_RAM7_Pos) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af17ae91f8516116a7792e5a9d30960af">  237</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM7_Pri0 (0x0UL) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad579a34b24bd56580ee7a8fc6c8026c0">  238</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM7_Pri2 (0x2UL) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aefda2bc953e5c72ba61e4267f9d64cd5">  239</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM7_Pri4 (0x4UL) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a551bcd1c72a46e1d9aed4cc9792059e3">  240</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM7_Pri6 (0x6UL) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a63cb687c42941b3781b362dc028c0253">  241</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM7_Pri8 (0x8UL) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9cac5bba1ec9daa5a841199729125f42">  242</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM7_Pri10 (0xAUL) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e6512e9b2216ba739c2a55553b816dd">  243</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM7_Pri12 (0xCUL) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac81b570c49d863d8acbe56cc4011f75e">  244</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM7_Pri14 (0xEUL) </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 27..24 : Configuration field for RAM block 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af6447c94e3fad628adc184017ccf0cdf">  247</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM6_Pos (24UL) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1497df9c0835b451109a47aff01a251b">  248</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM6_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CPU0_RAM6_Pos) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0f4e9a93ed7bfc400655fc61921a9136">  249</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM6_Pri0 (0x0UL) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a789a285e9bb897f381513e07ae114a54">  250</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM6_Pri2 (0x2UL) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4192f4a843098c39c1949c9a8a588571">  251</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM6_Pri4 (0x4UL) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a998ee9b046854c647da45cdaff5fac04">  252</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM6_Pri6 (0x6UL) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf3734748925cd1b85db7d8912131198">  253</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM6_Pri8 (0x8UL) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae7808771729e15ebd4b30eb11e03a0dd">  254</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM6_Pri10 (0xAUL) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afcf57c301288732d6122dde1807dcd23">  255</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM6_Pri12 (0xCUL) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95ea32c39717df2a45c14d630988f68a">  256</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM6_Pri14 (0xEUL) </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..20 : Configuration field for RAM block 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aae9ab3e0a05580bc1eba3ba1669e811e">  259</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM5_Pos (20UL) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae2ccf0a4da8f685bce5e09183e619115">  260</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM5_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CPU0_RAM5_Pos) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae01a78a697de9d60e03c1545672746c3">  261</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM5_Pri0 (0x0UL) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a52754b47077d5b9788824b5e8b0cdc9a">  262</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM5_Pri2 (0x2UL) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6bef4867e09839b7728df00c9c759782">  263</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM5_Pri4 (0x4UL) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab8c703258236a735be573dba491a1623">  264</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM5_Pri6 (0x6UL) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3d2fcc8f47e9cddddd8c408ad6cdbf52">  265</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM5_Pri8 (0x8UL) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af83cfaa3a33d910f72e90834b9d8c316">  266</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM5_Pri10 (0xAUL) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4e45ffb5f7f1ad318013cfbffc3d791d">  267</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM5_Pri12 (0xCUL) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad763ddf23ab149adb2d57f514c3b5ae4">  268</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM5_Pri14 (0xEUL) </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 19..16 : Configuration field for RAM block 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a07c59781eccf35699af01037318ed5c4">  271</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM4_Pos (16UL) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3fc4df474e1942b68875de45bfb4d960">  272</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM4_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CPU0_RAM4_Pos) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4eef64c07ff232d301aa2383b9c18d21">  273</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM4_Pri0 (0x0UL) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3be6c7d0b2a8090e7b7f17ed110df62e">  274</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM4_Pri2 (0x2UL) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5bc6b071f69cfc2eae15dab67366c957">  275</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM4_Pri4 (0x4UL) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41948c2ff217554879f5039d52983727">  276</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM4_Pri6 (0x6UL) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af6e529d76cf4ce01bd58f65734983157">  277</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM4_Pri8 (0x8UL) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a53b94e97372e37f3ade87ba99d965e49">  278</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM4_Pri10 (0xAUL) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3d2e4084019d296b75be798261d73878">  279</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM4_Pri12 (0xCUL) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a12650686993ab9bbf30e85a4d0483607">  280</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM4_Pri14 (0xEUL) </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..12 : Configuration field for RAM block 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ac24248daf512fcf2029e7bd6589b8f">  283</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM3_Pos (12UL) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf639c1f534aa64514ed3bdefc9a649f">  284</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM3_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CPU0_RAM3_Pos) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2545428af308b36deff6adb37913ad99">  285</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM3_Pri0 (0x0UL) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7c853a3c9c2a50dd3d69334df05da4cb">  286</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM3_Pri2 (0x2UL) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e7765b96ea4d9d234ab467fe0c13a16">  287</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM3_Pri4 (0x4UL) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd04bb0ecc8b23424641a30cc43a5dd6">  288</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM3_Pri6 (0x6UL) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec68d08a8a851ea4b2ed68e91af508ad">  289</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM3_Pri8 (0x8UL) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac889a24d420d0cd5e11e0a338db384df">  290</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM3_Pri10 (0xAUL) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af43b7cd9d974ba2e45bf7b0db9427f6d">  291</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM3_Pri12 (0xCUL) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a75d29caff6690ca8204a7a99bd2479d8">  292</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM3_Pri14 (0xEUL) </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 11..8 : Configuration field for RAM block 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf70bd7cdbcc687f980b3623d7497376">  295</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM2_Pos (8UL) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af0b6b60033a7918b4249fa37048c664f">  296</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM2_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CPU0_RAM2_Pos) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a96740faa944fbc5944c81388a259ede5">  297</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM2_Pri0 (0x0UL) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad55e9ac9921b5088ea1ca70afd298b43">  298</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM2_Pri2 (0x2UL) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afad3cb945fe79eb73d0970bf499faf92">  299</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM2_Pri4 (0x4UL) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa3f013b600d962a9f755fe65c77889e0">  300</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM2_Pri6 (0x6UL) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a891118d394b1227b41c8952d3fff2154">  301</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM2_Pri8 (0x8UL) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebaccf706ec5600f9c0d0607d462f208">  302</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM2_Pri10 (0xAUL) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebfff5e7a7f3161e92d43d7d6f5c897e">  303</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM2_Pri12 (0xCUL) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a549db2ca866781d0d070546cbf636c7b">  304</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM2_Pri14 (0xEUL) </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..4 : Configuration field for RAM block 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae5fd21984037b61ae0a81c8b6912381b">  307</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM1_Pos (4UL) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d7512a6900ff105c45da041cf799a5f">  308</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM1_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CPU0_RAM1_Pos) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeef49e5b789c2db90c5ff3de4a68fec6">  309</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM1_Pri0 (0x0UL) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3919b6fe51217c12d48b57d96f109862">  310</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM1_Pri2 (0x2UL) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a49b348c292cf4a581ec2375173252027">  311</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM1_Pri4 (0x4UL) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa264c0daa46931599c0d9e9ad2b721ef">  312</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM1_Pri6 (0x6UL) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9236a8748f76036ffbb4b64690ebf598">  313</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM1_Pri8 (0x8UL) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a18c1e4d9b942efee2bb828f38d14ca30">  314</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM1_Pri10 (0xAUL) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5318f386b7ade03cdd5a96e37d6000bb">  315</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM1_Pri12 (0xCUL) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1c21d3ce480873e280297a7f5634b78">  316</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM1_Pri14 (0xEUL) </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..0 : Configuration field for RAM block 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa20b68b93c4cde266891e4cab26a3a4">  319</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM0_Pos (0UL) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad6f853db2a2c4e5c715e8cd1ba2d379f">  320</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM0_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CPU0_RAM0_Pos) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a83f6eb14438ad9ab3052582c0436118d">  321</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM0_Pri0 (0x0UL) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afb7e61ec74ab6b856c5cdfeb4b93d33a">  322</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM0_Pri2 (0x2UL) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aae29e025c550082aa9685dbb97fdf338">  323</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM0_Pri4 (0x4UL) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6577e9561473820996a58813eb358950">  324</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM0_Pri6 (0x6UL) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7689c59d8f1a6bf6e400c97ffc239683">  325</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM0_Pri8 (0x8UL) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5b27189f5b61bd50f90b1ea4cdac3868">  326</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM0_Pri10 (0xAUL) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a614d021535e8cf9739fa2d84b196638d">  327</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM0_Pri12 (0xCUL) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa7bf5ef6b9c42c7973f66bbc3a5adfd0">  328</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CPU0_RAM0_Pri14 (0xEUL) </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AMLI_RAMPRI_SPIS1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* Description: Configurable priority configuration register for SPIS1. */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/* Bits 31..28 : Configuration field for RAM block 7. */</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7f8667c5f584af9860d32327d13dae37">  334</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM7_Pos (28UL) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66c044b7e043ece1ccc0001ce862f6b2">  335</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM7_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_SPIS1_RAM7_Pos) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a921063d2134d89872ae8a6f351a8371e">  336</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM7_Pri0 (0x0UL) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af0602a59f79ce9d91b6919f79bf00154">  337</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM7_Pri2 (0x2UL) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aabc5b5736ff6fd55312ecb1c7475f391">  338</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM7_Pri4 (0x4UL) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0e7aad30a249afb43cfaafa22efab23d">  339</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM7_Pri6 (0x6UL) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a09313d92f577870d1e6ed935e9940354">  340</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM7_Pri8 (0x8UL) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac997c5c7c68dc3d96b54553098742d1a">  341</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM7_Pri10 (0xAUL) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48da8529e7b7ce2f7c8e35ef4c39b80c">  342</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM7_Pri12 (0xCUL) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a499fc8155ceb3c5e7bddd1e0f4a22699">  343</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM7_Pri14 (0xEUL) </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 27..24 : Configuration field for RAM block 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a482a933619b3a9b0d377142bd20880">  346</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM6_Pos (24UL) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0ff264c5bbc6b34fada1b7226211a4b9">  347</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM6_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_SPIS1_RAM6_Pos) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9215af67def5d1644def11fcb2e15f2">  348</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM6_Pri0 (0x0UL) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5b047c9f46eefd154b8c81f9099012c5">  349</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM6_Pri2 (0x2UL) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4139b3f4075e9fbb97ad1fda69762ec5">  350</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM6_Pri4 (0x4UL) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a93296e90516fc9a3c610fb74084fdf2e">  351</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM6_Pri6 (0x6UL) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a100559569d5c580b52c29972b34e59e9">  352</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM6_Pri8 (0x8UL) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a546a2a94058226296aef6dbdf8e89aa0">  353</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM6_Pri10 (0xAUL) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8bc30fcac95fdee6a304b22fc1f94d77">  354</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM6_Pri12 (0xCUL) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a45af1bd22ab735b74c02b6756fb4bc73">  355</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM6_Pri14 (0xEUL) </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..20 : Configuration field for RAM block 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6f5c05a8fa8b574626ba17965464a271">  358</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM5_Pos (20UL) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf3842369d7334c215687e775862fa9c">  359</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM5_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_SPIS1_RAM5_Pos) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a664713b4147e3d62d73cf166c34afc63">  360</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM5_Pri0 (0x0UL) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab59d394ca78abdc71580a7fae2a88e7b">  361</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM5_Pri2 (0x2UL) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a54d087ab0cb3b54a6ee34ecfd64344e2">  362</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM5_Pri4 (0x4UL) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42b66af711490529f936853c8070a836">  363</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM5_Pri6 (0x6UL) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0277049ac6322ba68b3d17ad3be15dca">  364</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM5_Pri8 (0x8UL) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae310955ffb4922f01300961b3ad75d7a">  365</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM5_Pri10 (0xAUL) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a12dca5a3c0a36204c5ba0f8b7b1e20be">  366</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM5_Pri12 (0xCUL) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a2332b1b1c5f175f03071ad14ef5d44">  367</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM5_Pri14 (0xEUL) </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 19..16 : Configuration field for RAM block 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a74aa6a80fc2e28b58a8294f62f59d07f">  370</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM4_Pos (16UL) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af6f4ba9c43c285a6af2228c3e421d486">  371</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM4_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_SPIS1_RAM4_Pos) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a12389db1fdc87fa06b1687e54e29bf">  372</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM4_Pri0 (0x0UL) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d481d3cf404af2a2d00de2d412866c4">  373</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM4_Pri2 (0x2UL) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d8bea5f8dbdf6fa302367ed30367c82">  374</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM4_Pri4 (0x4UL) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4146fad0b312a4a0db9cc19261f6a828">  375</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM4_Pri6 (0x6UL) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3ad9f556ad0bc5d42564623a938564b0">  376</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM4_Pri8 (0x8UL) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ef443a96b7d1d7e8e0005227f798671">  377</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM4_Pri10 (0xAUL) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afaf312879e4df8e9e6e16d1b5aaaf2e7">  378</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM4_Pri12 (0xCUL) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aed0461c9974680e3ddabcfa0250b375d">  379</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM4_Pri14 (0xEUL) </span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..12 : Configuration field for RAM block 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89f23b2dfb4b079b4af6aaabad8c7169">  382</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM3_Pos (12UL) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a696c42f03e6128ae7707da9de4cc7ef4">  383</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM3_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_SPIS1_RAM3_Pos) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a10c9c696ef5c2a8ea9c3835f7f0f7649">  384</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM3_Pri0 (0x0UL) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea84fac0b715bb311aae0c7ea9e1696c">  385</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM3_Pri2 (0x2UL) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05e5fdc281b7c8d751f4d8dc7baeabf3">  386</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM3_Pri4 (0x4UL) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5cf60e4d7f5038de9136c1e7591fbac3">  387</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM3_Pri6 (0x6UL) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3bb7476fd295a5893f26eaef051a3617">  388</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM3_Pri8 (0x8UL) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a027fd5e3c539170c9726fde96f7b5352">  389</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM3_Pri10 (0xAUL) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5c21cc8b8449e0b8d4f8273e0372dd76">  390</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM3_Pri12 (0xCUL) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a037eabee8ffe3ee27ce7eafff23177">  391</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM3_Pri14 (0xEUL) </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 11..8 : Configuration field for RAM block 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23caa7360d72f4055c56162c1480ad50">  394</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM2_Pos (8UL) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0fff0a5bff06e62fe14f1e07282ba645">  395</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM2_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_SPIS1_RAM2_Pos) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aab91dcad7ebbe5f915a5ef15ed092ce2">  396</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM2_Pri0 (0x0UL) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b00ba22741488522203543ac3def77d">  397</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM2_Pri2 (0x2UL) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4763700f95b147ee1498f3d158f8b212">  398</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM2_Pri4 (0x4UL) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43170a3875e4cd675f47a60bf5110a64">  399</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM2_Pri6 (0x6UL) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a27e2d720608a77ad5d3ab1e5e4b9fa49">  400</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM2_Pri8 (0x8UL) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad1f836c6c00cb3637a8fb6d48ca6581f">  401</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM2_Pri10 (0xAUL) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5196eed39505a8744ce1bba66eec14d">  402</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM2_Pri12 (0xCUL) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4a4bec36e64e0f361bdd01d1c01fa01a">  403</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM2_Pri14 (0xEUL) </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..4 : Configuration field for RAM block 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adee8786831f4c52d26bfcee8007eb188">  406</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM1_Pos (4UL) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afda17e87c0f4e322b6d63fba9fdc9c67">  407</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM1_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_SPIS1_RAM1_Pos) </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace8863c433a064240e1da6533fd33291">  408</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM1_Pri0 (0x0UL) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac78550fc6ac2b86132c83893b569a5b9">  409</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM1_Pri2 (0x2UL) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd848e6ae61d03c58c46540bb182e9db">  410</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM1_Pri4 (0x4UL) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6da214c01238b14a3c606b227c2e5695">  411</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM1_Pri6 (0x6UL) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab602f4e40e9780c2e4f0bbb14368abef">  412</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM1_Pri8 (0x8UL) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7d7690afebd7e507233aac949ec9736f">  413</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM1_Pri10 (0xAUL) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2fe9b70214982cf05ecd9ffe4e687c7d">  414</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM1_Pri12 (0xCUL) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0317064e9f39cc7909ddb390154bb7f">  415</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM1_Pri14 (0xEUL) </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..0 : Configuration field for RAM block 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a952f5c0bc22a6cd6c3201e71d34972a4">  418</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM0_Pos (0UL) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa62bce6d6f378618277cddcba5afd4d9">  419</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM0_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_SPIS1_RAM0_Pos) </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13385234a3cf3f13554eab3105742e91">  420</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM0_Pri0 (0x0UL) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad95e8df904b6137096d8644d7f8ff7b5">  421</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM0_Pri2 (0x2UL) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a131d67ae577156e12a05927153d7bd59">  422</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM0_Pri4 (0x4UL) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4cc2bf02d15cebedcd6d28300ca90db8">  423</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM0_Pri6 (0x6UL) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7db40d806a57130c4aa5ef0bc32c1b55">  424</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM0_Pri8 (0x8UL) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47925cdc31c4b6c955712bd1cfdada2d">  425</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM0_Pri10 (0xAUL) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ebfa813a87ccfec61c3c8a26e09e4ef">  426</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM0_Pri12 (0xCUL) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a521436506ad8ae6689eb1c7bbc54827d">  427</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_SPIS1_RAM0_Pri14 (0xEUL) </span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AMLI_RAMPRI_RADIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* Description: Configurable priority configuration register for RADIO. */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* Bits 31..28 : Configuration field for RAM block 7. */</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa4cf44f16f9eaa6f6ea11a0d27fc51c4">  433</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM7_Pos (28UL) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c209f7dae3d03234f8ee701f0e68aec">  434</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM7_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_RADIO_RAM7_Pos) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd23de08828413bc1cce3f3e369fc92d">  435</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM7_Pri0 (0x0UL) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a177277f6c50630c36c9509744d0af4fb">  436</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM7_Pri2 (0x2UL) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af31f1d35306174d014082a46cb23050d">  437</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM7_Pri4 (0x4UL) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a956e781af30339bd1bdf9daa3df81fdf">  438</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM7_Pri6 (0x6UL) </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ed7ecbf3143adde177638f9ba682e36">  439</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM7_Pri8 (0x8UL) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea0ae1a740847f35b2821dd1ce9473e8">  440</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM7_Pri10 (0xAUL) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a535fe2c7f83c2c03d756360e31d4bd15">  441</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM7_Pri12 (0xCUL) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1ad1cff2af746701e6910f3ba1c49b4">  442</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM7_Pri14 (0xEUL) </span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 27..24 : Configuration field for RAM block 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa90213f15213a3b6d35668807f966dca">  445</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM6_Pos (24UL) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a50cbf3209a865a1cd0e5abe6bc06f4fc">  446</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM6_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_RADIO_RAM6_Pos) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a970f96414b1a1b677e5d3ee1f80d6f57">  447</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM6_Pri0 (0x0UL) </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afb30e851560a29b8ac90b016766f41b9">  448</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM6_Pri2 (0x2UL) </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48f613621158f74a5824f1dfe0a73a25">  449</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM6_Pri4 (0x4UL) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a67c6cd2a3ac521f25c8f015b37252b9a">  450</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM6_Pri6 (0x6UL) </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a67a0961a439c3768d8189bcb5e45c2cc">  451</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM6_Pri8 (0x8UL) </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab2f0e8874f6495ed9a839f36372b27f5">  452</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM6_Pri10 (0xAUL) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0ed1037806a4a56a9c512e4aab4409a5">  453</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM6_Pri12 (0xCUL) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e6d68f1f7aab4adc7785cc4aacbf08a">  454</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM6_Pri14 (0xEUL) </span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..20 : Configuration field for RAM block 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5709d0b1430b3c530820ac8b9606204a">  457</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM5_Pos (20UL) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf83229a2f98fb91514bf150d47e6fce">  458</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM5_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_RADIO_RAM5_Pos) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9275ae0e445c5fd63c55bc95fea44de0">  459</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM5_Pri0 (0x0UL) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afa97f826d6d243387b9bd257c82e36d8">  460</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM5_Pri2 (0x2UL) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5617554e0801910606c47c0fb55e688b">  461</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM5_Pri4 (0x4UL) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0027b232e676384fa05920d8a084e783">  462</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM5_Pri6 (0x6UL) </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41fc8d8a4842aa32ab5cf5179192b17d">  463</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM5_Pri8 (0x8UL) </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5ad34e945f41ce44056fe6dd6d4400b3">  464</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM5_Pri10 (0xAUL) </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90d89f2c03a0928b1a871d7462540971">  465</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM5_Pri12 (0xCUL) </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae3734902bf4a594fd0fbe3ea89593c44">  466</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM5_Pri14 (0xEUL) </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 19..16 : Configuration field for RAM block 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac7789faf1d83ebf817d981150118cf4e">  469</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM4_Pos (16UL) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a318873ca2c9afa78bbec57b835fe3b13">  470</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM4_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_RADIO_RAM4_Pos) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a067d1228696888896878d81f9bf17cf8">  471</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM4_Pri0 (0x0UL) </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0883813f00533c594354e26dbce8ba6f">  472</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM4_Pri2 (0x2UL) </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae33ef523928fdaa767ef739ee4634179">  473</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM4_Pri4 (0x4UL) </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa48bc8dceac660795674ef55a1113c5e">  474</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM4_Pri6 (0x6UL) </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a33be4dac2098c63bf45df57c664f1283">  475</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM4_Pri8 (0x8UL) </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2eab1af0cc8742030b0df225bf45c942">  476</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM4_Pri10 (0xAUL) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adb24357ac732ddcce777dab10b458bf4">  477</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM4_Pri12 (0xCUL) </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a50f44bab83484f915588226790381b86">  478</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM4_Pri14 (0xEUL) </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..12 : Configuration field for RAM block 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1257507749c741c2447b9523a638bd61">  481</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM3_Pos (12UL) </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf18509c47250f0e57d0146fd5cdb31b">  482</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM3_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_RADIO_RAM3_Pos) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae2c870de54763f9fc5eef36761088d83">  483</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM3_Pri0 (0x0UL) </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad65b4a964135e2ed74b45749a6fff8fe">  484</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM3_Pri2 (0x2UL) </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a956e8b2f255f0591fb7848936106553e">  485</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM3_Pri4 (0x4UL) </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aecbc8e7c5f3563c0d32d39bbae9a13be">  486</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM3_Pri6 (0x6UL) </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad2b6b483d624248fa79f7cc29dfe151c">  487</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM3_Pri8 (0x8UL) </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a12944c1797c33e92c1754fa6b8ef0e6e">  488</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM3_Pri10 (0xAUL) </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a897e8cd65ba20bddf204a036c28a3218">  489</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM3_Pri12 (0xCUL) </span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5f7c5ec3a0b9fbc348fcd18e73944453">  490</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM3_Pri14 (0xEUL) </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 11..8 : Configuration field for RAM block 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a69c19191293068329083383f273c2ef8">  493</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM2_Pos (8UL) </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4fd28e9b2dec7ee1fe29d78b93a2c29e">  494</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM2_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_RADIO_RAM2_Pos) </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a75d6f9552306a6b482887c538621ad">  495</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM2_Pri0 (0x0UL) </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a97fbdfe0703aca215965930d56c12cc8">  496</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM2_Pri2 (0x2UL) </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf4d1e64046abbb91e008c38197ce479">  497</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM2_Pri4 (0x4UL) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9192e8c5a2ee02bf3a08143fc4a7f000">  498</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM2_Pri6 (0x6UL) </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa366016798cca24de50826bec7213012">  499</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM2_Pri8 (0x8UL) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4519cabe05319e6ca364db8610fc3c16">  500</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM2_Pri10 (0xAUL) </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac80493a07982384e59737b0e519f3c24">  501</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM2_Pri12 (0xCUL) </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4fb17b6da17ba1cb6da71a5a0de1ae45">  502</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM2_Pri14 (0xEUL) </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..4 : Configuration field for RAM block 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6ee9ddc69df581128cfa7e0fa297a4e6">  505</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM1_Pos (4UL) </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9f5b7f87a0c29d8aecb20bcce5dfc21">  506</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM1_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_RADIO_RAM1_Pos) </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aafeafb3b7e5257b027b2dd1dbbbc5daf">  507</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM1_Pri0 (0x0UL) </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6de661975253f3d4a050ed14398e181b">  508</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM1_Pri2 (0x2UL) </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad9b6946a88b4c60fac6f2598b38268d">  509</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM1_Pri4 (0x4UL) </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a477f647dec3896c7a13207990f372fdf">  510</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM1_Pri6 (0x6UL) </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa7afe959199a82df265a0de765686ece">  511</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM1_Pri8 (0x8UL) </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a35e90d2402da36a4b62c719e1c136d0e">  512</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM1_Pri10 (0xAUL) </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab0680085dba4f055fa31ae418765a94c">  513</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM1_Pri12 (0xCUL) </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2faadb5814462b3d5e0888007ae1455c">  514</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM1_Pri14 (0xEUL) </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..0 : Configuration field for RAM block 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a19b93c712e9eb4ddc893c64d6f3448f7">  517</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM0_Pos (0UL) </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af9e8bc9c94cd5803b60f4a3435fa3734">  518</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM0_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_RADIO_RAM0_Pos) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9489134f967db90f0704113bbbc3f777">  519</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM0_Pri0 (0x0UL) </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8d658df749ffe299c39e7b793f362395">  520</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM0_Pri2 (0x2UL) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b25e6f39c221557a541d05ae7cf0f87">  521</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM0_Pri4 (0x4UL) </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb1ee5663761b790d0f9939539251d54">  522</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM0_Pri6 (0x6UL) </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7e3062dac0c70aff272e7a8e681c0b83">  523</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM0_Pri8 (0x8UL) </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9952193a33a0e65621c1464c30d9209e">  524</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM0_Pri10 (0xAUL) </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29ba976e415ab09e59956043daff1429">  525</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM0_Pri12 (0xCUL) </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e2e9fd555d4a2dc78b46e18fee98e69">  526</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_RADIO_RAM0_Pri14 (0xEUL) </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AMLI_RAMPRI_ECB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* Description: Configurable priority configuration register for ECB. */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/* Bits 31..28 : Configuration field for RAM block 7. */</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb61a44680c312ad4a796acd7bd43650">  532</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM7_Pos (28UL) </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24d68d245266d9e6508ca09dfa7476c5">  533</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM7_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_ECB_RAM7_Pos) </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a704d9eaabdd55a58b720821bd9bd1fa1">  534</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM7_Pri0 (0x0UL) </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aed009dfb3bd0887eb70b80675febdccc">  535</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM7_Pri2 (0x2UL) </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a54d1fec658bcb47958a309076f12d75f">  536</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM7_Pri4 (0x4UL) </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa79a74c035964cf7b9edb57b9098c577">  537</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM7_Pri6 (0x6UL) </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6ec63a3ab5668fded4e9da9ac9d47c49">  538</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM7_Pri8 (0x8UL) </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3b4b9ccfddb25209c9d71b6977a68222">  539</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM7_Pri10 (0xAUL) </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a49fa927f52a191466ddd0fc325545488">  540</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM7_Pri12 (0xCUL) </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebf886ed65f2aeb131ca30380a2fd679">  541</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM7_Pri14 (0xEUL) </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 27..24 : Configuration field for RAM block 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#affa3207277d581c35d2d7dc2c7faa0cb">  544</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM6_Pos (24UL) </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2af8dc9e127f2aa1012f636634f5491e">  545</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM6_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_ECB_RAM6_Pos) </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a83888c3c47f56893fd37969dfd106627">  546</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM6_Pri0 (0x0UL) </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23daf5d5ebb016c57f6f83e1b3d75eac">  547</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM6_Pri2 (0x2UL) </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5c37e57b2b1b1af14db792b34279d258">  548</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM6_Pri4 (0x4UL) </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a19afff714e8862ac16bf250ef4b60132">  549</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM6_Pri6 (0x6UL) </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aff00fcc0df510db2031c83dd3339196f">  550</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM6_Pri8 (0x8UL) </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66f54642a3e886f8753e8ebd35d2517a">  551</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM6_Pri10 (0xAUL) </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a1402dc679455304078f4353dcfaa4d">  552</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM6_Pri12 (0xCUL) </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ba54ad9ff3c9879053415eacab52694">  553</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM6_Pri14 (0xEUL) </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..20 : Configuration field for RAM block 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abac5ea2e9cb39888bac504350b2bf288">  556</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM5_Pos (20UL) </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0d1a8975dc240b46ae7f70ada7af63a1">  557</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM5_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_ECB_RAM5_Pos) </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad6f1c503cf26a28fb8a36316f3345930">  558</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM5_Pri0 (0x0UL) </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8890355df37471256cf7e43425b17fdc">  559</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM5_Pri2 (0x2UL) </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6edbd79c6480142017194886f51d2748">  560</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM5_Pri4 (0x4UL) </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e1e05f8a976127969d24e8cac45362b">  561</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM5_Pri6 (0x6UL) </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73bbb2171cd66d4671db6508d82a1825">  562</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM5_Pri8 (0x8UL) </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a088c452175d2cfa2cfff63a2ebe65c52">  563</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM5_Pri10 (0xAUL) </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a06e3a0ed8c2253564d762a46c57757d9">  564</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM5_Pri12 (0xCUL) </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acaacfa92e5e51cc191a51180e269bcb4">  565</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM5_Pri14 (0xEUL) </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 19..16 : Configuration field for RAM block 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa15a3b884d670118709f46883b21d669">  568</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM4_Pos (16UL) </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf23ba206d35511d226ed07700b6c9d4">  569</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM4_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_ECB_RAM4_Pos) </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac071b052c85f90465de06c9cf03f4a4d">  570</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM4_Pri0 (0x0UL) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6ba10c7f1d3c103f644f061248e9a69c">  571</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM4_Pri2 (0x2UL) </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b3539d7c63ab26e8a63b8f6a5c36b7b">  572</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM4_Pri4 (0x4UL) </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a4da7e9bf30169ee2d008926a3609be">  573</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM4_Pri6 (0x6UL) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31a87da7f9265bebb0acd9fe924808f8">  574</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM4_Pri8 (0x8UL) </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac8636f8c10d3ac19013470a6c034a2c8">  575</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM4_Pri10 (0xAUL) </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abaeb0036b0ea49ac9056c1e597245159">  576</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM4_Pri12 (0xCUL) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab266ae06c2eae09c0d149b9665aefc8d">  577</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM4_Pri14 (0xEUL) </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..12 : Configuration field for RAM block 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5980f521c7e4a6b3c0377379f7196b7">  580</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM3_Pos (12UL) </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af95da7f1b8e3da4a72e7075d90442125">  581</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM3_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_ECB_RAM3_Pos) </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#affb8bb8d37f05cc274b5edb4ce80da92">  582</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM3_Pri0 (0x0UL) </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37ee3ff413b8dbd192c6e51c9be8b3ce">  583</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM3_Pri2 (0x2UL) </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa3fb75135170528d2ade2e3b68b0c76e">  584</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM3_Pri4 (0x4UL) </span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59fdfb317b9171fdc61003770aebe431">  585</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM3_Pri6 (0x6UL) </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae226e0938ec4bd0b93ca6cae646cd728">  586</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM3_Pri8 (0x8UL) </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a135f72794b6239e7304d9c7cf4bbccbb">  587</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM3_Pri10 (0xAUL) </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a60149ef01ff7cb22205cd53ddfc7b86f">  588</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM3_Pri12 (0xCUL) </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af0c9d230e71527798e2d11c406af3c5e">  589</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM3_Pri14 (0xEUL) </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 11..8 : Configuration field for RAM block 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef746af36874905267e263bdfb97c1db">  592</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM2_Pos (8UL) </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ec59be8767b1ac8291c5eb2c97bf44c">  593</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM2_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_ECB_RAM2_Pos) </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab0216616f4b1a6978cf0e5968ab9be1b">  594</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM2_Pri0 (0x0UL) </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af186345ecffcc0f03d60f2ea236317b6">  595</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM2_Pri2 (0x2UL) </span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a57380c006717971cd150fae581163377">  596</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM2_Pri4 (0x4UL) </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a484f10c8242b6cceec27502746175acf">  597</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM2_Pri6 (0x6UL) </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaee2cf27cac3998ded0146b71bbd6f5a">  598</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM2_Pri8 (0x8UL) </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26173869fc91c214a9d1a881f22990d6">  599</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM2_Pri10 (0xAUL) </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac6d27b131364a1795d41deaafce94526">  600</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM2_Pri12 (0xCUL) </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5420b2991d76175c681beeb11dbd363">  601</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM2_Pri14 (0xEUL) </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..4 : Configuration field for RAM block 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac0fa76023d72ba6ee526a35bb75f9fb0">  604</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM1_Pos (4UL) </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9558e32ca7176b0c8a05c5d5d8557180">  605</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM1_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_ECB_RAM1_Pos) </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a83c91729a25a53050bb6a8e857510976">  606</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM1_Pri0 (0x0UL) </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88f703324210d5bbbeeb0aa0521e84f9">  607</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM1_Pri2 (0x2UL) </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ed2007fda8a68cce5f0cd0c27bafd61">  608</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM1_Pri4 (0x4UL) </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa97512a1512252baf5404026d932f2b1">  609</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM1_Pri6 (0x6UL) </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa71cecad99856f29d8766b9982d58bda">  610</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM1_Pri8 (0x8UL) </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8c344b38e77a37036556a5a525d1574b">  611</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM1_Pri10 (0xAUL) </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a06c2112c7f437a17b570def80f26c830">  612</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM1_Pri12 (0xCUL) </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af3abb8abfba7de9826f7f9f4f142c6eb">  613</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM1_Pri14 (0xEUL) </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..0 : Configuration field for RAM block 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b3022339266f8ee698162740811ba73">  616</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM0_Pos (0UL) </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8cbaeae9e7774f5c566d5cf926ad843d">  617</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM0_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_ECB_RAM0_Pos) </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a96dd2481901b293379c03088bfa6b14b">  618</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM0_Pri0 (0x0UL) </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6f560c28b33b2560b0044690561ed47f">  619</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM0_Pri2 (0x2UL) </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a707591c2a150f0d9c0d72fa69a6eb352">  620</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM0_Pri4 (0x4UL) </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afff268146243db47e532797c308316bc">  621</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM0_Pri6 (0x6UL) </span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9cbbb626f009d772a51efbdeac900013">  622</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM0_Pri8 (0x8UL) </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a354d40eebb3d78576997c55266752695">  623</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM0_Pri10 (0xAUL) </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afc40987cc70e0c9bb3f7c1e7e01734a6">  624</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM0_Pri12 (0xCUL) </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac7f8589a4f25751fa1a724ad1dc2dabb">  625</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_ECB_RAM0_Pri14 (0xEUL) </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AMLI_RAMPRI_CCM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/* Description: Configurable priority configuration register for CCM. */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">/* Bits 31..28 : Configuration field for RAM block 7. */</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa4f8bf6ed049b4bfe5534ce82c56fe74">  631</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM7_Pos (28UL) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9e9b5613744ed2d9f171a0bc28356a7">  632</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM7_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CCM_RAM7_Pos) </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5564b0d5595b91b50bcffbd4c8d1aaae">  633</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM7_Pri0 (0x0UL) </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a344ffaeafde3cafdb411d9f6a9a79f89">  634</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM7_Pri2 (0x2UL) </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3b5e78204c750066c1cf44e500615814">  635</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM7_Pri4 (0x4UL) </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a45b3ef0189408b3def6767b8aaaf7d74">  636</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM7_Pri6 (0x6UL) </span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9dafa5192f142bd11014a0bed681fce2">  637</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM7_Pri8 (0x8UL) </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad7630284d260f0b9dd26f532921ba243">  638</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM7_Pri10 (0xAUL) </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a04ab0621daa94ddd585355e570f5e247">  639</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM7_Pri12 (0xCUL) </span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3dfd46f019610d9d24ea26859b0c3c94">  640</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM7_Pri14 (0xEUL) </span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 27..24 : Configuration field for RAM block 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac5fd1accdf64029c165da1fb28d493c7">  643</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM6_Pos (24UL) </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7080216897e4dd083cd0ce1532a373ef">  644</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM6_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CCM_RAM6_Pos) </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a93e647bcde2d67dbe8aab237df370af3">  645</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM6_Pri0 (0x0UL) </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3bf09d3a5d78d31c4363500817ab06cf">  646</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM6_Pri2 (0x2UL) </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88557355dc516d732f049af2006462e9">  647</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM6_Pri4 (0x4UL) </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ed59db57a474f68aeb0857e43d8077f">  648</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM6_Pri6 (0x6UL) </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3fd0bdb6ee262f79b8a12e941b6d974e">  649</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM6_Pri8 (0x8UL) </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ac4ac06fb7caf9c58157f41dfcf7c8e">  650</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM6_Pri10 (0xAUL) </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab4c4a4fde5db88fccc520448a2c7ae75">  651</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM6_Pri12 (0xCUL) </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5e6777439b21808887e7003c0a95d52">  652</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM6_Pri14 (0xEUL) </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..20 : Configuration field for RAM block 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c10ac030681d88428a2bdf73398a99f">  655</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM5_Pos (20UL) </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6e7e06e2dc65baf4d6241b2323f617c">  656</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM5_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CCM_RAM5_Pos) </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a951cc1c5c419d9c196da198e2ea9c4c7">  657</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM5_Pri0 (0x0UL) </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a58ff07a0fec5502c5e8286a4f9d24351">  658</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM5_Pri2 (0x2UL) </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa85523182fc939fde744dbc78817cff6">  659</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM5_Pri4 (0x4UL) </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a18b315661cae2286338ca0cfeeac38ef">  660</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM5_Pri6 (0x6UL) </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b7b7daa4fe0aedcaa34847c614f68b5">  661</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM5_Pri8 (0x8UL) </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af25a49b430136bfa349f570fe36380f5">  662</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM5_Pri10 (0xAUL) </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3e1db0efbc7d940b8e83208b1c9a77c">  663</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM5_Pri12 (0xCUL) </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a62cb943ef205ab22987399e32131a545">  664</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM5_Pri14 (0xEUL) </span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 19..16 : Configuration field for RAM block 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5db47311f39b35016df162b23d473623">  667</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM4_Pos (16UL) </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ade01bee3037eefff452cd6ee94697733">  668</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM4_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CCM_RAM4_Pos) </span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d432818a3cdc475b81a84e1da82ba8b">  669</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM4_Pri0 (0x0UL) </span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a75c17006177e6202aa0c39cf67b5ce75">  670</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM4_Pri2 (0x2UL) </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b9f84494ab823a074bc520b38cd2abe">  671</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM4_Pri4 (0x4UL) </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f718cf03ccbed675c0fdf0b3fbda740">  672</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM4_Pri6 (0x6UL) </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab2f3c39791a2fb2e809232985fba6383">  673</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM4_Pri8 (0x8UL) </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a47b33b4c67e7728b6656af5d41b06c">  674</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM4_Pri10 (0xAUL) </span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a223609eeae02c531cee9e0c78f18b82f">  675</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM4_Pri12 (0xCUL) </span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46e7d8b74d5cc26a5d3ad49697b76dac">  676</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM4_Pri14 (0xEUL) </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..12 : Configuration field for RAM block 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c0a791421597a8a2ddb19e7789693e2">  679</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM3_Pos (12UL) </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab174ade2f4f3ecc2518efc34f21c0047">  680</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM3_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CCM_RAM3_Pos) </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab16bcc7b6dab326c182f52fa2b408fc9">  681</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM3_Pri0 (0x0UL) </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af88de8e5e7845119e004967c40c8940e">  682</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM3_Pri2 (0x2UL) </span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abff87eb843acf5422e2f7b5e84305851">  683</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM3_Pri4 (0x4UL) </span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7acf4d31460a82076d78a64f1cfcd6e7">  684</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM3_Pri6 (0x6UL) </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a839a8f18ccb8d924c014985bfe2b54f2">  685</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM3_Pri8 (0x8UL) </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a743281e8cdf213c85d00a80109f7b964">  686</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM3_Pri10 (0xAUL) </span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4136f0c95d4eae83e54a305f92b73987">  687</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM3_Pri12 (0xCUL) </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8effc65e411464b72d71939a83dd2ee5">  688</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM3_Pri14 (0xEUL) </span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 11..8 : Configuration field for RAM block 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6ae70c716ffda3ffcca11a6da898b80">  691</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM2_Pos (8UL) </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a543a17fdbff5b23869869b4c078aa5e9">  692</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM2_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CCM_RAM2_Pos) </span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a502e5e62f5b3f76c64b133e4f5e34011">  693</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM2_Pri0 (0x0UL) </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acddd71b03cc02c2889d07627b9fd6a86">  694</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM2_Pri2 (0x2UL) </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ade5c08c849157c63a2a8f3c9527980fd">  695</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM2_Pri4 (0x4UL) </span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a222fec51ecfe587d667b14ab83724473">  696</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM2_Pri6 (0x6UL) </span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab0c05e23567ca4408de0deb0b5e1db18">  697</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM2_Pri8 (0x8UL) </span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77ecf9b31b73bc4fbe2bdb7a6adde2dd">  698</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM2_Pri10 (0xAUL) </span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a53b7ca9490c710b9dd94ee6fe2b4dda4">  699</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM2_Pri12 (0xCUL) </span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad9b847041b901e597c193cbe92dfed30">  700</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM2_Pri14 (0xEUL) </span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..4 : Configuration field for RAM block 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa46d181e5cc9177f8fda7c4d20c7bfa4">  703</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM1_Pos (4UL) </span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9b6116a6210988b28c1fd6cb7ae6d3c">  704</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM1_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CCM_RAM1_Pos) </span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c86560bef918dbebb294ac39ec016c5">  705</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM1_Pri0 (0x0UL) </span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b46b581dce1c5d6526256a10e64ac14">  706</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM1_Pri2 (0x2UL) </span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3dcda13d834295453f7efce26ca0f63e">  707</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM1_Pri4 (0x4UL) </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59b44705d8ba6dbdd4813fb94a5416e5">  708</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM1_Pri6 (0x6UL) </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6f791b16e8ac78e063b90901192b6809">  709</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM1_Pri8 (0x8UL) </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7dc22b68eb18bf6b704be8844ce989bf">  710</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM1_Pri10 (0xAUL) </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa869d54649e070cbfb2886d8f82aa544">  711</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM1_Pri12 (0xCUL) </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72dc9f63e1f980b29a9cd5355281b2e2">  712</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM1_Pri14 (0xEUL) </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..0 : Configuration field for RAM block 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace5cfcb5195225550fcdb37005626ef6">  715</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM0_Pos (0UL) </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab0e0ca6c159cf150e97f57a63677c4d3">  716</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM0_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_CCM_RAM0_Pos) </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9cb35495fda4ec581f85776bad86b8b">  717</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM0_Pri0 (0x0UL) </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a99459fab68deeb856791b27dbad05092">  718</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM0_Pri2 (0x2UL) </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa16e890970ef0765e393d78158af22cd">  719</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM0_Pri4 (0x4UL) </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a92ca6e0532e659a813e6fba0ba2c0ef1">  720</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM0_Pri6 (0x6UL) </span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad51948201e5794ae8e3006f3d236b39c">  721</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM0_Pri8 (0x8UL) </span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab12508938773c4190cf9c72bf2467078">  722</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM0_Pri10 (0xAUL) </span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3944e8ca4d11864f5a9ee113c3a2739a">  723</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM0_Pri12 (0xCUL) </span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79040b11f61e0ae18a618552f7b977a6">  724</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_CCM_RAM0_Pri14 (0xEUL) </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: AMLI_RAMPRI_AAR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/* Description: Configurable priority configuration register for AAR. */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* Bits 31..28 : Configuration field for RAM block 7. */</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a452e5d6e396c9a838dcd61634753490c">  730</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM7_Pos (28UL) </span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad363772ae035f8a51cb1499199002bc4">  731</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM7_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_AAR_RAM7_Pos) </span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a49771a08bb65815dbc7e65345ccfa13b">  732</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM7_Pri0 (0x0UL) </span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7d094fdec2d94d8e815ec8025acc5e0d">  733</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM7_Pri2 (0x2UL) </span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa2dcc9aab5454d4114bc98dfbcdeca65">  734</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM7_Pri4 (0x4UL) </span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aee826f8ac07d03a4544925328c1d618c">  735</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM7_Pri6 (0x6UL) </span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaff1d03855885188e95178faa10e600e">  736</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM7_Pri8 (0x8UL) </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a60e30cf3cccb6c8bdd9f98580ba56235">  737</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM7_Pri10 (0xAUL) </span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0d9cbb5d8ff94d247930af8c35434bee">  738</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM7_Pri12 (0xCUL) </span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0628f3cdb5f163a6b7b56f948580e7c2">  739</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM7_Pri14 (0xEUL) </span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 27..24 : Configuration field for RAM block 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a16c8b519977f22a9884284cf2da35bd3">  742</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM6_Pos (24UL) </span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e75174dafab946544b9905e7e094d7e">  743</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM6_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_AAR_RAM6_Pos) </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac22340b8936c04bde831a5da38bb0c3a">  744</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM6_Pri0 (0x0UL) </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf072dad3281fb221a80d777171fd4c4">  745</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM6_Pri2 (0x2UL) </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae5f651959760e8878e3db547f63c2eb6">  746</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM6_Pri4 (0x4UL) </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeab9b46bec0ed10d379396756f7f06d2">  747</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM6_Pri6 (0x6UL) </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf7a85cd118a56517807ec19d5037f49">  748</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM6_Pri8 (0x8UL) </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8dada3b7f621fe23979610651a3911bf">  749</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM6_Pri10 (0xAUL) </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a30ff06d5ef6aa77b504e6517514eaf6f">  750</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM6_Pri12 (0xCUL) </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8464b8aa97a6c4d45c7aebd89583d1ed">  751</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM6_Pri14 (0xEUL) </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..20 : Configuration field for RAM block 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a673bdb4497d596f797ebaab9e5a396d1">  754</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM5_Pos (20UL) </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca98da09be4a0e8d11648d4b4ea74bd0">  755</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM5_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_AAR_RAM5_Pos) </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8c51b44ce38e40bc818ddb7574edd291">  756</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM5_Pri0 (0x0UL) </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a356f4cf20e670b680e0d5328a6062545">  757</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM5_Pri2 (0x2UL) </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#addfc8ae04b70b120bec77c10ff405c7b">  758</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM5_Pri4 (0x4UL) </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ada566fe205612188f2f23e6f1899c294">  759</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM5_Pri6 (0x6UL) </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab88838f3de1a31481705b9998a9d51db">  760</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM5_Pri8 (0x8UL) </span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2cad0f690178c4af8ba3abb304cdb67a">  761</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM5_Pri10 (0xAUL) </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6fab8bfb89a0718abcd27d877f84d9e1">  762</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM5_Pri12 (0xCUL) </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aac906155e1b46e568842bd3156b3484c">  763</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM5_Pri14 (0xEUL) </span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 19..16 : Configuration field for RAM block 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42c41cc32d0e3d28688c02915325d595">  766</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM4_Pos (16UL) </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a829b77be2847a88d7cf131d033291eae">  767</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM4_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_AAR_RAM4_Pos) </span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9225bade2fde14fdab9191d978832873">  768</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM4_Pri0 (0x0UL) </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8a854814728d613437262ea55b662e92">  769</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM4_Pri2 (0x2UL) </span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a10722f9ebd9a54ae547b43c284520489">  770</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM4_Pri4 (0x4UL) </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a321fbad86871ee70a5d7c603b18c93c8">  771</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM4_Pri6 (0x6UL) </span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a057492332e5a43f29120d8839f118d02">  772</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM4_Pri8 (0x8UL) </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc80264497f975d94e95deff4f5175a2">  773</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM4_Pri10 (0xAUL) </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae46d643f60c90bf09434bf60cbe1b83a">  774</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM4_Pri12 (0xCUL) </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af2462284568d5e4de8d0076e123252d7">  775</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM4_Pri14 (0xEUL) </span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..12 : Configuration field for RAM block 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a28f8ca21b2bb85edcd506b0edecd8288">  778</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM3_Pos (12UL) </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8677e31cb79af6ce08f703b31c271889">  779</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM3_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_AAR_RAM3_Pos) </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab7f7b3a9979a3d68d80041794ccc6d51">  780</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM3_Pri0 (0x0UL) </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a66e9eec0f2b054406e3d0591094c64">  781</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM3_Pri2 (0x2UL) </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e43e4a928eaa7bef0b2f83689171e64">  782</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM3_Pri4 (0x4UL) </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1db43af6a1ff8b7141b924fc68da3e6">  783</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM3_Pri6 (0x6UL) </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a642da2691f53986e08d343a8fbb488dd">  784</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM3_Pri8 (0x8UL) </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4e2c17d860456b5aed02b2c546573894">  785</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM3_Pri10 (0xAUL) </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a50de7b782f2d772c71c0017472b67ed9">  786</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM3_Pri12 (0xCUL) </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0dd0c1c067b14231a40bb973d629d662">  787</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM3_Pri14 (0xEUL) </span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 11..8 : Configuration field for RAM block 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a71c289bab7435fbdb611807fb52447d0">  790</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM2_Pos (8UL) </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae14d1859c6d3e3749e58b5d57e8113e4">  791</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM2_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_AAR_RAM2_Pos) </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adb11bf9126f233504ca3b00c9744004d">  792</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM2_Pri0 (0x0UL) </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66fc281ca02f4bfd9be4c21c351dd18d">  793</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM2_Pri2 (0x2UL) </span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a94016598f77029f55e8e611f18b2d638">  794</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM2_Pri4 (0x4UL) </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73f9bac944e875e842fdae17f12f77cb">  795</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM2_Pri6 (0x6UL) </span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9e679c637c455d47c78af2db0f60c233">  796</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM2_Pri8 (0x8UL) </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3965db849b84c2be4a12e49f1f77edd2">  797</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM2_Pri10 (0xAUL) </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1974a605198ceb8c12643566517f9467">  798</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM2_Pri12 (0xCUL) </span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac3b6b42ad3e7a8d3dc9577d11510db30">  799</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM2_Pri14 (0xEUL) </span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..4 : Configuration field for RAM block 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a85c1dec1aef00910783b1104cefe21">  802</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM1_Pos (4UL) </span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acf32f8764c6923648beb2a55578e3e18">  803</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM1_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_AAR_RAM1_Pos) </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa8a5f083a092f51df5fc30285df9c3c3">  804</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM1_Pri0 (0x0UL) </span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79dd7cbfa5d1484e62a7769b217cf64f">  805</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM1_Pri2 (0x2UL) </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa37db6a0e1a2f91c87737136dc4660e3">  806</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM1_Pri4 (0x4UL) </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9323184d9803b70ac095e6dafedef3e">  807</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM1_Pri6 (0x6UL) </span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afa242fa7f39aed6d3c4ee2b60f5b53e4">  808</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM1_Pri8 (0x8UL) </span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2468fb750eb6914899986c5b432e32be">  809</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM1_Pri10 (0xAUL) </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af6bbe5eca37fb0424d19102f60aade99">  810</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM1_Pri12 (0xCUL) </span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24b992e22f5b6bcc685f385fe8b41fa3">  811</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM1_Pri14 (0xEUL) </span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..0 : Configuration field for RAM block 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8885cebd0d1786b1454e357769192a7e">  814</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM0_Pos (0UL) </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac238e87272a87f03d0bb1c8b51939ebc">  815</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM0_Msk (0xFUL &lt;&lt; AMLI_RAMPRI_AAR_RAM0_Pos) </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b1a516fe9037e152f13199a5722482b">  816</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM0_Pri0 (0x0UL) </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a97dcf6919164debd417f31e72ce9b983">  817</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM0_Pri2 (0x2UL) </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a17b1cb88f06c2f4744c06226bc9f595a">  818</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM0_Pri4 (0x4UL) </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95482c8ee289f490a0cda056cc51e2e5">  819</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM0_Pri6 (0x6UL) </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a748ea9f73ccef81ff1e1089086911c6c">  820</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM0_Pri8 (0x8UL) </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a62d521b56413ea969e606ba93ef51f42">  821</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM0_Pri10 (0xAUL) </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a063f58cd4b10f8d31c529000c513c67d">  822</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM0_Pri12 (0xCUL) </span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aed23b9c9ef6e75310c8cc3e6af8d6098">  823</a></span>&#160;<span class="preprocessor">#define AMLI_RAMPRI_AAR_RAM0_Pri14 (0xEUL) </span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: CCM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/* Description: AES CCM Mode Encryption. */</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">/* Register: CCM_SHORTS */</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">/* Description: Shortcuts for the CCM. */</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/* Bit 0 : Shortcut between ENDKSGEN event and CRYPT task. */</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa4bd2372edcd5a35916324586722007e">  833</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL) </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8349eb2ea46e4030a1cec7b77b5606a8">  834</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL &lt;&lt; CCM_SHORTS_ENDKSGEN_CRYPT_Pos) </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b57bdd16d93358ef5921973a8624c7d">  835</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL) </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b776a8a73a5a54afc35104b1e9be0df">  836</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL) </span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">/* Bit 2 : Enable interrupt on ERROR event. */</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad98ba581b849a8cd4b84223184bda24f">  842</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Pos (2UL) </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af0914c24448373fd82d827edf0f2f880">  843</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Msk (0x1UL &lt;&lt; CCM_INTENSET_ERROR_Pos) </span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76c09e8f413124501220bb5b477b9a7e">  844</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebafdb27efa69210090208f9858610fa">  845</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ade3862ac51227a7101e495d89a35517b">  846</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Set (1UL) </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on ENDCRYPT event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac4273106f5893d2ce55f6a1d69697c40">  849</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Pos (1UL) </span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa6d2f4c951f361227a49398a6ddf12d0">  850</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Msk (0x1UL &lt;&lt; CCM_INTENSET_ENDCRYPT_Pos) </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca61f2f8478bc2922168ff4723dd810e">  851</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Disabled (0UL) </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8e6caf7c2e6145e139c64aec6740d5e9">  852</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Enabled (1UL) </span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad71f56224293bdcc37565b192e7b607d">  853</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Set (1UL) </span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable interrupt on ENDKSGEN event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8e32a7740f5d39b39d3419bda8cacce8">  856</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Pos (0UL) </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec98dc1d65d77b49401d607b8e723376">  857</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Msk (0x1UL &lt;&lt; CCM_INTENSET_ENDKSGEN_Pos) </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6fa8def87c1e44794669065f1d0bdfdf">  858</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Disabled (0UL) </span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3d24d3b168822f149b4d82a82335df79">  859</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Enabled (1UL) </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af50bd5cf40a5d19081acafb759a8a9d8">  860</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Set (1UL) </span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/* Bit 2 : Disable interrupt on ERROR event. */</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a44f3febb00073be4bcf0073bde2afc34">  866</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Pos (2UL) </span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a58955535664bc59a73f5d9e4bdf371f8">  867</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; CCM_INTENCLR_ERROR_Pos) </span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aabe652c6a5d1614b13c80a7e4855f744">  868</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f36d88adacc86c214b816516ca1d565">  869</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4bfdff75f17aa0a99d64b73052f17f76">  870</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Clear (1UL) </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on ENDCRYPT event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a247bc8e70c6c0323ea71236f6779892e">  873</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Pos (1UL) </span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3e4049af1fbe3ab47a524714bc7d824">  874</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Msk (0x1UL &lt;&lt; CCM_INTENCLR_ENDCRYPT_Pos) </span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a033144ef1db9e73e19c7ad725f37c201">  875</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Disabled (0UL) </span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88da571e22c47761ac445481309e7680">  876</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Enabled (1UL) </span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad6fce54ddb7f8864faa28590826f1490">  877</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Clear (1UL) </span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable interrupt on ENDKSGEN event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac0f7e62d87c6a4e0c4fb5b232d0eefc3">  880</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Pos (0UL) </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a876467122399199899b65de56bfc37">  881</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Msk (0x1UL &lt;&lt; CCM_INTENCLR_ENDKSGEN_Pos) </span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a707944057eee40037c5c8e3195d9d9aa">  882</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Disabled (0UL) </span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a035bf1e4d0a66708c7c33ea1dcf1e4c4">  883</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Enabled (1UL) </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7823f2877c811bba6c95f34afd4062fe">  884</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Clear (1UL) </span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_MICSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/* Description: CCM RX MIC check result. */</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/* Bit 0 : Result of the MIC check performed during the previous CCM RX STARTCRYPT */</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec9e2f7062f577d94b37a90c271e945e">  890</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_Pos (0UL) </span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d5e187922be89bfa8c71d065dc1227f">  891</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_Msk (0x1UL &lt;&lt; CCM_MICSTATUS_MICSTATUS_Pos) </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad683176daa9d4a005b61ba027c17ed27">  892</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_CheckFailed (0UL) </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad221cdd5b07bc4efd826a37ce13d7642">  893</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL) </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">/* Description: CCM enable. */</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">/* Bits 1..0 : CCM enable. */</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af2f76d8a8ab929d1369fe39a8842a625">  899</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf47b77ce723ba1b1a88049f2c254ae4">  900</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; CCM_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af08149f4e813673eba1df970647d1ddc">  901</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Disabled (0x00UL) </span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a83b8dd07d035cb4174e1a17cc6147192">  902</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Enabled (0x02UL) </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">/* Description: Operation mode. */</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/* Bit 0 : CCM mode operation. */</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e8bdd2988c60fc9a87fd4d5616a308d">  908</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Pos (0UL) </span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acae346ec649185a8261a74489ee3d1e5">  909</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Msk (0x1UL &lt;&lt; CCM_MODE_MODE_Pos) </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa711f62207c0966f0d86e61cc1be0287">  910</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Encryption (0UL) </span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3adc85085900eef81da1018da2d9ea22">  911</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Decryption (1UL) </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CCM_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeee3cfc83ed7c77432b0e7bc7c72f5b1">  917</a></span>&#160;<span class="preprocessor">#define CCM_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa873d76add314d0187f193ace2aad57c">  918</a></span>&#160;<span class="preprocessor">#define CCM_POWER_POWER_Msk (0x1UL &lt;&lt; CCM_POWER_POWER_Pos) </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a712584c1fca105784683ab2c33158304">  919</a></span>&#160;<span class="preprocessor">#define CCM_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae36eb1c355836efdb503e76b3e91a346">  920</a></span>&#160;<span class="preprocessor">#define CCM_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: CLOCK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/* Description: Clock control. */</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/* Register: CLOCK_INTENSET */</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/* Bit 4 : Enable interrupt on CTTO event. */</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2656706169e9ff17ef79ffb61eb14381">  930</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Pos (4UL) </span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1256e8ed739811d076ae256706dfc996">  931</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_CTTO_Pos) </span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a99cfd50b7dd5dbd7d5d9b8534700e59f">  932</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Disabled (0UL) </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a36df28c8ca2c07d90e7f6c35304c08f7">  933</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Enabled (1UL) </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1cf61ba144ece8f30adf443d476fe960">  934</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Set (1UL) </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable interrupt on DONE event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aae5489bee8d17ae1d13e3fd602494e2f">  937</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Pos (3UL) </span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afca2ccdc621c034e879110610034ba32">  938</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_DONE_Pos) </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afdbc97dadc9a764282533d0f26b0ff5e">  939</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Disabled (0UL) </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9980d8797395639f0f3c0e8627c625a3">  940</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Enabled (1UL) </span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9b1f732c1ed83d1847bf0dae66e9582b">  941</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Set (1UL) </span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on LFCLKSTARTED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae79c9d2291270757c07a5fc708bd74b9">  944</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL) </span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d84f401002c9370ff916f65472d7978">  945</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_LFCLKSTARTED_Pos) </span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a462b3ec49e8a66e9dd3c1d78c97a69a6">  946</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab695f63555689544c49d2fafec6e4f3d">  947</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a305af779d6b041348b13e817bb929a6b">  948</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Set (1UL) </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable interrupt on HFCLKSTARTED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5d78998b1de021c23d23f0ff767d1ab">  951</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Pos (0UL) </span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a09404a87c1f5b5c4aacdcd8b1f8f7ba8">  952</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_HFCLKSTARTED_Pos) </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42e31a73a65bd838e5534b5877d264c1">  953</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af234560d793c74ae9b25f1a26c3c4205">  954</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac26bdc5e6e342a103ceb0ba1662a6bba">  955</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Set (1UL) </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">/* Bit 4 : Disable interrupt on CTTO event. */</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaaeab91f173105e469c0e63a3d3bd723">  961</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Pos (4UL) </span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af7c48ef588773a49a5efecd2508c21e1">  962</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_CTTO_Pos) </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad6f8e740e9dc6b7ad5787873f99b3d0">  963</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Disabled (0UL) </span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25eff1162be20bc847e22e50351edf6c">  964</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Enabled (1UL) </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a58b5458f645edb71c2b3a8c28dbe3e10">  965</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Clear (1UL) </span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Disable interrupt on DONE event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5afad55901ba33b4e0d1f1e2df40ea23">  968</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Pos (3UL) </span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0d72b65e20a3aef85a1af4cbf3266fcb">  969</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_DONE_Pos) </span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0aa52dc6923bbdab26e216b520f45adf">  970</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Disabled (0UL) </span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace3a96b95521b40510c542efab2e5a35">  971</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Enabled (1UL) </span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af568631564517dc704b41304669b68f4">  972</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Clear (1UL) </span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on LFCLKSTARTED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aecf3cd7c63f89153779805fc89b96993">  975</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL) </span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a99cc5ea22e9847cf2410c7abdefed65c">  976</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_LFCLKSTARTED_Pos) </span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5917406f57f9aab549b5ec5dba9961f">  977</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1c1a12aa8c75a2f8600a7e5081b768d">  978</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6c9366add9ac59effd5131b35803b66">  979</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL) </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable interrupt on HFCLKSTARTED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4e48b0dc367a438a3a134ca957557573">  982</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL) </span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a963b913fb7430c696e41385f4c6a899d">  983</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_HFCLKSTARTED_Pos) </span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a914ecc6b42f1559f39362cc73f199e26">  984</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL) </span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a14d41580e4bd96bf4cdd22377e9245f1">  985</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL) </span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8be99ab25f103b5699c0e43752307599">  986</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL) </span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_HFCLKRUN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/* Description: Task HFCLKSTART trigger status. */</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">/* Bit 0 : Task HFCLKSTART trigger status. */</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ae23d5001e0d4ac0f134a0fde6ce9fb">  992</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_Pos (0UL) </span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af9f0f4bdbebea797459eac3fd5966b69">  993</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_Msk (0x1UL &lt;&lt; CLOCK_HFCLKRUN_STATUS_Pos) </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a540f732c510699f6d87ce51a6d7c1269">  994</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL) </span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6f927c92f25d23cf07c328c885cc13bf">  995</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_Triggered (1UL) </span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_HFCLKSTAT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">/* Description: High frequency clock status. */</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">/* Bit 16 : State for the HFCLK. */</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8f1514f270b8178be08aa104d57e0ea6"> 1001</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_Pos (16UL) </span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a801b976dc1a96cf4dd45dc8f738b67b5"> 1002</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_Msk (0x1UL &lt;&lt; CLOCK_HFCLKSTAT_STATE_Pos) </span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a39d3d85e4212ce4a8193a962a115b13e"> 1003</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_NotRunning (0UL) </span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad6d806a9cf6500a7c2a7a0c4a3fc9e3b"> 1004</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_Running (1UL) </span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Active clock source for the HF clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2979bde429eba949a45dbbf98c8914d3"> 1007</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_Pos (0UL) </span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6385ac69a89a70f4da8f809f464ae2a6"> 1008</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_Msk (0x1UL &lt;&lt; CLOCK_HFCLKSTAT_SRC_Pos) </span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa1c210be11999e80be0a7d5ac72cd5ea"> 1009</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_RC (0UL) </span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a426bfe13bc822054f063f889c8a216a0"> 1010</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_Xtal (1UL) </span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_LFCLKRUN */</span><span class="preprocessor"></span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">/* Description: Task LFCLKSTART triggered status. */</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/* Bit 0 : Task LFCLKSTART triggered status. */</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a14527764c8239fdb9893985fa1817e7b"> 1016</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_Pos (0UL) </span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31dcc923bfba8e318d9600b4398beb7c"> 1017</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_Msk (0x1UL &lt;&lt; CLOCK_LFCLKRUN_STATUS_Pos) </span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1c3ca66b90e27cacdce17183f884f524"> 1018</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL) </span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adb8be8c26c6f4017569c7e6debab6359"> 1019</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_Triggered (1UL) </span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_LFCLKSTAT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">/* Description: Low frequency clock status. */</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">/* Bit 16 : State for the LF clock. */</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae0ffb4bea2baf403aa6659c8e6640753"> 1025</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_Pos (16UL) </span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afc3bc4ed11e2eb9e1d5c6b82ff978602"> 1026</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_Msk (0x1UL &lt;&lt; CLOCK_LFCLKSTAT_STATE_Pos) </span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aafff1b96ce3a388ebaf4c6df7cb077d3"> 1027</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_NotRunning (0UL) </span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace0d9986b0cf0bf83e90c78ef1c7e19c"> 1028</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_Running (1UL) </span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : Active clock source for the LF clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a19451c8fcaf84fbe51e28952724de147"> 1031</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Pos (0UL) </span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa94e3bfa818cf03785eaa5a295acec9b"> 1032</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Msk (0x3UL &lt;&lt; CLOCK_LFCLKSTAT_SRC_Pos) </span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72962d6e2f7d4e1e6997d5e339541138"> 1033</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_RC (0UL) </span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abfcd56119a1f08c012fb23dee6b12da7"> 1034</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Xtal (1UL) </span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a36ee3bbb655cd689055b7ae43ed3c9"> 1035</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Synth (2UL) </span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_LFCLKSRCCOPY */</span><span class="preprocessor"></span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">/* Description: Clock source for the LFCLK clock, set when task LKCLKSTART is triggered. */</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/* Bits 1..0 : Clock source for the LFCLK clock, set when task LKCLKSTART is triggered. */</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8720d35865413d187e69530024909c72"> 1041</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL) </span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad8b59f890e8ec57fa54a78473908fb69"> 1042</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL &lt;&lt; CLOCK_LFCLKSRCCOPY_SRC_Pos) </span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a883702d75210acfb6985bc4a87266c18"> 1043</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_RC (0UL) </span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0752ad5f6c89a3fbfd1b73c1b850fc62"> 1044</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL) </span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e77b2f3938f7b15843760255b2879ba"> 1045</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL) </span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_LFCLKSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">/* Description: Clock source for the LFCLK clock. */</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">/* Bits 1..0 : Clock source. */</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a33446ab10f5bad2ae4709f28177eb379"> 1051</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Pos (0UL) </span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae1ddabc0cba5c241b5ca8c4df29b2089"> 1052</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Msk (0x3UL &lt;&lt; CLOCK_LFCLKSRC_SRC_Pos) </span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a34a24c7562c1bcb43d82a90c63820220"> 1053</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_RC (0UL) </span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b9cf4ec1a2049614c3658480ba943b6"> 1054</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Xtal (1UL) </span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef1bae13af731817d05a289f7fc32488"> 1055</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Synth (2UL) </span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_CTIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">/* Description: Calibration timer interval. */</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">/* Bits 6..0 : Calibration timer interval in 0.25s resolution. */</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa6d28a1df082537191088892ef7ba6b0"> 1061</a></span>&#160;<span class="preprocessor">#define CLOCK_CTIV_CTIV_Pos (0UL) </span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a34b7f85409e02b0a905eca4545027bac"> 1062</a></span>&#160;<span class="preprocessor">#define CLOCK_CTIV_CTIV_Msk (0x7FUL &lt;&lt; CLOCK_CTIV_CTIV_Pos) </span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: CLOCK_XTALFREQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">/* Description: Crystal frequency. */</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/* Bits 7..0 : External Xtal frequency selection. */</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e665cd9c316eb265cc7f66d16e2e93e"> 1068</a></span>&#160;<span class="preprocessor">#define CLOCK_XTALFREQ_XTALFREQ_Pos (0UL) </span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea023c2d870081edcca30e35c20e880e"> 1069</a></span>&#160;<span class="preprocessor">#define CLOCK_XTALFREQ_XTALFREQ_Msk (0xFFUL &lt;&lt; CLOCK_XTALFREQ_XTALFREQ_Pos) </span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7e3038cf94743e1933d68a8b0d11a67b"> 1070</a></span>&#160;<span class="preprocessor">#define CLOCK_XTALFREQ_XTALFREQ_32MHz (0x00UL) </span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaadcabfa42545946e42c3a1c43803449"> 1071</a></span>&#160;<span class="preprocessor">#define CLOCK_XTALFREQ_XTALFREQ_16MHz (0xFFUL) </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: ECB */</span><span class="preprocessor"></span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">/* Description: AES ECB Mode Encryption. */</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">/* Register: ECB_INTENSET */</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">/* Bit 1 : Enable interrupt on ERRORECB event. */</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3faa65da31ef89363ca7143dbf4a8a92"> 1081</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Pos (1UL) </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a28fa7751e0000b344b021fe710772094"> 1082</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Msk (0x1UL &lt;&lt; ECB_INTENSET_ERRORECB_Pos) </span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab63994c41e6cfa49c6db386e9c7d2377"> 1083</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Disabled (0UL) </span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9719ad05db72fcb3e0835c57c515cb42"> 1084</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Enabled (1UL) </span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2609ecadc1c45f7266cc9f89f6db4b66"> 1085</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Set (1UL) </span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable interrupt on ENDECB event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aee1ac28e02f4ce6893b4de261bc3610e"> 1088</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Pos (0UL) </span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5109ded925968339675910e7b936fe1f"> 1089</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Msk (0x1UL &lt;&lt; ECB_INTENSET_ENDECB_Pos) </span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a57524d608786646b2905880640aa952a"> 1090</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Disabled (0UL) </span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adbb13ae4ba63af56c4d62975217ea847"> 1091</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Enabled (1UL) </span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad8606824167cbd55b419b0453985197a"> 1092</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Set (1UL) </span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ECB_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">/* Bit 1 : Disable interrupt on ERRORECB event. */</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af859bd2b370a6f6db76ca5286d0381cd"> 1098</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Pos (1UL) </span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7f6f7c5c06d126d68fec3cd2a08fab2b"> 1099</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Msk (0x1UL &lt;&lt; ECB_INTENCLR_ERRORECB_Pos) </span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd4351bb0ff554616322847a8459d492"> 1100</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Disabled (0UL) </span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae4159066ba57eb88fcfcdff4a38353e5"> 1101</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Enabled (1UL) </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af76dd643fa3bd9b90ab1ef2ceef04a0c"> 1102</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Clear (1UL) </span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable interrupt on ENDECB event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a19ab6b29fc98dd1745daffb8610275c0"> 1105</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Pos (0UL) </span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a61aee7c19eeaea30ac2659e3620faf4d"> 1106</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Msk (0x1UL &lt;&lt; ECB_INTENCLR_ENDECB_Pos) </span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a68b99414029eb7d33fc82ab4ae23137d"> 1107</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Disabled (0UL) </span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a11bdc66bef55e99c6e4b35a0b2f910f9"> 1108</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Enabled (1UL) </span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abc8fb87a3398463626e8b695c928c296"> 1109</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Clear (1UL) </span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: ECB_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a67f777e06efbb0db4230012e3e3f326e"> 1115</a></span>&#160;<span class="preprocessor">#define ECB_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a11b40705e4a2b6811cdc2f94cfa362f9"> 1116</a></span>&#160;<span class="preprocessor">#define ECB_POWER_POWER_Msk (0x1UL &lt;&lt; ECB_POWER_POWER_Pos) </span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1bfdd2c25899ad7bb171dbfb21bf1ed"> 1117</a></span>&#160;<span class="preprocessor">#define ECB_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad6e56c91bfe467f46650856d85c6ae6b"> 1118</a></span>&#160;<span class="preprocessor">#define ECB_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: FICR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/* Description: Factory Information Configuration. */</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">/* Register: FICR_PPFC */</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/* Description: Pre-programmed factory code present. */</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">/* Bits 7..0 : Pre-programmed factory code present. */</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d5cfbd857294c56b8235bfdc51492ae"> 1128</a></span>&#160;<span class="preprocessor">#define FICR_PPFC_PPFC_Pos (0UL) </span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c25de6ab783f1a5448779a7ed209417"> 1129</a></span>&#160;<span class="preprocessor">#define FICR_PPFC_PPFC_Msk (0xFFUL &lt;&lt; FICR_PPFC_PPFC_Pos) </span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a349763fb7c8e838b3e52a72c3f11c784"> 1130</a></span>&#160;<span class="preprocessor">#define FICR_PPFC_PPFC_Present (0x00UL) </span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7f14b43e18cdb6e2fd8374b563e0a06c"> 1131</a></span>&#160;<span class="preprocessor">#define FICR_PPFC_PPFC_NotPresent (0xFFUL) </span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_CONFIGID */</span><span class="preprocessor"></span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">/* Description: Configuration identifier. */</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">/* Bits 31..16 : Firmware Identification Number pre-loaded into the flash. */</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa895d146310702589a28acac73c99f3"> 1137</a></span>&#160;<span class="preprocessor">#define FICR_CONFIGID_FWID_Pos (16UL) </span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ce92cb210941aebd7fb0e6a56e482e6"> 1138</a></span>&#160;<span class="preprocessor">#define FICR_CONFIGID_FWID_Msk (0xFFFFUL &lt;&lt; FICR_CONFIGID_FWID_Pos) </span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..0 : Hardware Identification Number. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a67ce17ac337c1bb36647d725c91c0f4b"> 1141</a></span>&#160;<span class="preprocessor">#define FICR_CONFIGID_HWID_Pos (0UL) </span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1658b6f6939d449258d6dce3f8cfdea3"> 1142</a></span>&#160;<span class="preprocessor">#define FICR_CONFIGID_HWID_Msk (0xFFFFUL &lt;&lt; FICR_CONFIGID_HWID_Pos) </span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_DEVICEADDRTYPE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">/* Description: Device address type. */</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/* Bit 0 : Device address type. */</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76f273d30d205fc279630784780d6527"> 1148</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL) </span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a418412fc0084062a1ac064d924fc5a1f"> 1149</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL &lt;&lt; FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos) </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90e54a06d0d83cb17ee364aa50d603ba"> 1150</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL) </span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a598efb81a6c6a9147d90a09e519ac061"> 1151</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL) </span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: FICR_OVERRIDEEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">/* Description: Radio calibration override enable. */</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/* Bit 3 : Override default values for BLE_1Mbit mode. */</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5a8c7d38e28e592919897edf584313b"> 1157</a></span>&#160;<span class="preprocessor">#define FICR_OVERRIDEEN_BLE_1MBIT_Pos (3UL) </span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e2eb798258de81d98dcb4fc37dd3cc1"> 1158</a></span>&#160;<span class="preprocessor">#define FICR_OVERRIDEEN_BLE_1MBIT_Msk (0x1UL &lt;&lt; FICR_OVERRIDEEN_BLE_1MBIT_Pos) </span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afed388b37e5c9c4cb38361f6cb7b029c"> 1159</a></span>&#160;<span class="preprocessor">#define FICR_OVERRIDEEN_BLE_1MBIT_Override (0UL) </span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a49a9b969f2e074f6c2d37245e32726e0"> 1160</a></span>&#160;<span class="preprocessor">#define FICR_OVERRIDEEN_BLE_1MBIT_NotOverride (1UL) </span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Override default values for NRF_1Mbit mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e270681d86b257f36467adc3beecc40"> 1163</a></span>&#160;<span class="preprocessor">#define FICR_OVERRIDEEN_NRF_1MBIT_Pos (0UL) </span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3440496a37e1ac41205f8761615477e6"> 1164</a></span>&#160;<span class="preprocessor">#define FICR_OVERRIDEEN_NRF_1MBIT_Msk (0x1UL &lt;&lt; FICR_OVERRIDEEN_NRF_1MBIT_Pos) </span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a315596bc1e3baf2981672c58b7816648"> 1165</a></span>&#160;<span class="preprocessor">#define FICR_OVERRIDEEN_NRF_1MBIT_Override (0UL) </span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a52d8c0e5dcadde3fee92b646195515f8"> 1166</a></span>&#160;<span class="preprocessor">#define FICR_OVERRIDEEN_NRF_1MBIT_NotOverride (1UL) </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: GPIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">/* Description: General purpose input and output. */</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">/* Register: GPIO_OUT */</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">/* Description: Write GPIO port. */</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/* Bit 31 : Pin 31. */</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0dbd0f593905842efa12715a83577b3f"> 1176</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_Pos (31UL) </span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b2adf7f808cc499a366fa69bc6b3a6b"> 1177</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN31_Pos) </span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a39e19a000f4d30695c2d429178a50c3f"> 1178</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_Low (0UL) </span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a372d44a6853a6dc0397df54e51b6bfca"> 1179</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_High (1UL) </span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Pin 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7dd8c97bc9c2c244d8fa090ba21b3804"> 1182</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_Pos (30UL) </span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a91efb227627a833bc4ab75b3a748c0dc"> 1183</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN30_Pos) </span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adcd092862657af33c8d9a8f904fd86a1"> 1184</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_Low (0UL) </span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ef37194ccd3eddad3db1528b592a649"> 1185</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_High (1UL) </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Pin 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae1ca266684a991f69e0045780c1b63bb"> 1188</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_Pos (29UL) </span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d02d732224cf942366e8ede36ffa500"> 1189</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN29_Pos) </span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3da3765396cfc79ce1fa9edd5e7eb996"> 1190</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_Low (0UL) </span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a82fc2f964b281fa42f0b14243edc71db"> 1191</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_High (1UL) </span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Pin 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a21b898592f16ef347187e35784ecae1f"> 1194</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_Pos (28UL) </span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a904e769ce570d2c8e4db7eef3b363915"> 1195</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN28_Pos) </span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8e6885b7ef0010f88af4dfc858d09cae"> 1196</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_Low (0UL) </span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad41c77bba4336d99116230725492c2fc"> 1197</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_High (1UL) </span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Pin 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e297a1a1d1c4c3ebf3888787ce30fee"> 1200</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_Pos (27UL) </span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae92ba4fa8d3e662ad69cf1f400e8a546"> 1201</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN27_Pos) </span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab066bd2c25a1d1fe67957f1ec0523b02"> 1202</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_Low (0UL) </span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0f7e95df97bb74171d3ada5ae77e22d"> 1203</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_High (1UL) </span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Pin 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a86dfcb605d81264682d3007b35a90dbe"> 1206</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_Pos (26UL) </span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad1cec00303df02c630fc231baa059604"> 1207</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN26_Pos) </span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea28029365d70d7c58570027b5a33645"> 1208</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_Low (0UL) </span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a80f700ebb12f84655daef5018903c0f9"> 1209</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_High (1UL) </span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Pin 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76a28f43c06190c57f54a8f5bb0f0ed6"> 1212</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_Pos (25UL) </span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23b31fdbef550d09c5b876a8bf7caf70"> 1213</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN25_Pos) </span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad4f9219b7feb06c6f0947ad1a23a0556"> 1214</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_Low (0UL) </span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea2fe49ca8b8112dfc44160ec3e07425"> 1215</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_High (1UL) </span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Pin 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a920fc21851397f9fe99ac6b15423469c"> 1218</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_Pos (24UL) </span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abc3aa402532dc6ec2b26f578193af5c4"> 1219</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN24_Pos) </span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3b167d20c9ab45f9d9ffa775e16015f3"> 1220</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_Low (0UL) </span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a245834f9fa5434f0a2748ea36e0da2b0"> 1221</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_High (1UL) </span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Pin 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a540233f02657015cd1a079268167d7c9"> 1224</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_Pos (23UL) </span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af5a4f6323f18609086d1ec5ff186156e"> 1225</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN23_Pos) </span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa11247eafe4f867bb5df515482dcfbaa"> 1226</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_Low (0UL) </span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7a624498d721e6680c6af3ebb1979904"> 1227</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_High (1UL) </span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Pin 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a800ba616ce98e0b50932a93d60561e9c"> 1230</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_Pos (22UL) </span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a51a05b5c398c88191ec5ef24b62b2d45"> 1231</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN22_Pos) </span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59679bb915cf6dcab5e11b903cd298aa"> 1232</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_Low (0UL) </span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa60ce4297792fe353dd316158fb9dcd3"> 1233</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_High (1UL) </span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Pin 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a812e3baa69744636b9b59dcc22aeff18"> 1236</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_Pos (21UL) </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a633d25c022c97f07f0acd73fb7e28856"> 1237</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN21_Pos) </span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a00236bfcb9ce20dc47e5df8741007ccb"> 1238</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_Low (0UL) </span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa1d5b8c093d4a1889ec27fd6f234c99b"> 1239</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_High (1UL) </span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Pin 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3f0b65f299c35807b5f3bd62c5b9aeb"> 1242</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_Pos (20UL) </span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b7015f108daa4d0f3c0d00ad61a02e7"> 1243</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN20_Pos) </span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3bfbf7de73329b1ff395f0219681db9f"> 1244</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_Low (0UL) </span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d0be67f3a3e65d0e1d2a477209423ec"> 1245</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_High (1UL) </span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Pin 19. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af6aeabe27070c2d3118252a0956abc4d"> 1248</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_Pos (19UL) </span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb50f7b969002e37d86ee2f1bc3f1892"> 1249</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN19_Pos) </span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2fc4affe27b2b0187055e44089411839"> 1250</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_Low (0UL) </span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a571e9bed4d654153febc5bce564b0cb0"> 1251</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_High (1UL) </span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Pin 18. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe440d2892fb4d190e73bffe5fc75a0e"> 1254</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_Pos (18UL) </span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab61e0f5f4ba4c1e8d0c3dbb5d24ab7ac"> 1255</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN18_Pos) </span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab65c4fa884066a083f2e512f02e49a9c"> 1256</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_Low (0UL) </span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1c2469666211a76427c9463da2d0ec77"> 1257</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_High (1UL) </span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Pin 17. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac5d3f4ce1e25b9eeb3857ea141a1ee5a"> 1260</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_Pos (17UL) </span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3dac98ed02948b5c5e323ec22a2d5437"> 1261</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN17_Pos) </span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b33f83358b2354fcd41fc789ee275d3"> 1262</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_Low (0UL) </span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa672314494d895afea8cddfe74d9f3ff"> 1263</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_High (1UL) </span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Pin 16. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a295399ee7f4a3b314d248c2045160493"> 1266</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_Pos (16UL) </span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a39174883c30b019c248941ae33bf7ceb"> 1267</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN16_Pos) </span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a01f287ecf244adabc2e23e94c0425d9e"> 1268</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_Low (0UL) </span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca84356ac999f96827371401f27c5f2e"> 1269</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_High (1UL) </span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Pin 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab404ce85a75c3682aa7c87a80e433b14"> 1272</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_Pos (15UL) </span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae03583bc014b7da174b1ee5b4d88a0fd"> 1273</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN15_Pos) </span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe1e3ef4ee40e887debf8e6551aaebe1"> 1274</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_Low (0UL) </span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a54faef6e5cf2bbe05fd6eb875c6d0b99"> 1275</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_High (1UL) </span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Pin 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5e5b2df4ee5678f4aea8704d81a3502"> 1278</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_Pos (14UL) </span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a61c278083d87b05d3a629d7f102021b5"> 1279</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN14_Pos) </span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a36b7c75ef516f075bbb37184169f4643"> 1280</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_Low (0UL) </span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf28095b83d5c947932a22f41f97e930"> 1281</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_High (1UL) </span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Pin 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1dea556a58c01b43260a919eb790e0f8"> 1284</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_Pos (13UL) </span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a107eb555662a419c87b641920f461967"> 1285</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN13_Pos) </span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abad66166ecc581c518aa9891094f1ee9"> 1286</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_Low (0UL) </span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a03002286257e6407b9b1916d63c137"> 1287</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_High (1UL) </span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Pin 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26cb401b07e4cd3620b03bce4fc5f53b"> 1290</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_Pos (12UL) </span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a96b30b5fa02c996383e5b5831d0ba289"> 1291</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN12_Pos) </span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebac00ca31c215e6e821c7fe26d10072"> 1292</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_Low (0UL) </span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a185031a91fc26b467f7ff9f3c2971bd8"> 1293</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_High (1UL) </span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Pin 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a14cd8b94d96b129196f7a0977c48a870"> 1296</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_Pos (11UL) </span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3128b75a04a93159aaaab14e53041648"> 1297</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN11_Pos) </span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aba7f52cea5761317c8e80f87d6e86f8f"> 1298</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_Low (0UL) </span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c295750c4c3a7c2c97c60fb0da70d42"> 1299</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_High (1UL) </span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Pin 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab2a4bfea1a058a23fa8ce567cb8c4756"> 1302</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_Pos (10UL) </span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0f9fe6a6428bdcf856288931447557a"> 1303</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN10_Pos) </span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af98a577b22e1c505fe20798fd6e36f87"> 1304</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_Low (0UL) </span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0981d9ac8ca6a4fa98625ca7562c8f59"> 1305</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_High (1UL) </span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Pin 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ef00fe2a29370de26e82eefbcacee33"> 1308</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_Pos (9UL) </span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad0c2463fe05300da9c601d9d4b31b15"> 1309</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN9_Pos) </span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa166122ff1cd7708edef868efee59500"> 1310</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_Low (0UL) </span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad61e01c8babefed7f12b5785caa1db5"> 1311</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_High (1UL) </span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Pin 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a92ebf918b4de67c4c21119ad0988192f"> 1314</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_Pos (8UL) </span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5a194f490437c9c81d3ea3924755efd3"> 1315</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN8_Pos) </span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1f08a6493002ef6203177aaf2cb0b52"> 1316</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_Low (0UL) </span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9939b39e41862ca83f20803947b8fc00"> 1317</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_High (1UL) </span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Pin 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a51674ea457f99e355a10c5387137057d"> 1320</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_Pos (7UL) </span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acf62bf766093a1cd096f4e85deec9260"> 1321</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN7_Pos) </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abbb7762a77e3a9b926b98d80523ad65f"> 1322</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_Low (0UL) </span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8b775501f9cc8081251b86c539759fdc"> 1323</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_High (1UL) </span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Pin 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8617ea4c980d1f6f755cb5966a6f5e5d"> 1326</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_Pos (6UL) </span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a14b1166744e4d281562cf1c13600cb84"> 1327</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN6_Pos) </span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ada63f69dff91d09dbb5d4a3856c4679f"> 1328</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_Low (0UL) </span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a786bf94be52df673a3d96fc4388aef3a"> 1329</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_High (1UL) </span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Pin 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9e2108e017b2ada729167d42cbfde845"> 1332</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_Pos (5UL) </span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7252a3c681e714b3d214e6ff13bae47c"> 1333</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN5_Pos) </span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a49091ddad04e6c7af94899c2b13ec18c"> 1334</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_Low (0UL) </span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa806ed52dee5395b949c28c29d40addb"> 1335</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_High (1UL) </span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Pin 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56db84c161f19bf499f58b181a4ea74e"> 1338</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_Pos (4UL) </span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adea361c9c9600f9663ff99f05e298755"> 1339</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN4_Pos) </span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac62c2c995cdf8d334b6d9268373a34cd"> 1340</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_Low (0UL) </span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad7f58eadf452e28b984b406998003157"> 1341</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_High (1UL) </span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Pin 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab1622828f2df0a77e3a0606bef072191"> 1344</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_Pos (3UL) </span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae77ece1b6644780b98440ef77331bac8"> 1345</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN3_Pos) </span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b978d98139547d3b7b8d5a0e3f9a00a"> 1346</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_Low (0UL) </span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a889615b3806eecf996692799f6ee60d9"> 1347</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_High (1UL) </span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Pin 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0458436091b3ee4f11f7137bb353b277"> 1350</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_Pos (2UL) </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5bc580637ff4215f4ec02e295ad3431b"> 1351</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN2_Pos) </span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a917c031a513513e6aa9a2de9b01d2348"> 1352</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_Low (0UL) </span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae43c845ba20ad363c87c0b4bbacaf8a7"> 1353</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_High (1UL) </span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Pin 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa7cc00d0e6553d433954da66cc481f58"> 1356</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_Pos (1UL) </span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac748e8c9e09ac20e1cde676acf066fa3"> 1357</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN1_Pos) </span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa6b813c4e0dda12c381f70d13b4f96cd"> 1358</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_Low (0UL) </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a136944a38e097a4e43f4d788ea8f0009"> 1359</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_High (1UL) </span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad93751d6276287c214a0a5e7e174faef"> 1362</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_Pos (0UL) </span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a70e7d9dd76cffc97ad144a8373b32a"> 1363</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN0_Pos) </span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8524373a1f0397a4904e70cbcc768af0"> 1364</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_Low (0UL) </span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a133722878640a34fe5c0292291c7b12b"> 1365</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_High (1UL) </span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_OUTSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">/* Description: Set individual bits in GPIO port. */</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">/* Bit 31 : Pin 31. */</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a00f5f223f1cbcf65ddcc398f3fa79d92"> 1371</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Pos (31UL) </span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae79e64ed186e20b15fe8ee4d97e6b961"> 1372</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN31_Pos) </span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf08313fc297f6b5f608365989ffe2f0"> 1373</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Low (0UL) </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab111ccd93e39df99c014ffe2620b9b8e"> 1374</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_High (1UL) </span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a055869c2564fc92045b2b377cd26334b"> 1375</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Set (1UL) </span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Pin 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9486bb496809edbd8ab4d361e7531e04"> 1378</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Pos (30UL) </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3aa11fae56dda93bbe36d415c62918cd"> 1379</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN30_Pos) </span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b1c78ac30445c7d74b60c806ae2949a"> 1380</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Low (0UL) </span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c6b2113dfe08e9478785949202773fc"> 1381</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_High (1UL) </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebe233a95b47d696db1630a0afb26f32"> 1382</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Set (1UL) </span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Pin 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a241f6c7c4035988e293fff0e9677cf9d"> 1385</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Pos (29UL) </span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae565b3772639c7dfc64cbc5e70716fc2"> 1386</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN29_Pos) </span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aab72f338bf7a3fa0d1d73ef8dc8d6fb7"> 1387</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Low (0UL) </span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f305dc2b9bbdc0a983292a6899ae11e"> 1388</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_High (1UL) </span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae4fd77078fe50113f07426d9e72607cc"> 1389</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Set (1UL) </span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Pin 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3ee97668cc9275708d933fb0d2586481"> 1392</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Pos (28UL) </span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad39e9f4c54b76946df8eff0867153132"> 1393</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN28_Pos) </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa684d9774b41681a72b43454bade93a9"> 1394</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Low (0UL) </span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa92dad2df983cd62fe62fbd84da34f77"> 1395</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_High (1UL) </span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a771e357edcd71c9327fc048180e2dff9"> 1396</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Set (1UL) </span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Pin 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b46955e38504600ee620e36ae5d18c3"> 1399</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Pos (27UL) </span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a10ff8ee3696f941b5f812b533506699b"> 1400</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN27_Pos) </span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a553c858883345a40d4596670f02ff253"> 1401</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Low (0UL) </span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a94f1099f0d98db8308929689be460b3d"> 1402</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_High (1UL) </span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4103430728c24f68a1b16b4c05b0458d"> 1403</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Set (1UL) </span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Pin 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a86afe65a833b2827d868b3bff09aecfe"> 1406</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Pos (26UL) </span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad30d137583009e51476ae62d279fd298"> 1407</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN26_Pos) </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4547a3472c06852c95fb9cd00d7a5b5a"> 1408</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Low (0UL) </span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8f7ec4b694c7297f26c342d0dc4b6965"> 1409</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_High (1UL) </span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5986d3bb3786c8f00a7b8791b5c87d60"> 1410</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Set (1UL) </span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Pin 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aff3c922c216e2254b4191aecd64b9964"> 1413</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Pos (25UL) </span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a943f8c34d45102350db83b2b4bfc4e22"> 1414</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN25_Pos) </span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a130b560c8155ff6ef89440ed8e6f0d35"> 1415</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Low (0UL) </span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad772807a09a9f9119816521a319a5a76"> 1416</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_High (1UL) </span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a15c691a72e857f0b58d4c935d9e2c98d"> 1417</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Set (1UL) </span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Pin 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abcb28d9044645b26a8e8438770928de9"> 1420</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Pos (24UL) </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae8c5467ff94a432661628e0df8dafa6f"> 1421</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN24_Pos) </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56fad9402f9cbe4b46e33be57aed6f5a"> 1422</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Low (0UL) </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb3d4cf517b7ede748a589fd1935415c"> 1423</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_High (1UL) </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a824e0c0b07746c21ffbe042915fa6ef2"> 1424</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Set (1UL) </span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Pin 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5eb6594209d49ecd9f878bc418f1fa98"> 1427</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Pos (23UL) </span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aff13d9e573a2d0c16beffa61b6fc9d6e"> 1428</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN23_Pos) </span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0ec040a69d51cf974385759f6f4bc0f"> 1429</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Low (0UL) </span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a899ee5b9c94ca562316f9d4bea4bd3d1"> 1430</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_High (1UL) </span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a549fde04d950be3592d6c43b714f91d4"> 1431</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Set (1UL) </span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Pin 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a36759f7b0cd55684d38c74df15ee35d6"> 1434</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Pos (22UL) </span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b5aa7b85f7b0eb8bac0379b6c9055f3"> 1435</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN22_Pos) </span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9954775839a0426d4a90a0f1e091eef5"> 1436</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Low (0UL) </span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b11fa8060569a61d9d9301d99bae526"> 1437</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_High (1UL) </span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66702846e31713e061a10821053e5200"> 1438</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Set (1UL) </span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Pin 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a266f1e33aa7e8f190a870aa6ba4c12bb"> 1441</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Pos (21UL) </span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a85a9ba5bb8bb64bee4113cca236f94f3"> 1442</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN21_Pos) </span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad08b98806dce91468d1bbdbf1f509075"> 1443</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Low (0UL) </span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af4cc0c56b3fc61cccf3becf71dcd774d"> 1444</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_High (1UL) </span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aefd50ae951f0566c8591c96f05d6da3a"> 1445</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Set (1UL) </span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Pin 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a71ab9b7c02f3bb60d9beed6d857d805a"> 1448</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Pos (20UL) </span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af5e0e210eecc8fb74c307b08c811ff66"> 1449</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN20_Pos) </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad92efb44d23463ae01423d2e1d6beb84"> 1450</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Low (0UL) </span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8c6b7d09058c5e00c823e4c066b3610b"> 1451</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_High (1UL) </span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd32dd23abacfc1b6a93805dec2a7ff2"> 1452</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Set (1UL) </span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Pin 19. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9bc5ef64846adfe618d777689cf965ed"> 1455</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Pos (19UL) </span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b2aa515f49047387225b61592445cc8"> 1456</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN19_Pos) </span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a2c26d6dcff01f5a6551ba8a45f69f8"> 1457</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Low (0UL) </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abedc8c5ad4e638171943d37e16c52cbf"> 1458</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_High (1UL) </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa3e770b00865499cedcfd47a21fb48d1"> 1459</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Set (1UL) </span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Pin 18. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42e73762f82f1ef344eecf9d994014b3"> 1462</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Pos (18UL) </span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9fd5a68f8f39ec58560cc2350f286d6e"> 1463</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN18_Pos) </span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a87dcbe372d1c68b7ba7fa29e286f6250"> 1464</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Low (0UL) </span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8812d8de0919425912c7dab6108067d9"> 1465</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_High (1UL) </span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05be71a04700ee82c31f52d5210118e8"> 1466</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Set (1UL) </span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Pin 17. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a21b345b3367aab1ead8767f0fd17997b"> 1469</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Pos (17UL) </span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adfe3c0bde69a92e664de74f06aeb2996"> 1470</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN17_Pos) </span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a99fa888f34388436a056d6e8eae45ad5"> 1471</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Low (0UL) </span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a808e9e0ba4c8c548092c133f3dac235b"> 1472</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_High (1UL) </span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7826421519655d63fb097ecac409abba"> 1473</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Set (1UL) </span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Pin 16. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa31a0d04acc426beeaf33e835bb9c3fe"> 1476</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Pos (16UL) </span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a71ab75e2f3f297198fb6e7413acbc54a"> 1477</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN16_Pos) </span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad5afd9de1f42b193368ab35788de7e27"> 1478</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Low (0UL) </span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5336bfcb12ed008d61b3ad4223066d45"> 1479</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_High (1UL) </span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c05c364aaf76708ef2d1199ffe899d5"> 1480</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Set (1UL) </span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Pin 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4500f79718d3a630c4fdfa30c882dbb1"> 1483</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Pos (15UL) </span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa928dd4b06597b728c15c1641ae6926"> 1484</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN15_Pos) </span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a177e89658e13bf6f7ae8b95490a61979"> 1485</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Low (0UL) </span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afb0abb540269493307bfb88eb7d91490"> 1486</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_High (1UL) </span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a33aaffdcf1645594ea15faacd6c7cff1"> 1487</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Set (1UL) </span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Pin 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab60cf3d41a41196d20d54475dd16c7b4"> 1490</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Pos (14UL) </span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a27f631b6d797c317ad542ed1b1738f24"> 1491</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN14_Pos) </span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4832b7400fb3eda1243738ffa5253222"> 1492</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Low (0UL) </span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a61d2caf599721b8309ae3667e71a875c"> 1493</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_High (1UL) </span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2db7a2c7ff003f5b801f9f357a6e1144"> 1494</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Set (1UL) </span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Pin 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a847049338f798321d5b8f51ad945a968"> 1497</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Pos (13UL) </span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3d3cc4f5b25313f593146da83cdc8393"> 1498</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN13_Pos) </span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a55b8c9d408d195d243404761297b1fe5"> 1499</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Low (0UL) </span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adff2d6ce46ecdbc2752cde3a71228e1d"> 1500</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_High (1UL) </span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acced90cd0ff67b18f46b24cdafa75efd"> 1501</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Set (1UL) </span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Pin 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a8758deacaa86d15e2ff2a2813cef46"> 1504</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Pos (12UL) </span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad79c51ca63a50971437e6ef2471f6a57"> 1505</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN12_Pos) </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a402d429d441ce79d35030f14c4a05658"> 1506</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Low (0UL) </span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b587cec157fad295fc2be68dd1e71bb"> 1507</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_High (1UL) </span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab2755ee72b673d8904115c091abb68e6"> 1508</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Set (1UL) </span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Pin 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a958cb831091de7f8f488448001e347f8"> 1511</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Pos (11UL) </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9b6b9a61a1bd7a6c4db758dc84e3a56c"> 1512</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN11_Pos) </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2ac03d509cd7bd329328a1058f7343b7"> 1513</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Low (0UL) </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a11b144e4d1439e105742aa1503cf656b"> 1514</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_High (1UL) </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a486553b1c6a4607be5e1f620fa50a9fa"> 1515</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Set (1UL) </span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Pin 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa920c2d276a90e649ff83c46a4eddcca"> 1518</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Pos (10UL) </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e7f4e66fe9613ed1b17f457db81c865"> 1519</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN10_Pos) </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac5eee6055da6412df7c2e2d84161315b"> 1520</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Low (0UL) </span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d9c04f58926213e7c0975278dcaf2b5"> 1521</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_High (1UL) </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeb7e91b80ba5f5f476561d899e1932e0"> 1522</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Set (1UL) </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Pin 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a01a7f5b747f7429f36f600bf7bef8af8"> 1525</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Pos (9UL) </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24239e9e0f36fa4dc19c816adcaafc09"> 1526</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN9_Pos) </span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6c636f2c8963c27f368de6a579226083"> 1527</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Low (0UL) </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac87c319a2498edae93adcec2c44f3e06"> 1528</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_High (1UL) </span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1fe52fccb732b56a7302bcce910cc374"> 1529</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Set (1UL) </span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Pin 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89bbd657656012eff68a68cd4f9ab469"> 1532</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Pos (8UL) </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9bf69c64b9f8a08e81089f181def1b58"> 1533</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN8_Pos) </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e3e61dc19d6bdbecf2a7cc766466989"> 1534</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Low (0UL) </span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a026a342031aea04e5558c2e5bf4c1138"> 1535</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_High (1UL) </span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1d4269204bd77a09d8361d25c8ff850"> 1536</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Set (1UL) </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Pin 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a222f80b9f6bee254424ee8acb02a02"> 1539</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Pos (7UL) </span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae0b5d45b1e99e3b840f321fbfac58342"> 1540</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN7_Pos) </span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a042ae5b74475fe26ba44a412196ffecf"> 1541</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Low (0UL) </span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac7d6dc9ea6a8f3bca81136993536c340"> 1542</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_High (1UL) </span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af34fa1c482c2f543db1563b9f2d25c28"> 1543</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Set (1UL) </span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Pin 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a27f3cba7a89a2362805bb3bc9e3a00fc"> 1546</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Pos (6UL) </span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c6ce3a218e70fa2bc4ae78b9a199020"> 1547</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN6_Pos) </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d34a8d4607ade90bc2acf0f0814708a"> 1548</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Low (0UL) </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f2d13340d65fdebdb22585d3cd7ce03"> 1549</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_High (1UL) </span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af35590fd1b6dae8516256cb7c6996abb"> 1550</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Set (1UL) </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Pin 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43b71144c8737e9313a214d50848a89e"> 1553</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Pos (5UL) </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac2e57d59cb3a4b407e5f446a8c94c78b"> 1554</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN5_Pos) </span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af64616ca11476f98abd771a004e791de"> 1555</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Low (0UL) </span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf524f5dfe99f894c721955ff491cd32"> 1556</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_High (1UL) </span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a16d261ac5a91062142632952cf63912f"> 1557</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Set (1UL) </span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Pin 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aae7ee10bc418365a37926d9c9c460c65"> 1560</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Pos (4UL) </span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a772ee76a71a7bd984ed329814bf611c8"> 1561</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN4_Pos) </span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b46642ee81d2c4dc5e26414e9ce3ed8"> 1562</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Low (0UL) </span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb5d06df92bd365ffc128eccc28349bc"> 1563</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_High (1UL) </span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66ae000563a927a24da556166ed496d4"> 1564</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Set (1UL) </span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Pin 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b70c84281806e6f4f4aee4bd9fef733"> 1567</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Pos (3UL) </span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ab51e264306e5b4b4aa284c14b14991"> 1568</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN3_Pos) </span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7acbc45cb77e975ce0cd44d090400999"> 1569</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Low (0UL) </span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6af8b6eb45f1cc945784e92570d26e01"> 1570</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_High (1UL) </span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a825563cc5a4bfdcd7f5fb33395d5ef69"> 1571</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Set (1UL) </span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Pin 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a20ca7a0317642a4bce84d9de452a3252"> 1574</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Pos (2UL) </span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8665f431736968a30115eed51d70e2a2"> 1575</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN2_Pos) </span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afb9369cd68ead6812ff5a710a287d07c"> 1576</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Low (0UL) </span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aee95552bd929e1c8001d5138086ae133"> 1577</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_High (1UL) </span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9b3947e31e559220c740af6e44f453b"> 1578</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Set (1UL) </span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Pin 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af3ee282d903789417447f77570ec91bc"> 1581</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Pos (1UL) </span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9793882e179ec50abb13fdf1d6102c3d"> 1582</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN1_Pos) </span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af5658a137967066056f05f17b74ac3d2"> 1583</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Low (0UL) </span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab08780addaf62c5be069b82578c1a46e"> 1584</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_High (1UL) </span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a437dc41494d2144ad241135a214f13b7"> 1585</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Set (1UL) </span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29be1c0b103a20763c65ff02d2c5b651"> 1588</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Pos (0UL) </span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a804e76d690c87c3de080406507ad1963"> 1589</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN0_Pos) </span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab35ba213dbc13dd768ba926374b83ccc"> 1590</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Low (0UL) </span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace0b65e4504ff124eacaffc2d422ed3c"> 1591</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_High (1UL) </span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a678757ade15f717cccb1968549c16987"> 1592</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Set (1UL) </span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_OUTCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">/* Description: Clear individual bits in GPIO port. */</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">/* Bit 31 : Pin 31. */</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ec605c259f22b4b9780983e395f2486"> 1598</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Pos (31UL) </span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5937834488b5f1a0de17a9302bfe7c7c"> 1599</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN31_Pos) </span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a53d7fbbfe9e74b86aec6f5b28d8cb5dc"> 1600</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Low (0UL) </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a038c17106d8733712d9435efe990395c"> 1601</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_High (1UL) </span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1e897f3e93d5d3f0775e925b1fe0d62f"> 1602</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Clear (1UL) </span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Pin 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1867104fe5ca5c197d338f63ed90c64b"> 1605</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Pos (30UL) </span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af78d82f546f8097de9378d57d2b0f3fc"> 1606</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN30_Pos) </span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aed9c85fc5b7aaf7c1d75c4130912ea81"> 1607</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Low (0UL) </span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acabbfa0b7a75ca3c4a49b839cc75b79a"> 1608</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_High (1UL) </span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c3bc36e4cb348b106f0663471fa6fde"> 1609</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Clear (1UL) </span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Pin 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a35ac770f08bc3cc77be2d38e90a7c0a6"> 1612</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Pos (29UL) </span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a062336463de0a4fc91ee74333f8947ec"> 1613</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN29_Pos) </span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afb8324ccd7008e75302a172d85fcce46"> 1614</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Low (0UL) </span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0c48e823c367a7137c9906a0924964e9"> 1615</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_High (1UL) </span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5fcbd3b7f98f0a86d1f6a68dcfd94509"> 1616</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Clear (1UL) </span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Pin 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a12f20c270fdf0333c02144a9a7484bcd"> 1619</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Pos (28UL) </span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a97a822e14c6f0acafb24f389cb041884"> 1620</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN28_Pos) </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d6282d2071e54d0ed637d502bb91a00"> 1621</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Low (0UL) </span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47b7dc71081e5eeb0184c5c553e2a78a"> 1622</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_High (1UL) </span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9243316932dfee765534fb7f179b1e2a"> 1623</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Clear (1UL) </span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Pin 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a163962de9ee82df3bd15e837194382e3"> 1626</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Pos (27UL) </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2071074ab7cb7a2b0ec52c6b5b20a587"> 1627</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN27_Pos) </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a94579ee2fcf09eff2d4b4ead8d1b63c2"> 1628</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Low (0UL) </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa4672ce31f94f0357767623a6011adb1"> 1629</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_High (1UL) </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a99de115b4c2cef795fd3dc911cba7e21"> 1630</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Clear (1UL) </span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Pin 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aae2aed3066d1ca1f3f013c5db578f294"> 1633</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Pos (26UL) </span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad2a4a4dce966c39502b3ecd6f530aa63"> 1634</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN26_Pos) </span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a7b8d63567b385d44f9365094fc6df5"> 1635</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Low (0UL) </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a098efbf281f119eb0f2fa3c03bf423ef"> 1636</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_High (1UL) </span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7254fcf83d7f281b9269f9ae120cfefa"> 1637</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Clear (1UL) </span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Pin 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa7622d7a70b469ffa727f960fd22261b"> 1640</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Pos (25UL) </span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa2e8e8f1eaa6b37d0fddeacf899b8f93"> 1641</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN25_Pos) </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a27241553fc0231b8f023aaaa973b2a23"> 1642</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Low (0UL) </span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e2b2ca5e8d4d0b6c2399f0aca286b4a"> 1643</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_High (1UL) </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af3f44f183c7f4d4e917f63b7b5c7fd4a"> 1644</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Clear (1UL) </span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Pin 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8a63ecd79bb652da96ff9c879646e68d"> 1647</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Pos (24UL) </span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a006834e7b37e5eae3faa12a784c90b63"> 1648</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN24_Pos) </span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acbe7744d3b2311b6aa4233736ba2fbe5"> 1649</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Low (0UL) </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5156cd634e8bd7b792b132ade7fb4596"> 1650</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_High (1UL) </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77508a01f1bf6316ba6f483ede019c22"> 1651</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Clear (1UL) </span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Pin 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b2ad55d7af6e44024a379ec78579556"> 1654</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Pos (23UL) </span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf2ba2e6a52c88209f590980b98d24f7"> 1655</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN23_Pos) </span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3393fe6eda73b7cbe366f0ee509830e9"> 1656</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Low (0UL) </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0eab01a00240f7cafd16282193a85cae"> 1657</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_High (1UL) </span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b9f2a62a9bf2773cf217c74b1a1f009"> 1658</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Clear (1UL) </span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Pin 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a940f2d2da36a71a6fa1cedf6f0e06c90"> 1661</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Pos (22UL) </span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad710eeb616c9bbfb16665a539b426fed"> 1662</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN22_Pos) </span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9a2480bc75305e126a97f693155a23d"> 1663</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Low (0UL) </span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a495fe4c09e9f46c33e80ab3093c60fc8"> 1664</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_High (1UL) </span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad4be0e1a6cb3de1aa3924df619319d8d"> 1665</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Clear (1UL) </span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Pin 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5dd086717c33e2405f9d8691b4446db0"> 1668</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Pos (21UL) </span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a70eb5c3338ec465d809037181f7e5173"> 1669</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN21_Pos) </span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a40ac46b64d068d9efda460c2a92482e3"> 1670</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Low (0UL) </span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae0bd3975d5c5fe57809e7cecc70011ab"> 1671</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_High (1UL) </span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59f7c46eb8370570e85bc41dd05c4298"> 1672</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Clear (1UL) </span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Pin 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab397b97a0216fc1f43cfd96299ba0d00"> 1675</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Pos (20UL) </span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa451962d37b4199a7f43bdbe6b4d6a8b"> 1676</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN20_Pos) </span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ff1845a4018eb8262f5687b4dd3f8af"> 1677</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Low (0UL) </span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a719602fbc911445930da7b1a1882fe39"> 1678</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_High (1UL) </span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf06fe751bab026b4a704d968ab55501"> 1679</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Clear (1UL) </span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Pin 19. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3d89879d42131a9aa913b18796c7213"> 1682</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Pos (19UL) </span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8666ca36c328a4ff635c1d5dbcb1c8c3"> 1683</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN19_Pos) </span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5c8723f9e4fcf9b0bbce8cbd0f8ee7a"> 1684</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Low (0UL) </span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeed8190b64f3892b2b5b9bd78cdeb750"> 1685</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_High (1UL) </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a698b164516ebdbe5501a244cc8b8cfcc"> 1686</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Clear (1UL) </span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Pin 18. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa6d6198d100183bc99d6b935602aaab3"> 1689</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Pos (18UL) </span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a74183048e8294c16e0dd1c3e39d5df12"> 1690</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN18_Pos) </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af86e1f651c6c3b344f961e294b9093f0"> 1691</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Low (0UL) </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa4b3dee969343e9c683109668ea87afa"> 1692</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_High (1UL) </span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad2754dfd7ea8bc265a881abccfdbe2c3"> 1693</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Clear (1UL) </span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Pin 17. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9fea3e7273b24fa14b2c9e2f0fd6f9d6"> 1696</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Pos (17UL) </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41abe459a53d7a827c23f2bb9ccffbe2"> 1697</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN17_Pos) </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a70fee78c749ad18d8f05711c150ee570"> 1698</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Low (0UL) </span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad7f9f91214b47124ace9687f33abba76"> 1699</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_High (1UL) </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae5d78ad9c3fed1e2f3c6e12f4d664445"> 1700</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Clear (1UL) </span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Pin 16. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13609106b72e90090a673969a3308b65"> 1703</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Pos (16UL) </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0d114b89311ba946127260e2809b381"> 1704</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN16_Pos) </span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afb5b6679c03beed206817214572c0419"> 1705</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Low (0UL) </span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac06619fc81dabc5f6383e889ac402b7b"> 1706</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_High (1UL) </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af46b50bd38d1c09160c263dfa643d27e"> 1707</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Clear (1UL) </span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Pin 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a74d99284bd85f0a3a11f2123b1259393"> 1710</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Pos (15UL) </span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a647ae39ac0e9369e48085458ee938793"> 1711</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN15_Pos) </span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1611675c5f19e75a45e14a0256e19a6a"> 1712</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Low (0UL) </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b0211065d984ba63cab8a48cf7d0267"> 1713</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_High (1UL) </span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad4dbfbd2fd00b450e06c1d3fd9704e77"> 1714</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Clear (1UL) </span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Pin 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad9a5c4a38cf58dba592525fedb6db2ed"> 1717</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Pos (14UL) </span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad5ccca8650252ea86fb748de39c31e6"> 1718</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN14_Pos) </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8cf6c3e17c8e388da33c5b421102ebcf"> 1719</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Low (0UL) </span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa24c3b134fb331f53fe30aa2ca5f8568"> 1720</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_High (1UL) </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72b603ffc8b0dfdb4cb1985e9a8457c2"> 1721</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Clear (1UL) </span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Pin 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25042485659d2ee535d5ae481b5deb30"> 1724</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Pos (13UL) </span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4e7e6dfa1f404f769e82d52c46da89a0"> 1725</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN13_Pos) </span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a280f6f073c964609a1ae9732b072a8f8"> 1726</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Low (0UL) </span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f04987a2b2cb0ba5b625fb96ef43717"> 1727</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_High (1UL) </span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a557f6fdcafd710d5406f4facbb238c75"> 1728</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Clear (1UL) </span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Pin 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad7521efc3757f0fe8067535e1e7467d4"> 1731</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Pos (12UL) </span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa62284fcd460b4201712720a36976e70"> 1732</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN12_Pos) </span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a10b9b01fdf9bd00671ac05fb802950d8"> 1733</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Low (0UL) </span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#addd2e4e5a7379f5a15db7f79578fc23b"> 1734</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_High (1UL) </span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a201087063e13703230ff3fe1dfe97e16"> 1735</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Clear (1UL) </span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Pin 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf503b660a46ecece634f661c58980ae"> 1738</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Pos (11UL) </span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4876324999f49f621196a7c10f12b87b"> 1739</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN11_Pos) </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab39c5d54c8e5195bf207099bcf12e743"> 1740</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Low (0UL) </span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec8a25b61e1abfbf064257ef86d1994f"> 1741</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_High (1UL) </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adca409d3a4cdce2e44b23260b5446f2d"> 1742</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Clear (1UL) </span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Pin 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afc5484bc61f676d108b819dec8611551"> 1745</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Pos (10UL) </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab6f0d58475528775673e30d2ec37fddb"> 1746</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN10_Pos) </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2f210795e53b408dfab59ef4f26096eb"> 1747</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Low (0UL) </span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab427b666c1c40fdc69ec39fd12fbf1b9"> 1748</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_High (1UL) </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af6f30eb18f392409024f9e9578751ac8"> 1749</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Clear (1UL) </span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Pin 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79b49cdf6f7431cfb99648f39f7aa476"> 1752</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Pos (9UL) </span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d5fa007760bbee10e1d08a0dc57edd5"> 1753</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN9_Pos) </span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ade9a0434beaad64e584db50d3b1d7826"> 1754</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Low (0UL) </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a949a103f30572725ab7d41e9347e3f39"> 1755</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_High (1UL) </span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2856b8d04c0df1ca41fc97304766001b"> 1756</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Clear (1UL) </span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Pin 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9080e39b34e5abb743b2e4424c75169"> 1759</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Pos (8UL) </span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ad77e3549c861fe7c49a7676fa8ec68"> 1760</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN8_Pos) </span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afbc38db5ef3bde0e88bfb4d79c28f291"> 1761</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Low (0UL) </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afcf7e3034ebf48d218ccd7da47ebff89"> 1762</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_High (1UL) </span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab7ea137fe39686a8dd6f6692d28e67c1"> 1763</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Clear (1UL) </span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Pin 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad05bc5f9e2485db128f365cddf98d5b7"> 1766</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Pos (7UL) </span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a492e6cca3c5d0bf0d24bf31bad1c3b88"> 1767</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN7_Pos) </span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad49c3f203fd8aefca45bcfcc7074a815"> 1768</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Low (0UL) </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac570dde372e345e282a8e0341e1df99f"> 1769</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_High (1UL) </span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d7470e92d02e9ad3748832bf12b0832"> 1770</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Clear (1UL) </span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Pin 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a68712a1d61e7540e6b0ae4713d3351"> 1773</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Pos (6UL) </span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47e9628725c0d15a1233abff7271417d"> 1774</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN6_Pos) </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a12ccce5784c368b4a0b79ce2b796cd4c"> 1775</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Low (0UL) </span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa284a1820106da869db57a7815cf8d21"> 1776</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_High (1UL) </span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5bb5cbb9598a4de2a61e6fb73f18eca"> 1777</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Clear (1UL) </span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Pin 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ade6105a72f7252cc5aee0ed2821e9ccb"> 1780</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Pos (5UL) </span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a45ad4df70763ae895f92567d3f6e9f55"> 1781</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN5_Pos) </span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7a43a6b7e10ba958ab053b17f68f36d6"> 1782</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Low (0UL) </span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a70d562866e85d39318925a3de3ff645c"> 1783</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_High (1UL) </span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab38e6fd21f5df973e74451c349fbc826"> 1784</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Clear (1UL) </span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Pin 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4f5002046a24d99dd7a4a7e65f5853b1"> 1787</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Pos (4UL) </span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a98dcd9c09a03e2c9c507001180950342"> 1788</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN4_Pos) </span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2f820f8901b6ac34a5fd2bb3a43e72c3"> 1789</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Low (0UL) </span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adee852e561978c69b8df2be5af4360e2"> 1790</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_High (1UL) </span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b21f3635f49b6e5f4a87e56dddf88b8"> 1791</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Clear (1UL) </span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Pin 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae0e1b2d0108b25251e27960c302d80a9"> 1794</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Pos (3UL) </span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acfa88430f14ebbcfe54f09368a623e6b"> 1795</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN3_Pos) </span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26250faa0e847aa64b345f4e765235f2"> 1796</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Low (0UL) </span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf0d4f612463335af61bc504ceba70a5"> 1797</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_High (1UL) </span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a60a0a7c4712a4b3fe1769b2f9cbf6a63"> 1798</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Clear (1UL) </span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Pin 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebad53a42c9a0160f0a5ab0650d205f5"> 1801</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Pos (2UL) </span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab992df3eb99664521256e970b7c13a71"> 1802</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN2_Pos) </span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6fde1987b506d1034a74cdaecf7bf7a6"> 1803</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Low (0UL) </span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a099413f74840e38ad5a020c1962e36bb"> 1804</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_High (1UL) </span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a900a2cfae80d85d5adbb7d95ebf4dbec"> 1805</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Clear (1UL) </span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Pin 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa9301693d87b755e037b9c5ce3523c3"> 1808</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Pos (1UL) </span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3333e3016b3007b98b3f5c9a3d24e7ee"> 1809</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN1_Pos) </span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a97d408393d5221d8507f0c41e89c44ec"> 1810</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Low (0UL) </span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6f0867383e2a5fbaacdaaafdf48bd18d"> 1811</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_High (1UL) </span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59484c1837d3b7620c29ebe1f42b453d"> 1812</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Clear (1UL) </span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1025be46fa73f65deaf7fd4b5e06893b"> 1815</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Pos (0UL) </span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1414ccd28b1d4b817bf48f0d010247ea"> 1816</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN0_Pos) </span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac86e238c1345e66fe125a13677f5fadc"> 1817</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Low (0UL) </span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebefc716f7a8fec44f8e323d361e3fdb"> 1818</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_High (1UL) </span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a741bb50bfc42b6920884deb92b32a8"> 1819</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Clear (1UL) </span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_IN */</span><span class="preprocessor"></span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/* Description: Read GPIO port. */</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment">/* Bit 31 : Pin 31. */</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5865da204ee46b62b675d05ee04aef54"> 1825</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_Pos (31UL) </span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a153aeeac69eeae37fcfafd9bfc0cd117"> 1826</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_Msk (0x1UL &lt;&lt; GPIO_IN_PIN31_Pos) </span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aac44be1cd481380056d6ecaa8faebbc0"> 1827</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_Low (0UL) </span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0d46f10a0106c4114839751afd73c2dc"> 1828</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_High (1UL) </span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Pin 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab36f6727e6ccf20d4edfc2c3cebf7e37"> 1831</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_Pos (30UL) </span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a17d9f3436e4c40ae8bac3d3dfffb1b05"> 1832</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_Msk (0x1UL &lt;&lt; GPIO_IN_PIN30_Pos) </span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab79256a43b2930023dd4296faf9ff191"> 1833</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_Low (0UL) </span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a20f80c8710572fa87cdd6af883adbcd9"> 1834</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_High (1UL) </span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Pin 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43bcb13988fd7b37b2ede29aa6433318"> 1837</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_Pos (29UL) </span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe74e5a23d3a91ea0c2977a95d42122a"> 1838</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_Msk (0x1UL &lt;&lt; GPIO_IN_PIN29_Pos) </span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9584ec597d99c1fa9c592e8135c7ae45"> 1839</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_Low (0UL) </span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9cd2e442b71ab07ee646ae52834fa91a"> 1840</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_High (1UL) </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Pin 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae212ac025fc72ce439d9fbe2004ae031"> 1843</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_Pos (28UL) </span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0ba5800ec26cc136cf47516fa0540ced"> 1844</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_Msk (0x1UL &lt;&lt; GPIO_IN_PIN28_Pos) </span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acfccdea1cd99dc02ee08f60d0b8c305c"> 1845</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_Low (0UL) </span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea82b086e44a84ce6c379d1044ffe03f"> 1846</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_High (1UL) </span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Pin 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8a6cfc7ab547123d2c3e3a0d1642115b"> 1849</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_Pos (27UL) </span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab157510786f6de68f9788252ee1344cc"> 1850</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_Msk (0x1UL &lt;&lt; GPIO_IN_PIN27_Pos) </span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26d87e8e71ff62fd0b625a683e1db29f"> 1851</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_Low (0UL) </span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4f6d4672e0ef4a1d428e305d04bb6afa"> 1852</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_High (1UL) </span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Pin 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89cc73572f436a79003de5fb3a354dcf"> 1855</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_Pos (26UL) </span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66ad32870ce67f474aa0d07968b829f4"> 1856</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_Msk (0x1UL &lt;&lt; GPIO_IN_PIN26_Pos) </span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a15cc8d248a7772caceb807266fff4f6a"> 1857</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_Low (0UL) </span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5706b4b50e64a6e616d257eb962d36ff"> 1858</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_High (1UL) </span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Pin 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af0e2e46e286b4c4437e4fa9cf5a7113b"> 1861</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_Pos (25UL) </span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5b72c9fddf2ddbf3d5a22769c277952e"> 1862</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_Msk (0x1UL &lt;&lt; GPIO_IN_PIN25_Pos) </span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf3f71fa68462cc812a7f2a40bc9e4d7"> 1863</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_Low (0UL) </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42ae88897d96613296e3788c8c785224"> 1864</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_High (1UL) </span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Pin 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af304c4bfa3006aa8c8022d32fc4c21d0"> 1867</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_Pos (24UL) </span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7eabbd5d6298a6b0bdbb793c025e9473"> 1868</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_Msk (0x1UL &lt;&lt; GPIO_IN_PIN24_Pos) </span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaed981df4c3254249eeec6bae0f5a62f"> 1869</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_Low (0UL) </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac8ae95b1789e87e19ffd1c1ebfbbd2aa"> 1870</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_High (1UL) </span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Pin 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4bf1dff961abe730cb7c66a828361d5c"> 1873</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_Pos (23UL) </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59ab7709dec9ffc0c9cc49bd78697362"> 1874</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_Msk (0x1UL &lt;&lt; GPIO_IN_PIN23_Pos) </span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7275eaa0a4c72c1b8af6246092aa6cd4"> 1875</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_Low (0UL) </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec33cbb494c61f55594caa0f6febb432"> 1876</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_High (1UL) </span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Pin 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d5637265402b87680dd9c5abf48d100"> 1879</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_Pos (22UL) </span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abaf47a8c7d670ea6e4d7cbbdd8987acd"> 1880</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_Msk (0x1UL &lt;&lt; GPIO_IN_PIN22_Pos) </span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48a9699b088aaec9ff754b2966e333e3"> 1881</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_Low (0UL) </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab8f73300d4248d4c8fb3944be5afe086"> 1882</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_High (1UL) </span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Pin 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae567bd67b6dc348aaa62183f7bf654da"> 1885</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_Pos (21UL) </span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1e8822087032e7545e0173209efc9e33"> 1886</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_Msk (0x1UL &lt;&lt; GPIO_IN_PIN21_Pos) </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a876d31be9cb570e1baa3d8b688cdef0f"> 1887</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_Low (0UL) </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b3fc0fb5c6283df96b1f05cd0256861"> 1888</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_High (1UL) </span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Pin 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59d7b5dcab08e189751e500bfa6f4e78"> 1891</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_Pos (20UL) </span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26de6569ed8dbc7a732b2ddf7f0119e8"> 1892</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_Msk (0x1UL &lt;&lt; GPIO_IN_PIN20_Pos) </span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac4bb1d39c2d8e56058fd3a8b38a297b4"> 1893</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_Low (0UL) </span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1bd57a4a0e6cc64f4cf303d94c43d655"> 1894</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_High (1UL) </span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Pin 19. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8c788fbae01fa15ea43ce70de857cd12"> 1897</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_Pos (19UL) </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeddfc943f0dc6ca35dd4c31c01c93855"> 1898</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_Msk (0x1UL &lt;&lt; GPIO_IN_PIN19_Pos) </span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f3eecc825788ceae1dd7fd6354b21d4"> 1899</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_Low (0UL) </span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a30c9655248fdeec3206293afce16f7d5"> 1900</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_High (1UL) </span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Pin 18. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8877a781c7e3b69ec022fb6727167391"> 1903</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_Pos (18UL) </span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aadce7b750c236600a2dd759a08941800"> 1904</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_Msk (0x1UL &lt;&lt; GPIO_IN_PIN18_Pos) </span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4597f1464f7953b177f30a8f6f1cd956"> 1905</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_Low (0UL) </span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab95c0e6c5d1ee58a6cb327432b58661d"> 1906</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_High (1UL) </span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Pin 17. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a01d476de4804be9708e009d83e1bcb4f"> 1909</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_Pos (17UL) </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae16648532d9e3b90b27cf7108d8a7e07"> 1910</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_Msk (0x1UL &lt;&lt; GPIO_IN_PIN17_Pos) </span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd456c2e4746cbe82c90036f8113c0b8"> 1911</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_Low (0UL) </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2fc9ea45233128c10560dabc9edc9bbc"> 1912</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_High (1UL) </span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Pin 16. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a16042e2d248e75f3ed87de11ad0c3d30"> 1915</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_Pos (16UL) </span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7105d4590607a4a58573e34c3ab10328"> 1916</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_Msk (0x1UL &lt;&lt; GPIO_IN_PIN16_Pos) </span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a3ccb055b8bd46eff26ceb18aa1ad9a"> 1917</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_Low (0UL) </span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4a4222b022cbc1e9e6a46b3e7fcc5a72"> 1918</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_High (1UL) </span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Pin 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6993a7922e4283b3bdcb4495f72f9123"> 1921</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_Pos (15UL) </span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a356bbc6dedbb06e76a41fb7fdb12f29d"> 1922</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_Msk (0x1UL &lt;&lt; GPIO_IN_PIN15_Pos) </span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6380289ed1593758654d7322b12c8d0"> 1923</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_Low (0UL) </span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25bc77d4a82294a406b599b936f65114"> 1924</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_High (1UL) </span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Pin 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a92845879a34a3f863ea492a255c0bc03"> 1927</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_Pos (14UL) </span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad274a9fdcf3323aefb2789a39da037ea"> 1928</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_Msk (0x1UL &lt;&lt; GPIO_IN_PIN14_Pos) </span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a713571ba432cc11057940381ca58d71c"> 1929</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_Low (0UL) </span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acf5ad9f51ad744979e1973010786eb55"> 1930</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_High (1UL) </span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Pin 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaecbe1fc80ee10832384657161a012be"> 1933</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_Pos (13UL) </span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8867b6a01b8c493aa3c2f880826b98ea"> 1934</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_Msk (0x1UL &lt;&lt; GPIO_IN_PIN13_Pos) </span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25f2e653c5f3c1bb667def069afe9912"> 1935</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_Low (0UL) </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13d7c19d45ef14d26903b0066cc46c4f"> 1936</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_High (1UL) </span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Pin 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48982f24a94d5b917093eea0b1c9895b"> 1939</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_Pos (12UL) </span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a36c532e589d26a7af51a0ddf2af56d"> 1940</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_Msk (0x1UL &lt;&lt; GPIO_IN_PIN12_Pos) </span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9094049969fefae818a9c23785f968e7"> 1941</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_Low (0UL) </span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad6fb0c16d905ff4d95d2cfb78ce825ae"> 1942</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_High (1UL) </span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Pin 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae41af18331362bfd5fcf5a73fadc58fa"> 1945</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_Pos (11UL) </span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6ffd243e367624a5f0523264a17e3c44"> 1946</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_Msk (0x1UL &lt;&lt; GPIO_IN_PIN11_Pos) </span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9daab5ea151c7dd63a33ca2f5debb1b"> 1947</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_Low (0UL) </span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f800fa3367b066eecf9a497993bc72b"> 1948</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_High (1UL) </span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Pin 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab6670d099322d2c15c2c7fc5144fc8f6"> 1951</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_Pos (10UL) </span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abc130d281603fa1158e0259fe7067140"> 1952</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_Msk (0x1UL &lt;&lt; GPIO_IN_PIN10_Pos) </span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac8953963813aa13a02a69aef2c05c209"> 1953</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_Low (0UL) </span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab830c29f04d5f1e1dd854fe372ee5f59"> 1954</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_High (1UL) </span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Pin 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad39f9805ae1845579dd7c61e0e49cc5c"> 1957</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_Pos (9UL) </span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a5d49d6c73af8ce5e0f6818a0050ebb"> 1958</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_Msk (0x1UL &lt;&lt; GPIO_IN_PIN9_Pos) </span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adacb4021d8b42f8db1e28402c12a10a8"> 1959</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_Low (0UL) </span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d2eb668f4412409640a3c2bfb4516ee"> 1960</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_High (1UL) </span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Pin 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af56ab65fa441506665ec02f6924037ca"> 1963</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_Pos (8UL) </span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea5faf2b0942c8080fb0c5c9a1d0a4c4"> 1964</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_Msk (0x1UL &lt;&lt; GPIO_IN_PIN8_Pos) </span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad5d25085f2c1c9f6df60ba71ac9737fa"> 1965</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_Low (0UL) </span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a379c369a496068c9749f1e44e3bf0154"> 1966</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_High (1UL) </span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Pin 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a558dea635ba553f875c0fdbc165853a9"> 1969</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_Pos (7UL) </span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1665744975288e8d03b1f29e57a14681"> 1970</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_Msk (0x1UL &lt;&lt; GPIO_IN_PIN7_Pos) </span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af0faaec8f27b20a65a58b52c53548b1c"> 1971</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_Low (0UL) </span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a443dd23b3b3eec6876cc8a243c3f025e"> 1972</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_High (1UL) </span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Pin 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f1a9f38f04886b9bce75862c5e538c0"> 1975</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_Pos (6UL) </span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a44f0e78a53e8cde8d4ca71a9dff83b4b"> 1976</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_Msk (0x1UL &lt;&lt; GPIO_IN_PIN6_Pos) </span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1eed4e7ed142faab9f19eeb43c55fa33"> 1977</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_Low (0UL) </span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a130d4b8884db2f9731781ac5ada3ce82"> 1978</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_High (1UL) </span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Pin 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad34bc60f930af29006a7b3e1e0725dbf"> 1981</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_Pos (5UL) </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab88fae7936cac0aef666a164077b16ff"> 1982</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_Msk (0x1UL &lt;&lt; GPIO_IN_PIN5_Pos) </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad63139b74b5ece803cd34ab8404c457f"> 1983</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_Low (0UL) </span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ba4fdd772911a5529c2f3dd19565507"> 1984</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_High (1UL) </span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Pin 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe132c21e320df7dbd1d8bebc1539408"> 1987</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_Pos (4UL) </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37e16d578d0c5eb4b88136578f410048"> 1988</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_Msk (0x1UL &lt;&lt; GPIO_IN_PIN4_Pos) </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9660a2c504c02497c9af2cd354f9b94"> 1989</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_Low (0UL) </span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7a6d1e193cdc8b872ef7f5882d4f535e"> 1990</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_High (1UL) </span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Pin 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7bf22c62c47a4ef50a6a2c06577a9b0a"> 1993</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_Pos (3UL) </span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3d9193043fb6b51f51305b3ab000c2d6"> 1994</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_Msk (0x1UL &lt;&lt; GPIO_IN_PIN3_Pos) </span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a032988726a5496cd78d5f89b55ed30be"> 1995</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_Low (0UL) </span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2f68e703331f91939b48b4848a9b244c"> 1996</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_High (1UL) </span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Pin 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae20b602e5b0d5b1968c9e715418a85de"> 1999</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_Pos (2UL) </span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af5de5b00a239842f960f2361e56996fc"> 2000</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_Msk (0x1UL &lt;&lt; GPIO_IN_PIN2_Pos) </span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ece306b20a17d7fb8e503809ce0ba9b"> 2001</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_Low (0UL) </span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a14f006c1ccdb6d0bdc08472efa0a96"> 2002</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_High (1UL) </span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Pin 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9180eadda1c0532a26e6fc70252edc3b"> 2005</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_Pos (1UL) </span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7550c87f9e65511c8949f940a526e143"> 2006</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_Msk (0x1UL &lt;&lt; GPIO_IN_PIN1_Pos) </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41d644ac596cef08db2aa39301641605"> 2007</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_Low (0UL) </span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a49b047add725fef16b34b74b42b5bf63"> 2008</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_High (1UL) </span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a497c928ace9b3c3d280281a5c8dab772"> 2011</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_Pos (0UL) </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a19c2be0d37b5fa4f0d0132284567ac9c"> 2012</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_Msk (0x1UL &lt;&lt; GPIO_IN_PIN0_Pos) </span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad47f13614d3225ae10db5d429b6096c5"> 2013</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_Low (0UL) </span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31b73a983f6bb4a5191a52bfca011ca0"> 2014</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_High (1UL) </span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_DIR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">/* Description: Direction of GPIO pins. */</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">/* Bit 31 : Pin 31. */</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a22eb7ee60a822d9e26464f5396b0d937"> 2020</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Pos (31UL) </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab33c5b95c27abaf09e460764a6f778c9"> 2021</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN31_Pos) </span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae5acb6901d3728d776a35bea4618009d"> 2022</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Input (0UL) </span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae07786168f277faea79f0cf40db828d1"> 2023</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Output (1UL) </span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Pin 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a03e40927948df27f9cbb6a784ce984f8"> 2026</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Pos (30UL) </span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac9ab7af3c13f84258fd222a3f9373e2a"> 2027</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN30_Pos) </span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a1fdbd449ced9d7ca1b12de86281843"> 2028</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Input (0UL) </span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aed0f26130dfae374eb16fe1b8c9c2864"> 2029</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Output (1UL) </span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Pin 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afa0c9cdf28c4c2958b4d22cab39b692f"> 2032</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Pos (29UL) </span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0f7a3bab85e5dff2828ccbb5ce238a49"> 2033</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN29_Pos) </span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4a750677605cbd66ffa849951186851b"> 2034</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Input (0UL) </span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6c6f07582ee67a6e2a5c75cb3ee398e9"> 2035</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Output (1UL) </span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Pin 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acf4bfe3244ce8072ee3d3c114d56ebf4"> 2038</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Pos (28UL) </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a17c18d96c03965b2d55273aa7c02f9"> 2039</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN28_Pos) </span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac57b81b75b1dcf34c24c9bafd4464e9f"> 2040</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Input (0UL) </span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a341851313aa7588b5ce0805eecd31ec7"> 2041</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Output (1UL) </span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Pin 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab45ebfc5ae5187e94fb24b4c95e8ca55"> 2044</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Pos (27UL) </span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a307fdbe7787ad0cebfcba86b9fb2bf76"> 2045</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN27_Pos) </span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a68a0b6b93fe3367cb793c08ea164904f"> 2046</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Input (0UL) </span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab3a504ef48947c20c8d4ed16dd300e24"> 2047</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Output (1UL) </span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Pin 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ba95c9a57ecfd6f82ae4c27bd1475b8"> 2050</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Pos (26UL) </span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aedfed09639bd67737142b7da8eda2b45"> 2051</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN26_Pos) </span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41dbb67f0cf94114eff3bee332aec3e1"> 2052</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Input (0UL) </span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a641c6867b97dac40d89b607c92ed4965"> 2053</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Output (1UL) </span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Pin 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ade415f316e4cbbaf190ec6283d9a2066"> 2056</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Pos (25UL) </span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f2aa454cbb63755a02641947b0946f0"> 2057</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN25_Pos) </span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5d45a10b8f6372d9748c6b78da19527"> 2058</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Input (0UL) </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad9049e521b65d627f92cfb085d856b4d"> 2059</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Output (1UL) </span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Pin 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3774f1e49a09748bb8264aa5926108a4"> 2062</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Pos (24UL) </span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a51fa44382e676f154f8d9ce5dda1fca4"> 2063</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN24_Pos) </span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d01433cc2ed0e358b0ec9cc9c4e4826"> 2064</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Input (0UL) </span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9fb3475ad17590b6713af4fdd88cfd5"> 2065</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Output (1UL) </span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Pin 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5c1b949aed0e184289ee5b9e1740395d"> 2068</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Pos (23UL) </span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac8e6777884d8311879028f07a8bd9e3d"> 2069</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN23_Pos) </span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace5ab27c1e1e04477706e38aa2f6429d"> 2070</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Input (0UL) </span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2fd467985867512560fc3a823f8d3b52"> 2071</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Output (1UL) </span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Pin 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26e5625b7ad4db6771d95ff22ec0bac1"> 2074</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Pos (22UL) </span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a912ac51ca60f28524b5a0faf0f85b00b"> 2075</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN22_Pos) </span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a012376f836a93ef978acc5e37573e82c"> 2076</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Input (0UL) </span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a271b49c35c6edf0bc0f39dfccc3161c7"> 2077</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Output (1UL) </span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Pin 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a515d0d8487aad333673961d0d9177e66"> 2080</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Pos (21UL) </span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a40975658d5385e639b7c3ee29d441119"> 2081</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN21_Pos) </span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73d5bcb3f848d82126ac7d6b27c017d4"> 2082</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Input (0UL) </span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa27f8c6d6b2900de8c145990c0decd44"> 2083</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Output (1UL) </span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Pin 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4440d7e3a640d909a37fea61f7d02e00"> 2086</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Pos (20UL) </span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b0f01d498bad478f07b302768908c39"> 2087</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN20_Pos) </span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad74ea12d3de30a7304a98cfae20a8027"> 2088</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Input (0UL) </span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a582f06db963e3c5e3551d6f01f1bc8bb"> 2089</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Output (1UL) </span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Pin 19. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae216e057e5ba1b973acc33a9e312800d"> 2092</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Pos (19UL) </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2ceeecdd08fc1a2edcb32b1fc28315c7"> 2093</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN19_Pos) </span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5648848c76f262d55f2982539c45864"> 2094</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Input (0UL) </span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d8498499fd4c427f4b915b599ce227e"> 2095</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Output (1UL) </span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Pin 18. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e686c5d8fb331275eac7c5a623d29d3"> 2098</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Pos (18UL) </span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a00f05302d76b4092bfc7270a75821ba2"> 2099</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN18_Pos) </span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afae49832791052331b5008ade472bfcb"> 2100</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Input (0UL) </span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a52ef5f4706fafa2d80243f5bcc5ed418"> 2101</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Output (1UL) </span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Pin 17. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d542a75162aef6a4bb302bafdf2ec13"> 2104</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Pos (17UL) </span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9fdeef4de846e524f60d1f4e01ca54cd"> 2105</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN17_Pos) </span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1838d62e8682366723f0b01c4403c05"> 2106</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Input (0UL) </span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1964d720fd7fc8dfd51955256f267e00"> 2107</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Output (1UL) </span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Pin 16. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa12354116c36bcea1b660c94f5e6dab6"> 2110</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Pos (16UL) </span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a459d095b6044bf908c48cafeac16dd53"> 2111</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN16_Pos) </span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a60a38bb5fe51dac14c42655ccc5b1a54"> 2112</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Input (0UL) </span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7711ea1fd1fbc9fa568ed53e68a028d9"> 2113</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Output (1UL) </span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Pin 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af4fee4624cdce32a1a135b0c277e1473"> 2116</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Pos (15UL) </span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e34e77db0924d79d5342796adfd22f9"> 2117</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN15_Pos) </span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59d7576e6dcf56d4e4b0db07f2ae24ae"> 2118</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Input (0UL) </span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25d12dd2de5562635b4d9a744aafe07d"> 2119</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Output (1UL) </span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Pin 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af3e417d37ecda0489a266aa3c8642847"> 2122</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Pos (14UL) </span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abc5ed3cc8bc015dab654ccb588c18342"> 2123</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN14_Pos) </span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad5637a03f8907eec80b3fb0a11f12937"> 2124</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Input (0UL) </span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac2221a61d16e91af889006bb00eb20b1"> 2125</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Output (1UL) </span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Pin 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a401ba1d317352224ad28a4a9e6f46678"> 2128</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Pos (13UL) </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad828f50d90d1ce134802af8203a58892"> 2129</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN13_Pos) </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a11aface8eea81b6e487c0f91c715d398"> 2130</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Input (0UL) </span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a114c09c34811203030aa81c1857c4f55"> 2131</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Output (1UL) </span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Pin 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b7e6278de1b4f4ce39d9b5277de93c6"> 2134</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Pos (12UL) </span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a495fd12b92e0ff69b21b24965781af93"> 2135</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN12_Pos) </span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a071a0dadf602009519553e3ae2d33367"> 2136</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Input (0UL) </span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6232a72263c3e57a3f03cc70485edaba"> 2137</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Output (1UL) </span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Pin 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6443c0eeca6e9641d1a5d2ffe751c931"> 2140</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Pos (11UL) </span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a789d9d0f9785de1948b8eafaa21c86c0"> 2141</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN11_Pos) </span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a78787cf4d86b387021243094e759af15"> 2142</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Input (0UL) </span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0c690102af228bbd012796b453f6df5d"> 2143</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Output (1UL) </span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Pin 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad53b02dc51457bf690981788c86e5c2a"> 2146</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Pos (10UL) </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaef2f973f46f064286ada879152abb9a"> 2147</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN10_Pos) </span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adad4b0a01848f03baec12f11e7b95c54"> 2148</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Input (0UL) </span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acad44f667bdee089a41578173d041b32"> 2149</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Output (1UL) </span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Pin 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a70751b7570806f620c189cb82b9fa45f"> 2152</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Pos (9UL) </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af28439122b68b0fe75378af34e81a51f"> 2153</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN9_Pos) </span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abfdc24a983b454474370f8f852493d0c"> 2154</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Input (0UL) </span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa72f56f965bc9d919c80be32f78ea197"> 2155</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Output (1UL) </span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Pin 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95b1fe586910a7faac5c964946ad2281"> 2158</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Pos (8UL) </span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad964447136564cb362b43d7aa4b15e7f"> 2159</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN8_Pos) </span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8c190cac9b72a55002db387baeaedb43"> 2160</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Input (0UL) </span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afa9f79394dd8f162993ac8c281381f4e"> 2161</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Output (1UL) </span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Pin 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9d92a7fb9e369ae7e16a0850f60f53c"> 2164</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Pos (7UL) </span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a30284eb9bf61668c28f849f97362f45f"> 2165</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN7_Pos) </span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a32b835f3b042a4c3cc7820cc92366b12"> 2166</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Input (0UL) </span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a22c7985b70105c34a8a7e8acac78fe80"> 2167</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Output (1UL) </span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Pin 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea67134e998459eb0db2c78b7355afa9"> 2170</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Pos (6UL) </span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3dcea5fa9bb6e87722984cef106bc9aa"> 2171</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN6_Pos) </span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef4b4f7d29016973257be229b53b507b"> 2172</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Input (0UL) </span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b2fce95cb024e90af4249a05522446b"> 2173</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Output (1UL) </span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Pin 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b9d33600ea4b1fa1b576a23739b812c"> 2176</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Pos (5UL) </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab99364d6d79bbfad3516bc8e62a554fa"> 2177</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN5_Pos) </span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa836ec0dfe5d541a0085b74897c6a4f3"> 2178</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Input (0UL) </span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd848330ec5ea2e7ee177cfdb6d5407f"> 2179</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Output (1UL) </span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Pin 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aba01e31dfec0c4b8d97e5beceb0530a7"> 2182</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Pos (4UL) </span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad9c1a5409cf49d708c0e679319d4f32"> 2183</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN4_Pos) </span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a329a8da8e2a5ffba02972f5e66a0dcaf"> 2184</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Input (0UL) </span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56ba78734121d04d63955a1896a4b782"> 2185</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Output (1UL) </span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Pin 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8f1ec11a7b0c1041ab9c6ef17826b0a0"> 2188</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Pos (3UL) </span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d1f68473226934d28fb4a4619b8057b"> 2189</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN3_Pos) </span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7510170d37c50716ab954d07aefa6327"> 2190</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Input (0UL) </span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a00f0812c99e861f463d6ca0922a89e63"> 2191</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Output (1UL) </span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Pin 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5510b787f97b4bf1a8b6afe6b951d5f9"> 2194</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Pos (2UL) </span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a75e0acb12c1c37988c87e60de95fb950"> 2195</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN2_Pos) </span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aacb60c358fc1d385061023be14d29c2f"> 2196</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Input (0UL) </span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0970517e1fbe52f2becbf86c320bca0d"> 2197</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Output (1UL) </span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Pin 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acbf20ea834ac0311a3fac171a4c0eefb"> 2200</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Pos (1UL) </span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0edc68e369a8e22fb621c3ee52ca87bc"> 2201</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN1_Pos) </span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a07b1541a42a0143c02a849955b8d1f04"> 2202</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Input (0UL) </span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aac9cd7ebddfd271db2e0b88db45ae30b"> 2203</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Output (1UL) </span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a588598fa5b05f46c94e3e7404ba815f6"> 2206</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Pos (0UL) </span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b3c7ea10ee178d1582a9a8f8600688e"> 2207</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN0_Pos) </span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad7da3a2b8520b78ded2f5e75b9885798"> 2208</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Input (0UL) </span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0ad48dab2bff7bf0833dc4efd14c8c7f"> 2209</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Output (1UL) </span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_DIRSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">/* Description: DIR set register. */</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">/* Bit 31 : Set as output pin 31. */</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41e639e80a21f9e43f31589af99661b4"> 2215</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Pos (31UL) </span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac0bc1d29a54a8bd3a6804fe0861c5edd"> 2216</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN31_Pos) </span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adbc78dec604556f5c11ffe0cb129d3f4"> 2217</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Input (0UL) </span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d5e1244095e8bc67c1872c0457e01a7"> 2218</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Output (1UL) </span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf1e416652d704e7fb0e8072651c1ba4"> 2219</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Set (1UL) </span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Set as output pin 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a87b6a4673c42176a09bb59d9a63977f1"> 2222</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Pos (30UL) </span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeb1bf601de2411e5af42fd5d41ce619e"> 2223</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN30_Pos) </span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad6939d92a4de00076339c8f31c53bc2"> 2224</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Input (0UL) </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a529ef90e4834f38e067b3339b7cd224c"> 2225</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Output (1UL) </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac95efeaa3f3230315704c0151971771a"> 2226</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Set (1UL) </span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Set as output pin 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab43f146366ba3fd9ce98a60fbdf8256f"> 2229</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Pos (29UL) </span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a171c5d6b21dfbdcb8c08b0d63e7363fe"> 2230</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN29_Pos) </span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5700b218fe2d80541c4ffecd4330c8d9"> 2231</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Input (0UL) </span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad48257653de16429e5b46a5b4223a7cc"> 2232</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Output (1UL) </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d8169705328428d02f7b4f85e1580e6"> 2233</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Set (1UL) </span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Set as output pin 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4092faea5049361f98c1ac02e990f5d7"> 2236</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Pos (28UL) </span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a92160dc095ad533a8772edb47a72b1a6"> 2237</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN28_Pos) </span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad10dca72b0d3a4cdcba5250fca4ac9f0"> 2238</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Input (0UL) </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95addc19adbb60be1570de64a8303a1e"> 2239</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Output (1UL) </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc30c1f64d814b0eb0ffcb440450b847"> 2240</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Set (1UL) </span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Set as output pin 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a35b05f1936ce81c6069668c8f721b6f5"> 2243</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Pos (27UL) </span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af06c42b2e6c747a4f340dd8bcd59ec2b"> 2244</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN27_Pos) </span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8a7547b78dbd8733ca206f4812e692c5"> 2245</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Input (0UL) </span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a262d2991f3e5d7bdcf35a65ee03e680f"> 2246</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Output (1UL) </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0fa3b1c5018d3849546a08fadbdb22b2"> 2247</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Set (1UL) </span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Set as output pin 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a988dd89ead23e12f8a20c86a78e60a54"> 2250</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Pos (26UL) </span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb33fdd0c4ff47013144619c238476bc"> 2251</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN26_Pos) </span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aceba14d63bc26df4aa962575e1f169a0"> 2252</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Input (0UL) </span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac60b305d78039e1b18e3444d65e5eba9"> 2253</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Output (1UL) </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a207aefcc4fb407b14d0f500cceff73b0"> 2254</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Set (1UL) </span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Set as output pin 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a36ffb14fe6a55afa9b4e0e5c19a91d38"> 2257</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Pos (25UL) </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3b002a9c30a417931c475ad4a88e5b11"> 2258</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN25_Pos) </span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3978b958ed772043faf2ecde44c00680"> 2259</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Input (0UL) </span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a63dbba1d455613c81e6fd5c42d2be9ad"> 2260</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Output (1UL) </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9eb2cfb3e3934e171d53480ae3fe7543"> 2261</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Set (1UL) </span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Set as output pin 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a473810d2ad9c2bd407d779d17df1251b"> 2264</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Pos (24UL) </span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7422193860442920726ba20bd442b431"> 2265</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN24_Pos) </span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4add08ae3326cf61ca6562e0a98e9d27"> 2266</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Input (0UL) </span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad2c1d7e1dd345d9a0adc12dfa112787d"> 2267</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Output (1UL) </span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4095b593273932193e9d3551373553be"> 2268</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Set (1UL) </span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Set as output pin 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec799aa22637ab81b917525732544179"> 2271</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Pos (23UL) </span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a44b50482e67536fa6d7f46b3cd3c3021"> 2272</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN23_Pos) </span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a018bf34110e140b1b531b5a5ef39689d"> 2273</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Input (0UL) </span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a649297c6bbc77797aac57c716711ecea"> 2274</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Output (1UL) </span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab3d20f5b8e9f44014760aae9dbc9e86e"> 2275</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Set (1UL) </span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Set as output pin 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7f9a819d1d098863e8dbc8b42859f82d"> 2278</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Pos (22UL) </span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae368432ebd54f8d57e72b56ca6fffb1a"> 2279</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN22_Pos) </span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95fdf6a1cc136701308c1bffb41d0524"> 2280</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Input (0UL) </span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c2f68279a5531487d1d7460adeb8ede"> 2281</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Output (1UL) </span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa3c4faf340e294dd54c70d41e5c83708"> 2282</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Set (1UL) </span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Set as output pin 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a39060852345dd261d0fb7eea621083"> 2285</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Pos (21UL) </span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4a6dba06deb4d1d13601cc1a4e01c0e4"> 2286</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN21_Pos) </span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0dd2b3f20fdcb2c130173123ce5977c7"> 2287</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Input (0UL) </span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d1f0787c2d367bbf719f0b650848129"> 2288</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Output (1UL) </span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a84d1ecbb65e762e810859e86e46d1b53"> 2289</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Set (1UL) </span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Set as output pin 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0931bfc9eea2d3d64afaf889a529321b"> 2292</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Pos (20UL) </span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2409dea7b0cd1bf5d0c684c785dc54ff"> 2293</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN20_Pos) </span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9c61a1a9378e46f19a7c92293786df0"> 2294</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Input (0UL) </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ada51c5542fb43e647ef524fc500cbcdd"> 2295</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Output (1UL) </span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a188c5327b29115c8ab68b55881da53dd"> 2296</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Set (1UL) </span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Set as output pin 19. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acdda95f489f49cd71f859bb014829218"> 2299</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Pos (19UL) </span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa656670f7db1f79db705031b4e0a96c4"> 2300</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN19_Pos) </span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab7cdc629dd7358109a353e55520b446f"> 2301</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Input (0UL) </span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae00fb1950355c4a1b3886c3b23a436ae"> 2302</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Output (1UL) </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3582a0379b1bc62f6bef4777d79d4ac5"> 2303</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Set (1UL) </span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Set as output pin 18. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acdf44e7cf07b505d1667464c764ef6cd"> 2306</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Pos (18UL) </span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab11046865b4f92751a61b7fd63536269"> 2307</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN18_Pos) </span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af761b90f72f6fe957db1f62124e3ee17"> 2308</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Input (0UL) </span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa39bf662091e17c6a864cb56fcf708e8"> 2309</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Output (1UL) </span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad660a304a56428652af499b44bb76256"> 2310</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Set (1UL) </span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Set as output pin 17. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af5dadb831c08e64212836765c0c0ef62"> 2313</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Pos (17UL) </span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0eb76d207e3789b0ed4fc0b95a7412d4"> 2314</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN17_Pos) </span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aee2d884f3d5a9ca7cf5caaea327335fd"> 2315</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Input (0UL) </span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89d056c13ad1ea30f5829c0718d439df"> 2316</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Output (1UL) </span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8f3ef9e329f53318be565008a537d913"> 2317</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Set (1UL) </span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Set as output pin 16. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7376b8b5afa8ed3689b1b58c0776a904"> 2320</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Pos (16UL) </span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a34a2b7ed9d73475954e82f89fe8a1766"> 2321</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN16_Pos) </span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b62c10e7f32c70572091ca228bbe171"> 2322</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Input (0UL) </span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a907998457a1a109d3c16a2714e9009bd"> 2323</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Output (1UL) </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad1398d6dcc29284d8be98030baa2e990"> 2324</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Set (1UL) </span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Set as output pin 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a613a7388fc15d0161eeab7d29b108f"> 2327</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Pos (15UL) </span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad79d5e43f36585a857921834ec466868"> 2328</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN15_Pos) </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a829ce46385a6ba065ea9143540040952"> 2329</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Input (0UL) </span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef8c5eb0293612c4b45db84b14958e00"> 2330</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Output (1UL) </span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a589585a9ecac0dafd23f4784addf205c"> 2331</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Set (1UL) </span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Set as output pin 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72c1a1a9094629015bbc57e0a357caf9"> 2334</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Pos (14UL) </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7be1ce8cb0c801290ae5dfa6f85933e6"> 2335</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN14_Pos) </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1abc95240364c4abc4a99243667ed2b9"> 2336</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Input (0UL) </span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a09d0988b46c3a06ef97d6699d179cb1f"> 2337</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Output (1UL) </span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a481806574e83a5f268c659aefe4720fe"> 2338</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Set (1UL) </span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Set as output pin 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5cca29f660190ccc06f7c27c60c75228"> 2341</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Pos (13UL) </span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a01d96bbb362ee88a1c637204241f9b75"> 2342</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN13_Pos) </span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3db5355c68175da128443f5fde45a694"> 2343</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Input (0UL) </span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a888848e0bbd31194355fd9d771fe7966"> 2344</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Output (1UL) </span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e0b4c0bb07bd03836879d79a2baf88b"> 2345</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Set (1UL) </span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Set as output pin 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a360632babf2759ce709b0cd7436b9b08"> 2348</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Pos (12UL) </span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8509cb02084f812d010db8de3061659d"> 2349</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN12_Pos) </span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afe7875b7ce02861b3b5b0c9e6ddfd53d"> 2350</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Input (0UL) </span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae83f64d5766f6c2f3cdfb03e9be971e2"> 2351</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Output (1UL) </span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ae3e00e32c82cf21d932c3db8c7ed70"> 2352</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Set (1UL) </span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Set as output pin 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebdad6cec655539c6b4824e60f88c797"> 2355</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Pos (11UL) </span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d370f24132a3c6baeac149adb7d283c"> 2356</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN11_Pos) </span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac8c8f2ec4487d350d197b07f87dd4cb4"> 2357</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Input (0UL) </span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaea4470368e20f7fc7b1cd48dbadc8d6"> 2358</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Output (1UL) </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a40ec915cb7789ba54372f33271c01f7f"> 2359</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Set (1UL) </span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Set as output pin 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a15df5f4c677f366b95e4dde0ef6faa25"> 2362</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Pos (10UL) </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6eab503af24082147cf054ad8f32ec87"> 2363</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN10_Pos) </span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1c80c1625744007bbc934148fca313c2"> 2364</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Input (0UL) </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42c4f6de637801c1d62f723f0fd3389d"> 2365</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Output (1UL) </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6f2dc1dda41c9757612cde590e8474b0"> 2366</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Set (1UL) </span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Set as output pin 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad94cbb87ed3c235805d4ef90fe33e593"> 2369</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Pos (9UL) </span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a574754dd5912158ff4fef351c28a98b1"> 2370</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN9_Pos) </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aae4cf689ab6c1d05516c6d2db8261617"> 2371</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Input (0UL) </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab53ad08cad5b5f83cf1e840168b74100"> 2372</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Output (1UL) </span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5efe5a57da4230c4700bf5f620d7a256"> 2373</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Set (1UL) </span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Set as output pin 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af5dc8f33b777d41b9442022a2b091179"> 2376</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Pos (8UL) </span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3dbf913f83eac6d27c160ed09b4799fe"> 2377</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN8_Pos) </span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f54957381a8e97a610aa999824da7f7"> 2378</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Input (0UL) </span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac0cc1070b5032e6bf38a5885fd2eee3c"> 2379</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Output (1UL) </span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a447cc9612af3852b4c3e4cb48365679a"> 2380</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Set (1UL) </span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Set as output pin 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b6574df5c64cd2945f96068bc29608d"> 2383</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Pos (7UL) </span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adfe1cd43da32c77f6140d032632c9615"> 2384</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN7_Pos) </span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae77411f5f86ce63eaae49b3c9cfa15f9"> 2385</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Input (0UL) </span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab18a659ef7b542a27e449ed166add6b7"> 2386</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Output (1UL) </span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc1d31362c08473f490070358cb8032d"> 2387</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Set (1UL) </span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Set as output pin 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0460a5434f933bc91982192345b6dd32"> 2390</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Pos (6UL) </span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeaa5ddf60e38cc7eff281dc26330a176"> 2391</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN6_Pos) </span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea74e3bdc994524eb4866b29cab6c64c"> 2392</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Input (0UL) </span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31fd506c973a7aefb7b88a32af7c1e38"> 2393</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Output (1UL) </span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9493b7b6333667c152deeb5950faa0d0"> 2394</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Set (1UL) </span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Set as output pin 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aebc61f038188e8127dbce9c099f4330b"> 2397</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Pos (5UL) </span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05e7286f8078b4544a53bdd689bff149"> 2398</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN5_Pos) </span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a759d92c62a48b3d3fe81f73e39181712"> 2399</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Input (0UL) </span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e92c159b4cc233a6d533faf5143ade1"> 2400</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Output (1UL) </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a10c0e4a715d66451f7ece096d0102888"> 2401</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Set (1UL) </span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Set as output pin 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29e3ef3b5a2e66c1345735fedde60fed"> 2404</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Pos (4UL) </span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5614e36c1dd83e73b4d0cf0f530b53ca"> 2405</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN4_Pos) </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acbf0a0642f508c04944510368c3ee7d7"> 2406</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Input (0UL) </span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a593949ad40cef22c9af40c5c35ee02a2"> 2407</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Output (1UL) </span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adff6126d99300b0ece509cf1470dd34d"> 2408</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Set (1UL) </span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Set as output pin 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ba24ee17f94e2a280c50aa01ba04cde"> 2411</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Pos (3UL) </span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab0f3ed9f738caedb9afb62d8b0d7cdcd"> 2412</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN3_Pos) </span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a08796c75148f09c8bd4a1ef3da63da"> 2413</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Input (0UL) </span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af11c584855bbe32c86e0c3a647e46db3"> 2414</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Output (1UL) </span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac9240cab647974606773c14ccfdf173a"> 2415</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Set (1UL) </span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Set as output pin 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad40ff29c311dc43a85d3cbde493616d2"> 2418</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Pos (2UL) </span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa859f548f18771d8b3a7f64366b86ca1"> 2419</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN2_Pos) </span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a35e047ca101246534a061d048ba1a9a8"> 2420</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Input (0UL) </span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa511db8615335e53f152cc9bb5d4bd30"> 2421</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Output (1UL) </span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a604c077ee44d45abceff0dfd6c267155"> 2422</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Set (1UL) </span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Set as output pin 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb5d9d75d1eda29ddcaa006f28663c94"> 2425</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Pos (1UL) </span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af3a18c9f00d518d0e803cee4aeb0bda1"> 2426</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN1_Pos) </span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a52c6b188ac7b1c2e32a9dbc7d11d6855"> 2427</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Input (0UL) </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a970e0c943b81bcb2c60715207ab26aa4"> 2428</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Output (1UL) </span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a28b71b441b4544aa59078fdfb6e70369"> 2429</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Set (1UL) </span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Set as output pin 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a508cb979e75fa2f838868a48131a49f0"> 2432</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Pos (0UL) </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9e8d32d01994adfd2945ab3e8e6c71c"> 2433</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN0_Pos) </span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66b1b04dee9b88dcf3e84fee0c86568e"> 2434</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Input (0UL) </span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab67bba4b93cc48b2b29d4d7a06dd95d5"> 2435</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Output (1UL) </span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e24528b2a496e8ce824bcfaf17567eb"> 2436</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Set (1UL) </span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_DIRCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">/* Description: DIR clear register. */</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">/* Bit 31 : Set as input pin 31. */</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ea414d1a9b3102d14f1db3b7a676a87"> 2442</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Pos (31UL) </span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa055b65dba7d1b69d61728c0ce49e07"> 2443</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN31_Pos) </span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2ccdb9cc285acc35648f4023af5fc1b5"> 2444</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Input (0UL) </span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b325920faa1f39951374ddba36204f5"> 2445</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Output (1UL) </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae45b2acff9e015c4a7c8837f236d7988"> 2446</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Clear (1UL) </span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Set as input pin 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3ec18a4912b6f1902f999ac44d0a628a"> 2449</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Pos (30UL) </span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8504b280a93b15482e7677e1d1d8d65c"> 2450</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN30_Pos) </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac3a327bafb9c0c7e080c7182372415a8"> 2451</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Input (0UL) </span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a899bfc7940b954bd8e25b2fa44aa4bd4"> 2452</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Output (1UL) </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af7a5879b2ab248495841505c81198686"> 2453</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Clear (1UL) </span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Set as input pin 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1279b34b47a2194f504f64241fc1ae72"> 2456</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Pos (29UL) </span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb272aea54a1fdc787aec36dbf71dac6"> 2457</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN29_Pos) </span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a231b54514b2d71f2a8d0137a35dd5c20"> 2458</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Input (0UL) </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a583cffbab5c76b16c3ed738cdc4c5607"> 2459</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Output (1UL) </span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a45f09d81670cec4ab76d46e30c6d0a46"> 2460</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Clear (1UL) </span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Set as input pin 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0e7fc6133774421b431b50caa63d5a7b"> 2463</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Pos (28UL) </span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad667905f0f8c00bdb8240bb58aba4fc6"> 2464</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN28_Pos) </span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5c5e547b111116abaa35f9428403b03e"> 2465</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Input (0UL) </span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd01d94ec545e878a35aa8f935fb5787"> 2466</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Output (1UL) </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa132dc0f4f997c7ce785564a0d50cac5"> 2467</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Clear (1UL) </span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Set as input pin 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb0fe2fd78c936c5bcf95993eb668578"> 2470</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Pos (27UL) </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a91af1e2b00f2ef5d8b3a0e8d80cdb20d"> 2471</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN27_Pos) </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af82c98467ed759768b1ec566fde56827"> 2472</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Input (0UL) </span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2768933a40d8a24050766b48fa946546"> 2473</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Output (1UL) </span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac25195c407215fa571df968a72fbf4b4"> 2474</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Clear (1UL) </span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Set as input pin 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a513a705d82542104660553187f1f0c5f"> 2477</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Pos (26UL) </span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae06e8211ece8555d1c29f646feb118de"> 2478</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN26_Pos) </span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae1a453e2e3ae4967136fd9ca9b881720"> 2479</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Input (0UL) </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a387f806c85ce36a69b9a1e310e1e9e0e"> 2480</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Output (1UL) </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a04ba7f3ffaa88182ab9e135737d5ed28"> 2481</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Clear (1UL) </span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Set as input pin 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa084d1fe3daf9e2bf12a670b5133ebe4"> 2484</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Pos (25UL) </span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79c8b083f1e7afaa5bbdaa834dbe0fc7"> 2485</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN25_Pos) </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a53569c0062c141fb5970eda7e7c406d4"> 2486</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Input (0UL) </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0afa631e3e1712597d3275dfcd23651e"> 2487</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Output (1UL) </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a495641f13c74a235633c36a6fd987446"> 2488</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Clear (1UL) </span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Set as input pin 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace4e1c887200c850d04c2e7b01b752b4"> 2491</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Pos (24UL) </span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a36bd69029020ef1495dfd1dd470b234a"> 2492</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN24_Pos) </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa041b278e3e119a10ff6ffb00dfd4173"> 2493</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Input (0UL) </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac633b0c8c555cbfd0773ab0fd36871ab"> 2494</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Output (1UL) </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad98e365d3826897272661659db5ba5ab"> 2495</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Clear (1UL) </span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Set as input pin 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a186ac4849b4a42763ff61124c0f2ce32"> 2498</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Pos (23UL) </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0cd93432f83f6b7ac38c5e8e66d9e24f"> 2499</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN23_Pos) </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a8b803d320b7a2341cb887e1adda1ab"> 2500</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Input (0UL) </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0411b40d0f2056a2d3862a2470f33c9b"> 2501</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Output (1UL) </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4a15b8502bca347c6ab76b4ee5149b82"> 2502</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Clear (1UL) </span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Set as input pin 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ada5515653c95e2d354edc034bc0b5e03"> 2505</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Pos (22UL) </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43939c180c87ef77a37af00d806dc113"> 2506</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN22_Pos) </span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9622814292661b611d67021d3b507bad"> 2507</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Input (0UL) </span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad57d041b82804204a214f0604c3def79"> 2508</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Output (1UL) </span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b9a011ebedc46d890d59bd28e333653"> 2509</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Clear (1UL) </span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Set as input pin 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a477ff0c7586b76961957ef5cefa3a812"> 2512</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Pos (21UL) </span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a38f126029fc5c042033b759d66cb75"> 2513</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN21_Pos) </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31cfee6ae1072294e113891eabc52f39"> 2514</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Input (0UL) </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7c116db784073541b4738d3f1814d970"> 2515</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Output (1UL) </span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abdafc0fcd8dfed3b419a9d9ba2aeb6d8"> 2516</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Clear (1UL) </span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Set as input pin 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad7da2169cae0535d2829c02c082a9f87"> 2519</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Pos (20UL) </span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aed72221ecc3187306ddf0772d395fb41"> 2520</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN20_Pos) </span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d74b857f0254bc738453ce6c9c0f234"> 2521</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Input (0UL) </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9755794844a09006e929da005f650c2"> 2522</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Output (1UL) </span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b426f10181bd072a72c03312468efcb"> 2523</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Clear (1UL) </span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Set as input pin 19. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a523fd10702cfcc72d5bb297183f67080"> 2526</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Pos (19UL) </span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af65ef1444c30fee5ad1373c6aabb8935"> 2527</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN19_Pos) </span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72c9f596182b1b6b366bf387c9d84038"> 2528</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Input (0UL) </span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd458cf65df2c35e46e35aebf01d613a"> 2529</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Output (1UL) </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aff690285155f4cf3f63f0630254668f0"> 2530</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Clear (1UL) </span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Set as input pin 18. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7bc7ee0e94bc4d404828041cde6e9bf3"> 2533</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Pos (18UL) </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a304a406815f0593620433e02454695a2"> 2534</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN18_Pos) </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4dbbb23852d0afbeb8997c60f03aec98"> 2535</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Input (0UL) </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2da7268e347aba5c74255ad2e2ee50ce"> 2536</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Output (1UL) </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9eb7c418ff9e10e3ee5952577228dc54"> 2537</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Clear (1UL) </span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Set as input pin 17. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeecec15cf6b58fbc021cd2363f389c2c"> 2540</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Pos (17UL) </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d8f40f999875de2471ed3c867bb3bef"> 2541</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN17_Pos) </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a611b35c1b1180bee8cd436678a1285c1"> 2542</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Input (0UL) </span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af674f308caa4ad9ea599ffe6b098cb8d"> 2543</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Output (1UL) </span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5fabb38908540e80c75da93d863542b0"> 2544</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Clear (1UL) </span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Set as input pin 16. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec91471afedf65a228177e79acc62479"> 2547</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Pos (16UL) </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66c71ea6f49b40ec7ef0c838f46cfcfd"> 2548</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN16_Pos) </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1fe8798674a0b1d7b9189ccf8e17f2e4"> 2549</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Input (0UL) </span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af303a1bf15064098ab5043cc60a241cc"> 2550</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Output (1UL) </span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5107a7af215ca6d034b957b96b04ebcf"> 2551</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Clear (1UL) </span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Set as input pin 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a55bee9b80f94d4fd13d51a00965c4480"> 2554</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Pos (15UL) </span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c458b4ca1127f232bdcc84018b4fd4e"> 2555</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN15_Pos) </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae015ee56fe5ffa2134b965b4adf46727"> 2556</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Input (0UL) </span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a566c6289f4ca3c18caccb2845f003dc7"> 2557</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Output (1UL) </span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a44a321eaf8ae96a146fc31b80a7394b8"> 2558</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Clear (1UL) </span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Set as input pin 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5ad4c6f8e834343962ad80a6b474b3d2"> 2561</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Pos (14UL) </span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8f2cf88936ba7bba838fe4d8ec7a984a"> 2562</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN14_Pos) </span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec92b122ffcc1c0cdaba82b366e56f31"> 2563</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Input (0UL) </span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aadf2ae4579b46e620246722a301e7741"> 2564</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Output (1UL) </span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a052d2c4048ad288a2bf20ea9d82234"> 2565</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Clear (1UL) </span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Set as input pin 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab99c717d9488c9a6da0d4598ece431f8"> 2568</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Pos (13UL) </span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8eed34d6c15ce6d4a41ec23e5c0ea1c6"> 2569</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN13_Pos) </span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a12d1f351cf8d7509c1f13a3c32da70bb"> 2570</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Input (0UL) </span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0ff42bc4ad948dc0912d10bfa2ec537f"> 2571</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Output (1UL) </span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5c97ed506517a7481ffd657c492baed"> 2572</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Clear (1UL) </span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Set as input pin 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad396223ecaa140ec6a6bc183a877e6b8"> 2575</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Pos (12UL) </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6c87ce599dc879895adabb5f8e2eabbc"> 2576</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN12_Pos) </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af54c4cf45dd8400d1410b7336529534b"> 2577</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Input (0UL) </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#add98eb5e667037c79684a9b3338e99b2"> 2578</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Output (1UL) </span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a65c480394393e368d65dc19b880d60c1"> 2579</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Clear (1UL) </span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Set as input pin 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa2e271f903ae3895a373eaad585477c2"> 2582</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Pos (11UL) </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afd9e65c4bd927ffe12152993f3378d3d"> 2583</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN11_Pos) </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a123220321d35d9157fa7770615545b2d"> 2584</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Input (0UL) </span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a524dc3bf57ab753c34a7cdfac594cba3"> 2585</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Output (1UL) </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0832453cf9c86245d7da9fc2fd52c1ee"> 2586</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Clear (1UL) </span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Set as input pin 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad9cdfa695b39f7d7c7791c145163a343"> 2589</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Pos (10UL) </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0182c981a8d57ace821c10c331e1f605"> 2590</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN10_Pos) </span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8f40c4c82e62f961b3842fe37230b621"> 2591</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Input (0UL) </span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad4303e426b8fc48f5dbe1b7386e72052"> 2592</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Output (1UL) </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c376fae6bda059a1de9c80bb4712796"> 2593</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Clear (1UL) </span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Set as input pin 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad01e38df7a6bb1987617536461660d78"> 2596</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Pos (9UL) </span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acbe403c472f4ed5ec25eee14fc6d6529"> 2597</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN9_Pos) </span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afc2665e1a63294e42478124245cdbe9c"> 2598</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Input (0UL) </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a0bf5f1ce7830990f31b4cb2794f4d0"> 2599</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Output (1UL) </span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6c58cbedd15d06d788c315f945f4454d"> 2600</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Clear (1UL) </span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Set as input pin 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abc8b213ecd8924d3d9d15874f6670162"> 2603</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Pos (8UL) </span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec131c20edd874a9b79a707ce3c36e2c"> 2604</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN8_Pos) </span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f75ba75d2e3ab31a5e4619fcf7faf87"> 2605</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Input (0UL) </span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a819bbf4d067336bd7fd0512a3d581ad1"> 2606</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Output (1UL) </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29899fd5aded239daa17b355b17dbb3b"> 2607</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Clear (1UL) </span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Set as input pin 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a80ee7f365d65f869745199421af4f845"> 2610</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Pos (7UL) </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc18fd251dc911ec647b51f32632f130"> 2611</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN7_Pos) </span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4f18dcdb2e4527ff8f6c19ff666445a1"> 2612</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Input (0UL) </span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac9bca100b5a6d7bb69833805aa05744a"> 2613</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Output (1UL) </span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae2eb35fa87362c5dded9bba91e0d1f1c"> 2614</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Clear (1UL) </span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Set as input pin 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7242a541819e573a532d272b6885c667"> 2617</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Pos (6UL) </span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a625a2347271a9a1345a67e9bb2b1cbef"> 2618</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN6_Pos) </span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab82de9950b9e5ca0e00dda0ccd1214d7"> 2619</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Input (0UL) </span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa3f587350d3553df31080079cede5149"> 2620</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Output (1UL) </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab84c5a253d82caf6d8bdd8f9e49effaa"> 2621</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Clear (1UL) </span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Set as input pin 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a747abee04215d94462e162790e1641d8"> 2624</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Pos (5UL) </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab3d6a6f480694a606b916817c2282924"> 2625</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN5_Pos) </span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2794853dd01b3b52e84840ef25321efc"> 2626</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Input (0UL) </span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47551f6ca965f87dcddc1cd4bd151036"> 2627</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Output (1UL) </span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a61a3d4d9d83436814ebcb507055bd16c"> 2628</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Clear (1UL) </span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Set as input pin 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8fd601df9f74ca999911c116a40f4289"> 2631</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Pos (4UL) </span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab1c1568ac73c69d4a962998142848698"> 2632</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN4_Pos) </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a409fb099d2d844f64dd64da94d3161aa"> 2633</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Input (0UL) </span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec84df0f5996d898679f2e1583a2cb0d"> 2634</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Output (1UL) </span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90b28dea590529a6f0612fd2053d3043"> 2635</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Clear (1UL) </span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Set as input pin 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac48c52b92c529d879dca7a77d75381f4"> 2638</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Pos (3UL) </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad5b81b9662b4fc49cecf45ee1554804"> 2639</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN3_Pos) </span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3229d2c6a4ce3517b8a142896d7bca52"> 2640</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Input (0UL) </span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a861388ee72b436edd73fc0d4c821f115"> 2641</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Output (1UL) </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41ef481c3ab8cc96aeacef7f4991a2f2"> 2642</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Clear (1UL) </span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Set as input pin 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac103b4bf1c338dcb69260769590d99a9"> 2645</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Pos (2UL) </span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a93c506da26e1c98cbdde4e02ff61ac15"> 2646</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN2_Pos) </span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9e32da19193a3b40ce75af7db2e79da7"> 2647</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Input (0UL) </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a61b461d52dc94c47582e1be11165cb3c"> 2648</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Output (1UL) </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2fe922e887ff6144f93210787c961f94"> 2649</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Clear (1UL) </span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Set as input pin 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a611603a1431d20b5079d01c1f4736b10"> 2652</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Pos (1UL) </span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a717b4f2cd2700eb54cec2627c3c5d7d6"> 2653</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN1_Pos) </span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9528395b032c66de1872687b9a3c5d8"> 2654</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Input (0UL) </span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a20b5c84fca939ef2ae327bc2c310e6a0"> 2655</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Output (1UL) </span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3bb27d621f873f085317a52169f899ac"> 2656</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Clear (1UL) </span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Set as input pin 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0949d0bc6ae213fb095180aa52f9b090"> 2659</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Pos (0UL) </span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a53aaec9bf3ae89948109881befcad533"> 2660</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN0_Pos) </span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad5eab0623b0edb460a8eed6b3a675ced"> 2661</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Input (0UL) </span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aefb9af39fe0304c61aaa38886d9aeefd"> 2662</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Output (1UL) </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6387b6dced4c3a7e4de2a4fca2f4db30"> 2663</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Clear (1UL) </span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIO_PIN_CNF */</span><span class="preprocessor"></span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">/* Description: Configuration of GPIO pins. */</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">/* Bits 17..16 : Pin sensing mechanism. */</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5dfdf533deda488935eaab034d768c6"> 2669</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Pos (16UL) </span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9bcefa94cd7f8d1b97fa455749714178"> 2670</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Msk (0x3UL &lt;&lt; GPIO_PIN_CNF_SENSE_Pos) </span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a85019eafd6d08e45c21df4d2373e3c2e"> 2671</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Disabled (0x00UL) </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6f881ffae6565a0e034f4ea0ef9881c0"> 2672</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_High (0x02UL) </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a255ee163301fc20fe360161b4a1caf34"> 2673</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Low (0x03UL) </span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 10..8 : Drive configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a862f7fdd28b119ef7998ea89ab3462c3"> 2676</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_Pos (8UL) </span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a424cb1a2be2007de1c3ea750b9b56a5f"> 2677</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_Msk (0x7UL &lt;&lt; GPIO_PIN_CNF_DRIVE_Pos) </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3908c7097b41c6de938e28ebbe1b9b7f"> 2678</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_S0S1 (0x00UL) </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af7f2716a8ffa7df5aa738c11b7ba4697"> 2679</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_H0S1 (0x01UL) </span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abc55152bc30256ffa2744c18db377bec"> 2680</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_S0H1 (0x02UL) </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48bce248fcd53048093fc0adfb4f825b"> 2681</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_H0H1 (0x03UL) </span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa25d275d7c44d31b48f1b0d812f9e44e"> 2682</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_D0S1 (0x04UL) </span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa4c5f74910faf6a2f2ab3129105e68ec"> 2683</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_D0H1 (0x05UL) </span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a738c8e03807f1abe6268b63c5127e97c"> 2684</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_S0D1 (0x06UL) </span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a62bf131a3255059727cede41eb55421b"> 2685</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_H0D1 (0x07UL) </span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..2 : Pull-up or -down configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec13065c29f947ce3b168ad2bacde520"> 2688</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Pos (2UL) </span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6aebdaf800f4ea71544e370f3207d814"> 2689</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Msk (0x3UL &lt;&lt; GPIO_PIN_CNF_PULL_Pos) </span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a574dc7fb305282775ffbfefc066148d5"> 2690</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Disabled (0x00UL) </span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a885d95c133a842f71eee0652b42687cf"> 2691</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Pulldown (0x01UL) </span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5c88d5ef02e0786b6aedc686722780df"> 2692</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Pullup (0x03UL) </span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Connect or disconnect input path. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a164e0c7b593b75345a55eebe688ea3c0"> 2695</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Pos (1UL) </span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d9b95973ba2bd4c0ffd18dc5cfb05c2"> 2696</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Msk (0x1UL &lt;&lt; GPIO_PIN_CNF_INPUT_Pos) </span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aff8422a600953bf41273fa3a9934990d"> 2697</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Connect (0UL) </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae7f4f17d3c8e79fc8403c098cf5275c3"> 2698</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Disconnect (1UL) </span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Pin direction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac23e0c15047be69991574412400c9988"> 2701</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Pos (0UL) </span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad16b011bc8c9a86840a2353a37c89e5a"> 2702</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Msk (0x1UL &lt;&lt; GPIO_PIN_CNF_DIR_Pos) </span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c38365d851a49ce584499b77a41a00d"> 2703</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Input (0UL) </span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa698c160c5561d2da7085e1b77b8fe93"> 2704</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Output (1UL) </span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: GPIOTE */</span><span class="preprocessor"></span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">/* Description: GPIO tasks and events. */</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment">/* Register: GPIOTE_INTENSET */</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">/* Bit 31 : Enable interrupt on PORT event. */</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a38bfcb8758e83dedfa07dc8027b0e36d"> 2714</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Pos (31UL) </span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8d4cde0978fc02df65fb4f251189a10a"> 2715</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_PORT_Pos) </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa6d4abb8c65dc981c7e83a42056d22aa"> 2716</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Disabled (0UL) </span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1030aebe92156fe5950d27b44b4555e"> 2717</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Enabled (1UL) </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6eba1a9a49b4fc9a647348abf34acec4"> 2718</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Set (1UL) </span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable interrupt on IN[3] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90ebde279ab339c7d6b6500fc1e23309"> 2721</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Pos (3UL) </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac57d34b192bca8a5b79ddce4900dc7e6"> 2722</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN3_Pos) </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0ea8c71c57327c811566c2be057d27b6"> 2723</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Disabled (0UL) </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af83c80d4a2fe2a3ed50480f09f78d390"> 2724</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Enabled (1UL) </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea5a935b2c66fe925ce8bd58202a067d"> 2725</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Set (1UL) </span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable interrupt on IN[2] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95d555187086d55f7f96f5234c0943d4"> 2728</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Pos (2UL) </span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4cc679fbacb7025bd91af66ab6d90ab2"> 2729</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN2_Pos) </span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0def0ffa7c46b4de69e67fdc211f2bc6"> 2730</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Disabled (0UL) </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ca566b5586bd279fa494efbcf616d4f"> 2731</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Enabled (1UL) </span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f7130c77ee69110d1baeeea20088e2a"> 2732</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Set (1UL) </span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on IN[1] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af41ef8c11c50d6549cf486199dbc282c"> 2735</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Pos (1UL) </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5aaf0b8929f083935d3a8e244b1d24d9"> 2736</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN1_Pos) </span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae150ce876085059a09a2f3410e6def0f"> 2737</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Disabled (0UL) </span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a813b420d238545e88c8654f3db8b65cc"> 2738</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Enabled (1UL) </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af012ae3e2930e16ce285ab157ec2a2a2"> 2739</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Set (1UL) </span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable interrupt on IN[0] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8fdc8f17f5ec0abe002910569a188930"> 2742</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Pos (0UL) </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abadc43a6230dc4d27494b644996132aa"> 2743</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN0_Pos) </span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeaa331d5cb2300152e4c1241fb6eb9fd"> 2744</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Disabled (0UL) </span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8c63b6efe7a3873a7a8ff60b81ec07af"> 2745</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Enabled (1UL) </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1c2f8867729fad596ff156514e18457"> 2746</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Set (1UL) </span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIOTE_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment">/* Bit 31 : Disable interrupt on PORT event. */</span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae05e6c0484ed089adfd3020999c2b1e1"> 2752</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Pos (31UL) </span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd9dfd33f6ce25a8ead5d51b67ebcecb"> 2753</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_PORT_Pos) </span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd2a5e1ce35187b6a207c4bdb9d70d2e"> 2754</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Disabled (0UL) </span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5bf62d68464643d07d83534ee18c0046"> 2755</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Enabled (1UL) </span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8bc29931035869283e6b6f0609488b0f"> 2756</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Clear (1UL) </span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Disable interrupt on IN[3] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd228bd3a0ceb012862ee8b2aea4ec5b"> 2759</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Pos (3UL) </span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26c8a9e70513b621a02fc13e9a4cdcfc"> 2760</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN3_Pos) </span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6ab9fb8ecea37db501df9f78ae64eda9"> 2761</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Disabled (0UL) </span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8f00f3923f1f7167119844ece8a1ce07"> 2762</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Enabled (1UL) </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae69a40973ce4dd700cdba9f30287665c"> 2763</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Clear (1UL) </span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Disable interrupt on IN[2] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab6a3e9f97ea8fccaf319bca6c3d5bfb7"> 2766</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Pos (2UL) </span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a894c4eba56b59b08961f9f53710a3ea4"> 2767</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN2_Pos) </span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a60e82bf71329b62cc6ed739028bdd452"> 2768</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Disabled (0UL) </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aabbb499f6b5a1eb8e678d7366e70c996"> 2769</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Enabled (1UL) </span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7c514cd519a85b09b91c3f7deaadae47"> 2770</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Clear (1UL) </span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on IN[1] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0fbc32fca1e1a8b8386dc1a1ac20a9b6"> 2773</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Pos (1UL) </span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a92ca4d0569d65dddd0f236d1c5e21a2c"> 2774</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN1_Pos) </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a45b3b4da3aa18e292474f2bf91cfcbce"> 2775</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Disabled (0UL) </span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac033a4f3cbeaa565471f5306c1ed159b"> 2776</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Enabled (1UL) </span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9cba881b8c92192ed9a560d55a5ab175"> 2777</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Clear (1UL) </span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable interrupt on IN[0] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab76cf1780be1962a8590c082ea4692fc"> 2780</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Pos (0UL) </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe46f73b407aa0ef4c11db01185cbe1b"> 2781</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN0_Pos) </span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a604059c0a952de34d04d37f92ba8ba51"> 2782</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Disabled (0UL) </span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3ef521ffe8f6d4b2538b1e72ac1cd0be"> 2783</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Enabled (1UL) </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a5feacb63b2e063954980dbca71bc21"> 2784</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Clear (1UL) </span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIOTE_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment">/* Description: Channel configuration registers. */</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment">/* Bit 20 : Initial value of the output when the GPIOTE channel is configured as a Task. */</span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aabfceb01d8fd7aac84f0a7e392994a38"> 2790</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_Pos (20UL) </span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05f3731148ab366b737af0de3b6b8e64"> 2791</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL &lt;&lt; GPIOTE_CONFIG_OUTINIT_Pos) </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8009463b234413bac0ba4df58589bb31"> 2792</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_Low (0UL) </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48e700ae8e1b458642541f813df15fac"> 2793</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_High (1UL) </span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 17..16 : Effects on output when in Task mode, or events on input that generates an event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac7a4e0ad10f7e444f5251210b7fff65c"> 2796</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_Pos (16UL) </span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf91d13a3b24763646ceea734dd46f9a"> 2797</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_Msk (0x3UL &lt;&lt; GPIOTE_CONFIG_POLARITY_Pos) </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae01c4b295da1ed7bfe01532ab3ee599d"> 2798</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_None (0x00UL) </span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26bd31a282e2b4156a3cd9d06b195db6"> 2799</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_LoToHi (0x01UL) </span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad30093a9d2aed254961f6ee625b97b83"> 2800</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_HiToLo (0x02UL) </span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77aa2f0d116adf90eb4fba40180eaa2b"> 2801</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_Toggle (0x03UL) </span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 12..8 : Pin select. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad14ec1a398e129bb66930668066b5f7a"> 2804</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_PSEL_Pos (8UL) </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0779601db6dca3b7ba1ae8cdae43588e"> 2805</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_PSEL_Msk (0x1FUL &lt;&lt; GPIOTE_CONFIG_PSEL_Pos) </span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afac6838bbd8ae5e4a1eecd82a13eb6e8"> 2808</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Pos (0UL) </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0de80cfc4e38665f0b885cc0ad3d9d7"> 2809</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Msk (0x3UL &lt;&lt; GPIOTE_CONFIG_MODE_Pos) </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f9484e4a93a2b5222772ee639123ab3"> 2810</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Disabled (0x00UL) </span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4267e71624848b0c2779cd9fd1b8faff"> 2811</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Event (0x01UL) </span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31a4d8e309081814514c04acb5e776a3"> 2812</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Task (0x03UL) </span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: GPIOTE_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aead650816ca8006a82a5e233e597c63c"> 2818</a></span>&#160;<span class="preprocessor">#define GPIOTE_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ce0c20f55e340a0dc36ac7e49d80063"> 2819</a></span>&#160;<span class="preprocessor">#define GPIOTE_POWER_POWER_Msk (0x1UL &lt;&lt; GPIOTE_POWER_POWER_Pos) </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c6df350dd5ad07cc0e017d9f9110c20"> 2820</a></span>&#160;<span class="preprocessor">#define GPIOTE_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ece18da24eaebb9035718151069612c"> 2821</a></span>&#160;<span class="preprocessor">#define GPIOTE_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: LPCOMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">/* Description: Low power comparator. */</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">/* Register: LPCOMP_SHORTS */</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">/* Description: Shortcuts for the LPCOMP. */</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">/* Bit 4 : Shortcut between CROSS event and STOP task. */</span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23bd1887efecb7475f5f1e971f260b13"> 2831</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_CROSS_STOP_Pos (4UL) </span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aac9d4caa87903f288f35ab2b7b8c05e4"> 2832</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_CROSS_STOP_Msk (0x1UL &lt;&lt; LPCOMP_SHORTS_CROSS_STOP_Pos) </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a735576b40b0342e9d8ca0dcf84affa5b"> 2833</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_CROSS_STOP_Disabled (0UL) </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77bc8581eac70454f4f4782e48d301a9"> 2834</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_CROSS_STOP_Enabled (1UL) </span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between UP event and STOP task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2ff63782bf8dda1071ce8ff0fa51293c"> 2837</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_UP_STOP_Pos (3UL) </span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1fa3e059754cc235393bec1addb09222"> 2838</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_UP_STOP_Msk (0x1UL &lt;&lt; LPCOMP_SHORTS_UP_STOP_Pos) </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25b76a455f92a35057602dac4710c4e4"> 2839</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_UP_STOP_Disabled (0UL) </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0217a976c2760a040539eb4d37c00d20"> 2840</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_UP_STOP_Enabled (1UL) </span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Shortcut between DOWN event and STOP task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a61a81de0afdee1e2e7b892a9a1f111bc"> 2843</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_DOWN_STOP_Pos (2UL) </span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a54cdc6b7d250af24ba14fc836f2c9dba"> 2844</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_DOWN_STOP_Msk (0x1UL &lt;&lt; LPCOMP_SHORTS_DOWN_STOP_Pos) </span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7dbc66b7584a2d7fa9c6790629bbe8c8"> 2845</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_DOWN_STOP_Disabled (0UL) </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d26ec32db661fff1765b4acf4238127"> 2846</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_DOWN_STOP_Enabled (1UL) </span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between RADY event and STOP task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afe5e9299fae1a201123a61d0f632fa7f"> 2849</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_STOP_Pos (1UL) </span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2efcc91d296faad3af667ac54d4c8112"> 2850</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_STOP_Msk (0x1UL &lt;&lt; LPCOMP_SHORTS_READY_STOP_Pos) </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a563866e3e870b6d070a98aa394229860"> 2851</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_STOP_Disabled (0UL) </span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a68dd5c4192e233a47fe0f961baca89a4"> 2852</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_STOP_Enabled (1UL) </span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between READY event and SAMPLE task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf638e005af58daa004ab6dea3073426"> 2855</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_SAMPLE_Pos (0UL) </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7d157085f7111f0841efe1fe1a925b48"> 2856</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_SAMPLE_Msk (0x1UL &lt;&lt; LPCOMP_SHORTS_READY_SAMPLE_Pos) </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a22e9beed8ae381b42710647e9eaceb6f"> 2857</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_SAMPLE_Disabled (0UL) </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab75840d8d64e3444557973dc6a97119d"> 2858</a></span>&#160;<span class="preprocessor">#define LPCOMP_SHORTS_READY_SAMPLE_Enabled (1UL) </span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">/* Bit 3 : Enable interrupt on CROSS event. */</span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5de8840ad68c654380250042f1cb80f5"> 2864</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_CROSS_Pos (3UL) </span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c5007de2de12d01934c0b569acb065f"> 2865</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_CROSS_Msk (0x1UL &lt;&lt; LPCOMP_INTENSET_CROSS_Pos) </span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4863a1ea10965a32690d5c00afb19221"> 2866</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_CROSS_Disabled (0UL) </span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae374a1fb84675a65d7d8e7b91bdd28fa"> 2867</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_CROSS_Enabled (1UL) </span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e8bbb1500106fdfae302fb6c287a3c1"> 2868</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_CROSS_Set (1UL) </span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable interrupt on UP event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31f3d36ee96d5e5f932d64de126b132c"> 2871</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_UP_Pos (2UL) </span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d43a857bf875ca2b790a5323c1ae767"> 2872</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_UP_Msk (0x1UL &lt;&lt; LPCOMP_INTENSET_UP_Pos) </span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72721025e26bff75b97de65e0ebef570"> 2873</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_UP_Disabled (0UL) </span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1e2ab40c44556176cc167033b301a10"> 2874</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_UP_Enabled (1UL) </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25e2a84c7fe4147ac958d973fcc7e9b1"> 2875</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_UP_Set (1UL) </span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on DOWN event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2bcf0d9e14dd238943b3cacdbf16f473"> 2878</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_DOWN_Pos (1UL) </span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a196977ea0ffdc84f17fea3e19cb081ab"> 2879</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_DOWN_Msk (0x1UL &lt;&lt; LPCOMP_INTENSET_DOWN_Pos) </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a17bb53c45748f080c011e30729df0f33"> 2880</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_DOWN_Disabled (0UL) </span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab1887d0d36060551ee6b59f35eaf0462"> 2881</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_DOWN_Enabled (1UL) </span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ccc4ffcb5d566b4f98dc76c95f189cc"> 2882</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_DOWN_Set (1UL) </span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable interrupt on READY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa8bd7f073ca13e8faa5595616664a63b"> 2885</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_READY_Pos (0UL) </span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af3d855085f6b1d39c3dee09757e3d10c"> 2886</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_READY_Msk (0x1UL &lt;&lt; LPCOMP_INTENSET_READY_Pos) </span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad52fa21be57b330c4f4e67901ff81bd"> 2887</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_READY_Disabled (0UL) </span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a308e2e8aa3ee2905d88260c228a31b25"> 2888</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_READY_Enabled (1UL) </span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a71442f62151856ddea11ba1381bedd61"> 2889</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENSET_READY_Set (1UL) </span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">/* Bit 3 : Disable interrupt on CROSS event. */</span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac0bc6713c6ebe8e02897b43ce4722bd4"> 2895</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_CROSS_Pos (3UL) </span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a599fd93ad27d702e2b82e55b982a5488"> 2896</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_CROSS_Msk (0x1UL &lt;&lt; LPCOMP_INTENCLR_CROSS_Pos) </span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae191dd89417057d56ba2da7d40bb9870"> 2897</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_CROSS_Disabled (0UL) </span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac11ddce713b74ea5d9abe891e4eb9707"> 2898</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_CROSS_Enabled (1UL) </span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9929545bb9d7569955773e9355f604af"> 2899</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_CROSS_Clear (1UL) </span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Disable interrupt on UP event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac2d6e48177789d87b8bd2ff8582319de"> 2902</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_UP_Pos (2UL) </span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af48a12ff5219f809fc60a7ed941a0c90"> 2903</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_UP_Msk (0x1UL &lt;&lt; LPCOMP_INTENCLR_UP_Pos) </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac15b5e98733bf2fbcfb0d79a84e2d974"> 2904</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_UP_Disabled (0UL) </span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5246fcac7f99c808cb21b0734193ce0"> 2905</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_UP_Enabled (1UL) </span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8deda8a8f4963db4edcd033fb4e1662e"> 2906</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_UP_Clear (1UL) </span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on DOWN event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd3b53a2039a32e65c6195e0853e5160"> 2909</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_DOWN_Pos (1UL) </span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6cc78bc4a8e7e5531945d77b49476023"> 2910</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_DOWN_Msk (0x1UL &lt;&lt; LPCOMP_INTENCLR_DOWN_Pos) </span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46e447541913d32a9eccb687d4f00ef6"> 2911</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_DOWN_Disabled (0UL) </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a35c3875270268602ef9afc7052cfa076"> 2912</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_DOWN_Enabled (1UL) </span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4bcc74dfac388b6254b05266426b112b"> 2913</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_DOWN_Clear (1UL) </span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable interrupt on READY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76431488ec6434fb87ad69962d5fe656"> 2916</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_READY_Pos (0UL) </span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acbf3f3475c8a3789b948846b3c33f3ad"> 2917</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_READY_Msk (0x1UL &lt;&lt; LPCOMP_INTENCLR_READY_Pos) </span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac2c06b552c028d5a614fa0b96370fd9e"> 2918</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_READY_Disabled (0UL) </span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad76f623016b24ab802416f9dc9fd073d"> 2919</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_READY_Enabled (1UL) </span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab8540f30b569363b96426be0c36da410"> 2920</a></span>&#160;<span class="preprocessor">#define LPCOMP_INTENCLR_READY_Clear (1UL) </span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_RESULT */</span><span class="preprocessor"></span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment">/* Description: Result of last compare. */</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">/* Bit 0 : Result of last compare. Decision point SAMPLE task. */</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad504280e20c4e5ab3e143ca43f862b69"> 2926</a></span>&#160;<span class="preprocessor">#define LPCOMP_RESULT_RESULT_Pos (0UL) </span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0749122f0277c0360c31b19098690674"> 2927</a></span>&#160;<span class="preprocessor">#define LPCOMP_RESULT_RESULT_Msk (0x1UL &lt;&lt; LPCOMP_RESULT_RESULT_Pos) </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5be805876ab73783fa9c712286e88186"> 2928</a></span>&#160;<span class="preprocessor">#define LPCOMP_RESULT_RESULT_Bellow (0UL) </span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#add34030c8e7a746231e8e15d5ce28e5c"> 2929</a></span>&#160;<span class="preprocessor">#define LPCOMP_RESULT_RESULT_Above (1UL) </span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="comment">/* Description: Enable the LPCOMP. */</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="comment">/* Bits 1..0 : Enable or disable LPCOMP. */</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5b6343302f05d07c1da311436455c844"> 2935</a></span>&#160;<span class="preprocessor">#define LPCOMP_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af3413011070eb1de4837d70973c0beda"> 2936</a></span>&#160;<span class="preprocessor">#define LPCOMP_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; LPCOMP_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a233b0fdd8325a8963c51dd3d42184d2f"> 2937</a></span>&#160;<span class="preprocessor">#define LPCOMP_ENABLE_ENABLE_Disabled (0x00UL) </span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9eb4f2d598903b75fd70f58d663157b3"> 2938</a></span>&#160;<span class="preprocessor">#define LPCOMP_ENABLE_ENABLE_Enabled (0x01UL) </span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_PSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment">/* Description: Input pin select. */</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment">/* Bits 2..0 : Analog input pin select. */</span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f5057ca39e499efb665b0bc24a179df"> 2944</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_Pos (0UL) </span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9b05687aa7c0a53885b923f9f9ea422"> 2945</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_Msk (0x7UL &lt;&lt; LPCOMP_PSEL_PSEL_Pos) </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3ed982173abb9a7427df510bb4f5025f"> 2946</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput0 (0UL) </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d058c10e81b3436978478aa31d54dcb"> 2947</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput1 (1UL) </span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abaa22cf6b50e25254e72e64eb9181975"> 2948</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput2 (2UL) </span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0992dc1a476f1b60853cbc6f76a24e45"> 2949</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput3 (3UL) </span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a379e07a63824346c9335ef70db697d73"> 2950</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput4 (4UL) </span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5a200f93d3b06aabfb833c59c18541b3"> 2951</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput5 (5UL) </span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac80496bf4c88752b9a6bec1d03b9e5ef"> 2952</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput6 (6UL) </span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a07b4e7457c5145e689042e459f3eabda"> 2953</a></span>&#160;<span class="preprocessor">#define LPCOMP_PSEL_PSEL_AnalogInput7 (7UL) </span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_REFSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">/* Description: Reference select. */</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">/* Bits 2..0 : Reference select. */</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8fd8ccef8730174fffad4e15e153f05c"> 2959</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Pos (0UL) </span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acf6471fb16b0acda62c673f6b4bf3a8e"> 2960</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_Msk (0x7UL &lt;&lt; LPCOMP_REFSEL_REFSEL_Pos) </span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b5d884cdf47c0929a9c1ca7f450deb5"> 2961</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling (0UL) </span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6bd860c9d2598a25ffef515d954b6606"> 2962</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling (1UL) </span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0f82c85fa6e11cda0c2deb76abe0959e"> 2963</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling (2UL) </span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa07d36e2bfebcad38bfdb017a61b6826"> 2964</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling (3UL) </span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3ace8419f5d65c2ad7cfd85b55f89fbf"> 2965</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling (4UL) </span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24064bdadcfbec5ec62af1220d0387b7"> 2966</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling (5UL) </span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79d23b8f406dbf77ab6a03230e2046a5"> 2967</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling (6UL) </span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a588bae21f119483bea5b0c47a7e7719f"> 2968</a></span>&#160;<span class="preprocessor">#define LPCOMP_REFSEL_REFSEL_ARef (7UL) </span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_EXTREFSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment">/* Description: External reference select. */</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment">/* Bit 0 : External analog reference pin selection. */</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c153b11095922b2a00d0e26727c21ee"> 2974</a></span>&#160;<span class="preprocessor">#define LPCOMP_EXTREFSEL_EXTREFSEL_Pos (0UL) </span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ee95d29304613461ccee81630744cfc"> 2975</a></span>&#160;<span class="preprocessor">#define LPCOMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL &lt;&lt; LPCOMP_EXTREFSEL_EXTREFSEL_Pos) </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a87b8db235434d02870f2af8718317e7f"> 2976</a></span>&#160;<span class="preprocessor">#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) </span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66e58424628487c9f4904fabc761b079"> 2977</a></span>&#160;<span class="preprocessor">#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) </span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_ANADETECT */</span><span class="preprocessor"></span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment">/* Description: Analog detect configuration. */</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment">/* Bits 1..0 : Analog detect configuration. */</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae38009f6bf02737a505c4b90208ccdbf"> 2983</a></span>&#160;<span class="preprocessor">#define LPCOMP_ANADETECT_ANADETECT_Pos (0UL) </span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aff5b12ab3a4699783343241be0c4d5b2"> 2984</a></span>&#160;<span class="preprocessor">#define LPCOMP_ANADETECT_ANADETECT_Msk (0x3UL &lt;&lt; LPCOMP_ANADETECT_ANADETECT_Pos) </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ddf2cd78f6677517bd2ed3555982310"> 2985</a></span>&#160;<span class="preprocessor">#define LPCOMP_ANADETECT_ANADETECT_Cross (0UL) </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1aff6639c51f6900339b387615897177"> 2986</a></span>&#160;<span class="preprocessor">#define LPCOMP_ANADETECT_ANADETECT_Up (1UL) </span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab466a4c60a9e4d540793c409cbfe49c5"> 2987</a></span>&#160;<span class="preprocessor">#define LPCOMP_ANADETECT_ANADETECT_Down (2UL) </span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: LPCOMP_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a640739f06e7d58cdc4d6d0ab61f4bbd5"> 2993</a></span>&#160;<span class="preprocessor">#define LPCOMP_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89148b163c71399bad5be5237e7dd3ef"> 2994</a></span>&#160;<span class="preprocessor">#define LPCOMP_POWER_POWER_Msk (0x1UL &lt;&lt; LPCOMP_POWER_POWER_Pos) </span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7edcdd45c1b5fd3942017cc4d7bf39b2"> 2995</a></span>&#160;<span class="preprocessor">#define LPCOMP_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acf46a4dfc7160cd9e1f8ea3bd17a80bb"> 2996</a></span>&#160;<span class="preprocessor">#define LPCOMP_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: MPU */</span><span class="preprocessor"></span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="comment">/* Description: Memory Protection Unit. */</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">/* Register: MPU_PERR0 */</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">/* Description: Configuration of peripherals in mpu regions. */</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">/* Bit 31 : PPI region configuration. */</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6f1c958b4f3e0d3c596a6c7c72ab4d8"> 3006</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_PPI_Pos (31UL) </span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae14f2479c9e7078c35e5642b48dbdbff"> 3007</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_PPI_Msk (0x1UL &lt;&lt; MPU_PERR0_PPI_Pos) </span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a2625c9d3bd529fbf1681624dc1c27b"> 3008</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_PPI_InRegion1 (0UL) </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a16c430196e9532ea482d15252317ab4c"> 3009</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_PPI_InRegion0 (1UL) </span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : NVMC region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab78889790f85923b47c8498877d7455e"> 3012</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_NVMC_Pos (30UL) </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af97184625c4ff0e3b05a1a377a14463d"> 3013</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_NVMC_Msk (0x1UL &lt;&lt; MPU_PERR0_NVMC_Pos) </span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af334f69c6bfe803c74d945cc6c05cf44"> 3014</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_NVMC_InRegion1 (0UL) </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af174221f75219e7edddf56a5b022353b"> 3015</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_NVMC_InRegion0 (1UL) </span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : LPCOMP region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a32fe83b17e4cd1923ce1b8ba46c4f4fa"> 3018</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_LPCOMP_Pos (19UL) </span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a16c8e1676551ff5f2a74595e35e04a78"> 3019</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_LPCOMP_Msk (0x1UL &lt;&lt; MPU_PERR0_LPCOMP_Pos) </span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aba69a20b9c467c417b6db66e1c98814a"> 3020</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_LPCOMP_InRegion1 (0UL) </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9eea8f8a2474d61a721c06b398308bd"> 3021</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_LPCOMP_InRegion0 (1UL) </span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : QDEC region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa15617d688181507a75d39a321ec56be"> 3024</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_QDEC_Pos (18UL) </span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#accd240670951237ad8e9ed55c67a0688"> 3025</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_QDEC_Msk (0x1UL &lt;&lt; MPU_PERR0_QDEC_Pos) </span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af17cccd59f1a4839c9d3f2b05d13b06e"> 3026</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_QDEC_InRegion1 (0UL) </span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab2ae32d38217b1b7171cc68234f77688"> 3027</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_QDEC_InRegion0 (1UL) </span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : RTC1 region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ee5bc183b08bb2f190c973cdf1927bc"> 3030</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RTC1_Pos (17UL) </span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa4b3f011c6c1f0c9c2d15f4e8eac1029"> 3031</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RTC1_Msk (0x1UL &lt;&lt; MPU_PERR0_RTC1_Pos) </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad4c5eccb30414fa50f5f388e3594d113"> 3032</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RTC1_InRegion1 (0UL) </span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1daca41d5100da416c4bc68116e6477c"> 3033</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RTC1_InRegion0 (1UL) </span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : WDT region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7343132bf259a60c76bea1277bead24b"> 3036</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_WDT_Pos (16UL) </span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af7463e3a394a7fd837aa79e848083363"> 3037</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_WDT_Msk (0x1UL &lt;&lt; MPU_PERR0_WDT_Pos) </span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a62fd3537077235e62b96bc228d705fd9"> 3038</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_WDT_InRegion1 (0UL) </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae2ecd55a72092f4e2ae7cd57349df2fa"> 3039</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_WDT_InRegion0 (1UL) </span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : CCM and AAR region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a306e30f62b067a30013fb77bf599750c"> 3042</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_CCM_AAR_Pos (15UL) </span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a34269e5ebd7f4a5e6f8e849107a0e8db"> 3043</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_CCM_AAR_Msk (0x1UL &lt;&lt; MPU_PERR0_CCM_AAR_Pos) </span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace3df98c76a9b39313d9e378d03f221b"> 3044</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_CCM_AAR_InRegion1 (0UL) </span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a600ac81fa22cf984a6e82dcff5ea4368"> 3045</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_CCM_AAR_InRegion0 (1UL) </span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : ECB region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f568bf1ea36626e5d5ebaccef318663"> 3048</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_ECB_Pos (14UL) </span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24a7a0db822277aa33df880a458d9e8e"> 3049</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_ECB_Msk (0x1UL &lt;&lt; MPU_PERR0_ECB_Pos) </span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a35f21cd262b376cb3ed8f660a8a87c4e"> 3050</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_ECB_InRegion1 (0UL) </span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f1765cab4f9da444c58c1755505deab"> 3051</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_ECB_InRegion0 (1UL) </span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : RNG region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb039627b67991325108d563472b7d9b"> 3054</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RNG_Pos (13UL) </span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af3f1e30748cc3195cad9404171a2abd9"> 3055</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RNG_Msk (0x1UL &lt;&lt; MPU_PERR0_RNG_Pos) </span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8486122aa9afb10d51245d1eb87a4e8c"> 3056</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RNG_InRegion1 (0UL) </span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#affae8b02617d42b2d8fdb434f668a8fb"> 3057</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RNG_InRegion0 (1UL) </span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : TEMP region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4272059e89df7f041bb20dfab972dce5"> 3060</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TEMP_Pos (12UL) </span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad44aa27aae6108314f4b8044151e8c15"> 3061</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TEMP_Msk (0x1UL &lt;&lt; MPU_PERR0_TEMP_Pos) </span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a18fe50d1395c5b8cceef8dd09dc6f5e0"> 3062</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TEMP_InRegion1 (0UL) </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1c7507aee35e7e4d9feab1c1759c6084"> 3063</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TEMP_InRegion0 (1UL) </span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : RTC0 region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1df42c9b1d07bfff5adb7241a7089e91"> 3066</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RTC0_Pos (11UL) </span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5cb8604db48794416f7768f644c854a1"> 3067</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RTC0_Msk (0x1UL &lt;&lt; MPU_PERR0_RTC0_Pos) </span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7f3a815c0a6a0872e700152ad1c0e366"> 3068</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RTC0_InRegion1 (0UL) </span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acf0467ef2312403f0a6de054d551fcda"> 3069</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RTC0_InRegion0 (1UL) </span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : TIMER2 region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab77c0f50ce2b8424459850f21fbafdab"> 3072</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER2_Pos (10UL) </span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abdede9a87dea3d000ed59ed91c6da5c3"> 3073</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER2_Msk (0x1UL &lt;&lt; MPU_PERR0_TIMER2_Pos) </span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9878f907fc7085eea36bc44cc5484a17"> 3074</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER2_InRegion1 (0UL) </span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1abddc37e3d64c7e3fc582d913fb22b6"> 3075</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER2_InRegion0 (1UL) </span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : TIMER1 region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a524a27c22f85a3800bfe775f2a6d8053"> 3078</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER1_Pos (9UL) </span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88ae81312ad3697250cba4df506777ca"> 3079</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER1_Msk (0x1UL &lt;&lt; MPU_PERR0_TIMER1_Pos) </span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a624030733ac471fe627de679072ad46d"> 3080</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER1_InRegion1 (0UL) </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a04f3c82f1d5e9e03c185b07231351e1f"> 3081</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER1_InRegion0 (1UL) </span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : TIMER0 region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a405c595f47b8974da14c25d5484cff30"> 3084</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER0_Pos (8UL) </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac9722943475cf30183da2994c2052366"> 3085</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER0_Msk (0x1UL &lt;&lt; MPU_PERR0_TIMER0_Pos) </span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a03bcd5ecc23449bb16624efb7af3f15e"> 3086</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER0_InRegion1 (0UL) </span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2236692371a6705ea7c09ea960c786ef"> 3087</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_TIMER0_InRegion0 (1UL) </span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : ADC region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9dc3c7ad2e4091f85197c5dfc72a475b"> 3090</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_ADC_Pos (7UL) </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a874183635867c453ff4aa78d0b1efe18"> 3091</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_ADC_Msk (0x1UL &lt;&lt; MPU_PERR0_ADC_Pos) </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7fb293ca5c15387513183cb76e42b6dd"> 3092</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_ADC_InRegion1 (0UL) </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76713c4a92a4ad372c092f9c36c69da0"> 3093</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_ADC_InRegion0 (1UL) </span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : GPIOTE region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae5467249f6028bb9efdc66c5a58ba979"> 3096</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_GPIOTE_Pos (6UL) </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13992ae72bd34b52438f0a6a76019a42"> 3097</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_GPIOTE_Msk (0x1UL &lt;&lt; MPU_PERR0_GPIOTE_Pos) </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac19773c2a00e41d314105d9a755fdee1"> 3098</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_GPIOTE_InRegion1 (0UL) </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89da28a16ec5272a09b0021493a9b0a4"> 3099</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_GPIOTE_InRegion0 (1UL) </span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : SPI1 and TWI1 region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a663a15fa84cd44e72d08322d6a2fcfb0"> 3102</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_SPI1_TWI1_Pos (4UL) </span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a64422970ad3202740d17dfc8533238cc"> 3103</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_SPI1_TWI1_Msk (0x1UL &lt;&lt; MPU_PERR0_SPI1_TWI1_Pos) </span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ad6fa0f5afb48f8bbe446c1a19a5e02"> 3104</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_SPI1_TWI1_InRegion1 (0UL) </span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a464a5fa14a7f3ce6ff031aab951e88c7"> 3105</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_SPI1_TWI1_InRegion0 (1UL) </span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : SPI0 and TWI0 region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a30fc6e04f7d0bad1550591b680f9b2ec"> 3108</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_SPI0_TWI0_Pos (3UL) </span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a595bfb825bd6a0198b130088e9f671cf"> 3109</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_SPI0_TWI0_Msk (0x1UL &lt;&lt; MPU_PERR0_SPI0_TWI0_Pos) </span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abac468eb8144c2add0b07af2403449f7"> 3110</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_SPI0_TWI0_InRegion1 (0UL) </span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae52bf560a00f01537921668cb5d91ec6"> 3111</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_SPI0_TWI0_InRegion0 (1UL) </span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : UART0 region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa785343de6232c6e308ba08531e6d88e"> 3114</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_UART0_Pos (2UL) </span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab4a631ccf8f3be5e727a613ecae65705"> 3115</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_UART0_Msk (0x1UL &lt;&lt; MPU_PERR0_UART0_Pos) </span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23675d31fc1eccbfd5035d07753bf105"> 3116</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_UART0_InRegion1 (0UL) </span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a03ae1fda833b454ef1e2fbc3d27c5915"> 3117</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_UART0_InRegion0 (1UL) </span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : RADIO region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0215689247b40d56265696c53a642885"> 3120</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RADIO_Pos (1UL) </span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4434c4b85a32f6ab934e16c995fc0a0a"> 3121</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RADIO_Msk (0x1UL &lt;&lt; MPU_PERR0_RADIO_Pos) </span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26ae36ddc4a9d1917296740d3bde4832"> 3122</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RADIO_InRegion1 (0UL) </span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af89798db7333cc3fb80c45185620db0e"> 3123</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_RADIO_InRegion0 (1UL) </span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : POWER_CLOCK region configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42e4b6aaa6af3ab953817627a01cc446"> 3126</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_POWER_CLOCK_Pos (0UL) </span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43d87f5b4ad7c9c8152365075e18c19a"> 3127</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_POWER_CLOCK_Msk (0x1UL &lt;&lt; MPU_PERR0_POWER_CLOCK_Pos) </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab52155789b97b3b6a66fe4a987211f95"> 3128</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_POWER_CLOCK_InRegion1 (0UL) </span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac6f950b50354ea348e67723ff6f5ae89"> 3129</a></span>&#160;<span class="preprocessor">#define MPU_PERR0_POWER_CLOCK_InRegion0 (1UL) </span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MPU_PROTENSET0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment">/* Description: Erase and write protection bit enable set register. */</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment">/* Bit 31 : Protection enable for region 31. */</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d06b413c9a93d656151d4424d2d3219"> 3135</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG31_Pos (31UL) </span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afe8ce3fa4aa924237bfa3fc24d3bfb4b"> 3136</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG31_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG31_Pos) </span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a251b6ecf72659afc34cbece40b401c"> 3137</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG31_Disabled (0UL) </span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a775a4c124306dbb1bccbcae036116a7a"> 3138</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG31_Enabled (1UL) </span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73f572a06c71718a13cbb892c7d6ae9d"> 3139</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG31_Set (1UL) </span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Protection enable for region 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8a9fe49b8235ccfaa245a8d10fdad5ac"> 3142</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG30_Pos (30UL) </span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af4ce757924c62cf0f41ee5998ad56d97"> 3143</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG30_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG30_Pos) </span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a4691d9a0ea27ec7c5c4f0667e9a9ce"> 3144</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG30_Disabled (0UL) </span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac639d76d51b8fb92b18c241a00a56567"> 3145</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG30_Enabled (1UL) </span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1624fe02192230ad9a7e829fa66549f0"> 3146</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG30_Set (1UL) </span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Protection enable for region 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6db89e482a324d7265d19ae6a4173c6d"> 3149</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG29_Pos (29UL) </span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad300abf1ec248f6b5a1ea823855c281f"> 3150</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG29_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG29_Pos) </span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a250585648ab3a61570a2b3a3c190cbe4"> 3151</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG29_Disabled (0UL) </span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1cc4d6110a2a77b0c12b2d81eceaaf77"> 3152</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG29_Enabled (1UL) </span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa37a0a2618b361c3830ae0bb1e116e49"> 3153</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG29_Set (1UL) </span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Protection enable for region 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab263b6152b529468b9b41bdab51debb5"> 3156</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG28_Pos (28UL) </span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6dd6f4e8a690ebf02eeabffa0b19d79f"> 3157</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG28_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG28_Pos) </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3109d7977f7fcade4ac04be23bc051b2"> 3158</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG28_Disabled (0UL) </span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a82c8b58892df3f8851d814c81991d017"> 3159</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG28_Enabled (1UL) </span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af9f812021a9cb076f4a23eff2e367d3c"> 3160</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG28_Set (1UL) </span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Protection enable for region 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab701c6fa180415f2cf440defd11ceb82"> 3163</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG27_Pos (27UL) </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae824f115480c998a14178216e094838e"> 3164</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG27_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG27_Pos) </span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adc20fbbf8af32ed5ccc020b6751ac708"> 3165</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG27_Disabled (0UL) </span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef68d3536cc822c00a9f51b7796524d6"> 3166</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG27_Enabled (1UL) </span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a670d848a7d55d8021bf1a7cc0583bc3a"> 3167</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG27_Set (1UL) </span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Protection enable for region 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3850fc70a666366ff2f0bcf10c55780b"> 3170</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG26_Pos (26UL) </span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a36911c822509416c7151472e2318a4ab"> 3171</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG26_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG26_Pos) </span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad1f870334a00a7119854690835f73d6d"> 3172</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG26_Disabled (0UL) </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6cc0b0c131dc6d9e2f559354176a28bf"> 3173</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG26_Enabled (1UL) </span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca923ef29055bbb5deff97852ad0a370"> 3174</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG26_Set (1UL) </span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Protection enable for region 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af53f55dc43cea90161a79b42ee8fe645"> 3177</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG25_Pos (25UL) </span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9697e1edbdf18edb234bce866b5b66d8"> 3178</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG25_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG25_Pos) </span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a62b8132a62239dc654f9bb4a96b0bb29"> 3179</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG25_Disabled (0UL) </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a15e977a563bd54388250653eea907884"> 3180</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG25_Enabled (1UL) </span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a53afb7f332f21498f8d487287ed75677"> 3181</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG25_Set (1UL) </span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Protection enable for region 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a07f895182b6b792737e8dd4effc7d0f8"> 3184</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG24_Pos (24UL) </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29176c32f5de0672a35226c59812fb48"> 3185</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG24_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG24_Pos) </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aecb0fa962005b287cd9178a1763679dc"> 3186</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG24_Disabled (0UL) </span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0de7277f23cae6b3b9021c9c1a593ffc"> 3187</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG24_Enabled (1UL) </span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13995d6117dbfd6062b682b0db0c18d3"> 3188</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG24_Set (1UL) </span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Protection enable for region 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa13f9e7329fd44b20f99eb46d7be5d0"> 3191</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG23_Pos (23UL) </span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac12800f1c9f5fd149b10c08beb932007"> 3192</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG23_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG23_Pos) </span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a17660603220157c5442f3eca87f9366d"> 3193</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG23_Disabled (0UL) </span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adebe659207a198f521ab745e74776f2c"> 3194</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG23_Enabled (1UL) </span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae48be52b5be815e29fe88ef30bcce8ba"> 3195</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG23_Set (1UL) </span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Protection enable for region 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe0ec0469123aa032792143cee0d0077"> 3198</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG22_Pos (22UL) </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4045309aecf551acb91b70c480dbeadb"> 3199</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG22_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG22_Pos) </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af67a7478968b27e8dd551f9c2d19a33c"> 3200</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG22_Disabled (0UL) </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a57094568a8325859ad67762c1ea374bd"> 3201</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG22_Enabled (1UL) </span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d61c71b25edead2c2a85ff4942d68ab"> 3202</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG22_Set (1UL) </span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Protection enable for region 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24dd4bc707e9d80252232c935e3d6382"> 3205</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG21_Pos (21UL) </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3ec62db0831e935d8572c753e37eb847"> 3206</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG21_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG21_Pos) </span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a71897c82019eb669204ba6cd74b677c2"> 3207</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG21_Disabled (0UL) </span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a102108f173b98a8249156e50ccc42f"> 3208</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG21_Enabled (1UL) </span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afdd7c3cd0ae46679bfec84f20b5b1ab6"> 3209</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG21_Set (1UL) </span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Protection enable for region 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a1405ab1b096d20fc5fe755722e90ad"> 3212</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG20_Pos (20UL) </span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae1e8ca32c4b52aff5f67ce6ad3415373"> 3213</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG20_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG20_Pos) </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae19e94c8533494cf66a24b1454a7db8a"> 3214</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG20_Disabled (0UL) </span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae584c50813a8b8e3c79df8acaed14a6b"> 3215</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG20_Enabled (1UL) </span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a76a15ac052d4cf7f5e2f10825e8d9a"> 3216</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG20_Set (1UL) </span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Protection enable for region 19. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a810875dbf7ca8f37bb7bdc994798d2c9"> 3219</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG19_Pos (19UL) </span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3b9b6c0e7fe485a23745e0b81adc8851"> 3220</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG19_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG19_Pos) </span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42727bc2e3cdbfcbb47f9f11bbb35c2e"> 3221</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG19_Disabled (0UL) </span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b5e450ebc5be2eb2b9945d619e19ee7"> 3222</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG19_Enabled (1UL) </span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa3de7c97ae95de2774a746a01a502750"> 3223</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG19_Set (1UL) </span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Protection enable for region 18. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7d56f4c77acf2e3cdca150bd70c0a55f"> 3226</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG18_Pos (18UL) </span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af2307e7114c99b12038e582106fc459d"> 3227</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG18_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG18_Pos) </span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2cfc6c0d0d9ce63b85df3c5a6637d133"> 3228</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG18_Disabled (0UL) </span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afc1479060548b4ec6eab661410d99a5c"> 3229</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG18_Enabled (1UL) </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a255f59178c47c6e78f63a6952fed7414"> 3230</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG18_Set (1UL) </span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Protection enable for region 17. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76e4352a51c594ee7c25870ef761772b"> 3233</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG17_Pos (17UL) </span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ee60f54144ce00539fbd7c4a2e955f7"> 3234</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG17_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG17_Pos) </span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13f2d4a77204d0e83dea65c2c9e3b153"> 3235</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG17_Disabled (0UL) </span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7597188ed7974ef4cab5d66075d693c0"> 3236</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG17_Enabled (1UL) </span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a864123238d04504b7413da6ae24c0bd9"> 3237</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG17_Set (1UL) </span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Protection enable for region 16. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aacdc3d8b085dfc733206bc89d567892a"> 3240</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG16_Pos (16UL) </span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a01c384d37e9120e86c56ec79c6ba4bb1"> 3241</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG16_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG16_Pos) </span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc7dcee706859b0226fe24e146262626"> 3242</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG16_Disabled (0UL) </span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31b23b07851f812f162aeca7f58b00f5"> 3243</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG16_Enabled (1UL) </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6454479019c77f73d3989f475c2e443c"> 3244</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG16_Set (1UL) </span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Protection enable for region 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ea1bed805f67a51268c2514f1a62c48"> 3247</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG15_Pos (15UL) </span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a919e187af3a6c5fea90ea760fe08f426"> 3248</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG15_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG15_Pos) </span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a40bad426e7d162b974ae70cc8d4a3dba"> 3249</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG15_Disabled (0UL) </span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adbdea6179fda29fbfe8ab2b0a0e62cca"> 3250</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG15_Enabled (1UL) </span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae3f2a0d8888f5d259309610534e0dfcf"> 3251</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG15_Set (1UL) </span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Protection enable for region 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef8c8533568835a033a89188a776d3be"> 3254</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG14_Pos (14UL) </span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aab4159faeba37941eb26245f18281daa"> 3255</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG14_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG14_Pos) </span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af44c6060a25616b04e36e8c4db096794"> 3256</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG14_Disabled (0UL) </span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a759fc7575754fab850c16540d922c6f1"> 3257</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG14_Enabled (1UL) </span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a957569ccc04f98c509973ad630f768f6"> 3258</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG14_Set (1UL) </span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Protection enable for region 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb378f5f0e358b9dd308a4584c431c83"> 3261</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG13_Pos (13UL) </span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abfa8e84d461a75ba1adb309a9570109a"> 3262</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG13_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG13_Pos) </span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c09ae005dd147fc1cebb6d0c5370ab9"> 3263</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG13_Disabled (0UL) </span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a1702f7297e21805c69390f919cfb8c"> 3264</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG13_Enabled (1UL) </span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e337539bf16adc21aea2c146b31e3d3"> 3265</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG13_Set (1UL) </span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Protection enable for region 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af2e5fe55498fe9ca75d49fa92b43f3a6"> 3268</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG12_Pos (12UL) </span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace5551a1fcf3fe454cd4aa35ade36df6"> 3269</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG12_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG12_Pos) </span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a66134252e8f20cb7c087f3875bf6ab2a"> 3270</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG12_Disabled (0UL) </span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af897940ac98904f60c9cb9d087ad5073"> 3271</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG12_Enabled (1UL) </span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a283cfb5dff2442442b8e726a59232d87"> 3272</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG12_Set (1UL) </span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Protection enable for region 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e869febabae3faabb0a1cb4f5813bfc"> 3275</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG11_Pos (11UL) </span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ada264dd3bc0c481746fa4ac4ca44639d"> 3276</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG11_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG11_Pos) </span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#add79bca2b9b0cb2c21f39828217006dd"> 3277</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG11_Disabled (0UL) </span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac5dea3811cfaa7fa4fae5d6e3de14357"> 3278</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG11_Enabled (1UL) </span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac25c52615febd0b95b3e3884159e551c"> 3279</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG11_Set (1UL) </span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Protection enable for region 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abdc0cee68b779b500d1539faa309c439"> 3282</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG10_Pos (10UL) </span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeb825213215c8aebabea7e5382d50e74"> 3283</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG10_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG10_Pos) </span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa1834647e6260948683f648245700c3e"> 3284</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG10_Disabled (0UL) </span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7a607115bf6e0b48ae84b848cf652069"> 3285</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG10_Enabled (1UL) </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0edcfd19b0d5268341298b8732a0fe9a"> 3286</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG10_Set (1UL) </span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Protection enable for region 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa323137f91ab683ea29d06b40d0e9766"> 3289</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG9_Pos (9UL) </span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b9ee5a37f44fac1d171477992749755"> 3290</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG9_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG9_Pos) </span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a09a2ba5eb51136e164b881fd1ad0f151"> 3291</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG9_Disabled (0UL) </span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a22ca2155b11313388558c981dcaaf28c"> 3292</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG9_Enabled (1UL) </span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3d248291bb22b470bfdaa046fef6ddb1"> 3293</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG9_Set (1UL) </span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Protection enable for region 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa39512985825a4e2129f9a3e00b49af6"> 3296</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG8_Pos (8UL) </span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0011a9c785c41f9ded28eb98fae2827f"> 3297</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG8_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG8_Pos) </span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89d4b57d9fc67d290d7e2b6fea5ed8c0"> 3298</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG8_Disabled (0UL) </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab1667cf76e892417f1932c96dfa8bf44"> 3299</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG8_Enabled (1UL) </span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4be40ecf33f6b5a8e59be94929de6064"> 3300</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG8_Set (1UL) </span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Protection enable for region 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d12b45ff8d087bccc1c86dbca3c6845"> 3303</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG7_Pos (7UL) </span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae40ea81c74a4fa966b2ff4ac46dac18c"> 3304</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG7_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG7_Pos) </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b24863d06b9de0def6b404b6745e6b1"> 3305</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG7_Disabled (0UL) </span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac8e209469851e77e82444f120049e357"> 3306</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG7_Enabled (1UL) </span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a082f55e1b52e172a29761e37f7505977"> 3307</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG7_Set (1UL) </span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Protection enable for region 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a08d95fe68dd1359c3e3b851ac3a953e1"> 3310</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG6_Pos (6UL) </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af119aa81b5517dc4d4ef34dd12338be2"> 3311</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG6_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG6_Pos) </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a267a7129186003209ac9c01cabfa8cb4"> 3312</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG6_Disabled (0UL) </span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab4fe3f1fc3255d5bb88696fc6f274f1e"> 3313</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG6_Enabled (1UL) </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a845fe348b8ab8037e5dac5542bbbc59e"> 3314</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG6_Set (1UL) </span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Protection enable for region 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5a795275e60fbb3b03f4224783260c7d"> 3317</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG5_Pos (5UL) </span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b7044a12640d5591bc6cbd984267b8e"> 3318</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG5_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG5_Pos) </span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aadc577a164561229396bde9f9a5419f7"> 3319</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG5_Disabled (0UL) </span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af8b1c4b0b70ac981017e3e3bca13006d"> 3320</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG5_Enabled (1UL) </span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a036e2a7282954a48e8617bd14c1889c8"> 3321</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG5_Set (1UL) </span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Protection enable for region 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac38bca05a5e4cb8b1c544ee8cad00480"> 3324</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG4_Pos (4UL) </span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aedb1c5c711e3a6751e86457b94347650"> 3325</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG4_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG4_Pos) </span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3c533c7629a408e578337ff1c1be4db0"> 3326</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG4_Disabled (0UL) </span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a21792592e2e3077ce68c8289b7fffbd9"> 3327</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG4_Enabled (1UL) </span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aee139f225e63a02a8ae8867bb47e8435"> 3328</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG4_Set (1UL) </span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Protection enable for region 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77a87e086b9f8528752b090f5cffad13"> 3331</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG3_Pos (3UL) </span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a967300a1501ace23c0103bec55d69508"> 3332</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG3_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG3_Pos) </span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8300c4095bb9fc3ce0b883dfb5ee22f0"> 3333</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG3_Disabled (0UL) </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7be6c5882df25e42628ec585bcc68177"> 3334</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG3_Enabled (1UL) </span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95ddf6747c909a39bd7e36e5c3556f19"> 3335</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG3_Set (1UL) </span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Protection enable for region 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59afb4eb4105ff45e47f695dad819b11"> 3338</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG2_Pos (2UL) </span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af47bcc13e0d12d58806fcf403766473a"> 3339</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG2_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG2_Pos) </span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a284429572562e0b1042aeafa6e6b590c"> 3340</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG2_Disabled (0UL) </span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afd47bef9c8a4ba4757abe5d12a642c2c"> 3341</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG2_Enabled (1UL) </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7db976340679a85fecf0a72b2785cb61"> 3342</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG2_Set (1UL) </span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Protection enable for region 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac47c9c40e8d337e0b99310b59b71f406"> 3345</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG1_Pos (1UL) </span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd02d7e4d4af2300ad53891542eaed41"> 3346</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG1_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG1_Pos) </span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a252398ff844c5c0cd6d940df46ed1aa3"> 3347</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG1_Disabled (0UL) </span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad12c388db393e01e463a9a80005dba9d"> 3348</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG1_Enabled (1UL) </span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa4626d405cab7746db137e8de516b8f1"> 3349</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG1_Set (1UL) </span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Protection enable for region 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9619653872e10ce1a5edd2cfab59a74d"> 3352</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG0_Pos (0UL) </span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a28cfe04311b7a629412a917bdc3c8057"> 3353</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG0_Msk (0x1UL &lt;&lt; MPU_PROTENSET0_PROTREG0_Pos) </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afd93959b4785100f3d33506bf35593b4"> 3354</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG0_Disabled (0UL) </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a626822468d2bca8a4cc20c390fa3d568"> 3355</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG0_Enabled (1UL) </span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a149724a2aca2b11d1220d7354dadf28f"> 3356</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET0_PROTREG0_Set (1UL) </span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MPU_PROTENSET1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">/* Description: Erase and write protection bit enable set register. */</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">/* Bit 31 : Protection enable for region 63. */</span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a92d2bb14a44d731275488e81786aa242"> 3362</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG63_Pos (31UL) </span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b14ce7f2b09c297189745a2e7d329db"> 3363</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG63_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG63_Pos) </span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23916058185f09619529b22ef6466b1e"> 3364</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG63_Disabled (0UL) </span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a74b828d80f036a31a04f5c813b87fba7"> 3365</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG63_Enabled (1UL) </span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0bcabfc94e1116e41462335ac6260b0a"> 3366</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG63_Set (1UL) </span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Protection enable for region 62. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afac7100a4cbf2fa152cc54268d34a28d"> 3369</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG62_Pos (30UL) </span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a906d67e9924659450e53c6e60969596a"> 3370</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG62_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG62_Pos) </span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26828a6bfacd188b574033882755b23a"> 3371</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG62_Disabled (0UL) </span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abce79303bef3e0a55b8d4e8faddafcac"> 3372</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG62_Enabled (1UL) </span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a44d3c0ffe04f76a43f2cf7ec3347189b"> 3373</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG62_Set (1UL) </span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Protection enable for region 61. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa2fb3ef96ffea8a5fb1f26860aa2d68b"> 3376</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG61_Pos (29UL) </span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5820bd7aef3790effd379d20d500bb4a"> 3377</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG61_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG61_Pos) </span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1cac16baf22135163170ba3f7e55a562"> 3378</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG61_Disabled (0UL) </span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa04a798610b55a06e95891e894d375b"> 3379</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG61_Enabled (1UL) </span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab93f9e4e398b36643f2bdacabbfe77e2"> 3380</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG61_Set (1UL) </span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Protection enable for region 60. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a712520b3bd871de72006ad2830efa919"> 3383</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG60_Pos (28UL) </span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad85649e2f96356311f30694ee7c3c22a"> 3384</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG60_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG60_Pos) </span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac456a4f2f9c8708cbb1b2e13c192dc66"> 3385</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG60_Disabled (0UL) </span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab62aa9a56ccd1bb0f661462eb97b5149"> 3386</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG60_Enabled (1UL) </span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d9bc90c114decf151d52faff1f0deed"> 3387</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG60_Set (1UL) </span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Protection enable for region 59. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abc6dc452c4ee86ec8dfa74a0464cd200"> 3390</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG59_Pos (27UL) </span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5dd6dafe353c617358603bea508cb19c"> 3391</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG59_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG59_Pos) </span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3357210c9ea08056896e582416ebbca4"> 3392</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG59_Disabled (0UL) </span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e4ce9bdc55adb429644b4a76cd6388b"> 3393</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG59_Enabled (1UL) </span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89730844d4988d3b8e3b57cd1946bad4"> 3394</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG59_Set (1UL) </span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Protection enable for region 58. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae1cbfca951dc545a774199047df73d05"> 3397</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG58_Pos (26UL) </span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad1c945fdad49003a1ef987ca7a47ed11"> 3398</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG58_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG58_Pos) </span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afaeb822f57935ddb4d28eda92ec55a7b"> 3399</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG58_Disabled (0UL) </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0ab2cbdfdc87e9f63a66beb763efccae"> 3400</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG58_Enabled (1UL) </span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb90917ade7ecbf5c02c96ebbf19fbab"> 3401</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG58_Set (1UL) </span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Protection enable for region 57. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0fc8a3bb87cc6ac8db91fdc8e711a0d1"> 3404</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG57_Pos (25UL) </span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77f5be068b609c706e5fffa287f31e54"> 3405</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG57_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG57_Pos) </span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adace42aa11dfbd9d8956ed5b9b99578d"> 3406</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG57_Disabled (0UL) </span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae4ed14e0a50551bc843206e76b1a25d4"> 3407</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG57_Enabled (1UL) </span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31e0de876f44ab2626012a39bc5245b1"> 3408</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG57_Set (1UL) </span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Protection enable for region 56. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23c2d3f034309106e4b860cb792f5835"> 3411</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG56_Pos (24UL) </span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc1538838675c6dc7a2eae61c0c520a4"> 3412</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG56_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG56_Pos) </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ae0d1a48272d9984de24da743cc5fd2"> 3413</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG56_Disabled (0UL) </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a92e58b152c48c2d815a3ea93261f23c8"> 3414</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG56_Enabled (1UL) </span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae919404331e28b4742e420f5cf173836"> 3415</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG56_Set (1UL) </span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Protection enable for region 55. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af760389b1e037d16641ce420f3e48794"> 3418</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG55_Pos (23UL) </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afbb505f2608b94922efe59f9fbbf51cb"> 3419</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG55_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG55_Pos) </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0c8c695ba86062b81c3ab379c3bb1242"> 3420</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG55_Disabled (0UL) </span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5cbf634b9018d21f75054d5fc678f409"> 3421</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG55_Enabled (1UL) </span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af498d7a75e6568a3d30f57740f83637c"> 3422</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG55_Set (1UL) </span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Protection enable for region 54. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a768f1bc97a0994c2354f5bca9e4fdb50"> 3425</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG54_Pos (22UL) </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a09480ddf7e1852e58c78d4869b1a270a"> 3426</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG54_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG54_Pos) </span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a610d717efb0f335f3d97e589a92c519f"> 3427</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG54_Disabled (0UL) </span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad00dec33a6f5ce9d00248d335cddf736"> 3428</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG54_Enabled (1UL) </span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4e00e02f30af0a2ad1131a768cf11716"> 3429</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG54_Set (1UL) </span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Protection enable for region 53. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aba72428a32b2a77d435274b8a0270b29"> 3432</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG53_Pos (21UL) </span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a87c031c5a0a83b96f1d2d1485b8d55cc"> 3433</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG53_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG53_Pos) </span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab88580c4dd54e808a6df1febd0580a19"> 3434</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG53_Disabled (0UL) </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb0920fad12ef3dc834f8a17fdc43dc9"> 3435</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG53_Enabled (1UL) </span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aecddade955945118e4a1971e0b80fb2b"> 3436</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG53_Set (1UL) </span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Protection enable for region 52. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad74cf16546adf4eda589e70d45908a2e"> 3439</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG52_Pos (20UL) </span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a094830b627073f0fb19d7ef12e6414c9"> 3440</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG52_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG52_Pos) </span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac8e83eb77af1a7be24ef473ec1eacbd2"> 3441</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG52_Disabled (0UL) </span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afd5761695df26c97124b30d467ef862c"> 3442</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG52_Enabled (1UL) </span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9713241abefc524f82efd2ab617a71d9"> 3443</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG52_Set (1UL) </span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 19 : Protection enable for region 51. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abc65f13a583a328dd4b8d37436279430"> 3446</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG51_Pos (19UL) </span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abdbfb758de6ea65dd3c1d796831cfc3e"> 3447</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG51_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG51_Pos) </span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a93b64a0ab30eba3d80ee7d2675f5aaa4"> 3448</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG51_Disabled (0UL) </span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5bf711cbb25eb0dfc2f9d0beee538d4"> 3449</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG51_Enabled (1UL) </span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac39f5139470bb3dba99a0cdc63e030f7"> 3450</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG51_Set (1UL) </span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Protection enable for region 50. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59913869be731c0d7dee3563099e5266"> 3453</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG50_Pos (18UL) </span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5785b0682811a89d408d4396d15dc874"> 3454</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG50_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG50_Pos) </span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a91de336959e8fa9c6b7ba6ba71fed4a7"> 3455</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG50_Disabled (0UL) </span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#affced3d5389adf8d5f3c49379a3424a2"> 3456</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG50_Enabled (1UL) </span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56b2882b8cf75835095b338993ca316f"> 3457</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG50_Set (1UL) </span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Protection enable for region 49. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a337feaaf7bf8895fb027adba4d8f8239"> 3460</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG49_Pos (17UL) </span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b7ed9462ba28427f8da5ba1fb0dad47"> 3461</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG49_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG49_Pos) </span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad9565ea27d9fe9e985c32d3e6a2fe9de"> 3462</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG49_Disabled (0UL) </span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d5f9c2448a62e72925b6184ff3ab4bb"> 3463</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG49_Enabled (1UL) </span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab55b1bb7aeb213cc0b735a0949fb14d7"> 3464</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG49_Set (1UL) </span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Protection enable for region 48. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afb6d59092464ae8987812263a57be5ec"> 3467</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG48_Pos (16UL) </span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ea3efd574070c3c0e2deee481e926c5"> 3468</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG48_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG48_Pos) </span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7945e4f9b5d8cc1c92f08e190788149f"> 3469</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG48_Disabled (0UL) </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2f47dd1b6aef2b3b0ccb41127864ac0c"> 3470</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG48_Enabled (1UL) </span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e36e8bae1a26e8ba83ce30ab2df2eb3"> 3471</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG48_Set (1UL) </span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Protection enable for region 47. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae04a7c87a068407d80c20f3ebc0632cb"> 3474</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG47_Pos (15UL) </span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a57b4c65b2d9605814231fffb69756d5c"> 3475</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG47_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG47_Pos) </span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a38c3a042dd160d0735eabba54a2b0618"> 3476</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG47_Disabled (0UL) </span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8fc359bc8c4c8f973f61c69005aca357"> 3477</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG47_Enabled (1UL) </span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5caa83c3356bea8042f9bbe1d04f1661"> 3478</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG47_Set (1UL) </span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Protection enable for region 46. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c5bec68e2dadcb98f7b2bb47aeb3d12"> 3481</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG46_Pos (14UL) </span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac0c6537ff5421d3bdf163d57d169ff60"> 3482</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG46_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG46_Pos) </span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abc08bfda5a49b660854d751bec96517b"> 3483</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG46_Disabled (0UL) </span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af54f0fd5d3720424d1ef8b257ef2bd54"> 3484</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG46_Enabled (1UL) </span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec173968301551351e425965498c525e"> 3485</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG46_Set (1UL) </span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Protection enable for region 45. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a52bd864f3d7d8cb0270593b1f5161aa5"> 3488</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG45_Pos (13UL) </span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4cd1ecf7d7972fe75b2e3178ca4202f5"> 3489</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG45_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG45_Pos) </span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8feaa50bf61eeb0b3f677a4d69fe4e1d"> 3490</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG45_Disabled (0UL) </span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab2d541c0b59a2e75a84e73b08801681e"> 3491</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG45_Enabled (1UL) </span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0aae95546c747ab9fe7c9970207e8e4"> 3492</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG45_Set (1UL) </span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Protection enable for region 44. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f761cb36918b669fa4077f9f7376844"> 3495</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG44_Pos (12UL) </span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a1fda558a538bd919467ced59c2d7f4"> 3496</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG44_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG44_Pos) </span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af81e07073ae26500d66c24ed0ee554af"> 3497</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG44_Disabled (0UL) </span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c8b5bd5b473830d96ae0cd6c815bb90"> 3498</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG44_Enabled (1UL) </span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a38fb7db24a8d1904f2434bd8ab55cea4"> 3499</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG44_Set (1UL) </span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Protection enable for region 43. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26df93ae346a61cfce67456252d55476"> 3502</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG43_Pos (11UL) </span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1035b6b918505b030a3cc53fd3969f1a"> 3503</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG43_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG43_Pos) </span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d1bb3344b60e04a9c57c898fb2253cc"> 3504</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG43_Disabled (0UL) </span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a0a5c3fbbc2de59a6477031c56aa92c"> 3505</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG43_Enabled (1UL) </span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf47e8957f9734d3c3567489dbae8ef4"> 3506</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG43_Set (1UL) </span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Protection enable for region 42. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad978e7ffb9b902a83f88c3879650fe70"> 3509</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG42_Pos (10UL) </span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd10b1c176a4cfe1a8bb00a5ee1370e3"> 3510</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG42_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG42_Pos) </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad38764573edb30ab207f216a43944cb3"> 3511</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG42_Disabled (0UL) </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb6f17500f9bbded1e63326009143fa5"> 3512</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG42_Enabled (1UL) </span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab686c7b0d4143e64ad2f9cf92b202e09"> 3513</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG42_Set (1UL) </span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Protection enable for region 41. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a220d15f4051b29d28791a9bd154a3f87"> 3516</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG41_Pos (9UL) </span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab10ba6ba5203aebdd93db46b9060fe4f"> 3517</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG41_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG41_Pos) </span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa5eac65fedc4ae3ef603219bfaf62f6"> 3518</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG41_Disabled (0UL) </span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ef4c97d319fba8bac8137481ba0639f"> 3519</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG41_Enabled (1UL) </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73c6a2cf8cb6d563690f99a755b84ecc"> 3520</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG41_Set (1UL) </span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Protection enable for region 40. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa2bbc0bbacd96ab3a0f49285bc73d5a9"> 3523</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG40_Pos (8UL) </span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa7f6cce0396619169d36cd163e047a8b"> 3524</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG40_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG40_Pos) </span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59419ce10a1b088042c4752dc36e131a"> 3525</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG40_Disabled (0UL) </span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af2b0d6e5cc49920b15fddce134fcf038"> 3526</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG40_Enabled (1UL) </span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac39146af8b3dc2b2f3d739facbd9d893"> 3527</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG40_Set (1UL) </span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Protection enable for region 39. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acbe2912c2f1e34be8ef8424fad7634c9"> 3530</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG39_Pos (7UL) </span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac5099c4be589dd32bd4908d8b086a543"> 3531</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG39_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG39_Pos) </span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5dd49d6972602f6090a38ab7e1738d2f"> 3532</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG39_Disabled (0UL) </span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a58b1dd2cb19166ab13e3f2a588860e46"> 3533</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG39_Enabled (1UL) </span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a077fc251c0aba235730de946929eb3bd"> 3534</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG39_Set (1UL) </span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Protection enable for region 38. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a53d4c624a4e0fd13a0a1f38a6bc7fb65"> 3537</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG38_Pos (6UL) </span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aae00db7c1277de7dc61d42e9889faff3"> 3538</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG38_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG38_Pos) </span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c3c111795996eee1e46f3fb31cb01d6"> 3539</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG38_Disabled (0UL) </span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac0f8f1c8942f7583b2a5bb6d9b5d6297"> 3540</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG38_Enabled (1UL) </span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a12ba7a69c31c06256fcbf217ba715e40"> 3541</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG38_Set (1UL) </span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Protection enable for region 37. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab65ec3906459f53b953c1dad4e6c45f2"> 3544</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG37_Pos (5UL) </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b1408453d112455bb360f3b567218d4"> 3545</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG37_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG37_Pos) </span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a216797944e7189a226634d7a83dda12d"> 3546</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG37_Disabled (0UL) </span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad970fa13f06c961a3e7a52266c850b01"> 3547</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG37_Enabled (1UL) </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a085be9d033e1b61b7c558c0e8d1814cd"> 3548</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG37_Set (1UL) </span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Protection enable for region 36. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad33c76bf06654cc806bb0f487123d0b8"> 3551</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG36_Pos (4UL) </span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a18bd14cc7e84ba3343bca62daccb37c0"> 3552</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG36_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG36_Pos) </span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9cb8c4fb99d169a4d941b52099f5e53b"> 3553</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG36_Disabled (0UL) </span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a38d798b9b1184edb4bfe6ed785cb8cb3"> 3554</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG36_Enabled (1UL) </span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a206958567bfc434240cd12e89565d1a5"> 3555</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG36_Set (1UL) </span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Protection enable for region 35. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a657e9d1215d1710f71edc14aa1a33502"> 3558</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG35_Pos (3UL) </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b8ec4a491ae92ea4a3374f4d7cedcff"> 3559</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG35_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG35_Pos) </span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf7339c8c1b2a35cf085f286e0f5d48d"> 3560</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG35_Disabled (0UL) </span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79b914ad088cd7c280aa3e317e5171bd"> 3561</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG35_Enabled (1UL) </span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afe07c4c7883bc596fabcd5f6ab684bf9"> 3562</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG35_Set (1UL) </span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Protection enable for region 34. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a18f52f10e44c7fb083231aefc9aea49e"> 3565</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG34_Pos (2UL) </span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3d2aaf16cc7f4863f44a56952b711ba5"> 3566</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG34_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG34_Pos) </span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a60cb10f2cf27d80eb3c90c638f2d24af"> 3567</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG34_Disabled (0UL) </span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3cc7db1d456f0211a3c8155e24486fe5"> 3568</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG34_Enabled (1UL) </span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af813080c3e41c7e2619a4bada9858831"> 3569</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG34_Set (1UL) </span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Protection enable for region 33. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adb6173f43d4a1a644b6b906ceaf92bd6"> 3572</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG33_Pos (1UL) </span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d0f8620f26356f63081e9385e46064e"> 3573</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG33_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG33_Pos) </span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5b1f6e348a5748708973489390935c54"> 3574</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG33_Disabled (0UL) </span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1038ac0cee5152dd8a0af9afd6054a9c"> 3575</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG33_Enabled (1UL) </span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4e0f9310d560fd149baf50523cad7aba"> 3576</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG33_Set (1UL) </span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Protection enable for region 32. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a45df8b711a9580567318ea71a1c47e12"> 3579</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG32_Pos (0UL) </span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a65a74d6aa293eadca7d07a6952ed7a5d"> 3580</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG32_Msk (0x1UL &lt;&lt; MPU_PROTENSET1_PROTREG32_Pos) </span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1697545c338082319a1ad746790d2dd"> 3581</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG32_Disabled (0UL) </span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0e3c208f28b53d3cccab4a90bd02ffca"> 3582</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG32_Enabled (1UL) </span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae651d5207b74bd949f2426335e074326"> 3583</a></span>&#160;<span class="preprocessor">#define MPU_PROTENSET1_PROTREG32_Set (1UL) </span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MPU_DISABLEINDEBUG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">/* Description: Disable erase and write protection mechanism in debug mode. */</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">/* Bit 0 : Disable protection mechanism in debug mode. */</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac8a54694e595e0e644f512b2021fda29"> 3589</a></span>&#160;<span class="preprocessor">#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL) </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa908a3ab90e3627e3066e36e6fce4960"> 3590</a></span>&#160;<span class="preprocessor">#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL &lt;&lt; MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos) </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae229c91c8f12c4e02071cb21b5f0a159"> 3591</a></span>&#160;<span class="preprocessor">#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL) </span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#accc460a684e35876ba94e163022cdcac"> 3592</a></span>&#160;<span class="preprocessor">#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL) </span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: MPU_PROTBLOCKSIZE */</span><span class="preprocessor"></span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment">/* Description: Erase and write protection block size. */</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment">/* Bits 1..0 : Erase and write protection block size. */</span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a214bd3b676c7af3b02387aa49e250747"> 3598</a></span>&#160;<span class="preprocessor">#define MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos (0UL) </span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acdebe9d3256333578870164c3f3ca8ba"> 3599</a></span>&#160;<span class="preprocessor">#define MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Msk (0x3UL &lt;&lt; MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos) </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a900a84baed6be90a429081c1b227cc83"> 3600</a></span>&#160;<span class="preprocessor">#define MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_4k (0UL) </span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: NVMC */</span><span class="preprocessor"></span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment">/* Description: Non Volatile Memory Controller. */</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment">/* Register: NVMC_READY */</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment">/* Description: Ready flag. */</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment">/* Bit 0 : NVMC ready. */</span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ddd58b8212a63e592d644ecfafd4d17"> 3610</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Pos (0UL) </span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#affa7092e8dff4811f223d84026f6d671"> 3611</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Msk (0x1UL &lt;&lt; NVMC_READY_READY_Pos) </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ea5af056edf74573f6a4284118095ad"> 3612</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Busy (0UL) </span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a33beb78e10e076ce9b5fd9e31491df59"> 3613</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Ready (1UL) </span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="comment">/* Description: Configuration register. */</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="comment">/* Bits 1..0 : Program write enable. */</span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad414f7f610b6ebfd4fa04c08de4a670d"> 3619</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Pos (0UL) </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ee9c914828eb0781aa8f79535cd9592"> 3620</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Msk (0x3UL &lt;&lt; NVMC_CONFIG_WEN_Pos) </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4db1a4a2d893943d1a3a85aa338dffe8"> 3621</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Ren (0x00UL) </span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1dd47f382d2d441c043fff85acb246a"> 3622</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Wen (0x01UL) </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ac2b6fab0a6574ba44ba812cc68b339"> 3623</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Een (0x02UL) </span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_ERASEALL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">/* Description: Register for erasing all non-volatile user memory. */</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment">/* Bit 0 : Starts the erasing of all user NVM (code region 0/1 and UICR registers). */</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac6e004df97c0e7318d2a190786e5a205"> 3629</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_Pos (0UL) </span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0c1f6be64258fc178e013a67fecf01ce"> 3630</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_Msk (0x1UL &lt;&lt; NVMC_ERASEALL_ERASEALL_Pos) </span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a203552ec920ac137b25b4cd84ace1e36"> 3631</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_NoOperation (0UL) </span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c85207b34aa73dbc6128b3dd88037eb"> 3632</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_Erase (1UL) </span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: NVMC_ERASEUICR */</span><span class="preprocessor"></span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">/* Description: Register for start erasing User Information Congfiguration Registers. */</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment">/* Bit 0 : It can only be used when all contents of code region 1 are erased. */</span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d12ce5b3085cd6156ebc69f138bd9f2"> 3638</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_Pos (0UL) </span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaeb02627d46a2a7fbe25597047eb43ca"> 3639</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL &lt;&lt; NVMC_ERASEUICR_ERASEUICR_Pos) </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a256b251f9742f0013e68ec83577d73e5"> 3640</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL) </span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a55ad66f90065f51041ebad8523b567f2"> 3641</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_Erase (1UL) </span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment">/* Description: Power Control. */</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment">/* Register: POWER_INTENSET */</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment">/* Bit 2 : Enable interrupt on POFWARN event. */</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a84407fb5599de793088366564601c839"> 3651</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Pos (2UL) </span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a64c6c18e1d4d64ec953c15fd3230bc3e"> 3652</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Msk (0x1UL &lt;&lt; POWER_INTENSET_POFWARN_Pos) </span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a437cb7d30339f3a48b9a68cdee97e9bb"> 3653</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Disabled (0UL) </span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42ef20586a1af074273112d2eeb6a8ee"> 3654</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Enabled (1UL) </span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a04ffd67012d46dc9a8dadc009a5d25b2"> 3655</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Set (1UL) </span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="comment">/* Bit 2 : Disable interrupt on POFWARN event. */</span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e48b76194be9c79af13eed019537c05"> 3661</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Pos (2UL) </span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d8459d32525e2a948306287d036dacf"> 3662</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Msk (0x1UL &lt;&lt; POWER_INTENCLR_POFWARN_Pos) </span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d11fb32d41a9af77e1756bf02d171f9"> 3663</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Disabled (0UL) </span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a365462dcd22c8f5dd19f818a16b308e7"> 3664</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Enabled (1UL) </span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a17b1db4cf37086ebeecf4ca4f4d25838"> 3665</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Clear (1UL) </span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_RESETREAS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment">/* Description: Reset reason. */</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment">/* Bit 18 : Reset from wake-up from OFF mode detected by entering into debug interface mode. */</span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa7f5a537c7220504e6f10ca3137ffd96"> 3671</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_Pos (18UL) </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa138ce74709ea6c5bbb371590824b14b"> 3672</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_Msk (0x1UL &lt;&lt; POWER_RESETREAS_DIF_Pos) </span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae4e8e33b0d15941a74eb74f0e22b0b29"> 3673</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_NotDetected (0UL) </span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a5673808f605ed4496820040c39f17c"> 3674</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_Detected (1UL) </span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Reset from wake-up from OFF mode detected by the use of ANADETECT signal from LPCOMP. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95aff6f6c7c54c3f19061d99786ec760"> 3677</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LPCOMP_Pos (17UL) </span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e5788f3b4af0ade29ae78563ff15168"> 3678</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LPCOMP_Msk (0x1UL &lt;&lt; POWER_RESETREAS_LPCOMP_Pos) </span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a33d921f5cdd03e7a6f098e169c8e990c"> 3679</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LPCOMP_NotDetected (0UL) </span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#affe3d875458c64890cd99db789eea17f"> 3680</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LPCOMP_Detected (1UL) </span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Reset from wake-up from OFF mode detected by the use of DETECT signal from GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7082ffd26b7818e5203c26a48810e5a1"> 3683</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_Pos (16UL) </span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a97da374a08307309a54b048039e7518a"> 3684</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_Msk (0x1UL &lt;&lt; POWER_RESETREAS_OFF_Pos) </span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0636c08e0b45dfab0e68da1bed1f4967"> 3685</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_NotDetected (0UL) </span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a875ff12d49297a166429ddcaf4c1325e"> 3686</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_Detected (1UL) </span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Reset from CPU lock-up detected. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adb1b91c30d04d6314096a57305d28e58"> 3689</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_Pos (3UL) </span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1689f436387a1ce13df342632de6a9f6"> 3690</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_Msk (0x1UL &lt;&lt; POWER_RESETREAS_LOCKUP_Pos) </span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b7674e01ad3ebeab09dd972d6a78c5c"> 3691</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_NotDetected (0UL) </span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab0c45404d9f0775aeaea97e925d60487"> 3692</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_Detected (1UL) </span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Reset from AIRCR.SYSRESETREQ detected. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae8bcaeb9e48f0a1bd1529f5a45d1c5e4"> 3695</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_Pos (2UL) </span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3cc622b2213e658631763728ce0b3add"> 3696</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_Msk (0x1UL &lt;&lt; POWER_RESETREAS_SREQ_Pos) </span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9cae8a543d31291a5b6d62d62dc4d5c1"> 3697</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_NotDetected (0UL) </span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c9b44f199747622d37bd8fbbaaa500a"> 3698</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_Detected (1UL) </span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Reset from watchdog detected. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a98c3aabefdffd6d5382ad5edde6f295a"> 3701</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_Pos (1UL) </span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a577fc616d47d50ea0b52aadc21010007"> 3702</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_Msk (0x1UL &lt;&lt; POWER_RESETREAS_DOG_Pos) </span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a126df3ea50f8a2b4d43b097ebe9c0b53"> 3703</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_NotDetected (0UL) </span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6499d731f70c3088ac167bc78055188"> 3704</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_Detected (1UL) </span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Reset from pin-reset detected. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a142eb68fa953c8a63c056ff7133c14c8"> 3707</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_Pos (0UL) </span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6334366eb23060ba6ec681c7ca13fcb6"> 3708</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_Msk (0x1UL &lt;&lt; POWER_RESETREAS_RESETPIN_Pos) </span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2891baa2a16f9951522fe567665bbd14"> 3709</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_NotDetected (0UL) </span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac4849f2cc30a7bec3421595ed920937f"> 3710</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_Detected (1UL) </span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_RAMSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment">/* Description: Ram status register. */</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment">/* Bit 3 : RAM block 3 status. */</span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea5fcbbf9aede5b7c7cd1f9504e872d3"> 3716</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK3_Pos (3UL) </span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf2b7ab03228aba6e86285b6446317c3"> 3717</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK3_Msk (0x1UL &lt;&lt; POWER_RAMSTATUS_RAMBLOCK3_Pos) </span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acf6185255ac1b902eec53f5feac1daa6"> 3718</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK3_Off (0UL) </span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a28f9cfa32d32bda4f1a1c0ab7d16cf0e"> 3719</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK3_On (1UL) </span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : RAM block 2 status. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3fb30c605def5215aef73c496d91952a"> 3722</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK2_Pos (2UL) </span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0e738ec63bff530ebad63217edc35cb"> 3723</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK2_Msk (0x1UL &lt;&lt; POWER_RAMSTATUS_RAMBLOCK2_Pos) </span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a63324b16bc92ec5d5ab9000633977209"> 3724</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK2_Off (0UL) </span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a689b9e8e906f5a946cf7e8801ca47130"> 3725</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK2_On (1UL) </span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : RAM block 1 status. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca38cdd5d5d6222072d20c84b53fcb63"> 3728</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK1_Pos (1UL) </span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae2ce3dd61e4a08533d0998de7c98a1e7"> 3729</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK1_Msk (0x1UL &lt;&lt; POWER_RAMSTATUS_RAMBLOCK1_Pos) </span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a372db643d4e4d2c0ab2a38bd17645292"> 3730</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK1_Off (0UL) </span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a474f4295444a776c9604bf9a639e07de"> 3731</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK1_On (1UL) </span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : RAM block 0 status. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9078367b4747028fb83686d930f92bd"> 3734</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK0_Pos (0UL) </span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a30b564497cef6ab6d023284e382bbd85"> 3735</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK0_Msk (0x1UL &lt;&lt; POWER_RAMSTATUS_RAMBLOCK0_Pos) </span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af68eb2a779c3a26338bcb10975f5e73f"> 3736</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK0_Off (0UL) </span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af5603d823e8422ad34fc8b4bdea1a28e"> 3737</a></span>&#160;<span class="preprocessor">#define POWER_RAMSTATUS_RAMBLOCK0_On (1UL) </span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_SYSTEMOFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment">/* Description: System off register. */</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment">/* Bit 0 : Enter system off mode. */</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afef2e479df1b6efd970dfa27570db434"> 3743</a></span>&#160;<span class="preprocessor">#define POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL) </span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a468e6fbc0101f1e8c6f4b4e953fa579e"> 3744</a></span>&#160;<span class="preprocessor">#define POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL &lt;&lt; POWER_SYSTEMOFF_SYSTEMOFF_Pos) </span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#accb2a5846091cc15b483f859e81fb79d"> 3745</a></span>&#160;<span class="preprocessor">#define POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL) </span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_POFCON */</span><span class="preprocessor"></span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="comment">/* Description: Power failure configuration. */</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="comment">/* Bits 2..1 : Set threshold level. */</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95cb057ff6991c7b2e286a85d2e85b45"> 3751</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_Pos (1UL) </span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4a93aa017a7befc9f46ab51865591111"> 3752</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_Msk (0x3UL &lt;&lt; POWER_POFCON_THRESHOLD_Pos) </span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af52ac2b19bdcb51bc85cf3a8c6f97afb"> 3753</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V21 (0x00UL) </span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a22e7e6a069289a4ea2e2ce57611ffe22"> 3754</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V23 (0x01UL) </span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa01f0047ccb644959516f30586cd955b"> 3755</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V25 (0x02UL) </span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76f11913bf917fd83e7c61dbc3a78056"> 3756</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V27 (0x03UL) </span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Power failure comparator enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0bb949af662dd1296f355dc3c8734773"> 3759</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Pos (0UL) </span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae14e476ad3d0c2b39e51721834b3579f"> 3760</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Msk (0x1UL &lt;&lt; POWER_POFCON_POF_Pos) </span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad4862377052035f201665f821fbc839a"> 3761</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Disabled (0UL) </span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad67948fa32dbbe3fd40003fa076614dc"> 3762</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Enabled (1UL) </span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_GPREGRET */</span><span class="preprocessor"></span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment">/* Description: General purpose retention register. This register is a retained register. */</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="comment">/* Bits 7..0 : General purpose retention register. */</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9aa2123f06ad2c02d96dd64f02a192ca"> 3768</a></span>&#160;<span class="preprocessor">#define POWER_GPREGRET_GPREGRET_Pos (0UL) </span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a379ae3fe0245c4fb8d601c2eeed0af9b"> 3769</a></span>&#160;<span class="preprocessor">#define POWER_GPREGRET_GPREGRET_Msk (0xFFUL &lt;&lt; POWER_GPREGRET_GPREGRET_Pos) </span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_RAMON */</span><span class="preprocessor"></span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment">/* Description: Ram on/off. */</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment">/* Bit 17 : RAM block 1 behaviour in OFF mode. */</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1330451d42fbaae941bf6ce1e880252"> 3775</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_OFFRAM1_Pos (17UL) </span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6653774f7df3aa8f1515712aa7d7d232"> 3776</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_OFFRAM1_Msk (0x1UL &lt;&lt; POWER_RAMON_OFFRAM1_Pos) </span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a862d8d412f663176970ae13d572f78ce"> 3777</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_OFFRAM1_RAM1Off (0UL) </span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a953a8744c7b287c06a5226154087492d"> 3778</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_OFFRAM1_RAM1On (1UL) </span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : RAM block 0 behaviour in OFF mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad34da3f506f387723aee355852f5cadc"> 3781</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_OFFRAM0_Pos (16UL) </span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac095f9c770f23c3b564a40d2cca372d0"> 3782</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_OFFRAM0_Msk (0x1UL &lt;&lt; POWER_RAMON_OFFRAM0_Pos) </span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac66e6f77b310463cac452402a2f9836a"> 3783</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_OFFRAM0_RAM0Off (0UL) </span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a303e661d125b6bc42b72d3274916bb96"> 3784</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_OFFRAM0_RAM0On (1UL) </span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : RAM block 1 behaviour in ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac94ef19f8a7e2499568903535100cfd9"> 3787</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_ONRAM1_Pos (1UL) </span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a15ba04301d1f9af010c19faa9981e135"> 3788</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_ONRAM1_Msk (0x1UL &lt;&lt; POWER_RAMON_ONRAM1_Pos) </span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af3c092554923de9fea255766327b9908"> 3789</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_ONRAM1_RAM1Off (0UL) </span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afdf078062b3364419ac2aa49ea70cba7"> 3790</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_ONRAM1_RAM1On (1UL) </span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : RAM block 0 behaviour in ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5686ac0f8c255694d707e55b8770d42a"> 3793</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_ONRAM0_Pos (0UL) </span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a74f8f65d5b753b1ebffc21e4efd8aff9"> 3794</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_ONRAM0_Msk (0x1UL &lt;&lt; POWER_RAMON_ONRAM0_Pos) </span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1bc628277ed9a1cb71a0328623f128a0"> 3795</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_ONRAM0_RAM0Off (0UL) </span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9ee29c08db3afc388acc315b4a74127"> 3796</a></span>&#160;<span class="preprocessor">#define POWER_RAMON_ONRAM0_RAM0On (1UL) </span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_RESET */</span><span class="preprocessor"></span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="comment">/* Description: Pin reset functionality configuration register. This register is a retained register. */</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="comment">/* Bit 0 : Enable or disable pin reset in debug interface mode. */</span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b94fca53cb3dc571c6e122efaf219aa"> 3802</a></span>&#160;<span class="preprocessor">#define POWER_RESET_RESET_Pos (0UL) </span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a235056ea71904901fd8936cb005306d3"> 3803</a></span>&#160;<span class="preprocessor">#define POWER_RESET_RESET_Msk (0x1UL &lt;&lt; POWER_RESET_RESET_Pos) </span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a93ffa9eac141fc81dc56ba87d411ad89"> 3804</a></span>&#160;<span class="preprocessor">#define POWER_RESET_RESET_Disabled (0UL) </span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a81bd543ebd1a4c3cdc44910efe7945e9"> 3805</a></span>&#160;<span class="preprocessor">#define POWER_RESET_RESET_Enabled (1UL) </span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_RAMONB */</span><span class="preprocessor"></span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="comment">/* Description: Ram on/off. */</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment">/* Bit 17 : RAM block 3 behaviour in OFF mode. */</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae66472b64a0e031d747b7880b61cc880"> 3811</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_OFFRAM3_Pos (17UL) </span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb4cf5817d3918e6250613e3d98059d8"> 3812</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_OFFRAM3_Msk (0x1UL &lt;&lt; POWER_RAMONB_OFFRAM3_Pos) </span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a78b236a359d9eae7940a37afdc0370fb"> 3813</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_OFFRAM3_RAM3Off (0UL) </span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5f59a03e4b92759e6b71c8af424cd94f"> 3814</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_OFFRAM3_RAM3On (1UL) </span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : RAM block 2 behaviour in OFF mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a93c16ecd69489a109d4e9d34a735870c"> 3817</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_OFFRAM2_Pos (16UL) </span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a85cbf712647197f6ce1f992992242a27"> 3818</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_OFFRAM2_Msk (0x1UL &lt;&lt; POWER_RAMONB_OFFRAM2_Pos) </span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a735607089056cd4c1face8206d10622c"> 3819</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_OFFRAM2_RAM2Off (0UL) </span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab524f777e229a53b2ff66a67f167aba2"> 3820</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_OFFRAM2_RAM2On (1UL) </span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : RAM block 3 behaviour in ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad09c9b5bd8a6fc3b68a3a9f12f8866ac"> 3823</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_ONRAM3_Pos (1UL) </span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa411f3f5e20d29970a4424d3b7f1972e"> 3824</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_ONRAM3_Msk (0x1UL &lt;&lt; POWER_RAMONB_ONRAM3_Pos) </span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac4402ffe3861d1322bd803868953681d"> 3825</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_ONRAM3_RAM3Off (0UL) </span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad00cda8d88227c7ae27a40a8daadc18e"> 3826</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_ONRAM3_RAM3On (1UL) </span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : RAM block 2 behaviour in ON mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73bae2f66f30429639fa46e0b09be1fb"> 3829</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_ONRAM2_Pos (0UL) </span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ffd15398e6a733642d8cfa8ae8dd707"> 3830</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_ONRAM2_Msk (0x1UL &lt;&lt; POWER_RAMONB_ONRAM2_Pos) </span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af864f2cb6001c569143099e62a30004c"> 3831</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_ONRAM2_RAM2Off (0UL) </span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a03d09bbd838648ee9bd5188f6a896a81"> 3832</a></span>&#160;<span class="preprocessor">#define POWER_RAMONB_ONRAM2_RAM2On (1UL) </span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_DCDCEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">/* Description: DCDC converter enable configuration register. */</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment">/* Bit 0 : Enable DCDC converter. */</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a07f5dc7c57f8efb292c160688e34538b"> 3838</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Pos (0UL) </span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace48a7da9e7672df4d05f8ff5a3aab9c"> 3839</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Msk (0x1UL &lt;&lt; POWER_DCDCEN_DCDCEN_Pos) </span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4638a6f8386556af176694842eca50e4"> 3840</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Disabled (0UL) </span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a874e7e254def7a6c90425eb1d8ee8320"> 3841</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Enabled (1UL) </span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: POWER_DCDCFORCE */</span><span class="preprocessor"></span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment">/* Description: DCDC power-up force register. */</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="comment">/* Bit 1 : DCDC power-up force on. */</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aabc8b738c6d30994ea27f5e6dc0c6239"> 3847</a></span>&#160;<span class="preprocessor">#define POWER_DCDCFORCE_FORCEON_Pos (1UL) </span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a78c02e17d04168602790c6eb16f6b254"> 3848</a></span>&#160;<span class="preprocessor">#define POWER_DCDCFORCE_FORCEON_Msk (0x1UL &lt;&lt; POWER_DCDCFORCE_FORCEON_Pos) </span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a01998b5719d123b890216a2d64bb8f8e"> 3849</a></span>&#160;<span class="preprocessor">#define POWER_DCDCFORCE_FORCEON_NoForce (0UL) </span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca499a92d1e96c552a70f98ed2255d62"> 3850</a></span>&#160;<span class="preprocessor">#define POWER_DCDCFORCE_FORCEON_Force (1UL) </span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : DCDC power-up force off. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0188ff026041cace3c0c62a908a3ba3a"> 3853</a></span>&#160;<span class="preprocessor">#define POWER_DCDCFORCE_FORCEOFF_Pos (0UL) </span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#accdd8af0ae3c5ab3d0059d7df9b72690"> 3854</a></span>&#160;<span class="preprocessor">#define POWER_DCDCFORCE_FORCEOFF_Msk (0x1UL &lt;&lt; POWER_DCDCFORCE_FORCEOFF_Pos) </span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a898391b93f1eafe853fcedeb8b2430c1"> 3855</a></span>&#160;<span class="preprocessor">#define POWER_DCDCFORCE_FORCEOFF_NoForce (0UL) </span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59e61e0b813b059dfdc08e1263245e09"> 3856</a></span>&#160;<span class="preprocessor">#define POWER_DCDCFORCE_FORCEOFF_Force (1UL) </span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: PPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">/* Description: PPI controller. */</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="comment">/* Register: PPI_CHEN */</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="comment">/* Description: Channel enable. */</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="comment">/* Bit 31 : Enable PPI channel 31. */</span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a6c61b3adf2b4865391938c08f100ec"> 3866</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Pos (31UL) </span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab317ecb08a4fb6a3bdb9aeace4372309"> 3867</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Msk (0x1UL &lt;&lt; PPI_CHEN_CH31_Pos) </span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4653b51a69b74b939bab03aca55c846e"> 3868</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Disabled (0UL) </span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab413a059cbb5086683e512f43585131b"> 3869</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Enabled (1UL) </span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Enable PPI channel 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae08ac259efea380947dfa674c440d29a"> 3872</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Pos (30UL) </span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a7bcbbbdf1759622a18a2f09f0b96bd"> 3873</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Msk (0x1UL &lt;&lt; PPI_CHEN_CH30_Pos) </span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a694e4e05d4c1ff8b34c2e9080e9a22c6"> 3874</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Disabled (0UL) </span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad8c567eaf653eedc779afd03e1116c3c"> 3875</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Enabled (1UL) </span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Enable PPI channel 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79df7cae67321fa5256a9868802320ae"> 3878</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Pos (29UL) </span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9c2d6586e641c4420bff3d422420bb1"> 3879</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Msk (0x1UL &lt;&lt; PPI_CHEN_CH29_Pos) </span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aae87c104a0b30748876d9f1cfa17ba20"> 3880</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Disabled (0UL) </span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa286e69dd4c87a64dbeabeaf1f72d9f"> 3881</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Enabled (1UL) </span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Enable PPI channel 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8efc44e6b98dc1a51ded20c6a32e9a98"> 3884</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Pos (28UL) </span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afaeba0a17cb0e9b1774ff8f3317b9994"> 3885</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Msk (0x1UL &lt;&lt; PPI_CHEN_CH28_Pos) </span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a371b7163188cbe0c603cd596242b37f0"> 3886</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Disabled (0UL) </span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5a04e2c47f988705cca249ff52f79390"> 3887</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Enabled (1UL) </span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Enable PPI channel 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a893e094709ee1ec5a355dc0c33c63866"> 3890</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Pos (27UL) </span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aadb6df1242b833d1c6f00e728d81c703"> 3891</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Msk (0x1UL &lt;&lt; PPI_CHEN_CH27_Pos) </span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ed6e54819da528568981b9369c9d2df"> 3892</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Disabled (0UL) </span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3bf23b25fc60a95d10e804bdf26502e7"> 3893</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Enabled (1UL) </span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Enable PPI channel 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a986ac175a7400240147911ba8f8b7f77"> 3896</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Pos (26UL) </span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3ab1c544ceb108e4f37a5d9c9505f68"> 3897</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Msk (0x1UL &lt;&lt; PPI_CHEN_CH26_Pos) </span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adedb435f3460fdc548f52b2835b42d66"> 3898</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Disabled (0UL) </span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2189ac907f262a9774d8f3481df7a438"> 3899</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Enabled (1UL) </span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Enable PPI channel 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a10aa26ad5e43eb3d4befbd574ef0d423"> 3902</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Pos (25UL) </span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3b6e9aa7091e4f0c9242bca34ddaba13"> 3903</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Msk (0x1UL &lt;&lt; PPI_CHEN_CH25_Pos) </span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a17764169cbb7ea665c44d27ff0b877ff"> 3904</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Disabled (0UL) </span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab771a949c790c42978a75560a64ecaad"> 3905</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Enabled (1UL) </span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Enable PPI channel 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae8feb7965e4a880725241cdadbeae96e"> 3908</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Pos (24UL) </span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9400098d1a617ca05c76ab8c96ee06f4"> 3909</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Msk (0x1UL &lt;&lt; PPI_CHEN_CH24_Pos) </span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1892988eb8004d8d727bbab5da72425"> 3910</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Disabled (0UL) </span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6869c3437824eb65baa25e0f13c690a"> 3911</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Enabled (1UL) </span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Enable PPI channel 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b83b1610175a9c35f115941975c85aa"> 3914</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Pos (23UL) </span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73e04a665375627d3c4cec987b8f213d"> 3915</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Msk (0x1UL &lt;&lt; PPI_CHEN_CH23_Pos) </span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afe96386856776d3c1d6b19b849894186"> 3916</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Disabled (0UL) </span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad4d9e1a44398a73907b8c272d9841b6"> 3917</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Enabled (1UL) </span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Enable PPI channel 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5c61e5e83ff4055714636ace2fc1961"> 3920</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Pos (22UL) </span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e7651722d07a1b65eeddbdc6b3ba003"> 3921</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Msk (0x1UL &lt;&lt; PPI_CHEN_CH22_Pos) </span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf88a573bd95a8ddb296ba3bc2adcf4f"> 3922</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Disabled (0UL) </span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5bca819b66e1c7cd275426f0db22c607"> 3923</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Enabled (1UL) </span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Enable PPI channel 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad1dc417e2fe855385dd87923f6b9b169"> 3926</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Pos (21UL) </span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aac9cd633503083a1982370b63ca6a575"> 3927</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Msk (0x1UL &lt;&lt; PPI_CHEN_CH21_Pos) </span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3ffb407aecd35b574b96f2441066732c"> 3928</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Disabled (0UL) </span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a83eeb65a83ebd9e71711ae282f73aa"> 3929</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Enabled (1UL) </span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Enable PPI channel 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a831e538e4469c4d7ef403620efac12d8"> 3932</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Pos (20UL) </span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aab4a66e201d83f57bcf251a6fbae2517"> 3933</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Msk (0x1UL &lt;&lt; PPI_CHEN_CH20_Pos) </span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a17dabc9ee5cae23622e714b18d8801d9"> 3934</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Disabled (0UL) </span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b4e01c7f1b285d6e167edc28a2aacd9"> 3935</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Enabled (1UL) </span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Enable PPI channel 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6861561f72ae4563ec784812b08ad58b"> 3938</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Pos (15UL) </span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adfeca7c0828b78dfb55649ea874b891d"> 3939</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Msk (0x1UL &lt;&lt; PPI_CHEN_CH15_Pos) </span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9214247f50e6f35f205fcb1e8777e2f"> 3940</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Disabled (0UL) </span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a39cd9307e239425f4768f9c15e1e11b7"> 3941</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Enabled (1UL) </span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Enable PPI channel 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec6dfac9a253b35c63a63c8f322001b3"> 3944</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Pos (14UL) </span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f72eb06cf18f506264f6912ad996ec0"> 3945</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Msk (0x1UL &lt;&lt; PPI_CHEN_CH14_Pos) </span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac042ef71d946b6176994c8a6efa643bf"> 3946</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Disabled (0UL) </span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a425584e8e7374afcb0e1757657e1d48c"> 3947</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Enabled (1UL) </span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Enable PPI channel 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3041da341632e2716ea2c2352c2e1646"> 3950</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Pos (13UL) </span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab048a59230f07cc6e77c6834852f5491"> 3951</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Msk (0x1UL &lt;&lt; PPI_CHEN_CH13_Pos) </span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae4ef7d13b2ed227215b4898e1c5c8c60"> 3952</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Disabled (0UL) </span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aabdba03ba2bd159907f0cb53adaf35f9"> 3953</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Enabled (1UL) </span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Enable PPI channel 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0fd25901d8da2edd2c2c0fd7f2190326"> 3956</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Pos (12UL) </span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af104dc5f33b8e17c79dd9ec1cd7dd95b"> 3957</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Msk (0x1UL &lt;&lt; PPI_CHEN_CH12_Pos) </span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf08c1b9891791c06b55b42b47513f6c"> 3958</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Disabled (0UL) </span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab4b30e604e962ee0083e38c306c7a0d1"> 3959</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Enabled (1UL) </span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Enable PPI channel 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a990638dbc9c55c434a08cca03e9701de"> 3962</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Pos (11UL) </span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1c11a28c3d6dcacd2463d9c35d364923"> 3963</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Msk (0x1UL &lt;&lt; PPI_CHEN_CH11_Pos) </span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a416970386bea572af5400b820c086196"> 3964</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Disabled (0UL) </span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac08b57a34f7a53a3231aaac6460314c8"> 3965</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Enabled (1UL) </span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Enable PPI channel 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0b9488589394fbec8cda5588741a4a7"> 3968</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Pos (10UL) </span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37f272a19a280c64fbfc60796784ecf9"> 3969</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Msk (0x1UL &lt;&lt; PPI_CHEN_CH10_Pos) </span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a86143d21f0f71d24391cd694c6b50239"> 3970</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Disabled (0UL) </span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9d3803ec0116e3ce592412864c75538"> 3971</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Enabled (1UL) </span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable PPI channel 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a18119834bf73b1db0e45aea257766785"> 3974</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Pos (9UL) </span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a706b94f33dc58790d286aedb282df844"> 3975</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Msk (0x1UL &lt;&lt; PPI_CHEN_CH9_Pos) </span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7cd3189bd2e717fd567ac7c6a38f857f"> 3976</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Disabled (0UL) </span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b8271536fae775d2578fadea358d631"> 3977</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Enabled (1UL) </span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Enable PPI channel 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac99a3f88beb2a026beb24f0a47ebc3fd"> 3980</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Pos (8UL) </span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5b6bfb0a00cf0aaf55c2d3176e793865"> 3981</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Msk (0x1UL &lt;&lt; PPI_CHEN_CH8_Pos) </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa6789fdbf6cb6bd3d14ee102ed55d5a8"> 3982</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Disabled (0UL) </span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76137cd49674791cec41711e7303efeb"> 3983</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Enabled (1UL) </span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable PPI channel 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7e4f350437ee09110018e414ee9b53ca"> 3986</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Pos (7UL) </span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abdb4abc2f6fb9e3f88229e7c9b3690bd"> 3987</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Msk (0x1UL &lt;&lt; PPI_CHEN_CH7_Pos) </span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a67c6bd380e5da1e45dbd9bf9c5d6c36d"> 3988</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Disabled (0UL) </span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a987d1201c2e79b36295b37fdd0b9c329"> 3989</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Enabled (1UL) </span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable PPI channel 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a44e6166b1cf8541e99b6ca386185454a"> 3992</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Pos (6UL) </span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a57df4545780d9eb0b815a4133c2196"> 3993</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Msk (0x1UL &lt;&lt; PPI_CHEN_CH6_Pos) </span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a443d14d9db360e69027fcc86ce2eb7e1"> 3994</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Disabled (0UL) </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d08b3d96013e26539757b179e81c303"> 3995</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Enabled (1UL) </span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable PPI channel 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7209635ae9be54c3708fd7d509098811"> 3998</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Pos (5UL) </span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a739b3d97c2bb48446c517281fa9250d0"> 3999</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Msk (0x1UL &lt;&lt; PPI_CHEN_CH5_Pos) </span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a20da88f3e741fdabd3adfeecee2a0297"> 4000</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Disabled (0UL) </span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d8da5155b76a152d683834c8f8ad8cc"> 4001</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Enabled (1UL) </span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable PPI channel 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3b38cf14644388b52a66c491a422fc86"> 4004</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Pos (4UL) </span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6da08540a82642a2e48fcd3656bc38ec"> 4005</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Msk (0x1UL &lt;&lt; PPI_CHEN_CH4_Pos) </span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad6a6284fa2ade76585f5295e69a3d842"> 4006</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Disabled (0UL) </span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae4091f72adac8c0be7eca33f3cfb5fe2"> 4007</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Enabled (1UL) </span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable PPI channel 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77b0cb24b88440b899b3e3fdfde20870"> 4010</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Pos (3UL) </span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24fc9137793ac471d8f0c5bf1d0d5c07"> 4011</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Msk (0x1UL &lt;&lt; PPI_CHEN_CH3_Pos) </span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac9823449b89be5e245b3536ade6e4d59"> 4012</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Disabled (0UL) </span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a932dcbaea938209da3664acf7cfd4619"> 4013</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Enabled (1UL) </span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable PPI channel 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd908e6d1ce77b78293f25f5e6e222ef"> 4016</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Pos (2UL) </span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeb75f92328f5f2477132eb4024fcc33d"> 4017</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Msk (0x1UL &lt;&lt; PPI_CHEN_CH2_Pos) </span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f9022f394ceee1411440c13970cd181"> 4018</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Disabled (0UL) </span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab8cb8076e9ee64d6b2e6abde5dbdeead"> 4019</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Enabled (1UL) </span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable PPI channel 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1c8e2870f1cc0afb4f6bce019c432afe"> 4022</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Pos (1UL) </span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a527973aed7ace0f79e1df3d2db2968d7"> 4023</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Msk (0x1UL &lt;&lt; PPI_CHEN_CH1_Pos) </span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4bb13a44339978bfa947dbf7031340ab"> 4024</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Disabled (0UL) </span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72e64707fa0a74f4fe23f466263788e4"> 4025</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Enabled (1UL) </span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable PPI channel 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5dcc8717d4b6b966409ec9765036ff4b"> 4028</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Pos (0UL) </span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a674aa30fe9d1993f269fe5c5e3ef284b"> 4029</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Msk (0x1UL &lt;&lt; PPI_CHEN_CH0_Pos) </span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef3c2021308d3353395eb74c1f6237fa"> 4030</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Disabled (0UL) </span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a477e44c54f3339b583389175d16e5c06"> 4031</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Enabled (1UL) </span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PPI_CHENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">/* Description: Channel enable set. */</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment">/* Bit 31 : Enable PPI channel 31. */</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe5fc143d19b9aabc50b9798cbed4d1a"> 4037</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Pos (31UL) </span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af322c4536ea702305fe2b243d9309284"> 4038</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH31_Pos) </span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a122dd9362c69387f9e702e03a4f513fe"> 4039</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Disabled (0UL) </span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a14988c6224ffb1ec40668711fcaeb8cd"> 4040</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Enabled (1UL) </span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a320c443b626f8d7ebfb9167bb47e6ead"> 4041</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Set (1UL) </span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Enable PPI channel 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab788d5078bbbcd494e50e7cdf631e02c"> 4044</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Pos (30UL) </span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2bda32b34f4de80026da61ad532677e4"> 4045</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH30_Pos) </span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6985cf92ce411a3abd65ad798d0d702"> 4046</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Disabled (0UL) </span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9bedad31cc2871b13da24a92149efe8a"> 4047</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Enabled (1UL) </span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af0d3b15ad041287cab5512594a7bf730"> 4048</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Set (1UL) </span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Enable PPI channel 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad5d445c8cfe8a3e4d4cbe5fbfdd2b6db"> 4051</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Pos (29UL) </span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a938825ff863c789b4ae49192219a0279"> 4052</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH29_Pos) </span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a68e163e3a01004eb6cfb30b07d454b5c"> 4053</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Disabled (0UL) </span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a808c4dc485c230f716246422ba90cbee"> 4054</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Enabled (1UL) </span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4a5efed88e157504458272c84bc11139"> 4055</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Set (1UL) </span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Enable PPI channel 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43dad157168737f2024fafcdf41e0cb8"> 4058</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Pos (28UL) </span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b97bf04af3c5f37127c0c32a8f6b5d4"> 4059</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH28_Pos) </span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe0d6871d296f26e7acf22af0b5c3aaa"> 4060</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Disabled (0UL) </span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab858b6b15818d6c7a45e82fcb19daa1a"> 4061</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Enabled (1UL) </span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c0610b8524304b614202a5797d9795c"> 4062</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Set (1UL) </span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Enable PPI channel 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adc4baa473764e48ec3152353527a91b9"> 4065</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Pos (27UL) </span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7536501d62777aa9babc4db4c7f5da65"> 4066</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH27_Pos) </span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9a4cd9167a7e592a8cd3801ba542586"> 4067</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Disabled (0UL) </span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af4c5e0553c2c55e9bc31867136548235"> 4068</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Enabled (1UL) </span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a356a5f55228d5e179bc33fb4b638e58b"> 4069</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Set (1UL) </span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Enable PPI channel 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a963910f11168c0520ddb59f24d3ca0c6"> 4072</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Pos (26UL) </span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa01ac7c603792c0e1ed03983cdd317f2"> 4073</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH26_Pos) </span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2abeb52910db8d67f79d2eb76382ba0c"> 4074</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Disabled (0UL) </span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a69ff10e6f83a8c3db356b7d179fd158b"> 4075</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Enabled (1UL) </span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a16a58bbd063de791fc0693b97e7e8d8c"> 4076</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Set (1UL) </span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Enable PPI channel 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a222bd69f70117c553aff9f2d1448c11d"> 4079</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Pos (25UL) </span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa2795219ac86cd01f1b128e85c03e32a"> 4080</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH25_Pos) </span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad2a6317ff52087cd625e90d54472d46e"> 4081</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Disabled (0UL) </span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac33b4f00c1b27ede373bbf851d9075b0"> 4082</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Enabled (1UL) </span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6592b9c7fad2a20a7f9693d69f3c0e4"> 4083</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Set (1UL) </span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Enable PPI channel 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ecb4d6a644e926f215ddf27ca37262d"> 4086</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Pos (24UL) </span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad6ddf36d8359a8ec8f3f9c7a50f25801"> 4087</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH24_Pos) </span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac2030138cf75ac9e167ca9692bd10c2a"> 4088</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Disabled (0UL) </span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae214b902cfcf3bc6b62bfc204b3cbd24"> 4089</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Enabled (1UL) </span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afb6683cda6fade1a2c5df45479f75197"> 4090</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Set (1UL) </span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Enable PPI channel 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6c47dcf0fde5f2dcd76ab3a288c471e7"> 4093</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Pos (23UL) </span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c7c62594fd1fe65359023676e59c69c"> 4094</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH23_Pos) </span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#add378762e687d2cd8be047dee7ffc62f"> 4095</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Disabled (0UL) </span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a298be3a374f66491ba74da0e7da713ce"> 4096</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Enabled (1UL) </span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c63c4de7e575f531eaa3ba599300a04"> 4097</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Set (1UL) </span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Enable PPI channel 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41616aae26d82d742d014e2e6fbacc78"> 4100</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Pos (22UL) </span></div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25194d65c24760a2b8b80c14b104dd7a"> 4101</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH22_Pos) </span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a530dcf71796fc001a27be6f2c4dd1d7f"> 4102</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Disabled (0UL) </span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a238fc7543ce9b594255c0e9743bc0f0e"> 4103</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Enabled (1UL) </span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb32aa1afea2c6c08810bade11cd3fc6"> 4104</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Set (1UL) </span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Enable PPI channel 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90f9c5e0e67ed68456620056d8261d79"> 4107</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Pos (21UL) </span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5dc9a0a3e60ed034bb1452f5ca2609a4"> 4108</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH21_Pos) </span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea4d4f812eeaaa89735c53425f052a68"> 4109</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Disabled (0UL) </span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95c1f898ef0565638ff8f28ec45e3473"> 4110</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Enabled (1UL) </span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9967efeca838b1af665a9d9fdfcf5cf"> 4111</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Set (1UL) </span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Enable PPI channel 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a98c08cea427e11a4902644fd401a03bf"> 4114</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Pos (20UL) </span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af04554685666e6832148388898f619b8"> 4115</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH20_Pos) </span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a5b253dec49c692da9e5748ecea8551"> 4116</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Disabled (0UL) </span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a738822bea15c4b4a7cc922f4d708e47f"> 4117</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Enabled (1UL) </span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79bfb6d9a20e28de430bd39d170dfb18"> 4118</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Set (1UL) </span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Enable PPI channel 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6185c83d438a624509dae9f071510821"> 4121</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Pos (15UL) </span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2cbabbf840fc5d2561b45e95e6d2aa5a"> 4122</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH15_Pos) </span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5d96c15c0c3e511500367136c3a7570"> 4123</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Disabled (0UL) </span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b090da2992f9c15426754d0cb240990"> 4124</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Enabled (1UL) </span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8705832ee412e384e30024dbf9565966"> 4125</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Set (1UL) </span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Enable PPI channel 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf5495fd2ff5e2ef65b65ca8a551168d"> 4128</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Pos (14UL) </span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2dc808b8dfd479903f3c3a32f7ca298e"> 4129</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH14_Pos) </span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8caf143ac20de6065ad0700c9168aa48"> 4130</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Disabled (0UL) </span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8f89286943740e6e35b412fb5ee230a3"> 4131</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Enabled (1UL) </span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a18ae86e7d60bc05f76e259e16486ffb7"> 4132</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Set (1UL) </span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Enable PPI channel 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abdf38d1e10ff57da10eb82fa604a1d5d"> 4135</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Pos (13UL) </span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a20c850126811ab02860f99ed30e55723"> 4136</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH13_Pos) </span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec6eef364f3642f47d05f19da84e4851"> 4137</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Disabled (0UL) </span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adb890908d2b54c69e7d7840575289da3"> 4138</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Enabled (1UL) </span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af295e31c4cd892d24b9741decdab50c2"> 4139</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Set (1UL) </span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Enable PPI channel 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab53fc59f40ee0821fe6429a04a85b7f1"> 4142</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Pos (12UL) </span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2791a89cde0104de14839c267605d5b4"> 4143</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH12_Pos) </span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41954862c406664c5c9184a46639e0a0"> 4144</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Disabled (0UL) </span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a17128aba1e775c41d8d9861518fa1c82"> 4145</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Enabled (1UL) </span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab4520d252cb823d16fbbd7a917019fb6"> 4146</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Set (1UL) </span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Enable PPI channel 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4f4dfae881acb235d62555fe65dd2fa2"> 4149</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Pos (11UL) </span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9af4f7acb2a664ad322913943e4e0355"> 4150</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH11_Pos) </span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43d0765a9804be10da11a1fedbc61ce6"> 4151</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Disabled (0UL) </span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af29d8bd5cb5b68abdc0386b36afe48ab"> 4152</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Enabled (1UL) </span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaefd27323128aa275f11b11e94eafe02"> 4153</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Set (1UL) </span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Enable PPI channel 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1eb9612576b5fb31c5b0762fdb0e34d6"> 4156</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Pos (10UL) </span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a87177959ddb4c2041c0a9029d497a963"> 4157</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH10_Pos) </span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeee668dcf201cd5d003fec399bc20715"> 4158</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Disabled (0UL) </span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ebbde800b6fe07a356def9b8a41129f"> 4159</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Enabled (1UL) </span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe7204ce75871ef344abfe2806c3eaf8"> 4160</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Set (1UL) </span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable PPI channel 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac4b66dc356031edd624a401f67f04827"> 4163</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Pos (9UL) </span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad8ce06d49c751e8bd163a825d7f44678"> 4164</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH9_Pos) </span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aed59169a3f1be99884125214e017d6da"> 4165</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Disabled (0UL) </span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a78b6aeb81cedf3eb634726698e382f"> 4166</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Enabled (1UL) </span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a86512fac2c56c3221ff1d5da7b3f3137"> 4167</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Set (1UL) </span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Enable PPI channel 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abaf1a66b9ae60a6a5b12560bc99c8e4d"> 4170</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Pos (8UL) </span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9355e5bc71837f3f544baf0be5131f7"> 4171</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH8_Pos) </span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4a192856ead3d76e95d7050f39a9ddd8"> 4172</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Disabled (0UL) </span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac033a555dc43c4b017a908ba2ea09754"> 4173</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Enabled (1UL) </span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ca3bb3ab92619725b91bdfc44c8ab99"> 4174</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Set (1UL) </span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable PPI channel 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a234aaba021d75622af83e5de84964df8"> 4177</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Pos (7UL) </span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a557f627427b2fd3f13ddcceb36e40e11"> 4178</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH7_Pos) </span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a066b0c8851a421c1ca3ed82638720dff"> 4179</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Disabled (0UL) </span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad90d9279457f019261d736b390d64a01"> 4180</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Enabled (1UL) </span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aff14e21240b4aafa49cc62a80998001b"> 4181</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Set (1UL) </span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable PPI channel 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aba6bdbc3814948d067321572018f7e25"> 4184</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Pos (6UL) </span></div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23b25d8e55d7bbaa3c7b62c857ea31b4"> 4185</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH6_Pos) </span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a934941deb2fd1d1f64efa272d9828d16"> 4186</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Disabled (0UL) </span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2633469f6ca2af8ddbe367f285311191"> 4187</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Enabled (1UL) </span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8d008b9f699eb319e8c21d5c8756ddc6"> 4188</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Set (1UL) </span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable PPI channel 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6442e5c307ebbb1a22613dcbcace858c"> 4191</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Pos (5UL) </span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d896530c355af971968e1197866af59"> 4192</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH5_Pos) </span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b8edcf1b940fd8c98dbc4d247bc14e9"> 4193</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Disabled (0UL) </span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e60286a37a682ebc91914d6db0630a0"> 4194</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Enabled (1UL) </span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89dd6583e981f9d9a39f6312eec1bdc8"> 4195</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Set (1UL) </span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable PPI channel 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa3d9c91e3dcb6c3ac269e7bebea390cf"> 4198</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Pos (4UL) </span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72e37b0622e29af0c99427ff358947bb"> 4199</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH4_Pos) </span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa06162f53b71cd64885aa049186ef0e0"> 4200</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Disabled (0UL) </span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a93f621ab8089ca7d04571f549c2ae444"> 4201</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Enabled (1UL) </span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad719bf301a58a7d0fe4c53fa24e522b8"> 4202</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Set (1UL) </span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable PPI channel 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac81a331852cc67b07edf93dfceaff06e"> 4205</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Pos (3UL) </span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc8b115579bac48d1e0596da340688e9"> 4206</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH3_Pos) </span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7057372bedc18a8ef4361dd9ac864181"> 4207</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Disabled (0UL) </span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1fe08f4cc43df16c5704353a4b19c1d5"> 4208</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Enabled (1UL) </span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46d14264fa330ff22449144049dc4c0d"> 4209</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Set (1UL) </span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable PPI channel 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1fd08c3700cd682d162e132e66a5e207"> 4212</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Pos (2UL) </span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a920cb4da1e54288b8b91d3bcfb4967f8"> 4213</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH2_Pos) </span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7293964029c515f9ee8637053d0f7127"> 4214</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Disabled (0UL) </span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0fea11dc22e1dbd97310ff3547b042f1"> 4215</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Enabled (1UL) </span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab1af70e048f72de735a19bc1e9e721f4"> 4216</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Set (1UL) </span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable PPI channel 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c8b28db60bc7eeeaada0d7d7da05401"> 4219</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Pos (1UL) </span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad7dbaef83b032bfbc3dfbff64652a82a"> 4220</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH1_Pos) </span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acefe43d9c831422a1ec2cf840b050b5d"> 4221</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Disabled (0UL) </span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a51dc0b48740b135db50f72f5325ac907"> 4222</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Enabled (1UL) </span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0f25ce2b2664b0e916ed01abded7b809"> 4223</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Set (1UL) </span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable PPI channel 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aee9ea793a42b6d2159a5acd472ecd2ce"> 4226</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Pos (0UL) </span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ada43d64aa22d2ac65a055ae17d3aaa8a"> 4227</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH0_Pos) </span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8b57da4773771cb1d4f4deb29124dd80"> 4228</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Disabled (0UL) </span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf35bbc34799876e0d236f397ee0ecbc"> 4229</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Enabled (1UL) </span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab0ebf20e171d240838e41716d72ce94e"> 4230</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Set (1UL) </span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PPI_CHENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="comment">/* Description: Channel enable clear. */</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;</div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="comment">/* Bit 31 : Disable PPI channel 31. */</span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f5011dc7313ea3ec7f67f109b6203a3"> 4236</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Pos (31UL) </span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1ada9bdd909b927abbf7a15eda5517a"> 4237</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH31_Pos) </span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0dec90b56f0670aa54bdc32eb280e9b1"> 4238</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Disabled (0UL) </span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab4a7c2bdc0aaa91add432616739fc507"> 4239</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Enabled (1UL) </span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2f86337afb52ea01ac057d17e87c73bb"> 4240</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Clear (1UL) </span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Disable PPI channel 30. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8576becc6ebc220c0fe255d169e1732d"> 4243</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Pos (30UL) </span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aee8a78323ca36c6bc57a39265ad166c0"> 4244</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH30_Pos) </span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13de7b8975d4c955c1a39b5eb330f705"> 4245</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Disabled (0UL) </span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a92cf1af7a7dd403d6f89358baf98ae26"> 4246</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Enabled (1UL) </span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f01781b5a5ab967b511d4b22553aa7c"> 4247</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Clear (1UL) </span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Disable PPI channel 29. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a773bbd05bcc8b642d17660d2c63c5f2a"> 4250</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Pos (29UL) </span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a048c90c8e0525a24138c886b0c664d34"> 4251</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH29_Pos) </span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af77883f0511d89465e97a40d629ac886"> 4252</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Disabled (0UL) </span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7cb1abd98acbd1257f842b1dfa72ba8a"> 4253</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Enabled (1UL) </span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76e09b21d26cad12726273e41c6dc4ee"> 4254</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Clear (1UL) </span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Disable PPI channel 28. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acfca5f4b52e1691d61a303bb40198a56"> 4257</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Pos (28UL) </span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad03e270423c47440dfc46366fc54fbf0"> 4258</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH28_Pos) </span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeaac8d177a9068fbe74fbcb67e721743"> 4259</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Disabled (0UL) </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af4574dc3ff8f592fb1d88e577af18075"> 4260</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Enabled (1UL) </span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37c59eb17184aafcf8e658dfca4d2199"> 4261</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Clear (1UL) </span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Disable PPI channel 27. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5155de851a2bf8a4aba1592dfd0e1c4b"> 4264</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Pos (27UL) </span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43bde078462b0e0f6a0e93d1473b8f1b"> 4265</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH27_Pos) </span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9072f6e995b239d4ab633ab3c1c7bbd3"> 4266</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Disabled (0UL) </span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7e4c58d8f6c7c9f32b4029b144a43fc0"> 4267</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Enabled (1UL) </span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae4194a5da1a9147834d1d6ca9658dd01"> 4268</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Clear (1UL) </span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Disable PPI channel 26. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1e033508d24dd7b8b88e691228972c2c"> 4271</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Pos (26UL) </span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a71732534c4ba20c8ce0a5f9702b3b732"> 4272</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH26_Pos) </span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf76cead8edff1bfbd8f4ba676275551"> 4273</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Disabled (0UL) </span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a38a9c56f097b081d4616b8a0944493c5"> 4274</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Enabled (1UL) </span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a500dd651b7c2a35d09d5cb1a6b954f74"> 4275</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Clear (1UL) </span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Disable PPI channel 25. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a06bf1dcba1cd13780ed6ce76923447d0"> 4278</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Pos (25UL) </span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72e78c389e959506789e8b4451504f26"> 4279</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH25_Pos) </span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f707b1a2fb535f3e9f38f97a0dfce18"> 4280</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Disabled (0UL) </span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d4d61e8142d054f47c7ed5e668d2293"> 4281</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Enabled (1UL) </span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d24f1dfd8c24cdd07c39b8696219766"> 4282</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Clear (1UL) </span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Disable PPI channel 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad76f88f05e29bd027d9aefb4750a1803"> 4285</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Pos (24UL) </span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abacaa96e2670e2451a49e658ba9dfc15"> 4286</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH24_Pos) </span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a578341f4acd8fba608d107c4f15e546c"> 4287</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Disabled (0UL) </span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a941a4aa78193d10f0b4c751f456fef24"> 4288</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Enabled (1UL) </span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1da449cda3630d58a9e22ca0df3f6623"> 4289</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Clear (1UL) </span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Disable PPI channel 23. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a15aba470f3c038ba160e958b1abf2387"> 4292</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Pos (23UL) </span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae062b5a7d68b2207693ad22169b05ab7"> 4293</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH23_Pos) </span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa8a6f373c7362e0a6c658b7c11016e60"> 4294</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Disabled (0UL) </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0aaebdda9b5654d7a2ca5912da1de0ad"> 4295</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Enabled (1UL) </span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abeafbc22697301c4775f5b5b84af1cd4"> 4296</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Clear (1UL) </span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Disable PPI channel 22. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c17f966360822e2d410601a8a33e068"> 4299</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Pos (22UL) </span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a188829723a3730b3995fab4dd59222f7"> 4300</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH22_Pos) </span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae5868d4a42a713959142815038aa5585"> 4301</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Disabled (0UL) </span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9756898301796599e00dbaa2f4b52e53"> 4302</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Enabled (1UL) </span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a03d1d5173fd7c4601e503ad609e70dae"> 4303</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Clear (1UL) </span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Disable PPI channel 21. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0677e9f13309ed96824fa22818866f40"> 4306</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Pos (21UL) </span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d281f95f18ff85106cf5994bbb06f76"> 4307</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH21_Pos) </span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aab5cdd707bcdbe7b747de14a453ac8bf"> 4308</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Disabled (0UL) </span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a07ae024555ef602e62eb66d1e6ceb198"> 4309</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Enabled (1UL) </span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa615d10218658613110062067dbc1e2c"> 4310</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Clear (1UL) </span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Disable PPI channel 20. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af7defa6d52d8460bc0694a4cd3ee0804"> 4313</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Pos (20UL) </span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a30b7da59c2544e877d1c7877307771d2"> 4314</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH20_Pos) </span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9931289165e2e6f7bb0f232ae95e5e43"> 4315</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Disabled (0UL) </span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a74cd7a3ca029ce3d3d083eb368697826"> 4316</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Enabled (1UL) </span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a15872add78bdb56b9837e3c24cf360a1"> 4317</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Clear (1UL) </span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Disable PPI channel 15. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a790856ad6ed8ca8a386ff0ad51937f79"> 4320</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Pos (15UL) </span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae434b787f5d5cf413533daccbdc0a820"> 4321</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH15_Pos) </span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a160d1ec5a4207f3572042cb59a334a"> 4322</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Disabled (0UL) </span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a758ecfcb3aac5c2b7d6feb304d83daa9"> 4323</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Enabled (1UL) </span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a80b2a9eb846945b6e26913c72a5c5bc0"> 4324</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Clear (1UL) </span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Disable PPI channel 14. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31e912a5dcace1b1edeae9259f0d8caa"> 4327</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Pos (14UL) </span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5efa805d37cb42cc2351c6692af27a43"> 4328</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH14_Pos) </span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa8fa6bdcf2db9e99e1f5465bdecec908"> 4329</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Disabled (0UL) </span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a495f53ec332535e687fe1850b70bc82a"> 4330</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Enabled (1UL) </span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9916f978aae6a39bc8212bf987acd9b"> 4331</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Clear (1UL) </span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Disable PPI channel 13. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abcfdee97b31d52851d23fcb91db2f4fb"> 4334</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Pos (13UL) </span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8d08a8eaf6e8759b963a0e6c9b0cc12e"> 4335</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH13_Pos) </span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a45d6a969efc122fba1256ccde935907d"> 4336</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Disabled (0UL) </span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a61d42005cffe822c077ea01b951e3dea"> 4337</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Enabled (1UL) </span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a277a66d4d35329cccef030ed394ebc42"> 4338</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Clear (1UL) </span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Disable PPI channel 12. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7963f6b52db467a8ffbce209eb478816"> 4341</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Pos (12UL) </span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad18aecccf0c9b0677edcccd71e477628"> 4342</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH12_Pos) </span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8db0d180f3f7d255d066247ded6e932b"> 4343</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Disabled (0UL) </span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46020dab85ed0fb6f872149f5411dc4d"> 4344</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Enabled (1UL) </span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a14b2a1fa204a286b4a6ccdbdf29c9281"> 4345</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Clear (1UL) </span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Disable PPI channel 11. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a07b1f53a8f10ad71a42af10f20326a"> 4348</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Pos (11UL) </span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9028907593c70c11e0c75e945e3508e5"> 4349</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH11_Pos) </span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af0761fad29d6c81e9539a51fcb69b9d5"> 4350</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Disabled (0UL) </span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a423e26264ae86def32b9e0bd8c19617f"> 4351</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Enabled (1UL) </span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8442db101f071ced7ff6ef2402258c07"> 4352</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Clear (1UL) </span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Disable PPI channel 10. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae119f83a2b13394fc3dfbd428f4e9ea0"> 4355</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Pos (10UL) </span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a78194448b721704377921edf781bff58"> 4356</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH10_Pos) </span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46cd54eac1c3b5d78ae227b135209959"> 4357</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Disabled (0UL) </span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1817b660291a465fa48dcd079968a93"> 4358</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Enabled (1UL) </span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ade89f30b8b62cbd719c192e6feb51f8e"> 4359</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Clear (1UL) </span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Disable PPI channel 9. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9683864a86d10421c089eddeedd206f1"> 4362</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Pos (9UL) </span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa8a0818b9ec9ecb92bc590531128c75e"> 4363</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH9_Pos) </span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0e7a895aa466fc624ee932162ec708d0"> 4364</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Disabled (0UL) </span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac25532d4fdef73c9b081c33a2ca41759"> 4365</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Enabled (1UL) </span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace9b210a49d22c3a24ec70d26fe6bd22"> 4366</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Clear (1UL) </span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Disable PPI channel 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a14969d9ec87396ca11215d78fa3ac017"> 4369</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Pos (8UL) </span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a08edeadce784ff89c7d77e8db99da02d"> 4370</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH8_Pos) </span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8b4b5460492514c39f5da5f6cc6886fa"> 4371</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Disabled (0UL) </span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05627d4177d039806c15328f5f44cfee"> 4372</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Enabled (1UL) </span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a621f70dbb07c795e246d6ca40813bbda"> 4373</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Clear (1UL) </span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Disable PPI channel 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3018ba34c44c751a93a31b3949d319e3"> 4376</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Pos (7UL) </span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afd709845ea5cd7a7984023d46ed50927"> 4377</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH7_Pos) </span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a3f3a1ab244d1f9821d0213e8e6d435"> 4378</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Disabled (0UL) </span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43078512e70aaabf8b6b71c3e0190bf2"> 4379</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Enabled (1UL) </span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae1e19c591dab909763cd060d3ae34ed8"> 4380</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Clear (1UL) </span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Disable PPI channel 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a21f554d37deb48f03fdf93b2b7b5a24f"> 4383</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Pos (6UL) </span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31366e94e5ef23901ef9f29861a74879"> 4384</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH6_Pos) </span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad0794ab8cc713c6e95d7de26b03f828"> 4385</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Disabled (0UL) </span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad48321363393a39ed31f2a2959eea9b3"> 4386</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Enabled (1UL) </span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab1d6b06026c3eeae38c56d929cf3ee77"> 4387</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Clear (1UL) </span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Disable PPI channel 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d03c4c7ed6c1fceedf677a6be48ee89"> 4390</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Pos (5UL) </span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5cc62f3b20cf74c14bcede29ecfc42a5"> 4391</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH5_Pos) </span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#add4e357b5f8639dee922fa4eebbe6738"> 4392</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Disabled (0UL) </span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec874c5fb682b2d38461220d4776549f"> 4393</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Enabled (1UL) </span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae04158e136e119fc1dcbdd3d8a970c22"> 4394</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Clear (1UL) </span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Disable PPI channel 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab2786c77e3eef8c9125ce29262eef6bc"> 4397</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Pos (4UL) </span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0b50e13a088c56cafcbf729f808366f"> 4398</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH4_Pos) </span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a85881b22492416aafcf1382084c7cd48"> 4399</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Disabled (0UL) </span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae96e73f75ec3b7bb92afe59a32138085"> 4400</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Enabled (1UL) </span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa6ad6d81ea54f11b6846422282b69428"> 4401</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Clear (1UL) </span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Disable PPI channel 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8b56bcd9010e2ab747f3b2be0a57f697"> 4404</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Pos (3UL) </span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a045d4fa8b23afdb272b30d1dd0a2642f"> 4405</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH3_Pos) </span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa2078f0548057880c208cf772c7603c8"> 4406</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Disabled (0UL) </span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3cb69d5a5d3878b29b8b18dd28349340"> 4407</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Enabled (1UL) </span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac36dc1e19f82d1442917468edb9fb6ec"> 4408</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Clear (1UL) </span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Disable PPI channel 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2f98cfb600ea784e365f376a803bc909"> 4411</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Pos (2UL) </span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77109e919945d680a65144493dac13ab"> 4412</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH2_Pos) </span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa9773aed887d9f09ebc8f33a2a3cdcaf"> 4413</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Disabled (0UL) </span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a58d9565e254af2ed928165aba46abdb1"> 4414</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Enabled (1UL) </span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a06a51ebf6a0a4515d6a50ebd4e1254c5"> 4415</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Clear (1UL) </span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable PPI channel 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f27d3b404ea3ddec30e7799334464dc"> 4418</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Pos (1UL) </span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1387357c38a334b8fa4b67008b053236"> 4419</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH1_Pos) </span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7c2823eb9979ca9fec02f3506ba1dc7a"> 4420</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Disabled (0UL) </span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a450b00c6428d0512d145d5a70092ebdb"> 4421</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Enabled (1UL) </span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a99c2cf1b4edddc6c4f23e0bd4b8ce2b8"> 4422</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Clear (1UL) </span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable PPI channel 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af6252942ef4c641f8f23f6b2b40bde41"> 4425</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Pos (0UL) </span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a96e9b03aae5fa583468a5a3da3fedac0"> 4426</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH0_Pos) </span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad8dcec78e07075641539cb22c8871b2d"> 4427</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Disabled (0UL) </span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a69bcd2edec867950569a5a2abcf18287"> 4428</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Enabled (1UL) </span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7fed526745794dc956d41ddec9718fb6"> 4429</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Clear (1UL) </span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PPI_CHG */</span><span class="preprocessor"></span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="comment">/* Description: Channel group configuration. */</span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="comment">/* Bit 31 : Include CH31 in channel group. */</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4430e7f30c7c722c0dcc4b494927d1a9"> 4435</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Pos (31UL) </span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a673f2ee5e4c0bad0c7c4d0cdab4d1c94"> 4436</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Msk (0x1UL &lt;&lt; PPI_CHG_CH31_Pos) </span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72445960ad1ad3826eff112b9475b79d"> 4437</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Excluded (0UL) </span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea8114c215eb8f9d09115898bcea4368"> 4438</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Included (1UL) </span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 30 : Include CH30 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b9451554a8af79e21a3253c5fe56145"> 4441</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Pos (30UL) </span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8f875b0e37924b135e19566faa4817ed"> 4442</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Msk (0x1UL &lt;&lt; PPI_CHG_CH30_Pos) </span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa7fa750389b2d3d35bd7795679c9410c"> 4443</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Excluded (0UL) </span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a906b660f632e9a0e2d6527323093e621"> 4444</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Included (1UL) </span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 29 : Include CH29 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e97cea06a5df8ed444233af248d57de"> 4447</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Pos (29UL) </span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaed9fcefc88b7bb274e2fe8ca3a272fd"> 4448</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Msk (0x1UL &lt;&lt; PPI_CHG_CH29_Pos) </span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a548572917b325700f73df25ac7f1d070"> 4449</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Excluded (0UL) </span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5a6941379fa6656d304ee4cf46b502cd"> 4450</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Included (1UL) </span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 28 : Include CH28 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0442ad6c24d5b83adcdcbae48ca6e97"> 4453</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Pos (28UL) </span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a594fc4b1f4b81530850ede6fb3f89f88"> 4454</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Msk (0x1UL &lt;&lt; PPI_CHG_CH28_Pos) </span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b32a9b7c1f38d7d5ff3d8793a380f6e"> 4455</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Excluded (0UL) </span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a154aa1a52f7ee78bafcaef7f6ea9faca"> 4456</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Included (1UL) </span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 27 : Include CH27 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6ecdc5004b94ba525fcd8e11ec7da60b"> 4459</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Pos (27UL) </span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae07461afb6d037983eabe90f335bb046"> 4460</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Msk (0x1UL &lt;&lt; PPI_CHG_CH27_Pos) </span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a51f22025d04a96a42488426d65bb4ad6"> 4461</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Excluded (0UL) </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac556c38dc171f641897c8bb5e411db49"> 4462</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Included (1UL) </span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 26 : Include CH26 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a848252dfae806f08deeedcd086a4cf8b"> 4465</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Pos (26UL) </span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5da833a2d6e113a540f8b2cf5442562a"> 4466</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Msk (0x1UL &lt;&lt; PPI_CHG_CH26_Pos) </span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7d5bc21b68fc003845fc141e5ad6e0a8"> 4467</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Excluded (0UL) </span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa14b811bc03332e4108e56f9d8bc2d31"> 4468</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Included (1UL) </span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 25 : Include CH25 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6ab8598b2cad69029ad2278b067b2a9e"> 4471</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Pos (25UL) </span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1283a084fbe9bf0379523c463c4ce87"> 4472</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Msk (0x1UL &lt;&lt; PPI_CHG_CH25_Pos) </span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac732e6be4e708b96747a4d7f7aa43374"> 4473</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Excluded (0UL) </span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5789f11e699c805d5a190b0ba9983b0e"> 4474</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Included (1UL) </span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : Include CH24 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7effffaaaa6e2ea7c8245ad7ec74fa5b"> 4477</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Pos (24UL) </span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7270e531a00ce28ffc6bd7697a7e4eee"> 4478</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Msk (0x1UL &lt;&lt; PPI_CHG_CH24_Pos) </span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8a1190cbda65db77cd4fe12f40ecd0b6"> 4479</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Excluded (0UL) </span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a67424dd2a4896ddbe6c065d388f921f9"> 4480</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Included (1UL) </span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 23 : Include CH23 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24eb99b096293e1622a023d3ab4cd5c3"> 4483</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Pos (23UL) </span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a60d8360a1d46d0b4c03ba59eb35fa09b"> 4484</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Msk (0x1UL &lt;&lt; PPI_CHG_CH23_Pos) </span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a69296fb0b0a57e1de91d11b7c435b1a1"> 4485</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Excluded (0UL) </span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a179a86f5064f662da5f12893a6b806c3"> 4486</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Included (1UL) </span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 22 : Include CH22 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4f4c6706b81cbdd8241f9e4df5503244"> 4489</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Pos (22UL) </span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa2d7ba7df6e47dad83520c22446d3402"> 4490</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Msk (0x1UL &lt;&lt; PPI_CHG_CH22_Pos) </span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a442faf70fa68c5225c49a56603923346"> 4491</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Excluded (0UL) </span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a847c6fbf551b8b8a6c05dcf5d2008dae"> 4492</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Included (1UL) </span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 21 : Include CH21 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aabc87e3971a4a114879aa75609d62aa9"> 4495</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Pos (21UL) </span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a517c057b41a7021d675e78ef934f9351"> 4496</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Msk (0x1UL &lt;&lt; PPI_CHG_CH21_Pos) </span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9684dea8ca7b75f962b6c66f005282b5"> 4497</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Excluded (0UL) </span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a6f4ab59cf53262797cc1f1c665d5ce"> 4498</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Included (1UL) </span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 20 : Include CH20 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a54f1ba5562f574609373a6a9e7840bf6"> 4501</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Pos (20UL) </span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2768f8398ff04ec4b55d6ce17804e209"> 4502</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Msk (0x1UL &lt;&lt; PPI_CHG_CH20_Pos) </span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a386abc6d5c3423561ceafaaa01db8d37"> 4503</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Excluded (0UL) </span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e7a099faab1e568de5ea8102e53ca7a"> 4504</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Included (1UL) </span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 15 : Include CH15 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a786edb2127e750059baa240107a79cab"> 4507</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Pos (15UL) </span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8780e42261f86fb7f8a4e55832ffca61"> 4508</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Msk (0x1UL &lt;&lt; PPI_CHG_CH15_Pos) </span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb0480139f5bb5a562aecec4089d1813"> 4509</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Excluded (0UL) </span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6aa786ec212de04aebd0cc50cba6d05f"> 4510</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Included (1UL) </span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Include CH14 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3c10740bcf19a917c1cd3f1fcc397ca"> 4513</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Pos (14UL) </span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3c7fa0440a4f6a1ac5276bea8ae8432e"> 4514</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Msk (0x1UL &lt;&lt; PPI_CHG_CH14_Pos) </span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea9af26cd3c0e621b5659aa92a6c3b89"> 4515</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Excluded (0UL) </span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4e8d8cfecb622862e98139f6d3f6178b"> 4516</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Included (1UL) </span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : Include CH13 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af99b5eea385770397f56ee2692fd3af1"> 4519</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Pos (13UL) </span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a240cac6d1d36acb85a9c76264f878fc7"> 4520</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Msk (0x1UL &lt;&lt; PPI_CHG_CH13_Pos) </span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a303eaf88f7c4dc432a0de6d5140897ca"> 4521</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Excluded (0UL) </span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a062f297769090ce8324035dbb8da6639"> 4522</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Included (1UL) </span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : Include CH12 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43ecee96310f519870b467add94cbc53"> 4525</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Pos (12UL) </span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a720df3cc62cc8ab7f86591cd0b82233e"> 4526</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Msk (0x1UL &lt;&lt; PPI_CHG_CH12_Pos) </span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2ddd84dbbb6e583a8f097c2ae4d9fa58"> 4527</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Excluded (0UL) </span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a03b72d3cb9000f55487e42f345d67b6d"> 4528</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Included (1UL) </span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : Include CH11 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d0767ad793b4ff5707fe242e7602578"> 4531</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Pos (11UL) </span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a19aef81fc34af9a54d941083960255e2"> 4532</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Msk (0x1UL &lt;&lt; PPI_CHG_CH11_Pos) </span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d6040c18102ce229e57b4c8f8ef7643"> 4533</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Excluded (0UL) </span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a99bb1db8bc6a4f07a50c3306211f0513"> 4534</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Included (1UL) </span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Include CH10 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a61bbf8be85959e09072bfa3f66f48a45"> 4537</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Pos (10UL) </span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad406b485ad8fb9728a3f90ca97dca7fc"> 4538</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Msk (0x1UL &lt;&lt; PPI_CHG_CH10_Pos) </span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a663806f634c422c08656a23d4330da7e"> 4539</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Excluded (0UL) </span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae81636ccaab20bca97f21e8ea14747cf"> 4540</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Included (1UL) </span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Include CH9 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3fbc54979b4a447125095117388334ee"> 4543</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Pos (9UL) </span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a80c037ff815938e9ecd67294d11d4050"> 4544</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Msk (0x1UL &lt;&lt; PPI_CHG_CH9_Pos) </span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b60452977c4c48f71b69c6163ca413e"> 4545</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Excluded (0UL) </span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acfc46c5e92ff5a5adc5a06d8a8702e83"> 4546</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Included (1UL) </span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Include CH8 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afdafc91ae06455ed72bf46f0b0be567b"> 4549</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Pos (8UL) </span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a71afe7d8759f390f40c0538786f226"> 4550</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Msk (0x1UL &lt;&lt; PPI_CHG_CH8_Pos) </span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73df20918bf63b2b1f112e68d1b73781"> 4551</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Excluded (0UL) </span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a34cef4a6378e7dbf682b7f5b586de412"> 4552</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Included (1UL) </span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Include CH7 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab488cb4b88692ddde2030c7382178e14"> 4555</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Pos (7UL) </span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5045b389acf162c2c35561d5a67b92bc"> 4556</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Msk (0x1UL &lt;&lt; PPI_CHG_CH7_Pos) </span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad45e443688b455ea3f621bbd72a7f55f"> 4557</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Excluded (0UL) </span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af709e8704ae78a5ac4960fd14ee76626"> 4558</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Included (1UL) </span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Include CH6 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe4fae8c2932f15ff27258fcf94b2c3d"> 4561</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Pos (6UL) </span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9023819af722779e1e49abcf5d6ceb56"> 4562</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Msk (0x1UL &lt;&lt; PPI_CHG_CH6_Pos) </span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48f766ca7ae31bd9bae47b7cd56083f8"> 4563</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Excluded (0UL) </span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca8ebc52c900113f55f99916e1c75ec8"> 4564</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Included (1UL) </span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Include CH5 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25db933273d2a2bedcc4c799b5bc06d5"> 4567</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Pos (5UL) </span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afd350aabf161b41cbc1c63f82169f100"> 4568</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Msk (0x1UL &lt;&lt; PPI_CHG_CH5_Pos) </span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a22f86a25f34e4db5a1102796829c564a"> 4569</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Excluded (0UL) </span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0098db186f5cdd10fcf61c78b129278c"> 4570</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Included (1UL) </span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Include CH4 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4f0997366b573f17e7a878b86c399adc"> 4573</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Pos (4UL) </span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3eba086a1b0561f619a75e3171c19177"> 4574</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Msk (0x1UL &lt;&lt; PPI_CHG_CH4_Pos) </span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af7c6e18984b005c05e2f0ea2f5e2f18e"> 4575</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Excluded (0UL) </span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a455ff6870562890c2e10c2342ad21531"> 4576</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Included (1UL) </span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Include CH3 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4937d9ce5a2c54a3ce0bc029f62b10e8"> 4579</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Pos (3UL) </span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8edd3278cd24666ba6df72a2865cf458"> 4580</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Msk (0x1UL &lt;&lt; PPI_CHG_CH3_Pos) </span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3da6c40fd22a3dd61ebeda7ffd940862"> 4581</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Excluded (0UL) </span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af57ad986a8860250f9e79d4ebc21ae27"> 4582</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Included (1UL) </span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Include CH2 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a513f5b1227c5e150817b7f646b3f89b8"> 4585</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Pos (2UL) </span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af7950b7c8cb07bc28adfb88e8808da61"> 4586</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Msk (0x1UL &lt;&lt; PPI_CHG_CH2_Pos) </span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7251e5a7732a7b04d8242b409e14fdfe"> 4587</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Excluded (0UL) </span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89edd10d03522c6f63188f8ba819fa76"> 4588</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Included (1UL) </span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Include CH1 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a85633ea0ae7bb7b526a0f274b36df508"> 4591</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Pos (1UL) </span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24cd700c216cde48de6334b6eb9a5f2d"> 4592</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Msk (0x1UL &lt;&lt; PPI_CHG_CH1_Pos) </span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaaf23952c4ccf35c7c6f4d5e522ea6a0"> 4593</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Excluded (0UL) </span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46074ae084e56825479d88d07017ac7e"> 4594</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Included (1UL) </span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Include CH0 in channel group. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adfbb95e5f61758f87edda601a54b592d"> 4597</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Pos (0UL) </span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f3f6eee84445a808c4c054a51b14d0d"> 4598</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Msk (0x1UL &lt;&lt; PPI_CHG_CH0_Pos) </span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa6806681536bfb2665ab55bbe93af538"> 4599</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Excluded (0UL) </span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a583d60d623b8d56e99a5e2716a880f4b"> 4600</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Included (1UL) </span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: PU */</span><span class="preprocessor"></span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="comment">/* Description: Patch unit. */</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="comment">/* Register: PU_PATCHADDR */</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">/* Description: Relative address of patch instructions. */</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;</div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">/* Bits 24..0 : Relative address of patch instructions. */</span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a15d4f1911e45240de033ba742a475393"> 4610</a></span>&#160;<span class="preprocessor">#define PU_PATCHADDR_PATCHADDR_Pos (0UL) </span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab2d36ebc19a902bf3dc4d46802f93ee7"> 4611</a></span>&#160;<span class="preprocessor">#define PU_PATCHADDR_PATCHADDR_Msk (0x1FFFFFFUL &lt;&lt; PU_PATCHADDR_PATCHADDR_Pos) </span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PU_PATCHEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="comment">/* Description: Patch enable register. */</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="comment">/* Bit 7 : Patch 7 enabled. */</span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d6638ec42f3610440387b646baf7de6"> 4617</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH7_Pos (7UL) </span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0162ed6acdf0123eeeefb5024d8bce3b"> 4618</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH7_Msk (0x1UL &lt;&lt; PU_PATCHEN_PATCH7_Pos) </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a262b50ba14585c9d516030177c3b3216"> 4619</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH7_Disabled (0UL) </span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5259464dc9772150c4a7db5b7b27430a"> 4620</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH7_Enabled (1UL) </span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Patch 6 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a930ba8a472e4389359912f466526a542"> 4623</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH6_Pos (6UL) </span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4db9cd58d1343323ab0973b187a53068"> 4624</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH6_Msk (0x1UL &lt;&lt; PU_PATCHEN_PATCH6_Pos) </span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abed49c0ce2dd2c55cff650fd36d9d094"> 4625</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH6_Disabled (0UL) </span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a558b33e3a3f8e4c32fc72cca310e7278"> 4626</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH6_Enabled (1UL) </span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Patch 5 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56e4bac317b2d7d34e4dd4af870c77a5"> 4629</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH5_Pos (5UL) </span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a78c691d0b3a9c72d9a93354e5d42e031"> 4630</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH5_Msk (0x1UL &lt;&lt; PU_PATCHEN_PATCH5_Pos) </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8cf7ac0ed74fff77a795001575cc6c43"> 4631</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH5_Disabled (0UL) </span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2885dc7b898cbc04f8e46acb16e11f48"> 4632</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH5_Enabled (1UL) </span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Patch 4 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8a7a29cadb4816ccfe764d1a888c3082"> 4635</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH4_Pos (4UL) </span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaeab6209bf09024c924d2eab5fd5072d"> 4636</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH4_Msk (0x1UL &lt;&lt; PU_PATCHEN_PATCH4_Pos) </span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a91500e16da16e673a91ac14e6c972f31"> 4637</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH4_Disabled (0UL) </span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a888f55e4f6bdce68ca97ab9b51ecde68"> 4638</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH4_Enabled (1UL) </span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Patch 3 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acdbcfc36f00179b64640084b43203f29"> 4641</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH3_Pos (3UL) </span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a68587b4eced2f5d566554a4c25d54b7a"> 4642</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH3_Msk (0x1UL &lt;&lt; PU_PATCHEN_PATCH3_Pos) </span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adfddd18771a04439600d9358647c84c0"> 4643</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH3_Disabled (0UL) </span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9bc0a4ccb2f94b4eb26e844e039075c2"> 4644</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH3_Enabled (1UL) </span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Patch 2 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7ab83a037bd5f661a9cb5939bb684f0f"> 4647</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH2_Pos (2UL) </span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79a04bd30db9b8dfeac186d208328368"> 4648</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH2_Msk (0x1UL &lt;&lt; PU_PATCHEN_PATCH2_Pos) </span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab36756c24b8fec3c7470170e816e4563"> 4649</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH2_Disabled (0UL) </span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7726053dffc12811fcd2e77cb98f667f"> 4650</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH2_Enabled (1UL) </span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Patch 1 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad08c8d0e920b1db6921f3dcdd3b85ccd"> 4653</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH1_Pos (1UL) </span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7de2f2871fb582b8be822cc3285ebe2d"> 4654</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH1_Msk (0x1UL &lt;&lt; PU_PATCHEN_PATCH1_Pos) </span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a844caf39b710f26f59f6f57038170a8a"> 4655</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH1_Disabled (0UL) </span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4db744cc5616de2e4a05bb2fb648f157"> 4656</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH1_Enabled (1UL) </span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Patch 0 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2991bd5185b80737458c73aaf717f344"> 4659</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH0_Pos (0UL) </span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6ed2e8d981b3d4c0b7ee25a08a4f7484"> 4660</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH0_Msk (0x1UL &lt;&lt; PU_PATCHEN_PATCH0_Pos) </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aafc5bf617858c79b05b6a05d0bd52405"> 4661</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH0_Disabled (0UL) </span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac706d0e97b95d6d673703d6c4d537f57"> 4662</a></span>&#160;<span class="preprocessor">#define PU_PATCHEN_PATCH0_Enabled (1UL) </span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PU_PATCHENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment">/* Description: Patch enable register. */</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;</div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="comment">/* Bit 7 : Patch 7 enabled. */</span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46b72c6d6f2cf1e25d80539ddf0d8f3c"> 4668</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH7_Pos (7UL) </span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad717486c3bcdf32c3615ae826cfb6119"> 4669</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH7_Msk (0x1UL &lt;&lt; PU_PATCHENSET_PATCH7_Pos) </span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa9211fb27c5bba2b6e1663ec3939684"> 4670</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH7_Disabled (0UL) </span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a923608dfcb48ba7ea671c4dd9e3a9f8a"> 4671</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH7_Enabled (1UL) </span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7fb201ea86acdb645c2f1cb3c1fb6478"> 4672</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH7_Set (1UL) </span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Patch 6 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a2131cac788ac9b7820fab37f7fddc9"> 4675</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH6_Pos (6UL) </span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afcdeb420bb48c915afed938caf9932bd"> 4676</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH6_Msk (0x1UL &lt;&lt; PU_PATCHENSET_PATCH6_Pos) </span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a43bf501ae272398adfa94e7dc0598695"> 4677</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH6_Disabled (0UL) </span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac193983e4a1a536d1bd0dbf8b7bc2481"> 4678</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH6_Enabled (1UL) </span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afc4c5255319eca0cc8400faf17e33ab1"> 4679</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH6_Set (1UL) </span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Patch 5 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37556dd271f896dbe7c1ae2ca2b09106"> 4682</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH5_Pos (5UL) </span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6138fb2e679772eaa86feffeb18f2fc0"> 4683</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH5_Msk (0x1UL &lt;&lt; PU_PATCHENSET_PATCH5_Pos) </span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6bad687203d38c1442ce4370c58f8a9f"> 4684</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH5_Disabled (0UL) </span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a74080575a4c3710b19ca8a0357106ab1"> 4685</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH5_Enabled (1UL) </span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad4db37a6440cd9b142cf50a97512f30a"> 4686</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH5_Set (1UL) </span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Patch 4 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a122de9f4e4bfd3f5533d1e55ba2e569c"> 4689</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH4_Pos (4UL) </span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a74ec40dd9a6d97c1c1adb2b63d5af2e5"> 4690</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH4_Msk (0x1UL &lt;&lt; PU_PATCHENSET_PATCH4_Pos) </span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a010ffa1a792a8d1b2c8e730ccfcec575"> 4691</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH4_Disabled (0UL) </span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa32cf469b7ee9adc606fd1f27afac7f9"> 4692</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH4_Enabled (1UL) </span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a783bde769b4a64676eb220173c84e890"> 4693</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH4_Set (1UL) </span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Patch 3 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaccc8844abf2ef2ace0a9f07a975f5c3"> 4696</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH3_Pos (3UL) </span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae34d80134a4e628f9ce4c70c2d258562"> 4697</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH3_Msk (0x1UL &lt;&lt; PU_PATCHENSET_PATCH3_Pos) </span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a794c27ee1ce0aa949d96ae7e26af374a"> 4698</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH3_Disabled (0UL) </span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abcfc89ba6c562e23a35b5147c83c2ed7"> 4699</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH3_Enabled (1UL) </span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b5da54a5883d1b0da088a6e57a0b01d"> 4700</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH3_Set (1UL) </span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Patch 2 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac616c7952b1438cfbe419ff83be27276"> 4703</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH2_Pos (2UL) </span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3006996a2684cede7449d740ea93d49e"> 4704</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH2_Msk (0x1UL &lt;&lt; PU_PATCHENSET_PATCH2_Pos) </span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa52eb96e7fe7635b81f82e5ec8591fb5"> 4705</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH2_Disabled (0UL) </span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa61c28b38f0fe3bb07bd5efcc2636a1d"> 4706</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH2_Enabled (1UL) </span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afcbec36fb1b80b7892c26a8f09d82329"> 4707</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH2_Set (1UL) </span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Patch 1 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8290c5d55e11796ec5be6ed906aac74a"> 4710</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH1_Pos (1UL) </span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a99768555a924758c0ab11a58df0ee6f1"> 4711</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH1_Msk (0x1UL &lt;&lt; PU_PATCHENSET_PATCH1_Pos) </span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afc4d27385da3178379744858a9c3059e"> 4712</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH1_Disabled (0UL) </span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3731ba561084db5e70d908fa0e9b8c68"> 4713</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH1_Enabled (1UL) </span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a867701dc50b833a50fbb65d07d4512c0"> 4714</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH1_Set (1UL) </span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Patch 0 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4fe556a1691b439ed2d9fcf4636e3620"> 4717</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH0_Pos (0UL) </span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae05f12ee27d3d42ca137caaf3d053545"> 4718</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH0_Msk (0x1UL &lt;&lt; PU_PATCHENSET_PATCH0_Pos) </span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d5c6e2b58dbf36f5a6a9b94b046c2c6"> 4719</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH0_Disabled (0UL) </span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a20b708b257c1efbe5218d8a99ee10246"> 4720</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH0_Enabled (1UL) </span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88881d0c2eef5484f263ad3cbe7de577"> 4721</a></span>&#160;<span class="preprocessor">#define PU_PATCHENSET_PATCH0_Set (1UL) </span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: PU_PATCHENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">/* Description: Patch disable register. */</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">/* Bit 7 : Patch 7 enabled. */</span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae09f80094ecf7896118841ee534fc1df"> 4727</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH7_Pos (7UL) </span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adbb539c2a87878ffd953e3c0bc3a04e3"> 4728</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH7_Msk (0x1UL &lt;&lt; PU_PATCHENCLR_PATCH7_Pos) </span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a85990922599037995ecc5f3f531ad945"> 4729</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH7_Disabled (0UL) </span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad70bd4c19a3b7c8f2e406406a1196e6f"> 4730</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH7_Enabled (1UL) </span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adc38642c1aea938c24594e3bd78980d5"> 4731</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH7_Clear (1UL) </span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Patch 6 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6601152945041e3f752f6c3142b5cde1"> 4734</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH6_Pos (6UL) </span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af329cbe7d3815e823ca4115c44f60700"> 4735</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH6_Msk (0x1UL &lt;&lt; PU_PATCHENCLR_PATCH6_Pos) </span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad52dcd005e4735fcbdd3c5f1adab0735"> 4736</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH6_Disabled (0UL) </span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5ef413486fc9a00592de4a7215192450"> 4737</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH6_Enabled (1UL) </span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae764fcde614e636096df971877bbfad6"> 4738</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH6_Clear (1UL) </span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Patch 5 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6dd70872db682025d22152cd0d38bdd3"> 4741</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH5_Pos (5UL) </span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a714ca3a81e0266d40029663b7f789996"> 4742</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH5_Msk (0x1UL &lt;&lt; PU_PATCHENCLR_PATCH5_Pos) </span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8e3d3f11f97ea8648b5f1c6e241e69fc"> 4743</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH5_Disabled (0UL) </span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac9356d4a3ca1ee477b1bc0241bb1f7e1"> 4744</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH5_Enabled (1UL) </span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aedeba9ae39bc498b2e38cba0d2012d73"> 4745</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH5_Clear (1UL) </span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Patch 4 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca7a5c09f61e352d4877171687101a4c"> 4748</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH4_Pos (4UL) </span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a50cc4f6c741d47302aac1fd883003a06"> 4749</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH4_Msk (0x1UL &lt;&lt; PU_PATCHENCLR_PATCH4_Pos) </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76ecf686ab6029ee6df7e14cacbb817c"> 4750</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH4_Disabled (0UL) </span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d83541cfaacc7fcddc23b481467c682"> 4751</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH4_Enabled (1UL) </span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a715f8571d3afffb11917df93f5b687c3"> 4752</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH4_Clear (1UL) </span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Patch 3 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47ea3a0c0f6f9ec48624789d36d939a0"> 4755</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH3_Pos (3UL) </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05047b699727eeaf5866b16a9f917d02"> 4756</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH3_Msk (0x1UL &lt;&lt; PU_PATCHENCLR_PATCH3_Pos) </span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a3372026a449ef026e0b36f7c698b3e"> 4757</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH3_Disabled (0UL) </span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5e938f05700532695761f5d8582a4ec"> 4758</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH3_Enabled (1UL) </span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a82b3edb77a16dd1366c14a464fbb259e"> 4759</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH3_Clear (1UL) </span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Patch 2 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa8297d0ba8013a186363824c7dca42b"> 4762</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH2_Pos (2UL) </span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a49f0b6d876e482ca38dadc6f60a5c52d"> 4763</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH2_Msk (0x1UL &lt;&lt; PU_PATCHENCLR_PATCH2_Pos) </span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adaf63aceed52e94c671be03073ae684b"> 4764</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH2_Disabled (0UL) </span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad244ee3b5b02f0b6cb2622bde2757830"> 4765</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH2_Enabled (1UL) </span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5b5e6bf87f2ce75b93a3d69d11f3fba"> 4766</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH2_Clear (1UL) </span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Patch 1 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab0c358272149b208058fdf4afdc98eaf"> 4769</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH1_Pos (1UL) </span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af06ab048469a6b0433d66c96572fc79f"> 4770</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH1_Msk (0x1UL &lt;&lt; PU_PATCHENCLR_PATCH1_Pos) </span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95fc684b48815eefaaa07d5650c15a42"> 4771</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH1_Disabled (0UL) </span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac44f4ecf2a3922e0b743c102e1372a58"> 4772</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH1_Enabled (1UL) </span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac955f25e4861d86c5f454e7058afc6ed"> 4773</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH1_Clear (1UL) </span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Patch 0 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5ded607dcf7f2927e743c9e01216d1ff"> 4776</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH0_Pos (0UL) </span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeba4c0d466c3c4341644b920f6a8041c"> 4777</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH0_Msk (0x1UL &lt;&lt; PU_PATCHENCLR_PATCH0_Pos) </span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25f0323ad00d16e0b48acdd05fd58ab0"> 4778</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH0_Disabled (0UL) </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4bd5ac1176702d4e38379361c2b347d8"> 4779</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH0_Enabled (1UL) </span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5f7e4d780419cb2fc556efed19c94662"> 4780</a></span>&#160;<span class="preprocessor">#define PU_PATCHENCLR_PATCH0_Clear (1UL) </span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: QDEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="comment">/* Description: Rotary decoder. */</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;</div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="comment">/* Register: QDEC_SHORTS */</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment">/* Description: Shortcuts for the QDEC. */</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;</div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="comment">/* Bit 1 : Shortcut between SAMPLERDY event and STOP task. */</span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac7ff30fedd23c804b4bb357a2b68abd4"> 4790</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL) </span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adaea601adbd9513badf789db25b8c6d6"> 4791</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL &lt;&lt; QDEC_SHORTS_SAMPLERDY_STOP_Pos) </span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a84c9e896ff3d4e711ab8e10cfa33b2e6"> 4792</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL) </span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af269cf623e12a4a02681b9ea81ec8dcf"> 4793</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL) </span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between REPORTRDY event and READCLRACC task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae36eb3bc70248033ac6f81fa92e95e0a"> 4796</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL) </span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a285a3aa58400353b5757a097ad62933f"> 4797</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL &lt;&lt; QDEC_SHORTS_REPORTRDY_READCLRACC_Pos) </span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5fbb274e98c63ab2a23f045c75d0012e"> 4798</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL) </span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad79a7929378a4d3b6010225f14fea6b0"> 4799</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL) </span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="comment">/* Bit 2 : Enable interrupt on ACCOF event. */</span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a50751ca88702cd9885820593c04f3a"> 4805</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Pos (2UL) </span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a575eaf68f6e6472dc6c94393a0ecda5e"> 4806</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Msk (0x1UL &lt;&lt; QDEC_INTENSET_ACCOF_Pos) </span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0f3112569fa18d440e20b1c933edd1c"> 4807</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Disabled (0UL) </span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5b14845a1ffbbd88172feb06cb594246"> 4808</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Enabled (1UL) </span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aac0a52ccbf3d10295475aa250c3efb83"> 4809</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Set (1UL) </span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on REPORTRDY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31a74c6bda9051b79d28f62fed695f12"> 4812</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Pos (1UL) </span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad83227254999b4eab75b71315bf67b7"> 4813</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Msk (0x1UL &lt;&lt; QDEC_INTENSET_REPORTRDY_Pos) </span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaff1326d1bfb95437e6fdb8ff29700c5"> 4814</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Disabled (0UL) </span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af83eca86d18f71cc3fe6e6d3bfc4dc78"> 4815</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Enabled (1UL) </span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a71df367e996ddb90488c93c38bbd704a"> 4816</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Set (1UL) </span></div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable interrupt on SAMPLERDY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59d2b71125c196cb658e8099bd96d1ac"> 4819</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Pos (0UL) </span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8c7950622d48a12e7d5a6e163cffbcfa"> 4820</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Msk (0x1UL &lt;&lt; QDEC_INTENSET_SAMPLERDY_Pos) </span></div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f1c772ed5c366542d7aed6e99a5204a"> 4821</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Disabled (0UL) </span></div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af6c4a58dd8c740ea832f29b37f74d97a"> 4822</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Enabled (1UL) </span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af684f196f19e3166a44230ac687b79ca"> 4823</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Set (1UL) </span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;</div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="comment">/* Bit 2 : Disable interrupt on ACCOF event. */</span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24a13d4558e57da42e6b48b0a289f702"> 4829</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Pos (2UL) </span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a329e6ebd89e89b2f47d939b181318e96"> 4830</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_ACCOF_Pos) </span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad1a0111c2abe3f7b41b50bc6c87b084e"> 4831</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Disabled (0UL) </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b865afe46517c5039f1557661c7a6b4"> 4832</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Enabled (1UL) </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6984ba3a9e3900d30ac7f7c379f6c33b"> 4833</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Clear (1UL) </span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on REPORTRDY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d3bdfaff731fe5d3bf2dd3fbb2d9dbc"> 4836</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Pos (1UL) </span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3c1218bb911b4fbebfe95d629c899b64"> 4837</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_REPORTRDY_Pos) </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4fece4541e99bb79a0ec8aec61bca512"> 4838</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Disabled (0UL) </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a81c3e36d4061e41ca7ceba05bbd350ff"> 4839</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Enabled (1UL) </span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa172412b68d6cdf16dfa75cb626e373f"> 4840</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Clear (1UL) </span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable interrupt on SAMPLERDY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8e7f663fc733a41fa07ad88c9b8a0fad"> 4843</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Pos (0UL) </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a324e23657065c00fa577313f5c75f63b"> 4844</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_SAMPLERDY_Pos) </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af33fd083d51126adb95db9d7e18cd103"> 4845</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Disabled (0UL) </span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b72ac3356d78d04460aa3b83de4a12e"> 4846</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Enabled (1UL) </span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0942002d16c61d2865b27d686b238a9"> 4847</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Clear (1UL) </span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="comment">/* Description: Enable the QDEC. */</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="comment">/* Bit 0 : Enable or disable QDEC. */</span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aafbaff80ed4d46887e2b82fbf34a0d82"> 4853</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8b308df3c18d47ebb1d29dd006ee0910"> 4854</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; QDEC_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a09a3b6c610bbea679a11e17e24c65a1c"> 4855</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#affcc63937096d08e69df08b1f941bd1c"> 4856</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_LEDPOL */</span><span class="preprocessor"></span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="comment">/* Description: LED output pin polarity. */</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="comment">/* Bit 0 : LED output pin polarity. */</span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a275f98fa9552f65231dff5e9d0c33467"> 4862</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_Pos (0UL) </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7afaf375b191228bf137ffe27c16d683"> 4863</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_Msk (0x1UL &lt;&lt; QDEC_LEDPOL_LEDPOL_Pos) </span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a529c3e88fa58bf1deee2c78811482bba"> 4864</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_ActiveLow (0UL) </span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab545ddc567ad01d18bc0a62c363c8267"> 4865</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_ActiveHigh (1UL) </span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_SAMPLEPER */</span><span class="preprocessor"></span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="comment">/* Description: Sample period. */</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="comment">/* Bits 2..0 : Sample period. */</span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a09860bfebf5e884b06fbc466fb928b31"> 4871</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_Pos (0UL) </span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a071b667823ef00b5f2d70fa0641d7c62"> 4872</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_Msk (0x7UL &lt;&lt; QDEC_SAMPLEPER_SAMPLEPER_Pos) </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab36bb62c5149a6fb2c1abe4751e73524"> 4873</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_128us (0x00UL) </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3ce3ffe02116e2538ba207ef6096f03c"> 4874</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_256us (0x01UL) </span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a831a19ee0b3dab0e3a548d3a6484e0cb"> 4875</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_512us (0x02UL) </span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a413e8d1d7f17109899e2890d112a7396"> 4876</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_1024us (0x03UL) </span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ee172b46838ece9a4c90d943fe9cfa3"> 4877</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_2048us (0x04UL) </span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae53f2a3874263df6f1d4bab6877b0d50"> 4878</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_4096us (0x05UL) </span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a146b80b3862fe984e0d4c4600f5a2cd6"> 4879</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_8192us (0x06UL) </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab6838fe07dd30381df1120836af17710"> 4880</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_16384us (0x07UL) </span></div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_SAMPLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="comment">/* Description: Motion sample value. */</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment">/* Bits 31..0 : Last sample taken in compliment to 2. */</span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a329959bbbf5f9b0c80d91d3c759917df"> 4886</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLE_SAMPLE_Pos (0UL) </span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a75ce234aaccd84f6766fff3901168f2c"> 4887</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL &lt;&lt; QDEC_SAMPLE_SAMPLE_Pos) </span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_REPORTPER */</span><span class="preprocessor"></span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="comment">/* Description: Number of samples to generate an EVENT_REPORTRDY. */</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;</div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="comment">/* Bits 2..0 : Number of samples to generate an EVENT_REPORTRDY. */</span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f1368c9dead05bc24dcca6780d19654"> 4893</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_Pos (0UL) </span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe6289e0c002eb196a0e8748abf8e750"> 4894</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_Msk (0x7UL &lt;&lt; QDEC_REPORTPER_REPORTPER_Pos) </span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac19dad7693220384c86ddc130855f1a4"> 4895</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_10Smpl (0x00UL) </span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adb0cbda89e2715c1ec660f1dbe789a41"> 4896</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_40Smpl (0x01UL) </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a382b904ac86593b2b99c9672689bc607"> 4897</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_80Smpl (0x02UL) </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5905b53cedc0a608518d553dd18c748c"> 4898</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_120Smpl (0x03UL) </span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab150e52a2e5deb4734c99e9ba1d72534"> 4899</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_160Smpl (0x04UL) </span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a952f32ecaa370031990121cc8cd26185"> 4900</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_200Smpl (0x05UL) </span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a693ffa646c8ebb4a63c7aa5a83d22de8"> 4901</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_240Smpl (0x06UL) </span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a228e7b7c4121c22dea9a38933486d10e"> 4902</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_280Smpl (0x07UL) </span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_DBFEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="comment">/* Description: Enable debouncer input filters. */</span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;</div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="comment">/* Bit 0 : Enable debounce input filters. */</span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5211df148b53ee0c80c908b9ad744d75"> 4908</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Pos (0UL) </span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a99f0910e3c62fca9b8139c428ca2ff1c"> 4909</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Msk (0x1UL &lt;&lt; QDEC_DBFEN_DBFEN_Pos) </span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5cb4253741e153146df0f6847e916cf3"> 4910</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Disabled (0UL) </span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a801ae34ac4cd572381baac821ccc2271"> 4911</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Enabled (1UL) </span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_LEDPRE */</span><span class="preprocessor"></span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="comment">/* Description: Time LED is switched ON before the sample. */</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="comment">/* Bits 8..0 : Period in us the LED in switched on prior to sampling. */</span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa4304e95f6758438a4bd130817c61b6a"> 4917</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPRE_LEDPRE_Pos (0UL) </span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aefb2293989377636324347e4f4a0d696"> 4918</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPRE_LEDPRE_Msk (0x1FFUL &lt;&lt; QDEC_LEDPRE_LEDPRE_Pos) </span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_ACCDBL */</span><span class="preprocessor"></span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="comment">/* Description: Accumulated double (error) transitions register. */</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;</div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="comment">/* Bits 3..0 : Accumulated double (error) transitions. */</span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ca55e104e6d6b64a9158077e22be060"> 4924</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBL_ACCDBL_Pos (0UL) </span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc2c555c717dbed58dfe4693c7773fc8"> 4925</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBL_ACCDBL_Msk (0xFUL &lt;&lt; QDEC_ACCDBL_ACCDBL_Pos) </span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_ACCDBLREAD */</span><span class="preprocessor"></span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="comment">/* Description: Snapshot of ACCDBL register. Value generated by the TASKS_READCLEACC task. */</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment">/* Bits 3..0 : Snapshot of accumulated double (error) transitions. */</span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae996a08fd258f8db61acde28997ad6ef"> 4931</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL) </span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5df4e79872bd0c8b3e86c0ebca5b8cc"> 4932</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL &lt;&lt; QDEC_ACCDBLREAD_ACCDBLREAD_Pos) </span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: QDEC_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;</div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25c93bdb542dc6b2dd1f2988b56a88bb"> 4938</a></span>&#160;<span class="preprocessor">#define QDEC_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6ddc86b30418988fb418381a6cc22bb9"> 4939</a></span>&#160;<span class="preprocessor">#define QDEC_POWER_POWER_Msk (0x1UL &lt;&lt; QDEC_POWER_POWER_Pos) </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1267014c58e5df8a4c20e193f679ba0e"> 4940</a></span>&#160;<span class="preprocessor">#define QDEC_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aab0c9cf492fba0e6aa49de0786b18a0a"> 4941</a></span>&#160;<span class="preprocessor">#define QDEC_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: RADIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="comment">/* Description: The radio. */</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="comment">/* Register: RADIO_SHORTS */</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="comment">/* Description: Shortcuts for the radio. */</span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="comment">/* Bit 8 : Shortcut between DISABLED event and RSSISTOP task. */</span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ada43b69f467cb687533612de3d81a5cf"> 4951</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL) </span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9cc1f7ad52883121f04dcb074326a3e5"> 4952</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL &lt;&lt; RADIO_SHORTS_DISABLED_RSSISTOP_Pos) </span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac441b366aa18352e533ab58802c14443"> 4953</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL) </span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af5e88fc2516411754a6873aa47179a83"> 4954</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL) </span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Shortcut between ADDRESS event and BCSTART task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a04b163f62db0185cec85c5b3d90d158e"> 4957</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL) </span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f46f77cdd2cc997ab385a5d579c2a09"> 4958</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL &lt;&lt; RADIO_SHORTS_ADDRESS_BCSTART_Pos) </span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8e141abf299eeb39f2a43a24404683a1"> 4959</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL) </span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0395dc6ba317f6fe24b49516a042aaa9"> 4960</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL) </span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Shortcut between END event and START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a223beb040dc5b480750441e01f74276f"> 4963</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Pos (5UL) </span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6adec080a86746d64ebdfe6544884797"> 4964</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Msk (0x1UL &lt;&lt; RADIO_SHORTS_END_START_Pos) </span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa717d1673e6a280b2aa22898b2cb84a9"> 4965</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Disabled (0UL) </span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afa2f9bd544847ec9a99e47b64d2b800d"> 4966</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Enabled (1UL) </span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Shortcut between ADDRESS event and RSSISTART task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac6bbaf605e43271707add7387a335d70"> 4969</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL) </span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ba56ea9b242cdca3b4f2a8289b970f1"> 4970</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL &lt;&lt; RADIO_SHORTS_ADDRESS_RSSISTART_Pos) </span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9e9abcd29c68ed564fda4c56a269c1b7"> 4971</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL) </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a677a173419303fa98bca60a415030d9d"> 4972</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL) </span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between DISABLED event and RXEN task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac84747067dc7ff1e36b52ec69f91ea43"> 4975</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Pos (3UL) </span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af612d299947490ec863c6cf77f185915"> 4976</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL &lt;&lt; RADIO_SHORTS_DISABLED_RXEN_Pos) </span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adc0f563682d3d8c097d9f570755fcaa7"> 4977</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Disabled (0UL) </span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5bd0d1d6eefc3c55a14993cc4da03415"> 4978</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Enabled (1UL) </span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Shortcut between DISABLED event and TXEN task.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab87a507e2846422f4fdada9236d8ee32"> 4981</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Pos (2UL) </span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f6ba8bff2f928d31ebbdea4bf4a1bbb"> 4982</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL &lt;&lt; RADIO_SHORTS_DISABLED_TXEN_Pos) </span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf726d0ffea94729f7ec50b47e70973c"> 4983</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Disabled (0UL) </span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4a471ff288eab00be001e76124f747fe"> 4984</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Enabled (1UL) </span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between END event and DISABLE task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79b0f8cad4d993213752b730ca204804"> 4987</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Pos (1UL) </span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a1edfb054212a863bdfffe676901dd3"> 4988</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Msk (0x1UL &lt;&lt; RADIO_SHORTS_END_DISABLE_Pos) </span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2ceddd5d5c44d13a03146c5b401b7996"> 4989</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Disabled (0UL) </span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf495678e9a7dc32ddf30113a7f8343c"> 4990</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Enabled (1UL) </span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between READY event and START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a38f66816b52ce5dccb8a312524288c54"> 4993</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Pos (0UL) </span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af86715ed5de19941c59fcc272202513d"> 4994</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Msk (0x1UL &lt;&lt; RADIO_SHORTS_READY_START_Pos) </span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23aec1f64ad18ed1b9b41c86f05d0e11"> 4995</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Disabled (0UL) </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a691ff2fe180f40717fd5a0a1f7a9e372"> 4996</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Enabled (1UL) </span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;</div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="comment">/* Bit 10 : Enable interrupt on BCMATCH event. */</span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac88aa4672faecfcb8d75df737fff061f"> 5002</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Pos (10UL) </span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1bf753d8353790f77d27a66a0ac341a"> 5003</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENSET_BCMATCH_Pos) </span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace8bd0e62085b47903298953b7fa60eb"> 5004</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Disabled (0UL) </span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a78dc0494d2635fdb04a35a7b039d2ccb"> 5005</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Enabled (1UL) </span></div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9749846e89da58b8304c2a9542e9447d"> 5006</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Set (1UL) </span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable interrupt on RSSIEND event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a253a6842e01300fa412a13a11882bd64"> 5009</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Pos (7UL) </span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae4d5ce80425d98f13347e5ff02755f86"> 5010</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Msk (0x1UL &lt;&lt; RADIO_INTENSET_RSSIEND_Pos) </span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b97f5eae72e2b4479ed46e0e7879e78"> 5011</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Disabled (0UL) </span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a19a1c655df3ba012bd299b43f4ae4dec"> 5012</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Enabled (1UL) </span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a57c9f8234bcc92ee173e7f74f1b0f60a"> 5013</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Set (1UL) </span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable interrupt on DEVMISS event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a088bc2cf71e6819884d16bff421e1ed3"> 5016</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Pos (6UL) </span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56156d450ba087e5324603beba5a6303"> 5017</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Msk (0x1UL &lt;&lt; RADIO_INTENSET_DEVMISS_Pos) </span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6891f4638a9542bd63f069a876250b53"> 5018</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Disabled (0UL) </span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adb1e3ca963e69215bd60b0d1cbae74f0"> 5019</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Enabled (1UL) </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1c365aabf4376b09d441915436070408"> 5020</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Set (1UL) </span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable interrupt on DEVMATCH event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abde95942ebe954a35ac97947a8535132"> 5023</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Pos (5UL) </span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3552131b47ed3d9cddf78296c6826f20"> 5024</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENSET_DEVMATCH_Pos) </span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7273c20a8b6dac3dad1168fad8a8901c"> 5025</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Disabled (0UL) </span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea2bb2204e8975a8e83326b65451f226"> 5026</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Enabled (1UL) </span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a345654c96a541e29ea8303c4d6a991dc"> 5027</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Set (1UL) </span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable interrupt on DISABLED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2328b2c33bc74c8a01d44f2cba7841de"> 5030</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Pos (4UL) </span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77923ed8c3fadf14e488a99987dac4a6"> 5031</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Msk (0x1UL &lt;&lt; RADIO_INTENSET_DISABLED_Pos) </span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5c61dea0f75a8d657b975caef09388ea"> 5032</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Disabled (0UL) </span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a407fa0db2efc6a7ea8a874bcb168a4dd"> 5033</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Enabled (1UL) </span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1cca873e6427bd41fa4fba922527c92a"> 5034</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Set (1UL) </span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable interrupt on END event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a217c4208510cbaa5abd04a47634dd594"> 5037</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Pos (3UL) </span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8dbe00adee365f17d964cfa8c89b24e4"> 5038</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Msk (0x1UL &lt;&lt; RADIO_INTENSET_END_Pos) </span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5be5c3627cb0b19d2593479d45efdb6"> 5039</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#add8d83c732a1e481a9fea933582f6185"> 5040</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7db652c66d31170e748885e2ce0a45e5"> 5041</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable interrupt on PAYLOAD event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abc5745955569a894d5fcd168319628c5"> 5044</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Pos (2UL) </span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d502b3e163cd2faea4bbbeac829008f"> 5045</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Msk (0x1UL &lt;&lt; RADIO_INTENSET_PAYLOAD_Pos) </span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8374baae33316d380232a0fb4d3bbf30"> 5046</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Disabled (0UL) </span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0012a60614f03a65b92badcba20e0fe2"> 5047</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Enabled (1UL) </span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aee075de8295d315b040b8e089305bd65"> 5048</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Set (1UL) </span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on ADDRESS event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a09fb38a8878aee16b68f202549613402"> 5051</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Pos (1UL) </span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b765a5c0f28eacd2c17d1905895ad3a"> 5052</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Msk (0x1UL &lt;&lt; RADIO_INTENSET_ADDRESS_Pos) </span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae5ed0973747f25d4335a6316ef4947f9"> 5053</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Disabled (0UL) </span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1bcaae284197128ebddd3d20aee2249c"> 5054</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Enabled (1UL) </span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c57d15b0363621754e6018ce00ec16c"> 5055</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Set (1UL) </span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable interrupt on READY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9b0714136a8b383ec97b9a988355e939"> 5058</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Pos (0UL) </span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad06cc148a832bff90a3674ce66b85a02"> 5059</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Msk (0x1UL &lt;&lt; RADIO_INTENSET_READY_Pos) </span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a467eb825e7d6018cd6a1dfae83e3fcd5"> 5060</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Disabled (0UL) </span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a5ce0fb70b1ac4e4f5b5145fd171f9c"> 5061</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Enabled (1UL) </span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b157a79d0faf210b6c7d79d28c3ef43"> 5062</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Set (1UL) </span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;</div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="comment">/* Bit 10 : Disable interrupt on BCMATCH event. */</span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a38121cd9107f0c91013805e6d0e77dd3"> 5068</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Pos (10UL) </span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#accfec3ffdd585e0a6856d73fac0b52d8"> 5069</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_BCMATCH_Pos) </span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5be3e1f654084bd88dd4f86be1a92092"> 5070</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Disabled (0UL) </span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a084ff06a2100de984ee9ea3fb3ca5395"> 5071</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Enabled (1UL) </span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2eb0bb8deea6953f3cbc9e557cb41dc4"> 5072</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Clear (1UL) </span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Disable interrupt on RSSIEND event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab59a4c40de9cccb9e3e6fa4958ebf25d"> 5075</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Pos (7UL) </span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac33192539c985d39b900c53771aad4ce"> 5076</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_RSSIEND_Pos) </span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a641731cf49e4aa2f6e4944ed1bceeccf"> 5077</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Disabled (0UL) </span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae17e37afe0a0880265e8cb9810f85843"> 5078</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Enabled (1UL) </span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adbe2cebb4af3d618c075d0d712b9f640"> 5079</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Clear (1UL) </span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Disable interrupt on DEVMISS event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abce83aecfaf7741b95033cec30220238"> 5082</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Pos (6UL) </span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9223353aadd81492cc9770f0b74d360"> 5083</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_DEVMISS_Pos) </span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d816f27a4403acf558ef3644e8e0267"> 5084</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Disabled (0UL) </span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a606dfd45f82cf69eda6698540f585673"> 5085</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Enabled (1UL) </span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a39710c5f8b2f4d851242ba42a81d01ed"> 5086</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Clear (1UL) </span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Disable interrupt on DEVMATCH event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b07bb599f35d64c8587fa98013f4688"> 5089</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Pos (5UL) </span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#accc7b1fd9772f1f3ef932426099a0b6b"> 5090</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_DEVMATCH_Pos) </span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a45d20dc23a2dde49b7a0b1611b479cb4"> 5091</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Disabled (0UL) </span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a214beeac6f66ee2b0282662535c894"> 5092</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Enabled (1UL) </span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a57963813171772351f3129b4d3da2a00"> 5093</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Clear (1UL) </span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Disable interrupt on DISABLED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a2e8d88ba3ff0e2d2b660eba0831c2b"> 5096</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Pos (4UL) </span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afaec8c4dd339d18cf6af327ea65424fe"> 5097</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_DISABLED_Pos) </span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7012c055aa5e3dedbe38f68ddc596d03"> 5098</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Disabled (0UL) </span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a50c2b43828fc075336833da3bed6b24a"> 5099</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Enabled (1UL) </span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#accb9a266f25bcce7e606d5d0824db911"> 5100</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Clear (1UL) </span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Disable interrupt on END event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae7744bbd4574b5d9eb721cbed4376e57"> 5103</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Pos (3UL) </span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1b88898c6e07c3e818fb7e5060481fb"> 5104</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_END_Pos) </span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3dbe434cf3a83271fdaf89b57bcc849"> 5105</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5748a28eb557e7dd00d8fe16005634e7"> 5106</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1586ee0f02047ad0ba3fca8db12bc76b"> 5107</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Disable interrupt on PAYLOAD event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae03b963f2378af999abcfa7d8a664d0d"> 5110</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Pos (2UL) </span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5394cc945e019c7fc13e7c6a258c64f9"> 5111</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_PAYLOAD_Pos) </span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a06a1583f0031f0678b6be25325238658"> 5112</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Disabled (0UL) </span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9273d73399110a45bb2525d21a68d3ac"> 5113</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Enabled (1UL) </span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac326981fac0d158a7468cc8f5a5e9315"> 5114</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Clear (1UL) </span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on ADDRESS event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d5eb5e9e988740d3ef4841fb1cf9a63"> 5117</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Pos (1UL) </span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6498b89325c927a574d372965524e990"> 5118</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_ADDRESS_Pos) </span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4202faced0b32f1d4909deeee3cb8e5a"> 5119</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Disabled (0UL) </span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a24dcdd33411d34b692f23598ead98134"> 5120</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Enabled (1UL) </span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0893eb5dada3088b9b85c62633a705d6"> 5121</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Clear (1UL) </span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable interrupt on READY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13a15ef79c581f51ccaf5eab24098875"> 5124</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Pos (0UL) </span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7777ec0302669a6687ed33a5d40a2a51"> 5125</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_READY_Pos) </span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af83385f25c96ea741e4b8ad2be4341e5"> 5126</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Disabled (0UL) </span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a981d2935cddbf57e0d6d31fd790b222f"> 5127</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Enabled (1UL) </span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae5a211f1e9ca590fd3dd4c501281c8ad"> 5128</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Clear (1UL) </span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_CRCSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="comment">/* Description: CRC status of received packet. */</span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;</div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment">/* Bit 0 : CRC status of received packet. */</span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42dbb01040e4f112de65d58b90d9ee24"> 5134</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_Pos (0UL) </span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29ea2c2bc4db4fa955d0d6b346f3c32c"> 5135</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL &lt;&lt; RADIO_CRCSTATUS_CRCSTATUS_Pos) </span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a067b625669517d93314ba312a5a08608"> 5136</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL) </span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7cd51481127fe71bbce06701e23bfff7"> 5137</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL) </span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_CD */</span><span class="preprocessor"></span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment">/* Description: Carrier detect. */</span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;</div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="comment">/* Bit 0 : Carrier detect. */</span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a98829cc93489a217cab201c6c486bfb6"> 5143</a></span>&#160;<span class="preprocessor">#define RADIO_CD_CD_Pos (0UL) </span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ba9f65a892e56aaff0cfa1ecc8d97d8"> 5144</a></span>&#160;<span class="preprocessor">#define RADIO_CD_CD_Msk (0x1UL &lt;&lt; RADIO_CD_CD_Pos) </span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_RXMATCH */</span><span class="preprocessor"></span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="comment">/* Description: Received address. */</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;</div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="comment">/* Bits 2..0 : Logical address in which previous packet was received. */</span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a98de1ebba077e099f159c6ff77f0afc9"> 5150</a></span>&#160;<span class="preprocessor">#define RADIO_RXMATCH_RXMATCH_Pos (0UL) </span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab2f19796e4550318cc45fbfc802a6102"> 5151</a></span>&#160;<span class="preprocessor">#define RADIO_RXMATCH_RXMATCH_Msk (0x7UL &lt;&lt; RADIO_RXMATCH_RXMATCH_Pos) </span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_RXCRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="comment">/* Description: Received CRC. */</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;</div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="comment">/* Bits 23..0 : CRC field of previously received packet. */</span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afc07a0478d49fe12e231e9b5b9bf9436"> 5157</a></span>&#160;<span class="preprocessor">#define RADIO_RXCRC_RXCRC_Pos (0UL) </span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa81d38069a704bc27f0188f06c743b94"> 5158</a></span>&#160;<span class="preprocessor">#define RADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL &lt;&lt; RADIO_RXCRC_RXCRC_Pos) </span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_DAI */</span><span class="preprocessor"></span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="comment">/* Description: Device address match index. */</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;</div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="comment">/* Bits 2..0 : Index (n) of device address (see DAB[n] and DAP[n]) that obtained an address match. */</span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a424247e1227b6933ee82b421d4c954f7"> 5164</a></span>&#160;<span class="preprocessor">#define RADIO_DAI_DAI_Pos (0UL) </span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afd68ff92266060edb158a8ccdcdaa7b2"> 5165</a></span>&#160;<span class="preprocessor">#define RADIO_DAI_DAI_Msk (0x7UL &lt;&lt; RADIO_DAI_DAI_Pos) </span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_FREQUENCY */</span><span class="preprocessor"></span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="comment">/* Description: Frequency. */</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;</div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="comment">/* Bits 6..0 : Radio channel frequency offset in MHz: RF Frequency = 2400 + FREQUENCY (MHz). Decision point: TXEN or RXEN task.  */</span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95b393bdd1e6afef2b5cb8d6471c6fa9"> 5171</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_FREQUENCY_Pos (0UL) </span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a344b082dbbf7598f28729970e9ac14aa"> 5172</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL &lt;&lt; RADIO_FREQUENCY_FREQUENCY_Pos) </span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_TXPOWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="comment">/* Description: Output power. */</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;</div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="comment">/* Bits 7..0 : Radio output power. Decision point: TXEN task. */</span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8709c04d5cdb75b16ba86b1cd93fabf0"> 5178</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos (0UL) </span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1938d452fa2129c5319765f0948eedea"> 5179</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Msk (0xFFUL &lt;&lt; RADIO_TXPOWER_TXPOWER_Pos) </span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5cd0476db3db8c7224e29ffc2c177036"> 5180</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_0dBm (0x00UL) </span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aab144f486d82c1693271db5681ecdcd4"> 5181</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos4dBm (0x04UL) </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a52df4a7ec9c32f111fcfc6321f5ce97e"> 5182</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg30dBm (0xD8UL) </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a07ea2015c86f6977a398b7df84bb26f1"> 5183</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL) </span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a984c6c9c3ca15944ca995c497809ac5e"> 5184</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL) </span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#affa36187a9efb7e5539c83af54d94022"> 5185</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL) </span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a69f2e9e36ab8e037febcf172882283aa"> 5186</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL) </span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acebd139d4832abf0f0552232d89d6b95"> 5187</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL) </span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="comment">/* Description: Data rate and modulation. */</span></div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;</div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="comment">/* Bits 1..0 : Radio data rate and modulation setting. Decision point: TXEN or RXEN task. */</span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e20851b60abd92a67cd0b27d8247887"> 5193</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Pos (0UL) </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9aa5c617446624875a1def2a35eb028b"> 5194</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Msk (0x3UL &lt;&lt; RADIO_MODE_MODE_Pos) </span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7318ce7766500f3ff3ba5062bfda1413"> 5195</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Nrf_1Mbit (0x00UL) </span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aacbbe95a770bdc8238b4da36d3bc7512"> 5196</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Nrf_2Mbit (0x01UL) </span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0195d51696da7b4323456b757d1e260d"> 5197</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Nrf_250Kbit (0x02UL) </span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9b0e2e4e28b47a3d31c65017d4b95c3c"> 5198</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Ble_1Mbit (0x03UL) </span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_PCNF0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="comment">/* Description: Packet configuration 0. */</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;</div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="comment">/* Bits 19..16 : Length of S1 field in number of bits. Decision point: START task. */</span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a02d1c8700f250376c47f876a43e16b80"> 5204</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1LEN_Pos (16UL) </span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac95edb85ccab41c8bc983be0aee891f9"> 5205</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1LEN_Msk (0xFUL &lt;&lt; RADIO_PCNF0_S1LEN_Pos) </span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Length of S0 field in number of bytes. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d3bd1265d79a752ff946a4fc46267cd"> 5208</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S0LEN_Pos (8UL) </span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac9b8e1606032611e1ef3410327b62d7a"> 5209</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S0LEN_Msk (0x1UL &lt;&lt; RADIO_PCNF0_S0LEN_Pos) </span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 3..0 : Length of length field in number of bits. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa4878c05c427907eb7b051ed800e86c"> 5212</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_LFLEN_Pos (0UL) </span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a061cad5db7746bd2099db48c37df63d0"> 5213</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_LFLEN_Msk (0xFUL &lt;&lt; RADIO_PCNF0_LFLEN_Pos) </span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_PCNF1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="comment">/* Description: Packet configuration 1. */</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;</div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment">/* Bit 25 : Packet whitening enable. */</span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8630636a23aeb3a9a84504ec1255b843"> 5219</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Pos (25UL) </span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a724ebe9f1f4b399cd87a3f937bf3a36e"> 5220</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Msk (0x1UL &lt;&lt; RADIO_PCNF1_WHITEEN_Pos) </span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaec97a698c9f25d64429503979de1c34"> 5221</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Disabled (0UL) </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af612dd69427fc17a9cc4c988bef132ff"> 5222</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Enabled (1UL) </span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 24 : On air endianness of packet length field. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af45084783916195d052364856c933cd6"> 5225</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Pos (24UL) </span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a87a954361361db944d80f4b90c00fece"> 5226</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Msk (0x1UL &lt;&lt; RADIO_PCNF1_ENDIAN_Pos) </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd0e7455bfdc8fa04006adf9b6e06c5b"> 5227</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Little (0UL) </span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2de33d439cafc555f8cdaba5cd3ce2fb"> 5228</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Big (1UL) </span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 18..16 : Base address length in number of bytes. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9180cca97391f799844fd44a3b818695"> 5231</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_BALEN_Pos (16UL) </span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6292b9388987272247ccf73f79b3bd12"> 5232</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_BALEN_Msk (0x7UL &lt;&lt; RADIO_PCNF1_BALEN_Pos) </span></div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Static length in number of bytes. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae25b0e3b34390a1f4d57815b828f6f82"> 5235</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_STATLEN_Pos (8UL) </span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad834d813232718a2dbba18b7ae3a7cf0"> 5236</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_STATLEN_Msk (0xFFUL &lt;&lt; RADIO_PCNF1_STATLEN_Pos) </span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Maximum length of packet payload in number of bytes. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae8d40c0dc320bede3c9b07ca08c13096"> 5239</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_MAXLEN_Pos (0UL) </span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a21988a6b296dedd6228cc5aa99e29abc"> 5240</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_MAXLEN_Msk (0xFFUL &lt;&lt; RADIO_PCNF1_MAXLEN_Pos) </span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_PREFIX0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="comment">/* Description: Prefixes bytes for logical addresses 0 to 3. */</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;</div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="comment">/* Bits 31..24 : Address prefix 3. Decision point: START task. */</span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad394223b369b298725c046a795aef6b1"> 5246</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP3_Pos (24UL) </span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc9f8a3a970bfdeead080c6546bb18c9"> 5247</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP3_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP3_Pos) </span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Address prefix 2. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a85865c414b831e7403ee213b428766ef"> 5250</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP2_Pos (16UL) </span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae93662cc0ca3c8516c9a0c9a4dcee84b"> 5251</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP2_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP2_Pos) </span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Address prefix 1. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1e974f5d9f9542b40a77b94679d49b56"> 5254</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP1_Pos (8UL) </span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af4f9dca82433a0ef48407ecb68b9946d"> 5255</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP1_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP1_Pos) </span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Address prefix 0. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a44ad0de7b8ba874186bd61f4f5b7f6"> 5258</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP0_Pos (0UL) </span></div><div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3595bf45dc8746183a94e05a41136b7a"> 5259</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP0_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP0_Pos) </span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_PREFIX1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="comment">/* Description: Prefixes bytes for logical addresses 4 to 7. */</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;</div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="comment">/* Bits 31..24 : Address prefix 7. Decision point: START task. */</span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0419d193c5e478c4ceccdea32bda83a3"> 5265</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP7_Pos (24UL) </span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0c031f87e4fee0e072754a13a6aebd5"> 5266</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP7_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP7_Pos) </span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 23..16 : Address prefix 6. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5a878291a75b61f60b410e90dd0dd4f5"> 5269</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP6_Pos (16UL) </span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2886599efd2e55ebd9991fc864a02cf9"> 5270</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP6_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP6_Pos) </span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 15..8 : Address prefix 5. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a143d315a1b9eb62ca528eecabcdd185b"> 5273</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP5_Pos (8UL) </span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a452f8597a535c19652263e20149edfdf"> 5274</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP5_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP5_Pos) </span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Address prefix 4. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a57c5e1f7f18150ac68dbf562ef0f07eb"> 5277</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP4_Pos (0UL) </span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afae1c5f47142d519f21914c7111be286"> 5278</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP4_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP4_Pos) </span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_TXADDRESS */</span><span class="preprocessor"></span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="comment">/* Description: Transmit address select. */</span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;</div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="comment">/* Bits 2..0 : Logical address to be used when transmitting a packet. Decision point: START task. */</span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b0bdaed9cf3141f6438c3d5614837f8"> 5284</a></span>&#160;<span class="preprocessor">#define RADIO_TXADDRESS_TXADDRESS_Pos (0UL) </span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a992ec275cce2a3c633435120104ab1a0"> 5285</a></span>&#160;<span class="preprocessor">#define RADIO_TXADDRESS_TXADDRESS_Msk (0x7UL &lt;&lt; RADIO_TXADDRESS_TXADDRESS_Pos) </span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_RXADDRESSES */</span><span class="preprocessor"></span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="comment">/* Description: Receive address select. */</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;</div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="comment">/* Bit 7 : Enable reception on logical address 7. Decision point: START task. */</span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a15bde5be166dcb5c0f852608f2bb361f"> 5291</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Pos (7UL) </span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c58f68024a26fd71a0a78e55d0eaa5d"> 5292</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR7_Pos) </span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a38b15b1bb522ab2665cdda9b66b81894"> 5293</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Disabled (0UL) </span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4e0fc57ef6b99ebbcf8e069867afd579"> 5294</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Enabled (1UL) </span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable reception on logical address 6. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a34e97f285726f1c30a2ee1a2249ae366"> 5297</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Pos (6UL) </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad67e1da7c2c204825f35d6e9d123ba1e"> 5298</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR6_Pos) </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47c74732cb7796dc14b191c84a4d9d22"> 5299</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Disabled (0UL) </span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46abe2463c4b0f554072e0982666f899"> 5300</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Enabled (1UL) </span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable reception on logical address 5. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a98bf0cd19b8ebbe4dea836fe1856bc15"> 5303</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Pos (5UL) </span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#addff977039056588d1a5938363d515dd"> 5304</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR5_Pos) </span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae3ab31c9375852d20420496edb7668fd"> 5305</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Disabled (0UL) </span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c0b780655a170bdfb0e9ba37327bc21"> 5306</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Enabled (1UL) </span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable reception on logical address 4. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7f074c661b1bab7d5eaa5bdc58cb6c94"> 5309</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Pos (4UL) </span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a081035347fc7a0792606362e1dd0a011"> 5310</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR4_Pos) </span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aac616ddc8994d4d133ec77bf055d7f38"> 5311</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Disabled (0UL) </span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90f102cb7b75498a35268570c6ff9877"> 5312</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Enabled (1UL) </span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable reception on logical address 3. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afe4e7fc11675f23524bbee8b1039f7d9"> 5315</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Pos (3UL) </span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf522eadfe3d672bd2862769f6752e3d"> 5316</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR3_Pos) </span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d24a08f801faa167ca06080b7ace0d2"> 5317</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Disabled (0UL) </span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5f7cdc92e7bc27fe12116be6c0479ea6"> 5318</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Enabled (1UL) </span></div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable reception on logical address 2. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88cb0242d7c428454c74d37fc6e718ec"> 5321</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Pos (2UL) </span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3d59bd76d1b8ff10f288771d7fc5051a"> 5322</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR2_Pos) </span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e6d1e286f26461cc732902daa6f8fe8"> 5323</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Disabled (0UL) </span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e2b84a9e5974de122d0aac8eadf512a"> 5324</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Enabled (1UL) </span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable reception on logical address 1. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1aa8c40688738dc660736b6473bc53f7"> 5327</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Pos (1UL) </span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a59d45bed80bafd0487068fc04e8c9dc3"> 5328</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR1_Pos) </span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe2c36b10a9b825974663143f018f119"> 5329</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Disabled (0UL) </span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a62fa4b47695dc3624b155fd03a7a5e19"> 5330</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Enabled (1UL) </span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable reception on logical address 0. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a103a47acfc9695ce2e4862029884fdb9"> 5333</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Pos (0UL) </span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa064817099fe49d3345fba7988aef849"> 5334</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR0_Pos) </span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d2d394dfc1384c3c65fb7ce49c8869c"> 5335</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Disabled (0UL) </span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a827a66dde64bf56dd5c644ea7b6decb1"> 5336</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Enabled (1UL) </span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_CRCCNF */</span><span class="preprocessor"></span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment">/* Description: CRC configuration. */</span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;</div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="comment">/* Bit 8 : Leave packet address field out of the CRC calculation. Decision point: START task. */</span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af0e2eb404932b2d35345caa620888f07"> 5342</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Pos (8UL) </span></div><div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a584c47c7d154aa9ae152e2ac28401849"> 5343</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Msk (0x1UL &lt;&lt; RADIO_CRCCNF_SKIPADDR_Pos) </span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aba9ece29792c8a9715502b9796480499"> 5344</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Include (0UL) </span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abba2174ea9dd4a6a8af5e3a9b368a066"> 5345</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Skip (1UL) </span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 1..0 : CRC length. Decision point: START task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31ae2c684aeaa99b82f934d59dc812da"> 5348</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Pos (0UL) </span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0f15cc5a1d5035363e9b4cd7d36034bb"> 5349</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Msk (0x3UL &lt;&lt; RADIO_CRCCNF_LEN_Pos) </span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab776649112d0ef2c024a4307b0518cad"> 5350</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Disabled (0UL) </span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abba5e409052093d706dbba8bb3e7fb19"> 5351</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_One (1UL) </span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e543fa89197ec4451f725b7947f13e6"> 5352</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Two (2UL) </span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd45dba9c9a06b04cf9b203d370aa3c9"> 5353</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Three (3UL) </span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_CRCPOLY */</span><span class="preprocessor"></span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="comment">/* Description: CRC polynomial. */</span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;</div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="comment">/* Bits 23..0 : CRC polynomial. Decision point: START task. */</span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abfdc675dab817b0db9d918761cf45324"> 5359</a></span>&#160;<span class="preprocessor">#define RADIO_CRCPOLY_CRCPOLY_Pos (0UL) </span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5df1f6a561352598e783ed1b6f9558ff"> 5360</a></span>&#160;<span class="preprocessor">#define RADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL &lt;&lt; RADIO_CRCPOLY_CRCPOLY_Pos) </span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_CRCINIT */</span><span class="preprocessor"></span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="comment">/* Description: CRC initial value. */</span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;</div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="comment">/* Bits 23..0 : Initial value for CRC calculation. Decision point: START task. */</span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aac05ed1e12b183c2ad3a15ca2aba226e"> 5366</a></span>&#160;<span class="preprocessor">#define RADIO_CRCINIT_CRCINIT_Pos (0UL) </span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25e8b68d9641776da2089c980bdf5cf0"> 5367</a></span>&#160;<span class="preprocessor">#define RADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL &lt;&lt; RADIO_CRCINIT_CRCINIT_Pos) </span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_TEST */</span><span class="preprocessor"></span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="comment">/* Description: Test features enable register. */</span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;</div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="comment">/* Bit 1 : PLL lock. Decision point: TXEN or RXEN task. */</span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f24aa3212c1fdf8cf9b1ba90afb787f"> 5373</a></span>&#160;<span class="preprocessor">#define RADIO_TEST_PLLLOCK_Pos (1UL) </span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a314900b9cbab9cf25788fcf57396ab08"> 5374</a></span>&#160;<span class="preprocessor">#define RADIO_TEST_PLLLOCK_Msk (0x1UL &lt;&lt; RADIO_TEST_PLLLOCK_Pos) </span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af2a24a235a3e02570c928bc539f3f5bb"> 5375</a></span>&#160;<span class="preprocessor">#define RADIO_TEST_PLLLOCK_Disabled (0UL) </span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ed4a5d2420f62c41a96bc653aea88c7"> 5376</a></span>&#160;<span class="preprocessor">#define RADIO_TEST_PLLLOCK_Enabled (1UL) </span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Constant carrier. Decision point: TXEN task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b91a62ff36722ff1d2ac2a1f9eff2e9"> 5379</a></span>&#160;<span class="preprocessor">#define RADIO_TEST_CONSTCARRIER_Pos (0UL) </span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a807076b7549d4073d2980895be10e633"> 5380</a></span>&#160;<span class="preprocessor">#define RADIO_TEST_CONSTCARRIER_Msk (0x1UL &lt;&lt; RADIO_TEST_CONSTCARRIER_Pos) </span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a978e4e970cc018e91e5b8e92acd24e9a"> 5381</a></span>&#160;<span class="preprocessor">#define RADIO_TEST_CONSTCARRIER_Disabled (0UL) </span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa72b93114815e30e33456faeb75de4c8"> 5382</a></span>&#160;<span class="preprocessor">#define RADIO_TEST_CONSTCARRIER_Enabled (1UL) </span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_TIFS */</span><span class="preprocessor"></span></div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="comment">/* Description: Inter Frame Spacing in microseconds. */</span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;</div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="comment">/* Bits 7..0 : Inter frame spacing in microseconds. Decision point: START rask */</span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa11a2e8bacc13bbca3a9b06443ef551d"> 5388</a></span>&#160;<span class="preprocessor">#define RADIO_TIFS_TIFS_Pos (0UL) </span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aac8de6fde034c10c7cd812e890974581"> 5389</a></span>&#160;<span class="preprocessor">#define RADIO_TIFS_TIFS_Msk (0xFFUL &lt;&lt; RADIO_TIFS_TIFS_Pos) </span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_RSSISAMPLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="comment">/* Description: RSSI sample. */</span></div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;</div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="comment">/* Bits 6..0 : RSSI sample result. The result is read as a positive value so that ReceivedSignalStrength = -RSSISAMPLE dBm */</span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac5fe95f1ab2f69251ed0cfacf33bb435"> 5395</a></span>&#160;<span class="preprocessor">#define RADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL) </span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d090b82b71e7f096dcdba5073cec543"> 5396</a></span>&#160;<span class="preprocessor">#define RADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL &lt;&lt; RADIO_RSSISAMPLE_RSSISAMPLE_Pos) </span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_STATE */</span><span class="preprocessor"></span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="comment">/* Description: Current radio state. */</span></div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;</div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="comment">/* Bits 3..0 : Current radio state. */</span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a86eed783937d0b6a07224d890880f07f"> 5402</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Pos (0UL) </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac21c04a653459c54218781b9931e8904"> 5403</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Msk (0xFUL &lt;&lt; RADIO_STATE_STATE_Pos) </span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae5c741d2d3ebee46cddd8fb27b6ee2bc"> 5404</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Disabled (0x00UL) </span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8fdba7a2896fc73a7cacbeca2b81d5b4"> 5405</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_RxRu (0x01UL) </span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4af6478e2fe19785ebe84a53da0d1efd"> 5406</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_RxIdle (0x02UL) </span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9e05245643ea8657b3e9105646ea6cb3"> 5407</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Rx (0x03UL) </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a00473bed414bf042bfbdd3959cdd094d"> 5408</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_RxDisable (0x04UL) </span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a82b3cb2be9df38cc62b72f65c2186839"> 5409</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_TxRu (0x09UL) </span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae1db7ee7fad6c43c82607680a58cdbf4"> 5410</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_TxIdle (0x0AUL) </span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3db108418d51a832267d1374d1d1f020"> 5411</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Tx (0x0BUL) </span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a979a892a676f4341f1e73728e548c309"> 5412</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_TxDisable (0x0CUL) </span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_DATAWHITEIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="comment">/* Description: Data whitening initial value. */</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;</div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="comment">/* Bits 6..0 : Data whitening initial value. Bit 0 corresponds to Position 0 of the LSFR, Bit 1 to position 5... Decision point: TXEN or RXEN task. */</span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a14fa5e16506a8a3df1922d2427af5bfd"> 5418</a></span>&#160;<span class="preprocessor">#define RADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL) </span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a49a3c065f8783bff6681f1be40d20546"> 5419</a></span>&#160;<span class="preprocessor">#define RADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL &lt;&lt; RADIO_DATAWHITEIV_DATAWHITEIV_Pos) </span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_DAP */</span><span class="preprocessor"></span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="comment">/* Description: Device address prefix. */</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;</div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="comment">/* Bits 15..0 : Device address prefix. */</span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a0c0a10a46d00afac1bb24158c88f82"> 5425</a></span>&#160;<span class="preprocessor">#define RADIO_DAP_DAP_Pos (0UL) </span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a69f05885404ddf91710b003b5c918c29"> 5426</a></span>&#160;<span class="preprocessor">#define RADIO_DAP_DAP_Msk (0xFFFFUL &lt;&lt; RADIO_DAP_DAP_Pos) </span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_DACNF */</span><span class="preprocessor"></span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="comment">/* Description: Device address match configuration. */</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;</div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment">/* Bit 15 : TxAdd for device address 7. */</span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23ad81d87ac236962081e83fad803779"> 5432</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD7_Pos (15UL) </span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ab3dd5c3810be704cf3570d5486825a"> 5433</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD7_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD7_Pos) </span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : TxAdd for device address 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a404f20262497ba1986d7a048656f5b0b"> 5436</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD6_Pos (14UL) </span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1bcd617d33611c763246c557db6b8d6f"> 5437</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD6_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD6_Pos) </span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 13 : TxAdd for device address 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a541b2825ea3f209c97890329b1aec243"> 5440</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD5_Pos (13UL) </span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0b42925873966d11e429e0c6dc32bc1c"> 5441</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD5_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD5_Pos) </span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 12 : TxAdd for device address 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a42aa761adecc194b9ed75ca0821a5bfd"> 5444</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD4_Pos (12UL) </span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a18b140a857b59bc764105f879bd895"> 5445</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD4_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD4_Pos) </span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 11 : TxAdd for device address 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac0d4e7042c0d8d15c3908c1bad88c08e"> 5448</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD3_Pos (11UL) </span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2ea376744bb1c1dd595e9bb6a9bc6cc5"> 5449</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD3_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD3_Pos) </span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : TxAdd for device address 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8433e187565be56143ed79747a2b77ea"> 5452</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD2_Pos (10UL) </span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7e6946169c96015bfe4f392be95cc633"> 5453</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD2_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD2_Pos) </span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : TxAdd for device address 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8763efdbf277dbb881d8dabf8257b71c"> 5456</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD1_Pos (9UL) </span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ace1b670284885bc98528b1f6efa23b1d"> 5457</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD1_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD1_Pos) </span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : TxAdd for device address 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8d95d0c760206afa51e884bfd48f7404"> 5460</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD0_Pos (8UL) </span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b682596861a422fb41100a01b18ca84"> 5461</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD0_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD0_Pos) </span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable or disable device address matching using device address 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a39f3e10243d37b90bba0ed3a0586ef6f"> 5464</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Pos (7UL) </span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48b00e8c9a8e7c4f58d127b614c226c3"> 5465</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA7_Pos) </span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2fd366a32a577f8c917b2403ee2f83f3"> 5466</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Disabled (0UL) </span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0d55f3ac147b396f1cc374764610a2b"> 5467</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Enabled (1UL) </span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable device address matching using device address 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a07a30fa10c9238e49ed5875fb364194a"> 5470</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Pos (6UL) </span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad5ffae6c7b408594b345aecd421a841"> 5471</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA6_Pos) </span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d28f9e12658033e7d75a5918a988e6c"> 5472</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Disabled (0UL) </span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1bfae85cc473eb7e00677ddd06dab14"> 5473</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Enabled (1UL) </span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable device address matching using device address 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05aacf5fbbe4ab0bea1d0dc59c37b685"> 5476</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Pos (5UL) </span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#add6fd420abc9e3d46a2b4c0c33cae089"> 5477</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA5_Pos) </span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1fa1d5a569b0a1da62a0d43197052c6"> 5478</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Disabled (0UL) </span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88773acb611a40cef66b3b92294eaa53"> 5479</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Enabled (1UL) </span></div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable device address matching using device address 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#add8f24564b61a0f70f907cf2dd76e45e"> 5482</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Pos (4UL) </span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1b406b4a4971f2e5797c3693c7ef579"> 5483</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA4_Pos) </span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9b8e748c0d47c5bc514025775032cbb7"> 5484</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Disabled (0UL) </span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47c689b26e5e30db70a336f1e8e6f3f9"> 5485</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Enabled (1UL) </span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable device address matching using device address 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1e0c126c0d5db914b27727612dd5ff7"> 5488</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Pos (3UL) </span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6db8e337ec2d48910bc2a2baaf4d1d8"> 5489</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA3_Pos) </span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0e5fa1c2cc444a9a6db8a085e035888"> 5490</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Disabled (0UL) </span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a91dd55bd99648f85d3ac42f64ae292c0"> 5491</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Enabled (1UL) </span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable device address matching using device address 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3632cdc0e29dbc49a65e73080aac400b"> 5494</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Pos (2UL) </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0054fe7ef05cda12ee55b19e502bdcba"> 5495</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA2_Pos) </span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a064863c822c13bc96236e4fb781f6069"> 5496</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Disabled (0UL) </span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90f6b1cab5a7d75ae05e81d58ef3e956"> 5497</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Enabled (1UL) </span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable device address matching using device address 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afc89f5885294af7e53d7cd5149e80a6a"> 5500</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Pos (1UL) </span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37b5cca785b716dc1f3a1b921b88fef0"> 5501</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA1_Pos) </span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af536c830c703c9016c0235d5fa08b56c"> 5502</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Disabled (0UL) </span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1fa36575d8b5ba34ea599f587859aa08"> 5503</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Enabled (1UL) </span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable device address matching using device address 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac4c1f49c84c95f61a30999910048abcc"> 5506</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Pos (0UL) </span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb1fccade52b72c7d5354f76b471c169"> 5507</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA0_Pos) </span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3193f3d9fdbba793692a8df398789081"> 5508</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Disabled (0UL) </span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2377fe06ca0f705dd296a8597c4da8df"> 5509</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Enabled (1UL) </span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_OVERRIDE0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="comment">/* Description: Trim value override register 0. */</span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;</div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="comment">/* Bits 31..0 : Trim value override 0. */</span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3e35322855120af8cc72c21a5adf18b"> 5515</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE0_OVERRIDE0_Pos (0UL) </span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa8970f1ba222f9aa775b7be87d7cc8cd"> 5516</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE0_OVERRIDE0_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_OVERRIDE0_OVERRIDE0_Pos) </span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_OVERRIDE1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="comment">/* Description: Trim value override register 1. */</span></div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;</div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="comment">/* Bits 31..0 : Trim value override 1. */</span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6173348b2bca45ce688c19c15b561f1f"> 5522</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE1_OVERRIDE1_Pos (0UL) </span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ada1826e25dbdfd773c067648919ae757"> 5523</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE1_OVERRIDE1_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_OVERRIDE1_OVERRIDE1_Pos) </span></div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_OVERRIDE2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="comment">/* Description: Trim value override register 2. */</span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;</div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">/* Bits 31..0 : Trim value override 2. */</span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a71d8c3dd1bd223888b014769be7bbd5f"> 5529</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE2_OVERRIDE2_Pos (0UL) </span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae19759b24edeb6810d8f0375d731f9b1"> 5530</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE2_OVERRIDE2_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_OVERRIDE2_OVERRIDE2_Pos) </span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_OVERRIDE3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="comment">/* Description: Trim value override register 3. */</span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;</div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="comment">/* Bits 31..0 : Trim value override 3. */</span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abb31f53bd7b5a02fed213591cfffa574"> 5536</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE3_OVERRIDE3_Pos (0UL) </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a855d2e74553ca54d0fd185aad67a541e"> 5537</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE3_OVERRIDE3_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_OVERRIDE3_OVERRIDE3_Pos) </span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_OVERRIDE4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="comment">/* Description: Trim value override register 4. */</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;</div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="comment">/* Bit 31 : Enable or disable override of default trim values. */</span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8d6630179649229154c8af631173bfbd"> 5543</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE4_ENABLE_Pos (31UL) </span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af50fa756e3eb2dce04fe69a656e59020"> 5544</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE4_ENABLE_Msk (0x1UL &lt;&lt; RADIO_OVERRIDE4_ENABLE_Pos) </span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c7d6f52e61dadd2ebc7fef41adaa900"> 5545</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE4_ENABLE_Disabled (0UL) </span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6fec91c428bcc6e7fe82ed92a427f0af"> 5546</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE4_ENABLE_Enabled (1UL) </span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 27..0 : Trim value override 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9a5cdc611facbcd1105d0a348c15bd4"> 5549</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE4_OVERRIDE4_Pos (0UL) </span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37eeac7e08dc7369091cc0abfd1ef94f"> 5550</a></span>&#160;<span class="preprocessor">#define RADIO_OVERRIDE4_OVERRIDE4_Msk (0xFFFFFFFUL &lt;&lt; RADIO_OVERRIDE4_OVERRIDE4_Pos) </span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RADIO_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;</div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0e77c1a0268f330a662892076557c54f"> 5556</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a82ae7a7960ed76b33abc54bf73523cea"> 5557</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Msk (0x1UL &lt;&lt; RADIO_POWER_POWER_Pos) </span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2be238339b9348d53d539b01a960b2d7"> 5558</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aefc1796b5c13c693aac3110f63aa9033"> 5559</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: RNG */</span><span class="preprocessor"></span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="comment">/* Description: Random Number Generator. */</span></div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;</div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="comment">/* Register: RNG_SHORTS */</span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="comment">/* Description: Shortcuts for the RNG. */</span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;</div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="comment">/* Bit 0 : Shortcut between VALRDY event and STOP task. */</span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac2e97fa5d6d825f14ddb30c437794d14"> 5569</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Pos (0UL) </span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afa132a4dd80c9fd01b1c2d5ab35f62aa"> 5570</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Msk (0x1UL &lt;&lt; RNG_SHORTS_VALRDY_STOP_Pos) </span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c84fa7da0f4ff6b1138d908fa6a4802"> 5571</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Disabled (0UL) </span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae263896de13803fd685f77cf0607784f"> 5572</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Enabled (1UL) </span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RNG_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">/* Description: Interrupt enable set register */</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;</div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment">/* Bit 0 : Enable interrupt on VALRDY event. */</span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13a1ea4487e345d6c8ff00491b1ab76f"> 5578</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Pos (0UL) </span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8880349adfccecc2f94c458919c7e3e8"> 5579</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Msk (0x1UL &lt;&lt; RNG_INTENSET_VALRDY_Pos) </span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afdcdf59ee9e966715d81d4610f8a70d5"> 5580</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Disabled (0UL) </span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9c4d39cbc999abb34bf48c1b58f5ea8"> 5581</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Enabled (1UL) </span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac5381886a42b9f5359283beb968fba9b"> 5582</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Set (1UL) </span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RNG_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="comment">/* Description: Interrupt enable clear register */</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;</div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="comment">/* Bit 0 : Disable interrupt on VALRDY event. */</span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac77d9db8017686628bbe8074c130f38e"> 5588</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Pos (0UL) </span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a83c54d9dee46db594aacec2a91694e97"> 5589</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Msk (0x1UL &lt;&lt; RNG_INTENCLR_VALRDY_Pos) </span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a32a10c17293eb7506ae6a17f3ea1146e"> 5590</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Disabled (0UL) </span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab64abed4fd133ec412c16650355f5f2a"> 5591</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Enabled (1UL) </span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad1a3c1b2f5c2b9ab93803667c20a75c7"> 5592</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Clear (1UL) </span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RNG_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="comment">/* Description: Configuration register. */</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;</div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="comment">/* Bit 0 : Digital error correction enable. */</span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7df4bd541b28c60c365685e80a430aba"> 5598</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Pos (0UL) </span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d5f3734171b27e90c3ba057ec9e5770"> 5599</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Msk (0x1UL &lt;&lt; RNG_CONFIG_DERCEN_Pos) </span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a06c2fcefeee7976d36145341dff676da"> 5600</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Disabled (0UL) </span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ba60cb0251ee90187f66e12ae379595"> 5601</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Enabled (1UL) </span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RNG_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="comment">/* Description: RNG random number. */</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="comment">/* Bits 7..0 : Generated random number. */</span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a599daa96eff1aba59ef385700a202f3f"> 5607</a></span>&#160;<span class="preprocessor">#define RNG_VALUE_VALUE_Pos (0UL) </span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e133e60b62b7bb0a2e94630a7841ddd"> 5608</a></span>&#160;<span class="preprocessor">#define RNG_VALUE_VALUE_Msk (0xFFUL &lt;&lt; RNG_VALUE_VALUE_Pos) </span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RNG_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;</div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af08687be20c7bbf90861ffb0677a6483"> 5614</a></span>&#160;<span class="preprocessor">#define RNG_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a2e706e3a22f6f2042a89669adeb8fe"> 5615</a></span>&#160;<span class="preprocessor">#define RNG_POWER_POWER_Msk (0x1UL &lt;&lt; RNG_POWER_POWER_Pos) </span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1e7cfa50b6d7a955b3a0973993a426cb"> 5616</a></span>&#160;<span class="preprocessor">#define RNG_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa34946dbfbbaf3a0216265030d255dcf"> 5617</a></span>&#160;<span class="preprocessor">#define RNG_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: RTC */</span><span class="preprocessor"></span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="comment">/* Description: Real time counter 0. */</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;</div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="comment">/* Register: RTC_INTENSET */</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;</div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="comment">/* Bit 19 : Enable interrupt on COMPARE[3] event. */</span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a14a854f50b09650fb798890c7ceae1ef"> 5627</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad43009d8e091fef2f72daaabc161ed95"> 5628</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE3_Pos) </span></div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7bd02bda746958545e63272172039c38"> 5629</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd78a839294703872c0567d9807cb8da"> 5630</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3c31fe5d86a6acd9921b63d8272b2d2f"> 5631</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Set (1UL) </span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Enable interrupt on COMPARE[2] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a757b009028778cd0f731c9d083fbc1c0"> 5634</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d8876809d345c41aba33d00216e945f"> 5635</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE2_Pos) </span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf48f11def9666e736e9a07ff5da5a16"> 5636</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf892a9fa9b9ae4a27ca5b9e89b1e923"> 5637</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb3be251350319a4911b3dd40c22303c"> 5638</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Set (1UL) </span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Enable interrupt on COMPARE[1] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88653a8aa06599922881ff9c4e9c0d78"> 5641</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad941b8df1bb06c6a1f98026ff67dcf0c"> 5642</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE1_Pos) </span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7f59a2e72da9c42880cae64c2ef00c74"> 5643</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a350aa947adfb185e6cbe8748aa32fa42"> 5644</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5fefe6a037f63187000060efb237835f"> 5645</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Set (1UL) </span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Enable interrupt on COMPARE[0] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7e5b37c9ea542765d4a82c7dab41040b"> 5648</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abde0ced0feb85be1e34703033017da8b"> 5649</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE0_Pos) </span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af84798b35e4ce815ef689cf903e431b7"> 5650</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8591b85110a24eb876157adb2a107017"> 5651</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a189426b48bafda80047271641038134c"> 5652</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Set (1UL) </span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on OVRFLW event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab61d7758d4dbe0bed0b5aaa65c598430"> 5655</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Pos (1UL) </span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9ad7bf344b5120fb3bacd72d3445f0d"> 5656</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Msk (0x1UL &lt;&lt; RTC_INTENSET_OVRFLW_Pos) </span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef57f4b7c35ebfd63553db11908ecee5"> 5657</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Disabled (0UL) </span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae8b9132a9b6c519dcf9809b86af06f11"> 5658</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Enabled (1UL) </span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a77abeb83600b896719475bc845fd01"> 5659</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Set (1UL) </span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable interrupt on TICK event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afd8515287b9f412d598686e5ca1b5c34"> 5662</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Pos (0UL) </span></div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a080082628e716a05b9ab9cee3e812817"> 5663</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Msk (0x1UL &lt;&lt; RTC_INTENSET_TICK_Pos) </span></div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46ca84689702a62f5de9e05b33ec1661"> 5664</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Disabled (0UL) </span></div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af87effee06b61811964b17edf6e92af1"> 5665</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Enabled (1UL) </span></div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af431df282d3be06d041113c78be64ca2"> 5666</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Set (1UL) </span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;</div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="comment">/* Bit 19 : Disable interrupt on COMPARE[3] event. */</span></div><div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a30db06b598384b5adc1ecadf47364401"> 5672</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca61ad1eaea7decd2b30f4d8f19f758e"> 5673</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE3_Pos) </span></div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a00762a076ebd5417613290fcf2aa6934"> 5674</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a431fa4d77ef28283c17d641874126b41"> 5675</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a504d6b074d27c6285505cc68a47fa16c"> 5676</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Clear (1UL) </span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Disable interrupt on COMPARE[2] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a896e252eff9999df83bc4f4d0cb2f99d"> 5679</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d9978087563556de06887ba1b185bc1"> 5680</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE2_Pos) </span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8693f1c77aada4ab3640a0cc5b019776"> 5681</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#accccac9eb5d5f5d582a8f53ea06e529a"> 5682</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1341371868cdcd1454d6d3dce3489ed0"> 5683</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Clear (1UL) </span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Disable interrupt on COMPARE[1] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac126b34b0a84933545ffd724a6e8e16b"> 5686</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4ddce72772ff9bd2a1fe3650fcfed43b"> 5687</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE1_Pos) </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a0396846ecfece5120aa7d798fb4424"> 5688</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad2d851bcb2f6d5a58ccafe5306eec2a2"> 5689</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6127bc697d302776a5f925b0effd54f9"> 5690</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Clear (1UL) </span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Disable interrupt on COMPARE[0] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea5d39aa081cb758501f42fd63b84cca"> 5693</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6c7d6a9955d6ac924980ba8861af684e"> 5694</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE0_Pos) </span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a919b836d4f70c7775bb18fec6da074e9"> 5695</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac91d2979deecba4a2213898ed5d3599d"> 5696</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a277f5ede01b52ef95bea7589516d1cda"> 5697</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Clear (1UL) </span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on OVRFLW event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abf241b74489811fcf9896f6afff5b9e4"> 5700</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Pos (1UL) </span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0a09e324a3754a05c0cd491cfddb047"> 5701</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Msk (0x1UL &lt;&lt; RTC_INTENCLR_OVRFLW_Pos) </span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afdfe339cb090162caac42be73c0ebfa8"> 5702</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Disabled (0UL) </span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a99b0720fe2f41482aa3e7c05814ed094"> 5703</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Enabled (1UL) </span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae39327cf9281c957bf37fe0a0c308abb"> 5704</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Clear (1UL) </span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable interrupt on TICK event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7aa6086bffc7cf8a7f33dc5a33312c92"> 5707</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Pos (0UL) </span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af61e64c094ec5f7e69724b467ca652a8"> 5708</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Msk (0x1UL &lt;&lt; RTC_INTENCLR_TICK_Pos) </span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a146b7f99cf4af88f48d26629177033d3"> 5709</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Disabled (0UL) </span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a38b98c1430f1b4ab59ea8e374136eaf1"> 5710</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Enabled (1UL) </span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abe102069df5224f595092f0db4bfdfcf"> 5711</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Clear (1UL) </span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_EVTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="comment">/* Description: Configures event enable routing to PPI for each RTC event. */</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;</div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="comment">/* Bit 19 : COMPARE[3] event enable. */</span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56cdd7e9033b25e5525bc47549cc71a7"> 5717</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad1c36db068ce77a56e187fc2ce465601"> 5718</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE3_Pos) </span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7613d49eaf7f32f0581a83e8e9dfa88a"> 5719</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a587ce099020e7abb3d766c8ae26796bf"> 5720</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : COMPARE[2] event enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abcf5dc81ccd9a30263da91c70835a2e6"> 5723</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a63712d37bbf3101307b3e8021d6cd965"> 5724</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE2_Pos) </span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88d2ca8fb5b7dfc52d3da4790239a82e"> 5725</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3a199520d35bbd0f9c1a9e10b5910806"> 5726</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : COMPARE[1] event enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae2233d68a17acd6fddbea6e211a10136"> 5729</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8dcb7f2fbfc67a5a568cecf9b214fa5c"> 5730</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE1_Pos) </span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a737881374de1fa6bea880ecf5e420d65"> 5731</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acce4dba63e417942835456ccc1abf8e4"> 5732</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : COMPARE[0] event enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37e06845532460c15ac7bfc43f03dbf1"> 5735</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a105cbf3b9511e466182fcf006018113e"> 5736</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE0_Pos) </span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae068822a13baa690e517c6aeb8dd9353"> 5737</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1aacfcd79aeac4cf1b6b53e89973bdc4"> 5738</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : OVRFLW event enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac8c26bd9bc16db11295238b38a871ef5"> 5741</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Pos (1UL) </span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e0ab033cafc46e29bc04cdc5694c836"> 5742</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Msk (0x1UL &lt;&lt; RTC_EVTEN_OVRFLW_Pos) </span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7d15bfcc4d21ab43d62420e6e19d0962"> 5743</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Disabled (0UL) </span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#add0007730dff3419ca5d4f9c56e5d746"> 5744</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Enabled (1UL) </span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : TICK event enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0394c0ae42931e96b6aaa4505cdea2db"> 5747</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Pos (0UL) </span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6dc27cecbb69ff63ad9d46ef1de8fce9"> 5748</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Msk (0x1UL &lt;&lt; RTC_EVTEN_TICK_Pos) </span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac2036c4b10b449bdcb2308175d5b0e52"> 5749</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Disabled (0UL) </span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#addbbac04e43f0f7508fcdfa0bbb1627b"> 5750</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Enabled (1UL) </span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_EVTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="comment">/* Description: Enable events routing to PPI. The reading of this register gives the value of EVTEN. */</span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;</div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="comment">/* Bit 19 : Enable routing to PPI of COMPARE[3] event. */</span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a22efb6a65591f6dbf33418594df5ba01"> 5756</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a761ce6c9e4d94ae66c78ac74ad4a2c23"> 5757</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE3_Pos) </span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2f39555769aff0d0aa449f936ca64ebe"> 5758</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a614b666d05d25f0901383c98ffb76e62"> 5759</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ecf5f4caa993587b72a2d6889f542d8"> 5760</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Set (1UL) </span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Enable routing to PPI of COMPARE[2] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9af2d18616e08862e145900c436b2598"> 5763</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a67009a698b84d21b72f66adad6b38c50"> 5764</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE2_Pos) </span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af935de4b30f9708745ef07cace02c4ea"> 5765</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abec4cbee97c1db3a763281d29856d501"> 5766</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a12041c75e664580f900698a215e17f"> 5767</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Set (1UL) </span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Enable routing to PPI of COMPARE[1] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47950f31b0517f36c3e6a0051da86866"> 5770</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad2aa0b9d29234ae008dddb39f36b81c3"> 5771</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE1_Pos) </span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f5f1a7c118a64c7712bd1f9506c89c3"> 5772</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a18854cfb479562bd91947fae0f5956aa"> 5773</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56c15c1bd7d8ad9522777737818f59fe"> 5774</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Set (1UL) </span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Enable routing to PPI of COMPARE[0] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a804f4db5eb792b4bb0e8c3963a931959"> 5777</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5248ba836c5991d7a651d9ae67873c47"> 5778</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE0_Pos) </span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf4dbf3a26c2f169d21c5278fd651ef8"> 5779</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4169e2594a35c0b96cd6f282ce8adc6d"> 5780</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0ec1502652fcfecf16ada3ed2300b340"> 5781</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Set (1UL) </span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable routing to PPI of OVRFLW event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae683563845329987161012c08b72264f"> 5784</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Pos (1UL) </span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a291a6885a80228ccd22dea2392874e6c"> 5785</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Msk (0x1UL &lt;&lt; RTC_EVTENSET_OVRFLW_Pos) </span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae0fae67b6bf71b534ddf8c0cc94252f0"> 5786</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Disabled (0UL) </span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d81a0d62d61e31ff34600332078c071"> 5787</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Enabled (1UL) </span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae353ccb93b7a579d960598454d3ad9ca"> 5788</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Set (1UL) </span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable routing to PPI of TICK event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac0d2b5a95c72472a898a80d46adf3ed2"> 5791</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Pos (0UL) </span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae2557a1090b51d93ee5587592480da2e"> 5792</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Msk (0x1UL &lt;&lt; RTC_EVTENSET_TICK_Pos) </span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8fc924149713f9a863dff33b4ad59d31"> 5793</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Disabled (0UL) </span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a44de5946daf3a5f0c7bae133bd1fc513"> 5794</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Enabled (1UL) </span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a85c3a80221cedebb723b0c9363c6b008"> 5795</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Set (1UL) </span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_EVTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="comment">/* Description: Disable events routing to PPI. The reading of this register gives the value of EVTEN. */</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;</div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment">/* Bit 19 : Disable routing to PPI of COMPARE[3] event. */</span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa578d22c2a4ddce4329f8f43bd995ad2"> 5801</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ffe2b5f62b79d4d1d5f595d5ac00d67"> 5802</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE3_Pos) </span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8787d18160272f2543f6bbd5928e120a"> 5803</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3fb0e0302789b72fc947faedf12383e4"> 5804</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afcff255bf9e5400f21092f0e26b7abdb"> 5805</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Clear (1UL) </span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Disable routing to PPI of COMPARE[2] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a06b48d98bf77b9fa4212a8f758bceb"> 5808</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a481c1ccb17fad361c8772019a3d0ecfd"> 5809</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE2_Pos) </span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8a68c0e3cc11e246651934d64cfd820e"> 5810</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a09a8e435f3e0fe8c7ba73251f383ac58"> 5811</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a22db6a4e53c50d7862a5a8fca2f54820"> 5812</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Clear (1UL) </span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Disable routing to PPI of COMPARE[1] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7384fec77853d4ac66aa89e941bc1e8e"> 5815</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a07b7f03ad25196ce9a242e5db6eda52f"> 5816</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE1_Pos) </span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abfc2e0c7db70dbb32cb522d67f1300d2"> 5817</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a81446e91284c4d0b6e84240a58b61f27"> 5818</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a537b966d7534073d99546e63e86dff0d"> 5819</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Clear (1UL) </span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Disable routing to PPI of COMPARE[0] event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef6fdb9318d7b5d6155e6312a0455188"> 5822</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1181052be7e21f4b5dac7b10e7981ad1"> 5823</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE0_Pos) </span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a58f71331d8fd3187f4e8a772acef61b7"> 5824</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac9f7e03aa99b6202888259d6a081492f"> 5825</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a12a7453be5a5ce1c8b7490e2b503bd27"> 5826</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Clear (1UL) </span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable routing to PPI of OVRFLW event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8e90cc9837fefef5b75bae4ba3b44ef4"> 5829</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Pos (1UL) </span></div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a211ecdf718adf0933e79a108cdc66aa5"> 5830</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_OVRFLW_Pos) </span></div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a89a3fef4d3fe5ff15d43279a24944eff"> 5831</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Disabled (0UL) </span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d8dabba129aa182139f4e5f1e2d3068"> 5832</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Enabled (1UL) </span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad59aae3517e670bc0c2c2c8b88ea4df2"> 5833</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Clear (1UL) </span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable routing to PPI of TICK event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae97573e12a7abd24af67e6d657aba08e"> 5836</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Pos (0UL) </span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a06dd447976c7f0665f52d9c8ff043547"> 5837</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_TICK_Pos) </span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb832227bdc0ce9edb6c8911707a87cd"> 5838</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Disabled (0UL) </span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a34fa64d133112de945fa449060aeb652"> 5839</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Enabled (1UL) </span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8e6da696d14a6dab567a1a6a592b623e"> 5840</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Clear (1UL) </span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_COUNTER */</span><span class="preprocessor"></span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment">/* Description: Current COUNTER value. */</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;</div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="comment">/* Bits 23..0 : Counter value. */</span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6cab8fd6225476fa6debfc32a87b857"> 5846</a></span>&#160;<span class="preprocessor">#define RTC_COUNTER_COUNTER_Pos (0UL) </span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41c30384fccc7f05509296eb18cb22d8"> 5847</a></span>&#160;<span class="preprocessor">#define RTC_COUNTER_COUNTER_Msk (0xFFFFFFUL &lt;&lt; RTC_COUNTER_COUNTER_Pos) </span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_PRESCALER */</span><span class="preprocessor"></span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="comment">/* Description: 12-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is STOPed. */</span></div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;</div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="comment">/* Bits 11..0 : RTC PRESCALER value. */</span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a800f3d18da4f3873adf8f1d793592f21"> 5853</a></span>&#160;<span class="preprocessor">#define RTC_PRESCALER_PRESCALER_Pos (0UL) </span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adde055d664d24207184c22c98689b968"> 5854</a></span>&#160;<span class="preprocessor">#define RTC_PRESCALER_PRESCALER_Msk (0xFFFUL &lt;&lt; RTC_PRESCALER_PRESCALER_Pos) </span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_CC */</span><span class="preprocessor"></span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="comment">/* Description: Capture/compare registers. */</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;</div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="comment">/* Bits 23..0 : Compare value. */</span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a78b9ef8f389b45f714cdc55e7fcf78bd"> 5860</a></span>&#160;<span class="preprocessor">#define RTC_CC_COMPARE_Pos (0UL) </span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a33686621a55001286f2248a157f86293"> 5861</a></span>&#160;<span class="preprocessor">#define RTC_CC_COMPARE_Msk (0xFFFFFFUL &lt;&lt; RTC_CC_COMPARE_Pos) </span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: RTC_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;</div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a270b3e05dcb88a542860c1e85ec983d7"> 5867</a></span>&#160;<span class="preprocessor">#define RTC_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a343541aaedc505d6dbbce2b20dc4b6c2"> 5868</a></span>&#160;<span class="preprocessor">#define RTC_POWER_POWER_Msk (0x1UL &lt;&lt; RTC_POWER_POWER_Pos) </span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad7df96eedafcb3a3efad3ca77cd05026"> 5869</a></span>&#160;<span class="preprocessor">#define RTC_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac5d17a2b8a6d0f7fbaccee0b4a02653a"> 5870</a></span>&#160;<span class="preprocessor">#define RTC_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: SPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="comment">/* Description: SPI master 0. */</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;</div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="comment">/* Register: SPI_INTENSET */</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;</div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment">/* Bit 2 : Enable interrupt on READY event. */</span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a800fe8839aa823aa1ad41966574eb10c"> 5880</a></span>&#160;<span class="preprocessor">#define SPI_INTENSET_READY_Pos (2UL) </span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0fbd241977043c7e7ac1f2403a9cd2ec"> 5881</a></span>&#160;<span class="preprocessor">#define SPI_INTENSET_READY_Msk (0x1UL &lt;&lt; SPI_INTENSET_READY_Pos) </span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1e149757813bbe8119a6799374b521e"> 5882</a></span>&#160;<span class="preprocessor">#define SPI_INTENSET_READY_Disabled (0UL) </span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a49a10aa8d836c9f04a4be423c79f93e2"> 5883</a></span>&#160;<span class="preprocessor">#define SPI_INTENSET_READY_Enabled (1UL) </span></div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abce0d9d17ae6928cdc229ea84995871b"> 5884</a></span>&#160;<span class="preprocessor">#define SPI_INTENSET_READY_Set (1UL) </span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;</div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="comment">/* Bit 2 : Disable interrupt on READY event. */</span></div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b160f65ab4e81147306e2229aff0813"> 5890</a></span>&#160;<span class="preprocessor">#define SPI_INTENCLR_READY_Pos (2UL) </span></div><div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a321406e05ee42346781fbe8821e7b517"> 5891</a></span>&#160;<span class="preprocessor">#define SPI_INTENCLR_READY_Msk (0x1UL &lt;&lt; SPI_INTENCLR_READY_Pos) </span></div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a576af6c40b72cd9526985e5d8fe854e2"> 5892</a></span>&#160;<span class="preprocessor">#define SPI_INTENCLR_READY_Disabled (0UL) </span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac7b949868ac693129478d1af76b1931a"> 5893</a></span>&#160;<span class="preprocessor">#define SPI_INTENCLR_READY_Enabled (1UL) </span></div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7fb15273f8a2db04d5ea2a6c272699e4"> 5894</a></span>&#160;<span class="preprocessor">#define SPI_INTENCLR_READY_Clear (1UL) </span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment">/* Description: Enable SPI. */</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;</div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="comment">/* Bits 2..0 : Enable or disable SPI. */</span></div><div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a68e12aaea08596b264d838af868558b7"> 5900</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a421a62b6dacbfc3453cc0fc47bd132da"> 5901</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_ENABLE_Msk (0x7UL &lt;&lt; SPI_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afcc6d9dda41ff90b390800097016fb11"> 5902</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_ENABLE_Disabled (0x00UL) </span></div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acfd4e716b0d960d5cd4c9ae8b1e83e7f"> 5903</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_ENABLE_Enabled (0x01UL) </span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_RXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="comment">/* Description: RX data. */</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;</div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="comment">/* Bits 7..0 : RX data from last transfer. */</span></div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a578f550ce4ab208a1abbe1fe7a55a78c"> 5909</a></span>&#160;<span class="preprocessor">#define SPI_RXD_RXD_Pos (0UL) </span></div><div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8477855a048a7c60f9b58bcdf5a1e165"> 5910</a></span>&#160;<span class="preprocessor">#define SPI_RXD_RXD_Msk (0xFFUL &lt;&lt; SPI_RXD_RXD_Pos) </span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_TXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="comment">/* Description: TX data. */</span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;</div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="comment">/* Bits 7..0 : TX data for next transfer. */</span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7a8d912818ce0d590c6eff37de562ddb"> 5916</a></span>&#160;<span class="preprocessor">#define SPI_TXD_TXD_Pos (0UL) </span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af84aa487d08791ff022bb6e717bf4b02"> 5917</a></span>&#160;<span class="preprocessor">#define SPI_TXD_TXD_Msk (0xFFUL &lt;&lt; SPI_TXD_TXD_Pos) </span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_FREQUENCY */</span><span class="preprocessor"></span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="comment">/* Description: SPI frequency */</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;</div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="comment">/* Bits 31..0 : SPI data rate. */</span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a525ba8597f7a34b8839287e707891b11"> 5923</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_Pos (0UL) </span></div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac20cb03de643f2d8229423f2f943c8a1"> 5924</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL &lt;&lt; SPI_FREQUENCY_FREQUENCY_Pos) </span></div><div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8a87e9f72e22c4f79ae94214a1f498fa"> 5925</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL) </span></div><div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a559a322be3a9ba00d2ba6120bc9c7cf0"> 5926</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) </span></div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13afde3c6bf0693b731370414e1eb2c3"> 5927</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL) </span></div><div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aecdbb9a7cb2bdb7e0e0bba5a57cb4266"> 5928</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL) </span></div><div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad021ecf4ce34f7564b8b1c2847bf1cfd"> 5929</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL) </span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9495ca0cf40c794edba1d2d0952bdede"> 5930</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL) </span></div><div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae823863ce40aa314eb68428a73552bde"> 5931</a></span>&#160;<span class="preprocessor">#define SPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL) </span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="comment">/* Description: Configuration register. */</span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;</div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="comment">/* Bit 2 : Serial clock (SCK) polarity. */</span></div><div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b7d0687d82ec6f8a7e8e785db68f8f8"> 5937</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPOL_Pos (2UL) </span></div><div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a968ce7ca5991f2e2fdc3d12eb78dd787"> 5938</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPOL_Msk (0x1UL &lt;&lt; SPI_CONFIG_CPOL_Pos) </span></div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31cf2f1494ebd512f99c8aac918ae625"> 5939</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPOL_ActiveHigh (0UL) </span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a466e201323107337f9c543a9c81a0689"> 5940</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPOL_ActiveLow (1UL) </span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Serial clock (SCK) phase. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a58dd25cc3c307e3c7ccaea8e525b2537"> 5943</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPHA_Pos (1UL) </span></div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a35ccc89bb92c350fbe5898963c27c6d0"> 5944</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPHA_Msk (0x1UL &lt;&lt; SPI_CONFIG_CPHA_Pos) </span></div><div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab9c6ae7cf4a1168ace9524fb5e0b4819"> 5945</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPHA_Leading (0UL) </span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1be4bc893ef5812a191230204606d00e"> 5946</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_CPHA_Trailing (1UL) </span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Bit order. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a019f57662631af1c296b486e33848536"> 5949</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_ORDER_Pos (0UL) </span></div><div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9387cd3a34fdd341ac77de59fc302b4d"> 5950</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_ORDER_Msk (0x1UL &lt;&lt; SPI_CONFIG_ORDER_Pos) </span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a96594a22074fa8f9abf8888ad285308a"> 5951</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_ORDER_MsbFirst (0UL) </span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac6826f14fab54b12e22ca4add748a1e2"> 5952</a></span>&#160;<span class="preprocessor">#define SPI_CONFIG_ORDER_LsbFirst (1UL) </span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPI_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;</div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8aa2c512aa601b9e5b24a0703e521e73"> 5958</a></span>&#160;<span class="preprocessor">#define SPI_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90cec023e4b4629aedb1cf448dcbb34d"> 5959</a></span>&#160;<span class="preprocessor">#define SPI_POWER_POWER_Msk (0x1UL &lt;&lt; SPI_POWER_POWER_Pos) </span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a12f832b168c100f91b14e5f672769f67"> 5960</a></span>&#160;<span class="preprocessor">#define SPI_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a379ff012b03595be947a8a1dcdcff781"> 5961</a></span>&#160;<span class="preprocessor">#define SPI_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: SPIM */</span><span class="preprocessor"></span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="comment">/* Description: SPI master with easyDMA 1. */</span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;</div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="comment">/* Register: SPIM_SHORTS */</span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">/* Description: Shortcuts for SPIM. */</span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;</div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="comment">/* Bit 17 : Shortcut between END event and START task. */</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7bbdfec505df8bbd6eb30a4feeb523b4"> 5971</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Pos (17UL) </span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a698558d4ed8bdc2d21e3842475c46191"> 5972</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Msk (0x1UL &lt;&lt; SPIM_SHORTS_END_START_Pos) </span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa794ba94f4c23370c5b2999ea0f083af"> 5973</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Disabled (0UL) </span></div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6bd87ae24d5300ebb915539fdd282f11"> 5974</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Enabled (1UL) </span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;</div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="comment">/* Bit 19 : Enable interrupt on STARTED event. */</span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeaff975527dc31720f448f213fe04349"> 5980</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Pos (19UL) </span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab7a8847e68bde7581a6d1d382cd1444c"> 5981</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Msk (0x1UL &lt;&lt; SPIM_INTENSET_STARTED_Pos) </span></div><div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c01a651bc9edb4e51dc1f3f92c1dbc9"> 5982</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a87377495479b51ab67ec6312fa21e01c"> 5983</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb8965efc4c6074cf2dd0918108571c8"> 5984</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Set (1UL) </span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Enable interrupt on ENDTX event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3b4daa1021caea55243993fb07fcbe39"> 5987</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Pos (8UL) </span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c39b09554cfcbcf56c62feffd6488e2"> 5988</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Msk (0x1UL &lt;&lt; SPIM_INTENSET_ENDTX_Pos) </span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab3ccbdc38c7596cf1d74b42647efa092"> 5989</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Disabled (0UL) </span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a95f2207799d264863a162395cd570c50"> 5990</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Enabled (1UL) </span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b630920da5cd63ec9623277e2b0bd59"> 5991</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Set (1UL) </span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable interrupt on END event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a816ab36ef46c1da57944e5852c0b83a9"> 5994</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Pos (6UL) </span></div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a458667949d8eccd9238f422ec5a238e2"> 5995</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Msk (0x1UL &lt;&lt; SPIM_INTENSET_END_Pos) </span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a44c128f76bc31cc485bcde5d1373c6ac"> 5996</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a783c06e106c7697c0e311eb303bbf359"> 5997</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0a80b64e37060344883d263cef7455e"> 5998</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable interrupt on ENDRX event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af1ae5ce12649c16ce09d02e844b16d80"> 6001</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Pos (4UL) </span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a601a811b8a92467b1f9ce4ed9a247986"> 6002</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Msk (0x1UL &lt;&lt; SPIM_INTENSET_ENDRX_Pos) </span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab60441784e5bea02526a463aa1517be1"> 6003</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa876296f0d6d515e9920933ccd1b7dfc"> 6004</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29179ac82dc25eef1716314a22d22852"> 6005</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Set (1UL) </span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on STOPPED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd1349e35302fb0315baa02ed06aebf3"> 6008</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29a1cf4b720e564cfdf9664d0fb8eb95"> 6009</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; SPIM_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7265b98842d1e6cdefd0fc5ce81504d8"> 6010</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a65c9b3c588f7c295807ba4d608424005"> 6011</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0eba5999bcebed94703844f577a5467e"> 6012</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;</div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="comment">/* Bit 19 : Disable interrupt on STARTED event. */</span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76e89e3ea7ba76565bd4bcf836007eba"> 6018</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Pos (19UL) </span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a245ad1c3c5ad3aa4c9765de93d873052"> 6019</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_STARTED_Pos) </span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a555f53a588b4377bbbd7b7091f107dee"> 6020</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Disabled (0UL) </span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e05b648128ab7c59bb1d30660644212"> 6021</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Enabled (1UL) </span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5b904bff00fc7136517068ff6470f67f"> 6022</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Clear (1UL) </span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Disable interrupt on ENDTX event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeaa1c1c530d1faff4e3acd0c97a3f8ff"> 6025</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Pos (8UL) </span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a03cd4b8731edb29282be30fbf6a30a02"> 6026</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_ENDTX_Pos) </span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab3ee2d5fdec2d2c16be075e16de13dbc"> 6027</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Disabled (0UL) </span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad4390ff66682e967a40bd4db34befb4c"> 6028</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Enabled (1UL) </span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a4102143f00316a0c7c9b729206e7a0"> 6029</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Clear (1UL) </span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Disable interrupt on END event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5650aae60543ebf652655a6002d62dd"> 6032</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Pos (6UL) </span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea207572dedc77281e46eb793083f087"> 6033</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_END_Pos) </span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3d5ef63d1afb67a37aadee68cd278ce4"> 6034</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a11de84732fb7b30b3db3173e88a41e29"> 6035</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47d5814ac989be1682ff80374705b93b"> 6036</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Disable interrupt on ENDRX event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a254d996a7d6a0764704993ac4fb7f241"> 6039</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Pos (4UL) </span></div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ec9035156aecec6071647d834639ce4"> 6040</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_ENDRX_Pos) </span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aee0ce6e107340ff47b4883155a3cde58"> 6041</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Disabled (0UL) </span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a190bcdfe5c698c96d366d0fb3d645ee5"> 6042</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Enabled (1UL) </span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f29b7aa30886df840690f71f355bb09"> 6043</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Clear (1UL) </span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on STOPPED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a32a2b0e6a50ce3914dacddd7c7a90c5e"> 6046</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a678815fce117c5373c58881beaf832cd"> 6047</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adacd49059a31ada4f48329fdc8b14d4c"> 6048</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a344b419e9b41a6a364772b0949d43d6b"> 6049</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf89c148436abe554530c89405b713da"> 6050</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="comment">/* Description: Enable SPIM. */</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;</div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable SPIM. */</span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a01cbd7cc64bf601c53dbe6d5870d4221"> 6056</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4cb466b42b6f20357479084445c7f639"> 6057</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; SPIM_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e46a0956827936dcd2f406f912c9788"> 6058</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Disabled (0x00UL) </span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a218548f547f50eae8a0940b8e12c0b64"> 6059</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Enabled (0x07UL) </span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_FREQUENCY */</span><span class="preprocessor"></span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="comment">/* Description: SPI frequency. */</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;</div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="comment">/* Bits 31..0 : SPI master data rate. */</span></div><div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a797183c57d7abc508b925a05a59de0f1"> 6065</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_Pos (0UL) </span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5ea8474bdef6f204fd197488421a55d4"> 6066</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL &lt;&lt; SPIM_FREQUENCY_FREQUENCY_Pos) </span></div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af5fdda2d2cf61c6a09955d722448a30c"> 6067</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL) </span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa359e22808f648cf5f1ed827f5fa0923"> 6068</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) </span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a876a7ca61b9635a4bdd324a53c680e89"> 6069</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL) </span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56dc6d82dd95a920cfa6d4dfadfaa5d2"> 6070</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL) </span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9e9d4a79eb95cd0713315d3e1f69b01e"> 6071</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL) </span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d690f19ce1d32bff5f972d6dcc68b1c"> 6072</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL) </span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac15e229cf01c45ce79586468707de299"> 6073</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL) </span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_RXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="comment">/* Description: Data pointer. */</span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;</div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer. */</span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6f6df02a266d7e21e750f4ff368cbc5c"> 6079</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a719e25348fbbe31f0db13ff4d79f3641"> 6080</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SPIM_RXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_RXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="comment">/* Description: Maximum number of buffer bytes to receive. */</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;</div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="comment">/* Bits 7..0 : Maximum number of buffer bytes to receive. */</span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae3873a91c29d8ebc73fae9e5715fb980"> 6086</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a63702f8b205827c11d01710f7e3836b0"> 6087</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL &lt;&lt; SPIM_RXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_RXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="comment">/* Description: Number of bytes received in the last transaction. */</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;</div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="comment">/* Bits 7..0 : Number of bytes received in the last transaction. */</span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af68f16335c63038543e6e939b86035c9"> 6093</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afb565256e319d8eca037d1107d26cf47"> 6094</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL &lt;&lt; SPIM_RXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_TXD_PTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="comment">/* Description: Data pointer. */</span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;</div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer. */</span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa18cc2ab1c75d966563515017e5503db"> 6100</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_PTR_PTR_Pos (0UL) </span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af40290a4377c3681e930ebd261b294b6"> 6101</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SPIM_TXD_PTR_PTR_Pos) </span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_TXD_MAXCNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="comment">/* Description: Maximum number of buffer bytes to send. */</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;</div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="comment">/* Bits 7..0 : Maximum number of buffer bytes to send. */</span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9e56e72ccc256bddb50de39a9d5df2f0"> 6107</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab1ae776fa2947458bf7d3596c0bdc4ec"> 6108</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL &lt;&lt; SPIM_TXD_MAXCNT_MAXCNT_Pos) </span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_TXD_AMOUNT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="comment">/* Description: Number of bytes sent in the last transaction. */</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;</div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="comment">/* Bits 7..0 : Number of bytes sent in the last transaction. */</span></div><div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd4317ea847d14b48e51b2c12467fc4c"> 6114</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeeb5a2e8717fd78286af7b00cbff772a"> 6115</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL &lt;&lt; SPIM_TXD_AMOUNT_AMOUNT_Pos) </span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="comment">/* Description: Configuration register. */</span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;</div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="comment">/* Bit 2 : Serial clock (SCK) polarity. */</span></div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0c849408fd91b080c5211bdec9703747"> 6121</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_Pos (2UL) </span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9be21ac7f99cbdb1d1e7c38a6c610b84"> 6122</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_Msk (0x1UL &lt;&lt; SPIM_CONFIG_CPOL_Pos) </span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1147ab5ec3582a87d5ee1e7371e1ddce"> 6123</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_ActiveHigh (0UL) </span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a999e541198abb1d671599a6c505a1969"> 6124</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_ActiveLow (1UL) </span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Serial clock (SCK) phase. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a756de277990ba89a60ad6d3f3907fa05"> 6127</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Pos (1UL) </span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa47adea84580eb99d8cf6931cd3cb133"> 6128</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Msk (0x1UL &lt;&lt; SPIM_CONFIG_CPHA_Pos) </span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a25d0c06a8382690ee8a5ab8b06a88550"> 6129</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Leading (0UL) </span></div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a34077ca81441d44d3af3acdc1f9951ad"> 6130</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Trailing (1UL) </span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Bit order. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7dade9a91aaf77d94f5fb3ddd7faceb8"> 6133</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_Pos (0UL) </span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a80c280e58fa8f217df5b7c7d2dd3323d"> 6134</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_Msk (0x1UL &lt;&lt; SPIM_CONFIG_ORDER_Pos) </span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a08b4ced23f371757a1da58fbaddc4e30"> 6135</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_MsbFirst (0UL) </span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a238b59da8db7e9ef3f6e7ae61bbb870c"> 6136</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_LsbFirst (1UL) </span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_ORC */</span><span class="preprocessor"></span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="comment">/* Description: Over-read character. */</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;</div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="comment">/* Bits 7..0 : Over-read character. */</span></div><div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af7fad17ede56a697c3df658f8e9cf0e8"> 6142</a></span>&#160;<span class="preprocessor">#define SPIM_ORC_ORC_Pos (0UL) </span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a00675786b824c0d4f4eae6855c7bb4"> 6143</a></span>&#160;<span class="preprocessor">#define SPIM_ORC_ORC_Msk (0xFFUL &lt;&lt; SPIM_ORC_ORC_Pos) </span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIM_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;</div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeaf5c3cadf7a05ebfacec744a89b7adc"> 6149</a></span>&#160;<span class="preprocessor">#define SPIM_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a268bc859e66aea1e8aca3bea1552750c"> 6150</a></span>&#160;<span class="preprocessor">#define SPIM_POWER_POWER_Msk (0x1UL &lt;&lt; SPIM_POWER_POWER_Pos) </span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b520c65d241cd0e6f0a8e0ef00d3efd"> 6151</a></span>&#160;<span class="preprocessor">#define SPIM_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af8aa7c0b308d34d4c5bdf82c8ac8f881"> 6152</a></span>&#160;<span class="preprocessor">#define SPIM_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: SPIS */</span><span class="preprocessor"></span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="comment">/* Description: SPI slave 1. */</span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;</div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="comment">/* Register: SPIS_SHORTS */</span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="comment">/* Description: Shortcuts for SPIS. */</span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;</div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="comment">/* Bit 2 : Shortcut between END event and the ACQUIRE task. */</span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23686576d8eae518c2789a7db900f4ff"> 6162</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Pos (2UL) </span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6514fb26cabfd39e5bd711191ab3fdfe"> 6163</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Msk (0x1UL &lt;&lt; SPIS_SHORTS_END_ACQUIRE_Pos) </span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a381e6adb9ebd6b6f587790094aa9db6b"> 6164</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Disabled (0UL) </span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0191883567587fdcbc0a3442cf66193b"> 6165</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Enabled (1UL) </span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;</div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="comment">/* Bit 10 : Enable interrupt on ACQUIRED event. */</span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a21b5df3ab51a674b549ec577ea54686c"> 6171</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Pos (10UL) </span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab80ae06ad03df24f40437b3c9f969a3a"> 6172</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Msk (0x1UL &lt;&lt; SPIS_INTENSET_ACQUIRED_Pos) </span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a967d61e66579921ada805b641270415d"> 6173</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Disabled (0UL) </span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9a3837d814727bf01bee7665a30909d0"> 6174</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Enabled (1UL) </span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af4b21bc9408f87e3970f68a0dc28262f"> 6175</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Set (1UL) </span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on END event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afeba06844f97f1021dbfb1fac3849cd2"> 6178</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Pos (1UL) </span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af8e6612585ea19ee868b18e276a8fdb8"> 6179</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Msk (0x1UL &lt;&lt; SPIS_INTENSET_END_Pos) </span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5f9e989f42c6001f50b0f856985ba258"> 6180</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Disabled (0UL) </span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d0672b6149ffb76ab78f3192e51f4c2"> 6181</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Enabled (1UL) </span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5a571bbbf7c7c69841292144ea1d32ab"> 6182</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Set (1UL) </span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;</div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="comment">/* Bit 10 : Disable interrupt on ACQUIRED event. */</span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8a8c902e900746dd0e93dc6e9cfc48bf"> 6188</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Pos (10UL) </span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab968d81969e6de48ca194ffca5421ff7"> 6189</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Msk (0x1UL &lt;&lt; SPIS_INTENCLR_ACQUIRED_Pos) </span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a578f2d913f17f1fa0a80174fd9393b5d"> 6190</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Disabled (0UL) </span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6166b69285a37926cc8676d7ba6a03d9"> 6191</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Enabled (1UL) </span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2afbea7dee3b63e4eabab0b5177f3f79"> 6192</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Clear (1UL) </span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on END event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aff5caac08df8ec9510d4483b6b0d838c"> 6195</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Pos (1UL) </span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5822970e13f2a0df97e2db1bb398041d"> 6196</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Msk (0x1UL &lt;&lt; SPIS_INTENCLR_END_Pos) </span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e884e3e50464b5d2e78ba658d04d7fb"> 6197</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Disabled (0UL) </span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea6840889048013dd449c0be032eaa47"> 6198</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Enabled (1UL) </span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab42456061dc5a0c6ffd550204cc68330"> 6199</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Clear (1UL) </span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_SEMSTAT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="comment">/* Description: Semaphore status. */</span></div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;</div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="comment">/* Bits 1..0 : Semaphore status. */</span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca48b104c7d672ad26f1331fb23a6dea"> 6205</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_Pos (0UL) </span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa57e5467df7e911dd97e142a70649b9a"> 6206</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_Msk (0x3UL &lt;&lt; SPIS_SEMSTAT_SEMSTAT_Pos) </span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4dd2512026e04542cb86ce85a152d7e1"> 6207</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_Free (0x00UL) </span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2c5b88813ba24733a61905cb573adce0"> 6208</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_CPU (0x01UL) </span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab8995fe62c22a85ddb6b8eba0149e80a"> 6209</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_SPIS (0x02UL) </span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a605abeb2c96ba64170c0109db7d04cac"> 6210</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_CPUPending (0x03UL) </span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_STATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="comment">/* Description: Status from last transaction. */</span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;</div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="comment">/* Bit 1 : RX buffer overflow detected, and prevented. */</span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac60373495e532e7e07b8ffc768b102d3"> 6216</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Pos (1UL) </span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8dad58e399c5a6d9e94682e61a50b538"> 6217</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Msk (0x1UL &lt;&lt; SPIS_STATUS_OVERFLOW_Pos) </span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae80718f6383ec04075d33647298dddaa"> 6218</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_NotPresent (0UL) </span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a478efb6cf8b8e67002c43d169618a82f"> 6219</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Present (1UL) </span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af2923c2cceec3053f6a153dc364d382f"> 6220</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Clear (1UL) </span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : TX buffer overread detected, and prevented. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3514315287082fa4be7362fc8960115"> 6223</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Pos (0UL) </span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9039ea7c38af9d50ee94cdd4a84264d1"> 6224</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Msk (0x1UL &lt;&lt; SPIS_STATUS_OVERREAD_Pos) </span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a048cce138b20e6042be5d6dde4ada4b8"> 6225</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_NotPresent (0UL) </span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48de29696020cbc230cfe9cffbcd9514"> 6226</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Present (1UL) </span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47b8a3b3dab50e2282688fc890b310fe"> 6227</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Clear (1UL) </span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="comment">/* Description: Enable SPIS. */</span></div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;</div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="comment">/* Bits 2..0 : Enable or disable SPIS. */</span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a135977b1cc665d0e93672a38988e241d"> 6233</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79b47962a0ab6bf566e596af59bbfada"> 6234</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Msk (0x7UL &lt;&lt; SPIS_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1d57c457bf1c9d730b736fee7311666d"> 6235</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Disabled (0x00UL) </span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7448b14bad9996a7906a90d0f82ae080"> 6236</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Enabled (0x02UL) </span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_MAXRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="comment">/* Description: Maximum number of bytes in the receive buffer. */</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;</div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="comment">/* Bits 7..0 : Maximum number of bytes in the receive buffer. */</span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa46fceb4207e2f87c9f51c7223900fc8"> 6242</a></span>&#160;<span class="preprocessor">#define SPIS_MAXRX_MAXRX_Pos (0UL) </span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a19c8d1f33d397c122b4e2ba5cf271668"> 6243</a></span>&#160;<span class="preprocessor">#define SPIS_MAXRX_MAXRX_Msk (0xFFUL &lt;&lt; SPIS_MAXRX_MAXRX_Pos) </span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_AMOUNTRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="comment">/* Description: Number of bytes received in last granted transaction. */</span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;</div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="comment">/* Bits 7..0 : Number of bytes received in last granted transaction. */</span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d061dabeaf0716710ba348b999c0612"> 6249</a></span>&#160;<span class="preprocessor">#define SPIS_AMOUNTRX_AMOUNTRX_Pos (0UL) </span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af9f64b6aad437ed261ab6bc3e95beada"> 6250</a></span>&#160;<span class="preprocessor">#define SPIS_AMOUNTRX_AMOUNTRX_Msk (0xFFUL &lt;&lt; SPIS_AMOUNTRX_AMOUNTRX_Pos) </span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_MAXTX */</span><span class="preprocessor"></span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="comment">/* Description: Maximum number of bytes in the transmit buffer. */</span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;</div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="comment">/* Bits 7..0 : Maximum number of bytes in the transmit buffer. */</span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37fa2d7b2daeaab1fad48a9da6889edb"> 6256</a></span>&#160;<span class="preprocessor">#define SPIS_MAXTX_MAXTX_Pos (0UL) </span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adfbdb42182154918500f04a14a40aff0"> 6257</a></span>&#160;<span class="preprocessor">#define SPIS_MAXTX_MAXTX_Msk (0xFFUL &lt;&lt; SPIS_MAXTX_MAXTX_Pos) </span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_AMOUNTTX */</span><span class="preprocessor"></span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="comment">/* Description: Number of bytes transmitted in last granted transaction. */</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;</div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="comment">/* Bits 7..0 : Number of bytes transmitted in last granted transaction. */</span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a23025e80e54ddbaccaa9cd1ded94610e"> 6263</a></span>&#160;<span class="preprocessor">#define SPIS_AMOUNTTX_AMOUNTTX_Pos (0UL) </span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a932b4c8ff00e8ed8b892bb53c16ace10"> 6264</a></span>&#160;<span class="preprocessor">#define SPIS_AMOUNTTX_AMOUNTTX_Msk (0xFFUL &lt;&lt; SPIS_AMOUNTTX_AMOUNTTX_Pos) </span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="comment">/* Description: Configuration register. */</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;</div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="comment">/* Bit 2 : Serial clock (SCK) polarity. */</span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a15c7f056b9a4f05b32984000344028"> 6270</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_Pos (2UL) </span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aecc2736f71b94ef3cbcc8acd44aabcc5"> 6271</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_Msk (0x1UL &lt;&lt; SPIS_CONFIG_CPOL_Pos) </span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a18d27703c5a136dcb4b66d3a2ed8c978"> 6272</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_ActiveHigh (0UL) </span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6cb0bb15186bbb0da1c17fc97b939310"> 6273</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_ActiveLow (1UL) </span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Serial clock (SCK) phase. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aeaf3b80fb93f08c8e84c412439f0a1d7"> 6276</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Pos (1UL) </span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a805729b65f13122d31c54c00c917dc90"> 6277</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Msk (0x1UL &lt;&lt; SPIS_CONFIG_CPHA_Pos) </span></div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae21d5d7fe06675b6f72482030f821fb2"> 6278</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Leading (0UL) </span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab791470cb6e148ef6796b515c3264752"> 6279</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Trailing (1UL) </span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Bit order. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd3d27d109fb88023644900878864fbc"> 6282</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_Pos (0UL) </span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2b55c7cfaaebaa5f51215571aef67a67"> 6283</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_Msk (0x1UL &lt;&lt; SPIS_CONFIG_ORDER_Pos) </span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad53f580087070186cdd2c78d662df8f6"> 6284</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_MsbFirst (0UL) </span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab5e975408f4f83313c04bc3c74f5cb01"> 6285</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_LsbFirst (1UL) </span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_DEF */</span><span class="preprocessor"></span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="comment">/* Description: Default character. */</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;</div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="comment">/* Bits 7..0 : Default character. */</span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af60f4962f53b189e5f0a4278c4cbb63c"> 6291</a></span>&#160;<span class="preprocessor">#define SPIS_DEF_DEF_Pos (0UL) </span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a886bbfe481b50e72301d1aee49d854bc"> 6292</a></span>&#160;<span class="preprocessor">#define SPIS_DEF_DEF_Msk (0xFFUL &lt;&lt; SPIS_DEF_DEF_Pos) </span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_ORC */</span><span class="preprocessor"></span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="comment">/* Description: Over-read character. */</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;</div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="comment">/* Bits 7..0 : Over-read character. */</span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae0a715088d1853ea39945bd2af0f923c"> 6298</a></span>&#160;<span class="preprocessor">#define SPIS_ORC_ORC_Pos (0UL) </span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab675cc489665144dddf915b60622672c"> 6299</a></span>&#160;<span class="preprocessor">#define SPIS_ORC_ORC_Msk (0xFFUL &lt;&lt; SPIS_ORC_ORC_Pos) </span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: SPIS_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;</div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af301dab7392731570c2e78b04250a183"> 6305</a></span>&#160;<span class="preprocessor">#define SPIS_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a2c2fac0a0369b32176f0a582fddc32"> 6306</a></span>&#160;<span class="preprocessor">#define SPIS_POWER_POWER_Msk (0x1UL &lt;&lt; SPIS_POWER_POWER_Pos) </span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa23e730f17a2c243f29667cc18b3a189"> 6307</a></span>&#160;<span class="preprocessor">#define SPIS_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae3d805f90372a770494bf642f26c158d"> 6308</a></span>&#160;<span class="preprocessor">#define SPIS_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: TEMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="comment">/* Description: Temperature Sensor. */</span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;</div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="comment">/* Register: TEMP_INTENSET */</span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;</div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="comment">/* Bit 0 : Enable interrupt on DATARDY event. */</span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aadb45c5405fcfed6dfa0ba2b74c0f6c2"> 6318</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Pos (0UL) </span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acff24e707a8a6e9bb8d2a013ad0104de"> 6319</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Msk (0x1UL &lt;&lt; TEMP_INTENSET_DATARDY_Pos) </span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a39644776026d1eafd56bbbe49c431ba7"> 6320</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Disabled (0UL) </span></div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77e0c9114074041c74178a67c3f61ad2"> 6321</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Enabled (1UL) </span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2a5298600f0ef14de9ba4d1375c592a0"> 6322</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Set (1UL) </span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;</div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="comment">/* Bit 0 : Disable interrupt on DATARDY event. */</span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aefc15107ffcfa07300c4d0ae278318d1"> 6328</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Pos (0UL) </span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6c4768164fc8dffa15217b7a4768632f"> 6329</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Msk (0x1UL &lt;&lt; TEMP_INTENCLR_DATARDY_Pos) </span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6de477065c8fe9ae62cc973f8c43db5e"> 6330</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Disabled (0UL) </span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a12d39e1733b7bd6a0d10d57b34fc186c"> 6331</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Enabled (1UL) </span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4759991b842282b152c06ef4586e68e9"> 6332</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Clear (1UL) </span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TEMP_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;</div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a70b20a2021887c86870d37ab562bc85c"> 6338</a></span>&#160;<span class="preprocessor">#define TEMP_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a68153531b4d7f65362b0537a2d6ba95d"> 6339</a></span>&#160;<span class="preprocessor">#define TEMP_POWER_POWER_Msk (0x1UL &lt;&lt; TEMP_POWER_POWER_Pos) </span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e42d2f429c92cc5c88ed0715021a4ad"> 6340</a></span>&#160;<span class="preprocessor">#define TEMP_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a39fb058db315b450c1cf8fb578a54f93"> 6341</a></span>&#160;<span class="preprocessor">#define TEMP_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: TIMER */</span><span class="preprocessor"></span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="comment">/* Description: Timer 0. */</span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;</div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="comment">/* Register: TIMER_SHORTS */</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="comment">/* Description: Shortcuts for Timer. */</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;</div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="comment">/* Bit 11 : Shortcut between CC[3] event and the STOP task. */</span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab1f6d05ca497929eaec0d36f02410ffa"> 6351</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Pos (11UL) </span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5a1f7513240b152e13afa03bd2af4444"> 6352</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE3_STOP_Pos) </span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7d26dee26bd5d44a7c357581c85aa54f"> 6353</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Disabled (0UL) </span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a10785601500b9facdb40bfbcf2c2a7e8"> 6354</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Enabled (1UL) </span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 10 : Shortcut between CC[2] event and the STOP task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1635d80f5eb822a163d9db71ccfd8067"> 6357</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Pos (10UL) </span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adfeb27f5ee9195902ae0937f4589b282"> 6358</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE2_STOP_Pos) </span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab16de8b3f1fbded5d2a8e08f6e6ddc71"> 6359</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Disabled (0UL) </span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd4af8073704c71b613f28f41e78814d"> 6360</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Enabled (1UL) </span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Shortcut between CC[1] event and the STOP task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88b38c3cbbde3e2612fb2d0013474086"> 6363</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Pos (9UL) </span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad432ad1d9db58a41776d0eadbef6385d"> 6364</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE1_STOP_Pos) </span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1a46a6a79318aff6b8a95a1e32326179"> 6365</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Disabled (0UL) </span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05e3df8766e9bd3f8043ab27c2d85647"> 6366</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Enabled (1UL) </span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 8 : Shortcut between CC[0] event and the STOP task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3f962e144601bed0db7e1245b88c0441"> 6369</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Pos (8UL) </span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0f8b586362eb27c80970c4fe5d22509"> 6370</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE0_STOP_Pos) </span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a79c615471a635aafaf31139ba6d3af01"> 6371</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Disabled (0UL) </span></div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab253b3746aaa32ee7841b51a2ba9f3e1"> 6372</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Enabled (1UL) </span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Shortcut between CC[3] event and the CLEAR task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1075d4648ee16f3bf27e9233046d7eef"> 6375</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL) </span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac6252633590fefd68f907b50f0510d97"> 6376</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE3_CLEAR_Pos) </span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab8a4f069d49c9964c1da785e6f139468"> 6377</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL) </span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a40cdd07afab824a07f5dd23049f089df"> 6378</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL) </span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Shortcut between CC[2] event and the CLEAR task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c117d07684c9d3c5b13bc524d774aa7"> 6381</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL) </span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05e63ef71bcc3fb72e1ad3435917095f"> 6382</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE2_CLEAR_Pos) </span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a21584a16925abbce238a716e7d3a57b3"> 6383</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL) </span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a446d2d357951711fc404d198667cac2c"> 6384</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL) </span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Shortcut between CC[1] event and the CLEAR task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c24bb80dc1c9122e857974e91908d2f"> 6387</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL) </span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af2f7efd37e04656c43c769f0d7e727ef"> 6388</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE1_CLEAR_Pos) </span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a809f127f59ce9991687484a2223d1773"> 6389</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL) </span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e319e4bc3ef7db87b2a786c1e55423a"> 6390</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL) </span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between CC[0] event and the CLEAR task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac72ce40bc439037f091b7f9174b14dd4"> 6393</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL) </span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aef0cb2f9602dbd64ecf3aedbc57a715f"> 6394</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE0_CLEAR_Pos) </span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a67383059702b8f315d8cbffed2490a21"> 6395</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL) </span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a764c639631b65a8a026fa83a3f927da3"> 6396</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL) </span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;</div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="comment">/* Bit 19 : Enable interrupt on COMPARE[3] */</span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d0fdd31d9e9bb311bb9985df3440a8f"> 6402</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afc370672c4bc89a5d549da127663cc0b"> 6403</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE3_Pos) </span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3ae101b26680f37ec803737f6fd5153"> 6404</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6983d249856fd524bc437433e6e39885"> 6405</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae09bd86f192a5c1abfa9373db23168a1"> 6406</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Set (1UL) </span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Enable interrupt on COMPARE[2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6fde887c372dcc3cf906e587e1f70e37"> 6409</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acecc19b2fb33ad6828f6f627df457d39"> 6410</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE2_Pos) </span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0d78e3f848d72862acbb3dea97bb2d17"> 6411</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a844c1b4f19cc1ab9ed75c236c49ca49a"> 6412</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f082a7c5f2380b2108177cc033a8372"> 6413</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Set (1UL) </span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Enable interrupt on COMPARE[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a97d6b0ad19a398674ce3af0ba27ad369"> 6416</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad74fc5af31730308d172c34e884057f0"> 6417</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE1_Pos) </span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa12e3925acfb0765eef08dc39ff76859"> 6418</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6cc7f1daf4d18e5f6943e5c11edb5308"> 6419</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9cabe10b830134059665a77e220ed34e"> 6420</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Set (1UL) </span></div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Enable interrupt on COMPARE[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acd2e71b0f7a9a5fb658403ef7781fc69"> 6423</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac1f6cd49260b1ad602bd3e03c995e130"> 6424</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE0_Pos) </span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af40a3ea171a848d945ca1101e271e862"> 6425</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a380d59f8d9f2d5d055f3ebe079a129ba"> 6426</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1efefe9867ab8c8143bb8685d7fc8641"> 6427</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Set (1UL) </span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;</div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="comment">/* Bit 19 : Disable interrupt on COMPARE[3] */</span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a531217cce2758c8476e2e8dca13e85f6"> 6433</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Pos (19UL) </span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e639361d7b8157b11dd0c2b15090b81"> 6434</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE3_Pos) </span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13dbc381ae1f303f85b970997b1677fa"> 6435</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Disabled (0UL) </span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e519f63463d9272d98c7d9acc06919a"> 6436</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Enabled (1UL) </span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab176b1c73c030acab0bcccf50e50c32b"> 6437</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Clear (1UL) </span></div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 18 : Disable interrupt on COMPARE[2] */</span><span class="preprocessor"></span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9e2d8704ad68a3a3ad9b728db619628b"> 6440</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Pos (18UL) </span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0c825e14f8d40613ce8a08bd6a187659"> 6441</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE2_Pos) </span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acf8a158eded903b2cbf242c372bfaf04"> 6442</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Disabled (0UL) </span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a38f65c6c1553a7bdace7e65353c2338a"> 6443</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Enabled (1UL) </span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad3b7fe9eacb7c264572db4157d2288dc"> 6444</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Clear (1UL) </span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 17 : Disable interrupt on COMPARE[1] */</span><span class="preprocessor"></span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad9920e789a678735c39a9b0764539536"> 6447</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Pos (17UL) </span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acc18473ba425b9313c21877be1ddf4a6"> 6448</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE1_Pos) </span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90a5e2b7978dfd43f3ec3d4de649471b"> 6449</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Disabled (0UL) </span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a64a7d7ea3db1c64a3aeed1455bbacec1"> 6450</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Enabled (1UL) </span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb9cb5f0268fc855dfd8ac9f0e91c748"> 6451</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Clear (1UL) </span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 16 : Disable interrupt on COMPARE[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a88f77b7104c267467b8a91c74dc8aad0"> 6454</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Pos (16UL) </span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a254c357db8da25fd80e908f5eeb7113a"> 6455</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE0_Pos) </span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f9f91004f42d5860ba9a1ce1eefe564"> 6456</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Disabled (0UL) </span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a507b6cced44503b01e998f8564b5ca3a"> 6457</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Enabled (1UL) </span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2894c3ef08646351665161ea516d79e1"> 6458</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Clear (1UL) </span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="comment">/* Description: Timer Mode selection. */</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;</div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="comment">/* Bit 0 : Select Normal or Counter mode. */</span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d9a198be0a8af284eb9a32dd9d930bb"> 6464</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Pos (0UL) </span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1419c031e13556a28dba9a89e71d93fd"> 6465</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Msk (0x1UL &lt;&lt; TIMER_MODE_MODE_Pos) </span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a58c51719a9b59e0b01c7bdc36c5bdd9d"> 6466</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Timer (0UL) </span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae29ece9aaa02c56387a88acf74433903"> 6467</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Counter (1UL) </span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_BITMODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="comment">/* Description: Sets timer behaviour. */</span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;</div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="comment">/* Bits 1..0 : Sets timer behaviour ro be like the implementation of a timer with width as indicated. */</span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90c5808529d46f627839e2a24be7842c"> 6473</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_Pos (0UL) </span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8bfd156ace4d249c6c4e952bc1efab51"> 6474</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_Msk (0x3UL &lt;&lt; TIMER_BITMODE_BITMODE_Pos) </span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad96e22c8e816aa267ab024f68d2183cc"> 6475</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_16Bit (0x00UL) </span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac4595dc1005731bc2efec90775fbbec2"> 6476</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_08Bit (0x01UL) </span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5516754f2f54c35fbfc4ea7210cc5d06"> 6477</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_24Bit (0x02UL) </span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0c4a29afee1a6c1abe368e97bcb3a193"> 6478</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_32Bit (0x03UL) </span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_PRESCALER */</span><span class="preprocessor"></span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="comment">/* Description: 4-bit prescaler to source clock frequency (max value 9). Source clock frequency is divided by 2^SCALE. */</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;</div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="comment">/* Bits 3..0 : Timer PRESCALER value. Max value is 9. */</span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad14c988d8627d5f2214c167c8435ee59"> 6484</a></span>&#160;<span class="preprocessor">#define TIMER_PRESCALER_PRESCALER_Pos (0UL) </span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b388a1d3d59fd558c828a5f3fa7a2fe"> 6485</a></span>&#160;<span class="preprocessor">#define TIMER_PRESCALER_PRESCALER_Msk (0xFUL &lt;&lt; TIMER_PRESCALER_PRESCALER_Pos) </span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TIMER_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;</div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a52f9a7ee6f0c77835b94f2206efa0a55"> 6491</a></span>&#160;<span class="preprocessor">#define TIMER_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a190bf44bef1248672ec3695c55b6e03c"> 6492</a></span>&#160;<span class="preprocessor">#define TIMER_POWER_POWER_Msk (0x1UL &lt;&lt; TIMER_POWER_POWER_Pos) </span></div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0c39479a16aca7b911b8b384ec92893d"> 6493</a></span>&#160;<span class="preprocessor">#define TIMER_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7f58874859b533030ef71c40af9c9042"> 6494</a></span>&#160;<span class="preprocessor">#define TIMER_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: TWI */</span><span class="preprocessor"></span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="comment">/* Description: Two-wire interface master 0. */</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;</div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="comment">/* Register: TWI_SHORTS */</span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="comment">/* Description: Shortcuts for TWI. */</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;</div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="comment">/* Bit 1 : Shortcut between BB event and the STOP task. */</span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a872b3389b682ba2b5fb31f92c73c9432"> 6504</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_STOP_Pos (1UL) </span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a94fdf06ba9ef0849ef0db2c33227b6c0"> 6505</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_STOP_Msk (0x1UL &lt;&lt; TWI_SHORTS_BB_STOP_Pos) </span></div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca1b3535e1067a13268d1f0bde6c8805"> 6506</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_STOP_Disabled (0UL) </span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5fe5bc9697236dc5ecdae5c13c598e29"> 6507</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_STOP_Enabled (1UL) </span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Shortcut between BB event and the SUSPEND task. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d9ffccd89df73dc691dc3df764b0389"> 6510</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_SUSPEND_Pos (0UL) </span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a31550edc2e41c142ed8a8513ac245a63"> 6511</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_SUSPEND_Msk (0x1UL &lt;&lt; TWI_SHORTS_BB_SUSPEND_Pos) </span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7599fb9259a396badccda0bd13ae48bf"> 6512</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_SUSPEND_Disabled (0UL) </span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a03b8ec93787c07d3f0efe6977b66ca6a"> 6513</a></span>&#160;<span class="preprocessor">#define TWI_SHORTS_BB_SUSPEND_Enabled (1UL) </span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_INTENSET */</span><span class="preprocessor"></span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;</div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="comment">/* Bit 18 : Enable interrupt on SUSPENDED event. */</span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ddaff256c40788119de100bec814a29"> 6519</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_SUSPENDED_Pos (18UL) </span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a75eb44334087d22663056cd576ee46af"> 6520</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_SUSPENDED_Msk (0x1UL &lt;&lt; TWI_INTENSET_SUSPENDED_Pos) </span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a03ab8c752f234aa16b26f41fbc73193e"> 6521</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_SUSPENDED_Disabled (0UL) </span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2aa7952a58e674f243b74112727a45f9"> 6522</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_SUSPENDED_Enabled (1UL) </span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abfdb225e91bb62b9e2a0fa418ea62c82"> 6523</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_SUSPENDED_Set (1UL) </span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Enable interrupt on BB event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea938b73ff929a97019e8b3d200e5043"> 6526</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_BB_Pos (14UL) </span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abea9bfd025c1544810710552bd84fc00"> 6527</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_BB_Msk (0x1UL &lt;&lt; TWI_INTENSET_BB_Pos) </span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a16fcbc927f1d016c4e6e82828e058385"> 6528</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_BB_Disabled (0UL) </span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a11d62be8aef3e1153545f22a03fc201b"> 6529</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_BB_Enabled (1UL) </span></div><div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a923ad330d3a1955da5a91e37d47b7c6f"> 6530</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_BB_Set (1UL) </span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable interrupt on ERROR event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a84c82a0c794b674321042ce8364a9de1"> 6533</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_ERROR_Pos (9UL) </span></div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afb86ce86ed34563d39a9bb5ebfef0771"> 6534</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_ERROR_Msk (0x1UL &lt;&lt; TWI_INTENSET_ERROR_Pos) </span></div><div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8ed17f4f91c47706a0b4d9aec80d8a3a"> 6535</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7fc8068311ba102f2e8b856dfd2b1cad"> 6536</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae08dfd0811f93c09a841e1aa7a50a9a8"> 6537</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_ERROR_Set (1UL) </span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable interrupt on TXDSENT event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e3921626e318d4f94168019e0490eb4"> 6540</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_TXDSENT_Pos (7UL) </span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a249269bc1b96c107b31736980508ef81"> 6541</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_TXDSENT_Msk (0x1UL &lt;&lt; TWI_INTENSET_TXDSENT_Pos) </span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a109c66df1ec981a961cb3d358576d839"> 6542</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_TXDSENT_Disabled (0UL) </span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a08ea8df10887191cbd6c7d2840ea5503"> 6543</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_TXDSENT_Enabled (1UL) </span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0f3a8ba83468e0147f22a74ad7c14ebc"> 6544</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_TXDSENT_Set (1UL) </span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable interrupt on READY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2f7aff2f180a57921c8ed07f444903d6"> 6547</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_RXDREADY_Pos (2UL) </span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac5a1499db45d35c8960845c028e84a0a"> 6548</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_RXDREADY_Msk (0x1UL &lt;&lt; TWI_INTENSET_RXDREADY_Pos) </span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abde59e4a5cf08c7cef964e18c1b02ed8"> 6549</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_RXDREADY_Disabled (0UL) </span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af181c778e89e373b9024eb3742b71c5f"> 6550</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_RXDREADY_Enabled (1UL) </span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa92515229ca562b0d382d4ef5141e9bc"> 6551</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_RXDREADY_Set (1UL) </span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on STOPPED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa0cd1687129c5731dd2a9b36b5a2f382"> 6554</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a92bf524a6e70f9048bd30c2fab0b7c83"> 6555</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; TWI_INTENSET_STOPPED_Pos) </span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac30f28ac34366c26f2c7c72fa6755c02"> 6556</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af51f16cfd326d45a65e292e0f11e9d4e"> 6557</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae77502d9a0d9d92319777ba93cc9eaf4"> 6558</a></span>&#160;<span class="preprocessor">#define TWI_INTENSET_STOPPED_Set (1UL) </span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;</div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="comment">/* Bit 18 : Disable interrupt on SUSPENDED event. */</span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aac175a3d6d7def54c0e684b5e4e55304"> 6564</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_SUSPENDED_Pos (18UL) </span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0641b370ef08cf781d383c7cddd19142"> 6565</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_SUSPENDED_Msk (0x1UL &lt;&lt; TWI_INTENCLR_SUSPENDED_Pos) </span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48cad72124b0c8dc063a4151570fe487"> 6566</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_SUSPENDED_Disabled (0UL) </span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aba74d697c173f55adccdddb581ea40d3"> 6567</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_SUSPENDED_Enabled (1UL) </span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5b7f9c8395e0433c3817fc7e7d47b8a9"> 6568</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_SUSPENDED_Clear (1UL) </span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 14 : Disable interrupt on BB event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a672984dca9db669aec82d32ccd46d923"> 6571</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_BB_Pos (14UL) </span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8b583c941810aeced0326eeb6aa8a462"> 6572</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_BB_Msk (0x1UL &lt;&lt; TWI_INTENCLR_BB_Pos) </span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a34185efdb60addc0215351c3aae62382"> 6573</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_BB_Disabled (0UL) </span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6e14b0380106fa66f6fb971344aa7f7"> 6574</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_BB_Enabled (1UL) </span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7e959dc2cd99b3a3ae04cbd2b2aa7bf8"> 6575</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_BB_Clear (1UL) </span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Disable interrupt on ERROR event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a707bd415d0ebf520ef32b6682910b141"> 6578</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_ERROR_Pos (9UL) </span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6beef24e70c8daf86106ddfb0a2bbcc7"> 6579</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; TWI_INTENCLR_ERROR_Pos) </span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a35bbe9c133ecc7684eef8a2ad26cacc7"> 6580</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a098b65de2338fccaddb9df8f26b84cf5"> 6581</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aba9d8123f1950e3a3a438593dd98e7b9"> 6582</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_ERROR_Clear (1UL) </span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Disable interrupt on TXDSENT event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae535f3cebf535cd17ba62b5714f80800"> 6585</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_TXDSENT_Pos (7UL) </span></div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1928710a1722cfb994fad51fef63d7b1"> 6586</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_TXDSENT_Msk (0x1UL &lt;&lt; TWI_INTENCLR_TXDSENT_Pos) </span></div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a70f6eef8aa5623913d6f94a8f37e8ff3"> 6587</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_TXDSENT_Disabled (0UL) </span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d85fefbc1b817e65029fa8890f80755"> 6588</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_TXDSENT_Enabled (1UL) </span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7b486e9bb84054a97a63127e34f9b7a4"> 6589</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_TXDSENT_Clear (1UL) </span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Disable interrupt on RXDREADY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2354b3164ce070ab4bf4d001e671c417"> 6592</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_RXDREADY_Pos (2UL) </span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ade32e8cb64e70f40322dc5d59f00511e"> 6593</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_RXDREADY_Msk (0x1UL &lt;&lt; TWI_INTENCLR_RXDREADY_Pos) </span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a815ebfc04224df65204e68c965c0e8e1"> 6594</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_RXDREADY_Disabled (0UL) </span></div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6f7a5ed925a71295d5c4e25772b8db70"> 6595</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_RXDREADY_Enabled (1UL) </span></div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a41b0e80391f5c77a8f02fd38f7699041"> 6596</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_RXDREADY_Clear (1UL) </span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on STOPPED event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a50a28ea20f0e740e5b45175e840b68f6"> 6599</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_STOPPED_Pos (1UL) </span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2adcc6acfd7c3c4826bd14ffeeb27f08"> 6600</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; TWI_INTENCLR_STOPPED_Pos) </span></div><div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab7f3fa70fe675a50b1842df22a3d758d"> 6601</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_STOPPED_Disabled (0UL) </span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af6d4bd3a54ccc7b8d9306712c1ad1bc2"> 6602</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_STOPPED_Enabled (1UL) </span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5e660bc43afbc8e7397672f99f1e0c16"> 6603</a></span>&#160;<span class="preprocessor">#define TWI_INTENCLR_STOPPED_Clear (1UL) </span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_ERRORSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="comment">/* Description: Two-wire error source. Write error field to 1 to clear error. */</span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;</div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="comment">/* Bit 2 : NACK received after sending a data byte. */</span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2d179175a460e9e5bea0e89bd89a1c3f"> 6609</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_DNACK_Pos (2UL) </span></div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4e89b963d500ac3a35fa081e22ffed72"> 6610</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_DNACK_Msk (0x1UL &lt;&lt; TWI_ERRORSRC_DNACK_Pos) </span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8eecccb196db6a5fd0a967ed7f4a0364"> 6611</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_DNACK_NotPresent (0UL) </span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1e63737194d72e0e7b1ceff5ea181eb1"> 6612</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_DNACK_Present (1UL) </span></div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd63313820abb1f82cb85620339db7cf"> 6613</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_DNACK_Clear (1UL) </span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : NACK received after sending the address. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af3995b95a20cec6be11c998c0549092e"> 6616</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_ANACK_Pos (1UL) </span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a94a854378be98b2ef34523322d57f6a2"> 6617</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_ANACK_Msk (0x1UL &lt;&lt; TWI_ERRORSRC_ANACK_Pos) </span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a767c407dfbfbf722f35558fdd06bf12a"> 6618</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_ANACK_NotPresent (0UL) </span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a81532afb41cae0a9c4416d7caf5b6f00"> 6619</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_ANACK_Present (1UL) </span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aae073604f7968e16e8937ec16c8700e9"> 6620</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_ANACK_Clear (1UL) </span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Byte received in RXD register before read of the last received byte (data loss). */</span><span class="preprocessor"></span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6359be551ff060e3dded6e5abe9c1cb2"> 6623</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_OVERRUN_Pos (0UL) </span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adee9032f6841bb3e39ba64cc3628fd5d"> 6624</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_OVERRUN_Msk (0x1UL &lt;&lt; TWI_ERRORSRC_OVERRUN_Pos) </span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5223aba6ab1b6fa5118a166047239d4f"> 6625</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_OVERRUN_NotPresent (0UL) </span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90203b5caf0b3e15c14f53fc7fe5fa9d"> 6626</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_OVERRUN_Present (1UL) </span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af68d52c17ad071c8d6b767b7de86779f"> 6627</a></span>&#160;<span class="preprocessor">#define TWI_ERRORSRC_OVERRUN_Clear (1UL) </span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="comment">/* Description: Enable two-wire master. */</span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;</div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="comment">/* Bits 2..0 : Enable or disable W2M */</span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0f00a0f1f0a1a6c5f8ded0fb410ddc5"> 6633</a></span>&#160;<span class="preprocessor">#define TWI_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acbde074db7510920ae02028c730f973d"> 6634</a></span>&#160;<span class="preprocessor">#define TWI_ENABLE_ENABLE_Msk (0x7UL &lt;&lt; TWI_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6e7c426e99c2c0986babf91b0ec9e530"> 6635</a></span>&#160;<span class="preprocessor">#define TWI_ENABLE_ENABLE_Disabled (0x00UL) </span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a68a6667e4f076f0d587f6e8623814ddd"> 6636</a></span>&#160;<span class="preprocessor">#define TWI_ENABLE_ENABLE_Enabled (0x05UL) </span></div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_RXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="comment">/* Description: RX data register. */</span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;</div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="comment">/* Bits 7..0 : RX data from last transfer. */</span></div><div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6fd911e5a37471f28264c82db9136b56"> 6642</a></span>&#160;<span class="preprocessor">#define TWI_RXD_RXD_Pos (0UL) </span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0bb08831e4c3d2850ed288aaf264fc11"> 6643</a></span>&#160;<span class="preprocessor">#define TWI_RXD_RXD_Msk (0xFFUL &lt;&lt; TWI_RXD_RXD_Pos) </span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_TXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="comment">/* Description: TX data register. */</span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;</div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="comment">/* Bits 7..0 : TX data for next transfer. */</span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d99b223c93ed016f0611aff92849cb0"> 6649</a></span>&#160;<span class="preprocessor">#define TWI_TXD_TXD_Pos (0UL) </span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a576ed919c3ce169bf0febb5309bb7bc1"> 6650</a></span>&#160;<span class="preprocessor">#define TWI_TXD_TXD_Msk (0xFFUL &lt;&lt; TWI_TXD_TXD_Pos) </span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_FREQUENCY */</span><span class="preprocessor"></span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="comment">/* Description: Two-wire frequency. */</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;</div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="comment">/* Bits 31..0 : Two-wire master clock frequency. */</span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a68878fc44ce959a571bd31811ee8ba7f"> 6656</a></span>&#160;<span class="preprocessor">#define TWI_FREQUENCY_FREQUENCY_Pos (0UL) </span></div><div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a08f32dc12733b1b9b7a5dcbbe7b75b9d"> 6657</a></span>&#160;<span class="preprocessor">#define TWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL &lt;&lt; TWI_FREQUENCY_FREQUENCY_Pos) </span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73c6182a9a9a6bbba8b6f36ad6001e84"> 6658</a></span>&#160;<span class="preprocessor">#define TWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL) </span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a635ab901bd513bb1e082aa113352cfe9"> 6659</a></span>&#160;<span class="preprocessor">#define TWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) </span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9d717e576c9d0e247bcb630da0bd26c"> 6660</a></span>&#160;<span class="preprocessor">#define TWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL) </span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_ADDRESS */</span><span class="preprocessor"></span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="comment">/* Description: Address used in the two-wire transfer. */</span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;</div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="comment">/* Bits 6..0 : Two-wire address. */</span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a97000fa2956e5309e13b8e6f4876399d"> 6666</a></span>&#160;<span class="preprocessor">#define TWI_ADDRESS_ADDRESS_Pos (0UL) </span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6086a6d2c37d9091e4e29cd8118af2a"> 6667</a></span>&#160;<span class="preprocessor">#define TWI_ADDRESS_ADDRESS_Msk (0x7FUL &lt;&lt; TWI_ADDRESS_ADDRESS_Pos) </span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: TWI_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;</div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5c9901a0f5f331971230729c9d5d3b33"> 6673</a></span>&#160;<span class="preprocessor">#define TWI_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a15272a5eb556ed31424542b7caa4cc52"> 6674</a></span>&#160;<span class="preprocessor">#define TWI_POWER_POWER_Msk (0x1UL &lt;&lt; TWI_POWER_POWER_Pos) </span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac5cfd4dbea4520a4c0aabaa3df49683c"> 6675</a></span>&#160;<span class="preprocessor">#define TWI_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad68a30ab24d2748bf91a9576de618744"> 6676</a></span>&#160;<span class="preprocessor">#define TWI_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: UART */</span><span class="preprocessor"></span></div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="comment">/* Description: Universal Asynchronous Receiver/Transmitter. */</span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;</div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="comment">/* Register: UART_INTENSET */</span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;</div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="comment">/* Bit 17 : Enable interrupt on RXTO event. */</span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a103ead18ee13a5f783d843bcecc3e63d"> 6686</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXTO_Pos (17UL) </span></div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4afbbf30411b4fc3a2ebd933a7a7c027"> 6687</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXTO_Msk (0x1UL &lt;&lt; UART_INTENSET_RXTO_Pos) </span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a94777cfd340ecbf46ab2a7cbe74b1ca1"> 6688</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXTO_Disabled (0UL) </span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56ea8550da7c0fc34bb2e4350f41fad9"> 6689</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXTO_Enabled (1UL) </span></div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa10eeef638fb697fd1663668ad471c4b"> 6690</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXTO_Set (1UL) </span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Enable interrupt on ERROR event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaf45bdcc4ad7912fe11ddccbf3ce63f8"> 6693</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_ERROR_Pos (9UL) </span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a82b57b1682f79c97cafb48e8ea3efee6"> 6694</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_ERROR_Msk (0x1UL &lt;&lt; UART_INTENSET_ERROR_Pos) </span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a06917ede33820304df6bb289aa650913"> 6695</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aec752d9e5b4c1daa5e973418dbf20355"> 6696</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abbaf5abc4ed472f60b47d68e07fe2528"> 6697</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_ERROR_Set (1UL) </span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Enable interrupt on TXRDY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a18c91c730219dd245f5922af3586c580"> 6700</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_TXDRDY_Pos (7UL) </span></div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a77cea9e7744881bc1705f4f2da300292"> 6701</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_TXDRDY_Msk (0x1UL &lt;&lt; UART_INTENSET_TXDRDY_Pos) </span></div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af08211efa3c68aee1f835fde266cc030"> 6702</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_TXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa615b617cbc7b28d1db1d9ee8f94b945"> 6703</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_TXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a32da30250dc61e27d66ba3926afdcade"> 6704</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_TXDRDY_Set (1UL) </span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable interrupt on RXRDY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1cf86d46c7200b674e465dcfadeb3eb3"> 6707</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXDRDY_Pos (2UL) </span></div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae683daf1452d739388de70efcef87bc2"> 6708</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXDRDY_Msk (0x1UL &lt;&lt; UART_INTENSET_RXDRDY_Pos) </span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0271865ca81beed7e354fc24e6070a59"> 6709</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8c616d05103c2c40e52ff2652e81c75a"> 6710</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0f5f88ad6878729512d978f37eb400f2"> 6711</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_RXDRDY_Set (1UL) </span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable interrupt on NCTS event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a72025ee41024450c1bff722d5c618310"> 6714</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_NCTS_Pos (1UL) </span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af84522911f1c4ebb90b218859e2d0ecc"> 6715</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_NCTS_Msk (0x1UL &lt;&lt; UART_INTENSET_NCTS_Pos) </span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0a7ea596ad9c7c66ae5bbc4ada22d083"> 6716</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_NCTS_Disabled (0UL) </span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d6d591de5a1323e9fcde777700f1b7d"> 6717</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_NCTS_Enabled (1UL) </span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aecc4b11807400f9e15bcd6f0c356ceae"> 6718</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_NCTS_Set (1UL) </span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable interrupt on CTS event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a880bcc54bcb7f37cb75ff432cba0cb1f"> 6721</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_CTS_Pos (0UL) </span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad6cbe7de769578aeddaf0eda9bac099b"> 6722</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_CTS_Msk (0x1UL &lt;&lt; UART_INTENSET_CTS_Pos) </span></div><div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a67301f0843f4a1863290fc673c5a98be"> 6723</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_CTS_Disabled (0UL) </span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a48e5c5116243625f963209ac5a2c40a9"> 6724</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_CTS_Enabled (1UL) </span></div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a102aef31c0edc67ade28b79e3a6536b5"> 6725</a></span>&#160;<span class="preprocessor">#define UART_INTENSET_CTS_Set (1UL) </span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;</div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<span class="comment">/* Bit 17 : Disable interrupt on RXTO event. */</span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2cb9ba83314da8c2710bf49e29ca5d3c"> 6731</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXTO_Pos (17UL) </span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a491c6beae28c7fb6ef8329d0f333a6b8"> 6732</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXTO_Msk (0x1UL &lt;&lt; UART_INTENCLR_RXTO_Pos) </span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a93c85fef23456541f9d1a1911bda116e"> 6733</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXTO_Disabled (0UL) </span></div><div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a216d98089d649723acceb67c63f3d8c7"> 6734</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXTO_Enabled (1UL) </span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a666139bb1dc5f54ed446296d5cbb6a93"> 6735</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXTO_Clear (1UL) </span></div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 9 : Disable interrupt on ERROR event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad2cc69e42b4995fd5ecacacfa546a4b3"> 6738</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_ERROR_Pos (9UL) </span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4d042e879e1c76551077059820dcb19e"> 6739</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; UART_INTENCLR_ERROR_Pos) </span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#adf9f9656692e8443c1f53ffbc4030b29"> 6740</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_ERROR_Disabled (0UL) </span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa13f874af9e97fc526c87791125e463d"> 6741</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_ERROR_Enabled (1UL) </span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a257e5e3ed1dbaaaf289d280eaacae345"> 6742</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_ERROR_Clear (1UL) </span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 7 : Disable interrupt on TXRDY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b75f4a62c316a47451feb52d2534da5"> 6745</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_TXDRDY_Pos (7UL) </span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3e822e8877ee1b25947bfbb93ad9d962"> 6746</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_TXDRDY_Msk (0x1UL &lt;&lt; UART_INTENCLR_TXDRDY_Pos) </span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abffd70e7862528bf96279eb13749f0cd"> 6747</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_TXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d6c3649b8d0ff74fd2a2f7b1e479a89"> 6748</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_TXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a26337b546a19bed30987ece6af32f64f"> 6749</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_TXDRDY_Clear (1UL) </span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Disable interrupt on RXRDY event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab99b9e708558fdce4b34accfade36455"> 6752</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXDRDY_Pos (2UL) </span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#accc4a87c7b36c96b3b710e07e6bcd254"> 6753</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXDRDY_Msk (0x1UL &lt;&lt; UART_INTENCLR_RXDRDY_Pos) </span></div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4cd59bde601fc5deb7a20402ebe76a16"> 6754</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXDRDY_Disabled (0UL) </span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af5456b84f650fd6ce452eb362254d084"> 6755</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXDRDY_Enabled (1UL) </span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a362b5e2b4edc2c93217f67e37fd21e21"> 6756</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_RXDRDY_Clear (1UL) </span></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Disable interrupt on NCTS event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aad56aca90134167dd781858286e07d75"> 6759</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_NCTS_Pos (1UL) </span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acb73c77390bbd12cc094a9b2f1ff7e70"> 6760</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_NCTS_Msk (0x1UL &lt;&lt; UART_INTENCLR_NCTS_Pos) </span></div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abcf2cfa612cda1e3cda099b6f0edcc87"> 6761</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_NCTS_Disabled (0UL) </span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9b23ceba8a1c50ee6a286f66a90446f9"> 6762</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_NCTS_Enabled (1UL) </span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8bfaf0488abe21bea6f9144d82ada694"> 6763</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_NCTS_Clear (1UL) </span></div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Disable interrupt on CTS event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9f8e2a8d775de55ab8b85bfed5cd6aed"> 6766</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_CTS_Pos (0UL) </span></div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9c03db6335a4d1cfce84bfe797ffa14b"> 6767</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_CTS_Msk (0x1UL &lt;&lt; UART_INTENCLR_CTS_Pos) </span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd31564a8f8ef8905abf1c95d11320ca"> 6768</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_CTS_Disabled (0UL) </span></div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a14423a011c396064f1225d646af003ed"> 6769</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_CTS_Enabled (1UL) </span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8bc0849b5bd2cd82151be8d7110140b5"> 6770</a></span>&#160;<span class="preprocessor">#define UART_INTENCLR_CTS_Clear (1UL) </span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_ERRORSRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="comment">/* Description: Error source. Write error field to 1 to clear error. */</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;</div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="comment">/* Bit 3 : The serial data input is &#39;0&#39; for longer than the length of a data frame. */</span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad12a4b9c217633c8ed5d61a41406c3c6"> 6776</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_BREAK_Pos (3UL) </span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae93614124deecb5c338e1c25d68a0970"> 6777</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_BREAK_Msk (0x1UL &lt;&lt; UART_ERRORSRC_BREAK_Pos) </span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a03622f45617dc23774482824e702aa96"> 6778</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_BREAK_NotPresent (0UL) </span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9dcfda8181b6fb1e03773110c38dccad"> 6779</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_BREAK_Present (1UL) </span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90d29742f122e5df0bccf5aa96dc1258"> 6780</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_BREAK_Clear (1UL) </span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : A valid stop bit is not detected on the serial data input after all bits in a character have been received. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abcbfab91ed7cdf4511e09b6b07c3b1c7"> 6783</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_FRAMING_Pos (2UL) </span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9025529e1511a0d14eb0e38512fcd3fa"> 6784</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_FRAMING_Msk (0x1UL &lt;&lt; UART_ERRORSRC_FRAMING_Pos) </span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9733e5802998623478b9cf8949ba87bd"> 6785</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_FRAMING_NotPresent (0UL) </span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9d9c495f270de9904ab178fd1fd2c18a"> 6786</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_FRAMING_Present (1UL) </span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a704315dab4812ac6248b934d15b2506a"> 6787</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_FRAMING_Clear (1UL) </span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : A character with bad parity is received. Only checked if HW parity control is enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a28cfc1bdae7d58ebd20d99c9870578fe"> 6790</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_PARITY_Pos (1UL) </span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae71970d03bc4f448def397d354fe8d0b"> 6791</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_PARITY_Msk (0x1UL &lt;&lt; UART_ERRORSRC_PARITY_Pos) </span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a837cb9be2cc0e1cc511579b64ebe5aaa"> 6792</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_PARITY_NotPresent (0UL) </span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad19ce6ef9c7e5c497c2e764a245b7dd1"> 6793</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_PARITY_Present (1UL) </span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a60f986a9a7a0d03afeb5046bd9fca6a9"> 6794</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_PARITY_Clear (1UL) </span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : A start bit is received while the previous data still lies in RXD. (Data loss). */</span><span class="preprocessor"></span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae9e758b1a92b846f76a7f775531eab07"> 6797</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_OVERRUN_Pos (0UL) </span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae4c0b9b7c64cf7a6eda5cd00e1b77bcb"> 6798</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_OVERRUN_Msk (0x1UL &lt;&lt; UART_ERRORSRC_OVERRUN_Pos) </span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a51e32f687ac249376f06080ba90f5d3c"> 6799</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_OVERRUN_NotPresent (0UL) </span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4236e61717e94202f366732c8c02e6bc"> 6800</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_OVERRUN_Present (1UL) </span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae446acc6812289c536fcfb84bf7a6dc5"> 6801</a></span>&#160;<span class="preprocessor">#define UART_ERRORSRC_OVERRUN_Clear (1UL) </span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="comment">/* Description: Enable UART and acquire IOs. */</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;</div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="comment">/* Bits 2..0 : Enable or disable UART and acquire IOs. */</span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a21f656ddd6c94fa3cbc5149da6f3a6d2"> 6807</a></span>&#160;<span class="preprocessor">#define UART_ENABLE_ENABLE_Pos (0UL) </span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a566d50939eb531ec5a4cf7fd9efdae42"> 6808</a></span>&#160;<span class="preprocessor">#define UART_ENABLE_ENABLE_Msk (0x7UL &lt;&lt; UART_ENABLE_ENABLE_Pos) </span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6af097af8e7021103e70f86c65a92f31"> 6809</a></span>&#160;<span class="preprocessor">#define UART_ENABLE_ENABLE_Disabled (0x00UL) </span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1253fe4c5b5c2e2cc8281b575da40506"> 6810</a></span>&#160;<span class="preprocessor">#define UART_ENABLE_ENABLE_Enabled (0x04UL) </span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_RXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="comment">/* Description: RXD register. On read action the buffer pointer is displaced. Once read the character is consumed. If read when no character available, the UART will stop working. */</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;</div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="comment">/* Bits 7..0 : RX data from previous transfer. Double buffered. */</span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab6d5fffce990f1cffda8ad69ff42c631"> 6816</a></span>&#160;<span class="preprocessor">#define UART_RXD_RXD_Pos (0UL) </span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aed16598e58f4009ae1fc94b5d973cc9a"> 6817</a></span>&#160;<span class="preprocessor">#define UART_RXD_RXD_Msk (0xFFUL &lt;&lt; UART_RXD_RXD_Pos) </span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_TXD */</span><span class="preprocessor"></span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="comment">/* Description: TXD register. */</span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;</div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="comment">/* Bits 7..0 : TX data for transfer. */</span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a393b52ebda4595273a52e5167a714de3"> 6823</a></span>&#160;<span class="preprocessor">#define UART_TXD_TXD_Pos (0UL) </span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aca093fa52a20b87e38e81243a4e4721d"> 6824</a></span>&#160;<span class="preprocessor">#define UART_TXD_TXD_Msk (0xFFUL &lt;&lt; UART_TXD_TXD_Pos) </span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_BAUDRATE */</span><span class="preprocessor"></span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="comment">/* Description: UART Baudrate. */</span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;</div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="comment">/* Bits 31..0 : UART baudrate. */</span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a30ea30f68e8289e68fcbc3039101286c"> 6830</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Pos (0UL) </span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7d788cb4f29fc880820f55a26576c972"> 6831</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL &lt;&lt; UART_BAUDRATE_BAUDRATE_Pos) </span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8f6a448a3b51982425c10e1bff54f66d"> 6832</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) </span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac84e00fbee93f6fba42567331b15d2d1"> 6833</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) </span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6a43c3d74a24e20bfc76cd0b90a8c71f"> 6834</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) </span></div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a29b67106532a513546e9538fdf120eb4"> 6835</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) </span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae767431bec6b2d00fefd585581dd2c06"> 6836</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL) </span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a37758418c4aa082d0e354bb0465575b9"> 6837</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) </span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a52849a202fd081b471a44c4a8ac7fe53"> 6838</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL) </span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a90c49e90e7b8e248f26fdfdf9811ac30"> 6839</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL) </span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2028dd6628e0ab02b503a4e3b1b417a1"> 6840</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL) </span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a923ecd9b8a2b57d805f202439bc7d284"> 6841</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) </span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac70de1143e004033708e4943d52eaf6e"> 6842</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL) </span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0e8173b6d54534312bb0ceb7d5214e2b"> 6843</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL) </span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab93434a351944a072434d4ede2be3e8f"> 6844</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) </span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd6942d4086ca5446511b3f7d8dc579f"> 6845</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL) </span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aee5a2c97390072d5c3970c7ea583c8e6"> 6846</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL) </span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a261658e3ca87bdf2f8315584c668eeb8"> 6847</a></span>&#160;<span class="preprocessor">#define UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) </span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="comment">/* Description: Configuration of parity and hardware flow control register. */</span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;</div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="comment">/* Bits 3..1 : Include parity bit. */</span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#add37421d191e1da7ef3af49c46fe7533"> 6853</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_PARITY_Pos (1UL) </span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a344502322d0cefde7e71874091f5fb18"> 6854</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_PARITY_Msk (0x7UL &lt;&lt; UART_CONFIG_PARITY_Pos) </span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad9c780f5e2217e7c63226456cf21be7a"> 6855</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_PARITY_Excluded (0UL) </span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6b7c2b6a88725c776c00b4caa989e96c"> 6856</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_PARITY_Included (7UL) </span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Hardware flow control. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a47c8436c78fd3b404599023f065f7399"> 6859</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_HWFC_Pos (0UL) </span></div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4c4c62463f445195f1b8fd685c2db459"> 6860</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_HWFC_Msk (0x1UL &lt;&lt; UART_CONFIG_HWFC_Pos) </span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1b5ac8e5e198426ed59f52389d4fa2a4"> 6861</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_HWFC_Disabled (0UL) </span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa1abea047424fd9fcd4982d365943fd"> 6862</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_HWFC_Enabled (1UL) </span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UART_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;</div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aaa683dbdc5624d10fc2b7f7e439005b6"> 6868</a></span>&#160;<span class="preprocessor">#define UART_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05a1e93e98a8bf6721f487bb2513cae1"> 6869</a></span>&#160;<span class="preprocessor">#define UART_POWER_POWER_Msk (0x1UL &lt;&lt; UART_POWER_POWER_Pos) </span></div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af9581f577fd3ab1c9d8cda12c05c1939"> 6870</a></span>&#160;<span class="preprocessor">#define UART_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a768c917853d2732342fa46671c650627"> 6871</a></span>&#160;<span class="preprocessor">#define UART_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: UICR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="comment">/* Description: User Information Configuration. */</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;</div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="comment">/* Register: UICR_RBPCONF */</span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="comment">/* Description: Readback protection configuration. */</span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;</div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="comment">/* Bits 15..8 : Readback protect all code in the device. */</span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acf09788db8ed6479b9dcf9661b6834e1"> 6881</a></span>&#160;<span class="preprocessor">#define UICR_RBPCONF_PALL_Pos (8UL) </span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a56dbd9b34aba1539db57825035d34d0e"> 6882</a></span>&#160;<span class="preprocessor">#define UICR_RBPCONF_PALL_Msk (0xFFUL &lt;&lt; UICR_RBPCONF_PALL_Pos) </span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae6ac6ea02ca79b94e907dce08f897d79"> 6883</a></span>&#160;<span class="preprocessor">#define UICR_RBPCONF_PALL_Enabled (0x00UL) </span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1ed4a9613a4fd838cf6f92dbcee301de"> 6884</a></span>&#160;<span class="preprocessor">#define UICR_RBPCONF_PALL_Disabled (0xFFUL) </span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits 7..0 : Readback protect region 0. Will be ignored if pre-programmed factory code is present on the chip. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad1c71e38d6f64692de4c4404b2b0658b"> 6887</a></span>&#160;<span class="preprocessor">#define UICR_RBPCONF_PR0_Pos (0UL) </span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a572489d5057227319ad8ae6f8a727027"> 6888</a></span>&#160;<span class="preprocessor">#define UICR_RBPCONF_PR0_Msk (0xFFUL &lt;&lt; UICR_RBPCONF_PR0_Pos) </span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3c2cacc9c2fefb530a0ff874e8fedc06"> 6889</a></span>&#160;<span class="preprocessor">#define UICR_RBPCONF_PR0_Enabled (0x00UL) </span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a744101f934fe1804fae6a3dd5e3e794e"> 6890</a></span>&#160;<span class="preprocessor">#define UICR_RBPCONF_PR0_Disabled (0xFFUL) </span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UICR_XTALFREQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="comment">/* Description: Reset value for CLOCK XTALFREQ register. */</span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;</div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="comment">/* Bits 7..0 : Reset value for CLOCK XTALFREQ register. */</span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7a68bf49f08e1c1fa800da772d3f1f96"> 6896</a></span>&#160;<span class="preprocessor">#define UICR_XTALFREQ_XTALFREQ_Pos (0UL) </span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae4300939a053a3c7b4f3e0240cc82b8d"> 6897</a></span>&#160;<span class="preprocessor">#define UICR_XTALFREQ_XTALFREQ_Msk (0xFFUL &lt;&lt; UICR_XTALFREQ_XTALFREQ_Pos) </span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#affdba9775c5962065c6632fdda05358f"> 6898</a></span>&#160;<span class="preprocessor">#define UICR_XTALFREQ_XTALFREQ_32MHz (0x00UL) </span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4e49ae0ee7a115e1106a058fe9c67d47"> 6899</a></span>&#160;<span class="preprocessor">#define UICR_XTALFREQ_XTALFREQ_16MHz (0xFFUL) </span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: UICR_FWID */</span><span class="preprocessor"></span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="comment">/* Description: Firmware ID. */</span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;</div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="comment">/* Bits 15..0 : Identification number for the firmware loaded into the chip. */</span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad22eb7dea58e1595afd493395ad0e0d2"> 6905</a></span>&#160;<span class="preprocessor">#define UICR_FWID_FWID_Pos (0UL) </span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#abd4a580d89d896196d6d1af5fb2faeeb"> 6906</a></span>&#160;<span class="preprocessor">#define UICR_FWID_FWID_Msk (0xFFFFUL &lt;&lt; UICR_FWID_FWID_Pos) </span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor"></span><span class="comment">/* Peripheral: WDT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="comment">/* Description: Watchdog Timer. */</span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;</div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="comment">/* Register: WDT_INTENSET */</span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="comment">/* Description: Interrupt enable set register. */</span></div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;</div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="comment">/* Bit 0 : Enable interrupt on TIMEOUT event. */</span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0faa9c78323ce93f02b2c3ceacb2073e"> 6916</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Pos (0UL) </span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af750a2f41ce5669353dd15051ed663e2"> 6917</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Msk (0x1UL &lt;&lt; WDT_INTENSET_TIMEOUT_Pos) </span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a74edb09c0c0c0e48976b2a74c2a84283"> 6918</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Disabled (0UL) </span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad9649d2a2806c62ad07eeaca788e8747"> 6919</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Enabled (1UL) </span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0753631a6342e547cd78d4fd7df5aee3"> 6920</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Set (1UL) </span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_INTENCLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="comment">/* Description: Interrupt enable clear register. */</span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;</div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="comment">/* Bit 0 : Disable interrupt on TIMEOUT event. */</span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a57000189d6a9b38452845d3ed70befac"> 6926</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Pos (0UL) </span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#acea9559d13ac9ba3bf046730c66af414"> 6927</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Msk (0x1UL &lt;&lt; WDT_INTENCLR_TIMEOUT_Pos) </span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac4b0d1400fdfdac9f63639c9dd865931"> 6928</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Disabled (0UL) </span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aae6242d3fc4716340c20e1448b2c2f17"> 6929</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Enabled (1UL) </span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a001a7c9ea74b64806f193ada33bd2f00"> 6930</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Clear (1UL) </span></div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_RUNSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="comment">/* Description: Watchdog running status. */</span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;</div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="comment">/* Bit 0 : Watchdog running status. */</span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa5e613f001fd769b1def199103ba5faa"> 6936</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_Pos (0UL) </span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afa0512d83f9f7226dbe6064c301ce730"> 6937</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL &lt;&lt; WDT_RUNSTATUS_RUNSTATUS_Pos) </span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1babde999d10093c9566d03223540055"> 6938</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL) </span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a80e4930c3cac51a00d9a04426aa9e3a6"> 6939</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_Running (1UL) </span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_REQSTATUS */</span><span class="preprocessor"></span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="comment">/* Description: Request status. */</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;</div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="comment">/* Bit 7 : Request status for RR[7]. */</span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4f955b7dff667623945eddfa277c79d1"> 6945</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_Pos (7UL) </span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad0cc7fddc4738f1a0cd1c89f74445e39"> 6946</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR7_Pos) </span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a651e7b3acaaf3d6addcafc7dc35b4452"> 6947</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1f76192bfe54073fceb55283632fb836"> 6948</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Request status for RR[6]. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ac6ac3afa08bfd9c482467178028765c0"> 6951</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_Pos (6UL) </span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#afa727722e3b74c986951b68e1d07b971"> 6952</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR6_Pos) </span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a8d9031100a340b56c91f0962186910f0"> 6953</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae8048af68222bd6730221de486815985"> 6954</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Request status for RR[5]. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0c3e9c0b28af5a8f78fa59f6623dacc3"> 6957</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_Pos (5UL) </span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a9ca4605fbd044f0eb228e4bcc1364791"> 6958</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR5_Pos) </span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aea7065644da132f63bab95c986d22781"> 6959</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2e009408b5c11ad6e84b411f98930bd2"> 6960</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Request status for RR[4]. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a53247a437d97f14260897f3b80b94128"> 6963</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_Pos (4UL) </span></div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a352ed19e46d0973912a3de97df81ec6e"> 6964</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR4_Pos) </span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad168388ddbfd218cd4a38166df417a38"> 6965</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad8e86f6ad00a6af796b458c9fe76eb19"> 6966</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Request status for RR[3]. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7525472b3ee07db88aa8f12fb5a260d6"> 6969</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_Pos (3UL) </span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa761ed553d56f295cba4cb639c30b95c"> 6970</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR3_Pos) </span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a19ff755fb769178b2a5766499b68da4a"> 6971</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a05ad04430c0da9d781bc86027e89efd9"> 6972</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Request status for RR[2]. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a141dc7a3f99df5391e1453daf040f87c"> 6975</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_Pos (2UL) </span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a64e6c97d11309ca9d1b9ddab2e6e2b64"> 6976</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR2_Pos) </span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5896101a9ba142aa02066ad165bfcb70"> 6977</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a5d20faba19b27ad6b7cbb151bfc9a034"> 6978</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Request status for RR[1]. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab2ce7d2d312d7d24506422d8e235ab29"> 6981</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_Pos (1UL) </span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aefded0fc98d44c066c677a204a9932c2"> 6982</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR1_Pos) </span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1e69de45c96450b64fde6722881c7a6c"> 6983</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3fafe61b129c462640737feed70d587d"> 6984</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Request status for RR[0]. */</span><span class="preprocessor"></span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae53820cb58835ab5353c45f66adb89c1"> 6987</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_Pos (0UL) </span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab311e57afce0edda9b88e351b3039ffa"> 6988</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR0_Pos) </span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af930e05740616ebc08864d42062fcec1"> 6989</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_DisabledOrRequested (0UL) </span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3daeea6af4767d541a7d02dac5887986"> 6990</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL) </span></div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_RREN */</span><span class="preprocessor"></span></div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="comment">/* Description: Reload request enable. */</span></div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;</div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="comment">/* Bit 7 : Enable or disable RR[7] register. */</span></div><div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad975063f90022e4b113c5f5ad6a88b4e"> 6996</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Pos (7UL) </span></div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73dc09468920d79ae460d1a2c25e714e"> 6997</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Msk (0x1UL &lt;&lt; WDT_RREN_RR7_Pos) </span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a62aec8be84111bd37ac7c277592c5276"> 6998</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Disabled (0UL) </span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ad6464a7ca1641243708cbc62d46e4d13"> 6999</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Enabled (1UL) </span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 6 : Enable or disable RR[6] register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a1e27e831491ca87ed2cad2192fc35f66"> 7002</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Pos (6UL) </span></div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6ff35058e2fc1f137b0e30bd3d5d6e69"> 7003</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Msk (0x1UL &lt;&lt; WDT_RREN_RR6_Pos) </span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae7ab6b6c1bcb9e65c5144acc4525e292"> 7004</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Disabled (0UL) </span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa7a704f21021280f27d4c15589246ace"> 7005</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Enabled (1UL) </span></div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 5 : Enable or disable RR[5] register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a27184b94c9afad562e23bbca11cad5b3"> 7008</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Pos (5UL) </span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a2811c7dca7ca6577d89b2d7de1925077"> 7009</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Msk (0x1UL &lt;&lt; WDT_RREN_RR5_Pos) </span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a73b9cf6b19e192f346e6d4f329edcc48"> 7010</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Disabled (0UL) </span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae53d817530b25b44eb416705d66acd71"> 7011</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Enabled (1UL) </span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 4 : Enable or disable RR[4] register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4dfaad325e66adb1f161f79abc51bb41"> 7014</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Pos (4UL) </span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a16f7d3bec13345e19ad1ff6094832e30"> 7015</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Msk (0x1UL &lt;&lt; WDT_RREN_RR4_Pos) </span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a16f0871ffda6bd9c512b7d98725667cd"> 7016</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Disabled (0UL) </span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4eb3c2b3a7db4a73c270a6a59226eee5"> 7017</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Enabled (1UL) </span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 3 : Enable or disable RR[3] register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a53a77e33703547f036d9f76edba0ee77"> 7020</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Pos (3UL) </span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a22dac4f2c6fada49d0d3b3530f97f403"> 7021</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Msk (0x1UL &lt;&lt; WDT_RREN_RR3_Pos) </span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a01ebc92a7d34f6d80c68c203e725a97d"> 7022</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Disabled (0UL) </span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab903cf0a1f5727bd86e6d9c156c06db5"> 7023</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Enabled (1UL) </span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 2 : Enable or disable RR[2] register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7d2ca5437a83ea0ea78d63e4b8398b39"> 7026</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Pos (2UL) </span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ab32a51b2b578873b0841965f40d566b6"> 7027</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Msk (0x1UL &lt;&lt; WDT_RREN_RR2_Pos) </span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6389b37dc52c33bb01e29e3efc6d2b1e"> 7028</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Disabled (0UL) </span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a97ce7b6fb66dda226ba02790fa3811c8"> 7029</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Enabled (1UL) </span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 1 : Enable or disable RR[1] register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a7aa13a28f9db4445c36463c909cfe7e0"> 7032</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Pos (1UL) </span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a3112b5bf31b478f83970849ede9f5a0f"> 7033</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Msk (0x1UL &lt;&lt; WDT_RREN_RR1_Pos) </span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a07c4a53f1e5416d73bc72dcf5e40b0b4"> 7034</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Disabled (0UL) </span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a613e9966845010ee5809f908b60b7167"> 7035</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Enabled (1UL) </span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Enable or disable RR[0] register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a851d826d41516b0a85c505ecabcfc060"> 7038</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Pos (0UL) </span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a6d2e7a8999fc34c4d6b774599ce5a0de"> 7039</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Msk (0x1UL &lt;&lt; WDT_RREN_RR0_Pos) </span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a705c270841442bb5507cef8e57a72d49"> 7040</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Disabled (0UL) </span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a4b8708dd5ca64bdb9f3f64eb599b22fd"> 7041</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Enabled (1UL) </span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_CONFIG */</span><span class="preprocessor"></span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="comment">/* Description: Configuration register. */</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;</div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="comment">/* Bit 3 : Configure the watchdog to pause or not while the CPU is halted by the debugger. */</span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a513cc6e8ed6523e20bbdb16bb5ea0232"> 7047</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Pos (3UL) </span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae61ac68a2ce8a3ea0a45eb9d9bf5f3a7"> 7048</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Msk (0x1UL &lt;&lt; WDT_CONFIG_HALT_Pos) </span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#aa6511572612fc4719ea2b72e1e072c38"> 7049</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Pause (0UL) </span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a0fc64ba4a5ad803f111580a0029ca019"> 7050</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Run (1UL) </span></div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit 0 : Configure the watchdog to pause or not while the CPU is sleeping. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a871484c480a2e35e1fba9621608e0313"> 7053</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Pos (0UL) </span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#af162879aecb3d6b12fb2e0f5ad8bcd13"> 7054</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Msk (0x1UL &lt;&lt; WDT_CONFIG_SLEEP_Pos) </span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a64c54b53568b31044073c4b57d95dcf4"> 7055</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Pause (0UL) </span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a28c9677fe02002dc7e277599c809537c"> 7056</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Run (1UL) </span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_RR */</span><span class="preprocessor"></span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="comment">/* Description: Reload requests registers. */</span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;</div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="comment">/* Bits 31..0 : Reload register. */</span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a555abfc4080a89b61ca320f0d1837f50"> 7062</a></span>&#160;<span class="preprocessor">#define WDT_RR_RR_Pos (0UL) </span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a13823becbfeba5c6c60a8a69745b134b"> 7063</a></span>&#160;<span class="preprocessor">#define WDT_RR_RR_Msk (0xFFFFFFFFUL &lt;&lt; WDT_RR_RR_Pos) </span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a76063ed945fc5b4d908f1dc8b9bf5415"> 7064</a></span>&#160;<span class="preprocessor">#define WDT_RR_RR_Reload (0x6E524635UL) </span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor"></span><span class="comment">/* Register: WDT_POWER */</span><span class="preprocessor"></span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="comment">/* Description: Peripheral power control. */</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;</div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. */</span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a82ed4b5d76801508b811abdcad9db9a9"> 7070</a></span>&#160;<span class="preprocessor">#define WDT_POWER_POWER_Pos (0UL) </span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a144f9df4fde70d8e2745f30a55e5b3bb"> 7071</a></span>&#160;<span class="preprocessor">#define WDT_POWER_POWER_Msk (0x1UL &lt;&lt; WDT_POWER_POWER_Pos) </span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#ae184f8128269d9bab1567df774b9caed"> 7072</a></span>&#160;<span class="preprocessor">#define WDT_POWER_POWER_Disabled (0UL) </span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="nrf51__bitfields_8h.html#a46af495e77eccdf2c487efdf86d723f0"> 7073</a></span>&#160;<span class="preprocessor">#define WDT_POWER_POWER_Enabled (1UL) </span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;}</div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;</div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="comment">/*lint --flb &quot;Leave library region&quot; */</span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* NRF51_BITS_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:01 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
