{C:/Users/Likith/Desktop/MyVerilog/maven lab3/decoder_3_8/rtl/decoder_3_8.v} {1 {vlog -work work -stats=none {C:/Users/Likith/Desktop/MyVerilog/maven lab3/decoder_3_8/rtl/decoder_3_8.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module decoder_3_8

Top level modules:
	decoder_3_8

} {} {}} {C:/Users/Likith/Desktop/MyVerilog/maven lab3/decoder_3_8/tb/decoder_3_8_tb.v} {1 {vlog -work work -stats=none {C:/Users/Likith/Desktop/MyVerilog/maven lab3/decoder_3_8/tb/decoder_3_8_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module decoder_3_8_tb

Top level modules:
	decoder_3_8_tb

} {} {}}
