---
title: 'Tools, Simulators & Benchmarks of Computer Architecture Research'
password: www
abstract: 'Welcome to my blog, enter password to read.'
message: 'Welcome to my blog, enter password to read.'
date: 2022-06-21 15:29:56
tags:
categories:
---

## Simulators

- SimpleScalar Simulator - [Wisconsin](http://www.cs.wisc.edu/~mscalar/simplescalar.html) and [LLC](http://www.simplescalar.com/)
- [GEMS](http://www.cs.wisc.edu/gems/) - General Execution-driven Multiprocessor Simulator (GEMS), based on Simics
- [SimOS](http://simos.stanford.edu/) - full system simulator
- [Simics](http://www.simics.com/) - full system simulator
- [Bochs](http://bochs.sourceforge.net/) - Open-source IA-32 Full System Emulator Project
- [ATL CSIM](http://www.atl.lmco.com/proj/csim/) - General purpose high level computer architecture simulator, C-based with graphics
- [ML-RSIM](http://www.cs.utah.edu/~lambert/mlrsim) - Detailed execution-driven simulator running a Unix-compatible operating system
- [Dinero IV](http://www.cs.wisc.edu/~markhill/DineroIV/) - trace-driven uniprocessor cache simulator
- [WARTS](http://www.cs.wisc.edu/~warts/) - Wisconsin Architectural Research Tool Set
  - [WWT2](http://www.cs.wisc.edu/~wwt/wwt2/) - Wisconsin Wind Tunnel II - multiprocessor simulator
  - [EEL](http://www.cs.wisc.edu/~warts/eel.html) - an Executable Editing Library
  - [QPT2](http://www.cs.wisc.edu/~warts/qpt.html) - a program profiling and tracing tool
- [RSIM](http://www-ece.rice.edu/~rsim/dist.html) - Rice Simulator for ILP Multiprocessors
- [SIMCA](http://www-mount.ee.umn.edu/~lilja/SIMCA/index.html) - the SImulator for Multithreaded Computer Architecture
- [SimplePower](http://www.cse.psu.edu/~mdl/SimplePower.html) - execution-driven datapath energy estimation tool based on SimpleScalar
- [AMD's x86-64 simulator](http://www.x86-64.org/)
- [LDA-Simulator](http://www.zib.de/schintke/ldasim/index.en.html)
- [ABSS](http://arithmetic.stanford.edu/~lemon/abss.html) - SPARC multiprocessor simulator
- [HASE](http://www.icsa.inf.ed.ac.uk/research/groups/hase/) - a Hierarchical computer Architecture design and Simulation Environment developed at the University of Edinburgh to support both research (e.g. performance evaluation of computing systems) and teaching (e.g the visualisation of activities taking place inside computers as they execute programs). Several simulation models are available to download for use in teaching.
- [Shade](http://www.cs.washington.edu/research/compiler/papers.d/shade.html) - instruction-set simulator and custom trace generator [new site](http://www.sun.com/microelectronics/shade/)
- [MINT](http://www.cs.rochester.edu/u/veenstra/) - (MIPS INTerpreter) is a fast program-driven simulator for multiprocessor systems
- [Augmint](http://iacoma.cs.uiuc.edu/augmint.html) - multiprocessor tracing-simulation tool, based on MINT
- [PRIMA cache simulator](http://www.dsi.unimo.it/staff/st36/imagelab/prima.html) - for studying prefetching and cache performance in multimedia and image-based applications
- [SMPCache - Simulator for Cache MemorySystems on Symmetric Multiprocessors](http://arco.unex.es/smpcache) - SMPCache provides an educational tool for examining cache design issues for symmetric multiprocessor. It is a portable software package that runs on PC systems with Windows. It is available at no cost for noncommercial use.
- [WinMIPS64 - a MIPS 64-bit pipeline simulator](http://www.computing.dcu.ie/~mike/winmips64.html) - A MIPS-64 simulator, replacement for WinDLX
- [TurboSMARTSim](http://www.ece.cmu.edu/~simflex) - Fast and accurate timing simulation through rigorous statistical sampling and live-points
- [Flexus 2.0 (simflex)](http://www.ece.cmu.edu/~simflex) - Component-based full-system multiprocessor in-order/out-of-order simulation infrastructure; extends Simics; 2.0 release enhances speed, adds directory-based coherence components
  - [Flexus-VFI](http://www.ece.cmu.edu/~enyac/software/index.html) - a version of the Flexus CMPFlex.OoO chip-multiprocesor simulator. It extends CMPFlex.OoO to model voltage/frequency island based systems in which cores and cache banks can all be run at varying frequencies. It also adds dynamic and static power modeling, thermal modeling, and dynamic voltage/frequency scaling.
- [SimCore](http://www.yuba.is.uec.ac.jp/~kis/SimCore/) - SimCore is a project name to provide computer architecture core tools including processorsimulators. (We have developed SimCore/Alpha Functional Simulator for research and education activities. Its design policy is to keep the source code readable (enjoyable and easy to read ) and simple. SimCore/Alpha Functional Simulator is an Alpha-AXP processor functional simulator written in C++.)
- [SID](http://sources.redhat.com/sid/) - Red Hat's SID framework for building computer system simulations
- [LSE](http://bardd.ee.byu.edu/Software/LSE) - A high-level processor modeling system supporting component reuse and a library of predefined flexible model components. Models are automatically compiled into executable simulators.
- [IATO (IA64 Toolkit)](http://www.irisa.fr/caps/projects/ArchiCompil/iato) - IATO, the IAOO Toolkit is a flexible environment that permits to analyze, emulate or simulate the IA64 Instruction Set Architecture (ISA) binary executables. IATO is a flexible and portable framework that is built around a set of C++ libraries and clients. The fundamental clients are the IA64 emulator+and simulators. Other clients provides supports for program analysis and statistical computation.
- [NePSim](http://www.cs.ucr.edu/~yluo/nepsim) - A Network Processor Simulator with Power Evaluation Framework. NePSim is the first open source integrated infrastructure for analyzing and optimizing NP design and power dissipation at architecture-level. NePSim contains a cycle-accurate simulator for a typical NP architecture (Intel's IXP1200), an automatic verification framework for testing and validation, and a power estimation model for measuring the power consumption of the simulated NP. NePSim achieves satisfactory accuracy in both performance and power modeling.
- 


## Tools

- ATC - Address trace compressor
- T&D-Bench - framework for design space exploration (DSE) of embedded processors
- Archer - A community cyberinfrastructure for computer architecture research and education
- PathScale/Open64/ORC Interactive Compilation Interface (ICI)
- GCC Interactive Compilation Interface (ICI)
- MARS - MIPS Assembler and Runtime Simulator
- CMP-SIM - A chip multiprocessor (CMP) simulation environment
- MSCSim - a memory hierarchy simulator
- BASS 1.0 - a Benchmarking suite for evaluating Architectural Security Systems
- Mercury - A Temperature Emulation Suite for Server Systems
- BitRaker Toolbox - ARM/Thumb Binary Instrumentation Tool (ATOM-like), and an ARM/Thumb Performance Analysis Tool and Memory Checking Tool (free for academic use as well as a free year license to industry use.)
- TCgen - Automatic generator of high-performance trace (de-)compressors for user-defined trace formats
- SHARPE - Symbolic Hierarchical Automated Reliability and Performance Evaluator
- EPIC Explorer - VLIW architecture exploration framework
- Pin Dynamic Instrumentation Tool 2.0 - An ATOM-like tool for Linux which performs dynamic instrumentation. Platforms suported include IA32, EM64T, Xscale, and Itanium.
- WaveScalar Development Toolkit - Alpha to WaveScalar binary translator, WaveCache architecture simulator, cross-compiler tools
- Quantify - Commercial performance tuning tool.
- Vampir - Vampir (Visualization and Analysis tool for MPI Resources) is a tool to analyze the runtime behaviour of MPI programs.
- pfmon - The pfmon tool is a simple monitoring tool which can be used to collect simple counts or samples from unmodified binaries or an entire system.
- RAVEN - Random assembly code generator for processor verification
- HotLeakage - simulatessub-threshold and gate leakage as a function of runtime temperature and operating voltage
- HotSpot thermal model - simulates temperature in conjunction with architecture power/performance simulators
- OProfile - System-wide performance monitoring tool for Linux
- SimPoint - Automatically determining which part(s) of a program to simulate for accurate and representative simulations
- MRRL - for use with sampled simulation; automatically and rigorously determines the minimum fast-forward portion that requires cache simulation to defeat cold-start bias
- RaVi - A educational tool for visualization of computer architecture
- MOB - A Memory Organization Benchmark, can be used to probe memory system properties
- ARCHTEST - a commercial multiprocessor verification tool, free for academic uses
- Valgrind - an open-source memory debugger and cache/memory profiler for x86-GNU/Linux
- ALTO - Link-time Code Optimization tool
- DAISY - IBM's software for dynamic binary translation research
- CACTI - Cache Access and Cycle Time Information
- Compaq (Digital) Continuous Profiling Infrastructure (DCPI)
- Intel's VTune Performance Analyzer
- LaTTe: A Fast, Open-Source Java Virtual Machine and Just-in-Time Compiler
- CGEN- Red Hat's Cpu tools GENerator
- NETCARE - NETwork-computer for Computer Architecture Research and Education (joint project: Purdue University, Northwestern University, and University of Wisconsin at Madison)
- SBC Traces: SPEC CPU2000 Address Traces - SBC Trace Compression and SPEC CPU2000 traces
- PinPoints - PinPoints toolkit combines PIN (dynamic+instrumentation) with SimPoint for an automatic generation of representative simulation points.
- ATMI - Microprocessor temperature model
- VariaSim - CAD tool for studying impact of process variability on circuits
- Sim-SODA - A Framework for Analyzing Microarchitecture Soft-error Vulnerability

## Compilers

- Open Research Compiler for the Itanium Processor Family
- IBM Research Jikes Java Compiler & Runtime Project
- SUIF Compiler
- MachSUIF compiler
- IMPACT - public release version of the compiler and simulator
- Trimaran - EPIC research compiler and simulator
- \- a COmpiler INfraStructure project
- \- machine learning based research compiler

## Reference

- 张乾龙, 侯锐, 杨思博, 赵博彦, 张立新. [体系结构模拟器在处理器设计过程中的作用](https://crad.ict.ac.cn/CN/10.7544/issn1000-1239.2019.20190044)[J]. 计算机研究与发展, 2019, 56(12): 2702-2719.
- https://pages.cs.wisc.edu/~arch/www/tools.html
