[general]
   block=vlib/design/base_reg
;

[rtl]:
   design:
      top=base_reg
   file:
      rtl/base_reg.v
;
