#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ce28c0 .scope module, "top" "top" 2 33;
 .timescale 0 0;
v0x1d198f0_0 .net "clk", 0 0, v0x1d19870_0; 1 drivers
S_0x1d19780 .scope module, "CLK" "clkGen" 2 35, 2 17, S_0x1ce28c0;
 .timescale 0 0;
v0x1d19290_0 .var *"_s0", 0 0; Local signal
v0x1d19870_0 .var "out", 0 0;
S_0x1cd31a0 .scope module, "CPU" "cpu" 2 36, 3 30, S_0x1ce28c0;
 .timescale 0 0;
P_0x1c86448 .param/str "IM_DATA" 3 34, "examples_binary/example_addlwswsltbeq.txt";
P_0x1c86470 .param/l "NMEM" 3 33, +C4<010100>;
L_0x1d1fb30 .functor XNOR 1, L_0x1d1f420, C4<1>, C4<0>, C4<0>;
v0x1d15650_0 .net *"_s0", 32 0, L_0x1d19970; 1 drivers
v0x1d156d0_0 .net *"_s150", 0 0, C4<1>; 1 drivers
v0x1d15770_0 .net *"_s152", 0 0, L_0x1d1fb30; 1 drivers
v0x1d15810_0 .net *"_s23", 3 0, L_0x1d1a560; 1 drivers
v0x1d158c0_0 .net *"_s25", 25 0, L_0x1d1a6f0; 1 drivers
v0x1d15960_0 .net *"_s26", 1 0, C4<00>; 1 drivers
v0x1d15a40_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d15ae0_0 .net *"_s31", 0 0, L_0x1d1a990; 1 drivers
v0x1d15b80_0 .net *"_s32", 15 0, L_0x1d1aa30; 1 drivers
v0x1d15c20_0 .net *"_s35", 15 0, L_0x1d1ac30; 1 drivers
v0x1d15cc0_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x1d15d60_0 .net *"_s53", 29 0, L_0x1d1b550; 1 drivers
v0x1d15e00_0 .net *"_s54", 1 0, C4<00>; 1 drivers
v0x1d15ea0_0 .net *"_s6", 32 0, L_0x1d19af0; 1 drivers
v0x1d15fc0_0 .net "aluctl", 3 0, v0x1d0f780_0; 1 drivers
v0x1d16040_0 .net "aluop", 1 0, v0x1d117c0_0; 1 drivers
v0x1d15f20_0 .net "aluop_s3", 1 0, L_0x1d1c0a0; 1 drivers
v0x1d16150_0 .net "alurslt", 31 0, v0x1d0f2e0_0; 1 drivers
v0x1d16270_0 .net "alurslt_s4", 31 0, L_0x1d1d090; 1 drivers
v0x1d162f0_0 .net "alurslt_s5", 31 0, v0x1d0a340_0; 1 drivers
v0x1d161d0_0 .net "alusrc", 0 0, v0x1d11880_0; 1 drivers
v0x1d16450_0 .net "alusrc_data2", 31 0, L_0x1d1cff0; 1 drivers
v0x1d163a0_0 .net "alusrc_s3", 0 0, L_0x1d1c2c0; 1 drivers
v0x1d16590_0 .net "baddr_s2", 31 0, L_0x1d1b6f0; 1 drivers
v0x1d164d0_0 .net "baddr_s3", 31 0, v0x1d10c50_0; 1 drivers
v0x1d16730_0 .net "baddr_s4", 31 0, v0x1d0c290_0; 1 drivers
v0x1d16610_0 .net "branch_eq_s2", 0 0, v0x1d11920_0; 1 drivers
v0x1d16890_0 .net "branch_eq_s3", 0 0, L_0x1d1c460; 1 drivers
v0x1d167b0_0 .net "branch_eq_s4", 0 0, L_0x1d1f290; 1 drivers
v0x1d16a00_0 .net "branch_ne_s2", 0 0, v0x1d119c0_0; 1 drivers
v0x1d16910_0 .net "branch_ne_s3", 0 0, L_0x1d1c780; 1 drivers
v0x1d16b80_0 .net "branch_ne_s4", 0 0, L_0x1d1f0a0; 1 drivers
v0x1d16a80_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d16b00_0 .var "clock_counter", 5 0;
v0x1d16d20_0 .net "data1", 31 0, v0x1d13a90_0; 1 drivers
v0x1d16da0_0 .net "data1_s3", 31 0, L_0x1d1b280; 1 drivers
v0x1d16c00_0 .net "data2", 31 0, v0x1d13b50_0; 1 drivers
v0x1d16c80_0 .net "data2_s3", 31 0, L_0x1d1b3c0; 1 drivers
v0x1d16f60_0 .net "data2_s4", 31 0, v0x1d0d150_0; 1 drivers
v0x1d16fe0_0 .var "flush_s1", 0 0;
v0x1d16e70_0 .var "flush_s2", 0 0;
v0x1d10ea0_0 .var "flush_s3", 0 0;
v0x1d17060_0 .var "forward_a", 1 0;
v0x1d170e0_0 .var "forward_b", 1 0;
v0x1d17430_0 .net "funct", 5 0, L_0x1d1ceb0; 1 drivers
v0x1d174b0_0 .var "fw_data1_s3", 31 0;
v0x1d172c0_0 .var "fw_data2_s3", 31 0;
v0x1d17370_0 .net "imm", 15 0, L_0x1d1a420; 1 drivers
v0x1d176c0_0 .net "inst", 31 0, L_0x1d14dc0; 1 drivers
v0x1d17740_0 .net "inst_s2", 31 0, v0x1d14a40_0; 1 drivers
v0x1d17530_0 .net "jaddr_s2", 31 0, L_0x1d1a8a0; 1 drivers
v0x1d175e0_0 .net "jaddr_s3", 31 0, v0x1d101f0_0; 1 drivers
v0x1d17970_0 .net "jaddr_s4", 31 0, v0x1d0b940_0; 1 drivers
v0x1d179f0_0 .net "jump_s2", 0 0, v0x1d11a70_0; 1 drivers
v0x1d177c0_0 .net "jump_s3", 0 0, v0x1d10650_0; 1 drivers
v0x1d17890_0 .net "jump_s4", 0 0, v0x1d0bdf0_0; 1 drivers
v0x1d17c40_0 .net "memread", 0 0, v0x1d11b20_0; 1 drivers
v0x1d17cc0_0 .net "memread_s3", 0 0, L_0x1d1bfb0; 1 drivers
v0x1d17a70_0 .net "memread_s4", 0 0, L_0x1d1cd20; 1 drivers
v0x1d17b20_0 .net "memtoreg", 0 0, v0x1d11be0_0; 1 drivers
v0x1d17f30_0 .net "memtoreg_s3", 0 0, L_0x1d1c190; 1 drivers
v0x1d17fb0_0 .net "memtoreg_s4", 0 0, L_0x1d1c820; 1 drivers
v0x1d17d40_0 .net "memtoreg_s5", 0 0, L_0x1d1f420; 1 drivers
v0x1d17dc0_0 .net "memwrite", 0 0, v0x1d11c80_0; 1 drivers
v0x1d17e70_0 .net "memwrite_s3", 0 0, L_0x1d1bed0; 1 drivers
v0x1d18240_0 .net "memwrite_s4", 0 0, L_0x1d1cbe0; 1 drivers
v0x1d18030_0 .net "opcode", 5 0, L_0x1d19fe0; 1 drivers
v0x1d180e0_0 .var "pc", 31 0;
v0x1d18190_0 .net "pc4", 31 0, L_0x1d19cc0; 1 drivers
v0x1d184f0_0 .net "pc4_s2", 31 0, v0x1d155a0_0; 1 drivers
v0x1d182c0_0 .net "pc4_s3", 31 0, v0x1d122c0_0; 1 drivers
v0x1d18340_0 .var "pcsrc", 0 0;
v0x1d183c0_0 .net "rd", 4 0, L_0x1d1a380; 1 drivers
v0x1d18440_0 .net "rd_s3", 4 0, L_0x1d1b600; 1 drivers
v0x1d187d0_0 .net "rdata", 31 0, L_0x1d1f650; 1 drivers
v0x1d18850_0 .net "rdata_s5", 31 0, v0x1d0a850_0; 1 drivers
v0x1d18570_0 .net "regdst", 0 0, v0x1d11dc0_0; 1 drivers
v0x1d185f0_0 .net "regdst_s3", 0 0, L_0x1d1b9d0; 1 drivers
v0x1d18670_0 .net "regwrite", 0 0, v0x1d11e60_0; 1 drivers
v0x1d18720_0 .net "regwrite_s3", 0 0, L_0x1d1c3c0; 1 drivers
v0x1d18b60_0 .net "regwrite_s4", 0 0, L_0x1d1cb40; 1 drivers
v0x1d18be0_0 .net "regwrite_s5", 0 0, L_0x1d1f330; 1 drivers
v0x1d188d0_0 .net "rs", 4 0, L_0x1d1a120; 1 drivers
v0x1d189a0_0 .net "rs_s3", 4 0, v0x1d134c0_0; 1 drivers
v0x1d18a20_0 .net "rt", 4 0, L_0x1d1a1c0; 1 drivers
v0x1d18ad0_0 .net "rt_s3", 4 0, L_0x1d1b320; 1 drivers
v0x1d18f20_0 .net "seimm", 31 0, L_0x1d1af60; 1 drivers
v0x1d18fa0_0 .net "seimm_s3", 31 0, v0x1d12b70_0; 1 drivers
v0x1d18c90_0 .net "seimm_sl2", 31 0, L_0x1d1b890; 1 drivers
v0x1d18d10_0 .net "shamt", 4 0, L_0x1d1a4c0; 1 drivers
v0x1d18d90_0 .var "stall_s1_s2", 0 0;
v0x1d12f70_0 .net "wrdata_s5", 31 0, L_0x1d1fe70; 1 drivers
v0x1d19340_0 .net "wrreg", 4 0, L_0x1d1ed90; 1 drivers
v0x1d193f0_0 .net "wrreg_s4", 4 0, v0x1d0ccc0_0; 1 drivers
v0x1d19070_0 .net "wrreg_s5", 4 0, v0x1d09e70_0; 1 drivers
v0x1d19140_0 .net "zero_s3", 0 0, L_0x1d1d240; 1 drivers
v0x1d19210_0 .net "zero_s4", 0 0, v0x1d0daa0_0; 1 drivers
E_0x1cc43a0 .event edge, v0x1d17cc0_0, v0x1d143d0_0, v0x1d18ad0_0, v0x1d13410_0;
E_0x1cca9b0/0 .event edge, v0x1d18b60_0, v0x1d09dc0_0, v0x1d134c0_0, v0x1d14450_0;
E_0x1cca9b0/1 .event edge, v0x1d09e70_0, v0x1d18ad0_0;
E_0x1cca9b0 .event/or E_0x1cca9b0/0, E_0x1cca9b0/1;
E_0x1ccbc40 .event edge, v0x1d0daa0_0, v0x1d167b0_0, v0x1d16b80_0;
E_0x1cccad0 .event edge, v0x1d170e0_0, v0x1d16c80_0;
E_0x1ccdf60 .event edge, v0x1d17060_0, v0x1d16da0_0;
E_0x1cd25f0 .event edge, v0x1d18340_0, v0x1d0bdf0_0;
L_0x1d19970 .concat [ 32 1 0 0], v0x1d180e0_0, C4<0>;
L_0x1d19af0 .arith/sum 33, L_0x1d19970, C4<000000000000000000000000000000100>;
L_0x1d19cc0 .part L_0x1d19af0, 0, 32;
L_0x1d19fe0 .part v0x1d14a40_0, 26, 6;
L_0x1d1a120 .part v0x1d14a40_0, 21, 5;
L_0x1d1a1c0 .part v0x1d14a40_0, 16, 5;
L_0x1d1a380 .part v0x1d14a40_0, 11, 5;
L_0x1d1a420 .part v0x1d14a40_0, 0, 16;
L_0x1d1a4c0 .part v0x1d14a40_0, 6, 5;
L_0x1d1a560 .part v0x1d180e0_0, 28, 4;
L_0x1d1a6f0 .part v0x1d14a40_0, 0, 26;
L_0x1d1a8a0 .concat [ 2 26 4 0], C4<00>, L_0x1d1a6f0, L_0x1d1a560;
L_0x1d1a990 .part v0x1d14a40_0, 15, 1;
LS_0x1d1aa30_0_0 .concat [ 1 1 1 1], L_0x1d1a990, L_0x1d1a990, L_0x1d1a990, L_0x1d1a990;
LS_0x1d1aa30_0_4 .concat [ 1 1 1 1], L_0x1d1a990, L_0x1d1a990, L_0x1d1a990, L_0x1d1a990;
LS_0x1d1aa30_0_8 .concat [ 1 1 1 1], L_0x1d1a990, L_0x1d1a990, L_0x1d1a990, L_0x1d1a990;
LS_0x1d1aa30_0_12 .concat [ 1 1 1 1], L_0x1d1a990, L_0x1d1a990, L_0x1d1a990, L_0x1d1a990;
L_0x1d1aa30 .concat [ 4 4 4 4], LS_0x1d1aa30_0_0, LS_0x1d1aa30_0_4, LS_0x1d1aa30_0_8, LS_0x1d1aa30_0_12;
L_0x1d1ac30 .part v0x1d14a40_0, 0, 16;
L_0x1d1af60 .concat [ 16 16 0 0], L_0x1d1ac30, L_0x1d1aa30;
L_0x1d1b1e0 .concat [ 32 32 0 0], v0x1d13b50_0, v0x1d13a90_0;
L_0x1d1b280 .part v0x1d13080_0, 32, 32;
L_0x1d1b3c0 .part v0x1d13080_0, 0, 32;
L_0x1d1b460 .concat [ 5 5 0 0], L_0x1d1a380, L_0x1d1a1c0;
L_0x1d1b320 .part v0x1d126f0_0, 5, 5;
L_0x1d1b600 .part v0x1d126f0_0, 0, 5;
L_0x1d1b550 .part L_0x1d1af60, 0, 30;
L_0x1d1b890 .concat [ 2 30 0 0], C4<00>, L_0x1d1b550;
L_0x1d1b6f0 .arith/sum 32, v0x1d155a0_0, L_0x1d1b890;
LS_0x1d1bbb0_0_0 .concat [ 1 1 2 1], v0x1d11880_0, v0x1d11e60_0, v0x1d117c0_0, v0x1d11be0_0;
LS_0x1d1bbb0_0_4 .concat [ 1 1 1 0], v0x1d11c80_0, v0x1d11b20_0, v0x1d11dc0_0;
L_0x1d1bbb0 .concat [ 5 3 0 0], LS_0x1d1bbb0_0_0, LS_0x1d1bbb0_0_4;
L_0x1d1b9d0 .part v0x1d115c0_0, 7, 1;
L_0x1d1bfb0 .part v0x1d115c0_0, 6, 1;
L_0x1d1bed0 .part v0x1d115c0_0, 5, 1;
L_0x1d1c190 .part v0x1d115c0_0, 4, 1;
L_0x1d1c0a0 .part v0x1d115c0_0, 2, 2;
L_0x1d1c3c0 .part v0x1d115c0_0, 1, 1;
L_0x1d1c2c0 .part v0x1d115c0_0, 0, 1;
L_0x1d1c570 .concat [ 1 1 0 0], v0x1d119c0_0, v0x1d11920_0;
L_0x1d1c460 .part v0x1d11100_0, 1, 1;
L_0x1d1c780 .part v0x1d11100_0, 0, 1;
L_0x1d1c950 .concat [ 1 1 1 1], L_0x1d1bed0, L_0x1d1bfb0, L_0x1d1c190, L_0x1d1c3c0;
L_0x1d1cb40 .part v0x1d0fd40_0, 3, 1;
L_0x1d1c820 .part v0x1d0fd40_0, 2, 1;
L_0x1d1cd20 .part v0x1d0fd40_0, 1, 1;
L_0x1d1cbe0 .part v0x1d0fd40_0, 0, 1;
L_0x1d1cff0 .functor MUXZ 32, v0x1d172c0_0, v0x1d12b70_0, L_0x1d1c2c0, C4<>;
L_0x1d1ceb0 .part v0x1d12b70_0, 0, 6;
L_0x1d1ee40 .concat [ 32 0 0 0], v0x1d0f2e0_0;
L_0x1d1d090 .part v0x1d0d5e0_0, 0, 32;
L_0x1d1ed90 .functor MUXZ 5, L_0x1d1b320, L_0x1d1b600, L_0x1d1b9d0, C4<>;
L_0x1d1efb0 .concat [ 1 1 0 0], L_0x1d1c780, L_0x1d1c460;
L_0x1d1f290 .part v0x1d0c790_0, 1, 1;
L_0x1d1f0a0 .part v0x1d0c790_0, 0, 1;
L_0x1d1f4c0 .concat [ 1 1 0 0], L_0x1d1c820, L_0x1d1cb40;
L_0x1d1f330 .part v0x1d0b480_0, 1, 1;
L_0x1d1f420 .part v0x1d0b480_0, 0, 1;
L_0x1d1f950 .part L_0x1d1d090, 2, 7;
L_0x1d1fe70 .functor MUXZ 32, v0x1d0a340_0, v0x1d0a850_0, L_0x1d1fb30, C4<>;
S_0x1d15200 .scope module, "regr_pc4_s2" "regr" 3 114, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d152f8 .param/l "N" 4 38, +C4<0100000>;
v0x1d15370_0 .net "clear", 0 0, v0x1d16fe0_0; 1 drivers
v0x1d153f0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d15470_0 .net "hold", 0 0, v0x1d18d90_0; 1 drivers
v0x1d154f0_0 .alias "in", 31 0, v0x1d18190_0;
v0x1d155a0_0 .var "out", 31 0;
S_0x1d14ae0 .scope module, "im1" "im" 3 122, 5 24, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d14bd8 .param/str "IM_DATA" 5 31, "examples_binary/example_addlwswsltbeq.txt";
P_0x1d14c00 .param/l "NMEM" 5 29, +C4<010100>;
L_0x1d14dc0 .functor BUFZ 32, L_0x1d19e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1d14e20_0 .net *"_s0", 31 0, L_0x1d19e00; 1 drivers
v0x1d14f00_0 .net *"_s3", 6 0, L_0x1d19ea0; 1 drivers
v0x1d14fa0_0 .net "addr", 31 0, v0x1d180e0_0; 1 drivers
v0x1d15040_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d150c0_0 .alias "data", 31 0, v0x1d176c0_0;
v0x1d15140 .array "mem", 127 0, 31 0;
L_0x1d19e00 .array/port v0x1d15140, L_0x1d19ea0;
L_0x1d19ea0 .part v0x1d180e0_0, 2, 7;
S_0x1d146a0 .scope module, "regr_im_s2" "regr" 3 123, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d137d8 .param/l "N" 4 38, +C4<0100000>;
v0x1d14800_0 .alias "clear", 0 0, v0x1d15370_0;
v0x1d148c0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d14940_0 .alias "hold", 0 0, v0x1d15470_0;
v0x1d149c0_0 .alias "in", 31 0, v0x1d176c0_0;
v0x1d14a40_0 .var "out", 31 0;
S_0x1d13560 .scope module, "regm1" "regm" 3 152, 6 27, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d13658 .param/l "NMEM" 6 35, +C4<010100>;
P_0x1d13680 .param/str "RM_DATA" 6 37, "rm_data.txt";
v0x1d13a90_0 .var "_data1", 31 0;
v0x1d13b50_0 .var "_data2", 31 0;
v0x1d13bf0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d13c70_0 .alias "data1", 31 0, v0x1d16d20_0;
v0x1d13d20_0 .alias "data2", 31 0, v0x1d16c00_0;
v0x1d13dc0 .array "mem", 31 0, 31 0;
v0x1d14350_0 .alias "read1", 4 0, v0x1d188d0_0;
v0x1d143d0_0 .alias "read2", 4 0, v0x1d18a20_0;
v0x1d14450_0 .alias "regwrite", 0 0, v0x1d18be0_0;
v0x1d144f0_0 .alias "wrdata", 31 0, v0x1d12f70_0;
v0x1d145f0_0 .alias "wrreg", 4 0, v0x1d19070_0;
E_0x1d137a0/0 .event edge, v0x1d143d0_0, v0x1d09e70_0, v0x1d14450_0, v0x1d144f0_0;
v0x1d13dc0_0 .array/port v0x1d13dc0, 0;
v0x1d13dc0_1 .array/port v0x1d13dc0, 1;
v0x1d13dc0_2 .array/port v0x1d13dc0, 2;
v0x1d13dc0_3 .array/port v0x1d13dc0, 3;
E_0x1d137a0/1 .event edge, v0x1d13dc0_0, v0x1d13dc0_1, v0x1d13dc0_2, v0x1d13dc0_3;
v0x1d13dc0_4 .array/port v0x1d13dc0, 4;
v0x1d13dc0_5 .array/port v0x1d13dc0, 5;
v0x1d13dc0_6 .array/port v0x1d13dc0, 6;
v0x1d13dc0_7 .array/port v0x1d13dc0, 7;
E_0x1d137a0/2 .event edge, v0x1d13dc0_4, v0x1d13dc0_5, v0x1d13dc0_6, v0x1d13dc0_7;
v0x1d13dc0_8 .array/port v0x1d13dc0, 8;
v0x1d13dc0_9 .array/port v0x1d13dc0, 9;
v0x1d13dc0_10 .array/port v0x1d13dc0, 10;
v0x1d13dc0_11 .array/port v0x1d13dc0, 11;
E_0x1d137a0/3 .event edge, v0x1d13dc0_8, v0x1d13dc0_9, v0x1d13dc0_10, v0x1d13dc0_11;
v0x1d13dc0_12 .array/port v0x1d13dc0, 12;
v0x1d13dc0_13 .array/port v0x1d13dc0, 13;
v0x1d13dc0_14 .array/port v0x1d13dc0, 14;
v0x1d13dc0_15 .array/port v0x1d13dc0, 15;
E_0x1d137a0/4 .event edge, v0x1d13dc0_12, v0x1d13dc0_13, v0x1d13dc0_14, v0x1d13dc0_15;
v0x1d13dc0_16 .array/port v0x1d13dc0, 16;
v0x1d13dc0_17 .array/port v0x1d13dc0, 17;
v0x1d13dc0_18 .array/port v0x1d13dc0, 18;
v0x1d13dc0_19 .array/port v0x1d13dc0, 19;
E_0x1d137a0/5 .event edge, v0x1d13dc0_16, v0x1d13dc0_17, v0x1d13dc0_18, v0x1d13dc0_19;
v0x1d13dc0_20 .array/port v0x1d13dc0, 20;
v0x1d13dc0_21 .array/port v0x1d13dc0, 21;
v0x1d13dc0_22 .array/port v0x1d13dc0, 22;
v0x1d13dc0_23 .array/port v0x1d13dc0, 23;
E_0x1d137a0/6 .event edge, v0x1d13dc0_20, v0x1d13dc0_21, v0x1d13dc0_22, v0x1d13dc0_23;
v0x1d13dc0_24 .array/port v0x1d13dc0, 24;
v0x1d13dc0_25 .array/port v0x1d13dc0, 25;
v0x1d13dc0_26 .array/port v0x1d13dc0, 26;
v0x1d13dc0_27 .array/port v0x1d13dc0, 27;
E_0x1d137a0/7 .event edge, v0x1d13dc0_24, v0x1d13dc0_25, v0x1d13dc0_26, v0x1d13dc0_27;
v0x1d13dc0_28 .array/port v0x1d13dc0, 28;
v0x1d13dc0_29 .array/port v0x1d13dc0, 29;
v0x1d13dc0_30 .array/port v0x1d13dc0, 30;
v0x1d13dc0_31 .array/port v0x1d13dc0, 31;
E_0x1d137a0/8 .event edge, v0x1d13dc0_28, v0x1d13dc0_29, v0x1d13dc0_30, v0x1d13dc0_31;
E_0x1d137a0 .event/or E_0x1d137a0/0, E_0x1d137a0/1, E_0x1d137a0/2, E_0x1d137a0/3, E_0x1d137a0/4, E_0x1d137a0/5, E_0x1d137a0/6, E_0x1d137a0/7, E_0x1d137a0/8;
E_0x1d13770/0 .event edge, v0x1d13410_0, v0x1d09e70_0, v0x1d14450_0, v0x1d144f0_0;
E_0x1d13770/1 .event edge, v0x1d13dc0_0, v0x1d13dc0_1, v0x1d13dc0_2, v0x1d13dc0_3;
E_0x1d13770/2 .event edge, v0x1d13dc0_4, v0x1d13dc0_5, v0x1d13dc0_6, v0x1d13dc0_7;
E_0x1d13770/3 .event edge, v0x1d13dc0_8, v0x1d13dc0_9, v0x1d13dc0_10, v0x1d13dc0_11;
E_0x1d13770/4 .event edge, v0x1d13dc0_12, v0x1d13dc0_13, v0x1d13dc0_14, v0x1d13dc0_15;
E_0x1d13770/5 .event edge, v0x1d13dc0_16, v0x1d13dc0_17, v0x1d13dc0_18, v0x1d13dc0_19;
E_0x1d13770/6 .event edge, v0x1d13dc0_20, v0x1d13dc0_21, v0x1d13dc0_22, v0x1d13dc0_23;
E_0x1d13770/7 .event edge, v0x1d13dc0_24, v0x1d13dc0_25, v0x1d13dc0_26, v0x1d13dc0_27;
E_0x1d13770/8 .event edge, v0x1d13dc0_28, v0x1d13dc0_29, v0x1d13dc0_30, v0x1d13dc0_31;
E_0x1d13770 .event/or E_0x1d13770/0, E_0x1d13770/1, E_0x1d13770/2, E_0x1d13770/3, E_0x1d13770/4, E_0x1d13770/5, E_0x1d13770/6, E_0x1d13770/7, E_0x1d13770/8;
S_0x1d13100 .scope module, "regr_s2_rs" "regr" 3 159, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0e518 .param/l "N" 4 38, +C4<0101>;
v0x1d13270_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x1d13310_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d13390_0 .alias "hold", 0 0, v0x1d15470_0;
v0x1d13410_0 .alias "in", 4 0, v0x1d188d0_0;
v0x1d134c0_0 .var "out", 4 0;
S_0x1d12c10 .scope module, "reg_s2_mem" "regr" 3 164, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d12d08 .param/l "N" 4 38, +C4<01000000>;
v0x1d12dd0_0 .net "clear", 0 0, v0x1d16e70_0; 1 drivers
v0x1d12e70_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d12ef0_0 .alias "hold", 0 0, v0x1d15470_0;
v0x1d13000_0 .net "in", 63 0, L_0x1d1b1e0; 1 drivers
v0x1d13080_0 .var "out", 63 0;
S_0x1d12790 .scope module, "reg_s2_seimm" "regr" 3 172, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d12888 .param/l "N" 4 38, +C4<0100000>;
v0x1d12950_0 .alias "clear", 0 0, v0x1d12dd0_0;
v0x1d129f0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d12a70_0 .alias "hold", 0 0, v0x1d15470_0;
v0x1d12af0_0 .alias "in", 31 0, v0x1d18f20_0;
v0x1d12b70_0 .var "out", 31 0;
S_0x1d12340 .scope module, "reg_s2_rt_rd" "regr" 3 174, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d12438 .param/l "N" 4 38, +C4<01010>;
v0x1d124f0_0 .alias "clear", 0 0, v0x1d12dd0_0;
v0x1d12570_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d125f0_0 .alias "hold", 0 0, v0x1d15470_0;
v0x1d12670_0 .net "in", 9 0, L_0x1d1b460; 1 drivers
v0x1d126f0_0 .var "out", 9 0;
S_0x1d11f00 .scope module, "reg_pc4_s2" "regr" 3 179, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d11ba8 .param/l "N" 4 38, +C4<0100000>;
v0x1d12050_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x1d12110_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d12190_0 .alias "hold", 0 0, v0x1d15470_0;
v0x1d12210_0 .alias "in", 31 0, v0x1d184f0_0;
v0x1d122c0_0 .var "out", 31 0;
S_0x1d11660 .scope module, "ctl1" "control" 3 194, 7 4, S_0x1cd31a0;
 .timescale 0 0;
v0x1d117c0_0 .var "aluop", 1 0;
v0x1d11880_0 .var "alusrc", 0 0;
v0x1d11920_0 .var "branch_eq", 0 0;
v0x1d119c0_0 .var "branch_ne", 0 0;
v0x1d11a70_0 .var "jump", 0 0;
v0x1d11b20_0 .var "memread", 0 0;
v0x1d11be0_0 .var "memtoreg", 0 0;
v0x1d11c80_0 .var "memwrite", 0 0;
v0x1d11d20_0 .alias "opcode", 5 0, v0x1d18030_0;
v0x1d11dc0_0 .var "regdst", 0 0;
v0x1d11e60_0 .var "regwrite", 0 0;
E_0x1d11750 .event edge, v0x1d11d20_0;
S_0x1d111a0 .scope module, "reg_s2_control" "regr" 3 218, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d11298 .param/l "N" 4 38, +C4<01000>;
v0x1d11350_0 .alias "clear", 0 0, v0x1d15470_0;
v0x1d113f0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d11470_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d11510_0 .net "in", 7 0, L_0x1d1bbb0; 1 drivers
v0x1d115c0_0 .var "out", 7 0;
S_0x1d10cd0 .scope module, "branch_s2_s3" "regr" 3 225, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0c6b8 .param/l "N" 4 38, +C4<010>;
v0x1d10e20_0 .alias "clear", 0 0, v0x1d12dd0_0;
v0x1d10f30_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d10fb0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d11050_0 .net "in", 1 0, L_0x1d1c570; 1 drivers
v0x1d11100_0 .var "out", 1 0;
S_0x1d10700 .scope module, "baddr_s2_s3" "regr" 3 230, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d107f8 .param/l "N" 4 38, +C4<0100000>;
v0x1d108a0_0 .alias "clear", 0 0, v0x1d12dd0_0;
v0x1d10940_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0c5e0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d10bd0_0 .alias "in", 31 0, v0x1d16590_0;
v0x1d10c50_0 .var "out", 31 0;
S_0x1d102a0 .scope module, "reg_jump_s3" "regr" 3 234, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d10398 .param/l "N" 4 38, +C4<01>;
v0x1d10430_0 .alias "clear", 0 0, v0x1d12dd0_0;
v0x1d104b0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d10530_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d105d0_0 .alias "in", 0 0, v0x1d179f0_0;
v0x1d10650_0 .var "out", 0 0;
S_0x1d0fde0 .scope module, "reg_jaddr_s3" "regr" 3 239, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0fed8 .param/l "N" 4 38, +C4<0100000>;
v0x1d0ffa0_0 .alias "clear", 0 0, v0x1d12dd0_0;
v0x1d10040_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d100c0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d10140_0 .alias "in", 31 0, v0x1d17530_0;
v0x1d101f0_0 .var "out", 31 0;
S_0x1d0f960 .scope module, "reg_s3" "regr" 3 250, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0e098 .param/l "N" 4 38, +C4<0100>;
v0x1d0fad0_0 .alias "clear", 0 0, v0x1d12dd0_0;
v0x1d0fb70_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0fbf0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0fc90_0 .net "in", 3 0, L_0x1d1c950; 1 drivers
v0x1d0fd40_0 .var "out", 3 0;
S_0x1d0f610 .scope module, "alu_ctl1" "alu_control" 3 264, 8 4, S_0x1cd31a0;
 .timescale 0 0;
v0x1d0f700_0 .var "_funct", 3 0;
v0x1d0f780_0 .var "aluctl", 3 0;
v0x1d0f830_0 .alias "aluop", 1 0, v0x1d15f20_0;
v0x1d0f8b0_0 .alias "funct", 5 0, v0x1d17430_0;
E_0x1d0f280 .event edge, v0x1d0f830_0, v0x1d0f700_0;
E_0x1d0f3e0 .event edge, v0x1d0f8b0_0;
S_0x1d0db40 .scope module, "alu1" "alu" 3 273, 9 6, S_0x1cd31a0;
 .timescale 0 0;
L_0x1d1c660 .functor XNOR 1, L_0x1d1d610, L_0x1d1d740, C4<0>, C4<0>;
L_0x1d1d970 .functor XOR 1, L_0x1d1d7e0, L_0x1d1d8d0, C4<0>, C4<0>;
L_0x1d1da70 .functor AND 1, L_0x1d1c660, L_0x1d1d970, C4<1>, C4<1>;
L_0x1d1df70 .functor XNOR 1, L_0x1d1ddd0, L_0x1d1de70, C4<0>, C4<0>;
L_0x1d1df10 .functor XOR 1, L_0x1d1e020, L_0x1d1e110, C4<0>, C4<0>;
L_0x1d1e250 .functor AND 1, L_0x1d1df70, L_0x1d1df10, C4<1>, C4<1>;
L_0x1d1eab0 .functor NOT 1, L_0x1d1e900, C4<0>, C4<0>, C4<0>;
v0x1d0dcc0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1d0dd80_0 .net *"_s11", 0 0, L_0x1d1d740; 1 drivers
v0x1d0de20_0 .net *"_s12", 0 0, L_0x1d1c660; 1 drivers
v0x1d0dec0_0 .net *"_s15", 0 0, L_0x1d1d7e0; 1 drivers
v0x1d0df70_0 .net *"_s17", 0 0, L_0x1d1d8d0; 1 drivers
v0x1d0e010_0 .net *"_s18", 0 0, L_0x1d1d970; 1 drivers
v0x1d0e0f0_0 .net *"_s20", 0 0, L_0x1d1da70; 1 drivers
v0x1d0e190_0 .net/s *"_s22", 0 0, C4<1>; 1 drivers
v0x1d0e230_0 .net/s *"_s24", 0 0, C4<0>; 1 drivers
v0x1d0e2d0_0 .net *"_s29", 0 0, L_0x1d1ddd0; 1 drivers
v0x1d0e3d0_0 .net *"_s31", 0 0, L_0x1d1de70; 1 drivers
v0x1d0e470_0 .net *"_s32", 0 0, L_0x1d1df70; 1 drivers
v0x1d0e580_0 .net *"_s35", 0 0, L_0x1d1e020; 1 drivers
v0x1d0e620_0 .net *"_s37", 0 0, L_0x1d1e110; 1 drivers
v0x1d0e740_0 .net *"_s38", 0 0, L_0x1d1df10; 1 drivers
v0x1d0e7e0_0 .net *"_s40", 0 0, L_0x1d1e250; 1 drivers
v0x1d0e6a0_0 .net/s *"_s42", 0 0, C4<1>; 1 drivers
v0x1d0e930_0 .net/s *"_s44", 0 0, C4<0>; 1 drivers
v0x1d0ea50_0 .net *"_s48", 3 0, C4<0010>; 1 drivers
v0x1d0ead0_0 .net *"_s50", 0 0, L_0x1d1e6d0; 1 drivers
v0x1d0e9b0_0 .net *"_s55", 0 0, L_0x1d1e900; 1 drivers
v0x1d0ec00_0 .net *"_s56", 0 0, L_0x1d1eab0; 1 drivers
v0x1d0eb50_0 .net *"_s59", 0 0, L_0x1d1eb60; 1 drivers
v0x1d0ed40_0 .net *"_s9", 0 0, L_0x1d1d610; 1 drivers
v0x1d0eca0_0 .net "a", 31 0, v0x1d174b0_0; 1 drivers
v0x1d0ee90_0 .net "add_ab", 31 0, L_0x1d1d4e0; 1 drivers
v0x1d0ede0_0 .alias "b", 31 0, v0x1d16450_0;
v0x1d0eff0_0 .alias "ctl", 3 0, v0x1d15fc0_0;
v0x1d0ef30_0 .net "oflow", 0 0, L_0x1d1e770; 1 drivers
v0x1d0f160_0 .net "oflow_add", 0 0, L_0x1d1dbf0; 1 drivers
v0x1d0f070_0 .net "oflow_sub", 0 0, L_0x1d1e460; 1 drivers
v0x1d0f2e0_0 .var "out", 31 0;
v0x1d0f1e0_0 .net "slt", 0 0, L_0x1d1ec00; 1 drivers
v0x1d0f470_0 .net "sub_ab", 31 0, L_0x1d1d380; 1 drivers
v0x1d0f360_0 .alias "zero", 0 0, v0x1d19140_0;
E_0x1d0dc30/0 .event edge, v0x1d0eff0_0, v0x1d0ee90_0, v0x1d0eca0_0, v0x1d0ede0_0;
E_0x1d0dc30/1 .event edge, v0x1d0f1e0_0, v0x1d0f470_0;
E_0x1d0dc30 .event/or E_0x1d0dc30/0, E_0x1d0dc30/1;
L_0x1d1d240 .cmp/eq 32, C4<00000000000000000000000000000000>, v0x1d0f2e0_0;
L_0x1d1d380 .arith/sub 32, v0x1d174b0_0, L_0x1d1cff0;
L_0x1d1d4e0 .arith/sum 32, v0x1d174b0_0, L_0x1d1cff0;
L_0x1d1d610 .part v0x1d174b0_0, 31, 1;
L_0x1d1d740 .part L_0x1d1cff0, 31, 1;
L_0x1d1d7e0 .part L_0x1d1d4e0, 31, 1;
L_0x1d1d8d0 .part v0x1d174b0_0, 31, 1;
L_0x1d1dbf0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1d1da70, C4<>;
L_0x1d1ddd0 .part v0x1d174b0_0, 31, 1;
L_0x1d1de70 .part L_0x1d1cff0, 31, 1;
L_0x1d1e020 .part L_0x1d1d380, 31, 1;
L_0x1d1e110 .part v0x1d174b0_0, 31, 1;
L_0x1d1e460 .functor MUXZ 1, C4<0>, C4<1>, L_0x1d1e250, C4<>;
L_0x1d1e6d0 .cmp/eq 4, v0x1d0f780_0, C4<0010>;
L_0x1d1e770 .functor MUXZ 1, L_0x1d1e460, L_0x1d1dbf0, L_0x1d1e6d0, C4<>;
L_0x1d1e900 .part v0x1d174b0_0, 31, 1;
L_0x1d1eb60 .part v0x1d174b0_0, 31, 1;
L_0x1d1ec00 .functor MUXZ 1, L_0x1d1eb60, L_0x1d1eab0, L_0x1d1e460, C4<>;
S_0x1d0d680 .scope module, "reg_zero_s3_s4" "regr" 3 276, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0d778 .param/l "N" 4 38, +C4<01>;
v0x1d0d830_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x1d0d8d0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0d950_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0d9f0_0 .alias "in", 0 0, v0x1d19140_0;
v0x1d0daa0_0 .var "out", 0 0;
S_0x1d0d200 .scope module, "reg_alurslt" "regr" 3 281, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0d2f8 .param/l "N" 4 38, +C4<0100000>;
v0x1d0d3a0_0 .net "clear", 0 0, v0x1d10ea0_0; 1 drivers
v0x1d0d440_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0d4c0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0d560_0 .net "in", 31 0, L_0x1d1ee40; 1 drivers
v0x1d0d5e0_0 .var "out", 31 0;
S_0x1d0cd70 .scope module, "reg_data2_s3" "regr" 3 292, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0ce68 .param/l "N" 4 38, +C4<0100000>;
v0x1d0cf10_0 .alias "clear", 0 0, v0x1d0d3a0_0;
v0x1d0cfb0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0d030_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0d0d0_0 .net "in", 31 0, v0x1d172c0_0; 1 drivers
v0x1d0d150_0 .var "out", 31 0;
S_0x1d0c830 .scope module, "reg_wrreg" "regr" 3 300, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0c928 .param/l "N" 4 38, +C4<0101>;
v0x1d0c9e0_0 .alias "clear", 0 0, v0x1d0d3a0_0;
v0x1d0caf0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0cb70_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0cc10_0 .alias "in", 4 0, v0x1d19340_0;
v0x1d0ccc0_0 .var "out", 4 0;
S_0x1d0c330 .scope module, "branch_s3_s4" "regr" 3 304, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0c428 .param/l "N" 4 38, +C4<010>;
v0x1d0c4e0_0 .alias "clear", 0 0, v0x1d0d3a0_0;
v0x1d0c560_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0b2d0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0c710_0 .net "in", 1 0, L_0x1d1efb0; 1 drivers
v0x1d0c790_0 .var "out", 1 0;
S_0x1d0be90 .scope module, "baddr_s3_s4" "regr" 3 309, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0bf88 .param/l "N" 4 38, +C4<0100000>;
v0x1d0c050_0 .alias "clear", 0 0, v0x1d0d3a0_0;
v0x1d0c0f0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0c170_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0c210_0 .alias "in", 31 0, v0x1d164d0_0;
v0x1d0c290_0 .var "out", 31 0;
S_0x1d0b9e0 .scope module, "reg_jump_s4" "regr" 3 313, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0bad8 .param/l "N" 4 38, +C4<01>;
v0x1d0bb90_0 .alias "clear", 0 0, v0x1d0d3a0_0;
v0x1d0bc40_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0bcc0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0bd40_0 .alias "in", 0 0, v0x1d177c0_0;
v0x1d0bdf0_0 .var "out", 0 0;
S_0x1d0b520 .scope module, "reg_jaddr_s4" "regr" 3 318, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0b618 .param/l "N" 4 38, +C4<0100000>;
v0x1d0b6e0_0 .alias "clear", 0 0, v0x1d0d3a0_0;
v0x1d0b7a0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0b820_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0b8c0_0 .alias "in", 31 0, v0x1d175e0_0;
v0x1d0b940_0 .var "out", 31 0;
S_0x1d0b040 .scope module, "reg_regwrite_s4" "regr" 3 326, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0ab08 .param/l "N" 4 38, +C4<010>;
v0x1d0b1b0_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x1d0b250_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0b360_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0b400_0 .net "in", 1 0, L_0x1d1f4c0; 1 drivers
v0x1d0b480_0 .var "out", 1 0;
S_0x1d0a8f0 .scope module, "dm1" "dm" 3 332, 10 21, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0a9e8 .param/l "NMEM" 10 28, +C4<010100>;
P_0x1d0aa10 .param/str "RM_DATA" 10 30, "dm_data.txt";
v0x1d0ab70_0 .net *"_s0", 31 0, L_0x1d1f5b0; 1 drivers
v0x1d0ac30_0 .net "addr", 6 0, L_0x1d1f950; 1 drivers
v0x1d0acd0_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0ad50 .array "mem", 127 0, 31 0;
v0x1d0add0_0 .alias "rd", 0 0, v0x1d17a70_0;
v0x1d0ae50_0 .alias "rdata", 31 0, v0x1d187d0_0;
v0x1d0aed0_0 .alias "wdata", 31 0, v0x1d16f60_0;
v0x1d0af50_0 .alias "wr", 0 0, v0x1d18240_0;
L_0x1d1f5b0 .array/port v0x1d0ad50, L_0x1d1f950;
L_0x1d1f650 .functor MUXZ 32, L_0x1d1f5b0, v0x1d0d150_0, L_0x1d1cbe0, C4<>;
S_0x1d0a3e0 .scope module, "reg_rdata_s4" "regr" 3 336, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0a4d8 .param/l "N" 4 38, +C4<0100000>;
v0x1d0a5a0_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x1d0a660_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0a730_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0a7d0_0 .alias "in", 31 0, v0x1d187d0_0;
v0x1d0a850_0 .var "out", 31 0;
S_0x1d09f10 .scope module, "reg_alurslt_s4" "regr" 3 342, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1d0a008 .param/l "N" 4 38, +C4<0100000>;
v0x1d0a0d0_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x1d0a190_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d0a210_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d0a290_0 .alias "in", 31 0, v0x1d16270_0;
v0x1d0a340_0 .var "out", 31 0;
S_0x1cec580 .scope module, "reg_wrreg_s4" "regr" 3 347, 4 31, S_0x1cd31a0;
 .timescale 0 0;
P_0x1cc7aa8 .param/l "N" 4 38, +C4<0101>;
v0x1cd4700_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x1d09c80_0 .alias "clk", 0 0, v0x1d198f0_0;
v0x1d09d20_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1d09dc0_0 .alias "in", 4 0, v0x1d193f0_0;
v0x1d09e70_0 .var "out", 4 0;
E_0x1ccd0c0 .event posedge, v0x1d09c80_0;
    .scope S_0x1d19780;
T_0 ;
    %set/v v0x1d19870_0, 1, 1;
    %end;
    .thread T_0;
    .scope S_0x1d19780;
T_1 ;
    %load/v 8, v0x1d19870_0, 1;
    %inv 8, 1;
    %set/v v0x1d19290_0, 8, 1;
    %movi 8, 1, 2;
    %ix/get 0, 8, 2;
    %delayx 0;
    %load/v 8, v0x1d19290_0, 1;
    %set/v v0x1d19870_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d15200;
T_2 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d15370_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d155a0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1d15470_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x1d155a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d155a0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x1d154f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d155a0_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1d14ae0;
T_3 ;
    %vpi_call 5 36 "$readmemh", P_0x1d14bd8, v0x1d15140, 1'sb0, 6'sb010011;
    %end;
    .thread T_3;
    .scope S_0x1d146a0;
T_4 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d14800_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d14a40_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1d14940_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x1d14a40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d14a40_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0x1d149c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d14a40_0, 0, 8;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d13560;
T_5 ;
    %vpi_call 6 42 "$readmemh", P_0x1d13680, v0x1d13dc0, 1'sb0, 6'sb010011;
    %end;
    .thread T_5;
    .scope S_0x1d13560;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x1d13560;
T_7 ;
    %wait E_0x1d13770;
    %load/v 8, v0x1d14350_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %set/v v0x1d13a90_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x1d14350_0, 5;
    %load/v 13, v0x1d145f0_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1d14450_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x1d144f0_0, 32;
    %set/v v0x1d13a90_0, 8, 32;
    %jmp T_7.3;
T_7.2 ;
    %ix/getv 3, v0x1d14350_0;
    %load/av 8, v0x1d13dc0, 32;
    %set/v v0x1d13a90_0, 8, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1d13560;
T_8 ;
    %wait E_0x1d137a0;
    %load/v 8, v0x1d143d0_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %set/v v0x1d13b50_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1d143d0_0, 5;
    %load/v 13, v0x1d145f0_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1d14450_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x1d144f0_0, 32;
    %set/v v0x1d13b50_0, 8, 32;
    %jmp T_8.3;
T_8.2 ;
    %ix/getv 3, v0x1d143d0_0;
    %load/av 8, v0x1d13dc0, 32;
    %set/v v0x1d13b50_0, 8, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1d13560;
T_9 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d14450_0, 1;
    %load/v 9, v0x1d145f0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x1d144f0_0, 32;
    %ix/getv 3, v0x1d145f0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d13dc0, 0, 8;
t_0 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1d13100;
T_10 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d13270_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d134c0_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1d13390_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x1d134c0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d134c0_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x1d13410_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d134c0_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1d12c10;
T_11 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d12dd0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1d13080_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1d12ef0_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x1d13080_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1d13080_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0x1d13000_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1d13080_0, 0, 8;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1d12790;
T_12 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d12950_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d12b70_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x1d12a70_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x1d12b70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d12b70_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0x1d12af0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d12b70_0, 0, 8;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1d12340;
T_13 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d124f0_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1d126f0_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x1d125f0_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x1d126f0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1d126f0_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0x1d12670_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1d126f0_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1d11f00;
T_14 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d12050_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d122c0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1d12190_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x1d122c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d122c0_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v0x1d12210_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d122c0_0, 0, 8;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1d11660;
T_15 ;
    %wait E_0x1d11750;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d117c0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11880_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d119c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11b20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11be0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11c80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11dc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11e60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11a70_0, 0, 0;
    %load/v 8, v0x1d11d20_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_15.0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_15.1, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_15.2, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_15.3, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_15.4, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_15.5, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11b20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11dc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11be0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d117c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11880_0, 0, 1;
    %jmp T_15.7;
T_15.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11dc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d117c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11880_0, 0, 1;
    %jmp T_15.7;
T_15.2 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d117c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d117c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11920_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11e60_0, 0, 0;
    %jmp T_15.7;
T_15.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11c80_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d117c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11880_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11e60_0, 0, 0;
    %jmp T_15.7;
T_15.4 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d117c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1d117c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d119c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11e60_0, 0, 0;
    %jmp T_15.7;
T_15.5 ;
    %jmp T_15.7;
T_15.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d11a70_0, 0, 1;
    %jmp T_15.7;
T_15.7 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1d111a0;
T_16 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d11350_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d115c0_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1d11470_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x1d115c0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d115c0_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v0x1d11510_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d115c0_0, 0, 8;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1d10cd0;
T_17 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d10e20_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d11100_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1d10fb0_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x1d11100_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d11100_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x1d11050_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d11100_0, 0, 8;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1d10700;
T_18 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d108a0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d10c50_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x1d0c5e0_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x1d10c50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d10c50_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0x1d10bd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d10c50_0, 0, 8;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1d102a0;
T_19 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d10430_0, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d10650_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x1d10530_0, 1;
    %jmp/0xz  T_19.2, 8;
    %load/v 8, v0x1d10650_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d10650_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v0x1d105d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d10650_0, 0, 8;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1d0fde0;
T_20 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0ffa0_0, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d101f0_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x1d100c0_0, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0x1d101f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d101f0_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %load/v 8, v0x1d10140_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d101f0_0, 0, 8;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1d0f960;
T_21 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0fad0_0, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d0fd40_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0x1d0fbf0_0, 1;
    %jmp/0xz  T_21.2, 8;
    %load/v 8, v0x1d0fd40_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d0fd40_0, 0, 8;
    %jmp T_21.3;
T_21.2 ;
    %load/v 8, v0x1d0fc90_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d0fd40_0, 0, 8;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1d0f610;
T_22 ;
    %wait E_0x1d0f3e0;
    %load/v 8, v0x1d0f8b0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_22.0, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_22.1, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_22.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_22.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_22.4, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_22.5, 6;
    %set/v v0x1d0f700_0, 0, 4;
    %jmp T_22.7;
T_22.0 ;
    %movi 8, 2, 4;
    %set/v v0x1d0f700_0, 8, 4;
    %jmp T_22.7;
T_22.1 ;
    %movi 8, 6, 4;
    %set/v v0x1d0f700_0, 8, 4;
    %jmp T_22.7;
T_22.2 ;
    %movi 8, 1, 4;
    %set/v v0x1d0f700_0, 8, 4;
    %jmp T_22.7;
T_22.3 ;
    %movi 8, 13, 4;
    %set/v v0x1d0f700_0, 8, 4;
    %jmp T_22.7;
T_22.4 ;
    %movi 8, 12, 4;
    %set/v v0x1d0f700_0, 8, 4;
    %jmp T_22.7;
T_22.5 ;
    %movi 8, 7, 4;
    %set/v v0x1d0f700_0, 8, 4;
    %jmp T_22.7;
T_22.7 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1d0f610;
T_23 ;
    %wait E_0x1d0f280;
    %load/v 8, v0x1d0f830_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_23.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_23.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_23.3, 6;
    %set/v v0x1d0f780_0, 0, 4;
    %jmp T_23.5;
T_23.0 ;
    %movi 8, 2, 4;
    %set/v v0x1d0f780_0, 8, 4;
    %jmp T_23.5;
T_23.1 ;
    %movi 8, 6, 4;
    %set/v v0x1d0f780_0, 8, 4;
    %jmp T_23.5;
T_23.2 ;
    %load/v 8, v0x1d0f700_0, 4;
    %set/v v0x1d0f780_0, 8, 4;
    %jmp T_23.5;
T_23.3 ;
    %movi 8, 2, 4;
    %set/v v0x1d0f780_0, 8, 4;
    %jmp T_23.5;
T_23.5 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1d0db40;
T_24 ;
    %wait E_0x1d0dc30;
    %load/v 8, v0x1d0eff0_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_24.0, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_24.1, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_24.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_24.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_24.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_24.5, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_24.6, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0f2e0_0, 0, 0;
    %jmp T_24.8;
T_24.0 ;
    %load/v 8, v0x1d0ee90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0f2e0_0, 0, 8;
    %jmp T_24.8;
T_24.1 ;
    %load/v 8, v0x1d0eca0_0, 32;
    %load/v 40, v0x1d0ede0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0f2e0_0, 0, 8;
    %jmp T_24.8;
T_24.2 ;
    %load/v 8, v0x1d0eca0_0, 32;
    %load/v 40, v0x1d0ede0_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0f2e0_0, 0, 8;
    %jmp T_24.8;
T_24.3 ;
    %load/v 8, v0x1d0eca0_0, 32;
    %load/v 40, v0x1d0ede0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0f2e0_0, 0, 8;
    %jmp T_24.8;
T_24.4 ;
    %load/v 8, v0x1d0f1e0_0, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0f2e0_0, 0, 8;
    %jmp T_24.8;
T_24.5 ;
    %load/v 8, v0x1d0f470_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0f2e0_0, 0, 8;
    %jmp T_24.8;
T_24.6 ;
    %load/v 8, v0x1d0eca0_0, 32;
    %load/v 40, v0x1d0ede0_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0f2e0_0, 0, 8;
    %jmp T_24.8;
T_24.8 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1d0d680;
T_25 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0d830_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d0daa0_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x1d0d950_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v0x1d0daa0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d0daa0_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v0x1d0d9f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d0daa0_0, 0, 8;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1d0d200;
T_26 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0d3a0_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0d5e0_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x1d0d4c0_0, 1;
    %jmp/0xz  T_26.2, 8;
    %load/v 8, v0x1d0d5e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0d5e0_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v0x1d0d560_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0d5e0_0, 0, 8;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1d0cd70;
T_27 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0cf10_0, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0d150_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x1d0d030_0, 1;
    %jmp/0xz  T_27.2, 8;
    %load/v 8, v0x1d0d150_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0d150_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v0x1d0d0d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0d150_0, 0, 8;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1d0c830;
T_28 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0c9e0_0, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d0ccc0_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x1d0cb70_0, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x1d0ccc0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d0ccc0_0, 0, 8;
    %jmp T_28.3;
T_28.2 ;
    %load/v 8, v0x1d0cc10_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d0ccc0_0, 0, 8;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1d0c330;
T_29 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0c4e0_0, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d0c790_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x1d0b2d0_0, 1;
    %jmp/0xz  T_29.2, 8;
    %load/v 8, v0x1d0c790_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d0c790_0, 0, 8;
    %jmp T_29.3;
T_29.2 ;
    %load/v 8, v0x1d0c710_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d0c790_0, 0, 8;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1d0be90;
T_30 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0c050_0, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0c290_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x1d0c170_0, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x1d0c290_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0c290_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %load/v 8, v0x1d0c210_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0c290_0, 0, 8;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1d0b9e0;
T_31 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0bb90_0, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d0bdf0_0, 0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v0x1d0bcc0_0, 1;
    %jmp/0xz  T_31.2, 8;
    %load/v 8, v0x1d0bdf0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d0bdf0_0, 0, 8;
    %jmp T_31.3;
T_31.2 ;
    %load/v 8, v0x1d0bd40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d0bdf0_0, 0, 8;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1d0b520;
T_32 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0b6e0_0, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0b940_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0x1d0b820_0, 1;
    %jmp/0xz  T_32.2, 8;
    %load/v 8, v0x1d0b940_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0b940_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %load/v 8, v0x1d0b8c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0b940_0, 0, 8;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1d0b040;
T_33 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0b1b0_0, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d0b480_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0x1d0b360_0, 1;
    %jmp/0xz  T_33.2, 8;
    %load/v 8, v0x1d0b480_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d0b480_0, 0, 8;
    %jmp T_33.3;
T_33.2 ;
    %load/v 8, v0x1d0b400_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d0b480_0, 0, 8;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1d0a8f0;
T_34 ;
    %vpi_call 10 35 "$readmemh", P_0x1d0aa10, v0x1d0ad50, 1'sb0, 6'sb010011;
    %end;
    .thread T_34;
    .scope S_0x1d0a8f0;
T_35 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0af50_0, 1;
    %jmp/0xz  T_35.0, 8;
    %load/v 8, v0x1d0aed0_0, 32;
    %ix/getv 3, v0x1d0ac30_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d0ad50, 0, 8;
t_1 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1d0a3e0;
T_36 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0a5a0_0, 1;
    %jmp/0xz  T_36.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0a850_0, 0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/v 8, v0x1d0a730_0, 1;
    %jmp/0xz  T_36.2, 8;
    %load/v 8, v0x1d0a850_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0a850_0, 0, 8;
    %jmp T_36.3;
T_36.2 ;
    %load/v 8, v0x1d0a7d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0a850_0, 0, 8;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1d09f10;
T_37 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d0a0d0_0, 1;
    %jmp/0xz  T_37.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0a340_0, 0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/v 8, v0x1d0a210_0, 1;
    %jmp/0xz  T_37.2, 8;
    %load/v 8, v0x1d0a340_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0a340_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %load/v 8, v0x1d0a290_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d0a340_0, 0, 8;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1cec580;
T_38 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1cd4700_0, 1;
    %jmp/0xz  T_38.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d09e70_0, 0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/v 8, v0x1d09d20_0, 1;
    %jmp/0xz  T_38.2, 8;
    %load/v 8, v0x1d09e70_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d09e70_0, 0, 8;
    %jmp T_38.3;
T_38.2 ;
    %load/v 8, v0x1d09dc0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1d09e70_0, 0, 8;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1cd31a0;
T_39 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite";
    %vpi_call 3 45 "$monitor", "PC=%x %x ||rs=%d rt=%d rd=%d||A=%x B=%x||w=%x Ram=%x R%xW%x||D=%x \012b=%x j=%x||Opcode=%x Func=%x||I=%x R=%x||D=%d alu=%x branch%x j%x||R=%x C=%d \012-------------------------------------------------------------------------------------------------------", v0x1d180e0_0, v0x1d176c0_0, v0x1d188d0_0, v0x1d18a20_0, v0x1d183c0_0, v0x1d174b0_0, v0x1d16450_0, v0x1d16f60_0, v0x1d187d0_0, v0x1d17a70_0, v0x1d18240_0, v0x1d12f70_0, v0x1d16730_0, v0x1d17970_0, v0x1d18030_0, &PV<v0x1d17740_0, 0, 6>, v0x1d18fa0_0, v0x1d16150_0, v0x1d193f0_0, v0x1d16270_0, v0x1d18340_0, v0x1d17890_0, v0x1d19070_0, v0x1d16b00_0;
    %end;
    .thread T_39;
    .scope S_0x1cd31a0;
T_40 ;
    %wait E_0x1cd25f0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d16fe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d16e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d10ea0_0, 0, 0;
    %load/v 8, v0x1d18340_0, 1;
    %load/v 9, v0x1d17890_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_40.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d16fe0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d16e70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d10ea0_0, 0, 1;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1cd31a0;
T_41 ;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1d16b00_0, 0, 8;
    %end;
    .thread T_41;
    .scope S_0x1cd31a0;
T_42 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d16b00_0, 6;
    %mov 14, 0, 26;
    %addi 8, 1, 32;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1d16b00_0, 0, 8;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1cd31a0;
T_43 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d180e0_0, 0, 0;
    %end;
    .thread T_43;
    .scope S_0x1cd31a0;
T_44 ;
    %wait E_0x1ccd0c0;
    %load/v 8, v0x1d18d90_0, 1;
    %jmp/0xz  T_44.0, 8;
    %load/v 8, v0x1d180e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d180e0_0, 0, 8;
    %jmp T_44.1;
T_44.0 ;
    %load/v 8, v0x1d18340_0, 1;
    %jmp/0xz  T_44.2, 8;
    %load/v 8, v0x1d16730_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d180e0_0, 0, 8;
    %jmp T_44.3;
T_44.2 ;
    %load/v 8, v0x1d17890_0, 1;
    %jmp/0xz  T_44.4, 8;
    %load/v 8, v0x1d17970_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d180e0_0, 0, 8;
    %jmp T_44.5;
T_44.4 ;
    %load/v 8, v0x1d18190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d180e0_0, 0, 8;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1cd31a0;
T_45 ;
    %wait E_0x1ccdf60;
    %load/v 8, v0x1d17060_0, 2;
    %load/v 8, v0x1d16da0_0, 32;
    %set/v v0x1d174b0_0, 8, 32;
    %jmp T_45.1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1cd31a0;
T_46 ;
    %wait E_0x1cccad0;
    %load/v 8, v0x1d170e0_0, 2;
    %load/v 8, v0x1d16c80_0, 32;
    %set/v v0x1d172c0_0, 8, 32;
    %jmp T_46.1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1cd31a0;
T_47 ;
    %wait E_0x1ccbc40;
    %load/v 8, v0x1d167b0_0, 1;
    %cmp/u 1, 8, 1;
    %jmp/1 T_47.0, 6;
    %load/v 8, v0x1d16b80_0, 1;
    %cmp/u 1, 8, 1;
    %jmp/1 T_47.1, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d18340_0, 0, 0;
    %jmp T_47.3;
T_47.0 ;
    %load/v 8, v0x1d19210_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d18340_0, 0, 8;
    %jmp T_47.3;
T_47.1 ;
    %load/v 8, v0x1d19210_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d18340_0, 0, 8;
    %jmp T_47.3;
T_47.3 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1cd31a0;
T_48 ;
    %wait E_0x1cca9b0;
    %load/v 8, v0x1d18b60_0, 1;
    %load/v 9, v0x1d193f0_0, 5;
    %load/v 14, v0x1d189a0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d17060_0, 0, 8;
    %jmp T_48.1;
T_48.0 ;
    %load/v 8, v0x1d18be0_0, 1;
    %load/v 9, v0x1d19070_0, 5;
    %load/v 14, v0x1d189a0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.2, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d17060_0, 0, 8;
    %jmp T_48.3;
T_48.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d17060_0, 0, 0;
T_48.3 ;
T_48.1 ;
    %load/v 8, v0x1d18b60_0, 1;
    %load/v 9, v0x1d193f0_0, 5;
    %load/v 14, v0x1d18ad0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.4, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d170e0_0, 0, 8;
    %jmp T_48.5;
T_48.4 ;
    %load/v 8, v0x1d18be0_0, 1;
    %load/v 9, v0x1d19070_0, 5;
    %load/v 14, v0x1d18ad0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.6, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d170e0_0, 0, 8;
    %jmp T_48.7;
T_48.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d170e0_0, 0, 0;
T_48.7 ;
T_48.5 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1cd31a0;
T_49 ;
    %wait E_0x1cc43a0;
    %load/v 8, v0x1d17cc0_0, 1;
    %load/v 9, v0x1d18a20_0, 5;
    %load/v 14, v0x1d18ad0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1d188d0_0, 5;
    %load/v 15, v0x1d18ad0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_49.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d18d90_0, 0, 0;
    %jmp T_49.1;
T_49.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d18d90_0, 0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1ce28c0;
T_50 ;
    %vpi_call 2 38 "$dumpfile", "test.vcd";
    %vpi_call 2 39 "$dumpvars", 1'sb0, S_0x1ce28c0;
    %delay 20, 0;
    %vpi_call 2 41 "$finish";
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "cpu.v";
    "./regr.v";
    "./im.v";
    "./regm.v";
    "./control.v";
    "./alu_control.v";
    "./alu.v";
    "./dm.v";
