#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 23 13:47:12 2022
# Process ID: 1644
# Current directory: C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15236 C:\Users\yvvan\Documents\VSCLAB Research\Approximate Computing\mac_array_64x64\mac_array_64x64.xpr
# Log file: C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/vivado.log
# Journal file: C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/yvvan/OneDrive - email.ucr.edu/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64.v', nor could it be found using path 'C:/Users/yvvan/OneDrive - email.ucr.edu/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 805.535 ; gain = 190.227
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2351]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2352]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2353]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2354]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2363]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2364]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2365]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2366]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2374]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2375]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2376]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2377]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2385]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2386]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2387]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2388]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2396]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2397]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2398]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2399]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2407]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2408]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2409]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2410]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2418]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2419]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2420]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2421]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2429]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2430]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2431]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2432]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2440]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2441]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2442]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2443]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2451]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2452]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2453]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2454]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2462]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2463]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2464]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2465]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2473]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2474]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2475]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2476]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2484]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2485]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2486]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2487]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2495]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2496]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2497]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2498]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2506]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2507]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2508]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2509]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2517]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2518]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2519]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2520]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2531]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2543]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2554]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2565]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2576]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2587]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2598]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2600]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2601]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2609]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2610]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2611]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2612]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2620]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2621]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2622]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2623]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2631]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2632]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2633]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2634]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2642]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2643]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2644]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2645]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2653]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2654]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2655]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2656]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2664]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2665]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2666]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2667]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2675]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2676]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2677]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2678]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2686]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2687]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2688]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2689]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2697]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2698]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2699]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2700]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2711]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2712]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2713]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2714]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2723]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2724]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2725]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2726]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2734]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2735]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2736]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2737]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2745]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2746]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2747]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2748]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2756]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2757]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2758]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2759]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2767]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2768]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2769]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2770]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2778]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2779]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2780]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2781]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2789]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2790]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2791]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2792]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2800]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2801]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2802]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2803]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2811]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2812]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2813]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2814]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2822]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2823]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2824]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2825]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2833]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2834]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2835]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2836]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2844]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2845]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2846]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2847]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2855]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2856]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2857]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2858]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2866]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2867]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2868]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2869]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2877]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2878]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2879]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2880]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2891]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2892]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2893]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2894]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2903]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2904]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2905]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2906]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2914]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2915]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2916]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2917]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2925]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2926]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2927]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2928]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2936]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2937]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2938]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2939]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2947]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2948]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2949]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2950]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2958]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2959]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2960]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2961]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2969]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2970]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2971]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2972]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2980]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2981]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2982]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2983]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2991]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2992]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2993]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2994]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3002]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3003]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3004]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3005]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3013]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3014]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3015]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3016]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3024]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3025]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3026]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3027]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3035]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3036]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3037]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3038]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3046]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3047]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3048]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3049]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3057]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3058]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3059]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3060]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3070]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3071]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3072]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3073]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3082]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3083]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3084]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3085]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3093]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3094]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3095]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3096]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3104]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3105]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3106]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3107]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3115]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3116]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3117]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3118]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3126]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3127]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3128]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3129]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3137]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3138]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3139]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3140]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3148]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3149]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3150]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3151]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3159]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3160]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3161]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3162]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3170]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3171]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3172]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3173]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3181]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3182]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3183]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3184]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3192]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3193]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3194]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3195]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3203]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3204]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3205]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3206]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3214]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3215]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3216]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3217]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3225]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3226]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3227]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3228]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3236]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3237]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3238]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3239]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3249]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3250]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3251]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3252]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3261]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3262]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3263]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3264]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3272]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3273]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3274]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3275]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3283]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3284]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3285]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3286]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3294]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3295]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3296]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3297]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3305]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3306]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3307]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3308]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3316]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3317]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3318]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3319]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3327]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3328]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3329]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3330]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3338]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3339]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3340]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3341]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3349]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3350]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3351]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3352]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3360]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3361]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3362]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3363]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3371]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3372]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3373]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3374]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3382]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3383]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3384]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3385]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3393]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3394]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3395]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3396]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3404]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3405]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3406]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3407]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3415]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3416]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3417]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3418]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3428]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3429]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3430]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3431]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3440]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3441]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3442]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3443]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3451]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3452]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3453]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3454]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3462]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3463]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3464]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3465]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3473]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3474]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3475]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3476]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3484]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3485]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3486]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3487]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3495]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3496]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3497]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3498]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3506]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3507]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3508]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3509]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3517]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3518]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3519]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3520]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3528]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3529]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3530]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3531]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3539]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3540]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3541]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3542]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3550]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3551]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3552]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3553]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3561]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3562]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3563]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3564]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3572]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3573]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3574]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3575]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3583]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3584]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3585]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3586]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3594]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3595]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3596]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3597]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3606]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3607]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3608]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3609]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3618]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3619]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3620]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3621]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3629]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3630]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3631]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3632]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3640]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3641]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3642]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3643]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3651]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3652]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3653]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3654]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3662]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3663]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3664]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3665]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3673]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3674]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3675]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3676]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3684]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3685]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3686]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3687]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3695]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3696]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3697]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3698]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3706]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3707]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3708]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3709]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3717]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3718]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3719]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3720]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3728]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3729]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3730]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3731]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3739]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3740]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3741]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3742]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3750]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3751]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3752]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3753]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3761]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3762]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3763]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3764]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3772]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3773]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3774]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3775]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3785]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3786]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3787]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3788]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3797]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3798]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3799]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3800]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3808]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3809]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3810]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3811]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3819]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3820]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3821]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3822]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3830]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3831]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3832]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3833]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3841]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3842]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3843]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3844]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3852]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3853]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3854]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3855]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3863]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3864]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3865]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3866]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3874]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3875]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3876]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3877]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3885]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3886]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3887]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3888]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3896]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3897]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3898]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3899]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3907]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3908]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3909]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3910]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3918]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3919]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3920]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3921]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3929]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3930]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3931]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3932]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3940]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3941]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3942]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3943]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3951]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3952]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3953]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3954]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3965]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3966]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3967]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3968]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3977]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3978]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3979]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3980]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3988]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3989]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3990]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3991]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3999]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4000]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4001]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4002]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4010]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4011]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4012]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4013]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4021]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4022]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4023]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4024]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4032]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4033]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4034]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4035]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4043]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4044]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4045]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4046]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4054]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4055]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4056]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4057]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4065]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4066]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4067]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4068]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4076]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4077]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4078]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4079]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4087]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4088]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4089]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4090]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4098]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4099]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4100]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4101]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4109]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4110]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4111]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4112]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4120]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4121]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4122]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4123]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4131]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4132]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4133]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4134]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4144]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4145]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4146]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4147]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4156]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4157]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4158]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4159]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4167]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4168]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4169]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4170]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4178]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4179]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4180]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4181]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4189]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4190]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4191]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4192]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4200]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4201]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4202]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4203]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4211]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4212]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4213]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4214]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4222]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4223]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4224]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4225]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4233]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4234]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4235]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4236]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4244]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4245]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4246]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4247]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4255]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4256]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4257]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4258]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4266]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4267]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4268]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4269]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4277]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4278]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4279]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4280]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4288]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4289]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4290]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4291]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4299]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4300]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4301]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4302]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4310]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4311]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4312]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4313]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4323]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4324]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4325]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4326]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4335]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4336]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4337]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4338]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4346]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4347]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4348]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4349]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4357]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4358]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4359]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4360]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4368]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4369]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4370]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4371]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4379]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4380]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4381]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4382]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4390]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4391]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4392]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4393]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4401]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4402]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4403]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4404]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4412]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4413]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4414]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4415]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4423]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4424]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4425]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4426]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4434]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4435]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4436]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4437]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4445]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4446]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4447]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4448]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4456]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4457]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4458]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4459]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4467]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4468]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4469]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4470]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4478]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4479]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4480]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4481]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4489]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4490]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4491]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4492]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4503]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4504]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4505]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4506]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4515]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4516]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4517]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4518]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4526]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4527]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4528]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4529]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4537]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4538]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4539]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4540]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4548]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4549]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4550]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4551]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4559]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4560]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4561]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4562]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4570]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4571]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4572]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4573]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4581]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4582]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4583]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4584]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4592]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4593]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4594]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4595]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4603]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4604]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4605]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4606]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4614]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4615]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4616]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4617]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4625]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4626]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4627]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4628]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4636]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4637]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4638]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4639]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4647]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4648]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4649]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4650]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4658]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4659]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4660]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4661]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4669]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4670]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4671]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4672]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4682]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4683]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4684]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4685]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4694]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4695]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4696]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4697]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4705]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4706]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4707]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4708]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4716]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4717]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4718]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4719]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4727]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4728]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4729]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4730]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4738]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4739]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4740]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4741]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4749]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4750]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4751]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4752]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4760]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4761]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4762]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4763]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4771]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4772]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4773]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4774]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4782]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4783]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4784]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4785]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4793]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4794]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4795]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4796]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4804]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4805]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4806]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4807]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4815]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4816]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4817]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4818]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4826]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4827]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4828]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4829]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4837]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4838]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4839]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4840]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4848]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4849]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4850]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4851]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4861]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4862]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4863]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4864]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4873]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4874]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4875]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4876]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4884]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4885]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4886]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4887]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4895]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4896]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4897]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4898]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4906]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4907]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4908]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4909]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4917]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4918]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4919]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4920]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4928]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4929]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4930]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4931]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4939]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4940]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4941]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4942]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4950]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4951]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4952]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4953]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4961]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4962]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4963]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4964]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4972]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4973]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4974]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4975]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4983]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4984]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4985]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4986]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4994]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4995]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4996]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:4997]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5005]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5006]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5007]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5008]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5016]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5017]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5018]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5019]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5027]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5028]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5029]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5030]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5040]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5041]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5042]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5043]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5052]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5053]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5054]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5055]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5063]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5064]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5065]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5066]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5074]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5075]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5076]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5077]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5085]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5086]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5087]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5088]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5096]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5097]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5098]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5099]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5107]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5108]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5109]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5110]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5118]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5119]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5120]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5121]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5129]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5130]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5131]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5132]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5140]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5141]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5142]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5143]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5151]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5152]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5153]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5154]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5162]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5163]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5164]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5165]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5173]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5174]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5175]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5176]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5184]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5185]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5186]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5187]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5195]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5196]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5197]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5198]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5206]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5207]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5208]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:5209]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/VSCLAB -notrace
couldn't read file "C:/Users/yvvan/Documents/VSCLAB": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon May 23 19:27:58 2022...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:56 . Memory (MB): peak = 876.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '116' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1028.090 ; gain = 49.914
# run 1000ns
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1614.027 ; gain = 737.461
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:02:16 . Memory (MB): peak = 1614.027 ; gain = 737.461
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:56]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 22 for port 'data_in' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:44]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:57]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:58]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:59]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:62]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:63]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:64]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:65]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:68]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:69]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:70]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:71]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:74]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:75]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:76]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1634.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1634.160 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1634.160 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1634.160 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_64x64
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2214.152 ; gain = 175.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'data_out' does not match port width (22) of module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:44]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:56]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:57]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:58]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:59]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:62]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:63]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:64]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:65]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:68]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:69]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:70]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:71]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:74]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:75]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:76]
WARNING: [Synth 8-689] width (22) of port connection 'sout' does not match port width (17) of module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:77]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-3848] Net sout19_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:820]
WARNING: [Synth 8-3848] Net sout21_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout22_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout23_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout24_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout25_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:883]
WARNING: [Synth 8-3848] Net sout25_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:883]
WARNING: [Synth 8-3848] Net sout25_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:883]
WARNING: [Synth 8-3848] Net sout25_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:883]
WARNING: [Synth 8-3848] Net sout26_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:893]
WARNING: [Synth 8-3848] Net sout26_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:893]
WARNING: [Synth 8-3848] Net sout26_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:893]
WARNING: [Synth 8-3848] Net sout26_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:893]
WARNING: [Synth 8-3848] Net sout27_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:903]
WARNING: [Synth 8-3848] Net sout27_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:903]
WARNING: [Synth 8-3848] Net sout27_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:903]
WARNING: [Synth 8-3848] Net sout27_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:903]
WARNING: [Synth 8-3848] Net sout28_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:913]
WARNING: [Synth 8-3848] Net sout28_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:913]
WARNING: [Synth 8-3848] Net sout28_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:913]
WARNING: [Synth 8-3848] Net sout28_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:913]
WARNING: [Synth 8-3848] Net sout39_39 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1025]
WARNING: [Synth 8-3848] Net sout61_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout62_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout63_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout64_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net aout6_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1380]
WARNING: [Synth 8-3848] Net aout7_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1380]
WARNING: [Synth 8-3848] Net aout8_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1380]
WARNING: [Synth 8-3848] Net aout17_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1581]
WARNING: [Synth 8-3848] Net aout18_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1581]
WARNING: [Synth 8-3848] Net aout19_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1581]
WARNING: [Synth 8-3848] Net aout20_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1581]
WARNING: [Synth 8-3848] Net wout20_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1582]
WARNING: [Synth 8-3848] Net wout20_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1582]
WARNING: [Synth 8-3848] Net wout20_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1582]
WARNING: [Synth 8-3848] Net wout20_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1582]
WARNING: [Synth 8-3848] Net wout32_17 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1768]
WARNING: [Synth 8-3848] Net wout32_18 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1768]
WARNING: [Synth 8-3848] Net wout32_19 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1768]
WARNING: [Synth 8-3848] Net wout32_20 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1768]
WARNING: [Synth 8-3848] Net aout42_20 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1966]
WARNING: [Synth 8-3848] Net aout43_20 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1966]
WARNING: [Synth 8-3848] Net aout44_20 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1966]
WARNING: [Synth 8-3848] Net wout56_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2319.953 ; gain = 281.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2337.789 ; gain = 298.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2337.789 ; gain = 298.973
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 20230 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 3235.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 3254.086 ; gain = 1215.270
18 Infos, 189 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:36 . Memory (MB): peak = 3254.086 ; gain = 1605.977
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:56]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 22 for port 'data_in' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:44]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:57]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:58]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:59]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:62]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:63]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:64]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:65]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:68]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:69]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:70]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:71]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:74]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:75]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:76]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 17 for port 'sout' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3631.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3631.359 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3631.359 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 3631.359 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3631.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-3848] Net sout19_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:820]
WARNING: [Synth 8-3848] Net sout21_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout22_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout23_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout24_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout25_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:883]
WARNING: [Synth 8-3848] Net sout25_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:883]
WARNING: [Synth 8-3848] Net sout25_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:883]
WARNING: [Synth 8-3848] Net sout25_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:883]
WARNING: [Synth 8-3848] Net sout26_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:893]
WARNING: [Synth 8-3848] Net sout26_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:893]
WARNING: [Synth 8-3848] Net sout26_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:893]
WARNING: [Synth 8-3848] Net sout26_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:893]
WARNING: [Synth 8-3848] Net sout27_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:903]
WARNING: [Synth 8-3848] Net sout27_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:903]
WARNING: [Synth 8-3848] Net sout27_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:903]
WARNING: [Synth 8-3848] Net sout27_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:903]
WARNING: [Synth 8-3848] Net sout28_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:913]
WARNING: [Synth 8-3848] Net sout28_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:913]
WARNING: [Synth 8-3848] Net sout28_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:913]
WARNING: [Synth 8-3848] Net sout28_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:913]
WARNING: [Synth 8-3848] Net sout39_39 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1025]
WARNING: [Synth 8-3848] Net sout61_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout62_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout63_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout64_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net aout6_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1380]
WARNING: [Synth 8-3848] Net aout7_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1380]
WARNING: [Synth 8-3848] Net aout8_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1380]
WARNING: [Synth 8-3848] Net aout17_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1581]
WARNING: [Synth 8-3848] Net aout18_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1581]
WARNING: [Synth 8-3848] Net aout19_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1581]
WARNING: [Synth 8-3848] Net aout20_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1581]
WARNING: [Synth 8-3848] Net wout20_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1582]
WARNING: [Synth 8-3848] Net wout20_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1582]
WARNING: [Synth 8-3848] Net wout20_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1582]
WARNING: [Synth 8-3848] Net wout20_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1582]
WARNING: [Synth 8-3848] Net wout32_17 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1768]
WARNING: [Synth 8-3848] Net wout32_18 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1768]
WARNING: [Synth 8-3848] Net wout32_19 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1768]
WARNING: [Synth 8-3848] Net wout32_20 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1768]
WARNING: [Synth 8-3848] Net aout42_20 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1966]
WARNING: [Synth 8-3848] Net aout43_20 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1966]
WARNING: [Synth 8-3848] Net aout44_20 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1966]
WARNING: [Synth 8-3848] Net wout56_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout19_2[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3631.359 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3631.359 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3631.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:16 . Memory (MB): peak = 3631.359 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3631.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3631.359 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3879.324 ; gain = 247.965
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3879.324 ; gain = 247.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3926.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3926.684 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3926.684 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3926.684 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3955.379 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-3848] Net sout21_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout22_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout23_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout24_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout61_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout62_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout63_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout64_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net wout56_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:09 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/VSCLAB -notrace
couldn't read file "C:/Users/yvvan/Documents/VSCLAB": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 19:09:45 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 3955.379 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3955.379 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3955.379 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_64x64
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-3848] Net sout21_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout21_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:847]
WARNING: [Synth 8-3848] Net sout22_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout22_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:857]
WARNING: [Synth 8-3848] Net sout23_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout23_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:867]
WARNING: [Synth 8-3848] Net sout24_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout24_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:877]
WARNING: [Synth 8-3848] Net sout61_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout61_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1241]
WARNING: [Synth 8-3848] Net sout62_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout62_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1251]
WARNING: [Synth 8-3848] Net sout63_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout63_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1261]
WARNING: [Synth 8-3848] Net sout64_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net sout64_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1271]
WARNING: [Synth 8-3848] Net wout56_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
WARNING: [Synth 8-3848] Net wout56_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2205]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:03 ; elapsed = 00:01:43 . Memory (MB): peak = 3955.379 ; gain = 0.000
16 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:43 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
$finish called at time : 2820 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" Line 2824
xsim: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 3955.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
$finish called at time : 2820 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" Line 2824
xsim: Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 3955.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3955.379 ; gain = 0.000
# run 3000ns
$finish called at time : 2820 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" Line 2824
xsim: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3955.379 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}}
WARNING: [filemgmt 56-12] File 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg' cannot be added to the project because it already exists in the project, skipping this file
set_property xsim.view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg} {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3955.379 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:220]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3251]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3251]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3251]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3251]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3252]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3252]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3252]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3252]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3253]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3253]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3253]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3253]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3254]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3254]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3254]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3254]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3263]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3263]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3263]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3263]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3264]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3264]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3264]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3264]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3265]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3265]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3265]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3265]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3266]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3266]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3266]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3266]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3274]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3274]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3274]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3274]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3275]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3275]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3275]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3275]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3276]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3276]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3276]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3276]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3277]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3277]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3277]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3277]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3285]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3285]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3285]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3285]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3286]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3286]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3286]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3286]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3287]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3287]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3287]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3287]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3288]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3288]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3288]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3288]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3296]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3296]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3296]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3296]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3297]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3297]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3297]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3297]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3298]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3298]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3298]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3298]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3299]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3299]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3299]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3299]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3307]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3307]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3307]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3307]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3308]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3308]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3308]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3308]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3309]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3309]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3309]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3309]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3310]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3310]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3310]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3310]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3318]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3318]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3318]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3318]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:30 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2458] undeclared symbol sout21_1, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sout21_2, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sout21_3, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sout21_4, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sout22_1, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sout22_2, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sout22_3, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sout22_4, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sout23_1, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sout23_2, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sout23_3, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sout23_4, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sout24_1, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sout24_2, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sout24_3, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sout24_4, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sout21_5, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3263]
INFO: [VRFC 10-2458] undeclared symbol sout21_6, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3263]
INFO: [VRFC 10-2458] undeclared symbol sout21_7, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3263]
INFO: [VRFC 10-2458] undeclared symbol sout21_8, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3263]
INFO: [VRFC 10-2458] undeclared symbol sout22_5, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3264]
INFO: [VRFC 10-2458] undeclared symbol sout22_6, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3264]
INFO: [VRFC 10-2458] undeclared symbol sout22_7, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3264]
INFO: [VRFC 10-2458] undeclared symbol sout22_8, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3264]
INFO: [VRFC 10-2458] undeclared symbol sout23_5, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3265]
INFO: [VRFC 10-2458] undeclared symbol sout23_6, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3265]
INFO: [VRFC 10-2458] undeclared symbol sout23_7, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3265]
INFO: [VRFC 10-2458] undeclared symbol sout23_8, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3265]
INFO: [VRFC 10-2458] undeclared symbol sout24_5, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3266]
INFO: [VRFC 10-2458] undeclared symbol sout24_6, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3266]
INFO: [VRFC 10-2458] undeclared symbol sout24_7, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3266]
INFO: [VRFC 10-2458] undeclared symbol sout24_8, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3266]
INFO: [VRFC 10-2458] undeclared symbol sout21_9, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3274]
INFO: [VRFC 10-2458] undeclared symbol sout21_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3274]
INFO: [VRFC 10-2458] undeclared symbol sout21_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3274]
INFO: [VRFC 10-2458] undeclared symbol sout21_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3274]
INFO: [VRFC 10-2458] undeclared symbol sout22_9, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3275]
INFO: [VRFC 10-2458] undeclared symbol sout22_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3275]
INFO: [VRFC 10-2458] undeclared symbol sout22_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3275]
INFO: [VRFC 10-2458] undeclared symbol sout22_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3275]
INFO: [VRFC 10-2458] undeclared symbol sout23_9, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3276]
INFO: [VRFC 10-2458] undeclared symbol sout23_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3276]
INFO: [VRFC 10-2458] undeclared symbol sout23_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3276]
INFO: [VRFC 10-2458] undeclared symbol sout23_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3276]
INFO: [VRFC 10-2458] undeclared symbol sout24_9, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sout24_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sout24_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sout24_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sout21_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sout21_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sout21_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sout21_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sout22_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sout22_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sout22_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sout22_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sout23_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3287]
INFO: [VRFC 10-2458] undeclared symbol sout23_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3287]
INFO: [VRFC 10-2458] undeclared symbol sout23_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3287]
INFO: [VRFC 10-2458] undeclared symbol sout23_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3287]
INFO: [VRFC 10-2458] undeclared symbol sout24_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3288]
INFO: [VRFC 10-2458] undeclared symbol sout24_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3288]
INFO: [VRFC 10-2458] undeclared symbol sout24_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3288]
INFO: [VRFC 10-2458] undeclared symbol sout24_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3288]
INFO: [VRFC 10-2458] undeclared symbol sout21_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3296]
INFO: [VRFC 10-2458] undeclared symbol sout21_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3296]
INFO: [VRFC 10-2458] undeclared symbol sout21_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3296]
INFO: [VRFC 10-2458] undeclared symbol sout21_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3296]
INFO: [VRFC 10-2458] undeclared symbol sout22_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3297]
INFO: [VRFC 10-2458] undeclared symbol sout22_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3297]
INFO: [VRFC 10-2458] undeclared symbol sout22_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3297]
INFO: [VRFC 10-2458] undeclared symbol sout22_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3297]
INFO: [VRFC 10-2458] undeclared symbol sout23_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3298]
INFO: [VRFC 10-2458] undeclared symbol sout23_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3298]
INFO: [VRFC 10-2458] undeclared symbol sout23_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3298]
INFO: [VRFC 10-2458] undeclared symbol sout23_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3298]
INFO: [VRFC 10-2458] undeclared symbol sout24_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3299]
INFO: [VRFC 10-2458] undeclared symbol sout24_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3299]
INFO: [VRFC 10-2458] undeclared symbol sout24_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3299]
INFO: [VRFC 10-2458] undeclared symbol sout24_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3299]
INFO: [VRFC 10-2458] undeclared symbol sout21_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3307]
INFO: [VRFC 10-2458] undeclared symbol sout21_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3307]
INFO: [VRFC 10-2458] undeclared symbol sout21_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3307]
INFO: [VRFC 10-2458] undeclared symbol sout21_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3307]
INFO: [VRFC 10-2458] undeclared symbol sout22_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3308]
INFO: [VRFC 10-2458] undeclared symbol sout22_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3308]
INFO: [VRFC 10-2458] undeclared symbol sout22_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3308]
INFO: [VRFC 10-2458] undeclared symbol sout22_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3308]
INFO: [VRFC 10-2458] undeclared symbol sout23_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3309]
INFO: [VRFC 10-2458] undeclared symbol sout23_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3309]
INFO: [VRFC 10-2458] undeclared symbol sout23_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3309]
INFO: [VRFC 10-2458] undeclared symbol sout23_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3309]
INFO: [VRFC 10-2458] undeclared symbol sout24_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3310]
INFO: [VRFC 10-2458] undeclared symbol sout24_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3310]
INFO: [VRFC 10-2458] undeclared symbol sout24_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3310]
INFO: [VRFC 10-2458] undeclared symbol sout24_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3310]
INFO: [VRFC 10-2458] undeclared symbol sout21_25, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3318]
INFO: [VRFC 10-2458] undeclared symbol sout21_26, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3318]
INFO: [VRFC 10-2458] undeclared symbol sout21_27, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3318]
INFO: [VRFC 10-2458] undeclared symbol sout21_28, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3318]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3253]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3265]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3276]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3285]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3286]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3287]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3296]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3307]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3310]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3318]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3319]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3321]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3329]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3341]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3343]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3351]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3352]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3363]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3374]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3384]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3385]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3386]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3395]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3396]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3397]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3398]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3417]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3418]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3419]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:3420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
$finish called at time : 2820 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" Line 2825
xsim: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:58 ; elapsed = 00:01:20 . Memory (MB): peak = 3955.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3955.379 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2458] undeclared symbol sout51, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout52, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout53, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout54, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout61, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout62, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout63, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout64, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout71, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout72, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout73, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout74, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout81, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout82, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout83, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout84, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout55, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout56, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout57, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout58, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout65, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout66, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout67, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout68, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout75, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout76, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout77, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout78, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout85, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout86, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout87, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout88, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout59, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout5_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout5_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout5_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout69, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout6_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout6_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout6_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout79, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout7_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout7_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout7_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout89, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout8_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout8_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout8_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout5_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout5_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout5_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout5_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout6_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout6_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout6_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout6_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout7_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout7_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout7_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout7_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout8_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout8_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout8_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout8_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout5_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout5_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout5_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout5_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout6_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout6_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout6_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout6_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout7_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout7_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout7_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout7_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout8_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout8_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout8_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout8_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout5_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout5_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout5_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout5_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout6_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout6_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout6_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout6_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout7_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout7_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout7_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout7_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout8_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout8_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout8_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout8_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout5_25, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [VRFC 10-2458] undeclared symbol sout5_26, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [VRFC 10-2458] undeclared symbol sout5_27, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [VRFC 10-2458] undeclared symbol sout5_28, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2600]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2602]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2611]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2613]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2622]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2623]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2633]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2634]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2635]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2636]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2644]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2645]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2646]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2647]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2656]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2658]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2666]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2667]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2668]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2669]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2677]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2678]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2679]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2680]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2688]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2689]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2690]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2691]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2699]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2700]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2701]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2702]
ERROR: [VRFC 10-2922] 'mac_array_64x64' expects 387 arguments [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v:626]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3955.379 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_64x64
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3955.379 ; gain = 0.000
17 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2458] undeclared symbol sout51, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout52, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout53, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout54, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout61, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout62, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout63, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout64, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout71, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout72, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout73, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout74, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout81, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout82, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout83, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout84, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout55, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout56, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout57, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout58, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout65, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout66, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout67, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout68, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout75, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout76, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout77, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout78, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout85, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout86, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout87, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout88, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout59, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout5_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout5_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout5_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout69, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout6_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout6_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout6_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout79, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout7_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout7_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout7_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout89, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout8_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout8_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout8_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout5_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout5_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout5_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout5_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout6_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout6_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout6_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout6_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout7_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout7_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout7_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout7_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout8_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout8_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout8_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout8_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout5_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout5_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout5_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout5_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout6_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout6_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout6_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout6_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout7_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout7_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout7_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout7_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout8_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout8_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout8_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout8_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout5_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout5_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout5_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout5_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout6_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout6_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout6_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout6_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout7_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout7_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout7_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout7_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout8_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout8_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout8_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout8_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout5_25, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [VRFC 10-2458] undeclared symbol sout5_26, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [VRFC 10-2458] undeclared symbol sout5_27, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [VRFC 10-2458] undeclared symbol sout5_28, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2600]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2602]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2611]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2613]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2622]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2623]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2633]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2634]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2635]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2636]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2644]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2645]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2646]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2647]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2656]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2658]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2666]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2667]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2668]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2669]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2677]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2678]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2679]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2680]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2688]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2689]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2690]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2691]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2699]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2700]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2701]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2702]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
$finish called at time : 2820 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" Line 2825
xsim: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 3955.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_64x64
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [Synth 8-689] width (1) of port connection 'sout21' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout22' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout23' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout24' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [Synth 8-689] width (1) of port connection 'sout31' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout32' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout33' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout34' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [Synth 8-689] width (1) of port connection 'sout41' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout42' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout43' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout44' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [Synth 8-689] width (1) of port connection 'sout11' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [Synth 8-689] width (1) of port connection 'sout12' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [Synth 8-689] width (1) of port connection 'sout13' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [Synth 8-689] width (1) of port connection 'sout14' does not match port width (22) of module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3955.379 ; gain = 0.000
17 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2458] undeclared symbol sout51, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout52, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout53, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout54, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
INFO: [VRFC 10-2458] undeclared symbol sout61, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout62, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout63, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout64, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
INFO: [VRFC 10-2458] undeclared symbol sout71, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout72, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout73, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout74, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
INFO: [VRFC 10-2458] undeclared symbol sout81, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout82, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout83, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout84, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
INFO: [VRFC 10-2458] undeclared symbol sout55, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout56, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout57, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout58, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
INFO: [VRFC 10-2458] undeclared symbol sout65, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout66, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout67, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout68, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
INFO: [VRFC 10-2458] undeclared symbol sout75, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout76, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout77, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout78, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
INFO: [VRFC 10-2458] undeclared symbol sout85, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout86, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout87, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout88, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
INFO: [VRFC 10-2458] undeclared symbol sout59, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout5_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout5_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout5_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
INFO: [VRFC 10-2458] undeclared symbol sout69, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout6_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout6_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout6_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
INFO: [VRFC 10-2458] undeclared symbol sout79, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout7_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout7_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout7_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
INFO: [VRFC 10-2458] undeclared symbol sout89, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout8_10, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout8_11, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout8_12, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
INFO: [VRFC 10-2458] undeclared symbol sout5_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout5_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout5_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout5_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
INFO: [VRFC 10-2458] undeclared symbol sout6_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout6_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout6_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout6_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
INFO: [VRFC 10-2458] undeclared symbol sout7_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout7_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout7_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout7_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
INFO: [VRFC 10-2458] undeclared symbol sout8_13, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout8_14, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout8_15, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout8_16, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
INFO: [VRFC 10-2458] undeclared symbol sout5_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout5_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout5_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout5_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
INFO: [VRFC 10-2458] undeclared symbol sout6_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout6_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout6_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout6_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
INFO: [VRFC 10-2458] undeclared symbol sout7_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout7_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout7_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout7_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
INFO: [VRFC 10-2458] undeclared symbol sout8_17, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout8_18, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout8_19, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout8_20, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
INFO: [VRFC 10-2458] undeclared symbol sout5_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout5_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout5_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout5_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
INFO: [VRFC 10-2458] undeclared symbol sout6_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout6_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout6_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout6_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
INFO: [VRFC 10-2458] undeclared symbol sout7_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout7_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout7_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout7_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
INFO: [VRFC 10-2458] undeclared symbol sout8_21, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout8_22, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout8_23, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout8_24, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
INFO: [VRFC 10-2458] undeclared symbol sout5_25, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [VRFC 10-2458] undeclared symbol sout5_26, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [VRFC 10-2458] undeclared symbol sout5_27, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [VRFC 10-2458] undeclared symbol sout5_28, assumed default net type wire [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2532]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2534]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2535]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2544]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2545]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2546]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2555]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2566]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2567]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2568]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2569]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2580]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2589]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2591]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2599]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2600]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2602]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2611]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2613]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2622]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2623]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2633]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2634]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2635]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2636]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2644]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2645]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2646]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2647]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2656]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2658]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2666]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2667]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2668]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2669]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2677]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2678]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2679]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2680]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2688]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2689]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2690]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2691]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout11' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2699]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout21' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2700]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout31' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2701]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 22 for port 'sout41' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:2702]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
$finish called at time : 2820 ns : File "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" Line 2838
xsim: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 3955.379 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:112]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain9[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain10[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain11[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain12[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 3955.379 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:148]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
WARNING: [Synth 8-3848] Net sout91 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:721]
WARNING: [Synth 8-3848] Net sout92 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:721]
WARNING: [Synth 8-3848] Net sout93 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:721]
WARNING: [Synth 8-3848] Net sout94 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:721]
WARNING: [Synth 8-3848] Net sout95 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:721]
WARNING: [Synth 8-3848] Net sout96 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:721]
WARNING: [Synth 8-3848] Net sout97 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:721]
WARNING: [Synth 8-3848] Net sout98 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:721]
WARNING: [Synth 8-3848] Net sout99 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:722]
WARNING: [Synth 8-3848] Net sout9_10 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:722]
WARNING: [Synth 8-3848] Net sout9_11 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:722]
WARNING: [Synth 8-3848] Net sout9_12 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:722]
WARNING: [Synth 8-3848] Net sout9_13 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:722]
WARNING: [Synth 8-3848] Net sout9_14 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:722]
WARNING: [Synth 8-3848] Net sout9_15 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:722]
WARNING: [Synth 8-3848] Net sout9_16 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:722]
WARNING: [Synth 8-3848] Net sout9_17 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:723]
WARNING: [Synth 8-3848] Net sout9_18 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:723]
WARNING: [Synth 8-3848] Net sout9_19 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:723]
WARNING: [Synth 8-3848] Net sout9_20 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:723]
WARNING: [Synth 8-3848] Net sout9_21 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:723]
WARNING: [Synth 8-3848] Net sout9_22 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:723]
WARNING: [Synth 8-3848] Net sout9_23 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:723]
WARNING: [Synth 8-3848] Net sout9_24 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:723]
WARNING: [Synth 8-3848] Net sout9_25 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:724]
WARNING: [Synth 8-3848] Net sout9_26 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:724]
WARNING: [Synth 8-3848] Net sout9_27 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:724]
WARNING: [Synth 8-3848] Net sout9_28 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:724]
WARNING: [Synth 8-3848] Net sout9_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:724]
WARNING: [Synth 8-3848] Net sout9_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:724]
WARNING: [Synth 8-3848] Net sout9_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:724]
WARNING: [Synth 8-3848] Net sout9_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:724]
WARNING: [Synth 8-3848] Net sout9_33 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:725]
WARNING: [Synth 8-3848] Net sout9_34 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:725]
WARNING: [Synth 8-3848] Net sout9_35 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:725]
WARNING: [Synth 8-3848] Net sout9_36 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:725]
WARNING: [Synth 8-3848] Net sout9_37 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:725]
WARNING: [Synth 8-3848] Net sout9_38 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:725]
WARNING: [Synth 8-3848] Net sout9_39 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:725]
WARNING: [Synth 8-3848] Net sout9_40 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:725]
WARNING: [Synth 8-3848] Net sout9_41 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:726]
WARNING: [Synth 8-3848] Net sout9_42 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:726]
WARNING: [Synth 8-3848] Net sout9_43 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:726]
WARNING: [Synth 8-3848] Net sout9_44 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:726]
WARNING: [Synth 8-3848] Net sout9_45 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:726]
WARNING: [Synth 8-3848] Net sout9_46 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:726]
WARNING: [Synth 8-3848] Net sout9_47 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:726]
WARNING: [Synth 8-3848] Net sout9_48 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:726]
WARNING: [Synth 8-3848] Net sout9_49 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:727]
WARNING: [Synth 8-3848] Net sout9_50 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:727]
WARNING: [Synth 8-3848] Net sout9_51 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:727]
WARNING: [Synth 8-3848] Net sout9_52 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:727]
WARNING: [Synth 8-3848] Net sout9_53 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:727]
WARNING: [Synth 8-3848] Net sout9_54 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:727]
WARNING: [Synth 8-3848] Net sout9_55 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:727]
WARNING: [Synth 8-3848] Net sout9_56 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:727]
WARNING: [Synth 8-3848] Net sout9_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:728]
WARNING: [Synth 8-3848] Net sout9_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:728]
WARNING: [Synth 8-3848] Net sout9_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:728]
WARNING: [Synth 8-3848] Net sout9_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:728]
WARNING: [Synth 8-3848] Net sout9_61 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:728]
WARNING: [Synth 8-3848] Net sout9_62 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:728]
WARNING: [Synth 8-3848] Net sout9_63 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:728]
WARNING: [Synth 8-3848] Net sout9_64 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:728]
WARNING: [Synth 8-3848] Net sout10_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:731]
WARNING: [Synth 8-3848] Net sout10_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:731]
WARNING: [Synth 8-3848] Net sout10_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:731]
WARNING: [Synth 8-3848] Net sout10_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:731]
WARNING: [Synth 8-3848] Net sout10_5 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:731]
WARNING: [Synth 8-3848] Net sout10_6 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:731]
WARNING: [Synth 8-3848] Net sout10_7 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:731]
WARNING: [Synth 8-3848] Net sout10_8 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:731]
WARNING: [Synth 8-3848] Net sout10_9 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:732]
WARNING: [Synth 8-3848] Net sout10_10 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:732]
WARNING: [Synth 8-3848] Net sout10_11 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:732]
WARNING: [Synth 8-3848] Net sout10_12 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:732]
WARNING: [Synth 8-3848] Net sout10_13 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:732]
WARNING: [Synth 8-3848] Net sout10_14 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:732]
WARNING: [Synth 8-3848] Net sout10_15 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:732]
WARNING: [Synth 8-3848] Net sout10_16 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:732]
WARNING: [Synth 8-3848] Net sout10_17 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:733]
WARNING: [Synth 8-3848] Net sout10_18 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:733]
WARNING: [Synth 8-3848] Net sout10_19 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:733]
WARNING: [Synth 8-3848] Net sout10_20 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:733]
WARNING: [Synth 8-3848] Net sout10_21 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:733]
WARNING: [Synth 8-3848] Net sout10_22 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:733]
WARNING: [Synth 8-3848] Net sout10_23 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:733]
WARNING: [Synth 8-3848] Net sout10_24 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:733]
WARNING: [Synth 8-3848] Net sout10_25 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:734]
WARNING: [Synth 8-3848] Net sout10_26 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:734]
WARNING: [Synth 8-3848] Net sout10_27 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:734]
WARNING: [Synth 8-3848] Net sout10_28 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:734]
WARNING: [Synth 8-3848] Net sout10_29 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:734]
WARNING: [Synth 8-3848] Net sout10_30 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:734]
WARNING: [Synth 8-3848] Net sout10_31 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:734]
WARNING: [Synth 8-3848] Net sout10_32 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:734]
WARNING: [Synth 8-3848] Net sout10_33 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:735]
WARNING: [Synth 8-3848] Net sout10_34 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:735]
WARNING: [Synth 8-3848] Net sout10_35 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:735]
WARNING: [Synth 8-3848] Net sout10_36 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:735]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout91[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout92[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout93[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout94[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout95[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 3955.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:148]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain13[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain14[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain15[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain16[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 3955.379 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:184]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain17[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain18[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain19[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain20[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:26 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 3955.379 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:220]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain21[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain22[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain23[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain24[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3955.379 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3955.379 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:256]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
WARNING: [Synth 8-3848] Net sout21_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:848]
WARNING: [Synth 8-3848] Net sout21_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:848]
WARNING: [Synth 8-3848] Net sout21_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:848]
WARNING: [Synth 8-3848] Net sout21_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:848]
WARNING: [Synth 8-3848] Net sout22_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:858]
WARNING: [Synth 8-3848] Net sout22_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:858]
WARNING: [Synth 8-3848] Net sout22_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:858]
WARNING: [Synth 8-3848] Net sout22_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:858]
WARNING: [Synth 8-3848] Net sout23_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:868]
WARNING: [Synth 8-3848] Net sout23_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:868]
WARNING: [Synth 8-3848] Net sout23_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:868]
WARNING: [Synth 8-3848] Net sout23_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:868]
WARNING: [Synth 8-3848] Net sout24_57 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:878]
WARNING: [Synth 8-3848] Net sout24_58 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:878]
WARNING: [Synth 8-3848] Net sout24_59 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:878]
WARNING: [Synth 8-3848] Net sout24_60 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:878]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_57[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_58[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_59[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout21_60[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout22_57[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 3955.379 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 3955.379 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3955.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 3955.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:256]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain25[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain26[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain27[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain28[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3955.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 3985.246 ; gain = 29.867
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3985.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3985.246 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 3985.246 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 3985.246 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3985.246 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:292]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4072.445 ; gain = 16.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain29[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain30[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain31[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain32[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4072.445 ; gain = 16.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4074.004 ; gain = 18.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4074.004 ; gain = 18.062
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 4108.805 ; gain = 52.887
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4108.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 4108.805 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 4108.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 4108.805 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4108.805 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:328]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4108.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain33[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain34[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain35[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain36[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4108.805 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4108.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4108.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 4108.805 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4108.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 4108.805 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 4108.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 4108.805 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4108.805 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:364]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4108.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain37[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain38[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain39[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain40[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4108.805 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4108.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4108.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:26 . Memory (MB): peak = 4171.746 ; gain = 62.941
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4171.746 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4171.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 4171.746 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 4171.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 4171.746 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_64x64
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:400]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4171.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4171.746 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4171.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4171.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 4341.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 4341.648 ; gain = 169.902
16 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 4341.648 ; gain = 169.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4341.648 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4341.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 4341.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 4341.648 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 4341.648 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 4341.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 4341.648 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4341.648 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_64x64
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:400]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4432.883 ; gain = 41.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain41[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain42[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain43[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain44[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4434.547 ; gain = 43.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4447.051 ; gain = 55.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4447.051 ; gain = 55.738
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 4663.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 4663.828 ; gain = 272.516
16 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 4663.828 ; gain = 272.586
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4663.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 4663.828 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 4663.828 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 4663.828 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4663.828 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:436]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4663.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain45[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain46[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain47[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain48[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4663.828 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4663.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4663.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:21 . Memory (MB): peak = 4663.828 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4663.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 4663.828 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4663.828 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 4663.828 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4663.828 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:472]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4663.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain49[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain50[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain51[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain52[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4663.828 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4663.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4663.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:33 . Memory (MB): peak = 4663.828 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4663.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 4663.828 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 4675.785 ; gain = 11.957
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 4675.785 ; gain = 11.957
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4685.035 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:508]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4685.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain53[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain54[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain55[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain56[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4685.035 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4685.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4685.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:02:08 ; elapsed = 00:01:44 . Memory (MB): peak = 4725.914 ; gain = 40.879
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 4725.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 4725.914 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 4833.750 ; gain = 107.836
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4833.750 ; gain = 107.836
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4842.551 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:544]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:45 . Memory (MB): peak = 4842.551 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4842.551 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_array_64x64
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:544]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 4842.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:55 ; elapsed = 00:01:38 . Memory (MB): peak = 4842.551 ; gain = 0.000
15 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:38 . Memory (MB): peak = 4842.551 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4842.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4842.551 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 4842.551 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4842.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4842.551 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:544]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain57[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain58[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain59[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain60[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4842.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:28 . Memory (MB): peak = 4938.602 ; gain = 96.051
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4938.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 4938.602 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 5076.633 ; gain = 138.031
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 5076.633 ; gain = 138.031
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5078.324 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:580]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5078.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain61[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain62[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain63[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port ain64[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 5078.324 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5078.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5078.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:02:18 ; elapsed = 00:01:50 . Memory (MB): peak = 5078.324 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 5078.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 5078.324 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 5145.723 ; gain = 67.398
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 5145.723 ; gain = 67.398
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 5162.684 ; gain = 4.930
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5162.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
WARNING: [Synth 8-3848] Net sout61_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1242]
WARNING: [Synth 8-3848] Net sout61_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1242]
WARNING: [Synth 8-3848] Net sout61_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1242]
WARNING: [Synth 8-3848] Net sout61_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1242]
WARNING: [Synth 8-3848] Net sout62_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1252]
WARNING: [Synth 8-3848] Net sout62_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1252]
WARNING: [Synth 8-3848] Net sout62_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1252]
WARNING: [Synth 8-3848] Net sout62_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1252]
WARNING: [Synth 8-3848] Net sout63_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1262]
WARNING: [Synth 8-3848] Net sout63_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1262]
WARNING: [Synth 8-3848] Net sout63_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1262]
WARNING: [Synth 8-3848] Net sout63_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1262]
WARNING: [Synth 8-3848] Net sout64_1 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1272]
WARNING: [Synth 8-3848] Net sout64_2 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1272]
WARNING: [Synth 8-3848] Net sout64_3 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1272]
WARNING: [Synth 8-3848] Net sout64_4 in module/entity mac_array_64x64 does not have driver. [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:1272]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_1[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_2[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_3[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[10]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[9]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[8]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[7]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[6]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[5]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[4]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[3]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[2]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[1]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout61_4[0]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[21]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[20]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[19]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[18]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[17]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[16]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[15]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[14]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[13]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[12]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[11]
WARNING: [Synth 8-3331] design mac_array_64x64 has unconnected port sout62_1[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 5162.684 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 5162.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 5162.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:51 . Memory (MB): peak = 5162.684 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/VSCLAB -notrace
couldn't read file "C:/Users/yvvan/Documents/VSCLAB": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun May 29 19:18:00 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 5162.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 5162.684 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 5286.223 ; gain = 123.539
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 5286.223 ; gain = 123.539
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5287.906 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5287.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 5287.906 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 5287.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 5287.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:03:01 ; elapsed = 00:02:40 . Memory (MB): peak = 5287.906 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 5287.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 5287.906 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 5358.309 ; gain = 70.402
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 5358.309 ; gain = 70.402
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5361.301 ; gain = 0.133
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5361.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_array_64x64' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_array_4x4' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
	Parameter WORD_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (2#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (3#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_4x4' (4#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_array_64x64' (5#1) [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 5361.301 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5361.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5361.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:03:17 ; elapsed = 00:02:51 . Memory (MB): peak = 5361.301 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_array_64x64_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_array_64x64_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_array_64x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.srcs/sim_1/new/mac_array_64x64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_64x64_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
"xelab -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 858214cc83484185a4968e6fb17066e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_64x64_tb_behav xil_defaultlib.mac_array_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_64x64
Compiling module xil_defaultlib.mac_array_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_64x64_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 5361.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_array_64x64_tb_behav -key {Behavioral:sim_1:Functional:mac_array_64x64_tb} -tclbatch {mac_array_64x64_tb.tcl} -view {{C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 5361.301 ; gain = 0.000
source mac_array_64x64_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 5384.637 ; gain = 23.336
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_array_64x64_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:01:15 ; elapsed = 00:01:37 . Memory (MB): peak = 5384.637 ; gain = 23.336
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
save_wave_config {C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_64x64/mac_array_64x64_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5396.281 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 29 19:59:50 2022...
