library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 
entity RippleCarryAdder1b is
 Port ( A : in STD_LOGIC;
		  B : in STD_LOGIC;
		  Cin : in STD_LOGIC;
		  S : out STD_LOGIC;
		  Cout : out STD_LOGIC);
end RippleCarryAdder1bit;
 
architecture gate_level of RippleCarryAdder1bit is
 
begin
 
 S <= A XOR B XOR Cin ;
 Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B) ;
 
end gate_level;
