;redcode
;assert 1
	SPL 0, -52
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-520
	SUB @127, 100
	SUB @127, 100
	SUB @-125, 100
	ADD 10, 30
	JMZ -7, @-20
	JMZ -7, @-20
	SUB 8, @220
	SUB @12, @10
	MOV -7, <-20
	MOV -7, <-20
	SUB 8, @220
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-25
	SUB @18, 0
	JMZ -7, @-20
	MOV -7, <-20
	MOV -1, <-20
	ADD #100, 9
	SUB @127, 106
	JMZ -7, @-20
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-22
	ADD @127, 106
	ADD #100, 9
	JMP -7, @-20
	SUB @121, 106
	SUB @127, 106
	JMZ -7, @-20
	SPL 0, -52
	SUB @127, 106
	SUB @127, 106
	SPL 0, -52
	SPL 0, -52
	MOV -7, <-22
	MOV -7, <-22
	SPL 0, -52
	SPL 0, -52
	MOV -7, <-22
	MOV -7, <-22
	MOV -7, <-20
	SPL 0, -52
	CMP -7, <-420
	SUB #0, -3
	ADD -117, 18
	SPL 12, #0
	SUB 121, 2
	SUB 121, 2
	SUB @127, 100
	SUB @127, 100
	MOV -1, <-20
	ADD 210, 30
	SUB -7, <-20
	SUB -7, <-20
	SUB @0, @0
	DJN -1, @-20
	DJN -1, @-20
	MOV #407, @-502
	DJN -1, @-20
	SLT -0, -0
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SUB 121, 2
	SUB 121, 2
	SUB 121, 2
	ADD 210, 30
	SUB @127, 100
	CMP @127, 100
	CMP -122, 150
	SUB @127, 106
	SUB 121, 2
	SUB 121, 2
	SUB @127, 100
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SPL 0, #2
	SUB @0, @0
	SPL 0, #2
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
