	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 99547867"
	.compiler_invocation	"ctc --dep-file=Libraries\\seekfree_peripheral\\.SEEKFREE_MT9V03X2.o.d --fp-model=c,f,l,n,r,S,T,z -D__CPU__=tc26x -D__CPU_TC26X__ --core=tc1.6.x --iso=99 -ID:\\infineon\\test1\\1 -ID:\\infineon\\test1\\1\\CODE -ID:\\infineon\\test1\\1\\Libraries -ID:\\infineon\\test1\\1\\Libraries\\BaseSw -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Build -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\InternalMux -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Lin -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Spi -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6 -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Icu -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmBc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmHl -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Timer -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TPwm -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Cam -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\CStart -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Irq -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Dma -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Dsadc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Rdc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Dts -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Eray -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Phy_Pef7071 -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Crc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Fft -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12 -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\IncrEnc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Pwm -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Timer -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim\\In -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Pwm -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Timer -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Trig -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Hssl -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\I2c -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Driver -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Msc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Can -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Io -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5 -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Psi5 -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Psi5s -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiMaster -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiSlave -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Sent -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Timer -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Adc -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Std -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\Infra -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\Infra\\Platform -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\Infra\\Platform\\Tricore -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\Infra\\Platform\\Tricore\\Compilers -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\Infra\\Sfr -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\Service -ID:\\infineon\\test1\\1\\Libraries\\BaseSw\\Service\\CpuGeneric -ID:\\infineon\\test1\\1\\Libraries\\seekfree_libraries -ID:\\infineon\\test1\\1\\Libraries\\seekfree_libraries\\common -ID:\\infineon\\test1\\1\\Libraries\\seekfree_peripheral -ID:\\infineon\\test1\\1\\USER -g2 --make-target=Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.o -t0 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.src ..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c"
	.compiler_name		"ctc"
	;source	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c'

	
$TC16X
	
	.sdecl	'.text.SEEKFREE_MT9V03X2.mt9v03x_uart_callback',code,cluster('mt9v03x_uart_callback')
	.sect	'.text.SEEKFREE_MT9V03X2.mt9v03x_uart_callback'
	.align	2
	
	.global	mt9v03x_uart_callback

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	     1  /*********************************************************************************************************************
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	     2   * COPYRIGHT NOTICE
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	     3   * Copyright (c) 2020,逐飞科技
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	     4   * All rights reserved.
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	     5   * 技术讨论QQ群：三群：824575535
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	     6   *
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	     7   * 以下所有内容版权均属逐飞科技所有，未经允许不得用于商业用途，
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	     8   * 欢迎各位使用并传播本程序，修改内容时必须保留逐飞科技的版权声明。
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	     9   *
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    10   * @file       		总钻风
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    11   * @company	   		成都逐飞科技有限公司
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    12   * @author     		逐飞科技(QQ3184284598)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    13   * @version    		查看doc内version文件 版本说明
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    14   * @Software 		tasking v6.3r1
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    15   * @Target core		TC264D
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    16   * @Taobao   		https://seekfree.taobao.com/
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    17   * @date       		2020-3-23
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    18   * @note		
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    19  					接线定义：
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    20  					------------------------------------ 
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    21  					模块管脚            			单片机管脚
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    22  					SDA(51的RX)         		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_COF_UART_TX宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    23  					SCL(51的TX)         		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_COF_UART_RX宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    24  					场中断(VSY)         		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_VSYNC_PIN宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    25  					行中断(HREF)				程序没有使用，因此不连接
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    26  					像素中断(PCLK)      		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_PCLK_PIN宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    27  					数据口(D0-D7)			查看SEEKFREE_MT9V03X.h文件中的MT9V03X_DATA_PIN宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    28  					------------------------------------ 
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    29  	
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    30  					默认分辨率是           			188*120
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    31  					默认FPS                 50帧
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    32   ********************************************************************************************************************/
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    33  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    34  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    35  #include "IfxDma.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    36  #include "IfxScuEru.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    37  #include "zf_stm_systick.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    38  #include "zf_gpio.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    39  #include "zf_eru.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    40  #include "zf_eru_dma.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    41  #include "SEEKFREE_MT9V03X.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    42  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    43  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    44  //必须4字节对齐
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    45  IFX_ALIGN(4) uint8 mt9v03x_image[MT9V03X_H][MT9V03X_W];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    46  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    47  uint8   receive[3];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    48  uint8   receive_num = 0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    49  vuint8  uart_receive_flag;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    50  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    51  uint8   link_list_num;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    52  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    53  //需要配置到摄像头的数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    54  int16 MT9V03X_CFG[CONFIG_FINISH][2]=
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    55  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    56      {AUTO_EXP,          0},   //自动曝光设置      范围1-63 0为关闭 如果自动曝光开启  EXP_TIME命令设置的数据将会变为最大曝光时间，也就是自动曝光时间的上限
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    57                                //一般情况是不需要开启这个功能，因为比赛场地光线一般都比较均匀，如果遇到光线非常不均匀的情况可以尝试设置该值，增加图像稳定性
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    58      {EXP_TIME,          450}, //曝光时间          摄像头收到后会自动计算出最大曝光时间，如果设置过大则设置为计算出来的最大曝光值
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    59      {FPS,               50},  //图像帧率          摄像头收到后会自动计算出最大FPS，如果过大则设置为计算出来的最大FPS
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    60      {SET_COL,           MT9V03X_W}, //图像列数量        范围1-752     K60采集不允许超过188
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    61      {SET_ROW,           MT9V03X_H}, //图像行数量        范围1-480
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    62      {LR_OFFSET,         0},   //图像左右偏移量    正值 右偏移   负值 左偏移  列为188 376 752时无法设置偏移    摄像头收偏移数据后会自动计算最大偏移，如果超出则设置计算出来的最大偏移
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    63      {UD_OFFSET,         0},   //图像上下偏移量    正值 上偏移   负值 下偏移  行为120 240 480时无法设置偏移    摄像头收偏移数据后会自动计算最大偏移，如果超出则设置计算出来的最大偏移
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    64      {GAIN,              32},  //图像增益          范围16-64     增益可以在曝光时间固定的情况下改变图像亮暗程度
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    65  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    66      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    67      {INIT,              0}    //摄像头开始初始化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    68  };
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    69  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    70  //从摄像头内部获取到的配置数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    71  int16 GET_CFG[CONFIG_FINISH-1][2]=
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    72  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    73      {AUTO_EXP,          0},   //自动曝光设置      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    74      {EXP_TIME,          0},   //曝光时间          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    75      {FPS,               0},   //图像帧率          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    76      {SET_COL,           0},   //图像列数量        
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    77      {SET_ROW,           0},   //图像行数量        
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    78      {LR_OFFSET,         0},   //图像左右偏移量    
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    79      {UD_OFFSET,         0},   //图像上下偏移量    
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    80      {GAIN,              0},   //图像增益          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    81  };
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    82  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    83  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    84  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    85  //  @brief      MT9V03X摄像头串口中断函数
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    86  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    87  //  @return     void					
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    88  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    89  //  Sample usage:	
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    90  //  @note       此函数在isr.c中 被串口中断函数调用
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    91  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    92  void mt9v03x_uart_callback(void)
; Function mt9v03x_uart_callback
.L39:
mt9v03x_uart_callback:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    93  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    94  	while(uart_query(MT9V03X_COF_UART, &receive[receive_num]))
	j	.L2
.L3:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    95  	{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    96  		receive_num++;
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	movh.a	a2,#@his(receive_num)
	lea	a2,[a2]@los(receive_num)
	ld.bu	d15,[a2]
.L277:
	add	d15,#1
	st.b	[a15],d15
.L278:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    97  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    98          if(1==receive_num && 0XA5!=receive[0])  receive_num = 0;
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	ld.bu	d15,[a15]
.L279:
	jne	d15,#1,.L4
.L280:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L281:
	ld.bu	d0,[a15]
.L282:
	mov	d15,#165
.L283:
	jeq	d15,d0,.L5
.L284:
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
.L285:
	mov	d15,#0
.L286:
	st.b	[a15],d15
.L5:
.L4:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	    99          if(3 == receive_num)
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	ld.bu	d15,[a15]
.L287:
	jne	d15,#3,.L6
.L288:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   100          {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   101              receive_num = 0;
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
.L289:
	mov	d15,#0
.L290:
	st.b	[a15],d15
.L291:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   102              uart_receive_flag = 1;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L292:
	mov	d15,#1
.L293:
	st.b	[a15],d15
.L6:
.L2:
	mov	d4,#1
.L294:
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	ld.bu	d15,[a15]
.L295:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L296:
	addsc.a	a4,a15,d15,#0
	call	uart_query
.L297:
	jne	d2,#0,.L3
.L298:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   103          }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   104  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   105  	}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   106  }
	ret
.L130:
	
__mt9v03x_uart_callback_function_end:
	.size	mt9v03x_uart_callback,__mt9v03x_uart_callback_function_end-mt9v03x_uart_callback
.L66:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X2.set_config',code,cluster('set_config')
	.sect	'.text.SEEKFREE_MT9V03X2.set_config'
	.align	2
	
	.global	set_config

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   107  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   108  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   109  //  @brief      配置摄像头内部配置信息
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   110  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   111  //  @param      buff        发送配置信息的地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   112  //  @return     void
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   113  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   114  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   115  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   116  void set_config(UARTN_enum uartn, int16 buff[CONFIG_FINISH-1][2])
; Function set_config
.L41:
set_config:	.type	func
	sub.a	a10,#8
.L215:
	mov	d8,d4
.L216:
	mov.aa	a12,a4
.L217:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   117  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   118  	uint16 temp, i;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   119      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   120  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   121      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L303:
	mov	d15,#0
.L304:
	st.b	[a15],d15
.L305:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   122      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   123      //设置参数  具体请参看问题锦集手册
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   124      //开始配置摄像头并重新初始化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   125      for(i=0; i<CONFIG_FINISH; i++)
	mov	d9,#0
.L218:
	j	.L7
.L8:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   126      {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   127          send_buffer[0] = 0xA5;
	mov	d15,#165
.L306:
	st.b	[a10],d15
.L307:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   128          send_buffer[1] = (uint8)buff[i][0];
	mul	d15,d9,#4
	addsc.a	a15,a12,d15,#0
.L308:
	ld.h	d15,[a15]
.L309:
	st.b	[a10]1,d15
.L310:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   129          temp = buff[i][1];
	mul	d15,d9,#4
	addsc.a	a15,a12,d15,#0
.L311:
	ld.h	d15,[a15]2
	extr.u	d15,d15,#0,#16
.L219:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   130          send_buffer[2] = temp>>8;
	sha	d0,d15,#-8
.L312:
	st.b	[a10]2,d0
.L313:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   131          send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d15
.L314:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   132          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   133          uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L315:
	mov	d5,#4
	mov	d4,d8
.L220:
	call	uart_putbuff
.L221:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   134          systick_delay_ms(STM0, 2);
	mov	d4,#0
	mov	d5,#15625
	sh	d5,#7
	call	systick_delay
.L316:
	add	d9,#1
.L7:
	jlt.u	d9,#9,.L8
.L317:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   135      }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   136      //等待摄像头初始化成功
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   137      while(!uart_receive_flag);
	j	.L9
.L10:
.L9:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L10
.L318:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   138      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L319:
	mov	d15,#0
.L320:
	st.b	[a15],d15
.L321:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   139      while((0xff != receive[1]) || (0xff != receive[2]));
	j	.L11
.L12:
.L13:
.L11:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L322:
	ld.bu	d15,[a15]1
.L323:
	mov	d0,#255
.L324:
	jne	d15,d0,.L13
.L325:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L326:
	ld.bu	d15,[a15]2
.L327:
	mov	d0,#255
.L328:
	jne	d15,d0,.L12
.L329:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   140      //以上部分对摄像头配置的数据全部都会保存在摄像头上51单片机的eeprom中
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   141      //利用set_exposure_time函数单独配置的曝光数据不存储在eeprom中
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   142  }
	ret
.L131:
	
__set_config_function_end:
	.size	set_config,__set_config_function_end-set_config
.L71:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X2.get_config',code,cluster('get_config')
	.sect	'.text.SEEKFREE_MT9V03X2.get_config'
	.align	2
	
	.global	get_config

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   143  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   144  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   145  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   146  //  @brief      获取摄像头内部配置信息
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   147  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   148  //  @param      buff        接收配置信息的地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   149  //  @return     void
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   150  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   151  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   152  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   153  void get_config(UARTN_enum uartn, int16 buff[CONFIG_FINISH-1][2])
; Function get_config
.L43:
get_config:	.type	func
	sub.a	a10,#8
.L222:
	mov	d8,d4
.L223:
	mov.aa	a12,a4
.L224:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   154  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   155  	uint16 temp, i;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   156      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   157      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   158      for(i=0; i<CONFIG_FINISH-1; i++)
	mov	d9,#0
.L225:
	j	.L14
.L15:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   159      {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   160          send_buffer[0] = 0xA5;
	mov	d15,#165
.L334:
	st.b	[a10],d15
.L335:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   161          send_buffer[1] = GET_STATUS;
	mov	d15,#241
.L336:
	st.b	[a10]1,d15
.L337:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   162          temp = buff[i][0];
	mul	d15,d9,#4
	addsc.a	a15,a12,d15,#0
.L338:
	ld.h	d15,[a15]
	extr.u	d15,d15,#0,#16
.L226:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   163          send_buffer[2] = temp>>8;
	sha	d0,d15,#-8
.L339:
	st.b	[a10]2,d0
.L340:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   164          send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d15
.L341:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   165          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   166          uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L342:
	mov	d5,#4
	mov	d4,d8
.L227:
	call	uart_putbuff
.L228:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   167          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   168          //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   169          while(!uart_receive_flag);
	j	.L16
.L17:
.L16:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L17
.L343:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   170          uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L344:
	mov	d15,#0
.L345:
	st.b	[a15],d15
.L346:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   171          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   172          buff[i][1] = receive[1]<<8 | receive[2];
	mul	d15,d9,#4
	addsc.a	a2,a12,d15,#0
.L347:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L348:
	ld.bu	d15,[a15]1
.L349:
	sha	d0,d15,#8
.L350:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L351:
	ld.bu	d15,[a15]2
.L352:
	or	d0,d15
.L353:
	st.h	[a2]2,d0
.L354:
	add	d9,#1
.L14:
	mov	d15,#8
.L355:
	jlt	d9,d15,.L15
.L356:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   173      }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   174  }
	ret
.L141:
	
__get_config_function_end:
	.size	get_config,__get_config_function_end-get_config
.L76:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X2.get_version',code,cluster('get_version')
	.sect	'.text.SEEKFREE_MT9V03X2.get_version'
	.align	2
	
	.global	get_version

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   175  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   176  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   177  //  @brief      获取摄像头固件版本
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   178  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   179  //  @return     void
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   180  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   181  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   182  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   183  uint16 get_version(UARTN_enum uartn)
; Function get_version
.L45:
get_version:	.type	func
	sub.a	a10,#8
.L229:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   184  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   185      uint16 temp;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   186      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   187      send_buffer[0] = 0xA5;
	mov	d15,#165
.L361:
	st.b	[a10],d15
.L362:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   188      send_buffer[1] = GET_STATUS;
	mov	d15,#241
.L363:
	st.b	[a10]1,d15
.L364:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   189      temp = GET_VERSION;
	mov	d15,#242
.L231:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   190      send_buffer[2] = temp>>8;
	sha	d0,d15,#-8
.L365:
	st.b	[a10]2,d0
.L366:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   191      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d15
.L367:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   192      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   193      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L368:
	mov	d5,#4
	call	uart_putbuff
.L230:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   194          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   195      //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   196      while(!uart_receive_flag);
	j	.L18
.L19:
.L18:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L19
.L369:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   197      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L370:
	mov	d15,#0
.L371:
	st.b	[a15],d15
.L372:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   198      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   199      return ((uint16)(receive[1]<<8) | receive[2]);
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L373:
	ld.bu	d15,[a15]1
.L374:
	sha	d2,d15,#8
.L375:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L376:
	ld.bu	d15,[a15]2
.L377:
	or	d2,d15
.L378:
	j	.L20

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   200  }
.L20:
	ret
.L147:
	
__get_version_function_end:
	.size	get_version,__get_version_function_end-get_version
.L81:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X2.set_exposure_time',code,cluster('set_exposure_time')
	.sect	'.text.SEEKFREE_MT9V03X2.set_exposure_time'
	.align	2
	
	.global	set_exposure_time

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   201  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   202  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   203  //  @brief      单独设置摄像头曝光时间
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   204  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   205  //  @param      light       设置曝光时间越大图像越亮，摄像头收到后会根据分辨率及FPS计算最大曝光时间如果设置的数据过大，那么摄像头将会设置这个最大值
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   206  //  @return     uint16      当前曝光值，用于确认是否正确写入
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   207  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   208  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   209  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   210  uint16 set_exposure_time(UARTN_enum uartn, uint16 light)
; Function set_exposure_time
.L47:
set_exposure_time:	.type	func
	sub.a	a10,#8
.L232:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   211  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   212  	uint16 temp;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   213      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   214  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   215      send_buffer[0] = 0xA5;
	mov	d15,#165
.L383:
	st.b	[a10],d15
.L384:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   216      send_buffer[1] = SET_EXP_TIME;
	mov	d15,#240
.L385:
	st.b	[a10]1,d15
.L386:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   217      temp = light;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   218      send_buffer[2] = temp>>8;
	sha	d15,d5,#-8
.L387:
	st.b	[a10]2,d15
.L388:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   219      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d5
.L389:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   220      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   221      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L390:
	mov	d5,#4
.L233:
	call	uart_putbuff
.L234:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   222      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   223      //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   224      while(!uart_receive_flag);
	j	.L21
.L22:
.L21:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L22
.L391:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   225      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L392:
	mov	d15,#0
.L393:
	st.b	[a15],d15
.L394:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   226      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   227      temp = receive[1]<<8 | receive[2];
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L395:
	ld.bu	d15,[a15]1
.L396:
	sha	d2,d15,#8
.L397:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L398:
	ld.bu	d15,[a15]2
.L235:
	or	d2,d15
.L399:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   228      return temp;
	j	.L23

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   229  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   230  }
.L23:
	ret
.L151:
	
__set_exposure_time_function_end:
	.size	set_exposure_time,__set_exposure_time_function_end-set_exposure_time
.L86:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X2.set_mt9v03x_reg',code,cluster('set_mt9v03x_reg')
	.sect	'.text.SEEKFREE_MT9V03X2.set_mt9v03x_reg'
	.align	2
	
	.global	set_mt9v03x_reg

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   231  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   232  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   233  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   234  //  @brief      对摄像头内部寄存器进行写操作
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   235  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   236  //  @param      addr        摄像头内部寄存器地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   237  //  @param      data        需要写入的数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   238  //  @return     uint16      寄存器当前数据，用于确认是否写入成功
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   239  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   240  //  Sample usage:			调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   241  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   242  uint16 set_mt9v03x_reg(UARTN_enum uartn, uint8 addr, uint16 data)
; Function set_mt9v03x_reg
.L49:
set_mt9v03x_reg:	.type	func
	sub.a	a10,#8
.L236:
	mov	e8,d6,d4
.L466:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   243  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   244  	uint16 temp;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   245      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   246      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   247      send_buffer[0] = 0xA5;
	mov	d15,#165
.L467:
	st.b	[a10],d15
.L468:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   248      send_buffer[1] = SET_ADDR;
	mov	d15,#254
.L469:
	st.b	[a10]1,d15
.L470:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   249      temp = addr;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   250      send_buffer[2] = temp>>8;
	sha	d15,d5,#-8
.L471:
	st.b	[a10]2,d15
.L472:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   251      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d5
.L473:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   252      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   253      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L474:
	mov	d5,#4
.L237:
	mov	d4,d8
.L239:
	call	uart_putbuff
.L238:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   254      systick_delay_ms(STM0, 10);
	mov	d4,#0
	mov.u	d5,#38528
	addih	d5,d5,#152
	call	systick_delay
.L475:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   255      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   256      send_buffer[0] = 0xA5;
	mov	d15,#165
.L476:
	st.b	[a10],d15
.L477:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   257      send_buffer[1] = SET_DATA;
	mov	d15,#255
.L478:
	st.b	[a10]1,d15
.L240:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   258      temp = data;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   259      send_buffer[2] = temp>>8;
	sha	d15,d9,#-8
.L241:
	st.b	[a10]2,d15
.L242:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   260      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d9
.L243:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   261      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   262      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L479:
	mov	d5,#4
.L244:
	mov	d4,d8
.L245:
	call	uart_putbuff
.L246:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   263      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   264      //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   265      while(!uart_receive_flag);
	j	.L24
.L25:
.L24:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L25
.L480:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   266      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L481:
	mov	d15,#0
.L482:
	st.b	[a15],d15
.L483:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   267      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   268      temp = receive[1]<<8 | receive[2];
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L484:
	ld.bu	d15,[a15]1
.L485:
	sha	d2,d15,#8
.L486:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L487:
	ld.bu	d15,[a15]2
.L247:
	or	d2,d15
.L488:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   269      return temp;
	j	.L26

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   270  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   271  }
.L26:
	ret
.L204:
	
__set_mt9v03x_reg_function_end:
	.size	set_mt9v03x_reg,__set_mt9v03x_reg_function_end-set_mt9v03x_reg
.L111:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X2.mt9v03x_init',code,cluster('mt9v03x_init')
	.sect	'.text.SEEKFREE_MT9V03X2.mt9v03x_init'
	.align	2
	
	.global	mt9v03x_init

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   272  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   273  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   274  //  @brief      MT9V03X摄像头初始化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   275  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   276  //  @return     void					
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   277  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   278  //  Sample usage:	使用FLEXIO接口采集摄像头	
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   279  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   280  void mt9v03x_init(void)
; Function mt9v03x_init
.L51:
mt9v03x_init:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   281  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   282  	uint8 i;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   283      camera_type = 1;//设置连接摄像头类型
	movh.a	a15,#@his(camera_type)
	lea	a15,[a15]@los(camera_type)
.L404:
	mov	d15,#1
.L405:
	st.b	[a15],d15
.L159:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
	mfcr	d15,#65068
.L248:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
	extr.u	d15,d15,#15,#1
.L249:
	ne	d15,d15,#0
.L250:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;      (inlined)
	j	.L27

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }      (inlined)
.L27:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
	disable
.L406:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
	nop
.L407:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;      (inlined)
	j	.L28

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }      (inlined)
.L28:

; D:\infineon\test1\1\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   110      return IfxCpu_disableInterrupts();      (inlined)
	j	.L29

; D:\infineon\test1\1\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   111  }      (inlined)
.L29:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   284   (MT9V03X_COF_UART, 9600, MT9V03X_COF_UART_TX, MT9V03X_COF_UART_RX);	//初始换串口 配置摄像头
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   285      enableInterrupts();//开启中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   286  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   287      //等待摄像头上电初始化成功 方式有两种：延时或者通过获取配置的方式 二选一
	mov	d4,#1
.L408:
	mov	d5,#9600
.L409:
	mov	d6,#6
.L410:
	mov	d7,#16
	call	uart_init
.L171:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L172:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   288  启中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   289  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   290      //等待摄像头上电初始化成功 方式有两种：延时或者通过获取配置的方式 二选一
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   291      //systick_delay_ms(STM0, 1000);//延时方式
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   292      get_config(MT9V03X_COF_UART, GET_CFG);//获取配置的方式
	mov	d4,#1
.L411:
	movh.a	a4,#@his(GET_CFG)
	lea	a4,[a4]@los(GET_CFG)
	call	get_config
.L412:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   293  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   294      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L413:
	mov	d0,#0
.L414:
	st.b	[a15],d0
.L415:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   295      set_config(MT9V03X_COF_UART, MT9V03X_CFG);
	mov	d4,#1
.L416:
	movh.a	a4,#@his(MT9V03X_CFG)
	lea	a4,[a4]@los(MT9V03X_CFG)
	call	set_config
.L417:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   296  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   297      //获取配置便于查看配置是否正确
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   298      get_config(MT9V03X_COF_UART, GET_CFG);
	mov	d4,#1
.L418:
	movh.a	a4,#@his(GET_CFG)
	lea	a4,[a4]@los(GET_CFG)
	call	get_config
.L176:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
	mfcr	d0,#65068
.L251:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;      (inlined)
	j	.L30

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }      (inlined)
.L30:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
	disable
.L419:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
	nop
.L420:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;      (inlined)
	j	.L31

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }      (inlined)
.L31:

; D:\infineon\test1\1\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   110      return IfxCpu_disableInterrupts();      (inlined)
	j	.L32

; D:\infineon\test1\1\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   111  }      (inlined)
.L32:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   299      //获取配置便于查看配置是否正确
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   300      get_config(MT9V03X_COF_UART, GET_CFG);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   301  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   302      disableInterrupts();
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   303  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   304  	//摄像头采集初始化
	mov	d8,#0
.L252:
	j	.L33
.L34:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   305  	//初始化 数据引脚
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   306  	for(i=0; i<8; i++)
	mov	d5,#0
.L421:
	mov	d6,#0
.L422:
	mov	d7,#1
	mov	d4,d8
.L253:
	call	gpio_init
.L254:
	add	d8,#1
.L33:
	jlt.u	d8,#8,.L34
.L423:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   307  	{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   308  		gpio_init((PIN_enum)(MT9V03X_DATA_PIN+i), GPI, 0, PULLUP);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   309  	}
	mov	d4,#0
	call	IfxPort_getAddress
	lea	a4,[a2]36
.L424:
	movh.a	a15,#@his(link_list_num)
	lea	a15,[a15]@los(link_list_num)
.L425:
	mov	d4,#5
.L426:
	movh.a	a5,#@his(mt9v03x_image)
	lea	a5,[a5]@los(mt9v03x_image)
.L427:
	mov	d5,#7
.L428:
	mov	d6,#0
.L429:
	mov	d7,#22560
	call	eru_dma_init
.L430:
	st.b	[a15],d2
.L431:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   310  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   311      link_list_num = eru_dma_init(MT9V03X_DMA_CH, GET_PORT_IN_ADDR(MT9V03X_DATA_PIN), mt9v03x_image[0], MT9V03X_PCLK_PIN, RISING, MT9V03X_W*MT9V03X_H);
	mov	d4,#9
.L432:
	mov	d5,#1
	call	eru_init
.L180:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)      (inlined)
	jeq	d15,#0,.L35
.L433:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   778  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   779  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   780  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   781  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   782  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   783      Ifx_CPU_CORE_ID reg;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   784      reg.U = __mfcr(CPU_CORE_ID);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   785      return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   786  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   787  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   788  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   789  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   790  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   791      return IfxCpu_getPerformanceCounter(CPU_ICNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   792  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   793  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   794  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   795  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   796  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   797      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_ICNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   798  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   799  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   800  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   801  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   802  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   803      Ifx_CPU_CCNT ccnt;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   804  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   805      if (address == CPU_CCNT)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   806      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   807          ccnt.U = __mfcr(CPU_CCNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   808      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   809      else if (address == CPU_ICNT)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   810      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   811          ccnt.U = __mfcr(CPU_ICNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   812      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   813      else if (address == CPU_M1CNT)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   814      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   815          ccnt.U = __mfcr(CPU_M1CNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   816      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   817      else if (address == CPU_M2CNT)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   818      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   819          ccnt.U = __mfcr(CPU_M2CNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   820      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   821      else if (address == CPU_M3CNT)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   822      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   823          ccnt.U = __mfcr(CPU_M3CNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   824      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   825  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   826      return ccnt.B.CountValue;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   827  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   828  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   829  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   830  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   831  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   832      Ifx_CPU_CCNT ccnt;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   833  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   834      if (address == CPU_CCNT)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   835      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   836          ccnt.U = __mfcr(CPU_CCNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   837      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   838      else if (address == CPU_ICNT)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   839      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   840          ccnt.U = __mfcr(CPU_ICNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   841      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   842      else if (address == CPU_M1CNT)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   843      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   844          ccnt.U = __mfcr(CPU_M1CNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   845      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   846      else if (address == CPU_M2CNT)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   847      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   848          ccnt.U = __mfcr(CPU_M2CNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   849      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   850      else if (address == CPU_M3CNT)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   851      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   852          ccnt.U = __mfcr(CPU_M3CNT);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   853      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   854  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   855      return ccnt.B.SOvf;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   856  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   857  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   858  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   859  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   860  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   861      uint32  k;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   862      uint32  nxt_cxi_val = 0;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   863      uint32 *prvCsa      = 0U;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   864      uint32 *nxtCsa      = csaBegin;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   865      uint32  numOfCsa    = (((uint32)csaEnd - (uint32)csaBegin) / 64U);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   866  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   867      for (k = 0; k < numOfCsa; k++)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   868      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   869          nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28)) >> 12 | ((uint32)nxtCsa & (0XFFFFU << 6)) >> 6;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   870  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   871          if (k == 0)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   872          {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   873              __mtcr(CPU_FCX, nxt_cxi_val);   /* store the new pcxi value to LCX */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   874          }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   875          else
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   876          {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   877              *prvCsa = nxt_cxi_val;  /* Store null pointer in last CSA (= very first time!) */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   878          }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   879  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   880          if (k == (numOfCsa - 3U))
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   881          {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   882              __mtcr(CPU_LCX, nxt_cxi_val);   /* Last but 2 context save area is pointed in LCX to know if there is CSA depletion */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   883          }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   884  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   885          prvCsa  = (uint32 *)nxtCsa;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   886          nxtCsa += 16;           /* next CSA */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   887      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   888  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   889      *prvCsa = 0;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   890  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   891  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   892  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   893  IFX_INLINE void IfxCpu_invalidateProgramCache(void)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   894  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   895      uint16 cpuWdtPassword = IfxScuWdt_getCpuWatchdogPassword();
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   896      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   897          IfxScuWdt_clearCpuEndinit(cpuWdtPassword);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   898          Ifx_CPU_PCON1 pcon1;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   899          pcon1.U       = __mfcr(CPU_PCON1);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   900          pcon1.B.PCINV = 1;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   901          __mtcr(CPU_PCON1, pcon1.U);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   902          IfxScuWdt_setCpuEndinit(cpuWdtPassword);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   903      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   904  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   905  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   906  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   907  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   908  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   909      uint8 segment = (uint32)address >> 24;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   910      return ((segment == IFXCPU_CACHABLE_FLASH_SEGMENT) || (segment == IFXCPU_CACHABLE_LMU_SEGMENT)) ? TRUE : FALSE;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   911  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   912  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   913  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   914  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   915  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   916      Ifx_CPU_CCTRL cctrl;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   917      cctrl.U    = __mfcr(CPU_CCTRL);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   918      /*Disable the counters */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   919      cctrl.B.CE = 0;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   920      __mtcr(CPU_CCTRL, cctrl.U);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   921  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   922      /* reset the counters */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   923      __mtcr(CPU_CCNT, 0);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   924      __mtcr(CPU_ICNT, 0);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   925      __mtcr(CPU_M1CNT, 0);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   926      __mtcr(CPU_M2CNT, 0);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   927      __mtcr(CPU_M3CNT, 0);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   928  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   929      /*Enable the counters, set the counter mode */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   930      cctrl.B.CE = 1;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   931      cctrl.B.CM = mode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   932      __mtcr(CPU_CCTRL, cctrl.U);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   933  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   934  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   935  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   936  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   937  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   939      {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   940          __enable();
	enable

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)      (inlined)
.L35:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   312   mt9v03x_image[0], MT9V03X_PCLK_PIN, RISING, MT9V03X_W*MT9V03X_H);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   313  
	ret
.L156:
	
__mt9v03x_init_function_end:
	.size	mt9v03x_init,__mt9v03x_init_function_end-mt9v03x_init
.L91:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X2.mt9v03x_vsync',code,cluster('mt9v03x_vsync')
	.sect	'.text.SEEKFREE_MT9V03X2.mt9v03x_vsync'
	.align	2
	
	.global	mt9v03x_vsync

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   314      eru_init(MT9V03X_VSYNC_PIN, FALLING);	//初始化场中断，并设置为下降沿触发中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   315      restoreInterrupts(interrupt_state);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   316  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   317  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   318  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   319  uint8   mt9v03x_finish_flag = 0;    //一场图像采集完成标志位
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   320  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   321  //  @brief      MT9V03X摄像头场中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   322  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   323  //  @return     void			
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   324  //  @since      v1.0
; Function mt9v03x_vsync
.L53:
mt9v03x_vsync:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   325  //  Sample usage:				此函数在isr.c中被eru（GPIO中断）中断调用
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   326  //-------------------------------------------------------------------------------------------------------------------
	mov	d4,#3
	call	IfxScuEru_clearEventFlag
.L438:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   327  void mt9v03x_vsync(void)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   328  {
	movh.a	a15,#@his(mt9v03x_finish_flag)
	lea	a15,[a15]@los(mt9v03x_finish_flag)
	ld.bu	d15,[a15]
	jne	d15,#0,.L36
.L439:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   329  	CLEAR_GPIO_FLAG(MT9V03X_VSYNC_PIN);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   330  
	mov	d4,#5
	call	dma_start
.L36:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   331  	if(!mt9v03x_finish_flag)//查看图像数组是否使用完毕，如果未使用完毕则不开始采集，避免出现访问冲突
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   332  	{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   333  		dma_start(MT9V03X_DMA_CH);
	ret
.L188:
	
__mt9v03x_vsync_function_end:
	.size	mt9v03x_vsync,__mt9v03x_vsync_function_end-mt9v03x_vsync
.L96:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X2.mt9v03x_dma',code,cluster('mt9v03x_dma')
	.sect	'.text.SEEKFREE_MT9V03X2.mt9v03x_dma'
	.align	2
	
	.global	mt9v03x_dma

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   334  	}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   335  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   336  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   337  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   338  uint8	mt9v03x_dma_int_num;	//当前DMA中断次数
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   339  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   340  //  @brief      MT9V03X摄像头DMA完成中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   341  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   342  //  @return     void			
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   343  //  @since      v1.0
; Function mt9v03x_dma
.L55:
mt9v03x_dma:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   344  //  Sample usage:				此函数在isr.c中被dma中断调用
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   345  //-------------------------------------------------------------------------------------------------------------------
	movh.a	a15,#61441
	mov	d0,#5
.L191:

; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     1  /**
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     2   * \file IfxDma.h
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     3   * \brief DMA  basic functionality
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     4   * \ingroup IfxLld_Dma
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     5   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     6   * \version iLLD_1_0_1_11_0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     8   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     9   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    10   *                                 IMPORTANT NOTICE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    11   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    12   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    17  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    18  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    20  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    26   * Software is furnished to do so, all subject to the following:
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    27  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    33   * language processor.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    34  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    42  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    43   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    44   * \defgroup IfxLld_Dma_Std_Enum Enumerations
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    45   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    46   * \defgroup IfxLld_Dma_Std_Reset Reset Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    47   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    48   * \defgroup IfxLld_Dma_Std_Channel_Transaction Channel Transaction Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    49   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    50   * \defgroup IfxLld_Dma_Std_Move_Engine Move Engine functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    51   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    52   * \defgroup IfxLld_Dma_Std_Channel_Configure Channel configuration Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    53   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    54   * \defgroup IfxLld_Dma_Std_Channel_Halt Channel Halt Functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    55   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    56   * \defgroup IfxLld_Dma_Std_Double_Buffer Double Buffer functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    57   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    58   * \defgroup IfxLld_Dma_Std_Interrupts Interrupt functions
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    59   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    60   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    61  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    62  #ifndef IFXDMA_H
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    63  #define IFXDMA_H 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    64  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    65  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    66  /*----------------------------------Includes----------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    67  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    68  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    69  #include "_Impl/IfxDma_cfg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    70  #include "IfxDma_bf.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    71  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    72  #include "IfxDma_reg.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    73  #include "Src/Std/IfxSrc.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    74  #include "Scu/Std/IfxScuWdt.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    75  #include "Scu/Std/IfxScuCcu.h"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    76  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    77  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    78  /*--------------------------------Enumerations--------------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    79  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    80  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    81  /** \addtogroup IfxLld_Dma_Std_Enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    82   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    83  /** \brief Bus Master Mode definition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    84   * Definition in Ifx_DMA.MODE[4].B.MODE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    85   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    86  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    87  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    88      IfxDma_BusMasterMode_user       = 0, /**< \brief Selected hardware resource performs Bus access in user mode */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    89      IfxDma_BusMasterMode_supervisor = 1  /**< \brief Selected hardware resource performs Bus access in supervisor mode */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    90  } IfxDma_BusMasterMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    91  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    92  /** \brief Channel Bus Priority definition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    93   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    94  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    95  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    96      IfxDma_ChannelBusPriority_low    = 0,  /**< \brief low priority */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    97      IfxDma_ChannelBusPriority_medium = 1,  /**< \brief medium priority */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    98      IfxDma_ChannelBusPriority_high   = 2   /**< \brief high priority */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    99  } IfxDma_ChannelBusPriority;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   100  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   101  /** \brief DMA circular buffer (wrap around) definition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   102   * Definition in Ifx_DMA.CH[64].ADICR.B.CBLS and Ifx_DMA.CH[64].ADICR.B.CBLD
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   103   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   104  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   105  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   106      IfxDma_ChannelIncrementCircular_none  = 0,   /**< \brief no circular buffer operation */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   107      IfxDma_ChannelIncrementCircular_2     = 1,   /**< \brief circular buffer size is 2 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   108      IfxDma_ChannelIncrementCircular_4     = 2,   /**< \brief circular buffer size is 4 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   109      IfxDma_ChannelIncrementCircular_8     = 3,   /**< \brief circular buffer size is 8 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   110      IfxDma_ChannelIncrementCircular_16    = 4,   /**< \brief circular buffer size is 16 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   111      IfxDma_ChannelIncrementCircular_32    = 5,   /**< \brief circular buffer size is 32 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   112      IfxDma_ChannelIncrementCircular_64    = 6,   /**< \brief circular buffer size is 64 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   113      IfxDma_ChannelIncrementCircular_128   = 7,   /**< \brief circular buffer size is 128 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   114      IfxDma_ChannelIncrementCircular_256   = 8,   /**< \brief circular buffer size is 256 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   115      IfxDma_ChannelIncrementCircular_512   = 9,   /**< \brief circular buffer size is 512 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   116      IfxDma_ChannelIncrementCircular_1024  = 10,  /**< \brief circular buffer size is 1024 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   117      IfxDma_ChannelIncrementCircular_2048  = 11,  /**< \brief circular buffer size is 2048 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   118      IfxDma_ChannelIncrementCircular_4096  = 12,  /**< \brief circular buffer size is 4096 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   119      IfxDma_ChannelIncrementCircular_8192  = 13,  /**< \brief circular buffer size is 8192 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   120      IfxDma_ChannelIncrementCircular_16384 = 14,  /**< \brief circular buffer size is 16384 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   121      IfxDma_ChannelIncrementCircular_32768 = 15   /**< \brief circular buffer size is 32768 byte */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   122  } IfxDma_ChannelIncrementCircular;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   123  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   124  /** \brief DMA incrementation direction definition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   125   * Definition in Ifx_DMA.CH[64].ADICR.B.INCS
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   126   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   127  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   128  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   129      IfxDma_ChannelIncrementDirection_negative = 0,  /**< \brief pointer is decremented */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   130      IfxDma_ChannelIncrementDirection_positive = 1   /**< \brief pointer is incremented */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   131  } IfxDma_ChannelIncrementDirection;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   132  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   133  /** \brief DMA incrementation definition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   134   * Definition in Ifx_DMA.CH[64].ADICR.B.SMF
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   135   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   136  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   137  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   138      IfxDma_ChannelIncrementStep_1   = 0, /**< \brief increment by 1 width */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   139      IfxDma_ChannelIncrementStep_2   = 1, /**< \brief increment by 2 width */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   140      IfxDma_ChannelIncrementStep_4   = 2, /**< \brief increment by 4 width */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   141      IfxDma_ChannelIncrementStep_8   = 3, /**< \brief increment by 8 width */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   142      IfxDma_ChannelIncrementStep_16  = 4, /**< \brief increment by 16 width */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   143      IfxDma_ChannelIncrementStep_32  = 5, /**< \brief increment by 32 width */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   144      IfxDma_ChannelIncrementStep_64  = 6, /**< \brief increment by 64 width */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   145      IfxDma_ChannelIncrementStep_128 = 7  /**< \brief increment by 128 width */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   146  } IfxDma_ChannelIncrementStep;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   147  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   148  /** \brief Channel Transfer Interrupt generation mechanism.
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   149   * Definition in Ifx_DMA.CH[64].ADICR.B.INTCT (bit 0)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   150   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   151  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   152  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   153      IfxDma_ChannelInterruptControl_thresholdLimitMatch      = 0, /**< \brief interrupt when transfer count (TCOUNT) equals the threshold limit (IRDV) */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   154      IfxDma_ChannelInterruptControl_transferCountDecremented = 1  /**< \brief interrupt when transfer count (TCOUNT) is decremented */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   155  } IfxDma_ChannelInterruptControl;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   156  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   157  /** \brief DMA transfer definition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   158   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.BLKM and Ifx_DMA.BLK1.ME.CHCR.B.BLKM
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   159   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   160  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   161  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   162      IfxDma_ChannelMove_1  = 0,  /**< \brief 1 DMA move per DMA transfer */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   163      IfxDma_ChannelMove_2  = 1,  /**< \brief 2 DMA move per DMA transfer */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   164      IfxDma_ChannelMove_4  = 2,  /**< \brief 4 DMA move per DMA transfer */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   165      IfxDma_ChannelMove_8  = 3,  /**< \brief 8 DMA move per DMA transfer */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   166      IfxDma_ChannelMove_16 = 4,  /**< \brief 16 DMA move per DMA transfer */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   167      IfxDma_ChannelMove_3  = 5,  /**< \brief 3 DMA move per DMA transfer */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   168      IfxDma_ChannelMove_5  = 6,  /**< \brief 5 DMA move per DMA transfer */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   169      IfxDma_ChannelMove_9  = 7   /**< \brief 9 DMA move per DMA transfer */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   170  } IfxDma_ChannelMove;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   171  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   172  /** \brief DMA move size definition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   173   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHDW and Ifx_DMA.BLK1.ME.CHCR.B.CHDW
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   174   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   175  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   176  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   177      IfxDma_ChannelMoveSize_8bit   = 0,  /**< \brief 1 DMA move is 8 bit wide */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   178      IfxDma_ChannelMoveSize_16bit  = 1,  /**< \brief 1 DMA move is 16 bit wide */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   179      IfxDma_ChannelMoveSize_32bit  = 2,  /**< \brief 1 DMA move is 32 bit wide */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   180      IfxDma_ChannelMoveSize_64bit  = 3,  /**< \brief 1 DMA move is 64 bit wide */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   181      IfxDma_ChannelMoveSize_128bit = 4,  /**< \brief 1 DMA move is 128 bit wide */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   182      IfxDma_ChannelMoveSize_256bit = 5   /**< \brief 1 DMA move is 256 bit wide */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   183  } IfxDma_ChannelMoveSize;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   184  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   185  /** \brief DMA operation mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   186   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHMODE and Ifx_DMA.BLK1.ME.CHCR.B.CHMODE
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   187   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   188  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   189  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   190      IfxDma_ChannelOperationMode_single     = 0, /**< \brief channel disabled after transaction */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   191      IfxDma_ChannelOperationMode_continuous = 1  /**< \brief channel stays enabled after transaction */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   192  } IfxDma_ChannelOperationMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   193  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   194  /** \brief Pattern detection selection
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   195   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PATSEL and Ifx_DMA.BLK1.ME.CHCR.B.PATSEL
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   196   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   197  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   198  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   199      IfxDma_ChannelPattern_0_disable = 0,  /**< \brief Pattern detect 0 disabled */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   200      IfxDma_ChannelPattern_0_mode1   = 1,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   201      IfxDma_ChannelPattern_0_mode2   = 2,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   202      IfxDma_ChannelPattern_0_mode3   = 3,  /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] of previous DMA read move */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   203      IfxDma_ChannelPattern_1_disable = 4,  /**< \brief Pattern detect 1 disabled */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   204      IfxDma_ChannelPattern_1_mode1   = 5,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   205      IfxDma_ChannelPattern_1_mode2   = 6,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   206      IfxDma_ChannelPattern_1_mode3   = 7   /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] of previous DMA read move */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   207  } IfxDma_ChannelPattern;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   208  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   209  /** \brief Channel Priority definition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   210   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   211  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   212  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   213      IfxDma_ChannelPriority_low    = 0,  /**< \brief low priority */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   214      IfxDma_ChannelPriority_medium = 1,  /**< \brief medium priority */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   215      IfxDma_ChannelPriority_high   = 2   /**< \brief high priority */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   216  } IfxDma_ChannelPriority;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   217  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   218  /** \brief DMA request mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   219   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.RROAT and Ifx_DMA.BLK1.ME.CHCR.B.RROAT
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   220   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   221  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   222  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   223      IfxDma_ChannelRequestMode_oneTransferPerRequest         = 0, /**< \brief a request initiates a single transfer */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   224      IfxDma_ChannelRequestMode_completeTransactionPerRequest = 1  /**< \brief a request initiates a complete transaction */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   225  } IfxDma_ChannelRequestMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   226  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   227  /** \brief DMA request selection
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   228   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PRSEL and Ifx_DMA.BLK1.ME.CHCR.B.PRSEL
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   229   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   230  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   231  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   232      IfxDma_ChannelRequestSource_peripheral = 0,  /**< \brief Transfer Request via Hardware Trigger */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   233      IfxDma_ChannelRequestSource_daisyChain = 1   /**< \brief Transfer Request via next (higher priority) channel */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   234  } IfxDma_ChannelRequestSource;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   235  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   236  /** \brief shadow definition definition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   237   * Definition in Ifx_DMA.CH[64].ADICR.B.SHCT
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   238   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   239  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   240  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   241      IfxDma_ChannelShadow_none                                 = 0,   /**< \brief shadow address register not used. Source and destination address register are written directly */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   242      IfxDma_ChannelShadow_src                                  = 1,   /**< \brief Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   243      IfxDma_ChannelShadow_dst                                  = 2,   /**< \brief Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   244      IfxDma_ChannelShadow_srcDirectWrite                       = 5,   /**< \brief Shadow address used for source buffering. When writing to SADRz, the address is buffered in SHADRz and transferred to SADRz with the start of the next DMA transaction */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   245      IfxDma_ChannelShadow_dstDirectWrite                       = 6,   /**< \brief Shadow address used for destination buffering. When writing to DADRz, the address is buffered in SHADRz and transferred to DADRz with the start of the next DMA transaction */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   246      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch        = 8,   /**< \brief Software switch only. Shadow address used for double buffering */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   247      IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch      = 9,   /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   248      IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch   = 10,  /**< \brief Software switch only. Shadow address used for double buffering */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   249      IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch = 11,  /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   250      IfxDma_ChannelShadow_linkedList                           = 12,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 8 X words in the corresponding DMARAM channel z */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   251      IfxDma_ChannelShadow_accumulatedLinkedList                = 13,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 6 X words in the corresponding DMARAM channel z */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   252      IfxDma_ChannelShadow_safeLinkedList                       = 14,  /**< \brief The DMA controller reads a DMA channel transaction control set. The Linked List only proceeds with the next DMA transaction if the existing SDCRC checksum matches the expected SDCRC checksum in the loaded from the new DMA transaction control set */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   253      IfxDma_ChannelShadow_conditionalLinkedList                = 15   /**< \brief Shadow address register (MExSHADR) and source and destination address CRC register (MExSDCRC) are used as address pointers to a Linked List. The selection of the address pointer is determined by DMA channel pattern detection conditions */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   254  } IfxDma_ChannelShadow;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   255  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   256  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   257  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   258      IfxDma_HardwareResourcePartition_0 = 0,      /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   259      IfxDma_HardwareResourcePartition_1,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   260      IfxDma_HardwareResourcePartition_2,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   261      IfxDma_HardwareResourcePartition_3           /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   262  } IfxDma_HardwareResourcePartition;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   263  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   264  /** \brief DMA move engine definition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   265   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   266  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   267  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   268      IfxDma_MoveEngine_0 = 0,  /**< \brief first move engine */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   269      IfxDma_MoveEngine_1 = 1   /**< \brief second move engine */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   270  } IfxDma_MoveEngine;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   271  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   272  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   273   * Definition in Ifx_DMA.CLC.B.EDIS
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   274   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   275  typedef enum
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   276  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   277      IfxDma_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   278      IfxDma_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   279  } IfxDma_SleepMode;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   280  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   281  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   282  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   283  /** \addtogroup IfxLld_Dma_Std_Reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   284   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   285  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   286  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   287  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   288  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   289  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   290  /** \brief Return the status of a DMA channel (reset / not reset)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   291   * This API needs to be used after the IfxDma_resetChannel()
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   292   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   293   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   294   * \return TRUE if the channel is reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   295   * FALSE if the channel is not reset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   296   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   297   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   298   *      // check whether the channel is reset or not and also the hardware trigger disabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   299   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   300   *      if (IfxDma_isChannelReset(chn[0].dma, chn[0].channelId) &&
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   301   *              (!IfxDma_isChannelTransactionEnabled(chn[0].dma, chn[0].channelId))) {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   302   *              // Dma is out of RESET and there is no hardware request enabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   303   *              IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   304   *      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   305   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   306   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   307   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   308  IFX_INLINE boolean IfxDma_isChannelReset(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   309  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   310  /** \brief Reset the channel
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   311   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   312   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   313   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   314   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   315   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   316   *      // Apply reset to the channel
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   317   *      IfxDma_resetChannel(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   318   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   319   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   320   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   321  IFX_INLINE void IfxDma_resetChannel(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   322  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   323  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   324  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   325  /** \addtogroup IfxLld_Dma_Std_Channel_Transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   326   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   327  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   328  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   329  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   330  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   331  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   332  /** \brief Clear the channel transaction request lost flag status
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   333   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   334   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   335   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   336   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   337   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   338   *      // Clear the channel transaction request lost flag status
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   339   *      IfxDma_clearChannelTransactionRequestLost(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   340   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   341   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   342   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   343  IFX_INLINE void IfxDma_clearChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   344  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   345  /** \brief Disable a DMA channel hardware transaction request
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   346   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   347   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   348   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   349   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   350   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   351   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   352   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   353  IFX_INLINE void IfxDma_disableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   354  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   355  /** \brief Disable the generation of a channel transaction lost error interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   356   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   357   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   358   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   359   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   360   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   361   *      // Disable the transaction request lost interrupt for given channel
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   362   *      IfxDma_disableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   363   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   364   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   365   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   366  IFX_INLINE void IfxDma_disableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   367  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   368  /** \brief Enable a DMA channel hardware transaction request
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   369   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   370   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   371   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   372   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   373   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   374   *      unsigned *src = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   375   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   376   *              IfxSrc_setRequest(src);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   377   *      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   378   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   379   *      // Do not restrict the hardware triggering to only one transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   380   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   381   *      IfxDma_setChannelContinuousMode(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   382   *      IfxDma_setChannelContinuousMode(chn[1].dma, chn[1].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   383   *      IfxDma_setChannelContinuousMode(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   384   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   385   *      // Check for end of transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   386   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   387   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   388   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   389   *      // Enable the hardware trigger for channel 3
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   390   *      IfxDma_enableChannelTransaction(chn[3].dma, chn[3].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   391   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   392   *      // Disable the hardware trigger for channel 2
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   393   *      IfxDma_disableChannelTransaction(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   394   *      // Hardware triggers for second time
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   395   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   396   *      unsigned *SRc = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   397   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   398   *              IfxSrc_setRequest(src);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   399   *      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   400   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   401   *      // Restrict the hardware triggering to only one transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   402   *      IfxDma_setChannelSingleMode(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   403   *      IfxDma_setChannelSingleMode(chn[1].dma, chn[1].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   404   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   405   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   406   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   407  IFX_INLINE void IfxDma_enableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   408  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   409  /** \brief Enable the generation of  a channel transaction lost error interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   410   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   411   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   412   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   413   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   414   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   415   *      // Enable the transaction request lost interrupt for given channel
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   416   *      IfxDma_enableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   417   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   418   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   419   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   420  IFX_INLINE void IfxDma_enableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   421  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   422  /** \brief Check the channel transaction request lost flag status
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   423   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   424   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   425   * \return TRUE if the TRL is set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   426   * FALSE if the TRL is not set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   427   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   428   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   429   *      boolean trlFlag;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   430   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   431   *      // Check whether the channel transaction request lost flag is set or not
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   432   *      trlFlag = IfxDma_getChannelTransactionRequestLost(chn[0].dma, chn[0].channelId));
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   433   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   434   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   435   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   436  IFX_INLINE boolean IfxDma_getChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   437  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   438  /** \brief Converts DMA circular range to circular code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   439   * \param range DMA circular range
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   440   * \return DMA circular code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   441   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   442  IFX_INLINE IfxDma_ChannelIncrementCircular IfxDma_getCircularRangeCode(uint16 range);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   443  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   444  /** \brief Return the hardware transaction request status of a DMA channel
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   445   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   446   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   447   * \return TRUE if the hardware transaction request is enabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   448   * FALSE if the hardware transaction request is disabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   449   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   450   * A coding example can be found in \ref IfxDma_isChannelReset
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   451   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   452   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   453  IFX_INLINE boolean IfxDma_isChannelTransactionEnabled(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   454  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   455  /** \brief Return the status of a DMA channel (transaction pending)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   456   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   457   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   458   * \return TRUE if a transaction request for the given channel is pending
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   459   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   460   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   461   *      // check for the channel request pending with the channel
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   462   *      if (IfxDma_isChannelTransactionPending(chn[0].dma, chn[0].channelId) == TRUE) {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   463   *              // There is channel request pending for channel 0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   464   *              result |= 0;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   465   *      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   466   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   467   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   468   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   469  IFX_INLINE boolean IfxDma_isChannelTransactionPending(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   470  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   471  /** \brief Sets the sensitivity of the module to sleep signal
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   472   * \param dma pointer to DMA registers
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   473   * \param mode mode selection (enable/disable)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   474   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   475   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   476  IFX_INLINE void IfxDma_setSleepMode(Ifx_DMA *dma, IfxDma_SleepMode mode);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   477  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   478  /** \brief Request a DMA channel transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   479   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   480   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   481   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   482   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   483   * A coding example can be found in \ref IfxDma_Dma_startChannelTransaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   484   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   485   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   486  IFX_INLINE void IfxDma_startChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   487  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   488  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   489  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   490  /** \addtogroup IfxLld_Dma_Std_Move_Engine
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   491   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   492  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   493  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   494  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   495  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   496  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   497  /** \brief Clear the DMA error status flags
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   498   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   499   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   500   * \param mask value holds the bits to clear or mask
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   501   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   502   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   503   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   504   *      // Clear the status of the error flags (as defined in _Impl/IfxDma_cfg.h)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   505   *      IfxDma_clearErrorFlags(chn[0].dma,IfxDma_MoveEngine_1,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   506   *                                                  IFXDMA_ERROR_S |    // move engine source error
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   507   *                                                  IFXDMA_ERROR_D |    // move engine destination error
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   508   *                                                  IFXDMA_ERROR_SPB |  // bus error on SPB
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   509   *                                                  IFXDMA_ERROR_SRI |  // bus error on SRI
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   510   *                                                  IFXDMA_ERROR_RAM |  // RAM error
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   511   *                                                  IFXDMA_ERROR_SLL |  // safe linked list CRC checksum error
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   512   *                                                  IFXDMA_ERROR_DLL);  // failed linked list load error
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   513   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   514   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   515   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   516  IFX_INLINE void IfxDma_clearErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine, uint32 mask);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   517  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   518  /** \brief Disable the generation of a Move engine destination error interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   519   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   520   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   521   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   522   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   523   * A coding example can be found in \ref IfxDma_disableMoveEngineSourceError
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   524   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   525   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   526  IFX_INLINE void IfxDma_disableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   527  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   528  /** \brief Disable the generation of a Move engine source error interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   529   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   530   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   531   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   532   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   533   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   534   *      // Disable the move engine source and destination move errors
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   535   *      IfxDma_disableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   536   *      IfxDma_disableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   537   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   538   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   539   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   540  IFX_INLINE void IfxDma_disableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   541  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   542  /** \brief Enable the generation of a Move engine destination error interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   543   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   544   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   545   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   546   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   547   * A coding example can be found in \ref IfxDma_enableMoveEngineSourceError
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   548   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   549   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   550  IFX_INLINE void IfxDma_enableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   551  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   552  /** \brief Enable the generation of a Move engine source error interrupt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   553   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   554   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   555   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   556   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   557   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   558   *      // Enable the move engine source and destination move errors
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   559   *      IfxDma_enableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   560   *      IfxDma_enableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   561   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   562   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   563   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   564  IFX_INLINE void IfxDma_enableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   565  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   566  /** \brief Return the DMA error status flags
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   567   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   568   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   569   * \return the content of the DMA.ERRSR register
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   570   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   571   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   572   *      uint32 errorFlags = 0;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   573   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   574   *      // Get the status of the error flags of move engine
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   575   *      errorFlags = IfxDma_getErrorFlags(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   576   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   577   *      if( errorFlags & IFXDMA_ERROR_S ) {   // move engine source error
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   578   *              }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   579   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   580   *      if( errorFlags & IFXDMA_ERROR_D ) {   // move engine destination error
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   581   *           // ...
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   582   *           }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   583   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   584   *      if( errorFlags & IFXDMA_ERROR_SPB ) { // bus error on SPB
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   585   *           // ...
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   586   *           }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   587   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   588   *      if( errorFlags & IFXDMA_ERROR_SRI ) { // bus error on SRI
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   589   *           // ...
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   590   *           }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   591   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   592   *      if( errorFlags & IFXDMA_ERROR_RAM ) { // RAM error
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   593   *           // ...
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   594   *           }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   595   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   596   *      if( errorFlags & IFXDMA_ERROR_SLL ) { // safe linked list CRC checksum error
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   597   *           // ...
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   598   *           }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   599   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   600   *      if( errorFlags & IFXDMA_ERROR_DLL ) { // failed linked list load error
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   601   *           // ...
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   602   *           }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   603   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   604   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   605   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   606  IFX_INLINE uint32 IfxDma_getErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   607  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   608  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   609  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   610  /** \addtogroup IfxLld_Dma_Std_Channel_Configure
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   611   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   612  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   613  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   614  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   615  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   616  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   617  /** \brief Get a channel source address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   618   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   619   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   620   * \return Actual channel destination address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   621   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   622   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   623   *      uint32 destAddr = IfxDma_getChannelDestinationAddress(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   624   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   625   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   626   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   627   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   628  IFX_INLINE uint32 IfxDma_getChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   629  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   630  /** \brief Get a channel source address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   631   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   632   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   633   * \return Actual channel source address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   634   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   635   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   636   *      uint32 sourceAddr = IfxDma_getChannelSourceAddress(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   637   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   638   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   639   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   640  IFX_INLINE uint32 IfxDma_getChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   641  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   642  /** \brief Return the DMA channel suspend Mode status
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   643   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   644   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   645   * \return Channel Suspend Mode or Frozen State Active status (1- DMA channel is in channel suspend mode or frozen state)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   646   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   647  IFX_INLINE boolean IfxDma_getChannelSuspendModeStatus(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   648  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   649  /** \brief Return remaining DMA transfer count
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   650   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   651   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   652   * \return Remaining DMA transfer count
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   653   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   654   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   655   *      // Wait till transfer count (TCOUNT) becomes 0
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   656   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   657   *      bool notFinished;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   658   *      do {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   659   *              notFinished = false;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   660   *                      if( IfxDma_getChannelTransferCount(chn[0].dma, chn[0].channelId) ) {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   661   *                              notFinished = true;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   662   *                              break;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   663   *                      }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   664   *      } while( notFinished );
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   665   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   666   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   667   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   668  IFX_INLINE uint32 IfxDma_getChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   669  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   670  /** \brief get the time stamp
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   671   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   672   * \return the current time stamp
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   673   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   674   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   675   *      uint32 timestamp = IfxDma_getTimestamp(chn[0].dma);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   676   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   677   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   678   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   679  IFX_INLINE uint32 IfxDma_getTimestamp(Ifx_DMA *dma);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   680  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   681  /** \brief Configure the move count for each DMA channel transfer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   682   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   683   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   684   * \param blockMode value holds the number of moves with in a DMA transfer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   685   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   686   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   687   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   688   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   689   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   690  IFX_INLINE void IfxDma_setChannelBlockMode(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMove blockMode);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   691  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   692  /** \brief Configure a DMA channel to "continous transaction mode"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   693   * After a transaction, the hardware request transaction remain enabled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   694   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   695   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   696   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   697   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   698   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   699   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   700   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   701  IFX_INLINE void IfxDma_setChannelContinuousMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   702  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   703  /** \brief Configure the destination address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   704   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   705   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   706   * \param address is the Initial address of the destination pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   707   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   708   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   709   * A coding example can be found in \ref IfxDma_setChannelSourceAddress
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   710   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   711   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   712  IFX_INLINE void IfxDma_setChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, void *address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   713  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   714  /** \brief Configure a DMA channel destination pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   715   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   716   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   717   * \param incStep Specifies the pointer incrementation step
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   718   * \param direction Specifies the incrementation direction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   719   * \param size Specifies the size of the circular buffer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   720   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   721   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   722   * A coding example can be found in \ref IfxDma_setChannelSourceIncrementStep
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   723   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   724   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   725  IFX_INLINE void IfxDma_setChannelDestinationIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   726  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   727  /** \brief Configure a DMA channel move
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   728   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   729   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   730   * \param moveSize value holds the opcode or size of data of individual moves with in a DMA transfer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   731   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   732   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   733   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   734   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   735   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   736  IFX_INLINE void IfxDma_setChannelMoveSize(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMoveSize moveSize);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   737  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   738  /** \brief Configure a DMA channel shadow pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   739   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   740   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   741   * \param shadow Specifies the shadow pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   742   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   743   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   744   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   745   *      // Push the shadow mode into double buffer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   746   *      IfxDma_setChannelShadow(chn[0].dma, chn[0].channelId,
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   747   *      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   748   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   749   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   750   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   751  IFX_INLINE void IfxDma_setChannelShadow(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelShadow shadow);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   752  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   753  /** \brief Configure a DMA channel to "single transaction mode"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   754   * After a transaction, the hardware request transaction is disabled, and must be set by software again
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   755   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   756   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   757   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   758   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   759   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   760   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   761   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   762  IFX_INLINE void IfxDma_setChannelSingleMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   763  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   764  /** \brief Configure a DMA channel to "single transaction mode"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   765   * One transfer request starts a complete DMA transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   766   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   767   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   768   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   769   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   770   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   771   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   772   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   773  IFX_INLINE void IfxDma_setChannelSingleTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   774  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   775  /** \brief Configure a DMA channel to "single transfer mode"
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   776   * A transfer request is required for each transfer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   777   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   778   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   779   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   780   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   781   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   782   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   783   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   784  IFX_INLINE void IfxDma_setChannelSingleTransfer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   785  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   786  /** \brief Configure the source address
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   787   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   788   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   789   * \param address is the Initial address of the source pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   790   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   791   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   792   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   793   *      // Check for the end of current transaction and before trigger the channel request for
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   794   *      // for another channel, re configure the source and destination addresses
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   795   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   796   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[1].dma, chn[1].channelId)));
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   797   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   798   *      // Re-Program the source address for the channel 2
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   799   *      IfxDma_setChannelSourceAddress(chn[2].dma, chn[2].channelId,Sadr);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   800   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   801   *      // Re-Program the destination address for channel 2
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   802   *      IfxDma_setChannelDestinationAddress(chn[2].dma, chn[2].channelId,Dadr);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   803   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   804   *      // Start DMA transaction for channel 2
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   805   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   806   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   807   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   808   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   809  IFX_INLINE void IfxDma_setChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, const void *address);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   810  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   811  /** \brief Configure a DMA channel source pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   812   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   813   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   814   * \param incStep Specifies the pointer incrementation step
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   815   * \param direction Specifies the incrementation direction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   816   * \param size Specifies the size of the circular buffer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   817   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   818   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   819   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   820   *      // Re-program the source and destination circular buffer control fields
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   821   *      IfxDma_setChannelSourceIncrementStep(chn[0].dma,  chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   822   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   823   *      IfxDma_setChannelDestinationIncrementStep(chn[0].dma, chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   824   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   825   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   826   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   827  IFX_INLINE void IfxDma_setChannelSourceIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   828  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   829  /** \brief Configure a DMA channel suspend enable
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   830   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   831   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   832   * \param enable enable (1) / disable (0)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   833   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   834   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   835  IFX_INLINE void IfxDma_setChannelSuspendEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId, boolean enable);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   836  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   837  /** \brief Configure the move count of a DMA channel transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   838   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   839   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   840   * \param transferCount value holds the DMA transfers within a transaction (1..16383; 0 handled like 1 transaction)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   841   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   842   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   843   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   844   *      // Start DMA transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   845   *      IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   846   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   847   *      // Wait till end of transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   848   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   849   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   850   *      // Change the TREL configuration for channel 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   851   *      IfxDma_setChannelTransferCount(chn[1].dma, chn[1].channelId,0x6);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   852   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   853   *      // Change the BLKM configuration for channel 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   854   *      IfxDma_setChannelBlockMode(chn[1].dma, chn[1].channelId,IfxDma_ChannelMove_3);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   855   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   856   *      // Change the Move size configuration for channel 1
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   857   *      IfxDma_setChannelMoveSize(chn[1].dma, chn[1].channelId,IfxDma_ChannelMoveSize_64bit);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   858   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   859   *      // Pull down the channel pending request after the first transfer is initiated
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   860   *      IfxDma_setChannelSingleTransfer(chn[1].dma, chn[1].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   861   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   862   *      // Pull down the channel pending request after the transaction gets over
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   863   *      IfxDma_setChannelSingleTransaction(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   864   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   865   *      // Start DMA transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   866   *      IfxDma_Dma_startChannelTransaction(&chn[1]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   867   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   868   *      // Start DMA transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   869   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   870   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   871   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   872   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   873  IFX_INLINE void IfxDma_setChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint32 transferCount);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   874  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   875  /** \brief Configure the shadow pointer register to read only
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   876   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   877   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   878   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   879   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   880   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   881   *      // Disable the shadow mode to come out of double buffer mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   882   *      IfxDma_writeChannelShadowDisable(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   883   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   884   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   885   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   886  IFX_INLINE void IfxDma_writeChannelShadowDisable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   887  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   888  /** \brief Configure the shadow pointer register to write-able
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   889   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   890   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   891   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   892   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   893   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   894   *      // Enable the shadow mode to come out of double buffer mode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   895   *      IfxDma_writeChannelShadowEnable(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   896   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   897   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   898   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   899  IFX_INLINE void IfxDma_writeChannelShadowEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   900  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   901  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   902  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   903  /** \addtogroup IfxLld_Dma_Std_Channel_Halt
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   904   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   905  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   906  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   907  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   908  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   909  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   910  /** \brief Clear channel halt request and aknowledgement
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   911   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   912   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   913   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   914   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   915   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   916   *      // Quit the halt mode of operation
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   917   *      IfxDma_clearChannelHalt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   918   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   919   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   920   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   921  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   922  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   923  /** \brief Get channel halt aknowledgement
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   924   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   925   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   926   * \return halt aknowledgement
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   927   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   928   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   929   *      // Check for the channel halt aknowledgement
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   930   *      while(!(IfxDma_getChannelHalt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   931   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   932   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   933   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   934  IFX_INLINE boolean IfxDma_getChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   935  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   936  /** \brief setting channel halt request
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   937   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   938   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   939   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   940   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   941   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   942   *      // Halt the channel processing
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   943   *      IfxDma_setChannelHalt(chn[0].dma,chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   944   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   945   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   946   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   947  IFX_INLINE void IfxDma_setChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   948  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   949  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   950  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   951  /** \addtogroup IfxLld_Dma_Std_Double_Buffer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   952   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   953  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   954  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   955  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   956  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   957  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   958  /** \brief get information on buffer being read by software and clear the notification flag
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   959   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   960   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   961   * \return TRUE  if one of the buffers is being read by software
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   962   * FALSE if one of the buffers is already read by software
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   963   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   964   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   965   *      // Check the buffer being read (Double buffer operation mode)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   966   *      while(!(IfxDma_getDoubleBufferRead(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   967   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   968   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   969   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   970  IFX_INLINE boolean IfxDma_getDoubleBufferRead(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   971  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   972  /** \brief get Double buffer selection
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   973   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   974   * \param channelId channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   975   * \return TRUE if buffer 1 is being filled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   976   * FALSE if buffer 0 is being filled
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   977   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   978   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   979   *      boolean buffer_being_filled;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   980   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   981   *      // Check the buffer being filled (Double buffer operation mode)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   982   *      buffer_being_filled = IfxDma_getDoubleBufferSelection(chn[0].dma, chn[0].channelId));
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   983   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   984   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   985   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   986  IFX_INLINE boolean IfxDma_getDoubleBufferSelection(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   987  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   988  /** \brief keeps the double buffer active
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   989   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   990   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   991   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   992   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   993   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   994   *      IfxDma_keepDoubleBufferActive(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   995   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   996   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   997   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   998  IFX_INLINE void IfxDma_keepDoubleBufferActive(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   999  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1000  /** \brief Double buffer switch application
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1001   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1002   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1003   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1004   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1005   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1006   *      // Apply software buffer switch
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1007   *      IfxDma_switchDoubleBuffer(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1008   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1009   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1010   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1011  IFX_INLINE void IfxDma_switchDoubleBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1012  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1013  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1014  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1015  /** \addtogroup IfxLld_Dma_Std_Interrupts
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1016   * \{ */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1017  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1018  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1019  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1020  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1021  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1022  /** \brief Clear a channel transfer interrupt flag
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1023   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1024   * \param channelId channel for which the interrupt flag should be cleared
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1025   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1026   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1027   * see Dma.INTSR
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1028   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1029   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1030  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1031  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1032  /** \brief Disable channel interrupt trigger
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1033   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1034   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1035   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1036   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1037   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1038   * IfxDma_disableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1039   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1040   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1041   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1042  IFX_INLINE void IfxDma_disableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1043  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1044  /** \brief Enable channel interrupt trigger
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1045   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1046   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1047   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1048   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1049   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1050   * IfxDma_enableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1051   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1052   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1053   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1054  IFX_INLINE void IfxDma_enableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1055  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1056  /** \brief Return and clear a channel transfer interrupt flag
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1057   * The flag is automatically cleared with the call to this function
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1058   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1059   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1060   * \return TRUE if the interrupt flag is set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1061   * FALSE if the interrupt flag is not set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1062   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1063   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1064   *      // wait for the end of transaction for intended channel by checking the channel interrupt flag
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1065   *      // and clear it once it is set and checked
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1066   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1067   *      // Wait till end of the transaction
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1068   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[2].dma, chn[2].channelId)));
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1069   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1070   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1071   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1072  IFX_INLINE boolean IfxDma_getAndClearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1073  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1074  /** \brief Returns and clears the pattern detection interrupt flag
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1075   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1076   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1077   * \return TRUE  if pattern detection for a given channel is found
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1078   * FALSE if pattern detection for a given channel is not found
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1079   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1080   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1081   *      // wait till pattern match is found for given channel
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1082   *      // and clear it once it is set and checked
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1083   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1084   *      // Wait for the pattern detection
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1085   *      while(!(IfxDma_getAndClearChannelPatternDetectionInterrupt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1086   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1087   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1088   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1089  IFX_INLINE boolean IfxDma_getAndClearChannelPatternDetectionInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1090  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1091  /** \brief Returns and clears the status of channel wrap destination buffer interrupt trigger flag
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1092   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1093   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1094   * \return TRUE  if wrap destination buffer interrupt trigger flag is set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1095   * FALSE if wrap destination buffer interrupt trigger flag is not set or get cleared already
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1096   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1097   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1098   *      // wait for the destination buffer wrap interrupt flag
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1099   *      // and clear it once it is set and checked
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1100   *      boolean destinationWrapFlag;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1101   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1102   *      destinationWrapFlag = IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1103   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1104   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1105   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1106  IFX_INLINE boolean IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1107  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1108  /** \brief Returns and clears the status of channel wrap source buffer interrupt trigger flag
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1109   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1110   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1111   * \return TRUE  if wrap source buffer interrupt trigger flag is set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1112   * FALSE if wrap source buffer interrupt trigger flag is not set or get cleared already
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1113   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1114   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1115   *      // wait for the source buffer wrap interrupt flag
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1116   *      // and clear it once it is set and checked
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1117   *      boolean sourceWrapFlag;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1118   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1119   *      sourceWrapFlag = IfxDma_getAndClearChannelWrapSourceBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1120   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1121   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1122   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1123  IFX_INLINE boolean IfxDma_getAndClearChannelWrapSourceBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1124  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1125  /** \brief Return a channel transfer interrupt flag
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1126   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1127   * \param channelId channel for which the interrupt flag should be returned
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1128   * \return TRUE if the interrupt flag is set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1129   * FALSE if the interrupt flag is not set
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1130   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1131   * see Dma.INTSR
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1132   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1133   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1134  IFX_INLINE boolean IfxDma_getChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1135  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1136  /** \brief Returns whether the old value of pattern detection corresponding pattern comparison operation found a pattern match in previous DMA * read move or not
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1137   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1138   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1139   * \return TRUE if corresponding pattern comparison operation found a pattern match in previous DMA read move or not
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1140   * FALSE if corresponding pattern comparison operation did not find a pattern match in previous DMA read move
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1141   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1142   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1143   *      boolean patternDetectOldVal;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1144   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1145   *      // Check the old value of the pattern detection
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1146   *      patternDetectOldVal = IfxDma_getChannelPatternDetectionOldValue(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1147   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1148   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1149   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1150  IFX_INLINE boolean IfxDma_getChannelPatternDetectionOldValue(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1151  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1152  /** \brief Returns the SRC pointer for given DMA channel
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1153   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1154   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1155   * \return SRC pointer for given DMA channel
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1156   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1157   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1158   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1159   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1160   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1161   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1162  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getSrcPointer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1163  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1164  /** \brief Setting of channel interrupt service request by software
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1165   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1166   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1167   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1168   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1169   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1170   *      // Set the channel interrupt service request through software
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1171   *      IfxDma_setChannelInterruptServiceRequest(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1172   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1173   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1174   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1175  IFX_INLINE void IfxDma_setChannelInterruptServiceRequest(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1176  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1177  /** \} */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1178  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1179  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1180  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1181  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1182  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1183  /** \brief Configure the hardware resource partition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1184   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1185   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1186   * \param resourcePartition Hardware resource partition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1187   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1188   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1189   * \code
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1190   *      // Set the required hardware resource partition
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1191   *      IfxDma_setChannelHardwareResourcePartition(chn[0].dma, chn[0].channelId,setChannelHardwareResourcePartition);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1192   * \endcode
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1193   *
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1194   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1195  IFX_INLINE void IfxDma_setChannelHardwareResourcePartition(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_HardwareResourcePartition resourcePartition);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1196  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1197  /** \brief Sets the Interrupt control value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1198   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1199   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1200   * \param value Interrupt control value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1201   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1202   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1203  IFX_INLINE void IfxDma_setInterruptControlValue(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint8 value);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1204  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1205  /** \brief Sets the Circular Buffer Destination Length
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1206   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1207   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1208   * \param length Circular Buffer Destination Length
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1209   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1210   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1211  IFX_INLINE void IfxDma_setCircularBufferDestinationLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1212  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1213  /** \brief Sets the Circular Buffer Source Length
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1214   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1215   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1216   * \param length Circular Buffer Source Length
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1217   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1218   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1219  IFX_INLINE void IfxDma_setCircularBufferSourceLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1220  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1221  /** \brief Enable the Source Circular Buffer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1222   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1223   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1224   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1225   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1226  IFX_INLINE void IfxDma_enableSourceCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1227  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1228  /** \brief Enable the Destination Circular Buffer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1229   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1230   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1231   * \return None
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1232   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1233  IFX_INLINE void IfxDma_enableDestinationCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1234  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1235  /** \brief Returns the Data CRC
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1236   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1237   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1238   * \return The Data CRC value
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1239   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1240  IFX_INLINE uint32 IfxDma_getDataCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1241  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1242  /** \brief Returns the Source and Destination CRC
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1243   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1244   * \param channelId DMA channel number
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1245   * \return The source and destination CRC values
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1246   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1247  IFX_INLINE uint32 IfxDma_getSourceAndDestinationCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1248  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1249  /** \brief Returns the ERR pointer
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1250   * \param dma pointer to DMA module
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1251   * \return ERR pointer for given DMA
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1252   */
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1253  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getErrPointer(Ifx_DMA *dma);
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1254  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1255  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1256  /*---------------------Inline Function Implementations------------------------*/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1257  /******************************************************************************/
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1258  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1259  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1260  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1261      dma->TSR[channelId].B.HLTCLR = 1;
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1262  }
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1263  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1264  
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1265  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1266  {
; D:\infineon\test1\1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1267      dma->CH[channelId].CHCSR.B.CICH = 1;
	mul	d15,d0,#32
	addsc.a	a2,a15,d15,#0
	mul	d15,d0,#32
	addsc.a	a15,a15,d15,#0
.L444:
	ld.bu	d15,[a15]8223
.L445:
	or	d15,#4
	st.b	[a2]8223,d15
.L192:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   346  ---------------------------------
	movh.a	a15,#@his(mt9v03x_dma_int_num)
	lea	a15,[a15]@los(mt9v03x_dma_int_num)
	movh.a	a2,#@his(mt9v03x_dma_int_num)
	lea	a2,[a2]@los(mt9v03x_dma_int_num)
	ld.bu	d15,[a2]
.L446:
	add	d15,#1
	st.b	[a15],d15
.L447:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   347  void mt9v03x_dma(void)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   348  {
	movh.a	a15,#@his(mt9v03x_dma_int_num)
	lea	a15,[a15]@los(mt9v03x_dma_int_num)
	ld.bu	d15,[a15]
.L448:
	movh.a	a15,#@his(link_list_num)
	lea	a15,[a15]@los(link_list_num)
	ld.bu	d0,[a15]
.L449:
	jlt.u	d15,d0,.L37
.L450:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   349  	CLEAR_DMA_FLAG(MT9V03X_DMA_CH);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   350  	mt9v03x_dma_int_num++;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   351  
	movh.a	a15,#@his(mt9v03x_dma_int_num)
	lea	a15,[a15]@los(mt9v03x_dma_int_num)
.L451:
	mov	d15,#0
.L452:
	st.b	[a15],d15
.L453:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   352  	if(mt9v03x_dma_int_num >= link_list_num)
	movh.a	a15,#@his(mt9v03x_finish_flag)
	lea	a15,[a15]@los(mt9v03x_finish_flag)
.L454:
	mov	d15,#1
.L455:
	st.b	[a15],d15
.L456:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   353  	{
	mov	d4,#5
	call	dma_stop
.L37:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   354  		//采集完成
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   355  		mt9v03x_dma_int_num = 0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   356  		mt9v03x_finish_flag = 1;//一副图像从采集开始到采集结束耗时3.8MS左右(50FPS、188*120分辨率)
	ret
.L189:
	
__mt9v03x_dma_function_end:
	.size	mt9v03x_dma,__mt9v03x_dma_function_end-mt9v03x_dma
.L101:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X2.seekfree_sendimg_03x',code,cluster('seekfree_sendimg_03x')
	.sect	'.text.SEEKFREE_MT9V03X2.seekfree_sendimg_03x'
	.align	2
	
	.global	seekfree_sendimg_03x

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   357  		dma_stop(MT9V03X_DMA_CH);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   358  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   359  	}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   360  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   361  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   362  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   363  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   364  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   365  //  @brief      总钻风摄像头图像发送至上位机查看图像
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   366  //  @param      uartn			使用的串口号
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   367  //  @param      image			需要发送的图像地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   368  //  @param      width			图像的列
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   369  //  @param      height			图像的行
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   370  //  @return     void			
; Function seekfree_sendimg_03x
.L57:
seekfree_sendimg_03x:	.type	func
	mov	d15,d4
.L257:
	mov.aa	a15,a4
.L258:
	mov	e8,d6,d5
.L461:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   371  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   372  //  Sample usage:				
	mov	d5,#0
.L256:
	mov	d4,d15
	call	uart_putchar
.L255:
	mov	d5,#255
	mov	d4,d15
.L259:
	call	uart_putchar
.L260:
	mov	d5,#1
	mov	d4,d15
.L261:
	call	uart_putchar
.L262:
	mov	d5,#1
	mov	d4,d15
.L263:
	call	uart_putchar
.L264:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   373  //-------------------------------------------------------------------------------------------------------------------
	mul	d5,d8,d9
.L265:
	mov	d4,d15
.L266:
	mov.aa	a4,a15
.L268:
	call	uart_putbuff
.L267:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   374  void seekfree_sendimg_03x(UARTN_enum uartn, uint8 *image, uint16 width, uint16 height)
	ret
.L198:
	
__seekfree_sendimg_03x_function_end:
	.size	seekfree_sendimg_03x,__seekfree_sendimg_03x_function_end-seekfree_sendimg_03x
.L106:
	; End of function
	
	.sdecl	'.bss.SEEKFREE_MT9V03X2.mt9v03x_image',data,cluster('mt9v03x_image')
	.sect	'.bss.SEEKFREE_MT9V03X2.mt9v03x_image'
	.global	mt9v03x_image
	.align	4
mt9v03x_image:	.type	object
	.size	mt9v03x_image,22560
	.space	22560
	.sdecl	'.bss.SEEKFREE_MT9V03X2.receive',data,cluster('receive')
	.sect	'.bss.SEEKFREE_MT9V03X2.receive'
	.global	receive
receive:	.type	object
	.size	receive,3
	.space	3
	.sdecl	'.data.SEEKFREE_MT9V03X2.receive_num',data,cluster('receive_num')
	.sect	'.data.SEEKFREE_MT9V03X2.receive_num'
	.global	receive_num
receive_num:	.type	object
	.size	receive_num,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X2.uart_receive_flag',data,cluster('uart_receive_flag')
	.sect	'.bss.SEEKFREE_MT9V03X2.uart_receive_flag'
	.global	uart_receive_flag
uart_receive_flag:	.type	object
	.size	uart_receive_flag,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X2.link_list_num',data,cluster('link_list_num')
	.sect	'.bss.SEEKFREE_MT9V03X2.link_list_num'
	.global	link_list_num
link_list_num:	.type	object
	.size	link_list_num,1
	.space	1
	.sdecl	'.data.SEEKFREE_MT9V03X2.MT9V03X_CFG',data,cluster('MT9V03X_CFG')
	.sect	'.data.SEEKFREE_MT9V03X2.MT9V03X_CFG'
	.global	MT9V03X_CFG
	.align	2
MT9V03X_CFG:	.type	object
	.size	MT9V03X_CFG,36
	.half	1
	.space	2
	.half	2,450,3,50
	.half	4,188,5,120
	.half	6
	.space	2
	.half	7
	.space	2
	.half	8,32
	.space	4
	.sdecl	'.data.SEEKFREE_MT9V03X2.GET_CFG',data,cluster('GET_CFG')
	.sect	'.data.SEEKFREE_MT9V03X2.GET_CFG'
	.global	GET_CFG
	.align	2
GET_CFG:	.type	object
	.size	GET_CFG,32
	.half	1
	.space	2
	.half	2
	.space	2
	.half	3
	.space	2
	.half	4
	.space	2
	.half	5
	.space	2
	.half	6
	.space	2
	.half	7
	.space	2
	.half	8
	.space	2
	.sdecl	'.data.SEEKFREE_MT9V03X2.mt9v03x_finish_flag',data,cluster('mt9v03x_finish_flag')
	.sect	'.data.SEEKFREE_MT9V03X2.mt9v03x_finish_flag'
	.global	mt9v03x_finish_flag
mt9v03x_finish_flag:	.type	object
	.size	mt9v03x_finish_flag,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X2.mt9v03x_dma_int_num',data,cluster('mt9v03x_dma_int_num')
	.sect	'.bss.SEEKFREE_MT9V03X2.mt9v03x_dma_int_num'
	.global	mt9v03x_dma_int_num
mt9v03x_dma_int_num:	.type	object
	.size	mt9v03x_dma_int_num,1
	.space	1
	.calls	'mt9v03x_uart_callback','uart_query'
	.calls	'set_config','uart_putbuff'
	.calls	'set_config','systick_delay'
	.calls	'get_config','uart_putbuff'
	.calls	'get_version','uart_putbuff'
	.calls	'set_exposure_time','uart_putbuff'
	.calls	'set_mt9v03x_reg','uart_putbuff'
	.calls	'set_mt9v03x_reg','systick_delay'
	.calls	'mt9v03x_init','uart_init'
	.calls	'mt9v03x_init','get_config'
	.calls	'mt9v03x_init','set_config'
	.calls	'mt9v03x_init','gpio_init'
	.calls	'mt9v03x_init','IfxPort_getAddress'
	.calls	'mt9v03x_init','eru_dma_init'
	.calls	'mt9v03x_init','eru_init'
	.calls	'mt9v03x_vsync','IfxScuEru_clearEventFlag'
	.calls	'mt9v03x_vsync','dma_start'
	.calls	'mt9v03x_dma','dma_stop'
	.calls	'seekfree_sendimg_03x','uart_putchar'
	.calls	'seekfree_sendimg_03x','uart_putbuff'
	.calls	'mt9v03x_uart_callback','',0
	.calls	'set_config','',8
	.calls	'get_config','',8
	.calls	'get_version','',8
	.calls	'set_exposure_time','',8
	.calls	'set_mt9v03x_reg','',8
	.calls	'mt9v03x_init','',0
	.calls	'mt9v03x_vsync','',0
	.calls	'mt9v03x_dma','',0
	.extern	IfxPort_getAddress
	.extern	IfxScuEru_clearEventFlag
	.extern	camera_type
	.extern	systick_delay
	.extern	gpio_init
	.extern	eru_init
	.extern	eru_dma_init
	.extern	dma_stop
	.extern	dma_start
	.extern	uart_init
	.extern	uart_putchar
	.extern	uart_putbuff
	.extern	uart_query
	.calls	'seekfree_sendimg_03x','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L59:
	.word	122284
	.half	3
	.word	.L60
	.byte	4
.L58:
	.byte	1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L61
	.byte	2,1,1,3
	.word	141
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,61,17,1,1,5
	.byte	'fun',0,1,61,43
	.word	144
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,152,2,18
	.word	189
	.byte	1,1,5
	.byte	'a',0,1,152,2,44
	.word	201
	.byte	6,0,4
	.byte	'Ifx__stopPerfCounters',0,3,1,172,2,17,1,1,6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	313
	.byte	8
	.byte	'__ld64',0,3,2,135,1,19
	.word	287
	.byte	1,1,5
	.byte	'addr',0,2,135,1,32
	.word	319
	.byte	6,0,4
	.byte	'__st64',0,3,2,143,1,17,1,1,5
	.byte	'addr',0,2,143,1,30
	.word	319
	.byte	5
	.byte	'value',0,2,143,1,43
	.word	287
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,7
	.byte	'int',0,4,5
.L157:
	.byte	7
	.byte	'unsigned char',0,1,8,10
	.byte	'_Ifx_SRC_SRCR_Bits',0,4,45,16,4,11
	.byte	'SRPN',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	2,6,2,35,1,11
	.byte	'SRE',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'TOS',0,1
	.word	428
	.byte	2,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	428
	.byte	3,0,2,35,1,11
	.byte	'ECC',0,1
	.word	428
	.byte	6,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	428
	.byte	2,0,2,35,2,11
	.byte	'SRR',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'CLRR',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'SETR',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'IOV',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'IOVCLR',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'SWS',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'SWSCLR',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,4,70,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	445
	.byte	4,2,35,0,0,14
	.word	735
	.byte	3
	.word	774
	.byte	4
	.byte	'IfxSrc_clearRequest',0,3,3,250,1,17,1,1,5
	.byte	'src',0,3,250,1,60
	.word	779
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,6,241,8,16,4,11
	.byte	'ENDINIT',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	827
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	827
	.byte	16,0,2,35,0,0,12,6,247,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	843
	.byte	4,2,35,0,0
.L136:
	.byte	7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,6,250,8,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	2,6,2,35,0,11
	.byte	'IR0',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	428
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,6,255,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1001
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,6,137,9,16,4,11
	.byte	'AE',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	428
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,6,135,15,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1245
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU',0,6,175,15,25,12,13
	.byte	'CON0',0
	.word	939
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	1205
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	1436
	.byte	4,2,35,8,0,14
	.word	1476
	.byte	3
	.word	1539
	.byte	4
	.byte	'IfxScuWdt_clearCpuEndinitInline',0,3,5,181,3,17,1,1,5
	.byte	'watchdog',0,5,181,3,65
	.word	1544
	.byte	5
	.byte	'password',0,5,181,3,82
	.word	979
	.byte	6,0,4
	.byte	'IfxScuWdt_clearSafetyEndinitInline',0,3,5,204,3,17,1,1,5
	.byte	'password',0,5,204,3,59
	.word	979
	.byte	6,0,4
	.byte	'IfxScuWdt_setCpuEndinitInline',0,3,5,140,4,17,1,1,5
	.byte	'watchdog',0,5,140,4,63
	.word	1544
	.byte	5
	.byte	'password',0,5,140,4,80
	.word	979
	.byte	6,0,4
	.byte	'IfxScuWdt_setSafetyEndinitInline',0,3,5,163,4,17,1,1,5
	.byte	'password',0,5,163,4,57
	.word	979
	.byte	6,0,8
	.byte	'IfxScuWdt_getCpuWatchdogPasswordInline',0,3,5,227,3,19
	.word	979
	.byte	1,1,5
	.byte	'watchdog',0,5,227,3,74
	.word	1544
	.byte	6,0,8
	.byte	'IfxScuWdt_getSafetyWatchdogPasswordInline',0,3,5,253,3,19
	.word	979
	.byte	1,1,6,0,15,8,156,1,9,1,16
	.byte	'IfxCpu_ResourceCpu_0',0,0,16
	.byte	'IfxCpu_ResourceCpu_1',0,1,16
	.byte	'IfxCpu_ResourceCpu_none',0,2,0,8
	.byte	'IfxCpu_getCoreIndex',0,3,7,141,6,31
	.word	1954
	.byte	1,1,6,0
.L166:
	.byte	8
	.byte	'IfxCpu_areInterruptsEnabled',0,3,7,139,5,20
	.word	428
	.byte	1,1
.L167:
	.byte	6,0
.L163:
	.byte	8
	.byte	'IfxCpu_disableInterrupts',0,3,7,147,5,20
	.word	428
	.byte	1,1
.L164:
	.byte	17,6,0,0
.L174:
	.byte	4
	.byte	'IfxCpu_enableInterrupts',0,3,7,157,5,17,1,1
.L175:
	.byte	6,0,4
	.byte	'IfxCpu_forceDisableInterrupts',0,3,7,225,5,17,1,1,6,0
.L184:
	.byte	4
	.byte	'IfxCpu_restoreInterrupts',0,3,7,168,7,17,1,1
.L185:
	.byte	5
	.byte	'enabled',0,7,168,7,50
	.word	428
.L187:
	.byte	6,0,7
	.byte	'unsigned long int',0,4,7,8
	.byte	'IfxCpu_getPerformanceCounter',0,3,7,161,6,19
	.word	2276
	.byte	1,1,5
	.byte	'address',0,7,161,6,55
	.word	979
	.byte	6,0,8
	.byte	'IfxCpu_getPerformanceCounterStickyOverflow',0,3,7,190,6,20
	.word	428
	.byte	1,1,5
	.byte	'address',0,7,190,6,70
	.word	979
	.byte	6,0,4
	.byte	'IfxCpu_updatePerformanceCounter',0,3,7,172,8,17,1,1,5
	.byte	'address',0,7,172,8,56
	.word	2276
	.byte	5
	.byte	'count',0,7,172,8,72
	.word	2276
	.byte	17,6,0,0,10
	.byte	'_Ifx_P_OUT_Bits',0,10,143,3,16,4,11
	.byte	'P0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,10,181,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2507
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMR_Bits',0,10,169,2,16,4,11
	.byte	'PS0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'PCL0',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,10,133,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2823
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ID_Bits',0,10,110,16,4,11
	.byte	'MODREV',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,10,148,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3394
	.byte	4,2,35,0,0,18,4
	.word	428
	.byte	19,3,0,10
	.byte	'_Ifx_P_IOCR0_Bits',0,10,140,1,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'PC0',0,1
	.word	428
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	3,5,2,35,1,11
	.byte	'PC1',0,1
	.word	428
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	428
	.byte	3,5,2,35,2,11
	.byte	'PC2',0,1
	.word	428
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	3,5,2,35,3,11
	.byte	'PC3',0,1
	.word	428
	.byte	5,0,2,35,3,0,12,10,164,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3522
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR4_Bits',0,10,166,1,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'PC4',0,1
	.word	428
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	3,5,2,35,1,11
	.byte	'PC5',0,1
	.word	428
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	428
	.byte	3,5,2,35,2,11
	.byte	'PC6',0,1
	.word	428
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	3,5,2,35,3,11
	.byte	'PC7',0,1
	.word	428
	.byte	5,0,2,35,3,0,12,10,180,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3737
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR8_Bits',0,10,179,1,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'PC8',0,1
	.word	428
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	3,5,2,35,1,11
	.byte	'PC9',0,1
	.word	428
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	428
	.byte	3,5,2,35,2,11
	.byte	'PC10',0,1
	.word	428
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	3,5,2,35,3,11
	.byte	'PC11',0,1
	.word	428
	.byte	5,0,2,35,3,0,12,10,188,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3952
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR12_Bits',0,10,153,1,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'PC12',0,1
	.word	428
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	3,5,2,35,1,11
	.byte	'PC13',0,1
	.word	428
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	428
	.byte	3,5,2,35,2,11
	.byte	'PC14',0,1
	.word	428
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	3,5,2,35,3,11
	.byte	'PC15',0,1
	.word	428
	.byte	5,0,2,35,3,0,12,10,172,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4169
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IN_Bits',0,10,118,16,4,11
	.byte	'P0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,10,156,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4389
	.byte	4,2,35,0,0,18,24
	.word	428
	.byte	19,23,0,10
	.byte	'_Ifx_P_PDR0_Bits',0,10,205,3,16,4,11
	.byte	'PD0',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	428
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'PD2',0,1
	.word	428
	.byte	3,5,2,35,1,11
	.byte	'PL2',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'PD3',0,1
	.word	428
	.byte	3,1,2,35,1,11
	.byte	'PL3',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'PD4',0,1
	.word	428
	.byte	3,5,2,35,2,11
	.byte	'PL4',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'PD5',0,1
	.word	428
	.byte	3,1,2,35,2,11
	.byte	'PL5',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'PD6',0,1
	.word	428
	.byte	3,5,2,35,3,11
	.byte	'PL6',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'PD7',0,1
	.word	428
	.byte	3,1,2,35,3,11
	.byte	'PL7',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,10,205,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4712
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PDR1_Bits',0,10,226,3,16,4,11
	.byte	'PD8',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'PL8',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'PD9',0,1
	.word	428
	.byte	3,1,2,35,0,11
	.byte	'PL9',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'PD10',0,1
	.word	428
	.byte	3,5,2,35,1,11
	.byte	'PL10',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'PD11',0,1
	.word	428
	.byte	3,1,2,35,1,11
	.byte	'PL11',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'PD12',0,1
	.word	428
	.byte	3,5,2,35,2,11
	.byte	'PL12',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'PD13',0,1
	.word	428
	.byte	3,1,2,35,2,11
	.byte	'PL13',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'PD14',0,1
	.word	428
	.byte	3,5,2,35,3,11
	.byte	'PL14',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'PD15',0,1
	.word	428
	.byte	3,1,2,35,3,11
	.byte	'PL15',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,10,213,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5016
	.byte	4,2,35,0,0,18,8
	.word	428
	.byte	19,7,0,10
	.byte	'_Ifx_P_ESR_Bits',0,10,88,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,10,140,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5341
	.byte	4,2,35,0,0,18,12
	.word	428
	.byte	19,11,0,10
	.byte	'_Ifx_P_PDISC_Bits',0,10,183,3,16,4,11
	.byte	'PDIS0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'PDIS2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'PDIS3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'PDIS4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'PDIS5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'PDIS6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PDIS7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'PDIS8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'PDIS9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'PDIS10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'PDIS11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'PDIS12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'PDIS13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'PDIS14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'PDIS15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,10,197,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5681
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PCSR_Bits',0,10,165,3,16,4,11
	.byte	'SEL0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'SEL1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'SEL2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'SEL3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'SEL4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'SEL5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'SEL6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'SEL7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	2,6,2,35,1,11
	.byte	'SEL10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'SEL11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	405
	.byte	19,1,2,35,0,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,10,189,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6047
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR0_Bits',0,10,206,2,16,4,11
	.byte	'PS0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	28,0,2,35,0,0,12,10,149,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6333
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR4_Bits',0,10,227,2,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	4,4,2,35,0,11
	.byte	'PS4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	405
	.byte	24,0,2,35,0,0,12,10,165,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6480
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR8_Bits',0,10,238,2,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'PS8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	405
	.byte	20,0,2,35,0,0,12,10,173,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6649
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR12_Bits',0,10,216,2,16,4,11
	.byte	'reserved_0',0,2
	.word	979
	.byte	12,4,2,35,0,11
	.byte	'PS12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,10,157,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6821
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR0_Bits',0,10,232,1,16,4,11
	.byte	'reserved_0',0,2
	.word	979
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	979
	.byte	12,0,2,35,2,0,12,10,229,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6996
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR4_Bits',0,10,253,1,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	20,12,2,35,0,11
	.byte	'PCL4',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,10,245,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7170
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR8_Bits',0,10,136,2,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	24,8,2,35,0,11
	.byte	'PCL8',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	4,0,2,35,3,0,12,10,253,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7344
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR12_Bits',0,10,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	28,4,2,35,0,11
	.byte	'PCL12',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,10,237,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7520
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR_Bits',0,10,249,2,16,4,11
	.byte	'PS0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,10,141,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7676
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR_Bits',0,10,147,2,16,4,11
	.byte	'reserved_0',0,2
	.word	979
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,10,221,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8009
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR0_Bits',0,10,192,1,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,12,10,196,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8357
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_Bits',0,10,200,1,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_P21_Bits',0,10,208,1,16,4,11
	.byte	'RDIS_CTRL',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'RX_DIS',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'TERM',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'LRXTERM',0,1
	.word	428
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	405
	.byte	24,0,2,35,0,0,12,10,204,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8481
	.byte	4,2,35,0,13
	.byte	'B_P21',0
	.word	8565
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR2_Bits',0,10,218,1,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'LVDSR',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'LVDSRL',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	428
	.byte	2,4,2,35,1,11
	.byte	'TDIS_CTRL',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'TX_DIS',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'TX_PD',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'TX_PWDPD',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,10,213,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8745
	.byte	4,2,35,0,0,18,76
	.word	428
	.byte	19,75,0,10
	.byte	'_Ifx_P_ACCEN1_Bits',0,10,82,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,10,132,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8998
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ACCEN0_Bits',0,10,45,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,10,252,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9085
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P',0,10,229,5,25,128,2,13
	.byte	'OUT',0
	.word	2783
	.byte	4,2,35,0,13
	.byte	'OMR',0
	.word	3354
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	3473
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3513
	.byte	4,2,35,12,13
	.byte	'IOCR0',0
	.word	3697
	.byte	4,2,35,16,13
	.byte	'IOCR4',0
	.word	3912
	.byte	4,2,35,20,13
	.byte	'IOCR8',0
	.word	4129
	.byte	4,2,35,24,13
	.byte	'IOCR12',0
	.word	4349
	.byte	4,2,35,28,13
	.byte	'reserved_20',0
	.word	3513
	.byte	4,2,35,32,13
	.byte	'IN',0
	.word	4663
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	4703
	.byte	24,2,35,40,13
	.byte	'PDR0',0
	.word	4976
	.byte	4,2,35,64,13
	.byte	'PDR1',0
	.word	5292
	.byte	4,2,35,68,13
	.byte	'reserved_48',0
	.word	5332
	.byte	8,2,35,72,13
	.byte	'ESR',0
	.word	5632
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	5672
	.byte	12,2,35,84,13
	.byte	'PDISC',0
	.word	6007
	.byte	4,2,35,96,13
	.byte	'PCSR',0
	.word	6293
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	5332
	.byte	8,2,35,104,13
	.byte	'OMSR0',0
	.word	6440
	.byte	4,2,35,112,13
	.byte	'OMSR4',0
	.word	6609
	.byte	4,2,35,116,13
	.byte	'OMSR8',0
	.word	6781
	.byte	4,2,35,120,13
	.byte	'OMSR12',0
	.word	6956
	.byte	4,2,35,124,13
	.byte	'OMCR0',0
	.word	7130
	.byte	4,3,35,128,1,13
	.byte	'OMCR4',0
	.word	7304
	.byte	4,3,35,132,1,13
	.byte	'OMCR8',0
	.word	7480
	.byte	4,3,35,136,1,13
	.byte	'OMCR12',0
	.word	7636
	.byte	4,3,35,140,1,13
	.byte	'OMSR',0
	.word	7969
	.byte	4,3,35,144,1,13
	.byte	'OMCR',0
	.word	8317
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	5332
	.byte	8,3,35,152,1,13
	.byte	'LPCR0',0
	.word	8441
	.byte	4,3,35,160,1,13
	.byte	'LPCR1',0
	.word	8690
	.byte	4,3,35,164,1,13
	.byte	'LPCR2',0
	.word	8949
	.byte	4,3,35,168,1,13
	.byte	'reserved_A4',0
	.word	8989
	.byte	76,3,35,172,1,13
	.byte	'ACCEN1',0
	.word	9045
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	9612
	.byte	4,3,35,252,1,0,14
	.word	9652
	.byte	3
	.word	10255
	.byte	15,9,83,9,1,16
	.byte	'IfxPort_InputMode_undefined',0,127,16
	.byte	'IfxPort_InputMode_noPullDevice',0,0,16
	.byte	'IfxPort_InputMode_pullDown',0,8,16
	.byte	'IfxPort_InputMode_pullUp',0,16,0,4
	.byte	'IfxPort_setPinModeInput',0,3,9,196,4,17,1,1,5
	.byte	'port',0,9,196,4,48
	.word	10260
	.byte	5
	.byte	'pinIndex',0,9,196,4,60
	.word	428
	.byte	5
	.byte	'mode',0,9,196,4,88
	.word	10265
	.byte	6,0,15,9,134,1,9,1,16
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,16
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,15,9,120,9,1,16
	.byte	'IfxPort_OutputIdx_general',0,128,1,16
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,16
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,16
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,16
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,16
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,16
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,16
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,4
	.byte	'IfxPort_setPinModeOutput',0,3,9,202,4,17,1,1,5
	.byte	'port',0,9,202,4,49
	.word	10260
	.byte	5
	.byte	'pinIndex',0,9,202,4,61
	.word	428
	.byte	5
	.byte	'mode',0,9,202,4,90
	.word	10470
	.byte	5
	.byte	'index',0,9,202,4,114
	.word	10540
	.byte	6,0,15,9,172,1,9,4,16
	.byte	'IfxPort_State_notChanged',0,0,16
	.byte	'IfxPort_State_high',0,1,16
	.byte	'IfxPort_State_low',0,128,128,4,16
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,9,208,4,17,1,1,5
	.byte	'port',0,9,208,4,44
	.word	10260
	.byte	5
	.byte	'pinIndex',0,9,208,4,56
	.word	428
	.byte	5
	.byte	'action',0,9,208,4,80
	.word	10853
	.byte	6,0,8
	.byte	'IfxScuCcu_getStmFrequency',0,3,11,226,8,20
	.word	201
	.byte	1,1,6,0,10
	.byte	'_Ifx_DMA_CLC_Bits',0,13,131,4,16,4,11
	.byte	'DISR',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	28,0,2,35,0,0,12,13,160,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11074
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ID_Bits',0,13,155,4,16,4,11
	.byte	'MODREV',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,13,184,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11231
	.byte	4,2,35,0,0,18,20
	.word	428
	.byte	19,19,0,10
	.byte	'_Ifx_DMA_MEMCON_Bits',0,13,163,4,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	2,30,2,35,0,11
	.byte	'INTERR',0,4
	.word	827
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'RMWERR',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	827
	.byte	1,26,2,35,0,11
	.byte	'DATAERR',0,4
	.word	827
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	827
	.byte	1,24,2,35,0,11
	.byte	'PMIC',0,4
	.word	827
	.byte	1,23,2,35,0,11
	.byte	'ERRDIS',0,4
	.word	827
	.byte	1,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	827
	.byte	22,0,2,35,0,0,12,13,192,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11362
	.byte	4,2,35,0,0,18,28
	.word	428
	.byte	19,27,0,10
	.byte	'_Ifx_DMA_ACCEN00_Bits',0,13,45,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,13,128,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11639
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN01_Bits',0,13,82,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,136,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12209
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN10_Bits',0,13,88,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,13,144,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12299
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN11_Bits',0,13,125,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,152,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12869
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN20_Bits',0,13,131,1,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,13,160,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12959
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN21_Bits',0,13,168,1,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,168,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13530
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN30_Bits',0,13,174,1,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,13,176,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13621
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN31_Bits',0,13,211,1,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,184,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14192
	.byte	4,2,35,0,0,18,192,1
	.word	428
	.byte	19,191,1,0,10
	.byte	'_Ifx_DMA_BLK_EER_Bits',0,13,233,1,16,4,11
	.byte	'reserved_0',0,2
	.word	979
	.byte	16,0,2,35,0,11
	.byte	'ESER',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'EDER',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	428
	.byte	6,0,2,35,2,11
	.byte	'ERER',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'ELER',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	428
	.byte	5,0,2,35,3,0,12,13,200,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14294
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ERRSR_Bits',0,13,246,1,16,4,11
	.byte	'LEC',0,1
	.word	428
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	979
	.byte	9,0,2,35,0,11
	.byte	'SER',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'DER',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	428
	.byte	2,4,2,35,2,11
	.byte	'SPBER',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'SRIER',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	428
	.byte	2,0,2,35,2,11
	.byte	'RAMER',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'SLLER',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'DLLER',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	428
	.byte	5,0,2,35,3,0,12,13,208,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14518
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_CLRE_Bits',0,13,217,1,16,4,11
	.byte	'reserved_0',0,2
	.word	979
	.byte	16,0,2,35,0,11
	.byte	'CSER',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'CDER',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	428
	.byte	2,4,2,35,2,11
	.byte	'CSPBER',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'CSRIER',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	428
	.byte	2,0,2,35,2,11
	.byte	'CRAMER',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'CSLLER',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'CDLLER',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	428
	.byte	5,0,2,35,3,0,12,13,192,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14810
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SR_Bits',0,13,161,3,16,4,11
	.byte	'RS',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	428
	.byte	3,4,2,35,0,11
	.byte	'WS',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	979
	.byte	11,0,2,35,0,11
	.byte	'CH',0,1
	.word	428
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	979
	.byte	9,0,2,35,2,0,12,13,216,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15093
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R0_Bits',0,13,193,2,16,4,11
	.byte	'RD00',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'RD01',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'RD02',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'RD03',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,248,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15273
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R1_Bits',0,13,202,2,16,4,11
	.byte	'RD10',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'RD11',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'RD12',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'RD13',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,128,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15408
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R2_Bits',0,13,211,2,16,4,11
	.byte	'RD20',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'RD21',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'RD22',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'RD23',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,136,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15543
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R3_Bits',0,13,220,2,16,4,11
	.byte	'RD30',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'RD31',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'RD32',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'RD33',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,144,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15678
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R4_Bits',0,13,229,2,16,4,11
	.byte	'RD40',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'RD41',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'RD42',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'RD43',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,152,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15813
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R5_Bits',0,13,238,2,16,4,11
	.byte	'RD50',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'RD51',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'RD52',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'RD53',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,160,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15948
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R6_Bits',0,13,247,2,16,4,11
	.byte	'RD60',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'RD61',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'RD62',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'RD63',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,168,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16083
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R7_Bits',0,13,128,3,16,4,11
	.byte	'RD70',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'RD71',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'RD72',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'RD73',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,176,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16218
	.byte	4,2,35,0,0,18,32
	.word	428
	.byte	19,31,0,10
	.byte	'_Ifx_DMA_BLK_ME_RDCRC_Bits',0,13,137,3,16,4,11
	.byte	'RDCRC',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,184,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16362
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SDCRC_Bits',0,13,149,3,16,4,11
	.byte	'SDCRC',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,200,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16453
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SADR_Bits',0,13,143,3,16,4,11
	.byte	'SADR',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,192,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16544
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_DADR_Bits',0,13,187,2,16,4,11
	.byte	'DADR',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,240,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16633
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_ADICR_Bits',0,13,135,2,16,4,11
	.byte	'SMF',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'INCS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'DMF',0,1
	.word	428
	.byte	3,1,2,35,0,11
	.byte	'INCD',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'CBLS',0,1
	.word	428
	.byte	4,4,2,35,1,11
	.byte	'CBLD',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'SHCT',0,1
	.word	428
	.byte	4,4,2,35,2,11
	.byte	'SCBE',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'DCBE',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'STAMP',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'ETRL',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'WRPSE',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'WRPDE',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'INTCT',0,1
	.word	428
	.byte	2,4,2,35,3,11
	.byte	'IRDV',0,1
	.word	428
	.byte	4,0,2,35,3,0,12,13,216,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16722
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_CHCR_Bits',0,13,155,2,16,4,11
	.byte	'TREL',0,2
	.word	979
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'BLKM',0,1
	.word	428
	.byte	3,5,2,35,2,11
	.byte	'RROAT',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'CHMODE',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'CHDW',0,1
	.word	428
	.byte	3,0,2,35,2,11
	.byte	'PATSEL',0,1
	.word	428
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'PRSEL',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'DMAPRIO',0,1
	.word	428
	.byte	2,0,2,35,3,0,12,13,224,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17038
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SHADR_Bits',0,13,155,3,16,4,11
	.byte	'SHADR',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,208,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17317
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_CHSR_Bits',0,13,171,2,16,4,11
	.byte	'TCOUNT',0,2
	.word	979
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'LXO',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'WRPS',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'WRPD',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'ICH',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'IPM',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	428
	.byte	2,2,2,35,2,11
	.byte	'BUFFER',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'FROZEN',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,232,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17408
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME',0,13,144,8,25,112,13
	.byte	'SR',0
	.word	15233
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	5672
	.byte	12,2,35,4,13
	.byte	'R0',0
	.word	15368
	.byte	4,2,35,16,13
	.byte	'R1',0
	.word	15503
	.byte	4,2,35,20,13
	.byte	'R2',0
	.word	15638
	.byte	4,2,35,24,13
	.byte	'R3',0
	.word	15773
	.byte	4,2,35,28,13
	.byte	'R4',0
	.word	15908
	.byte	4,2,35,32,13
	.byte	'R5',0
	.word	16043
	.byte	4,2,35,36,13
	.byte	'R6',0
	.word	16178
	.byte	4,2,35,40,13
	.byte	'R7',0
	.word	16313
	.byte	4,2,35,44,13
	.byte	'reserved_30',0
	.word	16353
	.byte	32,2,35,48,13
	.byte	'RDCRC',0
	.word	16413
	.byte	4,2,35,80,13
	.byte	'SDCRC',0
	.word	16504
	.byte	4,2,35,84,13
	.byte	'SADR',0
	.word	16593
	.byte	4,2,35,88,13
	.byte	'DADR',0
	.word	16682
	.byte	4,2,35,92,13
	.byte	'ADICR',0
	.word	16998
	.byte	4,2,35,96,13
	.byte	'CHCR',0
	.word	17277
	.byte	4,2,35,100,13
	.byte	'SHADR',0
	.word	17368
	.byte	4,2,35,104,13
	.byte	'CHSR',0
	.word	17641
	.byte	4,2,35,108,0,14
	.word	17681
	.byte	10
	.byte	'_Ifx_DMA_BLK',0,13,178,8,25,128,1,13
	.byte	'EER',0
	.word	14478
	.byte	4,2,35,0,13
	.byte	'ERRSR',0
	.word	14770
	.byte	4,2,35,4,13
	.byte	'CLRE',0
	.word	15053
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3513
	.byte	4,2,35,12,13
	.byte	'ME',0
	.word	17969
	.byte	112,2,35,16,0,14
	.word	17974
	.byte	18,128,31
	.word	428
	.byte	19,255,30,0,14
	.word	17974
	.byte	18,96
	.word	428
	.byte	19,95,0,10
	.byte	'_Ifx_DMA_OTSS_Bits',0,13,185,4,16,4,11
	.byte	'TGS',0,1
	.word	428
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	428
	.byte	3,1,2,35,0,11
	.byte	'BS',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	405
	.byte	24,0,2,35,0,0,12,13,208,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18099
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ERRINTR_Bits',0,13,141,4,16,4,11
	.byte	'SIT',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	405
	.byte	31,0,2,35,0,0,12,13,168,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18238
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_PRR0_Bits',0,13,194,4,16,4,11
	.byte	'PAT00',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'PAT01',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'PAT02',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'PAT03',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,216,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18344
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_PRR1_Bits',0,13,203,4,16,4,11
	.byte	'PAT10',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'PAT11',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'PAT12',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'PAT13',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,13,224,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18478
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_TIME_Bits',0,13,226,4,16,4,11
	.byte	'COUNT',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,248,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18612
	.byte	4,2,35,0,0,18,236,1
	.word	428
	.byte	19,235,1,0,10
	.byte	'_Ifx_DMA_MODE_Bits',0,13,178,4,16,4,11
	.byte	'MODE',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	405
	.byte	31,0,2,35,0,0,12,13,200,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18706
	.byte	4,2,35,0,0,18,16
	.word	18770
	.byte	19,3,0,18,240,9
	.word	428
	.byte	19,239,9,0,10
	.byte	'_Ifx_DMA_HRR_Bits',0,13,148,4,16,4,11
	.byte	'HRP',0,1
	.word	428
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,12,13,176,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18830
	.byte	4,2,35,0,0,18,192,1
	.word	18892
	.byte	19,47,0,18,192,2
	.word	428
	.byte	19,191,2,0,10
	.byte	'_Ifx_DMA_SUSENR_Bits',0,13,219,4,16,4,11
	.byte	'SUSEN',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	405
	.byte	31,0,2,35,0,0,12,13,240,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18953
	.byte	4,2,35,0,0,18,192,1
	.word	19020
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_SUSACR_Bits',0,13,212,4,16,4,11
	.byte	'SUSAC',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	405
	.byte	31,0,2,35,0,0,12,13,232,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19070
	.byte	4,2,35,0,0,18,192,1
	.word	19137
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_TSR_Bits',0,13,232,4,16,4,11
	.byte	'RST',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'HTRE',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'TRL',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'CH',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	428
	.byte	4,0,2,35,0,11
	.byte	'HLTREQ',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'HLTACK',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	428
	.byte	6,0,2,35,1,11
	.byte	'ECH',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'DCH',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'CTL',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	428
	.byte	5,0,2,35,2,11
	.byte	'HLTCLR',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	428
	.byte	7,0,2,35,3,0,12,13,128,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19187
	.byte	4,2,35,0,0,18,192,1
	.word	19462
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_CH_RDCRCR_Bits',0,13,235,3,16,4,11
	.byte	'RDCRC',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,128,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19512
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SDCRCR_Bits',0,13,247,3,16,4,11
	.byte	'SDCRC',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,144,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19600
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SADR_Bits',0,13,241,3,16,4,11
	.byte	'SADR',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,136,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19688
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_DADR_Bits',0,13,229,3,16,4,11
	.byte	'DADR',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,248,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19773
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_ADICR_Bits',0,13,172,3,16,4,11
	.byte	'SMF',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'INCS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'DMF',0,1
	.word	428
	.byte	3,1,2,35,0,11
	.byte	'INCD',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'CBLS',0,1
	.word	428
	.byte	4,4,2,35,1,11
	.byte	'CBLD',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'SHCT',0,1
	.word	428
	.byte	4,4,2,35,2,11
	.byte	'SCBE',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'DCBE',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'STAMP',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'ETRL',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'WRPSE',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'WRPDE',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'INTCT',0,1
	.word	428
	.byte	2,4,2,35,3,11
	.byte	'IRDV',0,1
	.word	428
	.byte	4,0,2,35,3,0,12,13,224,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19858
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_CHCFGR_Bits',0,13,192,3,16,4,11
	.byte	'TREL',0,2
	.word	979
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'BLKM',0,1
	.word	428
	.byte	3,5,2,35,2,11
	.byte	'RROAT',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'CHMODE',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'CHDW',0,1
	.word	428
	.byte	3,0,2,35,2,11
	.byte	'PATSEL',0,1
	.word	428
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'PRSEL',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'DMAPRIO',0,1
	.word	428
	.byte	2,0,2,35,3,0,12,13,232,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20170
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SHADR_Bits',0,13,253,3,16,4,11
	.byte	'SHADR',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,13,152,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20447
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_CHCSR_Bits',0,13,208,3,16,4,11
	.byte	'TCOUNT',0,2
	.word	979
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'LXO',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'WRPS',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'WRPD',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'ICH',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'IPM',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	428
	.byte	2,2,2,35,2,11
	.byte	'BUFFER',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'FROZEN',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'SWB',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'CWRP',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'CICH',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'SIT',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	3,1,2,35,3,11
	.byte	'SCH',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,13,240,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20534
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH',0,13,188,8,25,32,13
	.byte	'RDCRCR',0
	.word	19560
	.byte	4,2,35,0,13
	.byte	'SDCRCR',0
	.word	19648
	.byte	4,2,35,4,13
	.byte	'SADR',0
	.word	19733
	.byte	4,2,35,8,13
	.byte	'DADR',0
	.word	19818
	.byte	4,2,35,12,13
	.byte	'ADICR',0
	.word	20130
	.byte	4,2,35,16,13
	.byte	'CHCFGR',0
	.word	20407
	.byte	4,2,35,20,13
	.byte	'SHADR',0
	.word	20494
	.byte	4,2,35,24,13
	.byte	'CHCSR',0
	.word	20841
	.byte	4,2,35,28,0,18,128,12
	.word	20881
	.byte	19,47,0,14
	.word	21021
	.byte	18,128,52
	.word	428
	.byte	19,255,51,0,10
	.byte	'_Ifx_DMA',0,13,211,8,25,128,128,1,13
	.byte	'CLC',0
	.word	11191
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	3513
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	11313
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	11353
	.byte	20,2,35,12,13
	.byte	'MEMCON',0
	.word	11590
	.byte	4,2,35,32,13
	.byte	'reserved_24',0
	.word	11630
	.byte	28,2,35,36,13
	.byte	'ACCEN00',0
	.word	12169
	.byte	4,2,35,64,13
	.byte	'ACCEN01',0
	.word	12259
	.byte	4,2,35,68,13
	.byte	'ACCEN10',0
	.word	12829
	.byte	4,2,35,72,13
	.byte	'ACCEN11',0
	.word	12919
	.byte	4,2,35,76,13
	.byte	'ACCEN20',0
	.word	13490
	.byte	4,2,35,80,13
	.byte	'ACCEN21',0
	.word	13581
	.byte	4,2,35,84,13
	.byte	'ACCEN30',0
	.word	14152
	.byte	4,2,35,88,13
	.byte	'ACCEN31',0
	.word	14243
	.byte	4,2,35,92,13
	.byte	'reserved_60',0
	.word	14283
	.byte	192,1,2,35,96,13
	.byte	'BLK0',0
	.word	18069
	.byte	128,1,3,35,160,2,13
	.byte	'reserved_1A0',0
	.word	18074
	.byte	128,31,3,35,160,3,13
	.byte	'BLK1',0
	.word	18085
	.byte	128,1,3,35,160,34,13
	.byte	'reserved_11A0',0
	.word	18090
	.byte	96,3,35,160,35,13
	.byte	'OTSS',0
	.word	18198
	.byte	4,3,35,128,36,13
	.byte	'ERRINTR',0
	.word	18304
	.byte	4,3,35,132,36,13
	.byte	'PRR0',0
	.word	18438
	.byte	4,3,35,136,36,13
	.byte	'PRR1',0
	.word	18572
	.byte	4,3,35,140,36,13
	.byte	'TIME',0
	.word	18655
	.byte	4,3,35,144,36,13
	.byte	'reserved_1214',0
	.word	18695
	.byte	236,1,3,35,148,36,13
	.byte	'MODE',0
	.word	18810
	.byte	16,3,35,128,38,13
	.byte	'reserved_1310',0
	.word	18819
	.byte	240,9,3,35,144,38,13
	.byte	'HRR',0
	.word	18932
	.byte	192,1,3,35,128,48,13
	.byte	'reserved_18C0',0
	.word	18942
	.byte	192,2,3,35,192,49,13
	.byte	'SUSENR',0
	.word	19060
	.byte	192,1,3,35,128,52,13
	.byte	'reserved_1AC0',0
	.word	18942
	.byte	192,2,3,35,192,53,13
	.byte	'SUSACR',0
	.word	19177
	.byte	192,1,3,35,128,56,13
	.byte	'reserved_1CC0',0
	.word	18942
	.byte	192,2,3,35,192,57,13
	.byte	'TSR',0
	.word	19502
	.byte	192,1,3,35,128,60,13
	.byte	'reserved_1EC0',0
	.word	18942
	.byte	192,2,3,35,192,61,13
	.byte	'CH',0
	.word	21031
	.byte	128,12,3,35,128,64,13
	.byte	'reserved_2600',0
	.word	21036
	.byte	128,52,3,35,128,76,0,14
	.word	21047
	.byte	3
	.word	21753
	.byte	15,14,105,9,1,16
	.byte	'IfxDma_ChannelId_none',0,127,16
	.byte	'IfxDma_ChannelId_0',0,0,16
	.byte	'IfxDma_ChannelId_1',0,1,16
	.byte	'IfxDma_ChannelId_2',0,2,16
	.byte	'IfxDma_ChannelId_3',0,3,16
	.byte	'IfxDma_ChannelId_4',0,4,16
	.byte	'IfxDma_ChannelId_5',0,5,16
	.byte	'IfxDma_ChannelId_6',0,6,16
	.byte	'IfxDma_ChannelId_7',0,7,16
	.byte	'IfxDma_ChannelId_8',0,8,16
	.byte	'IfxDma_ChannelId_9',0,9,16
	.byte	'IfxDma_ChannelId_10',0,10,16
	.byte	'IfxDma_ChannelId_11',0,11,16
	.byte	'IfxDma_ChannelId_12',0,12,16
	.byte	'IfxDma_ChannelId_13',0,13,16
	.byte	'IfxDma_ChannelId_14',0,14,16
	.byte	'IfxDma_ChannelId_15',0,15,16
	.byte	'IfxDma_ChannelId_16',0,16,16
	.byte	'IfxDma_ChannelId_17',0,17,16
	.byte	'IfxDma_ChannelId_18',0,18,16
	.byte	'IfxDma_ChannelId_19',0,19,16
	.byte	'IfxDma_ChannelId_20',0,20,16
	.byte	'IfxDma_ChannelId_21',0,21,16
	.byte	'IfxDma_ChannelId_22',0,22,16
	.byte	'IfxDma_ChannelId_23',0,23,16
	.byte	'IfxDma_ChannelId_24',0,24,16
	.byte	'IfxDma_ChannelId_25',0,25,16
	.byte	'IfxDma_ChannelId_26',0,26,16
	.byte	'IfxDma_ChannelId_27',0,27,16
	.byte	'IfxDma_ChannelId_28',0,28,16
	.byte	'IfxDma_ChannelId_29',0,29,16
	.byte	'IfxDma_ChannelId_30',0,30,16
	.byte	'IfxDma_ChannelId_31',0,31,16
	.byte	'IfxDma_ChannelId_32',0,32,16
	.byte	'IfxDma_ChannelId_33',0,33,16
	.byte	'IfxDma_ChannelId_34',0,34,16
	.byte	'IfxDma_ChannelId_35',0,35,16
	.byte	'IfxDma_ChannelId_36',0,36,16
	.byte	'IfxDma_ChannelId_37',0,37,16
	.byte	'IfxDma_ChannelId_38',0,38,16
	.byte	'IfxDma_ChannelId_39',0,39,16
	.byte	'IfxDma_ChannelId_40',0,40,16
	.byte	'IfxDma_ChannelId_41',0,41,16
	.byte	'IfxDma_ChannelId_42',0,42,16
	.byte	'IfxDma_ChannelId_43',0,43,16
	.byte	'IfxDma_ChannelId_44',0,44,16
	.byte	'IfxDma_ChannelId_45',0,45,16
	.byte	'IfxDma_ChannelId_46',0,46,16
	.byte	'IfxDma_ChannelId_47',0,47,0
.L190:
	.byte	4
	.byte	'IfxDma_clearChannelInterrupt',0,3,12,241,9,17,1,1
.L193:
	.byte	5
	.byte	'dma',0,12,241,9,55
	.word	21758
.L195:
	.byte	5
	.byte	'channelId',0,12,241,9,77
	.word	21763
.L197:
	.byte	6,0,10
	.byte	'_Ifx_ASCLIN_CLC_Bits',0,16,118,16,4,11
	.byte	'DISR',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	28,0,2,35,0,0,12,16,207,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22910
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_IOCR_Bits',0,16,169,2,16,4,11
	.byte	'ALTI',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'DEPTH',0,2
	.word	979
	.byte	6,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	428
	.byte	6,0,2,35,1,11
	.byte	'CTS',0,1
	.word	428
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	979
	.byte	7,7,2,35,2,11
	.byte	'RCPOL',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'CPOL',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'SPOL',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'LB',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'CTSEN',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'RXM',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'TXM',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,16,151,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23069
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_ID_Bits',0,16,161,2,16,4,11
	.byte	'MODREV',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,16,143,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23364
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_TXFIFOCON_Bits',0,16,149,3,16,4,11
	.byte	'FLUSH',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'ENO',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	4,2,2,35,0,11
	.byte	'INW',0,1
	.word	428
	.byte	2,0,2,35,0,11
	.byte	'INTLEVEL',0,1
	.word	428
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'FILL',0,1
	.word	428
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	979
	.byte	11,0,2,35,2,0,12,16,247,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23489
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_RXFIFOCON_Bits',0,16,129,3,16,4,11
	.byte	'FLUSH',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'ENI',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	4,2,2,35,0,11
	.byte	'OUTW',0,1
	.word	428
	.byte	2,0,2,35,0,11
	.byte	'INTLEVEL',0,1
	.word	428
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'FILL',0,1
	.word	428
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	979
	.byte	10,1,2,35,2,11
	.byte	'BUF',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,16,231,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23714
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_BITCON_Bits',0,16,88,16,4,11
	.byte	'PRESCALER',0,2
	.word	979
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'OVERSAMPLING',0,1
	.word	428
	.byte	4,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	428
	.byte	4,0,2,35,2,11
	.byte	'SAMPLEPOINT',0,1
	.word	428
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	3,1,2,35,3,11
	.byte	'SM',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,16,183,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23955
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FRAMECON_Bits',0,16,145,2,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'IDLE',0,2
	.word	979
	.byte	3,7,2,35,0,11
	.byte	'STOP',0,1
	.word	428
	.byte	3,4,2,35,1,11
	.byte	'LEAD',0,1
	.word	428
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'MODE',0,1
	.word	428
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	979
	.byte	10,4,2,35,2,11
	.byte	'MSB',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'CEN',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'PEN',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'ODD',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,16,135,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24176
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_DATCON_Bits',0,16,136,1,16,4,11
	.byte	'DATLEN',0,1
	.word	428
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	979
	.byte	9,3,2,35,0,11
	.byte	'HO',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'RM',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'CSM',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'RESPONSE',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	8,0,2,35,3,0,12,16,223,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24441
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_BRG_Bits',0,16,109,16,4,11
	.byte	'DENOMINATOR',0,2
	.word	979
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'NUMERATOR',0,2
	.word	979
	.byte	12,4,2,35,2,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	4,0,2,35,3,0,12,16,199,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24638
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_BRD_Bits',0,16,100,16,4,11
	.byte	'LOWERLIMIT',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'UPPERLIMIT',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'MEASURED',0,2
	.word	979
	.byte	12,4,2,35,2,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	4,0,2,35,3,0,12,16,191,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24795
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN_CON_Bits',0,16,216,2,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	23,9,2,35,0,11
	.byte	'CSI',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'CSEN',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'MS',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'ABD',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	4,0,2,35,3,0,12,16,191,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24949
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN_BTIMER_Bits',0,16,209,2,16,4,11
	.byte	'BREAK',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	405
	.byte	26,0,2,35,0,0,12,16,183,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25149
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN_HTIMER_Bits',0,16,228,2,16,4,11
	.byte	'HEADER',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	405
	.byte	24,0,2,35,0,0,12,16,199,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25263
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN',0,16,135,5,25,12,13
	.byte	'CON',0
	.word	25109
	.byte	4,2,35,0,13
	.byte	'BTIMER',0
	.word	25223
	.byte	4,2,35,4,13
	.byte	'HTIMER',0
	.word	25338
	.byte	4,2,35,8,0,14
	.word	25378
	.byte	10
	.byte	'_Ifx_ASCLIN_FLAGS_Bits',0,16,148,1,16,4,11
	.byte	'TH',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'TR',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'RH',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'RR',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'FED',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'RED',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	979
	.byte	6,3,2,35,0,11
	.byte	'TWRQ',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'THRQ',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'TRRQ',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'PE',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'TC',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'FE',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'HT',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'RT',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'BD',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'LP',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'LA',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'LC',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'CE',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'RFO',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'RFU',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'RFL',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'TFO',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'TFL',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,16,231,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25451
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FLAGSSET_Bits',0,16,241,1,16,4,11
	.byte	'THS',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'TRS',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'RHS',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'RRS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'FEDS',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'REDS',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	979
	.byte	6,3,2,35,0,11
	.byte	'TWRQS',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'THRQS',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'TRRQS',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'PES',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'TCS',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'FES',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'HTS',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'RTS',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'BDS',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'LPS',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'LAS',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'LCS',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'CES',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'RFOS',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'RFUS',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'RFLS',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'TFOS',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'TFLS',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,16,255,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25937
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FLAGSCLEAR_Bits',0,16,180,1,16,4,11
	.byte	'THC',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'TRC',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'RHC',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'RRC',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'FEDC',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'REDC',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	979
	.byte	6,3,2,35,0,11
	.byte	'TWRQC',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'THRQC',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'TRRQC',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'PEC',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'TCC',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'FEC',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'HTC',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'RTC',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'BDC',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'LPC',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'LAC',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'LCC',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'CEC',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'RFOC',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'RFUC',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'RFLC',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'TFOC',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'TFLC',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,16,239,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26450
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FLAGSENABLE_Bits',0,16,212,1,16,4,11
	.byte	'THE',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'TRE',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'RHE',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'RRE',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'FEDE',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'REDE',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	979
	.byte	9,0,2,35,0,11
	.byte	'PEE',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'TCE',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'FEE',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'HTE',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'RTE',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'BDE',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'LPE',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'ABE',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'LCE',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'CEE',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'RFOE',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'RFUE',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'RFLE',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'TFOE',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'TFLE',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,16,247,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26965
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_TXDATA_Bits',0,16,143,3,16,4,11
	.byte	'DATA',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,16,239,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27430
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_RXDATA_Bits',0,16,245,2,16,4,11
	.byte	'DATA',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,16,215,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27517
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_CSR_Bits',0,16,128,1,16,4,11
	.byte	'CLKSEL',0,1
	.word	428
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,4
	.word	405
	.byte	26,1,2,35,0,11
	.byte	'CON',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,16,215,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27604
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_RXDATAD_Bits',0,16,251,2,16,4,11
	.byte	'DATA',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,16,223,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27727
	.byte	4,2,35,0,0,18,148,1
	.word	428
	.byte	19,147,1,0,10
	.byte	'_Ifx_ASCLIN_OCS_Bits',0,16,235,2,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	428
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	428
	.byte	2,0,2,35,3,0,12,16,207,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27826
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_KRSTCLR_Bits',0,16,202,2,16,4,11
	.byte	'CLR',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	405
	.byte	31,0,2,35,0,0,12,16,175,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27989
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_KRST1_Bits',0,16,195,2,16,4,11
	.byte	'RST',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	405
	.byte	31,0,2,35,0,0,12,16,167,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28098
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_KRST0_Bits',0,16,187,2,16,4,11
	.byte	'RST',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,12,16,159,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28205
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_ACCEN1_Bits',0,16,82,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,16,175,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28331
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_ACCEN0_Bits',0,16,45,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,16,167,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28423
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN',0,16,153,5,25,128,2,13
	.byte	'CLC',0
	.word	23029
	.byte	4,2,35,0,13
	.byte	'IOCR',0
	.word	23324
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	23449
	.byte	4,2,35,8,13
	.byte	'TXFIFOCON',0
	.word	23674
	.byte	4,2,35,12,13
	.byte	'RXFIFOCON',0
	.word	23915
	.byte	4,2,35,16,13
	.byte	'BITCON',0
	.word	24136
	.byte	4,2,35,20,13
	.byte	'FRAMECON',0
	.word	24401
	.byte	4,2,35,24,13
	.byte	'DATCON',0
	.word	24598
	.byte	4,2,35,28,13
	.byte	'BRG',0
	.word	24755
	.byte	4,2,35,32,13
	.byte	'BRD',0
	.word	24909
	.byte	4,2,35,36,13
	.byte	'LIN',0
	.word	25446
	.byte	12,2,35,40,13
	.byte	'FLAGS',0
	.word	25897
	.byte	4,2,35,52,13
	.byte	'FLAGSSET',0
	.word	26410
	.byte	4,2,35,56,13
	.byte	'FLAGSCLEAR',0
	.word	26925
	.byte	4,2,35,60,13
	.byte	'FLAGSENABLE',0
	.word	27390
	.byte	4,2,35,64,13
	.byte	'TXDATA',0
	.word	27477
	.byte	4,2,35,68,13
	.byte	'RXDATA',0
	.word	27564
	.byte	4,2,35,72,13
	.byte	'CSR',0
	.word	27687
	.byte	4,2,35,76,13
	.byte	'RXDATAD',0
	.word	27775
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	27815
	.byte	148,1,2,35,84,13
	.byte	'OCS',0
	.word	27949
	.byte	4,3,35,232,1,13
	.byte	'KRSTCLR',0
	.word	28058
	.byte	4,3,35,236,1,13
	.byte	'KRST1',0
	.word	28165
	.byte	4,3,35,240,1,13
	.byte	'KRST0',0
	.word	28291
	.byte	4,3,35,244,1,13
	.byte	'ACCEN1',0
	.word	28383
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	28955
	.byte	4,3,35,252,1,0,14
	.word	28995
	.byte	3
	.word	29437
	.byte	4
	.byte	'IfxAsclin_enableCts',0,3,15,228,13,17,1,1,5
	.byte	'asclin',0,15,228,13,49
	.word	29442
	.byte	5
	.byte	'enable',0,15,228,13,65
	.word	428
	.byte	6,0,15,15,123,9,1,16
	.byte	'IfxAsclin_CtsInputSelect_0',0,0,16
	.byte	'IfxAsclin_CtsInputSelect_1',0,1,16
	.byte	'IfxAsclin_CtsInputSelect_2',0,2,16
	.byte	'IfxAsclin_CtsInputSelect_3',0,3,0,4
	.byte	'IfxAsclin_setCtsInput',0,3,15,169,17,17,1,1,5
	.byte	'asclin',0,15,169,17,51
	.word	29442
	.byte	5
	.byte	'ctsi',0,15,169,17,84
	.word	29509
	.byte	6,0,15,15,181,2,9,1,16
	.byte	'IfxAsclin_RxInputSelect_0',0,0,16
	.byte	'IfxAsclin_RxInputSelect_1',0,1,16
	.byte	'IfxAsclin_RxInputSelect_2',0,2,16
	.byte	'IfxAsclin_RxInputSelect_3',0,3,16
	.byte	'IfxAsclin_RxInputSelect_4',0,4,16
	.byte	'IfxAsclin_RxInputSelect_5',0,5,16
	.byte	'IfxAsclin_RxInputSelect_6',0,6,16
	.byte	'IfxAsclin_RxInputSelect_7',0,7,0,4
	.byte	'IfxAsclin_setRxInput',0,3,15,191,18,17,1,1,5
	.byte	'asclin',0,15,191,18,50
	.word	29442
	.byte	5
	.byte	'alti',0,15,191,18,82
	.word	29693
	.byte	6,0,7
	.byte	'short int',0,2,5,7
	.byte	'long int',0,4,5,20,17,60,9,12,13
	.byte	'count',0
	.word	29985
	.byte	2,2,35,0,13
	.byte	'readerWaitx',0
	.word	29998
	.byte	4,2,35,2,13
	.byte	'writerWaitx',0
	.word	29998
	.byte	4,2,35,6,13
	.byte	'maxcount',0
	.word	29985
	.byte	2,2,35,10,0,14
	.word	428
	.byte	14
	.word	428
	.byte	10
	.byte	'_Fifo',0,17,73,16,28,13
	.byte	'buffer',0
	.word	319
	.byte	4,2,35,0,13
	.byte	'shared',0
	.word	30010
	.byte	12,2,35,4,13
	.byte	'startIndex',0
	.word	29985
	.byte	2,2,35,16,13
	.byte	'endIndex',0
	.word	29985
	.byte	2,2,35,18,13
	.byte	'size',0
	.word	29985
	.byte	2,2,35,20,13
	.byte	'elementSize',0
	.word	29985
	.byte	2,2,35,22,13
	.byte	'eventReader',0
	.word	30091
	.byte	1,2,35,24,13
	.byte	'eventWriter',0
	.word	30096
	.byte	1,2,35,25,0,3
	.word	30101
	.byte	8
	.byte	'Ifx_Fifo_readCount',0,3,17,206,1,22
	.word	29985
	.byte	1,1,5
	.byte	'fifo',0,17,206,1,51
	.word	30260
	.byte	6,0,10
	.byte	'_Ifx_STM_CLC_Bits',0,19,100,16,4,11
	.byte	'DISR',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	28,0,2,35,0,0,12,19,149,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30312
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ID_Bits',0,19,142,1,16,4,11
	.byte	'MODREV',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	979
	.byte	16,0,2,35,2,0,12,19,181,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30468
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM0_Bits',0,19,192,1,16,4,11
	.byte	'STM31_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,229,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30590
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM1_Bits',0,19,204,1,16,4,11
	.byte	'STM35_4',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,245,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30675
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM2_Bits',0,19,210,1,16,4,11
	.byte	'STM39_8',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,253,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30760
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM3_Bits',0,19,216,1,16,4,11
	.byte	'STM43_12',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,133,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30845
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM4_Bits',0,19,222,1,16,4,11
	.byte	'STM47_16',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,141,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30931
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM5_Bits',0,19,228,1,16,4,11
	.byte	'STM51_20',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,149,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31017
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM6_Bits',0,19,234,1,16,4,11
	.byte	'STM63_32',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,157,3,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31103
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CAP_Bits',0,19,88,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,133,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31189
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CMP_Bits',0,19,123,16,4,11
	.byte	'CMPVAL',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,165,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31276
	.byte	4,2,35,0,0,18,8
	.word	31318
	.byte	19,1,0,10
	.byte	'_Ifx_STM_CMCON_Bits',0,19,110,16,4,11
	.byte	'MSIZE0',0,1
	.word	428
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	428
	.byte	3,0,2,35,0,11
	.byte	'MSTART0',0,1
	.word	428
	.byte	5,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	428
	.byte	3,0,2,35,1,11
	.byte	'MSIZE1',0,1
	.word	428
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	428
	.byte	3,0,2,35,2,11
	.byte	'MSTART1',0,1
	.word	428
	.byte	5,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	428
	.byte	3,0,2,35,3,0,12,19,157,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31367
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ICR_Bits',0,19,129,1,16,4,11
	.byte	'CMP0EN',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'CMP0IR',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'CMP0OS',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'CMP1EN',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'CMP1IR',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'CMP1OS',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	405
	.byte	25,0,2,35,0,0,12,19,173,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31598
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ISCR_Bits',0,19,150,1,16,4,11
	.byte	'CMP0IRR',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'CMP0IRS',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'CMP1IRR',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'CMP1IRS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	28,0,2,35,0,0,12,19,189,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31815
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM0SV_Bits',0,19,198,1,16,4,11
	.byte	'STM31_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,237,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31979
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CAPSV_Bits',0,19,94,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,141,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32066
	.byte	4,2,35,0,0,18,144,1
	.word	428
	.byte	19,143,1,0,10
	.byte	'_Ifx_STM_OCS_Bits',0,19,182,1,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	428
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	428
	.byte	2,0,2,35,3,0,12,19,221,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32166
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRSTCLR_Bits',0,19,175,1,16,4,11
	.byte	'CLR',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	405
	.byte	31,0,2,35,0,0,12,19,213,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32326
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRST1_Bits',0,19,168,1,16,4,11
	.byte	'RST',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	405
	.byte	31,0,2,35,0,0,12,19,205,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32432
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRST0_Bits',0,19,160,1,16,4,11
	.byte	'RST',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,12,19,197,2,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32536
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ACCEN1_Bits',0,19,82,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,12,19,253,1,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32659
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ACCEN0_Bits',0,19,45,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	428
	.byte	1,0,2,35,3,0,12,19,245,1,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32748
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM',0,19,173,3,25,128,2,13
	.byte	'CLC',0
	.word	30428
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	3513
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	30550
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3513
	.byte	4,2,35,12,13
	.byte	'TIM0',0
	.word	30635
	.byte	4,2,35,16,13
	.byte	'TIM1',0
	.word	30720
	.byte	4,2,35,20,13
	.byte	'TIM2',0
	.word	30805
	.byte	4,2,35,24,13
	.byte	'TIM3',0
	.word	30891
	.byte	4,2,35,28,13
	.byte	'TIM4',0
	.word	30977
	.byte	4,2,35,32,13
	.byte	'TIM5',0
	.word	31063
	.byte	4,2,35,36,13
	.byte	'TIM6',0
	.word	31149
	.byte	4,2,35,40,13
	.byte	'CAP',0
	.word	31236
	.byte	4,2,35,44,13
	.byte	'CMP',0
	.word	31358
	.byte	8,2,35,48,13
	.byte	'CMCON',0
	.word	31558
	.byte	4,2,35,56,13
	.byte	'ICR',0
	.word	31775
	.byte	4,2,35,60,13
	.byte	'ISCR',0
	.word	31939
	.byte	4,2,35,64,13
	.byte	'reserved_44',0
	.word	5672
	.byte	12,2,35,68,13
	.byte	'TIM0SV',0
	.word	32026
	.byte	4,2,35,80,13
	.byte	'CAPSV',0
	.word	32115
	.byte	4,2,35,84,13
	.byte	'reserved_58',0
	.word	32155
	.byte	144,1,2,35,88,13
	.byte	'OCS',0
	.word	32286
	.byte	4,3,35,232,1,13
	.byte	'KRSTCLR',0
	.word	32392
	.byte	4,3,35,236,1,13
	.byte	'KRST1',0
	.word	32496
	.byte	4,3,35,240,1,13
	.byte	'KRST0',0
	.word	32619
	.byte	4,3,35,244,1,13
	.byte	'ACCEN1',0
	.word	32708
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	33277
	.byte	4,3,35,252,1,0,14
	.word	33317
	.byte	3
	.word	33737
	.byte	8
	.byte	'IfxStm_get',0,3,18,162,4,19
	.word	287
	.byte	1,1,5
	.byte	'stm',0,18,162,4,39
	.word	33742
	.byte	6,0,8
	.byte	'IfxStm_getFrequency',0,3,18,179,4,20
	.word	201
	.byte	1,1,5
	.byte	'stm',0,18,179,4,49
	.word	33742
	.byte	17,6,6,0,0,8
	.byte	'IfxStm_getLower',0,3,18,190,4,19
	.word	2276
	.byte	1,1,5
	.byte	'stm',0,18,190,4,44
	.word	33742
	.byte	6,0
.L161:
	.byte	8
	.byte	'disableInterrupts',0,3,20,108,20
	.word	428
	.byte	1,1
.L162:
	.byte	17,6,0,0
.L170:
	.byte	4
	.byte	'enableInterrupts',0,3,20,128,1,17,1,1
.L173:
	.byte	17,6,0,0
.L179:
	.byte	4
	.byte	'restoreInterrupts',0,3,20,142,1,17,1,1
.L181:
	.byte	5
	.byte	'enabled',0,20,142,1,43
	.word	428
.L183:
	.byte	17,6,0,0,7
	.byte	'long long int',0,8,5,8
	.byte	'getDeadLine',0,3,20,164,2,25
	.word	33987
	.byte	1,1,5
	.byte	'timeout',0,20,164,2,50
	.word	33987
	.byte	17,6,0,0,8
	.byte	'isDeadLine',0,3,20,211,2,20
	.word	428
	.byte	1,1,5
	.byte	'deadLine',0,20,211,2,44
	.word	33987
	.byte	17,6,0,0,8
	.byte	'now',0,3,20,221,1,25
	.word	33987
	.byte	1,1,17,6,6,6,0,0,8
	.byte	'nowWithoutCriticalSection',0,3,20,240,1,25
	.word	33987
	.byte	1,1,17,6,0,0,21
	.word	421
	.byte	22
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,23
	.word	34158
	.byte	0,14
	.word	405
	.byte	3
	.word	405
	.byte	24
	.byte	'__cmpswapw',0
	.word	34200
	.byte	1,1,1,1,25
	.byte	'p',0
	.word	34205
	.byte	25
	.byte	'value',0
	.word	405
	.byte	25
	.byte	'compare',0
	.word	405
	.byte	0,14
	.word	421
	.byte	24
	.byte	'__mfcr',0
	.word	34262
	.byte	1,1,1,1,23
	.word	421
	.byte	0,26
	.byte	'__nop',0,1,1,1,1,26
	.byte	'__disable',0,1,1,1,1,26
	.byte	'__enable',0,1,1,1,1,27
	.word	149
	.byte	28
	.word	175
	.byte	6,0,27
	.word	210
	.byte	28
	.word	242
	.byte	6,0,27
	.word	255
	.byte	6,0,27
	.word	324
	.byte	28
	.word	343
	.byte	6,0,27
	.word	359
	.byte	28
	.word	374
	.byte	28
	.word	388
	.byte	6,0,27
	.word	784
	.byte	28
	.word	812
	.byte	6,0,27
	.word	1549
	.byte	28
	.word	1589
	.byte	28
	.word	1607
	.byte	6,0,27
	.word	1627
	.byte	28
	.word	1670
	.byte	6,0,27
	.word	1690
	.byte	28
	.word	1728
	.byte	28
	.word	1746
	.byte	6,0,27
	.word	1766
	.byte	28
	.word	1807
	.byte	6,0,27
	.word	1827
	.byte	28
	.word	1878
	.byte	6,0,27
	.word	1898
	.byte	6,0,27
	.word	2033
	.byte	6,0,27
	.word	2067
	.byte	6,0,27
	.word	2109
	.byte	17,29
	.word	2067
	.byte	30
	.word	2107
	.byte	0,6,0,0,27
	.word	2150
	.byte	6,0,27
	.word	2184
	.byte	6,0,27
	.word	2224
	.byte	28
	.word	2257
	.byte	6,0,27
	.word	2297
	.byte	28
	.word	2338
	.byte	6,0,27
	.word	2357
	.byte	28
	.word	2412
	.byte	6,0,27
	.word	2431
	.byte	28
	.word	2471
	.byte	28
	.word	2488
	.byte	17,6,0,0,27
	.word	10390
	.byte	28
	.word	10422
	.byte	28
	.word	10436
	.byte	28
	.word	10454
	.byte	6,0,27
	.word	10757
	.byte	28
	.word	10790
	.byte	28
	.word	10804
	.byte	28
	.word	10822
	.byte	28
	.word	10836
	.byte	6,0,27
	.word	10956
	.byte	28
	.word	10984
	.byte	28
	.word	10998
	.byte	28
	.word	11016
	.byte	6,0,15,21,79,9,1,16
	.byte	'IfxPort_Index_none',0,127,16
	.byte	'IfxPort_Index_00',0,0,16
	.byte	'IfxPort_Index_02',0,2,16
	.byte	'IfxPort_Index_10',0,10,16
	.byte	'IfxPort_Index_11',0,11,16
	.byte	'IfxPort_Index_13',0,13,16
	.byte	'IfxPort_Index_14',0,14,16
	.byte	'IfxPort_Index_15',0,15,16
	.byte	'IfxPort_Index_20',0,20,16
	.byte	'IfxPort_Index_21',0,21,16
	.byte	'IfxPort_Index_22',0,22,16
	.byte	'IfxPort_Index_23',0,23,16
	.byte	'IfxPort_Index_32',0,32,16
	.byte	'IfxPort_Index_33',0,33,0,31
	.byte	'IfxPort_getAddress',0,9,187,3,19
	.word	10260
	.byte	1,1,1,1,5
	.byte	'port',0,9,187,3,52
	.word	34652
	.byte	0,27
	.word	11034
	.byte	6,0,27
	.word	22839
	.byte	28
	.word	22876
	.byte	28
	.word	22889
	.byte	6,0,15,22,92,9,1,16
	.byte	'IfxScuEru_InputChannel_0',0,0,16
	.byte	'IfxScuEru_InputChannel_1',0,1,16
	.byte	'IfxScuEru_InputChannel_2',0,2,16
	.byte	'IfxScuEru_InputChannel_3',0,3,16
	.byte	'IfxScuEru_InputChannel_4',0,4,16
	.byte	'IfxScuEru_InputChannel_5',0,5,16
	.byte	'IfxScuEru_InputChannel_6',0,6,16
	.byte	'IfxScuEru_InputChannel_7',0,7,0,32
	.byte	'IfxScuEru_clearEventFlag',0,22,189,1,17,1,1,1,1,5
	.byte	'inputChannel',0,22,189,1,65
	.word	34997
	.byte	0,15,23,27,9,1,16
	.byte	'STM0',0,0,16
	.byte	'STM1',0,1,0,32
	.byte	'systick_delay',0,23,34,6,1,1,1,1,5
	.byte	'stmn',0,23,34,30
	.word	35276
	.byte	5
	.byte	'time',0,23,34,43
	.word	2276
	.byte	0,15,25,49,9,2,16
	.byte	'P00_0',0,0,16
	.byte	'P00_1',0,1,16
	.byte	'P00_2',0,2,16
	.byte	'P00_3',0,3,16
	.byte	'P00_4',0,4,16
	.byte	'P00_5',0,5,16
	.byte	'P00_6',0,6,16
	.byte	'P00_7',0,7,16
	.byte	'P00_8',0,8,16
	.byte	'P00_9',0,9,16
	.byte	'P00_10',0,10,16
	.byte	'P00_11',0,11,16
	.byte	'P00_12',0,12,16
	.byte	'P00_13',0,13,16
	.byte	'P00_14',0,14,16
	.byte	'P00_15',0,15,16
	.byte	'P02_0',0,192,0,16
	.byte	'P02_1',0,193,0,16
	.byte	'P02_2',0,194,0,16
	.byte	'P02_3',0,195,0,16
	.byte	'P02_4',0,196,0,16
	.byte	'P02_5',0,197,0,16
	.byte	'P02_6',0,198,0,16
	.byte	'P02_7',0,199,0,16
	.byte	'P02_8',0,200,0,16
	.byte	'P02_9',0,201,0,16
	.byte	'P02_10',0,202,0,16
	.byte	'P02_11',0,203,0,16
	.byte	'P02_12',0,204,0,16
	.byte	'P02_13',0,205,0,16
	.byte	'P02_14',0,206,0,16
	.byte	'P02_15',0,207,0,16
	.byte	'P10_0',0,192,2,16
	.byte	'P10_1',0,193,2,16
	.byte	'P10_2',0,194,2,16
	.byte	'P10_3',0,195,2,16
	.byte	'P10_4',0,196,2,16
	.byte	'P10_5',0,197,2,16
	.byte	'P10_6',0,198,2,16
	.byte	'P10_7',0,199,2,16
	.byte	'P10_8',0,200,2,16
	.byte	'P10_9',0,201,2,16
	.byte	'P10_10',0,202,2,16
	.byte	'P10_11',0,203,2,16
	.byte	'P10_12',0,204,2,16
	.byte	'P10_13',0,205,2,16
	.byte	'P10_14',0,206,2,16
	.byte	'P10_15',0,207,2,16
	.byte	'P11_0',0,224,2,16
	.byte	'P11_1',0,225,2,16
	.byte	'P11_2',0,226,2,16
	.byte	'P11_3',0,227,2,16
	.byte	'P11_4',0,228,2,16
	.byte	'P11_5',0,229,2,16
	.byte	'P11_6',0,230,2,16
	.byte	'P11_7',0,231,2,16
	.byte	'P11_8',0,232,2,16
	.byte	'P11_9',0,233,2,16
	.byte	'P11_10',0,234,2,16
	.byte	'P11_11',0,235,2,16
	.byte	'P11_12',0,236,2,16
	.byte	'P11_13',0,237,2,16
	.byte	'P11_14',0,238,2,16
	.byte	'P11_15',0,239,2,16
	.byte	'P13_0',0,160,3,16
	.byte	'P13_1',0,161,3,16
	.byte	'P13_2',0,162,3,16
	.byte	'P13_3',0,163,3,16
	.byte	'P13_4',0,164,3,16
	.byte	'P13_5',0,165,3,16
	.byte	'P13_6',0,166,3,16
	.byte	'P13_7',0,167,3,16
	.byte	'P13_8',0,168,3,16
	.byte	'P13_9',0,169,3,16
	.byte	'P13_10',0,170,3,16
	.byte	'P13_11',0,171,3,16
	.byte	'P13_12',0,172,3,16
	.byte	'P13_13',0,173,3,16
	.byte	'P13_14',0,174,3,16
	.byte	'P13_15',0,175,3,16
	.byte	'P14_0',0,192,3,16
	.byte	'P14_1',0,193,3,16
	.byte	'P14_2',0,194,3,16
	.byte	'P14_3',0,195,3,16
	.byte	'P14_4',0,196,3,16
	.byte	'P14_5',0,197,3,16
	.byte	'P14_6',0,198,3,16
	.byte	'P14_7',0,199,3,16
	.byte	'P14_8',0,200,3,16
	.byte	'P14_9',0,201,3,16
	.byte	'P14_10',0,202,3,16
	.byte	'P14_11',0,203,3,16
	.byte	'P14_12',0,204,3,16
	.byte	'P14_13',0,205,3,16
	.byte	'P14_14',0,206,3,16
	.byte	'P14_15',0,207,3,16
	.byte	'P15_0',0,224,3,16
	.byte	'P15_1',0,225,3,16
	.byte	'P15_2',0,226,3,16
	.byte	'P15_3',0,227,3,16
	.byte	'P15_4',0,228,3,16
	.byte	'P15_5',0,229,3,16
	.byte	'P15_6',0,230,3,16
	.byte	'P15_7',0,231,3,16
	.byte	'P15_8',0,232,3,16
	.byte	'P15_9',0,233,3,16
	.byte	'P15_10',0,234,3,16
	.byte	'P15_11',0,235,3,16
	.byte	'P15_12',0,236,3,16
	.byte	'P15_13',0,237,3,16
	.byte	'P15_14',0,238,3,16
	.byte	'P15_15',0,239,3,16
	.byte	'P20_0',0,128,5,16
	.byte	'P20_1',0,129,5,16
	.byte	'P20_2',0,130,5,16
	.byte	'P20_3',0,131,5,16
	.byte	'P20_4',0,132,5,16
	.byte	'P20_5',0,133,5,16
	.byte	'P20_6',0,134,5,16
	.byte	'P20_7',0,135,5,16
	.byte	'P20_8',0,136,5,16
	.byte	'P20_9',0,137,5,16
	.byte	'P20_10',0,138,5,16
	.byte	'P20_11',0,139,5,16
	.byte	'P20_12',0,140,5,16
	.byte	'P20_13',0,141,5,16
	.byte	'P20_14',0,142,5,16
	.byte	'P20_15',0,143,5,16
	.byte	'P21_0',0,160,5,16
	.byte	'P21_1',0,161,5,16
	.byte	'P21_2',0,162,5,16
	.byte	'P21_3',0,163,5,16
	.byte	'P21_4',0,164,5,16
	.byte	'P21_5',0,165,5,16
	.byte	'P21_6',0,166,5,16
	.byte	'P21_7',0,167,5,16
	.byte	'P21_8',0,168,5,16
	.byte	'P21_9',0,169,5,16
	.byte	'P21_10',0,170,5,16
	.byte	'P21_11',0,171,5,16
	.byte	'P21_12',0,172,5,16
	.byte	'P21_13',0,173,5,16
	.byte	'P21_14',0,174,5,16
	.byte	'P21_15',0,175,5,16
	.byte	'P22_0',0,192,5,16
	.byte	'P22_1',0,193,5,16
	.byte	'P22_2',0,194,5,16
	.byte	'P22_3',0,195,5,16
	.byte	'P22_4',0,196,5,16
	.byte	'P22_5',0,197,5,16
	.byte	'P22_6',0,198,5,16
	.byte	'P22_7',0,199,5,16
	.byte	'P22_8',0,200,5,16
	.byte	'P22_9',0,201,5,16
	.byte	'P22_10',0,202,5,16
	.byte	'P22_11',0,203,5,16
	.byte	'P22_12',0,204,5,16
	.byte	'P22_13',0,205,5,16
	.byte	'P22_14',0,206,5,16
	.byte	'P22_15',0,207,5,16
	.byte	'P23_0',0,224,5,16
	.byte	'P23_1',0,225,5,16
	.byte	'P23_2',0,226,5,16
	.byte	'P23_3',0,227,5,16
	.byte	'P23_4',0,228,5,16
	.byte	'P23_5',0,229,5,16
	.byte	'P23_6',0,230,5,16
	.byte	'P23_7',0,231,5,16
	.byte	'P23_8',0,232,5,16
	.byte	'P23_9',0,233,5,16
	.byte	'P23_10',0,234,5,16
	.byte	'P23_11',0,235,5,16
	.byte	'P23_12',0,236,5,16
	.byte	'P23_13',0,237,5,16
	.byte	'P23_14',0,238,5,16
	.byte	'P23_15',0,239,5,16
	.byte	'P32_0',0,128,8,16
	.byte	'P32_1',0,129,8,16
	.byte	'P32_2',0,130,8,16
	.byte	'P32_3',0,131,8,16
	.byte	'P32_4',0,132,8,16
	.byte	'P32_5',0,133,8,16
	.byte	'P32_6',0,134,8,16
	.byte	'P32_7',0,135,8,16
	.byte	'P32_8',0,136,8,16
	.byte	'P32_9',0,137,8,16
	.byte	'P32_10',0,138,8,16
	.byte	'P32_11',0,139,8,16
	.byte	'P32_12',0,140,8,16
	.byte	'P32_13',0,141,8,16
	.byte	'P32_14',0,142,8,16
	.byte	'P32_15',0,143,8,16
	.byte	'P33_0',0,160,8,16
	.byte	'P33_1',0,161,8,16
	.byte	'P33_2',0,162,8,16
	.byte	'P33_3',0,163,8,16
	.byte	'P33_4',0,164,8,16
	.byte	'P33_5',0,165,8,16
	.byte	'P33_6',0,166,8,16
	.byte	'P33_7',0,167,8,16
	.byte	'P33_8',0,168,8,16
	.byte	'P33_9',0,169,8,16
	.byte	'P33_10',0,170,8,16
	.byte	'P33_11',0,171,8,16
	.byte	'P33_12',0,172,8,16
	.byte	'P33_13',0,173,8,16
	.byte	'P33_14',0,174,8,16
	.byte	'P33_15',0,175,8,0,15,25,95,9,1,16
	.byte	'GPI',0,0,16
	.byte	'GPO',0,1,0,15,24,29,9,1,16
	.byte	'NO_PULL',0,0,16
	.byte	'PULLUP',0,1,16
	.byte	'PULLDOWN',0,2,16
	.byte	'PUSHPULL',0,3,16
	.byte	'OPENDRAIN',0,4,0,32
	.byte	'gpio_init',0,24,52,6,1,1,1,1,5
	.byte	'pin',0,24,52,25
	.word	35345
	.byte	5
	.byte	'dir',0,24,52,43
	.word	37285
	.byte	5
	.byte	'dat',0,24,52,54
	.word	428
	.byte	5
	.byte	'pinconf',0,24,52,73
	.word	37303
	.byte	0,15,26,34,9,1,16
	.byte	'ERU_CH0_REQ4_P10_7',0,0,16
	.byte	'ERU_CH0_REQ0_P15_4',0,1,16
	.byte	'ERU_CH1_REQ5_P10_8',0,3,16
	.byte	'ERU_CH1_REQ10_P14_3',0,4,16
	.byte	'ERU_CH2_REQ7_P00_4',0,6,16
	.byte	'ERU_CH2_REQ14_P02_1',0,7,16
	.byte	'ERU_CH2_REQ2_P10_2',0,8,16
	.byte	'ERU_CH3_REQ6_P02_0',0,9,16
	.byte	'ERU_CH3_REQ3_P10_3',0,10,16
	.byte	'ERU_CH3_REQ15_P14_1',0,11,16
	.byte	'ERU_CH4_REQ13_P15_5',0,12,16
	.byte	'ERU_CH4_REQ8_P33_7',0,13,16
	.byte	'ERU_CH5_REQ1_P15_8',0,15,16
	.byte	'ERU_CH6_REQ12_P11_10',0,18,16
	.byte	'ERU_CH6_REQ9_P20_0',0,19,16
	.byte	'ERU_CH7_REQ16_P15_1',0,21,16
	.byte	'ERU_CH7_REQ11_P20_9',0,22,0,15,26,27,9,1,16
	.byte	'RISING',0,0,16
	.byte	'FALLING',0,1,16
	.byte	'BOTH',0,2,0,32
	.byte	'eru_init',0,26,70,6,1,1,1,1,5
	.byte	'eru_pin',0,26,70,28
	.word	37433
	.byte	5
	.byte	'trigger',0,26,70,50
	.word	37804
	.byte	0
.L200:
	.byte	3
	.word	428
	.byte	31
	.byte	'eru_dma_init',0,27,34,7
	.word	428
	.byte	1,1,1,1,5
	.byte	'dma_ch',0,27,34,37
	.word	21763
	.byte	5
	.byte	'source_addr',0,27,34,52
	.word	37886
	.byte	5
	.byte	'destination_addr',0,27,34,72
	.word	37886
	.byte	5
	.byte	'eru_pin',0,27,34,103
	.word	37433
	.byte	5
	.byte	'trigger',0,27,34,125
	.word	37804
	.byte	5
	.byte	'dma_count',0,27,34,141,1
	.word	979
	.byte	0,32
	.byte	'dma_stop',0,27,35,6,1,1,1,1,5
	.byte	'dma_ch',0,27,35,32
	.word	21763
	.byte	0,32
	.byte	'dma_start',0,27,36,6,1,1,1,1,5
	.byte	'dma_ch',0,27,36,33
	.word	21763
	.byte	0,27
	.word	29447
	.byte	28
	.word	29475
	.byte	28
	.word	29491
	.byte	6,0,27
	.word	29631
	.byte	28
	.word	29661
	.byte	28
	.word	29677
	.byte	6,0,27
	.word	29924
	.byte	28
	.word	29953
	.byte	28
	.word	29969
	.byte	6,0,27
	.word	30265
	.byte	28
	.word	30296
	.byte	6,0,27
	.word	33747
	.byte	28
	.word	33770
	.byte	6,0,27
	.word	33785
	.byte	28
	.word	33817
	.byte	17,17,29
	.word	11034
	.byte	30
	.word	11072
	.byte	0,0,6,0,0,27
	.word	33835
	.byte	28
	.word	33863
	.byte	6,0,27
	.word	33878
	.byte	17,29
	.word	2109
	.byte	33
	.word	2146
	.byte	29
	.word	2067
	.byte	30
	.word	2107
	.byte	0,30
	.word	2147
	.byte	0,0,6,0,0,27
	.word	33911
	.byte	17,29
	.word	2150
	.byte	30
	.word	2182
	.byte	0,6,0,0,27
	.word	33940
	.byte	28
	.word	33966
	.byte	17,29
	.word	2224
	.byte	28
	.word	2257
	.byte	30
	.word	2274
	.byte	0,6,0,0,27
	.word	34004
	.byte	28
	.word	34028
	.byte	17,29
	.word	34094
	.byte	33
	.word	34110
	.byte	29
	.word	33878
	.byte	33
	.word	33907
	.byte	29
	.word	2109
	.byte	33
	.word	2146
	.byte	29
	.word	2067
	.byte	30
	.word	2107
	.byte	0,30
	.word	2147
	.byte	0,0,30
	.word	33908
	.byte	0,0,30
	.word	34111
	.byte	29
	.word	33940
	.byte	28
	.word	33966
	.byte	33
	.word	33983
	.byte	29
	.word	2224
	.byte	28
	.word	2257
	.byte	30
	.word	2274
	.byte	0,30
	.word	33984
	.byte	0,0,30
	.word	34112
	.byte	29
	.word	33747
	.byte	28
	.word	33770
	.byte	30
	.word	33783
	.byte	0,30
	.word	34113
	.byte	0,0,6,0,0,27
	.word	34049
	.byte	28
	.word	34072
	.byte	17,29
	.word	34094
	.byte	33
	.word	34110
	.byte	29
	.word	33878
	.byte	33
	.word	33907
	.byte	29
	.word	2109
	.byte	33
	.word	2146
	.byte	29
	.word	2067
	.byte	30
	.word	2107
	.byte	0,30
	.word	2147
	.byte	0,0,30
	.word	33908
	.byte	0,0,30
	.word	34111
	.byte	29
	.word	33940
	.byte	28
	.word	33966
	.byte	33
	.word	33983
	.byte	29
	.word	2224
	.byte	28
	.word	2257
	.byte	30
	.word	2274
	.byte	0,30
	.word	33984
	.byte	0,0,30
	.word	34112
	.byte	29
	.word	33747
	.byte	28
	.word	33770
	.byte	30
	.word	33783
	.byte	0,30
	.word	34113
	.byte	0,0,6,0,0,27
	.word	34094
	.byte	17,29
	.word	33878
	.byte	33
	.word	33907
	.byte	29
	.word	2109
	.byte	33
	.word	2146
	.byte	29
	.word	2067
	.byte	30
	.word	2107
	.byte	0,30
	.word	2147
	.byte	0,0,30
	.word	33908
	.byte	0,0,6,29
	.word	33940
	.byte	28
	.word	33966
	.byte	33
	.word	33983
	.byte	29
	.word	2224
	.byte	28
	.word	2257
	.byte	30
	.word	2274
	.byte	0,30
	.word	33984
	.byte	0,0,6,29
	.word	33747
	.byte	28
	.word	33770
	.byte	30
	.word	33783
	.byte	0,6,0,0,27
	.word	34116
	.byte	17,29
	.word	33747
	.byte	28
	.word	33770
	.byte	30
	.word	33783
	.byte	0,6,0,0
.L132:
	.byte	15,28,44,9,1,16
	.byte	'UART_0',0,0,16
	.byte	'UART_1',0,1,16
	.byte	'UART_2',0,2,16
	.byte	'UART_3',0,3,0,15,28,54,9,1,16
	.byte	'UART0_TX_P14_0',0,0,16
	.byte	'UART0_TX_P14_1',0,1,16
	.byte	'UART0_TX_P15_2',0,2,16
	.byte	'UART0_TX_P15_3',0,3,16
	.byte	'UART0_RX_P14_1',0,4,16
	.byte	'UART0_RX_P15_3',0,5,16
	.byte	'UART1_TX_P02_2',0,6,16
	.byte	'UART1_TX_P11_12',0,7,16
	.byte	'UART1_TX_P14_10',0,8,16
	.byte	'UART1_TX_P15_0',0,9,16
	.byte	'UART1_TX_P15_1',0,10,16
	.byte	'UART1_TX_P15_4',0,11,16
	.byte	'UART1_TX_P15_5',0,12,16
	.byte	'UART1_TX_P20_10',0,13,16
	.byte	'UART1_TX_P33_12',0,14,16
	.byte	'UART1_TX_P33_13',0,15,16
	.byte	'UART1_RX_P02_3',0,16,16
	.byte	'UART1_RX_P11_10',0,17,16
	.byte	'UART1_RX_P14_8',0,18,16
	.byte	'UART1_RX_P15_1',0,19,16
	.byte	'UART1_RX_P15_5',0,20,16
	.byte	'UART1_RX_P20_9',0,21,16
	.byte	'UART1_RX_P33_13',0,22,16
	.byte	'UART2_TX_P02_0',0,23,16
	.byte	'UART2_TX_P10_5',0,24,16
	.byte	'UART2_TX_P14_2',0,25,16
	.byte	'UART2_TX_P14_3',0,26,16
	.byte	'UART2_TX_P33_8',0,27,16
	.byte	'UART2_TX_P33_9',0,28,16
	.byte	'UART2_RX_P02_0',0,29,16
	.byte	'UART2_RX_P02_1',0,30,16
	.byte	'UART2_RX_P10_6',0,31,16
	.byte	'UART2_RX_P14_3',0,32,16
	.byte	'UART2_RX_P33_8',0,33,16
	.byte	'UART3_TX_P00_0',0,34,16
	.byte	'UART3_TX_P00_1',0,35,16
	.byte	'UART3_TX_P15_6',0,36,16
	.byte	'UART3_TX_P15_7',0,37,16
	.byte	'UART3_TX_P20_0',0,38,16
	.byte	'UART3_TX_P20_3',0,39,16
	.byte	'UART3_TX_P21_7',0,40,16
	.byte	'UART3_TX_P32_2',0,41,16
	.byte	'UART3_TX_P32_3',0,42,16
	.byte	'UART3_RX_P00_1',0,43,16
	.byte	'UART3_RX_P15_7',0,44,16
	.byte	'UART3_RX_P20_3',0,45,16
	.byte	'UART3_RX_P21_6',0,46,16
	.byte	'UART3_RX_P32_2',0,47,0,32
	.byte	'uart_init',0,28,87,6,1,1,1,1,5
	.byte	'uartn',0,28,87,27
	.word	38711
	.byte	5
	.byte	'baud',0,28,87,41
	.word	2276
	.byte	5
	.byte	'tx_pin',0,28,87,61
	.word	38753
	.byte	5
	.byte	'rx_pin',0,28,87,83
	.word	38753
	.byte	0,32
	.byte	'uart_putchar',0,28,88,6,1,1,1,1,5
	.byte	'uartn',0,28,88,30
	.word	38711
	.byte	5
	.byte	'dat',0,28,88,43
	.word	428
	.byte	0,32
	.byte	'uart_putbuff',0,28,89,6,1,1,1,1,5
	.byte	'uartn',0,28,89,30
	.word	38711
	.byte	5
	.byte	'buff',0,28,89,44
	.word	37886
	.byte	5
	.byte	'len',0,28,89,57
	.word	2276
	.byte	0,31
	.byte	'uart_query',0,28,92,7
	.word	428
	.byte	1,1,1,1,5
	.byte	'uartn',0,28,92,29
	.word	38711
	.byte	5
	.byte	'dat',0,28,92,43
	.word	37886
	.byte	0,18,4
	.word	29985
	.byte	19,1,0
.L134:
	.byte	3
	.word	39817
.L139:
	.byte	18,4
	.word	428
	.byte	19,3,0,10
	.byte	'_Ifx_CPU_ICR_Bits',0,29,246,2,16,4,11
	.byte	'CCPN',0,4
	.word	827
	.byte	10,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	827
	.byte	5,17,2,35,0,11
	.byte	'IE',0,4
	.word	827
	.byte	1,16,2,35,0,11
	.byte	'PIPN',0,4
	.word	827
	.byte	10,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	827
	.byte	6,0,2,35,0,0
.L168:
	.byte	12,29,223,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39840
	.byte	4,2,35,0,0,34
	.byte	'__wchar_t',0,30,1,1
	.word	29985
	.byte	34
	.byte	'__size_t',0,30,1,1
	.word	405
	.byte	34
	.byte	'__ptrdiff_t',0,30,1,1
	.word	421
	.byte	35,1,3
	.word	40052
	.byte	34
	.byte	'__codeptr',0,30,1,1
	.word	40054
	.byte	34
	.byte	'boolean',0,31,101,29
	.word	428
	.byte	34
	.byte	'uint8',0,31,105,29
	.word	428
	.byte	34
	.byte	'uint16',0,31,109,29
	.word	979
	.byte	34
	.byte	'uint32',0,31,113,29
	.word	2276
	.byte	34
	.byte	'uint64',0,31,118,29
	.word	287
	.byte	34
	.byte	'sint16',0,31,126,29
	.word	29985
	.byte	34
	.byte	'sint32',0,31,131,1,29
	.word	29998
	.byte	34
	.byte	'sint64',0,31,138,1,29
	.word	33987
	.byte	34
	.byte	'float32',0,31,167,1,29
	.word	201
	.byte	34
	.byte	'pvoid',0,32,57,28
	.word	319
	.byte	34
	.byte	'Ifx_TickTime',0,32,79,28
	.word	33987
	.byte	34
	.byte	'Ifx_SizeT',0,32,92,16
	.word	29985
	.byte	34
	.byte	'Ifx_Priority',0,32,103,16
	.word	979
	.byte	15,32,130,1,9,1,16
	.byte	'Ifx_RxSel_a',0,0,16
	.byte	'Ifx_RxSel_b',0,1,16
	.byte	'Ifx_RxSel_c',0,2,16
	.byte	'Ifx_RxSel_d',0,3,16
	.byte	'Ifx_RxSel_e',0,4,16
	.byte	'Ifx_RxSel_f',0,5,16
	.byte	'Ifx_RxSel_g',0,6,16
	.byte	'Ifx_RxSel_h',0,7,0,34
	.byte	'Ifx_RxSel',0,32,140,1,3
	.word	40290
	.byte	15,32,164,1,9,1,16
	.byte	'Ifx_DataBufferMode_normal',0,0,16
	.byte	'Ifx_DataBufferMode_timeStampSingle',0,1,0,34
	.byte	'Ifx_DataBufferMode',0,32,169,1,2
	.word	40428
	.byte	34
	.byte	'IfxDma_ChannelId',0,14,156,1,3
	.word	21763
	.byte	34
	.byte	'Ifx_DMA_ACCEN00_Bits',0,13,79,3
	.word	11639
	.byte	34
	.byte	'Ifx_DMA_ACCEN01_Bits',0,13,85,3
	.word	12209
	.byte	34
	.byte	'Ifx_DMA_ACCEN10_Bits',0,13,122,3
	.word	12299
	.byte	34
	.byte	'Ifx_DMA_ACCEN11_Bits',0,13,128,1,3
	.word	12869
	.byte	34
	.byte	'Ifx_DMA_ACCEN20_Bits',0,13,165,1,3
	.word	12959
	.byte	34
	.byte	'Ifx_DMA_ACCEN21_Bits',0,13,171,1,3
	.word	13530
	.byte	34
	.byte	'Ifx_DMA_ACCEN30_Bits',0,13,208,1,3
	.word	13621
	.byte	34
	.byte	'Ifx_DMA_ACCEN31_Bits',0,13,214,1,3
	.word	14192
	.byte	34
	.byte	'Ifx_DMA_BLK_CLRE_Bits',0,13,230,1,3
	.word	14810
	.byte	34
	.byte	'Ifx_DMA_BLK_EER_Bits',0,13,243,1,3
	.word	14294
	.byte	34
	.byte	'Ifx_DMA_BLK_ERRSR_Bits',0,13,132,2,3
	.word	14518
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_ADICR_Bits',0,13,152,2,3
	.word	16722
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_CHCR_Bits',0,13,168,2,3
	.word	17038
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_CHSR_Bits',0,13,184,2,3
	.word	17408
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_DADR_Bits',0,13,190,2,3
	.word	16633
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R0_Bits',0,13,199,2,3
	.word	15273
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R1_Bits',0,13,208,2,3
	.word	15408
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R2_Bits',0,13,217,2,3
	.word	15543
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R3_Bits',0,13,226,2,3
	.word	15678
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R4_Bits',0,13,235,2,3
	.word	15813
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R5_Bits',0,13,244,2,3
	.word	15948
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R6_Bits',0,13,253,2,3
	.word	16083
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R7_Bits',0,13,134,3,3
	.word	16218
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_RDCRC_Bits',0,13,140,3,3
	.word	16362
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SADR_Bits',0,13,146,3,3
	.word	16544
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SDCRC_Bits',0,13,152,3,3
	.word	16453
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SHADR_Bits',0,13,158,3,3
	.word	17317
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SR_Bits',0,13,169,3,3
	.word	15093
	.byte	34
	.byte	'Ifx_DMA_CH_ADICR_Bits',0,13,189,3,3
	.word	19858
	.byte	34
	.byte	'Ifx_DMA_CH_CHCFGR_Bits',0,13,205,3,3
	.word	20170
	.byte	34
	.byte	'Ifx_DMA_CH_CHCSR_Bits',0,13,226,3,3
	.word	20534
	.byte	34
	.byte	'Ifx_DMA_CH_DADR_Bits',0,13,232,3,3
	.word	19773
	.byte	34
	.byte	'Ifx_DMA_CH_RDCRCR_Bits',0,13,238,3,3
	.word	19512
	.byte	34
	.byte	'Ifx_DMA_CH_SADR_Bits',0,13,244,3,3
	.word	19688
	.byte	34
	.byte	'Ifx_DMA_CH_SDCRCR_Bits',0,13,250,3,3
	.word	19600
	.byte	34
	.byte	'Ifx_DMA_CH_SHADR_Bits',0,13,128,4,3
	.word	20447
	.byte	34
	.byte	'Ifx_DMA_CLC_Bits',0,13,138,4,3
	.word	11074
	.byte	34
	.byte	'Ifx_DMA_ERRINTR_Bits',0,13,145,4,3
	.word	18238
	.byte	34
	.byte	'Ifx_DMA_HRR_Bits',0,13,152,4,3
	.word	18830
	.byte	34
	.byte	'Ifx_DMA_ID_Bits',0,13,160,4,3
	.word	11231
	.byte	34
	.byte	'Ifx_DMA_MEMCON_Bits',0,13,175,4,3
	.word	11362
	.byte	34
	.byte	'Ifx_DMA_MODE_Bits',0,13,182,4,3
	.word	18706
	.byte	34
	.byte	'Ifx_DMA_OTSS_Bits',0,13,191,4,3
	.word	18099
	.byte	34
	.byte	'Ifx_DMA_PRR0_Bits',0,13,200,4,3
	.word	18344
	.byte	34
	.byte	'Ifx_DMA_PRR1_Bits',0,13,209,4,3
	.word	18478
	.byte	34
	.byte	'Ifx_DMA_SUSACR_Bits',0,13,216,4,3
	.word	19070
	.byte	34
	.byte	'Ifx_DMA_SUSENR_Bits',0,13,223,4,3
	.word	18953
	.byte	34
	.byte	'Ifx_DMA_TIME_Bits',0,13,229,4,3
	.word	18612
	.byte	34
	.byte	'Ifx_DMA_TSR_Bits',0,13,248,4,3
	.word	19187
	.byte	34
	.byte	'Ifx_DMA_ACCEN00',0,13,133,5,3
	.word	12169
	.byte	34
	.byte	'Ifx_DMA_ACCEN01',0,13,141,5,3
	.word	12259
	.byte	34
	.byte	'Ifx_DMA_ACCEN10',0,13,149,5,3
	.word	12829
	.byte	34
	.byte	'Ifx_DMA_ACCEN11',0,13,157,5,3
	.word	12919
	.byte	34
	.byte	'Ifx_DMA_ACCEN20',0,13,165,5,3
	.word	13490
	.byte	34
	.byte	'Ifx_DMA_ACCEN21',0,13,173,5,3
	.word	13581
	.byte	34
	.byte	'Ifx_DMA_ACCEN30',0,13,181,5,3
	.word	14152
	.byte	34
	.byte	'Ifx_DMA_ACCEN31',0,13,189,5,3
	.word	14243
	.byte	34
	.byte	'Ifx_DMA_BLK_CLRE',0,13,197,5,3
	.word	15053
	.byte	34
	.byte	'Ifx_DMA_BLK_EER',0,13,205,5,3
	.word	14478
	.byte	34
	.byte	'Ifx_DMA_BLK_ERRSR',0,13,213,5,3
	.word	14770
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_ADICR',0,13,221,5,3
	.word	16998
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_CHCR',0,13,229,5,3
	.word	17277
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_CHSR',0,13,237,5,3
	.word	17641
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_DADR',0,13,245,5,3
	.word	16682
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R0',0,13,253,5,3
	.word	15368
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R1',0,13,133,6,3
	.word	15503
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R2',0,13,141,6,3
	.word	15638
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R3',0,13,149,6,3
	.word	15773
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R4',0,13,157,6,3
	.word	15908
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R5',0,13,165,6,3
	.word	16043
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R6',0,13,173,6,3
	.word	16178
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R7',0,13,181,6,3
	.word	16313
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_RDCRC',0,13,189,6,3
	.word	16413
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SADR',0,13,197,6,3
	.word	16593
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SDCRC',0,13,205,6,3
	.word	16504
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SHADR',0,13,213,6,3
	.word	17368
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SR',0,13,221,6,3
	.word	15233
	.byte	34
	.byte	'Ifx_DMA_CH_ADICR',0,13,229,6,3
	.word	20130
	.byte	34
	.byte	'Ifx_DMA_CH_CHCFGR',0,13,237,6,3
	.word	20407
	.byte	34
	.byte	'Ifx_DMA_CH_CHCSR',0,13,245,6,3
	.word	20841
	.byte	34
	.byte	'Ifx_DMA_CH_DADR',0,13,253,6,3
	.word	19818
	.byte	34
	.byte	'Ifx_DMA_CH_RDCRCR',0,13,133,7,3
	.word	19560
	.byte	34
	.byte	'Ifx_DMA_CH_SADR',0,13,141,7,3
	.word	19733
	.byte	34
	.byte	'Ifx_DMA_CH_SDCRCR',0,13,149,7,3
	.word	19648
	.byte	34
	.byte	'Ifx_DMA_CH_SHADR',0,13,157,7,3
	.word	20494
	.byte	34
	.byte	'Ifx_DMA_CLC',0,13,165,7,3
	.word	11191
	.byte	34
	.byte	'Ifx_DMA_ERRINTR',0,13,173,7,3
	.word	18304
	.byte	34
	.byte	'Ifx_DMA_HRR',0,13,181,7,3
	.word	18892
	.byte	34
	.byte	'Ifx_DMA_ID',0,13,189,7,3
	.word	11313
	.byte	34
	.byte	'Ifx_DMA_MEMCON',0,13,197,7,3
	.word	11590
	.byte	34
	.byte	'Ifx_DMA_MODE',0,13,205,7,3
	.word	18770
	.byte	34
	.byte	'Ifx_DMA_OTSS',0,13,213,7,3
	.word	18198
	.byte	34
	.byte	'Ifx_DMA_PRR0',0,13,221,7,3
	.word	18438
	.byte	34
	.byte	'Ifx_DMA_PRR1',0,13,229,7,3
	.word	18572
	.byte	34
	.byte	'Ifx_DMA_SUSACR',0,13,237,7,3
	.word	19137
	.byte	34
	.byte	'Ifx_DMA_SUSENR',0,13,245,7,3
	.word	19020
	.byte	34
	.byte	'Ifx_DMA_TIME',0,13,253,7,3
	.word	18655
	.byte	34
	.byte	'Ifx_DMA_TSR',0,13,133,8,3
	.word	19462
	.byte	14
	.word	17681
	.byte	34
	.byte	'Ifx_DMA_BLK_ME',0,13,165,8,3
	.word	43308
	.byte	14
	.word	17974
	.byte	34
	.byte	'Ifx_DMA_BLK',0,13,185,8,3
	.word	43337
	.byte	14
	.word	20881
	.byte	34
	.byte	'Ifx_DMA_CH',0,13,198,8,3
	.word	43363
	.byte	14
	.word	21047
	.byte	34
	.byte	'Ifx_DMA',0,13,250,8,3
	.word	43388
	.byte	15,33,69,9,1,16
	.byte	'IfxSrc_Tos_cpu0',0,0,16
	.byte	'IfxSrc_Tos_cpu1',0,1,16
	.byte	'IfxSrc_Tos_dma',0,3,0,34
	.byte	'IfxSrc_Tos',0,33,74,3
	.word	43410
	.byte	34
	.byte	'Ifx_SRC_SRCR_Bits',0,4,62,3
	.word	445
	.byte	34
	.byte	'Ifx_SRC_SRCR',0,4,75,3
	.word	735
	.byte	10
	.byte	'_Ifx_SRC_AGBT',0,4,86,25,4,13
	.byte	'SR',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	43535
	.byte	34
	.byte	'Ifx_SRC_AGBT',0,4,89,3
	.word	43567
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN',0,4,92,25,12,13
	.byte	'TX',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	735
	.byte	4,2,35,8,0,14
	.word	43593
	.byte	34
	.byte	'Ifx_SRC_ASCLIN',0,4,97,3
	.word	43652
	.byte	10
	.byte	'_Ifx_SRC_BCUSPB',0,4,100,25,4,13
	.byte	'SBSRC',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	43680
	.byte	34
	.byte	'Ifx_SRC_BCUSPB',0,4,103,3
	.word	43717
	.byte	18,64
	.word	735
	.byte	19,15,0,10
	.byte	'_Ifx_SRC_CAN',0,4,106,25,64,13
	.byte	'INT',0
	.word	43745
	.byte	64,2,35,0,0,14
	.word	43754
	.byte	34
	.byte	'Ifx_SRC_CAN',0,4,109,3
	.word	43786
	.byte	10
	.byte	'_Ifx_SRC_CCU6',0,4,112,25,16,13
	.byte	'SR0',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	735
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	735
	.byte	4,2,35,12,0,14
	.word	43811
	.byte	34
	.byte	'Ifx_SRC_CCU6',0,4,118,3
	.word	43883
	.byte	18,8
	.word	735
	.byte	19,1,0,10
	.byte	'_Ifx_SRC_CERBERUS',0,4,121,25,8,13
	.byte	'SR',0
	.word	43909
	.byte	8,2,35,0,0,14
	.word	43918
	.byte	34
	.byte	'Ifx_SRC_CERBERUS',0,4,124,3
	.word	43954
	.byte	10
	.byte	'_Ifx_SRC_CIF',0,4,127,25,16,13
	.byte	'MI',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'MIEP',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'ISP',0
	.word	735
	.byte	4,2,35,8,13
	.byte	'MJPEG',0
	.word	735
	.byte	4,2,35,12,0,14
	.word	43984
	.byte	34
	.byte	'Ifx_SRC_CIF',0,4,133,1,3
	.word	44057
	.byte	10
	.byte	'_Ifx_SRC_CPU',0,4,136,1,25,4,13
	.byte	'SBSRC',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	44083
	.byte	34
	.byte	'Ifx_SRC_CPU',0,4,139,1,3
	.word	44118
	.byte	18,192,1
	.word	735
	.byte	19,47,0,10
	.byte	'_Ifx_SRC_DMA',0,4,142,1,25,208,1,13
	.byte	'ERR',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	5672
	.byte	12,2,35,4,13
	.byte	'CH',0
	.word	44144
	.byte	192,1,2,35,16,0,14
	.word	44154
	.byte	34
	.byte	'Ifx_SRC_DMA',0,4,147,1,3
	.word	44221
	.byte	10
	.byte	'_Ifx_SRC_DSADC',0,4,150,1,25,8,13
	.byte	'SRM',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'SRA',0
	.word	735
	.byte	4,2,35,4,0,14
	.word	44247
	.byte	34
	.byte	'Ifx_SRC_DSADC',0,4,154,1,3
	.word	44295
	.byte	10
	.byte	'_Ifx_SRC_EMEM',0,4,157,1,25,4,13
	.byte	'SR',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	44323
	.byte	34
	.byte	'Ifx_SRC_EMEM',0,4,160,1,3
	.word	44356
	.byte	18,40
	.word	428
	.byte	19,39,0,10
	.byte	'_Ifx_SRC_ERAY',0,4,163,1,25,80,13
	.byte	'INT',0
	.word	43909
	.byte	8,2,35,0,13
	.byte	'TINT',0
	.word	43909
	.byte	8,2,35,8,13
	.byte	'NDAT',0
	.word	43909
	.byte	8,2,35,16,13
	.byte	'MBSC',0
	.word	43909
	.byte	8,2,35,24,13
	.byte	'OBUSY',0
	.word	735
	.byte	4,2,35,32,13
	.byte	'IBUSY',0
	.word	735
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	44383
	.byte	40,2,35,40,0,14
	.word	44392
	.byte	34
	.byte	'Ifx_SRC_ERAY',0,4,172,1,3
	.word	44519
	.byte	10
	.byte	'_Ifx_SRC_ETH',0,4,175,1,25,4,13
	.byte	'SR',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	44546
	.byte	34
	.byte	'Ifx_SRC_ETH',0,4,178,1,3
	.word	44578
	.byte	10
	.byte	'_Ifx_SRC_FCE',0,4,181,1,25,4,13
	.byte	'SR',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	44604
	.byte	34
	.byte	'Ifx_SRC_FCE',0,4,184,1,3
	.word	44636
	.byte	10
	.byte	'_Ifx_SRC_FFT',0,4,187,1,25,12,13
	.byte	'DONE',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'RFS',0
	.word	735
	.byte	4,2,35,8,0,14
	.word	44662
	.byte	34
	.byte	'Ifx_SRC_FFT',0,4,192,1,3
	.word	44722
	.byte	18,16
	.word	428
	.byte	19,15,0,10
	.byte	'_Ifx_SRC_GPSR',0,4,195,1,25,32,13
	.byte	'SR0',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	735
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	735
	.byte	4,2,35,12,13
	.byte	'reserved_10',0
	.word	44748
	.byte	16,2,35,16,0,14
	.word	44757
	.byte	34
	.byte	'Ifx_SRC_GPSR',0,4,202,1,3
	.word	44851
	.byte	10
	.byte	'_Ifx_SRC_GPT12',0,4,205,1,25,48,13
	.byte	'CIRQ',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'T2',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'T3',0
	.word	735
	.byte	4,2,35,8,13
	.byte	'T4',0
	.word	735
	.byte	4,2,35,12,13
	.byte	'T5',0
	.word	735
	.byte	4,2,35,16,13
	.byte	'T6',0
	.word	735
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	4703
	.byte	24,2,35,24,0,14
	.word	44878
	.byte	34
	.byte	'Ifx_SRC_GPT12',0,4,214,1,3
	.word	44995
	.byte	18,12
	.word	735
	.byte	19,2,0,18,32
	.word	735
	.byte	19,7,0,18,32
	.word	45032
	.byte	19,0,0,18,88
	.word	428
	.byte	19,87,0,18,108
	.word	735
	.byte	19,26,0,18,96
	.word	45032
	.byte	19,2,0,18,160,3
	.word	428
	.byte	19,159,3,0,18,64
	.word	45032
	.byte	19,1,0,18,192,3
	.word	428
	.byte	19,191,3,0,18,16
	.word	735
	.byte	19,3,0,18,64
	.word	45108
	.byte	19,3,0,18,52
	.word	428
	.byte	19,51,0,10
	.byte	'_Ifx_SRC_GTM',0,4,217,1,25,204,18,13
	.byte	'AEIIRQ',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'ARUIRQ',0
	.word	45023
	.byte	12,2,35,4,13
	.byte	'reserved_10',0
	.word	3513
	.byte	4,2,35,16,13
	.byte	'BRCIRQ',0
	.word	735
	.byte	4,2,35,20,13
	.byte	'CMPIRQ',0
	.word	735
	.byte	4,2,35,24,13
	.byte	'SPEIRQ',0
	.word	43909
	.byte	8,2,35,28,13
	.byte	'reserved_24',0
	.word	5332
	.byte	8,2,35,36,13
	.byte	'PSM',0
	.word	45041
	.byte	32,2,35,44,13
	.byte	'reserved_4C',0
	.word	45050
	.byte	88,2,35,76,13
	.byte	'DPLL',0
	.word	45059
	.byte	108,3,35,164,1,13
	.byte	'reserved_110',0
	.word	18090
	.byte	96,3,35,144,2,13
	.byte	'ERR',0
	.word	735
	.byte	4,3,35,240,2,13
	.byte	'reserved_174',0
	.word	5672
	.byte	12,3,35,244,2,13
	.byte	'TIM',0
	.word	45068
	.byte	96,3,35,128,3,13
	.byte	'reserved_1E0',0
	.word	45077
	.byte	160,3,3,35,224,3,13
	.byte	'MCS',0
	.word	45068
	.byte	96,3,35,128,7,13
	.byte	'reserved_3E0',0
	.word	45077
	.byte	160,3,3,35,224,7,13
	.byte	'TOM',0
	.word	45088
	.byte	64,3,35,128,11,13
	.byte	'reserved_5C0',0
	.word	45097
	.byte	192,3,3,35,192,11,13
	.byte	'ATOM',0
	.word	45117
	.byte	64,3,35,128,15,13
	.byte	'reserved_7C0',0
	.word	18942
	.byte	192,2,3,35,192,15,13
	.byte	'MCSW0',0
	.word	45023
	.byte	12,3,35,128,18,13
	.byte	'reserved_90C',0
	.word	45126
	.byte	52,3,35,140,18,13
	.byte	'MCSW1',0
	.word	45023
	.byte	12,3,35,192,18,0,14
	.word	45135
	.byte	34
	.byte	'Ifx_SRC_GTM',0,4,243,1,3
	.word	45595
	.byte	10
	.byte	'_Ifx_SRC_HSCT',0,4,246,1,25,4,13
	.byte	'SR',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	45621
	.byte	34
	.byte	'Ifx_SRC_HSCT',0,4,249,1,3
	.word	45654
	.byte	10
	.byte	'_Ifx_SRC_HSSL',0,4,252,1,25,16,13
	.byte	'COK',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'RDI',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	735
	.byte	4,2,35,8,13
	.byte	'TRG',0
	.word	735
	.byte	4,2,35,12,0,14
	.word	45681
	.byte	34
	.byte	'Ifx_SRC_HSSL',0,4,130,2,3
	.word	45754
	.byte	18,56
	.word	428
	.byte	19,55,0,10
	.byte	'_Ifx_SRC_I2C',0,4,133,2,25,80,13
	.byte	'BREQ',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'LBREQ',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'SREQ',0
	.word	735
	.byte	4,2,35,8,13
	.byte	'LSREQ',0
	.word	735
	.byte	4,2,35,12,13
	.byte	'ERR',0
	.word	735
	.byte	4,2,35,16,13
	.byte	'P',0
	.word	735
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	45781
	.byte	56,2,35,24,0,14
	.word	45790
	.byte	34
	.byte	'Ifx_SRC_I2C',0,4,142,2,3
	.word	45913
	.byte	10
	.byte	'_Ifx_SRC_LMU',0,4,145,2,25,4,13
	.byte	'SR',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	45939
	.byte	34
	.byte	'Ifx_SRC_LMU',0,4,148,2,3
	.word	45971
	.byte	10
	.byte	'_Ifx_SRC_MSC',0,4,151,2,25,20,13
	.byte	'SR0',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	735
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	735
	.byte	4,2,35,12,13
	.byte	'SR4',0
	.word	735
	.byte	4,2,35,16,0,14
	.word	45997
	.byte	34
	.byte	'Ifx_SRC_MSC',0,4,158,2,3
	.word	46082
	.byte	10
	.byte	'_Ifx_SRC_PMU',0,4,161,2,25,4,13
	.byte	'SR',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	46108
	.byte	34
	.byte	'Ifx_SRC_PMU',0,4,164,2,3
	.word	46140
	.byte	10
	.byte	'_Ifx_SRC_PSI5',0,4,167,2,25,32,13
	.byte	'SR',0
	.word	45032
	.byte	32,2,35,0,0,14
	.word	46166
	.byte	34
	.byte	'Ifx_SRC_PSI5',0,4,170,2,3
	.word	46199
	.byte	10
	.byte	'_Ifx_SRC_PSI5S',0,4,173,2,25,32,13
	.byte	'SR',0
	.word	45032
	.byte	32,2,35,0,0,14
	.word	46226
	.byte	34
	.byte	'Ifx_SRC_PSI5S',0,4,176,2,3
	.word	46260
	.byte	10
	.byte	'_Ifx_SRC_QSPI',0,4,179,2,25,24,13
	.byte	'TX',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	735
	.byte	4,2,35,8,13
	.byte	'PT',0
	.word	735
	.byte	4,2,35,12,13
	.byte	'HC',0
	.word	735
	.byte	4,2,35,16,13
	.byte	'U',0
	.word	735
	.byte	4,2,35,20,0,14
	.word	46288
	.byte	34
	.byte	'Ifx_SRC_QSPI',0,4,187,2,3
	.word	46381
	.byte	10
	.byte	'_Ifx_SRC_SCR',0,4,190,2,25,4,13
	.byte	'SR',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	46408
	.byte	34
	.byte	'Ifx_SRC_SCR',0,4,193,2,3
	.word	46440
	.byte	10
	.byte	'_Ifx_SRC_SCU',0,4,196,2,25,20,13
	.byte	'DTS',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'ERU',0
	.word	45108
	.byte	16,2,35,4,0,14
	.word	46466
	.byte	34
	.byte	'Ifx_SRC_SCU',0,4,200,2,3
	.word	46512
	.byte	18,24
	.word	735
	.byte	19,5,0,10
	.byte	'_Ifx_SRC_SENT',0,4,203,2,25,24,13
	.byte	'SR',0
	.word	46538
	.byte	24,2,35,0,0,14
	.word	46547
	.byte	34
	.byte	'Ifx_SRC_SENT',0,4,206,2,3
	.word	46580
	.byte	10
	.byte	'_Ifx_SRC_SMU',0,4,209,2,25,12,13
	.byte	'SR',0
	.word	45023
	.byte	12,2,35,0,0,14
	.word	46607
	.byte	34
	.byte	'Ifx_SRC_SMU',0,4,212,2,3
	.word	46639
	.byte	10
	.byte	'_Ifx_SRC_STM',0,4,215,2,25,8,13
	.byte	'SR0',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	735
	.byte	4,2,35,4,0,14
	.word	46665
	.byte	34
	.byte	'Ifx_SRC_STM',0,4,219,2,3
	.word	46711
	.byte	10
	.byte	'_Ifx_SRC_VADCCG',0,4,222,2,25,16,13
	.byte	'SR0',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	735
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	735
	.byte	4,2,35,12,0,14
	.word	46737
	.byte	34
	.byte	'Ifx_SRC_VADCCG',0,4,228,2,3
	.word	46812
	.byte	10
	.byte	'_Ifx_SRC_VADCG',0,4,231,2,25,16,13
	.byte	'SR0',0
	.word	735
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	735
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	735
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	735
	.byte	4,2,35,12,0,14
	.word	46841
	.byte	34
	.byte	'Ifx_SRC_VADCG',0,4,237,2,3
	.word	46915
	.byte	10
	.byte	'_Ifx_SRC_XBAR',0,4,240,2,25,4,13
	.byte	'SRC',0
	.word	735
	.byte	4,2,35,0,0,14
	.word	46943
	.byte	34
	.byte	'Ifx_SRC_XBAR',0,4,243,2,3
	.word	46977
	.byte	18,4
	.word	43535
	.byte	19,0,0,14
	.word	47004
	.byte	10
	.byte	'_Ifx_SRC_GAGBT',0,4,128,3,25,4,13
	.byte	'AGBT',0
	.word	47013
	.byte	4,2,35,0,0,14
	.word	47018
	.byte	34
	.byte	'Ifx_SRC_GAGBT',0,4,131,3,3
	.word	47054
	.byte	18,48
	.word	43593
	.byte	19,3,0,14
	.word	47082
	.byte	10
	.byte	'_Ifx_SRC_GASCLIN',0,4,134,3,25,48,13
	.byte	'ASCLIN',0
	.word	47091
	.byte	48,2,35,0,0,14
	.word	47096
	.byte	34
	.byte	'Ifx_SRC_GASCLIN',0,4,137,3,3
	.word	47136
	.byte	14
	.word	43680
	.byte	10
	.byte	'_Ifx_SRC_GBCU',0,4,140,3,25,4,13
	.byte	'SPB',0
	.word	47166
	.byte	4,2,35,0,0,14
	.word	47171
	.byte	34
	.byte	'Ifx_SRC_GBCU',0,4,143,3,3
	.word	47205
	.byte	18,64
	.word	43754
	.byte	19,0,0,14
	.word	47232
	.byte	10
	.byte	'_Ifx_SRC_GCAN',0,4,146,3,25,64,13
	.byte	'CAN',0
	.word	47241
	.byte	64,2,35,0,0,14
	.word	47246
	.byte	34
	.byte	'Ifx_SRC_GCAN',0,4,149,3,3
	.word	47280
	.byte	18,32
	.word	43811
	.byte	19,1,0,14
	.word	47307
	.byte	10
	.byte	'_Ifx_SRC_GCCU6',0,4,152,3,25,32,13
	.byte	'CCU6',0
	.word	47316
	.byte	32,2,35,0,0,14
	.word	47321
	.byte	34
	.byte	'Ifx_SRC_GCCU6',0,4,155,3,3
	.word	47357
	.byte	14
	.word	43918
	.byte	10
	.byte	'_Ifx_SRC_GCERBERUS',0,4,158,3,25,8,13
	.byte	'CERBERUS',0
	.word	47385
	.byte	8,2,35,0,0,14
	.word	47390
	.byte	34
	.byte	'Ifx_SRC_GCERBERUS',0,4,161,3,3
	.word	47434
	.byte	18,16
	.word	43984
	.byte	19,0,0,14
	.word	47466
	.byte	10
	.byte	'_Ifx_SRC_GCIF',0,4,164,3,25,16,13
	.byte	'CIF',0
	.word	47475
	.byte	16,2,35,0,0,14
	.word	47480
	.byte	34
	.byte	'Ifx_SRC_GCIF',0,4,167,3,3
	.word	47514
	.byte	18,8
	.word	44083
	.byte	19,1,0,14
	.word	47541
	.byte	10
	.byte	'_Ifx_SRC_GCPU',0,4,170,3,25,8,13
	.byte	'CPU',0
	.word	47550
	.byte	8,2,35,0,0,14
	.word	47555
	.byte	34
	.byte	'Ifx_SRC_GCPU',0,4,173,3,3
	.word	47589
	.byte	18,208,1
	.word	44154
	.byte	19,0,0,14
	.word	47616
	.byte	10
	.byte	'_Ifx_SRC_GDMA',0,4,176,3,25,208,1,13
	.byte	'DMA',0
	.word	47626
	.byte	208,1,2,35,0,0,14
	.word	47631
	.byte	34
	.byte	'Ifx_SRC_GDMA',0,4,179,3,3
	.word	47667
	.byte	14
	.word	44247
	.byte	14
	.word	44247
	.byte	14
	.word	44247
	.byte	10
	.byte	'_Ifx_SRC_GDSADC',0,4,182,3,25,32,13
	.byte	'DSADC0',0
	.word	47694
	.byte	8,2,35,0,13
	.byte	'reserved_8',0
	.word	5332
	.byte	8,2,35,8,13
	.byte	'DSADC2',0
	.word	47699
	.byte	8,2,35,16,13
	.byte	'DSADC3',0
	.word	47704
	.byte	8,2,35,24,0,14
	.word	47709
	.byte	34
	.byte	'Ifx_SRC_GDSADC',0,4,188,3,3
	.word	47800
	.byte	18,4
	.word	44323
	.byte	19,0,0,14
	.word	47829
	.byte	10
	.byte	'_Ifx_SRC_GEMEM',0,4,191,3,25,4,13
	.byte	'EMEM',0
	.word	47838
	.byte	4,2,35,0,0,14
	.word	47843
	.byte	34
	.byte	'Ifx_SRC_GEMEM',0,4,194,3,3
	.word	47879
	.byte	18,80
	.word	44392
	.byte	19,0,0,14
	.word	47907
	.byte	10
	.byte	'_Ifx_SRC_GERAY',0,4,197,3,25,80,13
	.byte	'ERAY',0
	.word	47916
	.byte	80,2,35,0,0,14
	.word	47921
	.byte	34
	.byte	'Ifx_SRC_GERAY',0,4,200,3,3
	.word	47957
	.byte	18,4
	.word	44546
	.byte	19,0,0,14
	.word	47985
	.byte	10
	.byte	'_Ifx_SRC_GETH',0,4,203,3,25,4,13
	.byte	'ETH',0
	.word	47994
	.byte	4,2,35,0,0,14
	.word	47999
	.byte	34
	.byte	'Ifx_SRC_GETH',0,4,206,3,3
	.word	48033
	.byte	18,4
	.word	44604
	.byte	19,0,0,14
	.word	48060
	.byte	10
	.byte	'_Ifx_SRC_GFCE',0,4,209,3,25,4,13
	.byte	'FCE',0
	.word	48069
	.byte	4,2,35,0,0,14
	.word	48074
	.byte	34
	.byte	'Ifx_SRC_GFCE',0,4,212,3,3
	.word	48108
	.byte	18,12
	.word	44662
	.byte	19,0,0,14
	.word	48135
	.byte	10
	.byte	'_Ifx_SRC_GFFT',0,4,215,3,25,12,13
	.byte	'FFT',0
	.word	48144
	.byte	12,2,35,0,0,14
	.word	48149
	.byte	34
	.byte	'Ifx_SRC_GFFT',0,4,218,3,3
	.word	48183
	.byte	18,64
	.word	44757
	.byte	19,1,0,14
	.word	48210
	.byte	10
	.byte	'_Ifx_SRC_GGPSR',0,4,221,3,25,64,13
	.byte	'GPSR',0
	.word	48219
	.byte	64,2,35,0,0,14
	.word	48224
	.byte	34
	.byte	'Ifx_SRC_GGPSR',0,4,224,3,3
	.word	48260
	.byte	18,48
	.word	44878
	.byte	19,0,0,14
	.word	48288
	.byte	10
	.byte	'_Ifx_SRC_GGPT12',0,4,227,3,25,48,13
	.byte	'GPT12',0
	.word	48297
	.byte	48,2,35,0,0,14
	.word	48302
	.byte	34
	.byte	'Ifx_SRC_GGPT12',0,4,230,3,3
	.word	48340
	.byte	18,204,18
	.word	45135
	.byte	19,0,0,14
	.word	48369
	.byte	10
	.byte	'_Ifx_SRC_GGTM',0,4,233,3,25,204,18,13
	.byte	'GTM',0
	.word	48379
	.byte	204,18,2,35,0,0,14
	.word	48384
	.byte	34
	.byte	'Ifx_SRC_GGTM',0,4,236,3,3
	.word	48420
	.byte	18,4
	.word	45621
	.byte	19,0,0,14
	.word	48447
	.byte	10
	.byte	'_Ifx_SRC_GHSCT',0,4,239,3,25,4,13
	.byte	'HSCT',0
	.word	48456
	.byte	4,2,35,0,0,14
	.word	48461
	.byte	34
	.byte	'Ifx_SRC_GHSCT',0,4,242,3,3
	.word	48497
	.byte	18,64
	.word	45681
	.byte	19,3,0,14
	.word	48525
	.byte	10
	.byte	'_Ifx_SRC_GHSSL',0,4,245,3,25,68,13
	.byte	'HSSL',0
	.word	48534
	.byte	64,2,35,0,13
	.byte	'EXI',0
	.word	735
	.byte	4,2,35,64,0,14
	.word	48539
	.byte	34
	.byte	'Ifx_SRC_GHSSL',0,4,249,3,3
	.word	48588
	.byte	18,80
	.word	45790
	.byte	19,0,0,14
	.word	48616
	.byte	10
	.byte	'_Ifx_SRC_GI2C',0,4,252,3,25,80,13
	.byte	'I2C',0
	.word	48625
	.byte	80,2,35,0,0,14
	.word	48630
	.byte	34
	.byte	'Ifx_SRC_GI2C',0,4,255,3,3
	.word	48664
	.byte	18,4
	.word	45939
	.byte	19,0,0,14
	.word	48691
	.byte	10
	.byte	'_Ifx_SRC_GLMU',0,4,130,4,25,4,13
	.byte	'LMU',0
	.word	48700
	.byte	4,2,35,0,0,14
	.word	48705
	.byte	34
	.byte	'Ifx_SRC_GLMU',0,4,133,4,3
	.word	48739
	.byte	18,40
	.word	45997
	.byte	19,1,0,14
	.word	48766
	.byte	10
	.byte	'_Ifx_SRC_GMSC',0,4,136,4,25,40,13
	.byte	'MSC',0
	.word	48775
	.byte	40,2,35,0,0,14
	.word	48780
	.byte	34
	.byte	'Ifx_SRC_GMSC',0,4,139,4,3
	.word	48814
	.byte	18,8
	.word	46108
	.byte	19,1,0,14
	.word	48841
	.byte	10
	.byte	'_Ifx_SRC_GPMU',0,4,142,4,25,8,13
	.byte	'PMU',0
	.word	48850
	.byte	8,2,35,0,0,14
	.word	48855
	.byte	34
	.byte	'Ifx_SRC_GPMU',0,4,145,4,3
	.word	48889
	.byte	18,32
	.word	46166
	.byte	19,0,0,14
	.word	48916
	.byte	10
	.byte	'_Ifx_SRC_GPSI5',0,4,148,4,25,32,13
	.byte	'PSI5',0
	.word	48925
	.byte	32,2,35,0,0,14
	.word	48930
	.byte	34
	.byte	'Ifx_SRC_GPSI5',0,4,151,4,3
	.word	48966
	.byte	18,32
	.word	46226
	.byte	19,0,0,14
	.word	48994
	.byte	10
	.byte	'_Ifx_SRC_GPSI5S',0,4,154,4,25,32,13
	.byte	'PSI5S',0
	.word	49003
	.byte	32,2,35,0,0,14
	.word	49008
	.byte	34
	.byte	'Ifx_SRC_GPSI5S',0,4,157,4,3
	.word	49046
	.byte	18,96
	.word	46288
	.byte	19,3,0,14
	.word	49075
	.byte	10
	.byte	'_Ifx_SRC_GQSPI',0,4,160,4,25,96,13
	.byte	'QSPI',0
	.word	49084
	.byte	96,2,35,0,0,14
	.word	49089
	.byte	34
	.byte	'Ifx_SRC_GQSPI',0,4,163,4,3
	.word	49125
	.byte	18,4
	.word	46408
	.byte	19,0,0,14
	.word	49153
	.byte	10
	.byte	'_Ifx_SRC_GSCR',0,4,166,4,25,4,13
	.byte	'SCR',0
	.word	49162
	.byte	4,2,35,0,0,14
	.word	49167
	.byte	34
	.byte	'Ifx_SRC_GSCR',0,4,169,4,3
	.word	49201
	.byte	14
	.word	46466
	.byte	10
	.byte	'_Ifx_SRC_GSCU',0,4,172,4,25,20,13
	.byte	'SCU',0
	.word	49228
	.byte	20,2,35,0,0,14
	.word	49233
	.byte	34
	.byte	'Ifx_SRC_GSCU',0,4,175,4,3
	.word	49267
	.byte	18,24
	.word	46547
	.byte	19,0,0,14
	.word	49294
	.byte	10
	.byte	'_Ifx_SRC_GSENT',0,4,178,4,25,24,13
	.byte	'SENT',0
	.word	49303
	.byte	24,2,35,0,0,14
	.word	49308
	.byte	34
	.byte	'Ifx_SRC_GSENT',0,4,181,4,3
	.word	49344
	.byte	18,12
	.word	46607
	.byte	19,0,0,14
	.word	49372
	.byte	10
	.byte	'_Ifx_SRC_GSMU',0,4,184,4,25,12,13
	.byte	'SMU',0
	.word	49381
	.byte	12,2,35,0,0,14
	.word	49386
	.byte	34
	.byte	'Ifx_SRC_GSMU',0,4,187,4,3
	.word	49420
	.byte	18,16
	.word	46665
	.byte	19,1,0,14
	.word	49447
	.byte	10
	.byte	'_Ifx_SRC_GSTM',0,4,190,4,25,16,13
	.byte	'STM',0
	.word	49456
	.byte	16,2,35,0,0,14
	.word	49461
	.byte	34
	.byte	'Ifx_SRC_GSTM',0,4,193,4,3
	.word	49495
	.byte	18,64
	.word	46841
	.byte	19,3,0,14
	.word	49522
	.byte	18,224,1
	.word	428
	.byte	19,223,1,0,18,32
	.word	46737
	.byte	19,1,0,14
	.word	49547
	.byte	10
	.byte	'_Ifx_SRC_GVADC',0,4,196,4,25,192,2,13
	.byte	'G',0
	.word	49531
	.byte	64,2,35,0,13
	.byte	'reserved_40',0
	.word	49536
	.byte	224,1,2,35,64,13
	.byte	'CG',0
	.word	49556
	.byte	32,3,35,160,2,0,14
	.word	49561
	.byte	34
	.byte	'Ifx_SRC_GVADC',0,4,201,4,3
	.word	49630
	.byte	14
	.word	46943
	.byte	10
	.byte	'_Ifx_SRC_GXBAR',0,4,204,4,25,4,13
	.byte	'XBAR',0
	.word	49658
	.byte	4,2,35,0,0,14
	.word	49663
	.byte	34
	.byte	'Ifx_SRC_GXBAR',0,4,207,4,3
	.word	49699
	.byte	15,34,240,10,9,1,16
	.byte	'IfxScu_CCUCON0_CLKSEL_fBack',0,0,16
	.byte	'IfxScu_CCUCON0_CLKSEL_fPll',0,1,0,34
	.byte	'IfxScu_CCUCON0_CLKSEL',0,34,244,10,3
	.word	49727
	.byte	15,34,254,10,9,1,16
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,16
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,16
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,34
	.byte	'IfxScu_WDTCON1_IR',0,34,131,11,3
	.word	49824
	.byte	10
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,6,45,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_ACCEN0_Bits',0,6,79,3
	.word	49946
	.byte	10
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,6,82,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_SCU_ACCEN1_Bits',0,6,85,3
	.word	50503
	.byte	10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,6,88,16,4,11
	.byte	'STM0DIS',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	405
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,6,94,3
	.word	50580
	.byte	10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,6,97,16,4,11
	.byte	'BAUD1DIV',0,1
	.word	428
	.byte	4,4,2,35,0,11
	.byte	'BAUD2DIV',0,1
	.word	428
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	428
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	428
	.byte	4,4,2,35,2,11
	.byte	'FSI2DIV',0,1
	.word	428
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	428
	.byte	2,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	428
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	428
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	428
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON0_Bits',0,6,111,3
	.word	50716
	.byte	10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,6,114,16,4,11
	.byte	'CANDIV',0,1
	.word	428
	.byte	4,4,2,35,0,11
	.byte	'ERAYDIV',0,1
	.word	428
	.byte	4,0,2,35,0,11
	.byte	'STMDIV',0,1
	.word	428
	.byte	4,4,2,35,1,11
	.byte	'GTMDIV',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'ETHDIV',0,1
	.word	428
	.byte	4,4,2,35,2,11
	.byte	'ASCLINFDIV',0,1
	.word	428
	.byte	4,0,2,35,2,11
	.byte	'ASCLINSDIV',0,1
	.word	428
	.byte	4,4,2,35,3,11
	.byte	'INSEL',0,1
	.word	428
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON1_Bits',0,6,126,3
	.word	50996
	.byte	10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,6,129,1,16,4,11
	.byte	'BBBDIV',0,1
	.word	428
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON2_Bits',0,6,135,1,3
	.word	51234
	.byte	10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,6,138,1,16,4,11
	.byte	'PLLDIV',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'PLLSEL',0,1
	.word	428
	.byte	2,0,2,35,0,11
	.byte	'PLLERAYDIV',0,1
	.word	428
	.byte	6,2,2,35,1,11
	.byte	'PLLERAYSEL',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'SRIDIV',0,1
	.word	428
	.byte	6,2,2,35,2,11
	.byte	'SRISEL',0,1
	.word	428
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON3_Bits',0,6,150,1,3
	.word	51362
	.byte	10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,6,153,1,16,4,11
	.byte	'SPBDIV',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'SPBSEL',0,1
	.word	428
	.byte	2,0,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	428
	.byte	6,2,2,35,1,11
	.byte	'GTMSEL',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'STMDIV',0,1
	.word	428
	.byte	6,2,2,35,2,11
	.byte	'STMSEL',0,1
	.word	428
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON4_Bits',0,6,165,1,3
	.word	51605
	.byte	10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,6,168,1,16,4,11
	.byte	'MAXDIV',0,1
	.word	428
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON5_Bits',0,6,174,1,3
	.word	51840
	.byte	10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,6,177,1,16,4,11
	.byte	'CPU0DIV',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	405
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON6_Bits',0,6,181,1,3
	.word	51968
	.byte	10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,6,184,1,16,4,11
	.byte	'CPU1DIV',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	405
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON7_Bits',0,6,188,1,3
	.word	52068
	.byte	10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,6,191,1,16,4,11
	.byte	'CHREV',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	428
	.byte	2,0,2,35,0,11
	.byte	'CHID',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'EEA',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	428
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	428
	.byte	4,4,2,35,3,11
	.byte	'SP',0,1
	.word	428
	.byte	2,2,2,35,3,11
	.byte	'SEC',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CHIPID_Bits',0,6,202,1,3
	.word	52168
	.byte	10
	.byte	'_Ifx_SCU_DTSCON_Bits',0,6,205,1,16,4,11
	.byte	'PWD',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'START',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	2,4,2,35,0,11
	.byte	'CAL',0,4
	.word	405
	.byte	20,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'SLCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_DTSCON_Bits',0,6,213,1,3
	.word	52376
	.byte	10
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,6,216,1,16,4,11
	.byte	'LOWER',0,2
	.word	979
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	428
	.byte	5,1,2,35,1,11
	.byte	'LLU',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	979
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	428
	.byte	4,2,2,35,3,11
	.byte	'SLCK',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_DTSLIM_Bits',0,6,225,1,3
	.word	52541
	.byte	10
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,6,228,1,16,4,11
	.byte	'RESULT',0,2
	.word	979
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	428
	.byte	4,2,2,35,1,11
	.byte	'RDY',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'BUSY',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,6,235,1,3
	.word	52724
	.byte	10
	.byte	'_Ifx_SCU_EICR_Bits',0,6,238,1,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	428
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	428
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	405
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	428
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	428
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EICR_Bits',0,6,129,2,3
	.word	52878
	.byte	10
	.byte	'_Ifx_SCU_EIFR_Bits',0,6,132,2,16,4,11
	.byte	'INTF0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	405
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_SCU_EIFR_Bits',0,6,143,2,3
	.word	53242
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,6,146,2,16,4,11
	.byte	'POL',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	979
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	428
	.byte	6,0,2,35,2,11
	.byte	'EMSFM',0,1
	.word	428
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	428
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_EMSR_Bits',0,6,159,2,3
	.word	53453
	.byte	10
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,6,162,2,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	979
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	405
	.byte	23,0,2,35,0,0,34
	.byte	'Ifx_SCU_ESRCFG_Bits',0,6,167,2,3
	.word	53705
	.byte	10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,6,170,2,16,4,11
	.byte	'ARI',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_ESROCFG_Bits',0,6,175,2,3
	.word	53823
	.byte	10
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,6,178,2,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	28,4,2,35,0,11
	.byte	'EVR13OFF',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'BPEVR13OFF',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVR13CON_Bits',0,6,185,2,3
	.word	53934
	.byte	10
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,6,188,2,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	28,4,2,35,0,11
	.byte	'EVR33OFF',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'BPEVR33OFF',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVR33CON_Bits',0,6,195,2,3
	.word	54097
	.byte	10
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,6,198,2,16,4,11
	.byte	'ADC13V',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'ADC33V',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'ADCSWDV',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,6,205,2,3
	.word	54260
	.byte	10
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,6,208,2,16,4,11
	.byte	'DVS13TRIM',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'DVS33TRIM',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,6,215,2,3
	.word	54418
	.byte	10
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,6,218,2,16,4,11
	.byte	'EVR13OVMOD',0,1
	.word	428
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	2,4,2,35,0,11
	.byte	'EVR13UVMOD',0,1
	.word	428
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	428
	.byte	2,0,2,35,0,11
	.byte	'EVR33OVMOD',0,1
	.word	428
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	428
	.byte	2,4,2,35,1,11
	.byte	'EVR33UVMOD',0,1
	.word	428
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'SWDOVMOD',0,1
	.word	428
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	428
	.byte	2,4,2,35,2,11
	.byte	'SWDUVMOD',0,1
	.word	428
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	979
	.byte	10,0,2,35,2,0,34
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,6,232,2,3
	.word	54583
	.byte	10
	.byte	'_Ifx_SCU_EVROSCCTRL_Bits',0,6,235,2,16,4,11
	.byte	'OSCTRIM',0,2
	.word	979
	.byte	10,6,2,35,0,11
	.byte	'OSCPTAT',0,1
	.word	428
	.byte	6,0,2,35,1,11
	.byte	'OSCANASEL',0,1
	.word	428
	.byte	4,4,2,35,2,11
	.byte	'HPBGTRIM',0,2
	.word	979
	.byte	7,5,2,35,2,11
	.byte	'HPBGCLKEN',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'OSC3V3',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	428
	.byte	2,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVROSCCTRL_Bits',0,6,245,2,3
	.word	54912
	.byte	10
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,6,248,2,16,4,11
	.byte	'EVR13OVVAL',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'EVR33OVVAL',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'SWDOVVAL',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVROVMON_Bits',0,6,255,2,3
	.word	55133
	.byte	10
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,6,130,3,16,4,11
	.byte	'RST13TRIM',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	405
	.byte	16,8,2,35,0,11
	.byte	'RST13OFF',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'BPRST13OFF',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'RST33OFF',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'BPRST33OFF',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'RSTSWDOFF',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'BPRSTSWDOFF',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,6,142,3,3
	.word	55296
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,6,145,3,16,4,11
	.byte	'SD5P',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'SD5I',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'SD5D',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,6,152,3,3
	.word	55568
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,6,155,3,16,4,11
	.byte	'SD33P',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'SD33I',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'SD33D',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,6,162,3,3
	.word	55721
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,6,165,3,16,4,11
	.byte	'CT5REG0',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'CT5REG1',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'CT5REG2',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,6,172,3,3
	.word	55877
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,6,175,3,16,4,11
	.byte	'CT5REG3',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'CT5REG4',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,6,181,3,3
	.word	56039
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,6,184,3,16,4,11
	.byte	'CT33REG0',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'CT33REG1',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'CT33REG2',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,6,191,3,3
	.word	56182
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,6,194,3,16,4,11
	.byte	'CT33REG3',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'CT33REG4',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,6,200,3,3
	.word	56347
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,6,203,3,16,4,11
	.byte	'SDFREQSPRD',0,2
	.word	979
	.byte	16,0,2,35,0,11
	.byte	'SDFREQ',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'SDSTEP',0,1
	.word	428
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	2,2,2,35,3,11
	.byte	'SDSAMPLE',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,6,211,3,3
	.word	56492
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,6,214,3,16,4,11
	.byte	'DRVP',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'SDMINMAXDC',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'DRVN',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'SDLUT',0,1
	.word	428
	.byte	6,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,6,222,3,3
	.word	56673
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,6,225,3,16,4,11
	.byte	'SDPWMPRE',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'SDPID',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'SDVOKLVL',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,6,232,3,3
	.word	56847
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,6,235,3,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'SYNCDIV',0,1
	.word	428
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	405
	.byte	20,1,2,35,0,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,6,241,3,3
	.word	57007
	.byte	10
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,6,244,3,16,4,11
	.byte	'EVR13',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'OV13',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EVR33',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'OV33',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'OVSWD',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'UV13',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'UV33',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'UVSWD',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EXTPASS13',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EXTPASS33',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'BGPROK',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	405
	.byte	21,0,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,6,130,4,3
	.word	57151
	.byte	10
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,6,133,4,16,4,11
	.byte	'EVR13TRIM',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'SDVOUTSEL',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,6,139,4,3
	.word	57425
	.byte	10
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,6,142,4,16,4,11
	.byte	'EVR13UVVAL',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'EVR33UVVAL',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'SWDUVVAL',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,6,149,4,3
	.word	57564
	.byte	10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,6,152,4,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	428
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	979
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	428
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	428
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	428
	.byte	8,0,2,35,3,0,34
	.byte	'Ifx_SCU_EXTCON_Bits',0,6,163,4,3
	.word	57727
	.byte	10
	.byte	'_Ifx_SCU_FDR_Bits',0,6,166,4,16,4,11
	.byte	'STEP',0,2
	.word	979
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	428
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	979
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	428
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_FDR_Bits',0,6,174,4,3
	.word	57945
	.byte	10
	.byte	'_Ifx_SCU_FMR_Bits',0,6,177,4,16,4,11
	.byte	'FS0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	8,0,2,35,3,0,34
	.byte	'Ifx_SCU_FMR_Bits',0,6,197,4,3
	.word	58108
	.byte	10
	.byte	'_Ifx_SCU_ID_Bits',0,6,200,4,16,4,11
	.byte	'MODREV',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_ID_Bits',0,6,205,4,3
	.word	58444
	.byte	10
	.byte	'_Ifx_SCU_IGCR_Bits',0,6,208,4,16,4,11
	.byte	'IPEN00',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	428
	.byte	2,0,2,35,3,0,34
	.byte	'Ifx_SCU_IGCR_Bits',0,6,232,4,3
	.word	58551
	.byte	10
	.byte	'_Ifx_SCU_IN_Bits',0,6,235,4,16,4,11
	.byte	'P0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_IN_Bits',0,6,240,4,3
	.word	59003
	.byte	10
	.byte	'_Ifx_SCU_IOCR_Bits',0,6,243,4,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	428
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_IOCR_Bits',0,6,250,4,3
	.word	59102
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,6,253,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'LBISTREQP',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,2
	.word	979
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,6,131,5,3
	.word	59252
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,6,134,5,16,4,11
	.byte	'SEED',0,4
	.word	405
	.byte	23,9,2,35,0,11
	.byte	'reserved_23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	428
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	428
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,6,141,5,3
	.word	59401
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,6,144,5,16,4,11
	.byte	'SIGNATURE',0,4
	.word	405
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	7,1,2,35,3,11
	.byte	'LBISTDONE',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,6,149,5,3
	.word	59562
	.byte	10
	.byte	'_Ifx_SCU_LCLCON_Bits',0,6,152,5,16,4,11
	.byte	'reserved_0',0,2
	.word	979
	.byte	16,0,2,35,0,11
	.byte	'LS',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	979
	.byte	14,1,2,35,2,11
	.byte	'LSEN',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_LCLCON_Bits',0,6,158,5,3
	.word	59692
	.byte	10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,6,161,5,16,4,11
	.byte	'LCLT0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_LCLTEST_Bits',0,6,166,5,3
	.word	59824
	.byte	10
	.byte	'_Ifx_SCU_MANID_Bits',0,6,169,5,16,4,11
	.byte	'DEPT',0,1
	.word	428
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	979
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_MANID_Bits',0,6,174,5,3
	.word	59939
	.byte	10
	.byte	'_Ifx_SCU_OMR_Bits',0,6,177,5,16,4,11
	.byte	'PS0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	979
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	979
	.byte	14,0,2,35,2,0,34
	.byte	'Ifx_SCU_OMR_Bits',0,6,185,5,3
	.word	60050
	.byte	10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,6,188,5,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	428
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	428
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'X1D',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'X1DEN',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	428
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	428
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_OSCCON_Bits',0,6,209,5,3
	.word	60208
	.byte	10
	.byte	'_Ifx_SCU_OUT_Bits',0,6,212,5,16,4,11
	.byte	'P0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_OUT_Bits',0,6,217,5,3
	.word	60620
	.byte	10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,6,220,5,16,4,11
	.byte	'CSEL0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	979
	.byte	13,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	428
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	428
	.byte	6,0,2,35,3,0,34
	.byte	'Ifx_SCU_OVCCON_Bits',0,6,233,5,3
	.word	60721
	.byte	10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,6,236,5,16,4,11
	.byte	'OVEN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	405
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,6,242,5,3
	.word	60988
	.byte	10
	.byte	'_Ifx_SCU_PDISC_Bits',0,6,245,5,16,4,11
	.byte	'PDIS0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_PDISC_Bits',0,6,250,5,3
	.word	61124
	.byte	10
	.byte	'_Ifx_SCU_PDR_Bits',0,6,253,5,16,4,11
	.byte	'PD0',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	428
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	405
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_SCU_PDR_Bits',0,6,132,6,3
	.word	61235
	.byte	10
	.byte	'_Ifx_SCU_PDRR_Bits',0,6,135,6,16,4,11
	.byte	'PDR0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	405
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_SCU_PDRR_Bits',0,6,146,6,3
	.word	61368
	.byte	10
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,6,149,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	979
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	428
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	428
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	428
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_PLLCON0_Bits',0,6,166,6,3
	.word	61571
	.byte	10
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,6,169,6,16,4,11
	.byte	'K2DIV',0,1
	.word	428
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	428
	.byte	7,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	428
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	979
	.byte	9,0,2,35,2,0,34
	.byte	'Ifx_SCU_PLLCON1_Bits',0,6,177,6,3
	.word	61927
	.byte	10
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,6,180,6,16,4,11
	.byte	'MODCFG',0,2
	.word	979
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_PLLCON2_Bits',0,6,184,6,3
	.word	62105
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,6,187,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	2,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	979
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	428
	.byte	5,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	428
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	428
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,6,204,6,3
	.word	62205
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,6,207,6,16,4,11
	.byte	'K2DIV',0,1
	.word	428
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	428
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	428
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	979
	.byte	9,0,2,35,2,0,34
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,6,215,6,3
	.word	62575
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,6,218,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	405
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,6,227,6,3
	.word	62761
	.byte	10
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,6,230,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	405
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,6,241,6,3
	.word	62959
	.byte	10
	.byte	'_Ifx_SCU_PMCSR_Bits',0,6,244,6,16,4,11
	.byte	'REQSLP',0,1
	.word	428
	.byte	2,6,2,35,0,11
	.byte	'SMUSLP',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	428
	.byte	5,0,2,35,0,11
	.byte	'PMST',0,1
	.word	428
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	405
	.byte	21,0,2,35,0,0,34
	.byte	'Ifx_SCU_PMCSR_Bits',0,6,251,6,3
	.word	63192
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,6,254,6,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'ESR1WKEN',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'PINAWKEN',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'PINBWKEN',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'ESR0DFEN',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'ESR0EDCON',0,1
	.word	428
	.byte	2,1,2,35,0,11
	.byte	'ESR1DFEN',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'ESR1EDCON',0,1
	.word	428
	.byte	2,6,2,35,1,11
	.byte	'PINADFEN',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'PINAEDCON',0,1
	.word	428
	.byte	2,3,2,35,1,11
	.byte	'PINBDFEN',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'PINBEDCON',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'SCREN',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'STBYRAMSEL',0,1
	.word	428
	.byte	2,5,2,35,2,11
	.byte	'SCRCLKSEL',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'TRISTEN',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'TRISTREQ',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'PORSTDF',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'DCDCSYNC',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	428
	.byte	3,3,2,35,3,11
	.byte	'ESR0TRIST',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,6,153,7,3
	.word	63344
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,6,156,7,16,4,11
	.byte	'SCRSTEN',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'SCRSTREQ',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	6,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	428
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	428
	.byte	3,0,2,35,1,11
	.byte	'SCRCFG',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'CPUSEL',0,1
	.word	428
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	428
	.byte	3,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,6,170,7,3
	.word	63911
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR2_Bits',0,6,173,7,16,4,11
	.byte	'SCRINT',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'BUSY',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'SCRECC',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'SCRWDT',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'SCRRST',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	428
	.byte	4,0,2,35,1,11
	.byte	'TCINT',0,1
	.word	428
	.byte	8,0,2,35,2,11
	.byte	'TCINTREQ',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'SMURST',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'RST',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	428
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_PMSWCR2_Bits',0,6,187,7,3
	.word	64205
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,6,190,7,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKP',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUN',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'PINAWKP',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUN',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'PINBWKP',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUN',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'PORSTDF',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'HWCFGEVR',0,1
	.word	428
	.byte	3,3,2,35,1,11
	.byte	'STBYRAM',0,1
	.word	428
	.byte	2,1,2,35,1,11
	.byte	'TRIST',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'SCRST',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'SCRWKP',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'SCR',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'ESR1WKEN',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'PINAWKEN',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'PINBWKEN',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	979
	.byte	4,5,2,35,2,11
	.byte	'ESR0TRIST',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	428
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,6,214,7,3
	.word	64483
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,6,217,7,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKPCLR',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUNCLR',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'PINAWKPCLR',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUNCLR',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'PINBWKPCLR',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUNCLR',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'SCRSTCLR',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'SCRWKPCLR',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	979
	.byte	14,0,2,35,2,0,34
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,6,230,7,3
	.word	64979
	.byte	10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,6,233,7,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	979
	.byte	10,4,2,35,0,11
	.byte	'CSS0',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'CSS1',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'CSS2',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_RSTCON2_Bits',0,6,243,7,3
	.word	65292
	.byte	10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,6,246,7,16,4,11
	.byte	'ESR0',0,1
	.word	428
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	428
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	428
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	428
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	428
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	428
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	428
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_RSTCON_Bits',0,6,129,8,3
	.word	65501
	.byte	10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,6,132,8,16,4,11
	.byte	'ESR0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'PORST',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	428
	.byte	2,1,2,35,2,11
	.byte	'EVR13',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	428
	.byte	2,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	428
	.byte	3,0,2,35,3,0,34
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,6,155,8,3
	.word	65712
	.byte	10
	.byte	'_Ifx_SCU_SAFECON_Bits',0,6,158,8,16,4,11
	.byte	'HBT',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	405
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_SCU_SAFECON_Bits',0,6,162,8,3
	.word	66144
	.byte	10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,6,165,8,16,4,11
	.byte	'HWCFG',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	428
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	428
	.byte	3,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	428
	.byte	7,0,2,35,3,0,34
	.byte	'Ifx_SCU_STSTAT_Bits',0,6,178,8,3
	.word	66240
	.byte	10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,6,181,8,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	405
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,6,186,8,3
	.word	66500
	.byte	10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,6,189,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	428
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	428
	.byte	3,0,2,35,0,11
	.byte	'DATM',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	405
	.byte	23,0,2,35,0,0,34
	.byte	'Ifx_SCU_SYSCON_Bits',0,6,198,8,3
	.word	66625
	.byte	10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,6,201,8,16,4,11
	.byte	'ESR0T',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	28,0,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,6,208,8,3
	.word	66822
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,6,211,8,16,4,11
	.byte	'ESR0T',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	28,0,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,6,218,8,3
	.word	66975
	.byte	10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,6,221,8,16,4,11
	.byte	'ESR0T',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	28,0,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPSET_Bits',0,6,228,8,3
	.word	67128
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,6,231,8,16,4,11
	.byte	'ESR0T',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	28,0,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,6,238,8,3
	.word	67281
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,6,247,8,3
	.word	843
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,6,134,9,3
	.word	1001
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,6,150,9,3
	.word	1245
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,6,153,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	827
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	827
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,6,159,9,3
	.word	67536
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,6,162,9,16,4,11
	.byte	'CLRIRF',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	428
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,6,175,9,3
	.word	67662
	.byte	10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,6,178,9,16,4,11
	.byte	'AE',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	428
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,6,191,9,3
	.word	67914
	.byte	12,6,199,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49946
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ACCEN0',0,6,204,9,3
	.word	68133
	.byte	12,6,207,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50503
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ACCEN1',0,6,212,9,3
	.word	68197
	.byte	12,6,215,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50580
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ARSTDIS',0,6,220,9,3
	.word	68261
	.byte	12,6,223,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50716
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON0',0,6,228,9,3
	.word	68326
	.byte	12,6,231,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50996
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON1',0,6,236,9,3
	.word	68391
	.byte	12,6,239,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51234
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON2',0,6,244,9,3
	.word	68456
	.byte	12,6,247,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51362
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON3',0,6,252,9,3
	.word	68521
	.byte	12,6,255,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51605
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON4',0,6,132,10,3
	.word	68586
	.byte	12,6,135,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51840
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON5',0,6,140,10,3
	.word	68651
	.byte	12,6,143,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51968
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON6',0,6,148,10,3
	.word	68716
	.byte	12,6,151,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52068
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON7',0,6,156,10,3
	.word	68781
	.byte	12,6,159,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52168
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CHIPID',0,6,164,10,3
	.word	68846
	.byte	12,6,167,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52376
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_DTSCON',0,6,172,10,3
	.word	68910
	.byte	12,6,175,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52541
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_DTSLIM',0,6,180,10,3
	.word	68974
	.byte	12,6,183,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52724
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_DTSSTAT',0,6,188,10,3
	.word	69038
	.byte	12,6,191,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52878
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EICR',0,6,196,10,3
	.word	69103
	.byte	12,6,199,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53242
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EIFR',0,6,204,10,3
	.word	69165
	.byte	12,6,207,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53453
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EMSR',0,6,212,10,3
	.word	69227
	.byte	12,6,215,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53705
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ESRCFG',0,6,220,10,3
	.word	69289
	.byte	12,6,223,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53823
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ESROCFG',0,6,228,10,3
	.word	69353
	.byte	12,6,231,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53934
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVR13CON',0,6,236,10,3
	.word	69418
	.byte	12,6,239,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54097
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVR33CON',0,6,244,10,3
	.word	69484
	.byte	12,6,247,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54260
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRADCSTAT',0,6,252,10,3
	.word	69550
	.byte	12,6,255,10,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54418
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRDVSTAT',0,6,132,11,3
	.word	69618
	.byte	12,6,135,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54583
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRMONCTRL',0,6,140,11,3
	.word	69685
	.byte	12,6,143,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54912
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVROSCCTRL',0,6,148,11,3
	.word	69753
	.byte	12,6,151,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55133
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVROVMON',0,6,156,11,3
	.word	69821
	.byte	12,6,159,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55296
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRRSTCON',0,6,164,11,3
	.word	69887
	.byte	12,6,167,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55568
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,6,172,11,3
	.word	69954
	.byte	12,6,175,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55721
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,6,180,11,3
	.word	70023
	.byte	12,6,183,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55877
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,6,188,11,3
	.word	70092
	.byte	12,6,191,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56039
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,6,196,11,3
	.word	70161
	.byte	12,6,199,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56182
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,6,204,11,3
	.word	70230
	.byte	12,6,207,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56347
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,6,212,11,3
	.word	70299
	.byte	12,6,215,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56492
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCTRL1',0,6,220,11,3
	.word	70368
	.byte	12,6,223,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56673
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCTRL2',0,6,228,11,3
	.word	70436
	.byte	12,6,231,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56847
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCTRL3',0,6,236,11,3
	.word	70504
	.byte	12,6,239,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57007
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCTRL4',0,6,244,11,3
	.word	70572
	.byte	12,6,247,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57151
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSTAT',0,6,252,11,3
	.word	70640
	.byte	12,6,255,11,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57425
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRTRIM',0,6,132,12,3
	.word	70705
	.byte	12,6,135,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57564
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRUVMON',0,6,140,12,3
	.word	70770
	.byte	12,6,143,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57727
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EXTCON',0,6,148,12,3
	.word	70836
	.byte	12,6,151,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57945
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_FDR',0,6,156,12,3
	.word	70900
	.byte	12,6,159,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58108
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_FMR',0,6,164,12,3
	.word	70961
	.byte	12,6,167,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58444
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ID',0,6,172,12,3
	.word	71022
	.byte	12,6,175,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58551
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_IGCR',0,6,180,12,3
	.word	71082
	.byte	12,6,183,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59003
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_IN',0,6,188,12,3
	.word	71144
	.byte	12,6,191,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59102
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_IOCR',0,6,196,12,3
	.word	71204
	.byte	12,6,199,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59252
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_LBISTCTRL0',0,6,204,12,3
	.word	71266
	.byte	12,6,207,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59401
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_LBISTCTRL1',0,6,212,12,3
	.word	71334
	.byte	12,6,215,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59562
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_LBISTCTRL2',0,6,220,12,3
	.word	71402
	.byte	12,6,223,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59692
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_LCLCON',0,6,228,12,3
	.word	71470
	.byte	12,6,231,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59824
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_LCLTEST',0,6,236,12,3
	.word	71534
	.byte	12,6,239,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59939
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_MANID',0,6,244,12,3
	.word	71599
	.byte	12,6,247,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60050
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_OMR',0,6,252,12,3
	.word	71662
	.byte	12,6,255,12,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60208
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_OSCCON',0,6,132,13,3
	.word	71723
	.byte	12,6,135,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60620
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_OUT',0,6,140,13,3
	.word	71787
	.byte	12,6,143,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60721
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_OVCCON',0,6,148,13,3
	.word	71848
	.byte	12,6,151,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60988
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_OVCENABLE',0,6,156,13,3
	.word	71912
	.byte	12,6,159,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61124
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PDISC',0,6,164,13,3
	.word	71979
	.byte	12,6,167,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61235
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PDR',0,6,172,13,3
	.word	72042
	.byte	12,6,175,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61368
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PDRR',0,6,180,13,3
	.word	72103
	.byte	12,6,183,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61571
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLCON0',0,6,188,13,3
	.word	72165
	.byte	12,6,191,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61927
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLCON1',0,6,196,13,3
	.word	72230
	.byte	12,6,199,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62105
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLCON2',0,6,204,13,3
	.word	72295
	.byte	12,6,207,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62205
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLERAYCON0',0,6,212,13,3
	.word	72360
	.byte	12,6,215,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62575
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLERAYCON1',0,6,220,13,3
	.word	72429
	.byte	12,6,223,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62761
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLERAYSTAT',0,6,228,13,3
	.word	72498
	.byte	12,6,231,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62959
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLSTAT',0,6,236,13,3
	.word	72567
	.byte	12,6,239,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63192
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMCSR',0,6,244,13,3
	.word	72632
	.byte	12,6,247,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63344
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMSWCR0',0,6,252,13,3
	.word	72695
	.byte	12,6,255,13,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63911
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMSWCR1',0,6,132,14,3
	.word	72760
	.byte	12,6,135,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64205
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMSWCR2',0,6,140,14,3
	.word	72825
	.byte	12,6,143,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64483
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMSWSTAT',0,6,148,14,3
	.word	72890
	.byte	12,6,151,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64979
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMSWSTATCLR',0,6,156,14,3
	.word	72956
	.byte	12,6,159,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65501
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_RSTCON',0,6,164,14,3
	.word	73025
	.byte	12,6,167,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65292
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_RSTCON2',0,6,172,14,3
	.word	73089
	.byte	12,6,175,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65712
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_RSTSTAT',0,6,180,14,3
	.word	73154
	.byte	12,6,183,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66144
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_SAFECON',0,6,188,14,3
	.word	73219
	.byte	12,6,191,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66240
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_STSTAT',0,6,196,14,3
	.word	73284
	.byte	12,6,199,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66500
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_SWRSTCON',0,6,204,14,3
	.word	73348
	.byte	12,6,207,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66625
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_SYSCON',0,6,212,14,3
	.word	73414
	.byte	12,6,215,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66822
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPCLR',0,6,220,14,3
	.word	73478
	.byte	12,6,223,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66975
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPDIS',0,6,228,14,3
	.word	73543
	.byte	12,6,231,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67128
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPSET',0,6,236,14,3
	.word	73608
	.byte	12,6,239,14,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67281
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPSTAT',0,6,244,14,3
	.word	73673
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_CON0',0,6,252,14,3
	.word	939
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_CON1',0,6,132,15,3
	.word	1205
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_SR',0,6,140,15,3
	.word	1436
	.byte	12,6,143,15,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67536
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_WDTS_CON0',0,6,148,15,3
	.word	73824
	.byte	12,6,151,15,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67662
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_WDTS_CON1',0,6,156,15,3
	.word	73891
	.byte	12,6,159,15,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67914
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_WDTS_SR',0,6,164,15,3
	.word	73958
	.byte	14
	.word	1476
	.byte	34
	.byte	'Ifx_SCU_WDTCPU',0,6,180,15,3
	.word	74023
	.byte	10
	.byte	'_Ifx_SCU_WDTS',0,6,183,15,25,12,13
	.byte	'CON0',0
	.word	73824
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	73891
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	73958
	.byte	4,2,35,8,0,14
	.word	74052
	.byte	34
	.byte	'Ifx_SCU_WDTS',0,6,188,15,3
	.word	74113
	.byte	18,8
	.word	69289
	.byte	19,1,0,18,8
	.word	72632
	.byte	19,1,0,14
	.word	74052
	.byte	18,24
	.word	1476
	.byte	19,1,0,14
	.word	74163
	.byte	18,16
	.word	69103
	.byte	19,3,0,18,16
	.word	71082
	.byte	19,3,0,18,180,3
	.word	428
	.byte	19,179,3,0,10
	.byte	'_Ifx_SCU',0,6,201,15,25,128,8,13
	.byte	'reserved_0',0
	.word	5332
	.byte	8,2,35,0,13
	.byte	'ID',0
	.word	71022
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3513
	.byte	4,2,35,12,13
	.byte	'OSCCON',0
	.word	71723
	.byte	4,2,35,16,13
	.byte	'PLLSTAT',0
	.word	72567
	.byte	4,2,35,20,13
	.byte	'PLLCON0',0
	.word	72165
	.byte	4,2,35,24,13
	.byte	'PLLCON1',0
	.word	72230
	.byte	4,2,35,28,13
	.byte	'PLLCON2',0
	.word	72295
	.byte	4,2,35,32,13
	.byte	'PLLERAYSTAT',0
	.word	72498
	.byte	4,2,35,36,13
	.byte	'PLLERAYCON0',0
	.word	72360
	.byte	4,2,35,40,13
	.byte	'PLLERAYCON1',0
	.word	72429
	.byte	4,2,35,44,13
	.byte	'CCUCON0',0
	.word	68326
	.byte	4,2,35,48,13
	.byte	'CCUCON1',0
	.word	68391
	.byte	4,2,35,52,13
	.byte	'FDR',0
	.word	70900
	.byte	4,2,35,56,13
	.byte	'EXTCON',0
	.word	70836
	.byte	4,2,35,60,13
	.byte	'CCUCON2',0
	.word	68456
	.byte	4,2,35,64,13
	.byte	'CCUCON3',0
	.word	68521
	.byte	4,2,35,68,13
	.byte	'CCUCON4',0
	.word	68586
	.byte	4,2,35,72,13
	.byte	'CCUCON5',0
	.word	68651
	.byte	4,2,35,76,13
	.byte	'RSTSTAT',0
	.word	73154
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	3513
	.byte	4,2,35,84,13
	.byte	'RSTCON',0
	.word	73025
	.byte	4,2,35,88,13
	.byte	'ARSTDIS',0
	.word	68261
	.byte	4,2,35,92,13
	.byte	'SWRSTCON',0
	.word	73348
	.byte	4,2,35,96,13
	.byte	'RSTCON2',0
	.word	73089
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	3513
	.byte	4,2,35,104,13
	.byte	'EVRRSTCON',0
	.word	69887
	.byte	4,2,35,108,13
	.byte	'ESRCFG',0
	.word	74140
	.byte	8,2,35,112,13
	.byte	'ESROCFG',0
	.word	69353
	.byte	4,2,35,120,13
	.byte	'SYSCON',0
	.word	73414
	.byte	4,2,35,124,13
	.byte	'CCUCON6',0
	.word	68716
	.byte	4,3,35,128,1,13
	.byte	'CCUCON7',0
	.word	68781
	.byte	4,3,35,132,1,13
	.byte	'reserved_88',0
	.word	11353
	.byte	20,3,35,136,1,13
	.byte	'PDR',0
	.word	72042
	.byte	4,3,35,156,1,13
	.byte	'IOCR',0
	.word	71204
	.byte	4,3,35,160,1,13
	.byte	'OUT',0
	.word	71787
	.byte	4,3,35,164,1,13
	.byte	'OMR',0
	.word	71662
	.byte	4,3,35,168,1,13
	.byte	'IN',0
	.word	71144
	.byte	4,3,35,172,1,13
	.byte	'EVRSTAT',0
	.word	70640
	.byte	4,3,35,176,1,13
	.byte	'EVRDVSTAT',0
	.word	69618
	.byte	4,3,35,180,1,13
	.byte	'EVR13CON',0
	.word	69418
	.byte	4,3,35,184,1,13
	.byte	'EVR33CON',0
	.word	69484
	.byte	4,3,35,188,1,13
	.byte	'STSTAT',0
	.word	73284
	.byte	4,3,35,192,1,13
	.byte	'reserved_C4',0
	.word	3513
	.byte	4,3,35,196,1,13
	.byte	'PMSWCR0',0
	.word	72695
	.byte	4,3,35,200,1,13
	.byte	'PMSWSTAT',0
	.word	72890
	.byte	4,3,35,204,1,13
	.byte	'PMSWSTATCLR',0
	.word	72956
	.byte	4,3,35,208,1,13
	.byte	'PMCSR',0
	.word	74149
	.byte	8,3,35,212,1,13
	.byte	'reserved_DC',0
	.word	3513
	.byte	4,3,35,220,1,13
	.byte	'DTSSTAT',0
	.word	69038
	.byte	4,3,35,224,1,13
	.byte	'DTSCON',0
	.word	68910
	.byte	4,3,35,228,1,13
	.byte	'PMSWCR1',0
	.word	72760
	.byte	4,3,35,232,1,13
	.byte	'PMSWCR2',0
	.word	72825
	.byte	4,3,35,236,1,13
	.byte	'WDTS',0
	.word	74158
	.byte	12,3,35,240,1,13
	.byte	'EMSR',0
	.word	69227
	.byte	4,3,35,252,1,13
	.byte	'WDTCPU',0
	.word	74172
	.byte	24,3,35,128,2,13
	.byte	'reserved_118',0
	.word	5672
	.byte	12,3,35,152,2,13
	.byte	'TRAPSTAT',0
	.word	73673
	.byte	4,3,35,164,2,13
	.byte	'TRAPSET',0
	.word	73608
	.byte	4,3,35,168,2,13
	.byte	'TRAPCLR',0
	.word	73478
	.byte	4,3,35,172,2,13
	.byte	'TRAPDIS',0
	.word	73543
	.byte	4,3,35,176,2,13
	.byte	'reserved_134',0
	.word	3513
	.byte	4,3,35,180,2,13
	.byte	'LCLCON1',0
	.word	71470
	.byte	4,3,35,184,2,13
	.byte	'LCLTEST',0
	.word	71534
	.byte	4,3,35,188,2,13
	.byte	'CHIPID',0
	.word	68846
	.byte	4,3,35,192,2,13
	.byte	'MANID',0
	.word	71599
	.byte	4,3,35,196,2,13
	.byte	'reserved_148',0
	.word	5332
	.byte	8,3,35,200,2,13
	.byte	'SAFECON',0
	.word	73219
	.byte	4,3,35,208,2,13
	.byte	'reserved_154',0
	.word	44748
	.byte	16,3,35,212,2,13
	.byte	'LBISTCTRL0',0
	.word	71266
	.byte	4,3,35,228,2,13
	.byte	'LBISTCTRL1',0
	.word	71334
	.byte	4,3,35,232,2,13
	.byte	'LBISTCTRL2',0
	.word	71402
	.byte	4,3,35,236,2,13
	.byte	'reserved_170',0
	.word	11630
	.byte	28,3,35,240,2,13
	.byte	'PDISC',0
	.word	71979
	.byte	4,3,35,140,3,13
	.byte	'reserved_190',0
	.word	5332
	.byte	8,3,35,144,3,13
	.byte	'EVRTRIM',0
	.word	70705
	.byte	4,3,35,152,3,13
	.byte	'EVRADCSTAT',0
	.word	69550
	.byte	4,3,35,156,3,13
	.byte	'EVRUVMON',0
	.word	70770
	.byte	4,3,35,160,3,13
	.byte	'EVROVMON',0
	.word	69821
	.byte	4,3,35,164,3,13
	.byte	'EVRMONCTRL',0
	.word	69685
	.byte	4,3,35,168,3,13
	.byte	'reserved_1AC',0
	.word	3513
	.byte	4,3,35,172,3,13
	.byte	'EVRSDCTRL1',0
	.word	70368
	.byte	4,3,35,176,3,13
	.byte	'EVRSDCTRL2',0
	.word	70436
	.byte	4,3,35,180,3,13
	.byte	'EVRSDCTRL3',0
	.word	70504
	.byte	4,3,35,184,3,13
	.byte	'EVRSDCTRL4',0
	.word	70572
	.byte	4,3,35,188,3,13
	.byte	'EVRSDCOEFF1',0
	.word	69954
	.byte	4,3,35,192,3,13
	.byte	'EVRSDCOEFF2',0
	.word	70023
	.byte	4,3,35,196,3,13
	.byte	'EVRSDCOEFF3',0
	.word	70092
	.byte	4,3,35,200,3,13
	.byte	'EVRSDCOEFF4',0
	.word	70161
	.byte	4,3,35,204,3,13
	.byte	'EVRSDCOEFF5',0
	.word	70230
	.byte	4,3,35,208,3,13
	.byte	'EVRSDCOEFF6',0
	.word	70299
	.byte	4,3,35,212,3,13
	.byte	'EVROSCCTRL',0
	.word	69753
	.byte	4,3,35,216,3,13
	.byte	'reserved_1DC',0
	.word	3513
	.byte	4,3,35,220,3,13
	.byte	'OVCENABLE',0
	.word	71912
	.byte	4,3,35,224,3,13
	.byte	'OVCCON',0
	.word	71848
	.byte	4,3,35,228,3,13
	.byte	'reserved_1E8',0
	.word	44383
	.byte	40,3,35,232,3,13
	.byte	'EICR',0
	.word	74177
	.byte	16,3,35,144,4,13
	.byte	'EIFR',0
	.word	69165
	.byte	4,3,35,160,4,13
	.byte	'FMR',0
	.word	70961
	.byte	4,3,35,164,4,13
	.byte	'PDRR',0
	.word	72103
	.byte	4,3,35,168,4,13
	.byte	'IGCR',0
	.word	74186
	.byte	16,3,35,172,4,13
	.byte	'reserved_23C',0
	.word	3513
	.byte	4,3,35,188,4,13
	.byte	'DTSLIM',0
	.word	68974
	.byte	4,3,35,192,4,13
	.byte	'reserved_244',0
	.word	74195
	.byte	180,3,3,35,196,4,13
	.byte	'ACCEN1',0
	.word	68197
	.byte	4,3,35,248,7,13
	.byte	'ACCEN0',0
	.word	68133
	.byte	4,3,35,252,7,0,14
	.word	74206
	.byte	34
	.byte	'Ifx_SCU',0,6,181,16,3
	.word	76196
	.byte	10
	.byte	'_Ifx_CPU_A_Bits',0,29,45,16,4,11
	.byte	'ADDR',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_A_Bits',0,29,48,3
	.word	76218
	.byte	10
	.byte	'_Ifx_CPU_BIV_Bits',0,29,51,16,4,11
	.byte	'VSS',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'BIV',0,4
	.word	827
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_CPU_BIV_Bits',0,29,55,3
	.word	76279
	.byte	10
	.byte	'_Ifx_CPU_BTV_Bits',0,29,58,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'BTV',0,4
	.word	827
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_CPU_BTV_Bits',0,29,62,3
	.word	76358
	.byte	10
	.byte	'_Ifx_CPU_CCNT_Bits',0,29,65,16,4,11
	.byte	'CountValue',0,4
	.word	827
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	827
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_CCNT_Bits',0,29,69,3
	.word	76444
	.byte	10
	.byte	'_Ifx_CPU_CCTRL_Bits',0,29,72,16,4,11
	.byte	'CM',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'CE',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'M1',0,4
	.word	827
	.byte	3,27,2,35,0,11
	.byte	'M2',0,4
	.word	827
	.byte	3,24,2,35,0,11
	.byte	'M3',0,4
	.word	827
	.byte	3,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	827
	.byte	21,0,2,35,0,0,34
	.byte	'Ifx_CPU_CCTRL_Bits',0,29,80,3
	.word	76533
	.byte	10
	.byte	'_Ifx_CPU_COMPAT_Bits',0,29,83,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'RM',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'SP',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	827
	.byte	27,0,2,35,0,0,34
	.byte	'Ifx_CPU_COMPAT_Bits',0,29,89,3
	.word	76679
	.byte	10
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,29,92,16,4,11
	.byte	'CORE_ID',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	827
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_CORE_ID_Bits',0,29,96,3
	.word	76806
	.byte	10
	.byte	'_Ifx_CPU_CPR_L_Bits',0,29,99,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	827
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_CPR_L_Bits',0,29,103,3
	.word	76904
	.byte	10
	.byte	'_Ifx_CPU_CPR_U_Bits',0,29,106,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	827
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_CPR_U_Bits',0,29,110,3
	.word	76997
	.byte	10
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,29,113,16,4,11
	.byte	'MODREV',0,4
	.word	827
	.byte	8,24,2,35,0,11
	.byte	'MOD_32B',0,4
	.word	827
	.byte	8,16,2,35,0,11
	.byte	'MOD',0,4
	.word	827
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_CPU_ID_Bits',0,29,118,3
	.word	77090
	.byte	10
	.byte	'_Ifx_CPU_CPXE_Bits',0,29,121,16,4,11
	.byte	'XE',0,4
	.word	827
	.byte	8,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	827
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_CPU_CPXE_Bits',0,29,125,3
	.word	77197
	.byte	10
	.byte	'_Ifx_CPU_CREVT_Bits',0,29,128,1,16,4,11
	.byte	'EVTA',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	827
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	827
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	827
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_CPU_CREVT_Bits',0,29,136,1,3
	.word	77284
	.byte	10
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,29,139,1,16,4,11
	.byte	'CID',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	827
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_CUS_ID_Bits',0,29,143,1,3
	.word	77438
	.byte	10
	.byte	'_Ifx_CPU_D_Bits',0,29,146,1,16,4,11
	.byte	'DATA',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_D_Bits',0,29,149,1,3
	.word	77532
	.byte	10
	.byte	'_Ifx_CPU_DATR_Bits',0,29,152,1,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'SBE',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'reserved_4',0,4
	.word	827
	.byte	5,23,2,35,0,11
	.byte	'CWE',0,4
	.word	827
	.byte	1,22,2,35,0,11
	.byte	'CFE',0,4
	.word	827
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	827
	.byte	3,18,2,35,0,11
	.byte	'SOE',0,4
	.word	827
	.byte	1,17,2,35,0,11
	.byte	'SME',0,4
	.word	827
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	827
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_DATR_Bits',0,29,163,1,3
	.word	77595
	.byte	10
	.byte	'_Ifx_CPU_DBGSR_Bits',0,29,166,1,16,4,11
	.byte	'DE',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'HALT',0,4
	.word	827
	.byte	2,29,2,35,0,11
	.byte	'SIH',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'SUSP',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	827
	.byte	1,26,2,35,0,11
	.byte	'PREVSUSP',0,4
	.word	827
	.byte	1,25,2,35,0,11
	.byte	'PEVT',0,4
	.word	827
	.byte	1,24,2,35,0,11
	.byte	'EVTSRC',0,4
	.word	827
	.byte	5,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	827
	.byte	19,0,2,35,0,0,34
	.byte	'Ifx_CPU_DBGSR_Bits',0,29,177,1,3
	.word	77813
	.byte	10
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,29,180,1,16,4,11
	.byte	'DTA',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	827
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_CPU_DBGTCR_Bits',0,29,184,1,3
	.word	78028
	.byte	10
	.byte	'_Ifx_CPU_DCON0_Bits',0,29,187,1,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'DCBYP',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	827
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_CPU_DCON0_Bits',0,29,192,1,3
	.word	78122
	.byte	10
	.byte	'_Ifx_CPU_DCON2_Bits',0,29,195,1,16,4,11
	.byte	'DCACHE_SZE',0,4
	.word	827
	.byte	16,16,2,35,0,11
	.byte	'DSCRATCH_SZE',0,4
	.word	827
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_DCON2_Bits',0,29,199,1,3
	.word	78238
	.byte	10
	.byte	'_Ifx_CPU_DCX_Bits',0,29,202,1,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	6,26,2,35,0,11
	.byte	'DCXValue',0,4
	.word	827
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_CPU_DCX_Bits',0,29,206,1,3
	.word	78339
	.byte	10
	.byte	'_Ifx_CPU_DEADD_Bits',0,29,209,1,16,4,11
	.byte	'ERROR_ADDRESS',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_DEADD_Bits',0,29,212,1,3
	.word	78432
	.byte	10
	.byte	'_Ifx_CPU_DIEAR_Bits',0,29,215,1,16,4,11
	.byte	'TA',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_DIEAR_Bits',0,29,218,1,3
	.word	78512
	.byte	10
	.byte	'_Ifx_CPU_DIETR_Bits',0,29,221,1,16,4,11
	.byte	'IED',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	827
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	827
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	827
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	827
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	827
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	827
	.byte	18,0,2,35,0,0,34
	.byte	'Ifx_CPU_DIETR_Bits',0,29,233,1,3
	.word	78581
	.byte	10
	.byte	'_Ifx_CPU_DMS_Bits',0,29,236,1,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'DMSValue',0,4
	.word	827
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_CPU_DMS_Bits',0,29,240,1,3
	.word	78810
	.byte	10
	.byte	'_Ifx_CPU_DPR_L_Bits',0,29,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	827
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_DPR_L_Bits',0,29,247,1,3
	.word	78903
	.byte	10
	.byte	'_Ifx_CPU_DPR_U_Bits',0,29,250,1,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	827
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_DPR_U_Bits',0,29,254,1,3
	.word	78998
	.byte	10
	.byte	'_Ifx_CPU_DPRE_Bits',0,29,129,2,16,4,11
	.byte	'RE',0,4
	.word	827
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	827
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_DPRE_Bits',0,29,133,2,3
	.word	79093
	.byte	10
	.byte	'_Ifx_CPU_DPWE_Bits',0,29,136,2,16,4,11
	.byte	'WE',0,4
	.word	827
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	827
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_DPWE_Bits',0,29,140,2,3
	.word	79183
	.byte	10
	.byte	'_Ifx_CPU_DSTR_Bits',0,29,143,2,16,4,11
	.byte	'SRE',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'GAE',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'LBE',0,4
	.word	827
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	827
	.byte	3,26,2,35,0,11
	.byte	'CRE',0,4
	.word	827
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	827
	.byte	7,18,2,35,0,11
	.byte	'DTME',0,4
	.word	827
	.byte	1,17,2,35,0,11
	.byte	'LOE',0,4
	.word	827
	.byte	1,16,2,35,0,11
	.byte	'SDE',0,4
	.word	827
	.byte	1,15,2,35,0,11
	.byte	'SCE',0,4
	.word	827
	.byte	1,14,2,35,0,11
	.byte	'CAC',0,4
	.word	827
	.byte	1,13,2,35,0,11
	.byte	'MPE',0,4
	.word	827
	.byte	1,12,2,35,0,11
	.byte	'CLE',0,4
	.word	827
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	827
	.byte	3,8,2,35,0,11
	.byte	'ALN',0,4
	.word	827
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	827
	.byte	7,0,2,35,0,0,34
	.byte	'Ifx_CPU_DSTR_Bits',0,29,161,2,3
	.word	79273
	.byte	10
	.byte	'_Ifx_CPU_EXEVT_Bits',0,29,164,2,16,4,11
	.byte	'EVTA',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	827
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	827
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	827
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_CPU_EXEVT_Bits',0,29,172,2,3
	.word	79597
	.byte	10
	.byte	'_Ifx_CPU_FCX_Bits',0,29,175,2,16,4,11
	.byte	'FCXO',0,4
	.word	827
	.byte	16,16,2,35,0,11
	.byte	'FCXS',0,4
	.word	827
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	827
	.byte	12,0,2,35,0,0,34
	.byte	'Ifx_CPU_FCX_Bits',0,29,180,2,3
	.word	79751
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,29,183,2,16,4,11
	.byte	'TST',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'TCL',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	827
	.byte	6,24,2,35,0,11
	.byte	'RM',0,4
	.word	827
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	827
	.byte	8,14,2,35,0,11
	.byte	'FXE',0,4
	.word	827
	.byte	1,13,2,35,0,11
	.byte	'FUE',0,4
	.word	827
	.byte	1,12,2,35,0,11
	.byte	'FZE',0,4
	.word	827
	.byte	1,11,2,35,0,11
	.byte	'FVE',0,4
	.word	827
	.byte	1,10,2,35,0,11
	.byte	'FIE',0,4
	.word	827
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	827
	.byte	3,6,2,35,0,11
	.byte	'FX',0,4
	.word	827
	.byte	1,5,2,35,0,11
	.byte	'FU',0,4
	.word	827
	.byte	1,4,2,35,0,11
	.byte	'FZ',0,4
	.word	827
	.byte	1,3,2,35,0,11
	.byte	'FV',0,4
	.word	827
	.byte	1,2,2,35,0,11
	.byte	'FI',0,4
	.word	827
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	827
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,29,202,2,3
	.word	79857
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,29,205,2,16,4,11
	.byte	'OPC',0,4
	.word	827
	.byte	8,24,2,35,0,11
	.byte	'FMT',0,4
	.word	827
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	827
	.byte	7,16,2,35,0,11
	.byte	'DREG',0,4
	.word	827
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	827
	.byte	12,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,29,212,2,3
	.word	80206
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,29,215,2,16,4,11
	.byte	'PC',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,29,218,2,3
	.word	80366
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,29,221,2,16,4,11
	.byte	'SRC1',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,29,224,2,3
	.word	80447
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,29,227,2,16,4,11
	.byte	'SRC2',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,29,230,2,3
	.word	80534
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,29,233,2,16,4,11
	.byte	'SRC3',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,29,236,2,3
	.word	80621
	.byte	10
	.byte	'_Ifx_CPU_ICNT_Bits',0,29,239,2,16,4,11
	.byte	'CountValue',0,4
	.word	827
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	827
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_ICNT_Bits',0,29,243,2,3
	.word	80708
	.byte	34
	.byte	'Ifx_CPU_ICR_Bits',0,29,253,2,3
	.word	39840
	.byte	10
	.byte	'_Ifx_CPU_ISP_Bits',0,29,128,3,16,4,11
	.byte	'ISP',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_ISP_Bits',0,29,131,3,3
	.word	80825
	.byte	10
	.byte	'_Ifx_CPU_LCX_Bits',0,29,134,3,16,4,11
	.byte	'LCXO',0,4
	.word	827
	.byte	16,16,2,35,0,11
	.byte	'LCXS',0,4
	.word	827
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	827
	.byte	12,0,2,35,0,0,34
	.byte	'Ifx_CPU_LCX_Bits',0,29,139,3,3
	.word	80891
	.byte	10
	.byte	'_Ifx_CPU_M1CNT_Bits',0,29,142,3,16,4,11
	.byte	'CountValue',0,4
	.word	827
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	827
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_M1CNT_Bits',0,29,146,3,3
	.word	80997
	.byte	10
	.byte	'_Ifx_CPU_M2CNT_Bits',0,29,149,3,16,4,11
	.byte	'CountValue',0,4
	.word	827
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	827
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_M2CNT_Bits',0,29,153,3,3
	.word	81090
	.byte	10
	.byte	'_Ifx_CPU_M3CNT_Bits',0,29,156,3,16,4,11
	.byte	'CountValue',0,4
	.word	827
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	827
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_M3CNT_Bits',0,29,160,3,3
	.word	81183
	.byte	10
	.byte	'_Ifx_CPU_PC_Bits',0,29,163,3,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'PC',0,4
	.word	827
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_CPU_PC_Bits',0,29,167,3,3
	.word	81276
	.byte	10
	.byte	'_Ifx_CPU_PCON0_Bits',0,29,170,3,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'PCBYP',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	827
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_CPU_PCON0_Bits',0,29,175,3,3
	.word	81361
	.byte	10
	.byte	'_Ifx_CPU_PCON1_Bits',0,29,178,3,16,4,11
	.byte	'PCINV',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'PBINV',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	827
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_CPU_PCON1_Bits',0,29,183,3,3
	.word	81477
	.byte	10
	.byte	'_Ifx_CPU_PCON2_Bits',0,29,186,3,16,4,11
	.byte	'PCACHE_SZE',0,4
	.word	827
	.byte	16,16,2,35,0,11
	.byte	'PSCRATCH_SZE',0,4
	.word	827
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_PCON2_Bits',0,29,190,3,3
	.word	81588
	.byte	10
	.byte	'_Ifx_CPU_PCXI_Bits',0,29,193,3,16,4,11
	.byte	'PCXO',0,4
	.word	827
	.byte	16,16,2,35,0,11
	.byte	'PCXS',0,4
	.word	827
	.byte	4,12,2,35,0,11
	.byte	'UL',0,4
	.word	827
	.byte	1,11,2,35,0,11
	.byte	'PIE',0,4
	.word	827
	.byte	1,10,2,35,0,11
	.byte	'PCPN',0,4
	.word	827
	.byte	10,0,2,35,0,0,34
	.byte	'Ifx_CPU_PCXI_Bits',0,29,200,3,3
	.word	81689
	.byte	10
	.byte	'_Ifx_CPU_PIEAR_Bits',0,29,203,3,16,4,11
	.byte	'TA',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_PIEAR_Bits',0,29,206,3,3
	.word	81819
	.byte	10
	.byte	'_Ifx_CPU_PIETR_Bits',0,29,209,3,16,4,11
	.byte	'IED',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	827
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	827
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	827
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	827
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	827
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	827
	.byte	18,0,2,35,0,0,34
	.byte	'Ifx_CPU_PIETR_Bits',0,29,221,3,3
	.word	81888
	.byte	10
	.byte	'_Ifx_CPU_PMA0_Bits',0,29,224,3,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	13,19,2,35,0,11
	.byte	'DAC',0,4
	.word	827
	.byte	3,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	827
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_PMA0_Bits',0,29,229,3,3
	.word	82117
	.byte	10
	.byte	'_Ifx_CPU_PMA1_Bits',0,29,232,3,16,4,11
	.byte	'reserved_0',0,4
	.word	827
	.byte	14,18,2,35,0,11
	.byte	'CAC',0,4
	.word	827
	.byte	2,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	827
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_PMA1_Bits',0,29,237,3,3
	.word	82230
	.byte	10
	.byte	'_Ifx_CPU_PMA2_Bits',0,29,240,3,16,4,11
	.byte	'PSI',0,4
	.word	827
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	827
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_PMA2_Bits',0,29,244,3,3
	.word	82343
	.byte	10
	.byte	'_Ifx_CPU_PSTR_Bits',0,29,247,3,16,4,11
	.byte	'FRE',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'FBE',0,4
	.word	827
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	827
	.byte	9,20,2,35,0,11
	.byte	'FPE',0,4
	.word	827
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	827
	.byte	1,18,2,35,0,11
	.byte	'FME',0,4
	.word	827
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	827
	.byte	17,0,2,35,0,0,34
	.byte	'Ifx_CPU_PSTR_Bits',0,29,129,4,3
	.word	82434
	.byte	10
	.byte	'_Ifx_CPU_PSW_Bits',0,29,132,4,16,4,11
	.byte	'CDC',0,4
	.word	827
	.byte	7,25,2,35,0,11
	.byte	'CDE',0,4
	.word	827
	.byte	1,24,2,35,0,11
	.byte	'GW',0,4
	.word	827
	.byte	1,23,2,35,0,11
	.byte	'IS',0,4
	.word	827
	.byte	1,22,2,35,0,11
	.byte	'IO',0,4
	.word	827
	.byte	2,20,2,35,0,11
	.byte	'PRS',0,4
	.word	827
	.byte	2,18,2,35,0,11
	.byte	'S',0,4
	.word	827
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	827
	.byte	12,5,2,35,0,11
	.byte	'SAV',0,4
	.word	827
	.byte	1,4,2,35,0,11
	.byte	'AV',0,4
	.word	827
	.byte	1,3,2,35,0,11
	.byte	'SV',0,4
	.word	827
	.byte	1,2,2,35,0,11
	.byte	'V',0,4
	.word	827
	.byte	1,1,2,35,0,11
	.byte	'C',0,4
	.word	827
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_PSW_Bits',0,29,147,4,3
	.word	82637
	.byte	10
	.byte	'_Ifx_CPU_SEGEN_Bits',0,29,150,4,16,4,11
	.byte	'ADFLIP',0,4
	.word	827
	.byte	8,24,2,35,0,11
	.byte	'ADTYPE',0,4
	.word	827
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	827
	.byte	21,1,2,35,0,11
	.byte	'AE',0,4
	.word	827
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_SEGEN_Bits',0,29,156,4,3
	.word	82880
	.byte	10
	.byte	'_Ifx_CPU_SMACON_Bits',0,29,159,4,16,4,11
	.byte	'PC',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'PT',0,4
	.word	827
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	827
	.byte	5,24,2,35,0,11
	.byte	'DC',0,4
	.word	827
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	827
	.byte	1,22,2,35,0,11
	.byte	'DT',0,4
	.word	827
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	827
	.byte	13,8,2,35,0,11
	.byte	'IODT',0,4
	.word	827
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	827
	.byte	7,0,2,35,0,0,34
	.byte	'Ifx_CPU_SMACON_Bits',0,29,171,4,3
	.word	83008
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,29,174,4,16,4,11
	.byte	'EN',0,4
	.word	405
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,29,177,4,3
	.word	83249
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,29,180,4,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,29,183,4,3
	.word	83332
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,29,186,4,16,4,11
	.byte	'EN',0,4
	.word	405
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,29,189,4,3
	.word	83423
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,29,192,4,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,29,195,4,3
	.word	83514
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,29,198,4,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	405
	.byte	27,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,29,202,4,3
	.word	83613
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,29,205,4,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	405
	.byte	27,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,29,209,4,3
	.word	83720
	.byte	10
	.byte	'_Ifx_CPU_SWEVT_Bits',0,29,212,4,16,4,11
	.byte	'EVTA',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	827
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	827
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	827
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_CPU_SWEVT_Bits',0,29,220,4,3
	.word	83827
	.byte	10
	.byte	'_Ifx_CPU_SYSCON_Bits',0,29,223,4,16,4,11
	.byte	'FCDSF',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'PROTEN',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'TPROTEN',0,4
	.word	827
	.byte	1,29,2,35,0,11
	.byte	'IS',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'IT',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	827
	.byte	27,0,2,35,0,0,34
	.byte	'Ifx_CPU_SYSCON_Bits',0,29,231,4,3
	.word	83981
	.byte	10
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,29,234,4,16,4,11
	.byte	'ASI',0,4
	.word	827
	.byte	5,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	827
	.byte	27,0,2,35,0,0,34
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,29,238,4,3
	.word	84142
	.byte	10
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,29,241,4,16,4,11
	.byte	'TEXP0',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'TEXP1',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'TEXP2',0,4
	.word	827
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	827
	.byte	13,16,2,35,0,11
	.byte	'TTRAP',0,4
	.word	827
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	827
	.byte	15,0,2,35,0,0,34
	.byte	'Ifx_CPU_TPS_CON_Bits',0,29,249,4,3
	.word	84240
	.byte	10
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,29,252,4,16,4,11
	.byte	'Timer',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,29,255,4,3
	.word	84412
	.byte	10
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,29,130,5,16,4,11
	.byte	'ADDR',0,4
	.word	827
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_TR_ADR_Bits',0,29,133,5,3
	.word	84492
	.byte	10
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,29,136,5,16,4,11
	.byte	'EVTA',0,4
	.word	827
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	827
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	827
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	827
	.byte	4,20,2,35,0,11
	.byte	'TYP',0,4
	.word	827
	.byte	1,19,2,35,0,11
	.byte	'RNG',0,4
	.word	827
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	827
	.byte	1,17,2,35,0,11
	.byte	'ASI_EN',0,4
	.word	827
	.byte	1,16,2,35,0,11
	.byte	'ASI',0,4
	.word	827
	.byte	5,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	827
	.byte	6,5,2,35,0,11
	.byte	'AST',0,4
	.word	827
	.byte	1,4,2,35,0,11
	.byte	'ALD',0,4
	.word	827
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	827
	.byte	3,0,2,35,0,0,34
	.byte	'Ifx_CPU_TR_EVT_Bits',0,29,153,5,3
	.word	84565
	.byte	10
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,29,156,5,16,4,11
	.byte	'T0',0,4
	.word	827
	.byte	1,31,2,35,0,11
	.byte	'T1',0,4
	.word	827
	.byte	1,30,2,35,0,11
	.byte	'T2',0,4
	.word	827
	.byte	1,29,2,35,0,11
	.byte	'T3',0,4
	.word	827
	.byte	1,28,2,35,0,11
	.byte	'T4',0,4
	.word	827
	.byte	1,27,2,35,0,11
	.byte	'T5',0,4
	.word	827
	.byte	1,26,2,35,0,11
	.byte	'T6',0,4
	.word	827
	.byte	1,25,2,35,0,11
	.byte	'T7',0,4
	.word	827
	.byte	1,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	827
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,29,167,5,3
	.word	84883
	.byte	12,29,175,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76218
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_A',0,29,180,5,3
	.word	85078
	.byte	12,29,183,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76279
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_BIV',0,29,188,5,3
	.word	85137
	.byte	12,29,191,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76358
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_BTV',0,29,196,5,3
	.word	85198
	.byte	12,29,199,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76444
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CCNT',0,29,204,5,3
	.word	85259
	.byte	12,29,207,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76533
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CCTRL',0,29,212,5,3
	.word	85321
	.byte	12,29,215,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76679
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_COMPAT',0,29,220,5,3
	.word	85384
	.byte	12,29,223,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76806
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CORE_ID',0,29,228,5,3
	.word	85448
	.byte	12,29,231,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76904
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CPR_L',0,29,236,5,3
	.word	85513
	.byte	12,29,239,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76997
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CPR_U',0,29,244,5,3
	.word	85576
	.byte	12,29,247,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77090
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CPU_ID',0,29,252,5,3
	.word	85639
	.byte	12,29,255,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77197
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CPXE',0,29,132,6,3
	.word	85703
	.byte	12,29,135,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77284
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CREVT',0,29,140,6,3
	.word	85765
	.byte	12,29,143,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77438
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CUS_ID',0,29,148,6,3
	.word	85828
	.byte	12,29,151,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77532
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_D',0,29,156,6,3
	.word	85892
	.byte	12,29,159,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77595
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DATR',0,29,164,6,3
	.word	85951
	.byte	12,29,167,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77813
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DBGSR',0,29,172,6,3
	.word	86013
	.byte	12,29,175,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78028
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DBGTCR',0,29,180,6,3
	.word	86076
	.byte	12,29,183,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78122
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DCON0',0,29,188,6,3
	.word	86140
	.byte	12,29,191,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78238
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DCON2',0,29,196,6,3
	.word	86203
	.byte	12,29,199,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78339
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DCX',0,29,204,6,3
	.word	86266
	.byte	12,29,207,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78432
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DEADD',0,29,212,6,3
	.word	86327
	.byte	12,29,215,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78512
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DIEAR',0,29,220,6,3
	.word	86390
	.byte	12,29,223,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78581
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DIETR',0,29,228,6,3
	.word	86453
	.byte	12,29,231,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78810
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DMS',0,29,236,6,3
	.word	86516
	.byte	12,29,239,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78903
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DPR_L',0,29,244,6,3
	.word	86577
	.byte	12,29,247,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78998
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DPR_U',0,29,252,6,3
	.word	86640
	.byte	12,29,255,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79093
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DPRE',0,29,132,7,3
	.word	86703
	.byte	12,29,135,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79183
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DPWE',0,29,140,7,3
	.word	86765
	.byte	12,29,143,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79273
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DSTR',0,29,148,7,3
	.word	86827
	.byte	12,29,151,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79597
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_EXEVT',0,29,156,7,3
	.word	86889
	.byte	12,29,159,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79751
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FCX',0,29,164,7,3
	.word	86952
	.byte	12,29,167,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79857
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,29,172,7,3
	.word	87013
	.byte	12,29,175,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80206
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,29,180,7,3
	.word	87083
	.byte	12,29,183,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80366
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,29,188,7,3
	.word	87153
	.byte	12,29,191,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80447
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,29,196,7,3
	.word	87222
	.byte	12,29,199,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80534
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,29,204,7,3
	.word	87293
	.byte	12,29,207,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80621
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,29,212,7,3
	.word	87364
	.byte	12,29,215,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80708
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_ICNT',0,29,220,7,3
	.word	87435
	.byte	34
	.byte	'Ifx_CPU_ICR',0,29,228,7,3
	.word	39957
	.byte	12,29,231,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80825
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_ISP',0,29,236,7,3
	.word	87518
	.byte	12,29,239,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80891
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_LCX',0,29,244,7,3
	.word	87579
	.byte	12,29,247,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80997
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_M1CNT',0,29,252,7,3
	.word	87640
	.byte	12,29,255,7,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81090
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_M2CNT',0,29,132,8,3
	.word	87703
	.byte	12,29,135,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81183
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_M3CNT',0,29,140,8,3
	.word	87766
	.byte	12,29,143,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81276
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PC',0,29,148,8,3
	.word	87829
	.byte	12,29,151,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81361
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PCON0',0,29,156,8,3
	.word	87889
	.byte	12,29,159,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81477
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PCON1',0,29,164,8,3
	.word	87952
	.byte	12,29,167,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81588
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PCON2',0,29,172,8,3
	.word	88015
	.byte	12,29,175,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81689
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PCXI',0,29,180,8,3
	.word	88078
	.byte	12,29,183,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81819
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PIEAR',0,29,188,8,3
	.word	88140
	.byte	12,29,191,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81888
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PIETR',0,29,196,8,3
	.word	88203
	.byte	12,29,199,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82117
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PMA0',0,29,204,8,3
	.word	88266
	.byte	12,29,207,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82230
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PMA1',0,29,212,8,3
	.word	88328
	.byte	12,29,215,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82343
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PMA2',0,29,220,8,3
	.word	88390
	.byte	12,29,223,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82434
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PSTR',0,29,228,8,3
	.word	88452
	.byte	12,29,231,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82637
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PSW',0,29,236,8,3
	.word	88514
	.byte	12,29,239,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82880
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SEGEN',0,29,244,8,3
	.word	88575
	.byte	12,29,247,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83008
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SMACON',0,29,252,8,3
	.word	88638
	.byte	12,29,255,8,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83249
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_ACCENA',0,29,132,9,3
	.word	88702
	.byte	12,29,135,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83332
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_ACCENB',0,29,140,9,3
	.word	88772
	.byte	12,29,143,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83423
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,29,148,9,3
	.word	88842
	.byte	12,29,151,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83514
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,29,156,9,3
	.word	88916
	.byte	12,29,159,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83613
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,29,164,9,3
	.word	88990
	.byte	12,29,167,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83720
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,29,172,9,3
	.word	89060
	.byte	12,29,175,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83827
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SWEVT',0,29,180,9,3
	.word	89130
	.byte	12,29,183,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83981
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SYSCON',0,29,188,9,3
	.word	89193
	.byte	12,29,191,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84142
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TASK_ASI',0,29,196,9,3
	.word	89257
	.byte	12,29,199,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84240
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TPS_CON',0,29,204,9,3
	.word	89323
	.byte	12,29,207,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84412
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TPS_TIMER',0,29,212,9,3
	.word	89388
	.byte	12,29,215,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84492
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TR_ADR',0,29,220,9,3
	.word	89455
	.byte	12,29,223,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84565
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TR_EVT',0,29,228,9,3
	.word	89519
	.byte	12,29,231,9,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84883
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TRIG_ACC',0,29,236,9,3
	.word	89583
	.byte	10
	.byte	'_Ifx_CPU_CPR',0,29,247,9,25,8,13
	.byte	'L',0
	.word	85513
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	85576
	.byte	4,2,35,4,0,14
	.word	89649
	.byte	34
	.byte	'Ifx_CPU_CPR',0,29,251,9,3
	.word	89691
	.byte	10
	.byte	'_Ifx_CPU_DPR',0,29,254,9,25,8,13
	.byte	'L',0
	.word	86577
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	86640
	.byte	4,2,35,4,0,14
	.word	89717
	.byte	34
	.byte	'Ifx_CPU_DPR',0,29,130,10,3
	.word	89759
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN',0,29,133,10,25,16,13
	.byte	'LA',0
	.word	88990
	.byte	4,2,35,0,13
	.byte	'UA',0
	.word	89060
	.byte	4,2,35,4,13
	.byte	'ACCENA',0
	.word	88842
	.byte	4,2,35,8,13
	.byte	'ACCENB',0
	.word	88916
	.byte	4,2,35,12,0,14
	.word	89785
	.byte	34
	.byte	'Ifx_CPU_SPROT_RGN',0,29,139,10,3
	.word	89867
	.byte	18,12
	.word	89388
	.byte	19,2,0,10
	.byte	'_Ifx_CPU_TPS',0,29,142,10,25,16,13
	.byte	'CON',0
	.word	89323
	.byte	4,2,35,0,13
	.byte	'TIMER',0
	.word	89899
	.byte	12,2,35,4,0,14
	.word	89908
	.byte	34
	.byte	'Ifx_CPU_TPS',0,29,146,10,3
	.word	89956
	.byte	10
	.byte	'_Ifx_CPU_TR',0,29,149,10,25,8,13
	.byte	'EVT',0
	.word	89519
	.byte	4,2,35,0,13
	.byte	'ADR',0
	.word	89455
	.byte	4,2,35,4,0,14
	.word	89982
	.byte	34
	.byte	'Ifx_CPU_TR',0,29,153,10,3
	.word	90027
	.byte	18,176,32
	.word	428
	.byte	19,175,32,0,18,208,223,1
	.word	428
	.byte	19,207,223,1,0,18,248,1
	.word	428
	.byte	19,247,1,0,18,244,29
	.word	428
	.byte	19,243,29,0,18,188,3
	.word	428
	.byte	19,187,3,0,18,232,3
	.word	428
	.byte	19,231,3,0,18,252,23
	.word	428
	.byte	19,251,23,0,18,228,63
	.word	428
	.byte	19,227,63,0,18,128,1
	.word	89717
	.byte	19,15,0,14
	.word	90142
	.byte	18,64
	.word	89649
	.byte	19,7,0,14
	.word	90157
	.byte	18,192,31
	.word	428
	.byte	19,191,31,0,18,16
	.word	85703
	.byte	19,3,0,18,16
	.word	86703
	.byte	19,3,0,18,16
	.word	86765
	.byte	19,3,0,18,208,7
	.word	428
	.byte	19,207,7,0,14
	.word	89908
	.byte	18,240,23
	.word	428
	.byte	19,239,23,0,18,64
	.word	89982
	.byte	19,7,0,14
	.word	90236
	.byte	18,192,23
	.word	428
	.byte	19,191,23,0,18,232,1
	.word	428
	.byte	19,231,1,0,18,180,1
	.word	428
	.byte	19,179,1,0,18,172,1
	.word	428
	.byte	19,171,1,0,18,64
	.word	85892
	.byte	19,15,0,18,64
	.word	428
	.byte	19,63,0,18,64
	.word	85078
	.byte	19,15,0,10
	.byte	'_Ifx_CPU',0,29,166,10,25,128,128,4,13
	.byte	'reserved_0',0
	.word	90052
	.byte	176,32,2,35,0,13
	.byte	'SEGEN',0
	.word	88575
	.byte	4,3,35,176,32,13
	.byte	'reserved_1034',0
	.word	90063
	.byte	208,223,1,3,35,180,32,13
	.byte	'TASK_ASI',0
	.word	89257
	.byte	4,4,35,132,128,2,13
	.byte	'reserved_8008',0
	.word	90076
	.byte	248,1,4,35,136,128,2,13
	.byte	'PMA0',0
	.word	88266
	.byte	4,4,35,128,130,2,13
	.byte	'PMA1',0
	.word	88328
	.byte	4,4,35,132,130,2,13
	.byte	'PMA2',0
	.word	88390
	.byte	4,4,35,136,130,2,13
	.byte	'reserved_810C',0
	.word	90087
	.byte	244,29,4,35,140,130,2,13
	.byte	'DCON2',0
	.word	86203
	.byte	4,4,35,128,160,2,13
	.byte	'reserved_9004',0
	.word	5332
	.byte	8,4,35,132,160,2,13
	.byte	'SMACON',0
	.word	88638
	.byte	4,4,35,140,160,2,13
	.byte	'DSTR',0
	.word	86827
	.byte	4,4,35,144,160,2,13
	.byte	'reserved_9014',0
	.word	3513
	.byte	4,4,35,148,160,2,13
	.byte	'DATR',0
	.word	85951
	.byte	4,4,35,152,160,2,13
	.byte	'DEADD',0
	.word	86327
	.byte	4,4,35,156,160,2,13
	.byte	'DIEAR',0
	.word	86390
	.byte	4,4,35,160,160,2,13
	.byte	'DIETR',0
	.word	86453
	.byte	4,4,35,164,160,2,13
	.byte	'reserved_9028',0
	.word	4703
	.byte	24,4,35,168,160,2,13
	.byte	'DCON0',0
	.word	86140
	.byte	4,4,35,192,160,2,13
	.byte	'reserved_9044',0
	.word	90098
	.byte	188,3,4,35,196,160,2,13
	.byte	'PSTR',0
	.word	88452
	.byte	4,4,35,128,164,2,13
	.byte	'PCON1',0
	.word	87952
	.byte	4,4,35,132,164,2,13
	.byte	'PCON2',0
	.word	88015
	.byte	4,4,35,136,164,2,13
	.byte	'PCON0',0
	.word	87889
	.byte	4,4,35,140,164,2,13
	.byte	'PIEAR',0
	.word	88140
	.byte	4,4,35,144,164,2,13
	.byte	'PIETR',0
	.word	88203
	.byte	4,4,35,148,164,2,13
	.byte	'reserved_9218',0
	.word	90109
	.byte	232,3,4,35,152,164,2,13
	.byte	'COMPAT',0
	.word	85384
	.byte	4,4,35,128,168,2,13
	.byte	'reserved_9404',0
	.word	90120
	.byte	252,23,4,35,132,168,2,13
	.byte	'FPU_TRAP_CON',0
	.word	87013
	.byte	4,4,35,128,192,2,13
	.byte	'FPU_TRAP_PC',0
	.word	87153
	.byte	4,4,35,132,192,2,13
	.byte	'FPU_TRAP_OPC',0
	.word	87083
	.byte	4,4,35,136,192,2,13
	.byte	'reserved_A00C',0
	.word	3513
	.byte	4,4,35,140,192,2,13
	.byte	'FPU_TRAP_SRC1',0
	.word	87222
	.byte	4,4,35,144,192,2,13
	.byte	'FPU_TRAP_SRC2',0
	.word	87293
	.byte	4,4,35,148,192,2,13
	.byte	'FPU_TRAP_SRC3',0
	.word	87364
	.byte	4,4,35,152,192,2,13
	.byte	'reserved_A01C',0
	.word	90131
	.byte	228,63,4,35,156,192,2,13
	.byte	'DPR',0
	.word	90152
	.byte	128,1,4,35,128,128,3,13
	.byte	'reserved_C080',0
	.word	18074
	.byte	128,31,4,35,128,129,3,13
	.byte	'CPR',0
	.word	90166
	.byte	64,4,35,128,160,3,13
	.byte	'reserved_D040',0
	.word	90171
	.byte	192,31,4,35,192,160,3,13
	.byte	'CPXE',0
	.word	90182
	.byte	16,4,35,128,192,3,13
	.byte	'DPRE',0
	.word	90191
	.byte	16,4,35,144,192,3,13
	.byte	'DPWE',0
	.word	90200
	.byte	16,4,35,160,192,3,13
	.byte	'reserved_E030',0
	.word	90209
	.byte	208,7,4,35,176,192,3,13
	.byte	'TPS',0
	.word	90220
	.byte	16,4,35,128,200,3,13
	.byte	'reserved_E410',0
	.word	90225
	.byte	240,23,4,35,144,200,3,13
	.byte	'TR',0
	.word	90245
	.byte	64,4,35,128,224,3,13
	.byte	'reserved_F040',0
	.word	90250
	.byte	192,23,4,35,192,224,3,13
	.byte	'CCTRL',0
	.word	85321
	.byte	4,4,35,128,248,3,13
	.byte	'CCNT',0
	.word	85259
	.byte	4,4,35,132,248,3,13
	.byte	'ICNT',0
	.word	87435
	.byte	4,4,35,136,248,3,13
	.byte	'M1CNT',0
	.word	87640
	.byte	4,4,35,140,248,3,13
	.byte	'M2CNT',0
	.word	87703
	.byte	4,4,35,144,248,3,13
	.byte	'M3CNT',0
	.word	87766
	.byte	4,4,35,148,248,3,13
	.byte	'reserved_FC18',0
	.word	90261
	.byte	232,1,4,35,152,248,3,13
	.byte	'DBGSR',0
	.word	86013
	.byte	4,4,35,128,250,3,13
	.byte	'reserved_FD04',0
	.word	3513
	.byte	4,4,35,132,250,3,13
	.byte	'EXEVT',0
	.word	86889
	.byte	4,4,35,136,250,3,13
	.byte	'CREVT',0
	.word	85765
	.byte	4,4,35,140,250,3,13
	.byte	'SWEVT',0
	.word	89130
	.byte	4,4,35,144,250,3,13
	.byte	'reserved_FD14',0
	.word	11630
	.byte	28,4,35,148,250,3,13
	.byte	'TRIG_ACC',0
	.word	89583
	.byte	4,4,35,176,250,3,13
	.byte	'reserved_FD34',0
	.word	5672
	.byte	12,4,35,180,250,3,13
	.byte	'DMS',0
	.word	86516
	.byte	4,4,35,192,250,3,13
	.byte	'DCX',0
	.word	86266
	.byte	4,4,35,196,250,3,13
	.byte	'DBGTCR',0
	.word	86076
	.byte	4,4,35,200,250,3,13
	.byte	'reserved_FD4C',0
	.word	90272
	.byte	180,1,4,35,204,250,3,13
	.byte	'PCXI',0
	.word	88078
	.byte	4,4,35,128,252,3,13
	.byte	'PSW',0
	.word	88514
	.byte	4,4,35,132,252,3,13
	.byte	'PC',0
	.word	87829
	.byte	4,4,35,136,252,3,13
	.byte	'reserved_FE0C',0
	.word	5332
	.byte	8,4,35,140,252,3,13
	.byte	'SYSCON',0
	.word	89193
	.byte	4,4,35,148,252,3,13
	.byte	'CPU_ID',0
	.word	85639
	.byte	4,4,35,152,252,3,13
	.byte	'CORE_ID',0
	.word	85448
	.byte	4,4,35,156,252,3,13
	.byte	'BIV',0
	.word	85137
	.byte	4,4,35,160,252,3,13
	.byte	'BTV',0
	.word	85198
	.byte	4,4,35,164,252,3,13
	.byte	'ISP',0
	.word	87518
	.byte	4,4,35,168,252,3,13
	.byte	'ICR',0
	.word	39957
	.byte	4,4,35,172,252,3,13
	.byte	'reserved_FE30',0
	.word	5332
	.byte	8,4,35,176,252,3,13
	.byte	'FCX',0
	.word	86952
	.byte	4,4,35,184,252,3,13
	.byte	'LCX',0
	.word	87579
	.byte	4,4,35,188,252,3,13
	.byte	'reserved_FE40',0
	.word	44748
	.byte	16,4,35,192,252,3,13
	.byte	'CUS_ID',0
	.word	85828
	.byte	4,4,35,208,252,3,13
	.byte	'reserved_FE54',0
	.word	90283
	.byte	172,1,4,35,212,252,3,13
	.byte	'D',0
	.word	90294
	.byte	64,4,35,128,254,3,13
	.byte	'reserved_FF40',0
	.word	90303
	.byte	64,4,35,192,254,3,13
	.byte	'A',0
	.word	90312
	.byte	64,4,35,128,255,3,13
	.byte	'reserved_FFC0',0
	.word	90303
	.byte	64,4,35,192,255,3,0,14
	.word	90321
	.byte	34
	.byte	'Ifx_CPU',0,29,130,11,3
	.word	92112
	.byte	15,8,127,9,1,16
	.byte	'IfxCpu_Id_0',0,0,16
	.byte	'IfxCpu_Id_1',0,1,16
	.byte	'IfxCpu_Id_none',0,2,0,34
	.byte	'IfxCpu_Id',0,8,132,1,3
	.word	92134
	.byte	34
	.byte	'IfxCpu_ResourceCpu',0,8,161,1,3
	.word	1954
	.byte	34
	.byte	'Ifx_STM_ACCEN0_Bits',0,19,79,3
	.word	32748
	.byte	34
	.byte	'Ifx_STM_ACCEN1_Bits',0,19,85,3
	.word	32659
	.byte	34
	.byte	'Ifx_STM_CAP_Bits',0,19,91,3
	.word	31189
	.byte	34
	.byte	'Ifx_STM_CAPSV_Bits',0,19,97,3
	.word	32066
	.byte	34
	.byte	'Ifx_STM_CLC_Bits',0,19,107,3
	.word	30312
	.byte	34
	.byte	'Ifx_STM_CMCON_Bits',0,19,120,3
	.word	31367
	.byte	34
	.byte	'Ifx_STM_CMP_Bits',0,19,126,3
	.word	31276
	.byte	34
	.byte	'Ifx_STM_ICR_Bits',0,19,139,1,3
	.word	31598
	.byte	34
	.byte	'Ifx_STM_ID_Bits',0,19,147,1,3
	.word	30468
	.byte	34
	.byte	'Ifx_STM_ISCR_Bits',0,19,157,1,3
	.word	31815
	.byte	34
	.byte	'Ifx_STM_KRST0_Bits',0,19,165,1,3
	.word	32536
	.byte	34
	.byte	'Ifx_STM_KRST1_Bits',0,19,172,1,3
	.word	32432
	.byte	34
	.byte	'Ifx_STM_KRSTCLR_Bits',0,19,179,1,3
	.word	32326
	.byte	34
	.byte	'Ifx_STM_OCS_Bits',0,19,189,1,3
	.word	32166
	.byte	34
	.byte	'Ifx_STM_TIM0_Bits',0,19,195,1,3
	.word	30590
	.byte	34
	.byte	'Ifx_STM_TIM0SV_Bits',0,19,201,1,3
	.word	31979
	.byte	34
	.byte	'Ifx_STM_TIM1_Bits',0,19,207,1,3
	.word	30675
	.byte	34
	.byte	'Ifx_STM_TIM2_Bits',0,19,213,1,3
	.word	30760
	.byte	34
	.byte	'Ifx_STM_TIM3_Bits',0,19,219,1,3
	.word	30845
	.byte	34
	.byte	'Ifx_STM_TIM4_Bits',0,19,225,1,3
	.word	30931
	.byte	34
	.byte	'Ifx_STM_TIM5_Bits',0,19,231,1,3
	.word	31017
	.byte	34
	.byte	'Ifx_STM_TIM6_Bits',0,19,237,1,3
	.word	31103
	.byte	34
	.byte	'Ifx_STM_ACCEN0',0,19,250,1,3
	.word	33277
	.byte	34
	.byte	'Ifx_STM_ACCEN1',0,19,130,2,3
	.word	32708
	.byte	34
	.byte	'Ifx_STM_CAP',0,19,138,2,3
	.word	31236
	.byte	34
	.byte	'Ifx_STM_CAPSV',0,19,146,2,3
	.word	32115
	.byte	34
	.byte	'Ifx_STM_CLC',0,19,154,2,3
	.word	30428
	.byte	34
	.byte	'Ifx_STM_CMCON',0,19,162,2,3
	.word	31558
	.byte	34
	.byte	'Ifx_STM_CMP',0,19,170,2,3
	.word	31318
	.byte	34
	.byte	'Ifx_STM_ICR',0,19,178,2,3
	.word	31775
	.byte	34
	.byte	'Ifx_STM_ID',0,19,186,2,3
	.word	30550
	.byte	34
	.byte	'Ifx_STM_ISCR',0,19,194,2,3
	.word	31939
	.byte	34
	.byte	'Ifx_STM_KRST0',0,19,202,2,3
	.word	32619
	.byte	34
	.byte	'Ifx_STM_KRST1',0,19,210,2,3
	.word	32496
	.byte	34
	.byte	'Ifx_STM_KRSTCLR',0,19,218,2,3
	.word	32392
	.byte	34
	.byte	'Ifx_STM_OCS',0,19,226,2,3
	.word	32286
	.byte	34
	.byte	'Ifx_STM_TIM0',0,19,234,2,3
	.word	30635
	.byte	34
	.byte	'Ifx_STM_TIM0SV',0,19,242,2,3
	.word	32026
	.byte	34
	.byte	'Ifx_STM_TIM1',0,19,250,2,3
	.word	30720
	.byte	34
	.byte	'Ifx_STM_TIM2',0,19,130,3,3
	.word	30805
	.byte	34
	.byte	'Ifx_STM_TIM3',0,19,138,3,3
	.word	30891
	.byte	34
	.byte	'Ifx_STM_TIM4',0,19,146,3,3
	.word	30977
	.byte	34
	.byte	'Ifx_STM_TIM5',0,19,154,3,3
	.word	31063
	.byte	34
	.byte	'Ifx_STM_TIM6',0,19,162,3,3
	.word	31149
	.byte	14
	.word	33317
	.byte	34
	.byte	'Ifx_STM',0,19,201,3,3
	.word	93315
	.byte	15,7,144,1,9,1,16
	.byte	'IfxCpu_CounterMode_normal',0,0,16
	.byte	'IfxCpu_CounterMode_task',0,1,0,34
	.byte	'IfxCpu_CounterMode',0,7,148,1,3
	.word	93337
	.byte	20,7,160,1,9,6,13
	.byte	'counter',0
	.word	2276
	.byte	4,2,35,0,13
	.byte	'overlfow',0
	.word	428
	.byte	1,2,35,4,0,34
	.byte	'IfxCpu_Counter',0,7,164,1,3
	.word	93426
	.byte	20,7,172,1,9,32,13
	.byte	'instruction',0
	.word	93426
	.byte	6,2,35,0,13
	.byte	'clock',0
	.word	93426
	.byte	6,2,35,6,13
	.byte	'counter1',0
	.word	93426
	.byte	6,2,35,12,13
	.byte	'counter2',0
	.word	93426
	.byte	6,2,35,18,13
	.byte	'counter3',0
	.word	93426
	.byte	6,2,35,24,0,34
	.byte	'IfxCpu_Perf',0,7,179,1,3
	.word	93492
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,35,45,16,4,11
	.byte	'EN0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,35,79,3
	.word	93610
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,35,82,16,4,11
	.byte	'reserved_0',0,4
	.word	405
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,35,85,3
	.word	94171
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,35,88,16,4,11
	.byte	'SEL',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	428
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	405
	.byte	22,0,2,35,0,0,34
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,35,95,3
	.word	94252
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,35,98,16,4,11
	.byte	'VLD0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'VLD1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'VLD2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'VLD3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'VLD4',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'VLD5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'VLD6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'VLD7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'VLD8',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'VLD9',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	405
	.byte	22,0,2,35,0,0,34
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,35,111,3
	.word	94405
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,35,114,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	405
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	428
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,35,121,3
	.word	94653
	.byte	10
	.byte	'_Ifx_FLASH_COMM0_Bits',0,35,124,16,4,11
	.byte	'STATUS',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	405
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_FLASH_COMM0_Bits',0,35,128,1,3
	.word	94799
	.byte	10
	.byte	'_Ifx_FLASH_COMM1_Bits',0,35,131,1,16,4,11
	.byte	'STATUS',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_COMM1_Bits',0,35,136,1,3
	.word	94897
	.byte	10
	.byte	'_Ifx_FLASH_COMM2_Bits',0,35,139,1,16,4,11
	.byte	'STATUS',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_COMM2_Bits',0,35,144,1,3
	.word	95013
	.byte	10
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,35,147,1,16,4,11
	.byte	'RCODE',0,4
	.word	405
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	979
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_ECCRD_Bits',0,35,153,1,3
	.word	95129
	.byte	10
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,35,156,1,16,4,11
	.byte	'RCODE',0,4
	.word	405
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	979
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_ECCRP_Bits',0,35,162,1,3
	.word	95269
	.byte	10
	.byte	'_Ifx_FLASH_ECCW_Bits',0,35,165,1,16,4,11
	.byte	'WCODE',0,4
	.word	405
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	979
	.byte	8,2,2,35,2,11
	.byte	'DECENCDIS',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'PECENCDIS',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_ECCW_Bits',0,35,171,1,3
	.word	95409
	.byte	10
	.byte	'_Ifx_FLASH_FCON_Bits',0,35,174,1,16,4,11
	.byte	'WSPFLASH',0,1
	.word	428
	.byte	4,4,2,35,0,11
	.byte	'WSECPF',0,1
	.word	428
	.byte	2,2,2,35,0,11
	.byte	'WSDFLASH',0,2
	.word	979
	.byte	6,4,2,35,0,11
	.byte	'WSECDF',0,1
	.word	428
	.byte	3,1,2,35,1,11
	.byte	'IDLE',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'ESLDIS',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'SLEEP',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'NSAFECC',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'STALL',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'RES21',0,1
	.word	428
	.byte	2,2,2,35,2,11
	.byte	'RES23',0,1
	.word	428
	.byte	2,0,2,35,2,11
	.byte	'VOPERM',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'SQERM',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'PROERM',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	428
	.byte	3,2,2,35,3,11
	.byte	'PR5V',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'EOBM',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_FCON_Bits',0,35,193,1,3
	.word	95548
	.byte	10
	.byte	'_Ifx_FLASH_FPRO_Bits',0,35,196,1,16,4,11
	.byte	'PROINP',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'PRODISP',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'PROIND',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'PRODISD',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'PROINHSMCOTP',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'PROINOTP',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'RES7',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'PROINDBG',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'PRODISDBG',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'PROINHSM',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	428
	.byte	5,0,2,35,1,11
	.byte	'DCFP',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'DDFP',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'DDFPX',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'DDFD',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'ENPE',0,1
	.word	428
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	428
	.byte	8,0,2,35,3,0,34
	.byte	'Ifx_FLASH_FPRO_Bits',0,35,218,1,3
	.word	95910
	.byte	10
	.byte	'_Ifx_FLASH_FSR_Bits',0,35,221,1,16,4,11
	.byte	'FABUSY',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'D0BUSY',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'RES1',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'P0BUSY',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'P1BUSY',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'RES6',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'PROG',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'ERASE',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'PFPAGE',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'DFPAGE',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'OPER',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'SQER',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'PROER',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'PFSBER',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'PFDBER',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'PFMBER',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'RES17',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'DFSBER',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'DFDBER',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'DFTBER',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'DFMBER',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'SRIADDERR',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	979
	.byte	2,7,2,35,2,11
	.byte	'PVER',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'EVER',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'SPND',0,1
	.word	428
	.byte	1,4,2,35,3,11
	.byte	'SLM',0,1
	.word	428
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	428
	.byte	1,2,2,35,3,11
	.byte	'ORIER',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_FSR_Bits',0,35,254,1,3
	.word	96351
	.byte	10
	.byte	'_Ifx_FLASH_ID_Bits',0,35,129,2,16,4,11
	.byte	'MODREV',0,1
	.word	428
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	428
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_ID_Bits',0,35,134,2,3
	.word	96957
	.byte	10
	.byte	'_Ifx_FLASH_MARD_Bits',0,35,137,2,16,4,11
	.byte	'HMARGIN',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'SELD0',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'SPND',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'SPNDERR',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	979
	.byte	10,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_MARD_Bits',0,35,147,2,3
	.word	97068
	.byte	10
	.byte	'_Ifx_FLASH_MARP_Bits',0,35,150,2,16,4,11
	.byte	'SELP0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'SELP1',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'RES2',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'RES3',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	979
	.byte	11,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_MARP_Bits',0,35,159,2,3
	.word	97282
	.byte	10
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,35,162,2,16,4,11
	.byte	'L',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'NSAFECC',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'RAMIN',0,1
	.word	428
	.byte	2,4,2,35,0,11
	.byte	'RAMINSEL',0,1
	.word	428
	.byte	4,0,2,35,0,11
	.byte	'OSCCFG',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'MODE',0,1
	.word	428
	.byte	2,5,2,35,1,11
	.byte	'APREN',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'CAP0EN',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'CAP1EN',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'CAP2EN',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'CAP3EN',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'ESR0CNT',0,2
	.word	979
	.byte	12,4,2,35,2,11
	.byte	'RES29',0,1
	.word	428
	.byte	2,2,2,35,3,11
	.byte	'RES30',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_PROCOND_Bits',0,35,179,2,3
	.word	97469
	.byte	10
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,35,182,2,16,4,11
	.byte	'OCDSDIS',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'EDM',0,1
	.word	428
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	405
	.byte	28,0,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,35,188,2,3
	.word	97793
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,35,191,2,16,4,11
	.byte	'HSMDBGDIS',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'TSTIFLCK',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'HSMTSTDIS',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'RES15',0,2
	.word	979
	.byte	12,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,35,199,2,3
	.word	97936
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,35,202,2,16,4,11
	.byte	'HSMBOOTEN',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'SSWWAIT',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'HSMDX',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'HSM6X',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'HSM16X',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'HSM17X',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'HSMENPINS',0,2
	.word	979
	.byte	2,7,2,35,0,11
	.byte	'HSMENRES',0,1
	.word	428
	.byte	2,5,2,35,1,11
	.byte	'DESTDBG',0,1
	.word	428
	.byte	2,3,2,35,1,11
	.byte	'BLKFLAN',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	428
	.byte	2,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	979
	.byte	14,0,2,35,2,0,34
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,35,219,2,3
	.word	98125
	.byte	10
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,35,222,2,16,4,11
	.byte	'S0ROM',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'S1ROM',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'S2ROM',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'S3ROM',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'S4ROM',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'S5ROM',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'S7ROM',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'S8ROM',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'S9ROM',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'S10ROM',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'S11ROM',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'S12ROM',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'S13ROM',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'S14ROM',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'S15ROM',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'S18ROM',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'S19ROM',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'S20ROM',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'S21ROM',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'S22ROM',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'S23ROM',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'S24ROM',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'S25ROM',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'S26ROM',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	428
	.byte	2,3,2,35,3,11
	.byte	'BML',0,1
	.word	428
	.byte	2,1,2,35,3,11
	.byte	'TP',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,35,254,2,3
	.word	98488
	.byte	10
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,35,129,3,16,4,11
	.byte	'S0L',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'S1L',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'S2L',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'S3L',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'S4L',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'S5L',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'S6L',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'S7L',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'S8L',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'S9L',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'S10L',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'S11L',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'S12L',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'S13L',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'S14L',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'S15L',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'S16L',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'S17L',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'S18L',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'S19L',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'S20L',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'S21L',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'S22L',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'S23L',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'S24L',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'S25L',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'S26L',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	428
	.byte	4,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_PROCONP_Bits',0,35,160,3,3
	.word	99083
	.byte	10
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,35,163,3,16,4,11
	.byte	'S0WOP',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'S1WOP',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'S2WOP',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'S3WOP',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'S4WOP',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'S5WOP',0,1
	.word	428
	.byte	1,2,2,35,0,11
	.byte	'S6WOP',0,1
	.word	428
	.byte	1,1,2,35,0,11
	.byte	'S7WOP',0,1
	.word	428
	.byte	1,0,2,35,0,11
	.byte	'S8WOP',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'S9WOP',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'S10WOP',0,1
	.word	428
	.byte	1,5,2,35,1,11
	.byte	'S11WOP',0,1
	.word	428
	.byte	1,4,2,35,1,11
	.byte	'S12WOP',0,1
	.word	428
	.byte	1,3,2,35,1,11
	.byte	'S13WOP',0,1
	.word	428
	.byte	1,2,2,35,1,11
	.byte	'S14WOP',0,1
	.word	428
	.byte	1,1,2,35,1,11
	.byte	'S15WOP',0,1
	.word	428
	.byte	1,0,2,35,1,11
	.byte	'S16WOP',0,1
	.word	428
	.byte	1,7,2,35,2,11
	.byte	'S17WOP',0,1
	.word	428
	.byte	1,6,2,35,2,11
	.byte	'S18WOP',0,1
	.word	428
	.byte	1,5,2,35,2,11
	.byte	'S19WOP',0,1
	.word	428
	.byte	1,4,2,35,2,11
	.byte	'S20WOP',0,1
	.word	428
	.byte	1,3,2,35,2,11
	.byte	'S21WOP',0,1
	.word	428
	.byte	1,2,2,35,2,11
	.byte	'S22WOP',0,1
	.word	428
	.byte	1,1,2,35,2,11
	.byte	'S23WOP',0,1
	.word	428
	.byte	1,0,2,35,2,11
	.byte	'S24WOP',0,1
	.word	428
	.byte	1,7,2,35,3,11
	.byte	'S25WOP',0,1
	.word	428
	.byte	1,6,2,35,3,11
	.byte	'S26WOP',0,1
	.word	428
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	428
	.byte	4,1,2,35,3,11
	.byte	'DATM',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,35,194,3,3
	.word	99607
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,35,197,3,16,4,11
	.byte	'TAG',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	405
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,35,201,3,3
	.word	100189
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,35,204,3,16,4,11
	.byte	'TAG',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	405
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,35,208,3,3
	.word	100291
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,35,211,3,16,4,11
	.byte	'TAG',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	405
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,35,215,3,3
	.word	100393
	.byte	10
	.byte	'_Ifx_FLASH_RRAD_Bits',0,35,218,3,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	3,5,2,35,0,11
	.byte	'ADD',0,4
	.word	405
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RRAD_Bits',0,35,222,3,3
	.word	100495
	.byte	10
	.byte	'_Ifx_FLASH_RRCT_Bits',0,35,225,3,16,4,11
	.byte	'STRT',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'STP',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'BUSY',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'DONE',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'ERR',0,1
	.word	428
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	428
	.byte	3,0,2,35,0,11
	.byte	'EOBM',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	428
	.byte	7,0,2,35,1,11
	.byte	'CNT',0,2
	.word	979
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_RRCT_Bits',0,35,236,3,3
	.word	100589
	.byte	10
	.byte	'_Ifx_FLASH_RRD0_Bits',0,35,239,3,16,4,11
	.byte	'DATA',0,4
	.word	405
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RRD0_Bits',0,35,242,3,3
	.word	100799
	.byte	10
	.byte	'_Ifx_FLASH_RRD1_Bits',0,35,245,3,16,4,11
	.byte	'DATA',0,4
	.word	405
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RRD1_Bits',0,35,248,3,3
	.word	100872
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,35,251,3,16,4,11
	.byte	'SEL',0,1
	.word	428
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	428
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	428
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	428
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	405
	.byte	22,0,2,35,0,0,34
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,35,130,4,3
	.word	100945
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,35,133,4,16,4,11
	.byte	'VLD0',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	405
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,35,137,4,3
	.word	101100
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,35,140,4,16,4,11
	.byte	'reserved_0',0,1
	.word	428
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	405
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	428
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	428
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	428
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,35,147,4,3
	.word	101205
	.byte	12,35,155,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93610
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ACCEN0',0,35,160,4,3
	.word	101353
	.byte	12,35,163,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94171
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ACCEN1',0,35,168,4,3
	.word	101419
	.byte	12,35,171,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94252
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_CBAB_CFG',0,35,176,4,3
	.word	101485
	.byte	12,35,179,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94405
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_CBAB_STAT',0,35,184,4,3
	.word	101553
	.byte	12,35,187,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94653
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_CBAB_TOP',0,35,192,4,3
	.word	101622
	.byte	12,35,195,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94799
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_COMM0',0,35,200,4,3
	.word	101690
	.byte	12,35,203,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94897
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_COMM1',0,35,208,4,3
	.word	101755
	.byte	12,35,211,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95013
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_COMM2',0,35,216,4,3
	.word	101820
	.byte	12,35,219,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95129
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ECCRD',0,35,224,4,3
	.word	101885
	.byte	12,35,227,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95269
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ECCRP',0,35,232,4,3
	.word	101950
	.byte	12,35,235,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95409
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ECCW',0,35,240,4,3
	.word	102015
	.byte	12,35,243,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95548
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_FCON',0,35,248,4,3
	.word	102079
	.byte	12,35,251,4,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95910
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_FPRO',0,35,128,5,3
	.word	102143
	.byte	12,35,131,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	96351
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_FSR',0,35,136,5,3
	.word	102207
	.byte	12,35,139,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	96957
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ID',0,35,144,5,3
	.word	102270
	.byte	12,35,147,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97068
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_MARD',0,35,152,5,3
	.word	102332
	.byte	12,35,155,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97282
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_MARP',0,35,160,5,3
	.word	102396
	.byte	12,35,163,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97469
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCOND',0,35,168,5,3
	.word	102460
	.byte	12,35,171,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97793
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONDBG',0,35,176,5,3
	.word	102527
	.byte	12,35,179,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97936
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONHSM',0,35,184,5,3
	.word	102596
	.byte	12,35,187,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98125
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,35,192,5,3
	.word	102665
	.byte	12,35,195,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98488
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONOTP',0,35,200,5,3
	.word	102738
	.byte	12,35,203,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99083
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONP',0,35,208,5,3
	.word	102807
	.byte	12,35,211,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99607
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONWOP',0,35,216,5,3
	.word	102874
	.byte	12,35,219,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100189
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG0',0,35,224,5,3
	.word	102943
	.byte	12,35,227,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100291
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG1',0,35,232,5,3
	.word	103011
	.byte	12,35,235,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100393
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG2',0,35,240,5,3
	.word	103079
	.byte	12,35,243,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100495
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RRAD',0,35,248,5,3
	.word	103147
	.byte	12,35,251,5,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100589
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RRCT',0,35,128,6,3
	.word	103211
	.byte	12,35,131,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100799
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RRD0',0,35,136,6,3
	.word	103275
	.byte	12,35,139,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100872
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RRD1',0,35,144,6,3
	.word	103339
	.byte	12,35,147,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100945
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_UBAB_CFG',0,35,152,6,3
	.word	103403
	.byte	12,35,155,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101100
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_UBAB_STAT',0,35,160,6,3
	.word	103471
	.byte	12,35,163,6,9,4,13
	.byte	'U',0
	.word	405
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	421
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101205
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_UBAB_TOP',0,35,168,6,3
	.word	103540
	.byte	10
	.byte	'_Ifx_FLASH_CBAB',0,35,179,6,25,12,13
	.byte	'CFG',0
	.word	101485
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	101553
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	101622
	.byte	4,2,35,8,0,14
	.word	103608
	.byte	34
	.byte	'Ifx_FLASH_CBAB',0,35,184,6,3
	.word	103671
	.byte	10
	.byte	'_Ifx_FLASH_RDB',0,35,187,6,25,12,13
	.byte	'CFG0',0
	.word	102943
	.byte	4,2,35,0,13
	.byte	'CFG1',0
	.word	103011
	.byte	4,2,35,4,13
	.byte	'CFG2',0
	.word	103079
	.byte	4,2,35,8,0,14
	.word	103700
	.byte	34
	.byte	'Ifx_FLASH_RDB',0,35,192,6,3
	.word	103764
	.byte	10
	.byte	'_Ifx_FLASH_UBAB',0,35,195,6,25,12,13
	.byte	'CFG',0
	.word	103403
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	103471
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	103540
	.byte	4,2,35,8,0,14
	.word	103792
	.byte	34
	.byte	'Ifx_FLASH_UBAB',0,35,200,6,3
	.word	103855
	.byte	34
	.byte	'Ifx_P_ACCEN0_Bits',0,10,79,3
	.word	9085
	.byte	34
	.byte	'Ifx_P_ACCEN1_Bits',0,10,85,3
	.word	8998
	.byte	34
	.byte	'Ifx_P_ESR_Bits',0,10,107,3
	.word	5341
	.byte	34
	.byte	'Ifx_P_ID_Bits',0,10,115,3
	.word	3394
	.byte	34
	.byte	'Ifx_P_IN_Bits',0,10,137,1,3
	.word	4389
	.byte	34
	.byte	'Ifx_P_IOCR0_Bits',0,10,150,1,3
	.word	3522
	.byte	34
	.byte	'Ifx_P_IOCR12_Bits',0,10,163,1,3
	.word	4169
	.byte	34
	.byte	'Ifx_P_IOCR4_Bits',0,10,176,1,3
	.word	3737
	.byte	34
	.byte	'Ifx_P_IOCR8_Bits',0,10,189,1,3
	.word	3952
	.byte	34
	.byte	'Ifx_P_LPCR0_Bits',0,10,197,1,3
	.word	8357
	.byte	34
	.byte	'Ifx_P_LPCR1_Bits',0,10,205,1,3
	.word	8481
	.byte	34
	.byte	'Ifx_P_LPCR1_P21_Bits',0,10,215,1,3
	.word	8565
	.byte	34
	.byte	'Ifx_P_LPCR2_Bits',0,10,229,1,3
	.word	8745
	.byte	34
	.byte	'Ifx_P_OMCR0_Bits',0,10,240,1,3
	.word	6996
	.byte	34
	.byte	'Ifx_P_OMCR12_Bits',0,10,250,1,3
	.word	7520
	.byte	34
	.byte	'Ifx_P_OMCR4_Bits',0,10,133,2,3
	.word	7170
	.byte	34
	.byte	'Ifx_P_OMCR8_Bits',0,10,144,2,3
	.word	7344
	.byte	34
	.byte	'Ifx_P_OMCR_Bits',0,10,166,2,3
	.word	8009
	.byte	34
	.byte	'Ifx_P_OMR_Bits',0,10,203,2,3
	.word	2823
	.byte	34
	.byte	'Ifx_P_OMSR0_Bits',0,10,213,2,3
	.word	6333
	.byte	34
	.byte	'Ifx_P_OMSR12_Bits',0,10,224,2,3
	.word	6821
	.byte	34
	.byte	'Ifx_P_OMSR4_Bits',0,10,235,2,3
	.word	6480
	.byte	34
	.byte	'Ifx_P_OMSR8_Bits',0,10,246,2,3
	.word	6649
	.byte	34
	.byte	'Ifx_P_OMSR_Bits',0,10,140,3,3
	.word	7676
	.byte	34
	.byte	'Ifx_P_OUT_Bits',0,10,162,3,3
	.word	2507
	.byte	34
	.byte	'Ifx_P_PCSR_Bits',0,10,180,3,3
	.word	6047
	.byte	34
	.byte	'Ifx_P_PDISC_Bits',0,10,202,3,3
	.word	5681
	.byte	34
	.byte	'Ifx_P_PDR0_Bits',0,10,223,3,3
	.word	4712
	.byte	34
	.byte	'Ifx_P_PDR1_Bits',0,10,244,3,3
	.word	5016
	.byte	34
	.byte	'Ifx_P_ACCEN0',0,10,129,4,3
	.word	9612
	.byte	34
	.byte	'Ifx_P_ACCEN1',0,10,137,4,3
	.word	9045
	.byte	34
	.byte	'Ifx_P_ESR',0,10,145,4,3
	.word	5632
	.byte	34
	.byte	'Ifx_P_ID',0,10,153,4,3
	.word	3473
	.byte	34
	.byte	'Ifx_P_IN',0,10,161,4,3
	.word	4663
	.byte	34
	.byte	'Ifx_P_IOCR0',0,10,169,4,3
	.word	3697
	.byte	34
	.byte	'Ifx_P_IOCR12',0,10,177,4,3
	.word	4349
	.byte	34
	.byte	'Ifx_P_IOCR4',0,10,185,4,3
	.word	3912
	.byte	34
	.byte	'Ifx_P_IOCR8',0,10,193,4,3
	.word	4129
	.byte	34
	.byte	'Ifx_P_LPCR0',0,10,201,4,3
	.word	8441
	.byte	34
	.byte	'Ifx_P_LPCR1',0,10,210,4,3
	.word	8690
	.byte	34
	.byte	'Ifx_P_LPCR2',0,10,218,4,3
	.word	8949
	.byte	34
	.byte	'Ifx_P_OMCR',0,10,226,4,3
	.word	8317
	.byte	34
	.byte	'Ifx_P_OMCR0',0,10,234,4,3
	.word	7130
	.byte	34
	.byte	'Ifx_P_OMCR12',0,10,242,4,3
	.word	7636
	.byte	34
	.byte	'Ifx_P_OMCR4',0,10,250,4,3
	.word	7304
	.byte	34
	.byte	'Ifx_P_OMCR8',0,10,130,5,3
	.word	7480
	.byte	34
	.byte	'Ifx_P_OMR',0,10,138,5,3
	.word	3354
	.byte	34
	.byte	'Ifx_P_OMSR',0,10,146,5,3
	.word	7969
	.byte	34
	.byte	'Ifx_P_OMSR0',0,10,154,5,3
	.word	6440
	.byte	34
	.byte	'Ifx_P_OMSR12',0,10,162,5,3
	.word	6956
	.byte	34
	.byte	'Ifx_P_OMSR4',0,10,170,5,3
	.word	6609
	.byte	34
	.byte	'Ifx_P_OMSR8',0,10,178,5,3
	.word	6781
	.byte	34
	.byte	'Ifx_P_OUT',0,10,186,5,3
	.word	2783
	.byte	34
	.byte	'Ifx_P_PCSR',0,10,194,5,3
	.word	6293
	.byte	34
	.byte	'Ifx_P_PDISC',0,10,202,5,3
	.word	6007
	.byte	34
	.byte	'Ifx_P_PDR0',0,10,210,5,3
	.word	4976
	.byte	34
	.byte	'Ifx_P_PDR1',0,10,218,5,3
	.word	5292
	.byte	14
	.word	9652
	.byte	34
	.byte	'Ifx_P',0,10,139,6,3
	.word	105202
	.byte	34
	.byte	'IfxPort_Index',0,21,95,3
	.word	34652
	.byte	34
	.byte	'IfxPort_InputMode',0,9,89,3
	.word	10265
	.byte	34
	.byte	'IfxPort_OutputIdx',0,9,130,1,3
	.word	10540
	.byte	34
	.byte	'IfxPort_OutputMode',0,9,138,1,3
	.word	10470
	.byte	15,9,144,1,9,1,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,16
	.byte	'IfxPort_PadDriver_lvdsSpeed1',0,4,16
	.byte	'IfxPort_PadDriver_lvdsSpeed2',0,5,16
	.byte	'IfxPort_PadDriver_lvdsSpeed3',0,6,16
	.byte	'IfxPort_PadDriver_lvdsSpeed4',0,7,16
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,16
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,16
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,16
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,0,34
	.byte	'IfxPort_PadDriver',0,9,158,1,3
	.word	105325
	.byte	34
	.byte	'IfxPort_State',0,9,178,1,3
	.word	10853
	.byte	20,9,190,1,9,8,13
	.byte	'port',0
	.word	10260
	.byte	4,2,35,0,13
	.byte	'pinIndex',0
	.word	428
	.byte	1,2,35,4,0,34
	.byte	'IfxPort_Pin',0,9,194,1,3
	.word	105790
	.byte	14
	.word	74206
	.byte	3
	.word	105850
	.byte	20,36,74,15,20,13
	.byte	'module',0
	.word	105855
	.byte	4,2,35,0,13
	.byte	'channelId',0
	.word	428
	.byte	1,2,35,4,13
	.byte	'pin',0
	.word	105790
	.byte	8,2,35,8,13
	.byte	'select',0
	.word	40290
	.byte	1,2,35,16,0,21
	.word	105860
	.byte	34
	.byte	'IfxScu_Req_In',0,36,80,3
	.word	105930
	.byte	34
	.byte	'IfxScuCcu_PllStepsFunctionHook',0,11,148,1,16
	.word	144
	.byte	20,11,212,5,9,8,13
	.byte	'value',0
	.word	2276
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	2276
	.byte	4,2,35,4,0,34
	.byte	'IfxScuCcu_CcuconRegConfig',0,11,216,5,3
	.word	105997
	.byte	20,11,221,5,9,8,13
	.byte	'pDivider',0
	.word	428
	.byte	1,2,35,0,13
	.byte	'nDivider',0
	.word	428
	.byte	1,2,35,1,13
	.byte	'k2Initial',0
	.word	428
	.byte	1,2,35,2,13
	.byte	'waitTime',0
	.word	201
	.byte	4,2,35,4,0,34
	.byte	'IfxScuCcu_InitialStepConfig',0,11,227,5,3
	.word	106068
	.byte	20,11,231,5,9,12,13
	.byte	'k2Step',0
	.word	428
	.byte	1,2,35,0,13
	.byte	'waitTime',0
	.word	201
	.byte	4,2,35,2,13
	.byte	'hookFunction',0
	.word	105957
	.byte	4,2,35,8,0,34
	.byte	'IfxScuCcu_PllStepsConfig',0,11,236,5,3
	.word	106185
	.byte	3
	.word	141
	.byte	20,11,244,5,9,48,13
	.byte	'ccucon0',0
	.word	105997
	.byte	8,2,35,0,13
	.byte	'ccucon1',0
	.word	105997
	.byte	8,2,35,8,13
	.byte	'ccucon2',0
	.word	105997
	.byte	8,2,35,16,13
	.byte	'ccucon5',0
	.word	105997
	.byte	8,2,35,24,13
	.byte	'ccucon6',0
	.word	105997
	.byte	8,2,35,32,13
	.byte	'ccucon7',0
	.word	105997
	.byte	8,2,35,40,0,34
	.byte	'IfxScuCcu_ClockDistributionConfig',0,11,252,5,3
	.word	106287
	.byte	20,11,128,6,9,8,13
	.byte	'value',0
	.word	2276
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	2276
	.byte	4,2,35,4,0,34
	.byte	'IfxScuCcu_FlashWaitstateConfig',0,11,132,6,3
	.word	106439
	.byte	3
	.word	106185
	.byte	20,11,137,6,9,16,13
	.byte	'numOfPllDividerSteps',0
	.word	428
	.byte	1,2,35,0,13
	.byte	'pllDividerStep',0
	.word	106515
	.byte	4,2,35,4,13
	.byte	'pllInitialStep',0
	.word	106068
	.byte	8,2,35,8,0,34
	.byte	'IfxScuCcu_SysPllConfig',0,11,142,6,3
	.word	106520
	.byte	15,12,104,9,1,16
	.byte	'IfxDma_ChannelIncrementCircular_none',0,0,16
	.byte	'IfxDma_ChannelIncrementCircular_2',0,1,16
	.byte	'IfxDma_ChannelIncrementCircular_4',0,2,16
	.byte	'IfxDma_ChannelIncrementCircular_8',0,3,16
	.byte	'IfxDma_ChannelIncrementCircular_16',0,4,16
	.byte	'IfxDma_ChannelIncrementCircular_32',0,5,16
	.byte	'IfxDma_ChannelIncrementCircular_64',0,6,16
	.byte	'IfxDma_ChannelIncrementCircular_128',0,7,16
	.byte	'IfxDma_ChannelIncrementCircular_256',0,8,16
	.byte	'IfxDma_ChannelIncrementCircular_512',0,9,16
	.byte	'IfxDma_ChannelIncrementCircular_1024',0,10,16
	.byte	'IfxDma_ChannelIncrementCircular_2048',0,11,16
	.byte	'IfxDma_ChannelIncrementCircular_4096',0,12,16
	.byte	'IfxDma_ChannelIncrementCircular_8192',0,13,16
	.byte	'IfxDma_ChannelIncrementCircular_16384',0,14,16
	.byte	'IfxDma_ChannelIncrementCircular_32768',0,15,0,34
	.byte	'IfxDma_ChannelIncrementCircular',0,12,122,3
	.word	106637
	.byte	15,12,127,9,1,16
	.byte	'IfxDma_ChannelIncrementDirection_negative',0,0,16
	.byte	'IfxDma_ChannelIncrementDirection_positive',0,1,0,34
	.byte	'IfxDma_ChannelIncrementDirection',0,12,131,1,3
	.word	107291
	.byte	15,12,136,1,9,1,16
	.byte	'IfxDma_ChannelIncrementStep_1',0,0,16
	.byte	'IfxDma_ChannelIncrementStep_2',0,1,16
	.byte	'IfxDma_ChannelIncrementStep_4',0,2,16
	.byte	'IfxDma_ChannelIncrementStep_8',0,3,16
	.byte	'IfxDma_ChannelIncrementStep_16',0,4,16
	.byte	'IfxDma_ChannelIncrementStep_32',0,5,16
	.byte	'IfxDma_ChannelIncrementStep_64',0,6,16
	.byte	'IfxDma_ChannelIncrementStep_128',0,7,0,34
	.byte	'IfxDma_ChannelIncrementStep',0,12,146,1,3
	.word	107427
	.byte	15,12,160,1,9,1,16
	.byte	'IfxDma_ChannelMove_1',0,0,16
	.byte	'IfxDma_ChannelMove_2',0,1,16
	.byte	'IfxDma_ChannelMove_4',0,2,16
	.byte	'IfxDma_ChannelMove_8',0,3,16
	.byte	'IfxDma_ChannelMove_16',0,4,16
	.byte	'IfxDma_ChannelMove_3',0,5,16
	.byte	'IfxDma_ChannelMove_5',0,6,16
	.byte	'IfxDma_ChannelMove_9',0,7,0,34
	.byte	'IfxDma_ChannelMove',0,12,170,1,3
	.word	107732
	.byte	15,12,175,1,9,1,16
	.byte	'IfxDma_ChannelMoveSize_8bit',0,0,16
	.byte	'IfxDma_ChannelMoveSize_16bit',0,1,16
	.byte	'IfxDma_ChannelMoveSize_32bit',0,2,16
	.byte	'IfxDma_ChannelMoveSize_64bit',0,3,16
	.byte	'IfxDma_ChannelMoveSize_128bit',0,4,16
	.byte	'IfxDma_ChannelMoveSize_256bit',0,5,0,34
	.byte	'IfxDma_ChannelMoveSize',0,12,183,1,3
	.word	107952
	.byte	15,12,239,1,9,1,16
	.byte	'IfxDma_ChannelShadow_none',0,0,16
	.byte	'IfxDma_ChannelShadow_src',0,1,16
	.byte	'IfxDma_ChannelShadow_dst',0,2,16
	.byte	'IfxDma_ChannelShadow_srcDirectWrite',0,5,16
	.byte	'IfxDma_ChannelShadow_dstDirectWrite',0,6,16
	.byte	'IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch',0,8,16
	.byte	'IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch',0,9,16
	.byte	'IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch',0,10,16
	.byte	'IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch',0,11,16
	.byte	'IfxDma_ChannelShadow_linkedList',0,12,16
	.byte	'IfxDma_ChannelShadow_accumulatedLinkedList',0,13,16
	.byte	'IfxDma_ChannelShadow_safeLinkedList',0,14,16
	.byte	'IfxDma_ChannelShadow_conditionalLinkedList',0,15,0,34
	.byte	'IfxDma_ChannelShadow',0,12,254,1,3
	.word	108178
	.byte	15,12,128,2,9,1,16
	.byte	'IfxDma_HardwareResourcePartition_0',0,0,16
	.byte	'IfxDma_HardwareResourcePartition_1',0,1,16
	.byte	'IfxDma_HardwareResourcePartition_2',0,2,16
	.byte	'IfxDma_HardwareResourcePartition_3',0,3,0,34
	.byte	'IfxDma_HardwareResourcePartition',0,12,134,2,3
	.word	108761
	.byte	15,12,138,2,9,1,16
	.byte	'IfxDma_MoveEngine_0',0,0,16
	.byte	'IfxDma_MoveEngine_1',0,1,0,34
	.byte	'IfxDma_MoveEngine',0,12,142,2,3
	.word	108958
	.byte	15,12,147,2,9,1,16
	.byte	'IfxDma_SleepMode_enable',0,0,16
	.byte	'IfxDma_SleepMode_disable',0,1,0,34
	.byte	'IfxDma_SleepMode',0,12,151,2,3
	.word	109036
	.byte	34
	.byte	'IfxScuEru_InputChannel',0,22,102,3
	.word	34997
	.byte	7
	.byte	'char',0,1,6,34
	.byte	'int8',0,25,33,29
	.word	109153
	.byte	34
	.byte	'int16',0,25,34,29
	.word	29985
	.byte	34
	.byte	'int32',0,25,35,29
	.word	29998
	.byte	34
	.byte	'int64',0,25,36,29
	.word	33987
	.byte	14
	.word	428
	.byte	34
	.byte	'vuint8',0,25,43,29
	.word	109216
	.byte	34
	.byte	'PIN_enum',0,25,91,2
	.word	35345
	.byte	34
	.byte	'GPIODIR_enum',0,25,99,2
	.word	37285
	.byte	36
	.byte	'camera_type',0,25,114,14
	.word	428
	.byte	1,1,34
	.byte	'STMN_enum',0,23,31,2
	.word	35276
	.byte	34
	.byte	'GPIOMODE_enum',0,24,36,2
	.word	37303
	.byte	34
	.byte	'TRIGGER_enum',0,26,32,2
	.word	37804
	.byte	34
	.byte	'ERU_PIN_enum',0,26,53,2
	.word	37433
	.byte	34
	.byte	'Ifx_ASCLIN_ACCEN0_Bits',0,16,79,3
	.word	28423
	.byte	34
	.byte	'Ifx_ASCLIN_ACCEN1_Bits',0,16,85,3
	.word	28331
	.byte	34
	.byte	'Ifx_ASCLIN_BITCON_Bits',0,16,97,3
	.word	23955
	.byte	34
	.byte	'Ifx_ASCLIN_BRD_Bits',0,16,106,3
	.word	24795
	.byte	34
	.byte	'Ifx_ASCLIN_BRG_Bits',0,16,115,3
	.word	24638
	.byte	34
	.byte	'Ifx_ASCLIN_CLC_Bits',0,16,125,3
	.word	22910
	.byte	34
	.byte	'Ifx_ASCLIN_CSR_Bits',0,16,133,1,3
	.word	27604
	.byte	34
	.byte	'Ifx_ASCLIN_DATCON_Bits',0,16,145,1,3
	.word	24441
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGS_Bits',0,16,177,1,3
	.word	25451
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSCLEAR_Bits',0,16,209,1,3
	.word	26450
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSENABLE_Bits',0,16,238,1,3
	.word	26965
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSSET_Bits',0,16,142,2,3
	.word	25937
	.byte	34
	.byte	'Ifx_ASCLIN_FRAMECON_Bits',0,16,158,2,3
	.word	24176
	.byte	34
	.byte	'Ifx_ASCLIN_ID_Bits',0,16,166,2,3
	.word	23364
	.byte	34
	.byte	'Ifx_ASCLIN_IOCR_Bits',0,16,184,2,3
	.word	23069
	.byte	34
	.byte	'Ifx_ASCLIN_KRST0_Bits',0,16,192,2,3
	.word	28205
	.byte	34
	.byte	'Ifx_ASCLIN_KRST1_Bits',0,16,199,2,3
	.word	28098
	.byte	34
	.byte	'Ifx_ASCLIN_KRSTCLR_Bits',0,16,206,2,3
	.word	27989
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_BTIMER_Bits',0,16,213,2,3
	.word	25149
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_CON_Bits',0,16,225,2,3
	.word	24949
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_HTIMER_Bits',0,16,232,2,3
	.word	25263
	.byte	34
	.byte	'Ifx_ASCLIN_OCS_Bits',0,16,242,2,3
	.word	27826
	.byte	34
	.byte	'Ifx_ASCLIN_RXDATA_Bits',0,16,248,2,3
	.word	27517
	.byte	34
	.byte	'Ifx_ASCLIN_RXDATAD_Bits',0,16,254,2,3
	.word	27727
	.byte	34
	.byte	'Ifx_ASCLIN_RXFIFOCON_Bits',0,16,140,3,3
	.word	23714
	.byte	34
	.byte	'Ifx_ASCLIN_TXDATA_Bits',0,16,146,3,3
	.word	27430
	.byte	34
	.byte	'Ifx_ASCLIN_TXFIFOCON_Bits',0,16,159,3,3
	.word	23489
	.byte	34
	.byte	'Ifx_ASCLIN_ACCEN0',0,16,172,3,3
	.word	28955
	.byte	34
	.byte	'Ifx_ASCLIN_ACCEN1',0,16,180,3,3
	.word	28383
	.byte	34
	.byte	'Ifx_ASCLIN_BITCON',0,16,188,3,3
	.word	24136
	.byte	34
	.byte	'Ifx_ASCLIN_BRD',0,16,196,3,3
	.word	24909
	.byte	34
	.byte	'Ifx_ASCLIN_BRG',0,16,204,3,3
	.word	24755
	.byte	34
	.byte	'Ifx_ASCLIN_CLC',0,16,212,3,3
	.word	23029
	.byte	34
	.byte	'Ifx_ASCLIN_CSR',0,16,220,3,3
	.word	27687
	.byte	34
	.byte	'Ifx_ASCLIN_DATCON',0,16,228,3,3
	.word	24598
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGS',0,16,236,3,3
	.word	25897
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSCLEAR',0,16,244,3,3
	.word	26925
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSENABLE',0,16,252,3,3
	.word	27390
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSSET',0,16,132,4,3
	.word	26410
	.byte	34
	.byte	'Ifx_ASCLIN_FRAMECON',0,16,140,4,3
	.word	24401
	.byte	34
	.byte	'Ifx_ASCLIN_ID',0,16,148,4,3
	.word	23449
	.byte	34
	.byte	'Ifx_ASCLIN_IOCR',0,16,156,4,3
	.word	23324
	.byte	34
	.byte	'Ifx_ASCLIN_KRST0',0,16,164,4,3
	.word	28291
	.byte	34
	.byte	'Ifx_ASCLIN_KRST1',0,16,172,4,3
	.word	28165
	.byte	34
	.byte	'Ifx_ASCLIN_KRSTCLR',0,16,180,4,3
	.word	28058
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_BTIMER',0,16,188,4,3
	.word	25223
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_CON',0,16,196,4,3
	.word	25109
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_HTIMER',0,16,204,4,3
	.word	25338
	.byte	34
	.byte	'Ifx_ASCLIN_OCS',0,16,212,4,3
	.word	27949
	.byte	34
	.byte	'Ifx_ASCLIN_RXDATA',0,16,220,4,3
	.word	27564
	.byte	34
	.byte	'Ifx_ASCLIN_RXDATAD',0,16,228,4,3
	.word	27775
	.byte	34
	.byte	'Ifx_ASCLIN_RXFIFOCON',0,16,236,4,3
	.word	23915
	.byte	34
	.byte	'Ifx_ASCLIN_TXDATA',0,16,244,4,3
	.word	27477
	.byte	34
	.byte	'Ifx_ASCLIN_TXFIFOCON',0,16,252,4,3
	.word	23674
	.byte	14
	.word	25378
	.byte	34
	.byte	'Ifx_ASCLIN_LIN',0,16,140,5,3
	.word	110977
	.byte	14
	.word	28995
	.byte	34
	.byte	'Ifx_ASCLIN',0,16,181,5,3
	.word	111006
	.byte	20,37,59,15,16,13
	.byte	'module',0
	.word	29442
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105790
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	40290
	.byte	1,2,35,12,0,21
	.word	111031
	.byte	34
	.byte	'IfxAsclin_Cts_In',0,37,64,3
	.word	111082
	.byte	20,37,67,15,16,13
	.byte	'module',0
	.word	29442
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105790
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	40290
	.byte	1,2,35,12,0,21
	.word	111112
	.byte	34
	.byte	'IfxAsclin_Rx_In',0,37,72,3
	.word	111163
	.byte	20,37,75,15,16,13
	.byte	'module',0
	.word	29442
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105790
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10540
	.byte	1,2,35,12,0,21
	.word	111192
	.byte	34
	.byte	'IfxAsclin_Rts_Out',0,37,80,3
	.word	111243
	.byte	20,37,83,15,16,13
	.byte	'module',0
	.word	29442
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105790
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10540
	.byte	1,2,35,12,0,21
	.word	111274
	.byte	34
	.byte	'IfxAsclin_Sclk_Out',0,37,88,3
	.word	111325
	.byte	20,37,91,15,16,13
	.byte	'module',0
	.word	29442
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105790
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10540
	.byte	1,2,35,12,0,21
	.word	111357
	.byte	34
	.byte	'IfxAsclin_Slso_Out',0,37,96,3
	.word	111408
	.byte	20,37,99,15,16,13
	.byte	'module',0
	.word	29442
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105790
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10540
	.byte	1,2,35,12,0,21
	.word	111440
	.byte	34
	.byte	'IfxAsclin_Tx_Out',0,37,104,3
	.word	111491
	.byte	15,15,82,9,1,16
	.byte	'IfxAsclin_Checksum_classic',0,0,16
	.byte	'IfxAsclin_Checksum_enhanced',0,1,0,34
	.byte	'IfxAsclin_Checksum',0,15,86,3
	.word	111521
	.byte	15,15,91,9,1,16
	.byte	'IfxAsclin_ChecksumInjection_notWritten',0,0,16
	.byte	'IfxAsclin_ChecksumInjection_written',0,1,0,34
	.byte	'IfxAsclin_ChecksumInjection',0,15,95,3
	.word	111613
	.byte	15,15,101,9,1,16
	.byte	'IfxAsclin_ClockPolarity_idleLow',0,0,16
	.byte	'IfxAsclin_ClockPolarity_idleHigh',0,1,0,34
	.byte	'IfxAsclin_ClockPolarity',0,15,105,3
	.word	111734
	.byte	15,15,110,9,1,16
	.byte	'IfxAsclin_ClockSource_noClock',0,0,16
	.byte	'IfxAsclin_ClockSource_kernelClock',0,1,16
	.byte	'IfxAsclin_ClockSource_oscillatorClock',0,2,16
	.byte	'IfxAsclin_ClockSource_flexRayClock',0,4,16
	.byte	'IfxAsclin_ClockSource_ascFastClock',0,8,16
	.byte	'IfxAsclin_ClockSource_ascSlowClock',0,16,0,34
	.byte	'IfxAsclin_ClockSource',0,15,118,3
	.word	111841
	.byte	34
	.byte	'IfxAsclin_CtsInputSelect',0,15,129,1,3
	.word	29509
	.byte	15,15,134,1,9,1,16
	.byte	'IfxAsclin_DataLength_1',0,0,16
	.byte	'IfxAsclin_DataLength_2',0,1,16
	.byte	'IfxAsclin_DataLength_3',0,2,16
	.byte	'IfxAsclin_DataLength_4',0,3,16
	.byte	'IfxAsclin_DataLength_5',0,4,16
	.byte	'IfxAsclin_DataLength_6',0,5,16
	.byte	'IfxAsclin_DataLength_7',0,6,16
	.byte	'IfxAsclin_DataLength_8',0,7,16
	.byte	'IfxAsclin_DataLength_9',0,8,16
	.byte	'IfxAsclin_DataLength_10',0,9,16
	.byte	'IfxAsclin_DataLength_11',0,10,16
	.byte	'IfxAsclin_DataLength_12',0,11,16
	.byte	'IfxAsclin_DataLength_13',0,12,16
	.byte	'IfxAsclin_DataLength_14',0,13,16
	.byte	'IfxAsclin_DataLength_15',0,14,16
	.byte	'IfxAsclin_DataLength_16',0,15,0,34
	.byte	'IfxAsclin_DataLength',0,15,152,1,3
	.word	112130
	.byte	15,15,157,1,9,1,16
	.byte	'IfxAsclin_FrameMode_initialise',0,0,16
	.byte	'IfxAsclin_FrameMode_asc',0,1,16
	.byte	'IfxAsclin_FrameMode_spi',0,2,16
	.byte	'IfxAsclin_FrameMode_lin',0,3,0,34
	.byte	'IfxAsclin_FrameMode',0,15,163,1,3
	.word	112574
	.byte	15,15,168,1,9,1,16
	.byte	'IfxAsclin_HeaderResponseSelect_headerAndResponse',0,0,16
	.byte	'IfxAsclin_HeaderResponseSelect_headerOnly',0,1,0,34
	.byte	'IfxAsclin_HeaderResponseSelect',0,15,172,1,3
	.word	112721
	.byte	15,15,179,1,9,1,16
	.byte	'IfxAsclin_IdleDelay_0',0,0,16
	.byte	'IfxAsclin_IdleDelay_1',0,1,16
	.byte	'IfxAsclin_IdleDelay_2',0,2,16
	.byte	'IfxAsclin_IdleDelay_3',0,3,16
	.byte	'IfxAsclin_IdleDelay_4',0,4,16
	.byte	'IfxAsclin_IdleDelay_5',0,5,16
	.byte	'IfxAsclin_IdleDelay_6',0,6,16
	.byte	'IfxAsclin_IdleDelay_7',0,7,0,34
	.byte	'IfxAsclin_IdleDelay',0,15,189,1,3
	.word	112863
	.byte	15,15,195,1,9,1,16
	.byte	'IfxAsclin_LeadDelay_0',0,0,16
	.byte	'IfxAsclin_LeadDelay_1',0,1,16
	.byte	'IfxAsclin_LeadDelay_2',0,2,16
	.byte	'IfxAsclin_LeadDelay_3',0,3,16
	.byte	'IfxAsclin_LeadDelay_4',0,4,16
	.byte	'IfxAsclin_LeadDelay_5',0,5,16
	.byte	'IfxAsclin_LeadDelay_6',0,6,16
	.byte	'IfxAsclin_LeadDelay_7',0,7,0,34
	.byte	'IfxAsclin_LeadDelay',0,15,205,1,3
	.word	113091
	.byte	15,15,210,1,9,1,16
	.byte	'IfxAsclin_LinMode_slave',0,0,16
	.byte	'IfxAsclin_LinMode_master',0,1,0,34
	.byte	'IfxAsclin_LinMode',0,15,214,1,3
	.word	113319
	.byte	15,15,219,1,9,1,16
	.byte	'IfxAsclin_LinResponseTimeoutMode_frameTimeout',0,0,16
	.byte	'IfxAsclin_LinResponseTimeoutMode_responseTimeout',0,1,0,34
	.byte	'IfxAsclin_LinResponseTimeoutMode',0,15,223,1,3
	.word	113406
	.byte	15,15,228,1,9,1,16
	.byte	'IfxAsclin_OversamplingFactor_4',0,3,16
	.byte	'IfxAsclin_OversamplingFactor_5',0,4,16
	.byte	'IfxAsclin_OversamplingFactor_6',0,5,16
	.byte	'IfxAsclin_OversamplingFactor_7',0,6,16
	.byte	'IfxAsclin_OversamplingFactor_8',0,7,16
	.byte	'IfxAsclin_OversamplingFactor_9',0,8,16
	.byte	'IfxAsclin_OversamplingFactor_10',0,9,16
	.byte	'IfxAsclin_OversamplingFactor_11',0,10,16
	.byte	'IfxAsclin_OversamplingFactor_12',0,11,16
	.byte	'IfxAsclin_OversamplingFactor_13',0,12,16
	.byte	'IfxAsclin_OversamplingFactor_14',0,13,16
	.byte	'IfxAsclin_OversamplingFactor_15',0,14,16
	.byte	'IfxAsclin_OversamplingFactor_16',0,15,0,34
	.byte	'IfxAsclin_OversamplingFactor',0,15,243,1,3
	.word	113554
	.byte	15,15,248,1,9,1,16
	.byte	'IfxAsclin_ParityType_even',0,0,16
	.byte	'IfxAsclin_ParityType_odd',0,1,0,34
	.byte	'IfxAsclin_ParityType',0,15,252,1,3
	.word	114035
	.byte	15,15,129,2,9,1,16
	.byte	'IfxAsclin_ReceiveBufferMode_rxFifo',0,0,16
	.byte	'IfxAsclin_ReceiveBufferMode_rxBuffer',0,1,0,34
	.byte	'IfxAsclin_ReceiveBufferMode',0,15,133,2,3
	.word	114127
	.byte	15,15,138,2,9,1,16
	.byte	'IfxAsclin_RtsCtsPolarity_activeHigh',0,0,16
	.byte	'IfxAsclin_RtsCtsPolarity_activeLow',0,1,0,34
	.byte	'IfxAsclin_RtsCtsPolarity',0,15,142,2,3
	.word	114247
	.byte	15,15,147,2,9,1,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_1',0,0,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_2',0,1,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_3',0,2,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_4',0,3,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_5',0,4,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_6',0,5,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_7',0,6,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_8',0,7,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_9',0,8,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_10',0,9,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_11',0,10,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_12',0,11,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_13',0,12,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_14',0,13,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_15',0,14,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_16',0,15,0,34
	.byte	'IfxAsclin_RxFifoInterruptLevel',0,15,165,2,3
	.word	114363
	.byte	15,15,170,2,9,1,16
	.byte	'IfxAsclin_RxFifoOutletWidth_0',0,0,16
	.byte	'IfxAsclin_RxFifoOutletWidth_1',0,1,16
	.byte	'IfxAsclin_RxFifoOutletWidth_2',0,2,16
	.byte	'IfxAsclin_RxFifoOutletWidth_3',0,3,0,34
	.byte	'IfxAsclin_RxFifoOutletWidth',0,15,176,2,3
	.word	114977
	.byte	34
	.byte	'IfxAsclin_RxInputSelect',0,15,191,2,3
	.word	29693
	.byte	15,15,196,2,9,1,16
	.byte	'IfxAsclin_SamplePointPosition_1',0,1,16
	.byte	'IfxAsclin_SamplePointPosition_2',0,2,16
	.byte	'IfxAsclin_SamplePointPosition_3',0,3,16
	.byte	'IfxAsclin_SamplePointPosition_4',0,4,16
	.byte	'IfxAsclin_SamplePointPosition_5',0,5,16
	.byte	'IfxAsclin_SamplePointPosition_6',0,6,16
	.byte	'IfxAsclin_SamplePointPosition_7',0,7,16
	.byte	'IfxAsclin_SamplePointPosition_8',0,8,16
	.byte	'IfxAsclin_SamplePointPosition_9',0,9,16
	.byte	'IfxAsclin_SamplePointPosition_10',0,10,16
	.byte	'IfxAsclin_SamplePointPosition_11',0,11,16
	.byte	'IfxAsclin_SamplePointPosition_12',0,12,16
	.byte	'IfxAsclin_SamplePointPosition_13',0,13,16
	.byte	'IfxAsclin_SamplePointPosition_14',0,14,16
	.byte	'IfxAsclin_SamplePointPosition_15',0,15,0,34
	.byte	'IfxAsclin_SamplePointPosition',0,15,213,2,3
	.word	115182
	.byte	15,15,218,2,9,1,16
	.byte	'IfxAsclin_SamplesPerBit_one',0,0,16
	.byte	'IfxAsclin_SamplesPerBit_three',0,1,0,34
	.byte	'IfxAsclin_SamplesPerBit',0,15,222,2,3
	.word	115744
	.byte	15,15,228,2,9,1,16
	.byte	'IfxAsclin_ShiftDirection_lsbFirst',0,0,16
	.byte	'IfxAsclin_ShiftDirection_msbFirst',0,1,0,34
	.byte	'IfxAsclin_ShiftDirection',0,15,232,2,3
	.word	115846
	.byte	15,15,238,2,9,1,16
	.byte	'IfxAsclin_SlavePolarity_idleLow',0,0,16
	.byte	'IfxAsclin_SlavePolarity_idlehigh',0,1,0,34
	.byte	'IfxAsclin_SlavePolarity',0,15,242,2,3
	.word	115959
	.byte	15,15,247,2,9,1,16
	.byte	'IfxAsclin_SleepMode_enable',0,0,16
	.byte	'IfxAsclin_SleepMode_disable',0,1,0,34
	.byte	'IfxAsclin_SleepMode',0,15,251,2,3
	.word	116068
	.byte	15,15,136,3,9,1,16
	.byte	'IfxAsclin_StopBit_0',0,0,16
	.byte	'IfxAsclin_StopBit_1',0,1,16
	.byte	'IfxAsclin_StopBit_2',0,2,16
	.byte	'IfxAsclin_StopBit_3',0,3,16
	.byte	'IfxAsclin_StopBit_4',0,4,16
	.byte	'IfxAsclin_StopBit_5',0,5,16
	.byte	'IfxAsclin_StopBit_6',0,6,16
	.byte	'IfxAsclin_StopBit_7',0,7,0,34
	.byte	'IfxAsclin_StopBit',0,15,146,3,3
	.word	116163
	.byte	15,15,150,3,9,1,16
	.byte	'IfxAsclin_SuspendMode_none',0,0,16
	.byte	'IfxAsclin_SuspendMode_hard',0,1,16
	.byte	'IfxAsclin_SuspendMode_soft',0,2,0,34
	.byte	'IfxAsclin_SuspendMode',0,15,155,3,3
	.word	116373
	.byte	15,15,160,3,9,1,16
	.byte	'IfxAsclin_TxFifoInletWidth_0',0,0,16
	.byte	'IfxAsclin_TxFifoInletWidth_1',0,1,16
	.byte	'IfxAsclin_TxFifoInletWidth_2',0,2,16
	.byte	'IfxAsclin_TxFifoInletWidth_3',0,3,0,34
	.byte	'IfxAsclin_TxFifoInletWidth',0,15,166,3,3
	.word	116498
	.byte	15,15,171,3,9,1,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_0',0,0,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_1',0,1,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_2',0,2,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_3',0,3,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_4',0,4,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_5',0,5,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_6',0,6,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_7',0,7,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_8',0,8,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_9',0,9,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_10',0,10,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_11',0,11,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_12',0,12,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_13',0,13,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_14',0,14,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_15',0,15,0,34
	.byte	'IfxAsclin_TxFifoInterruptLevel',0,15,189,3,3
	.word	116665
	.byte	34
	.byte	'Ifx_Fifo_Shared',0,17,66,3
	.word	30010
	.byte	34
	.byte	'Ifx_Fifo',0,17,83,3
	.word	30101
	.byte	15,18,151,1,9,1,16
	.byte	'IfxStm_Comparator_0',0,0,16
	.byte	'IfxStm_Comparator_1',0,1,0,34
	.byte	'IfxStm_Comparator',0,18,155,1,3
	.word	117319
	.byte	15,18,159,1,9,1,16
	.byte	'IfxStm_ComparatorInterrupt_ir0',0,0,16
	.byte	'IfxStm_ComparatorInterrupt_ir1',0,1,0,34
	.byte	'IfxStm_ComparatorInterrupt',0,18,163,1,3
	.word	117397
	.byte	15,18,167,1,9,1,16
	.byte	'IfxStm_ComparatorOffset_0',0,0,16
	.byte	'IfxStm_ComparatorOffset_1',0,1,16
	.byte	'IfxStm_ComparatorOffset_2',0,2,16
	.byte	'IfxStm_ComparatorOffset_3',0,3,16
	.byte	'IfxStm_ComparatorOffset_4',0,4,16
	.byte	'IfxStm_ComparatorOffset_5',0,5,16
	.byte	'IfxStm_ComparatorOffset_6',0,6,16
	.byte	'IfxStm_ComparatorOffset_7',0,7,16
	.byte	'IfxStm_ComparatorOffset_8',0,8,16
	.byte	'IfxStm_ComparatorOffset_9',0,9,16
	.byte	'IfxStm_ComparatorOffset_10',0,10,16
	.byte	'IfxStm_ComparatorOffset_11',0,11,16
	.byte	'IfxStm_ComparatorOffset_12',0,12,16
	.byte	'IfxStm_ComparatorOffset_13',0,13,16
	.byte	'IfxStm_ComparatorOffset_14',0,14,16
	.byte	'IfxStm_ComparatorOffset_15',0,15,16
	.byte	'IfxStm_ComparatorOffset_16',0,16,16
	.byte	'IfxStm_ComparatorOffset_17',0,17,16
	.byte	'IfxStm_ComparatorOffset_18',0,18,16
	.byte	'IfxStm_ComparatorOffset_19',0,19,16
	.byte	'IfxStm_ComparatorOffset_20',0,20,16
	.byte	'IfxStm_ComparatorOffset_21',0,21,16
	.byte	'IfxStm_ComparatorOffset_22',0,22,16
	.byte	'IfxStm_ComparatorOffset_23',0,23,16
	.byte	'IfxStm_ComparatorOffset_24',0,24,16
	.byte	'IfxStm_ComparatorOffset_25',0,25,16
	.byte	'IfxStm_ComparatorOffset_26',0,26,16
	.byte	'IfxStm_ComparatorOffset_27',0,27,16
	.byte	'IfxStm_ComparatorOffset_28',0,28,16
	.byte	'IfxStm_ComparatorOffset_29',0,29,16
	.byte	'IfxStm_ComparatorOffset_30',0,30,16
	.byte	'IfxStm_ComparatorOffset_31',0,31,0,34
	.byte	'IfxStm_ComparatorOffset',0,18,201,1,3
	.word	117506
	.byte	15,18,205,1,9,1,16
	.byte	'IfxStm_ComparatorSize_1Bit',0,0,16
	.byte	'IfxStm_ComparatorSize_2Bits',0,1,16
	.byte	'IfxStm_ComparatorSize_3Bits',0,2,16
	.byte	'IfxStm_ComparatorSize_4Bits',0,3,16
	.byte	'IfxStm_ComparatorSize_5Bits',0,4,16
	.byte	'IfxStm_ComparatorSize_6Bits',0,5,16
	.byte	'IfxStm_ComparatorSize_7Bits',0,6,16
	.byte	'IfxStm_ComparatorSize_8Bits',0,7,16
	.byte	'IfxStm_ComparatorSize_9Bits',0,8,16
	.byte	'IfxStm_ComparatorSize_10Bits',0,9,16
	.byte	'IfxStm_ComparatorSize_11Bits',0,10,16
	.byte	'IfxStm_ComparatorSize_12Bits',0,11,16
	.byte	'IfxStm_ComparatorSize_13Bits',0,12,16
	.byte	'IfxStm_ComparatorSize_14Bits',0,13,16
	.byte	'IfxStm_ComparatorSize_15Bits',0,14,16
	.byte	'IfxStm_ComparatorSize_16Bits',0,15,16
	.byte	'IfxStm_ComparatorSize_17Bits',0,16,16
	.byte	'IfxStm_ComparatorSize_18Bits',0,17,16
	.byte	'IfxStm_ComparatorSize_19Bits',0,18,16
	.byte	'IfxStm_ComparatorSize_20Bits',0,19,16
	.byte	'IfxStm_ComparatorSize_21Bits',0,20,16
	.byte	'IfxStm_ComparatorSize_22Bits',0,21,16
	.byte	'IfxStm_ComparatorSize_23Bits',0,22,16
	.byte	'IfxStm_ComparatorSize_24Bits',0,23,16
	.byte	'IfxStm_ComparatorSize_25Bits',0,24,16
	.byte	'IfxStm_ComparatorSize_26Bits',0,25,16
	.byte	'IfxStm_ComparatorSize_27Bits',0,26,16
	.byte	'IfxStm_ComparatorSize_28Bits',0,27,16
	.byte	'IfxStm_ComparatorSize_29Bits',0,28,16
	.byte	'IfxStm_ComparatorSize_30Bits',0,29,16
	.byte	'IfxStm_ComparatorSize_31Bits',0,30,16
	.byte	'IfxStm_ComparatorSize_32Bits',0,31,0,34
	.byte	'IfxStm_ComparatorSize',0,18,239,1,3
	.word	118464
	.byte	15,18,244,1,9,1,16
	.byte	'IfxStm_SleepMode_enable',0,0,16
	.byte	'IfxStm_SleepMode_disable',0,1,0,34
	.byte	'IfxStm_SleepMode',0,18,248,1,3
	.word	119484
	.byte	15,18,252,1,9,1,16
	.byte	'IfxStm_SuspendMode_none',0,0,16
	.byte	'IfxStm_SuspendMode_hard',0,1,16
	.byte	'IfxStm_SuspendMode_soft',0,2,0,34
	.byte	'IfxStm_SuspendMode',0,18,129,2,3
	.word	119570
	.byte	34
	.byte	'IfxStdIf_InterfaceDriver',0,38,118,15
	.word	319
	.byte	3
	.word	29985
	.byte	37
	.word	428
	.byte	1,1,23
	.word	319
	.byte	23
	.word	319
	.byte	23
	.word	119716
	.byte	23
	.word	33987
	.byte	0,3
	.word	119721
	.byte	34
	.byte	'IfxStdIf_DPipe_Write',0,39,92,19
	.word	119749
	.byte	34
	.byte	'IfxStdIf_DPipe_Read',0,39,107,19
	.word	119749
	.byte	37
	.word	29998
	.byte	1,1,23
	.word	319
	.byte	0,3
	.word	119811
	.byte	34
	.byte	'IfxStdIf_DPipe_GetReadCount',0,39,115,18
	.word	119824
	.byte	14
	.word	428
	.byte	3
	.word	119865
	.byte	37
	.word	119870
	.byte	1,1,23
	.word	319
	.byte	0,3
	.word	119875
	.byte	34
	.byte	'IfxStdIf_DPipe_GetReadEvent',0,39,123,36
	.word	119888
	.byte	34
	.byte	'IfxStdIf_DPipe_GetWriteCount',0,39,147,1,18
	.word	119824
	.byte	3
	.word	119875
	.byte	34
	.byte	'IfxStdIf_DPipe_GetWriteEvent',0,39,155,1,37
	.word	119967
	.byte	37
	.word	428
	.byte	1,1,23
	.word	319
	.byte	23
	.word	29985
	.byte	23
	.word	33987
	.byte	0,3
	.word	120010
	.byte	34
	.byte	'IfxStdIf_DPipe_CanReadCount',0,39,166,1,19
	.word	120033
	.byte	34
	.byte	'IfxStdIf_DPipe_CanWriteCount',0,39,177,1,19
	.word	120033
	.byte	37
	.word	428
	.byte	1,1,23
	.word	319
	.byte	23
	.word	33987
	.byte	0,3
	.word	120113
	.byte	34
	.byte	'IfxStdIf_DPipe_FlushTx',0,39,186,1,19
	.word	120131
	.byte	38,1,1,23
	.word	319
	.byte	0,3
	.word	120168
	.byte	34
	.byte	'IfxStdIf_DPipe_ClearTx',0,39,200,1,16
	.word	120177
	.byte	34
	.byte	'IfxStdIf_DPipe_ClearRx',0,39,193,1,16
	.word	120177
	.byte	34
	.byte	'IfxStdIf_DPipe_OnReceive',0,39,208,1,16
	.word	120177
	.byte	34
	.byte	'IfxStdIf_DPipe_OnTransmit',0,39,215,1,16
	.word	120177
	.byte	34
	.byte	'IfxStdIf_DPipe_OnError',0,39,222,1,16
	.word	120177
	.byte	37
	.word	2276
	.byte	1,1,23
	.word	319
	.byte	0,3
	.word	120347
	.byte	34
	.byte	'IfxStdIf_DPipe_GetSendCount',0,39,131,1,18
	.word	120360
	.byte	37
	.word	33987
	.byte	1,1,23
	.word	319
	.byte	0,3
	.word	120402
	.byte	34
	.byte	'IfxStdIf_DPipe_GetTxTimeStamp',0,39,139,1,24
	.word	120415
	.byte	34
	.byte	'IfxStdIf_DPipe_ResetSendCount',0,39,229,1,16
	.word	120177
	.byte	10
	.byte	'IfxStdIf_DPipe_',0,39,233,1,8,76,13
	.byte	'driver',0
	.word	119683
	.byte	4,2,35,0,13
	.byte	'txDisabled',0
	.word	428
	.byte	1,2,35,4,13
	.byte	'write',0
	.word	119754
	.byte	4,2,35,8,13
	.byte	'read',0
	.word	119783
	.byte	4,2,35,12,13
	.byte	'getReadCount',0
	.word	119829
	.byte	4,2,35,16,13
	.byte	'getReadEvent',0
	.word	119893
	.byte	4,2,35,20,13
	.byte	'getWriteCount',0
	.word	119929
	.byte	4,2,35,24,13
	.byte	'getWriteEvent',0
	.word	119972
	.byte	4,2,35,28,13
	.byte	'canReadCount',0
	.word	120038
	.byte	4,2,35,32,13
	.byte	'canWriteCount',0
	.word	120075
	.byte	4,2,35,36,13
	.byte	'flushTx',0
	.word	120136
	.byte	4,2,35,40,13
	.byte	'clearTx',0
	.word	120182
	.byte	4,2,35,44,13
	.byte	'clearRx',0
	.word	120214
	.byte	4,2,35,48,13
	.byte	'onReceive',0
	.word	120246
	.byte	4,2,35,52,13
	.byte	'onTransmit',0
	.word	120280
	.byte	4,2,35,56,13
	.byte	'onError',0
	.word	120315
	.byte	4,2,35,60,13
	.byte	'getSendCount',0
	.word	120365
	.byte	4,2,35,64,13
	.byte	'getTxTimeStamp',0
	.word	120420
	.byte	4,2,35,68,13
	.byte	'resetSendCount',0
	.word	120459
	.byte	4,2,35,72,0,34
	.byte	'IfxStdIf_DPipe',0,39,71,32
	.word	120498
	.byte	3
	.word	313
	.byte	3
	.word	119721
	.byte	3
	.word	119721
	.byte	3
	.word	119811
	.byte	3
	.word	119875
	.byte	3
	.word	119811
	.byte	3
	.word	119875
	.byte	3
	.word	120010
	.byte	3
	.word	120010
	.byte	3
	.word	120113
	.byte	3
	.word	120168
	.byte	3
	.word	120168
	.byte	3
	.word	120168
	.byte	3
	.word	120168
	.byte	3
	.word	120168
	.byte	3
	.word	120347
	.byte	3
	.word	120402
	.byte	3
	.word	120168
	.byte	14
	.word	428
	.byte	3
	.word	121011
	.byte	34
	.byte	'IfxStdIf_DPipe_WriteEvent',0,39,73,32
	.word	121016
	.byte	34
	.byte	'IfxStdIf_DPipe_ReadEvent',0,39,74,32
	.word	121016
	.byte	20,40,252,1,9,1,11
	.byte	'parityError',0,1
	.word	428
	.byte	1,7,2,35,0,11
	.byte	'frameError',0,1
	.word	428
	.byte	1,6,2,35,0,11
	.byte	'rxFifoOverflow',0,1
	.word	428
	.byte	1,5,2,35,0,11
	.byte	'rxFifoUnderflow',0,1
	.word	428
	.byte	1,4,2,35,0,11
	.byte	'txFifoOverflow',0,1
	.word	428
	.byte	1,3,2,35,0,0,34
	.byte	'IfxAsclin_Asc_ErrorFlags',0,40,131,2,3
	.word	121088
	.byte	20,40,137,2,9,8,13
	.byte	'baudrate',0
	.word	201
	.byte	4,2,35,0,13
	.byte	'prescaler',0
	.word	979
	.byte	2,2,35,4,13
	.byte	'oversampling',0
	.word	113554
	.byte	1,2,35,6,0,34
	.byte	'IfxAsclin_Asc_BaudRate',0,40,142,2,3
	.word	121253
	.byte	20,40,146,2,9,2,13
	.byte	'medianFilter',0
	.word	115744
	.byte	1,2,35,0,13
	.byte	'samplePointPosition',0
	.word	115182
	.byte	1,2,35,1,0,34
	.byte	'IfxAsclin_Asc_BitTimingControl',0,40,150,2,3
	.word	121351
	.byte	20,40,154,2,9,6,13
	.byte	'inWidth',0
	.word	116498
	.byte	1,2,35,0,13
	.byte	'outWidth',0
	.word	114977
	.byte	1,2,35,1,13
	.byte	'txFifoInterruptLevel',0
	.word	116665
	.byte	1,2,35,2,13
	.byte	'rxFifoInterruptLevel',0
	.word	114363
	.byte	1,2,35,3,13
	.byte	'buffMode',0
	.word	114127
	.byte	1,2,35,4,0,34
	.byte	'IfxAsclin_Asc_FifoControl',0,40,161,2,3
	.word	121449
	.byte	20,40,165,2,9,8,13
	.byte	'idleDelay',0
	.word	112863
	.byte	1,2,35,0,13
	.byte	'stopBit',0
	.word	116163
	.byte	1,2,35,1,13
	.byte	'frameMode',0
	.word	112574
	.byte	1,2,35,2,13
	.byte	'shiftDir',0
	.word	115846
	.byte	1,2,35,3,13
	.byte	'parityType',0
	.word	114035
	.byte	1,2,35,4,13
	.byte	'dataLength',0
	.word	112130
	.byte	1,2,35,5,13
	.byte	'parityBit',0
	.word	428
	.byte	1,2,35,6,0,34
	.byte	'IfxAsclin_Asc_FrameControl',0,40,174,2,3
	.word	121604
	.byte	20,40,178,2,9,8,13
	.byte	'txPriority',0
	.word	979
	.byte	2,2,35,0,13
	.byte	'rxPriority',0
	.word	979
	.byte	2,2,35,2,13
	.byte	'erPriority',0
	.word	979
	.byte	2,2,35,4,13
	.byte	'typeOfService',0
	.word	43410
	.byte	1,2,35,6,0,34
	.byte	'IfxAsclin_Asc_InterruptConfig',0,40,184,2,3
	.word	121779
	.byte	21
	.word	111031
	.byte	3
	.word	121908
	.byte	21
	.word	111112
	.byte	3
	.word	121918
	.byte	21
	.word	111192
	.byte	3
	.word	121928
	.byte	21
	.word	111440
	.byte	3
	.word	121938
	.byte	20,40,188,2,9,32,13
	.byte	'cts',0
	.word	121913
	.byte	4,2,35,0,13
	.byte	'ctsMode',0
	.word	10265
	.byte	1,2,35,4,13
	.byte	'rx',0
	.word	121923
	.byte	4,2,35,8,13
	.byte	'rxMode',0
	.word	10265
	.byte	1,2,35,12,13
	.byte	'rts',0
	.word	121933
	.byte	4,2,35,16,13
	.byte	'rtsMode',0
	.word	10470
	.byte	1,2,35,20,13
	.byte	'tx',0
	.word	121943
	.byte	4,2,35,24,13
	.byte	'txMode',0
	.word	10470
	.byte	1,2,35,28,13
	.byte	'pinDriver',0
	.word	105325
	.byte	1,2,35,29,0,34
	.byte	'IfxAsclin_Asc_Pins',0,40,199,2,3
	.word	121948
	.byte	12,40,205,2,9,1,13
	.byte	'ALL',0
	.word	428
	.byte	1,2,35,0,13
	.byte	'flags',0
	.word	121088
	.byte	1,2,35,0,0,34
	.byte	'IfxAsclin_Asc_ErrorFlagsUnion',0,40,209,2,3
	.word	122118
	.byte	34
	.byte	'UARTN_enum',0,28,50,2
	.word	38711
	.byte	34
	.byte	'UART_PIN_enum',0,28,77,2
	.word	38753
.L210:
	.byte	18,3
	.word	428
	.byte	19,2,0
.L211:
	.byte	14
	.word	428
	.byte	18,188,1
	.word	428
	.byte	19,187,1,0
.L212:
	.byte	18,160,176,1
	.word	122247
	.byte	19,119,0
.L213:
	.byte	18,36
	.word	39817
	.byte	19,8,0
.L214:
	.byte	18,32
	.word	39817
	.byte	19,7,0,0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L60:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,4,1,58,15,59,15,57,15,11,15,0,0,16,40,0,3,8,28,13,0,0
	.byte	17,11,1,0,0,18,1,1,11,15,73,19,0,0,19,33,0,47,15,0,0,20,19,1,58,15,59,15,57,15,11,15,0,0,21,38,0,73,19
	.byte	0,0,22,46,1,3,8,54,15,39,12,63,12,60,12,0,0,23,5,0,73,19,0,0,24,46,1,3,8,73,19,54,15,39,12,63,12,60,12
	.byte	0,0,25,5,0,3,8,73,19,0,0,26,46,0,3,8,54,15,39,12,63,12,60,12,0,0,27,46,1,49,19,0,0,28,5,0,49,19,0,0,29
	.byte	29,1,49,19,0,0,30,11,0,49,19,0,0,31,46,1,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,32,46
	.byte	1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,33,11,1,49,19,0,0,34,22,0,3,8,58,15,59,15,57,15,73
	.byte	19,0,0,35,21,0,54,15,0,0,36,52,0,3,8,58,15,59,15,57,15,73,19,63,12,60,12,0,0,37,21,1,73,19,54,15,39,12
	.byte	0,0,38,21,1,54,15,39,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L61:
	.word	.L270-.L269
.L269:
	.half	3
	.word	.L272-.L271
.L271:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\seekfree_libraries',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\seekfree_libraries\\common',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap',0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxSrc.h',0,2,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'IfxScuWdt.h',0,4,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'IfxCpu_cfg.h',0,5,0,0
	.byte	'IfxPort.h',0,6,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxScuCcu.h',0,4,0,0
	.byte	'IfxDma.h',0,7,0,0
	.byte	'IfxDma_regdef.h',0,3,0,0
	.byte	'IfxDma_cfg.h',0,5,0,0
	.byte	'IfxAsclin.h',0,8,0,0
	.byte	'IfxAsclin_regdef.h',0,3,0,0
	.byte	'Ifx_Fifo.h',0,9,0,0
	.byte	'IfxStm.h',0,10,0,0
	.byte	'IfxStm_regdef.h',0,3,0,0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp\\Bsp.h',0,0,0,0
	.byte	'IfxPort_cfg.h',0,5,0,0
	.byte	'IfxScuEru.h',0,4,0,0
	.byte	'zf_stm_systick.h',0,11,0,0
	.byte	'zf_gpio.h',0,11,0,0
	.byte	'common.h',0,12,0,0
	.byte	'zf_eru.h',0,11,0,0
	.byte	'zf_eru_dma.h',0,11,0,0
	.byte	'zf_uart.h',0,11,0,0
	.byte	'IfxCpu_regdef.h',0,3,0,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'IfxSrc_cfg.h',0,5,0,0
	.byte	'IfxScu_cfg.h',0,5,0,0
	.byte	'IfxFlash_regdef.h',0,3,0,0
	.byte	'IfxScu_PinMap.h',0,13,0,0
	.byte	'IfxAsclin_PinMap.h',0,13,0,0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\Service\\CpuGeneric\\StdIf\\IfxStdIf.h',0,0,0,0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\Service\\CpuGeneric\\StdIf\\IfxStdIf_DPipe.h',0,0,0,0
	.byte	'ifxAsclin_Asc.h',0,14,0,0,0
.L272:
.L270:
	.sdecl	'.debug_info',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_info'
.L62:
	.word	198
	.half	3
	.word	.L63
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L65,.L64
	.byte	2
	.word	.L58
	.byte	3
	.byte	'mt9v03x_uart_callback',0,1,92,6,1,1,1
	.word	.L39,.L130,.L38
	.byte	4
	.word	.L39,.L130
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_abbrev'
.L63:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_line'
.L64:
	.word	.L274-.L273
.L273:
	.half	3
	.word	.L276-.L275
.L275:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0,0
.L276:
	.byte	5,59,7,0,5,2
	.word	.L39
	.byte	3,221,0,1,5,3,9
	.half	.L3-.L39
	.byte	3,2,1,5,14,9
	.half	.L277-.L3
	.byte	1,5,15,9
	.half	.L278-.L277
	.byte	3,2,1,5,12,9
	.half	.L279-.L278
	.byte	1,5,36,7,9
	.half	.L280-.L279
	.byte	1,5,43,9
	.half	.L281-.L280
	.byte	1,5,30,9
	.half	.L282-.L281
	.byte	1,5,34,9
	.half	.L283-.L282
	.byte	1,5,49,7,9
	.half	.L284-.L283
	.byte	1,5,63,9
	.half	.L285-.L284
	.byte	1,5,61,9
	.half	.L286-.L285
	.byte	1,5,17,9
	.half	.L4-.L286
	.byte	3,1,1,5,9,9
	.half	.L287-.L4
	.byte	1,5,13,7,9
	.half	.L288-.L287
	.byte	3,2,1,5,27,9
	.half	.L289-.L288
	.byte	1,5,25,9
	.half	.L290-.L289
	.byte	1,5,13,9
	.half	.L291-.L290
	.byte	3,1,1,5,33,9
	.half	.L292-.L291
	.byte	1,5,31,9
	.half	.L293-.L292
	.byte	1,5,19,9
	.half	.L2-.L293
	.byte	3,120,1,5,46,9
	.half	.L294-.L2
	.byte	1,5,38,9
	.half	.L295-.L294
	.byte	1,5,45,9
	.half	.L296-.L295
	.byte	1,5,59,9
	.half	.L297-.L296
	.byte	1,5,1,7,9
	.half	.L298-.L297
	.byte	3,12,1,7,9
	.half	.L66-.L298
	.byte	0,1,1
.L274:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_ranges'
.L65:
	.word	-1,.L39,0,.L66-.L39,0,0
	.sdecl	'.debug_info',debug,cluster('set_config')
	.sect	'.debug_info'
.L67:
	.word	278
	.half	3
	.word	.L68
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L70,.L69
	.byte	2
	.word	.L58
	.byte	3
	.byte	'set_config',0,1,116,6,1,1,1
	.word	.L41,.L131,.L40
	.byte	4
	.byte	'uartn',0,1,116,28
	.word	.L132,.L133
	.byte	4
	.byte	'buff',0,1,116,41
	.word	.L134,.L135
	.byte	5
	.word	.L41,.L131
	.byte	6
	.byte	'temp',0,1,118,9
	.word	.L136,.L137
	.byte	6
	.byte	'i',0,1,118,15
	.word	.L136,.L138
	.byte	6
	.byte	'send_buffer',0,1,119,12
	.word	.L139,.L140
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('set_config')
	.sect	'.debug_abbrev'
.L68:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('set_config')
	.sect	'.debug_line'
.L69:
	.word	.L300-.L299
.L299:
	.half	3
	.word	.L302-.L301
.L301:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0,0
.L302:
	.byte	5,6,7,0,5,2
	.word	.L41
	.byte	3,243,0,1,5,5,9
	.half	.L217-.L41
	.byte	3,5,1,5,25,9
	.half	.L303-.L217
	.byte	1,5,23,9
	.half	.L304-.L303
	.byte	1,5,10,9
	.half	.L305-.L304
	.byte	3,4,1,5,29,9
	.half	.L218-.L305
	.byte	1,5,26,9
	.half	.L8-.L218
	.byte	3,2,1,5,24,9
	.half	.L306-.L8
	.byte	1,5,37,9
	.half	.L307-.L306
	.byte	3,1,1,5,40,9
	.half	.L308-.L307
	.byte	1,5,24,9
	.half	.L309-.L308
	.byte	1,5,20,9
	.half	.L310-.L309
	.byte	3,1,1,5,23,9
	.half	.L311-.L310
	.byte	1,5,30,9
	.half	.L219-.L311
	.byte	3,1,1,5,24,9
	.half	.L312-.L219
	.byte	1,9
	.half	.L313-.L312
	.byte	3,1,1,5,28,9
	.half	.L314-.L313
	.byte	3,2,1,5,40,9
	.half	.L315-.L314
	.byte	1,5,9,9
	.half	.L221-.L315
	.byte	3,1,1,5,32,9
	.half	.L316-.L221
	.byte	3,119,1,5,29,9
	.half	.L7-.L316
	.byte	1,7,9
	.half	.L317-.L7
	.byte	3,12,1,5,12,9
	.half	.L9-.L317
	.byte	1,5,5,9
	.half	.L318-.L9
	.byte	3,1,1,5,25,9
	.half	.L319-.L318
	.byte	1,5,23,9
	.half	.L320-.L319
	.byte	1,5,55,9
	.half	.L321-.L320
	.byte	3,1,1,5,20,9
	.half	.L11-.L321
	.byte	1,5,27,9
	.half	.L322-.L11
	.byte	1,5,12,9
	.half	.L323-.L322
	.byte	1,5,11,9
	.half	.L324-.L323
	.byte	1,5,44,7,9
	.half	.L325-.L324
	.byte	1,5,51,9
	.half	.L326-.L325
	.byte	1,5,36,9
	.half	.L327-.L326
	.byte	1,5,41,9
	.half	.L328-.L327
	.byte	1,5,1,7,9
	.half	.L329-.L328
	.byte	3,3,1,7,9
	.half	.L71-.L329
	.byte	0,1,1
.L300:
	.sdecl	'.debug_ranges',debug,cluster('set_config')
	.sect	'.debug_ranges'
.L70:
	.word	-1,.L41,0,.L71-.L41,0,0
	.sdecl	'.debug_info',debug,cluster('get_config')
	.sect	'.debug_info'
.L72:
	.word	284
	.half	3
	.word	.L73
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L75,.L74
	.byte	2
	.word	.L58
	.byte	3
	.byte	'get_config',0,1,153,1,6,1,1,1
	.word	.L43,.L141,.L42
	.byte	4
	.byte	'uartn',0,1,153,1,28
	.word	.L132,.L142
	.byte	4
	.byte	'buff',0,1,153,1,41
	.word	.L134,.L143
	.byte	5
	.word	.L43,.L141
	.byte	6
	.byte	'temp',0,1,155,1,9
	.word	.L136,.L144
	.byte	6
	.byte	'i',0,1,155,1,15
	.word	.L136,.L145
	.byte	6
	.byte	'send_buffer',0,1,156,1,12
	.word	.L139,.L146
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('get_config')
	.sect	'.debug_abbrev'
.L73:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('get_config')
	.sect	'.debug_line'
.L74:
	.word	.L331-.L330
.L330:
	.half	3
	.word	.L333-.L332
.L332:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0,0
.L333:
	.byte	5,6,7,0,5,2
	.word	.L43
	.byte	3,152,1,1,5,10,9
	.half	.L224-.L43
	.byte	3,5,1,5,31,9
	.half	.L225-.L224
	.byte	1,5,26,9
	.half	.L15-.L225
	.byte	3,2,1,5,24,9
	.half	.L334-.L15
	.byte	1,5,26,9
	.half	.L335-.L334
	.byte	3,1,1,5,24,9
	.half	.L336-.L335
	.byte	1,5,20,9
	.half	.L337-.L336
	.byte	3,1,1,5,23,9
	.half	.L338-.L337
	.byte	1,5,30,9
	.half	.L226-.L338
	.byte	3,1,1,5,24,9
	.half	.L339-.L226
	.byte	1,9
	.half	.L340-.L339
	.byte	3,1,1,5,28,9
	.half	.L341-.L340
	.byte	3,2,1,5,40,9
	.half	.L342-.L341
	.byte	1,5,33,9
	.half	.L228-.L342
	.byte	3,3,1,5,16,9
	.half	.L16-.L228
	.byte	1,5,9,9
	.half	.L343-.L16
	.byte	3,1,1,5,29,9
	.half	.L344-.L343
	.byte	1,5,27,9
	.half	.L345-.L344
	.byte	1,5,13,9
	.half	.L346-.L345
	.byte	3,2,1,5,22,9
	.half	.L347-.L346
	.byte	1,5,29,9
	.half	.L348-.L347
	.byte	1,5,32,9
	.half	.L349-.L348
	.byte	1,5,38,9
	.half	.L350-.L349
	.byte	1,5,45,9
	.half	.L351-.L350
	.byte	1,5,36,9
	.half	.L352-.L351
	.byte	1,5,20,9
	.half	.L353-.L352
	.byte	1,5,34,9
	.half	.L354-.L353
	.byte	3,114,1,5,29,9
	.half	.L14-.L354
	.byte	1,5,31,9
	.half	.L355-.L14
	.byte	1,5,1,7,9
	.half	.L356-.L355
	.byte	3,16,1,7,9
	.half	.L76-.L356
	.byte	0,1,1
.L331:
	.sdecl	'.debug_ranges',debug,cluster('get_config')
	.sect	'.debug_ranges'
.L75:
	.word	-1,.L43,0,.L76-.L43,0,0
	.sdecl	'.debug_info',debug,cluster('get_version')
	.sect	'.debug_info'
.L77:
	.word	256
	.half	3
	.word	.L78
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L80,.L79
	.byte	2
	.word	.L58
	.byte	3
	.byte	'get_version',0,1,183,1,8
	.word	.L136
	.byte	1,1,1
	.word	.L45,.L147,.L44
	.byte	4
	.byte	'uartn',0,1,183,1,31
	.word	.L132,.L148
	.byte	5
	.word	.L45,.L147
	.byte	6
	.byte	'temp',0,1,185,1,12
	.word	.L136,.L149
	.byte	6
	.byte	'send_buffer',0,1,186,1,12
	.word	.L139,.L150
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('get_version')
	.sect	'.debug_abbrev'
.L78:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('get_version')
	.sect	'.debug_line'
.L79:
	.word	.L358-.L357
.L357:
	.half	3
	.word	.L360-.L359
.L359:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0,0
.L360:
	.byte	5,8,7,0,5,2
	.word	.L45
	.byte	3,182,1,1,5,22,9
	.half	.L229-.L45
	.byte	3,4,1,5,20,9
	.half	.L361-.L229
	.byte	1,5,22,9
	.half	.L362-.L361
	.byte	3,1,1,5,20,9
	.half	.L363-.L362
	.byte	1,5,10,9
	.half	.L364-.L363
	.byte	3,1,1,5,26,9
	.half	.L231-.L364
	.byte	3,1,1,5,20,9
	.half	.L365-.L231
	.byte	1,9
	.half	.L366-.L365
	.byte	3,1,1,5,24,9
	.half	.L367-.L366
	.byte	3,2,1,5,36,9
	.half	.L368-.L367
	.byte	1,5,29,9
	.half	.L230-.L368
	.byte	3,3,1,5,12,9
	.half	.L18-.L230
	.byte	1,5,5,9
	.half	.L369-.L18
	.byte	3,1,1,5,25,9
	.half	.L370-.L369
	.byte	1,5,23,9
	.half	.L371-.L370
	.byte	1,5,22,9
	.half	.L372-.L371
	.byte	3,2,1,5,29,9
	.half	.L373-.L372
	.byte	1,5,32,9
	.half	.L374-.L373
	.byte	1,5,39,9
	.half	.L375-.L374
	.byte	1,5,46,9
	.half	.L376-.L375
	.byte	1,5,37,9
	.half	.L377-.L376
	.byte	1,5,5,9
	.half	.L378-.L377
	.byte	1,5,1,9
	.half	.L20-.L378
	.byte	3,1,1,7,9
	.half	.L81-.L20
	.byte	0,1,1
.L358:
	.sdecl	'.debug_ranges',debug,cluster('get_version')
	.sect	'.debug_ranges'
.L80:
	.word	-1,.L45,0,.L81-.L45,0,0
	.sdecl	'.debug_info',debug,cluster('set_exposure_time')
	.sect	'.debug_info'
.L82:
	.word	281
	.half	3
	.word	.L83
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L85,.L84
	.byte	2
	.word	.L58
	.byte	3
	.byte	'set_exposure_time',0,1,210,1,8
	.word	.L136
	.byte	1,1,1
	.word	.L47,.L151,.L46
	.byte	4
	.byte	'uartn',0,1,210,1,37
	.word	.L132,.L152
	.byte	4
	.byte	'light',0,1,210,1,51
	.word	.L136,.L153
	.byte	5
	.word	.L47,.L151
	.byte	6
	.byte	'temp',0,1,212,1,9
	.word	.L136,.L154
	.byte	6
	.byte	'send_buffer',0,1,213,1,12
	.word	.L139,.L155
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('set_exposure_time')
	.sect	'.debug_abbrev'
.L83:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('set_exposure_time')
	.sect	'.debug_line'
.L84:
	.word	.L380-.L379
.L379:
	.half	3
	.word	.L382-.L381
.L381:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0,0
.L382:
	.byte	5,8,7,0,5,2
	.word	.L47
	.byte	3,209,1,1,5,22,9
	.half	.L232-.L47
	.byte	3,5,1,5,20,9
	.half	.L383-.L232
	.byte	1,5,22,9
	.half	.L384-.L383
	.byte	3,1,1,5,20,9
	.half	.L385-.L384
	.byte	1,5,26,9
	.half	.L386-.L385
	.byte	3,2,1,5,20,9
	.half	.L387-.L386
	.byte	1,9
	.half	.L388-.L387
	.byte	3,1,1,5,24,9
	.half	.L389-.L388
	.byte	3,2,1,5,36,9
	.half	.L390-.L389
	.byte	1,5,29,9
	.half	.L234-.L390
	.byte	3,3,1,5,12,9
	.half	.L21-.L234
	.byte	1,5,5,9
	.half	.L391-.L21
	.byte	3,1,1,5,25,9
	.half	.L392-.L391
	.byte	1,5,23,9
	.half	.L393-.L392
	.byte	1,5,12,9
	.half	.L394-.L393
	.byte	3,2,1,5,19,9
	.half	.L395-.L394
	.byte	1,5,22,9
	.half	.L396-.L395
	.byte	1,5,28,9
	.half	.L397-.L396
	.byte	1,5,35,9
	.half	.L398-.L397
	.byte	1,5,26,9
	.half	.L235-.L398
	.byte	1,5,5,9
	.half	.L399-.L235
	.byte	3,1,1,5,1,9
	.half	.L23-.L399
	.byte	3,2,1,7,9
	.half	.L86-.L23
	.byte	0,1,1
.L380:
	.sdecl	'.debug_ranges',debug,cluster('set_exposure_time')
	.sect	'.debug_ranges'
.L85:
	.word	-1,.L47,0,.L86-.L47,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_init')
	.sect	'.debug_info'
.L87:
	.word	617
	.half	3
	.word	.L88
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L90,.L89
	.byte	2
	.word	.L58
	.byte	3
	.byte	'mt9v03x_init',0,1,152,2,6,1,1,1
	.word	.L51,.L156,.L50
	.byte	4
	.word	.L51,.L156
	.byte	5
	.byte	'i',0,1,154,2,8
	.word	.L157,.L158
	.byte	4
	.word	.L159,.L156
	.byte	5
	.byte	'interrupt_state',0,1,157,2,13
	.word	.L157,.L160
	.byte	6
	.word	.L161,.L159,.L29
	.byte	7
	.word	.L162,.L159,.L29
	.byte	6
	.word	.L163,.L159,.L28
	.byte	7
	.word	.L164,.L159,.L28
	.byte	5
	.byte	'enabled',0,2,149,5,13
	.word	.L157,.L165
	.byte	6
	.word	.L166,.L159,.L27
	.byte	7
	.word	.L167,.L159,.L27
	.byte	5
	.byte	'reg',0,2,141,5,17
	.word	.L168,.L169
	.byte	0,0,0,0,0,0,6
	.word	.L170,.L171,.L172
	.byte	7
	.word	.L173,.L171,.L172
	.byte	6
	.word	.L174,.L171,.L172
	.byte	8
	.word	.L175,.L171,.L172
	.byte	0,0,0,6
	.word	.L161,.L176,.L32
	.byte	7
	.word	.L162,.L176,.L32
	.byte	6
	.word	.L163,.L176,.L31
	.byte	7
	.word	.L164,.L176,.L31
	.byte	5
	.byte	'enabled',0,2,149,5,13
	.word	.L157,.L177
	.byte	6
	.word	.L166,.L176,.L30
	.byte	7
	.word	.L167,.L176,.L30
	.byte	5
	.byte	'reg',0,2,141,5,17
	.word	.L168,.L178
	.byte	0,0,0,0,0,0,6
	.word	.L179,.L180,.L35
	.byte	9
	.word	.L181,.L182
	.byte	7
	.word	.L183,.L180,.L35
	.byte	6
	.word	.L184,.L180,.L35
	.byte	9
	.word	.L185,.L186
	.byte	8
	.word	.L187,.L180,.L35
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_init')
	.sect	'.debug_abbrev'
.L88:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,6,29,1
	.byte	49,16,17,1,18,1,0,0,7,11,1,49,16,17,1,18,1,0,0,8,11,0,49,16,17,1,18,1,0,0,9,5,0,49,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_init')
	.sect	'.debug_line'
.L89:
	.word	.L401-.L400
.L400:
	.half	3
	.word	.L403-.L402
.L402:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp\\Bsp.h',0,0,0,0,0
.L403:
	.byte	5,5,7,0,5,2
	.word	.L51
	.byte	3,154,2,1,5,19,9
	.half	.L404-.L51
	.byte	1,5,17,9
	.half	.L405-.L404
	.byte	1,4,2,5,19,9
	.half	.L159-.L405
	.byte	3,243,2,1,5,17,9
	.half	.L248-.L159
	.byte	3,1,1,5,21,9
	.half	.L249-.L248
	.byte	1,5,5,9
	.half	.L250-.L249
	.byte	1,5,14,9
	.half	.L27-.L250
	.byte	3,8,1,5,10,9
	.half	.L406-.L27
	.byte	3,1,1,5,5,9
	.half	.L407-.L406
	.byte	3,1,1,4,3,9
	.half	.L28-.L407
	.byte	3,213,123,1,4,1,5,16,9
	.half	.L29-.L28
	.byte	3,177,1,1,5,34,9
	.half	.L408-.L29
	.byte	1,5,40,9
	.half	.L409-.L408
	.byte	1,5,61,9
	.half	.L410-.L409
	.byte	1,4,2,5,13,9
	.half	.L171-.L410
	.byte	3,128,3,1,4,1,5,16,9
	.half	.L172-.L171
	.byte	3,133,125,1,5,34,9
	.half	.L411-.L172
	.byte	1,5,5,9
	.half	.L412-.L411
	.byte	3,2,1,5,25,9
	.half	.L413-.L412
	.byte	1,5,23,9
	.half	.L414-.L413
	.byte	1,5,16,9
	.half	.L415-.L414
	.byte	3,1,1,5,34,9
	.half	.L416-.L415
	.byte	1,5,16,9
	.half	.L417-.L416
	.byte	3,3,1,5,34,9
	.half	.L418-.L417
	.byte	1,4,2,5,19,9
	.half	.L176-.L418
	.byte	3,228,2,1,5,5,9
	.half	.L251-.L176
	.byte	3,1,1,5,14,9
	.half	.L30-.L251
	.byte	3,8,1,5,10,9
	.half	.L419-.L30
	.byte	3,1,1,5,5,9
	.half	.L420-.L419
	.byte	3,1,1,4,3,9
	.half	.L31-.L420
	.byte	3,213,123,1,4,1,5,7,9
	.half	.L32-.L31
	.byte	3,194,1,1,5,14,9
	.half	.L252-.L32
	.byte	1,5,45,9
	.half	.L34-.L252
	.byte	3,2,1,5,50,9
	.half	.L421-.L34
	.byte	1,5,53,9
	.half	.L422-.L421
	.byte	1,5,17,9
	.half	.L254-.L422
	.byte	3,126,1,5,14,9
	.half	.L33-.L254
	.byte	1,5,50,7,9
	.half	.L423-.L33
	.byte	3,5,1,5,5,9
	.half	.L424-.L423
	.byte	1,5,34,9
	.half	.L425-.L424
	.byte	1,5,86,9
	.half	.L426-.L425
	.byte	1,5,104,9
	.half	.L427-.L426
	.byte	1,5,122,9
	.half	.L428-.L427
	.byte	1,5,139,1,9
	.half	.L429-.L428
	.byte	1,5,19,9
	.half	.L430-.L429
	.byte	1,5,14,9
	.half	.L431-.L430
	.byte	3,2,1,5,33,9
	.half	.L432-.L431
	.byte	1,4,2,5,5,9
	.half	.L180-.L432
	.byte	3,243,4,1,5,17,7,9
	.half	.L433-.L180
	.byte	3,2,1,4,1,5,1,9
	.half	.L35-.L433
	.byte	3,141,123,1,7,9
	.half	.L91-.L35
	.byte	0,1,1
.L401:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_init')
	.sect	'.debug_ranges'
.L90:
	.word	-1,.L51,0,.L91-.L51,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_info'
.L92:
	.word	191
	.half	3
	.word	.L93
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L95,.L94
	.byte	2
	.word	.L58
	.byte	3
	.byte	'mt9v03x_vsync',0,1,196,2,6,1,1,1
	.word	.L53,.L188,.L52
	.byte	4
	.word	.L53,.L188
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_abbrev'
.L93:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_line'
.L94:
	.word	.L435-.L434
.L434:
	.half	3
	.word	.L437-.L436
.L436:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0,0
.L437:
	.byte	5,2,7,0,5,2
	.word	.L53
	.byte	3,197,2,1,5,6,9
	.half	.L438-.L53
	.byte	3,2,1,5,13,9
	.half	.L439-.L438
	.byte	3,2,1,5,1,9
	.half	.L36-.L439
	.byte	3,3,1,7,9
	.half	.L96-.L36
	.byte	0,1,1
.L435:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_ranges'
.L95:
	.word	-1,.L53,0,.L96-.L53,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_dma')
	.sect	'.debug_info'
.L97:
	.word	235
	.half	3
	.word	.L98
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L100,.L99
	.byte	2
	.word	.L58
	.byte	3
	.byte	'mt9v03x_dma',0,1,215,2,6,1,1,1
	.word	.L55,.L189,.L54
	.byte	4
	.word	.L55,.L189
	.byte	5
	.word	.L190,.L191,.L192
	.byte	6
	.word	.L193,.L194
	.byte	6
	.word	.L195,.L196
	.byte	7
	.word	.L197,.L191,.L192
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_dma')
	.sect	'.debug_abbrev'
.L98:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,5,0,49,16,2,6,0,0,7,11
	.byte	0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_dma')
	.sect	'.debug_line'
.L99:
	.word	.L441-.L440
.L440:
	.half	3
	.word	.L443-.L442
.L442:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\infineon\\test1\\1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0
	.byte	'IfxDma.h',0,1,0,0,0
.L443:
	.byte	5,2,7,0,5,2
	.word	.L55
	.byte	3,216,2,1,4,2,5,12,9
	.half	.L191-.L55
	.byte	3,154,7,1,5,31,9
	.half	.L444-.L191
	.byte	1,5,37,9
	.half	.L445-.L444
	.byte	1,4,1,5,2,9
	.half	.L192-.L445
	.byte	3,231,120,1,5,21,9
	.half	.L446-.L192
	.byte	1,5,5,9
	.half	.L447-.L446
	.byte	3,2,1,5,28,9
	.half	.L448-.L447
	.byte	1,5,2,9
	.half	.L449-.L448
	.byte	1,5,3,7,9
	.half	.L450-.L449
	.byte	3,3,1,5,25,9
	.half	.L451-.L450
	.byte	1,5,23,9
	.half	.L452-.L451
	.byte	1,5,3,9
	.half	.L453-.L452
	.byte	3,1,1,5,25,9
	.half	.L454-.L453
	.byte	1,5,23,9
	.half	.L455-.L454
	.byte	1,5,12,9
	.half	.L456-.L455
	.byte	3,1,1,5,1,9
	.half	.L37-.L456
	.byte	3,3,1,7,9
	.half	.L101-.L37
	.byte	0,1,1
.L441:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_dma')
	.sect	'.debug_ranges'
.L100:
	.word	-1,.L55,0,.L101-.L55,0,0
	.sdecl	'.debug_info',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_info'
.L102:
	.word	275
	.half	3
	.word	.L103
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L105,.L104
	.byte	2
	.word	.L58
	.byte	3
	.byte	'seekfree_sendimg_03x',0,1,242,2,6,1,1,1
	.word	.L57,.L198,.L56
	.byte	4
	.byte	'uartn',0,1,242,2,38
	.word	.L132,.L199
	.byte	4
	.byte	'image',0,1,242,2,52
	.word	.L200,.L201
	.byte	4
	.byte	'width',0,1,242,2,66
	.word	.L136,.L202
	.byte	4
	.byte	'height',0,1,242,2,80
	.word	.L136,.L203
	.byte	5
	.word	.L57,.L198
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_abbrev'
.L103:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_line'
.L104:
	.word	.L458-.L457
.L457:
	.half	3
	.word	.L460-.L459
.L459:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0,0
.L460:
	.byte	5,6,7,0,5,2
	.word	.L57
	.byte	3,241,2,1,5,21,9
	.half	.L461-.L57
	.byte	3,2,1,5,46,9
	.half	.L255-.L461
	.byte	1,5,71,9
	.half	.L260-.L255
	.byte	1,5,96,9
	.half	.L262-.L260
	.byte	1,5,37,9
	.half	.L264-.L262
	.byte	3,1,1,5,1,9
	.half	.L267-.L264
	.byte	3,1,1,7,9
	.half	.L106-.L267
	.byte	0,1,1
.L458:
	.sdecl	'.debug_ranges',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_ranges'
.L105:
	.word	-1,.L57,0,.L106-.L57,0,0
	.sdecl	'.debug_info',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_info'
.L107:
	.word	296
	.half	3
	.word	.L108
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1
	.word	.L110,.L109
	.byte	2
	.word	.L58
	.byte	3
	.byte	'set_mt9v03x_reg',0,1,242,1,8
	.word	.L136
	.byte	1,1,1
	.word	.L49,.L204,.L48
	.byte	4
	.byte	'uartn',0,1,242,1,35
	.word	.L132,.L205
	.byte	4
	.byte	'addr',0,1,242,1,48
	.word	.L157,.L206
	.byte	4
	.byte	'data',0,1,242,1,61
	.word	.L136,.L207
	.byte	5
	.word	.L49,.L204
	.byte	6
	.byte	'temp',0,1,244,1,9
	.word	.L136,.L208
	.byte	6
	.byte	'send_buffer',0,1,245,1,12
	.word	.L139,.L209
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_abbrev'
.L108:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_line'
.L109:
	.word	.L463-.L462
.L462:
	.half	3
	.word	.L465-.L464
.L464:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0,0,0,0,0
.L465:
	.byte	5,8,7,0,5,2
	.word	.L49
	.byte	3,241,1,1,5,22,9
	.half	.L466-.L49
	.byte	3,5,1,5,20,9
	.half	.L467-.L466
	.byte	1,5,22,9
	.half	.L468-.L467
	.byte	3,1,1,5,20,9
	.half	.L469-.L468
	.byte	1,5,26,9
	.half	.L470-.L469
	.byte	3,2,1,5,20,9
	.half	.L471-.L470
	.byte	1,9
	.half	.L472-.L471
	.byte	3,1,1,5,24,9
	.half	.L473-.L472
	.byte	3,2,1,5,36,9
	.half	.L474-.L473
	.byte	1,5,5,9
	.half	.L238-.L474
	.byte	3,1,1,5,22,9
	.half	.L475-.L238
	.byte	3,2,1,5,20,9
	.half	.L476-.L475
	.byte	1,5,22,9
	.half	.L477-.L476
	.byte	3,1,1,5,20,9
	.half	.L478-.L477
	.byte	1,5,26,9
	.half	.L240-.L478
	.byte	3,2,1,5,20,9
	.half	.L241-.L240
	.byte	1,9
	.half	.L242-.L241
	.byte	3,1,1,5,24,9
	.half	.L243-.L242
	.byte	3,2,1,5,36,9
	.half	.L479-.L243
	.byte	1,5,29,9
	.half	.L246-.L479
	.byte	3,3,1,5,12,9
	.half	.L24-.L246
	.byte	1,5,5,9
	.half	.L480-.L24
	.byte	3,1,1,5,25,9
	.half	.L481-.L480
	.byte	1,5,23,9
	.half	.L482-.L481
	.byte	1,5,12,9
	.half	.L483-.L482
	.byte	3,2,1,5,19,9
	.half	.L484-.L483
	.byte	1,5,22,9
	.half	.L485-.L484
	.byte	1,5,28,9
	.half	.L486-.L485
	.byte	1,5,35,9
	.half	.L487-.L486
	.byte	1,5,26,9
	.half	.L247-.L487
	.byte	1,5,5,9
	.half	.L488-.L247
	.byte	3,1,1,5,1,9
	.half	.L26-.L488
	.byte	3,2,1,7,9
	.half	.L111-.L26
	.byte	0,1,1
.L463:
	.sdecl	'.debug_ranges',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_ranges'
.L110:
	.word	-1,.L49,0,.L111-.L49,0,0
	.sdecl	'.debug_info',debug,cluster('receive')
	.sect	'.debug_info'
.L112:
	.word	162
	.half	3
	.word	.L113
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1,2
	.word	.L58
	.byte	3
	.byte	'receive',0,30,47,9
	.word	.L210
	.byte	1,5,3
	.word	receive
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('receive')
	.sect	'.debug_abbrev'
.L113:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('receive_num')
	.sect	'.debug_info'
.L114:
	.word	166
	.half	3
	.word	.L115
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1,2
	.word	.L58
	.byte	3
	.byte	'receive_num',0,30,48,9
	.word	.L157
	.byte	1,5,3
	.word	receive_num
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('receive_num')
	.sect	'.debug_abbrev'
.L115:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('uart_receive_flag')
	.sect	'.debug_info'
.L116:
	.word	172
	.half	3
	.word	.L117
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1,2
	.word	.L58
	.byte	3
	.byte	'uart_receive_flag',0,30,49,9
	.word	.L211
	.byte	1,5,3
	.word	uart_receive_flag
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('uart_receive_flag')
	.sect	'.debug_abbrev'
.L117:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_finish_flag')
	.sect	'.debug_info'
.L118:
	.word	175
	.half	3
	.word	.L119
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1,2
	.word	.L58
	.byte	3
	.byte	'mt9v03x_finish_flag',0,30,188,2,9
	.word	.L157
	.byte	1,5,3
	.word	mt9v03x_finish_flag
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_finish_flag')
	.sect	'.debug_abbrev'
.L119:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_image')
	.sect	'.debug_info'
.L120:
	.word	168
	.half	3
	.word	.L121
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1,2
	.word	.L58
	.byte	3
	.byte	'mt9v03x_image',0,30,45,20
	.word	.L212
	.byte	1,5,3
	.word	mt9v03x_image
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_image')
	.sect	'.debug_abbrev'
.L121:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('link_list_num')
	.sect	'.debug_info'
.L122:
	.word	168
	.half	3
	.word	.L123
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1,2
	.word	.L58
	.byte	3
	.byte	'link_list_num',0,30,51,9
	.word	.L157
	.byte	1,5,3
	.word	link_list_num
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('link_list_num')
	.sect	'.debug_abbrev'
.L123:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('MT9V03X_CFG')
	.sect	'.debug_info'
.L124:
	.word	166
	.half	3
	.word	.L125
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1,2
	.word	.L58
	.byte	3
	.byte	'MT9V03X_CFG',0,30,54,7
	.word	.L213
	.byte	1,5,3
	.word	MT9V03X_CFG
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('MT9V03X_CFG')
	.sect	'.debug_abbrev'
.L125:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GET_CFG')
	.sect	'.debug_info'
.L126:
	.word	162
	.half	3
	.word	.L127
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1,2
	.word	.L58
	.byte	3
	.byte	'GET_CFG',0,30,71,7
	.word	.L214
	.byte	1,5,3
	.word	GET_CFG
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GET_CFG')
	.sect	'.debug_abbrev'
.L127:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_dma_int_num')
	.sect	'.debug_info'
.L128:
	.word	175
	.half	3
	.word	.L129
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\1\\Debug\\',0,12,1,2
	.word	.L58
	.byte	3
	.byte	'mt9v03x_dma_int_num',0,30,207,2,7
	.word	.L157
	.byte	1,5,3
	.word	mt9v03x_dma_int_num
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_dma_int_num')
	.sect	'.debug_abbrev'
.L129:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_loc',debug,cluster('get_config')
	.sect	'.debug_loc'
.L143:
	.word	-1,.L43,0,.L15-.L43
	.half	1
	.byte	100
	.word	.L224-.L43,.L141-.L43
	.half	1
	.byte	108
	.word	0,0
.L42:
	.word	-1,.L43,0,.L222-.L43
	.half	2
	.byte	138,0
	.word	.L222-.L43,.L141-.L43
	.half	2
	.byte	138,8
	.word	.L141-.L43,.L141-.L43
	.half	2
	.byte	138,0
	.word	0,0
.L145:
	.word	-1,.L43,.L225-.L43,.L141-.L43
	.half	1
	.byte	89
	.word	0,0
.L146:
	.word	-1,.L43,0,.L141-.L43
	.half	2
	.byte	145,120
	.word	0,0
.L144:
	.word	-1,.L43,.L226-.L43,.L16-.L43
	.half	1
	.byte	95
	.word	0,0
.L142:
	.word	-1,.L43,0,.L15-.L43
	.half	1
	.byte	84
	.word	.L223-.L43,.L141-.L43
	.half	1
	.byte	88
	.word	.L227-.L43,.L228-.L43
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('get_version')
	.sect	'.debug_loc'
.L44:
	.word	-1,.L45,0,.L229-.L45
	.half	2
	.byte	138,0
	.word	.L229-.L45,.L147-.L45
	.half	2
	.byte	138,8
	.word	.L147-.L45,.L147-.L45
	.half	2
	.byte	138,0
	.word	0,0
.L150:
	.word	-1,.L45,0,.L147-.L45
	.half	2
	.byte	145,120
	.word	0,0
.L149:
	.word	-1,.L45,.L231-.L45,.L18-.L45
	.half	1
	.byte	95
	.word	0,0
.L148:
	.word	-1,.L45,0,.L230-.L45
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_dma')
	.sect	'.debug_loc'
.L196:
	.word	0,0
.L194:
	.word	0,0
.L54:
	.word	-1,.L55,0,.L189-.L55
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_init')
	.sect	'.debug_loc'
.L182:
	.word	0,0
.L165:
	.word	0,0
.L177:
	.word	0,0
.L186:
	.word	0,0
.L158:
	.word	-1,.L51,.L252-.L51,.L156-.L51
	.half	1
	.byte	88
	.word	.L253-.L51,.L254-.L51
	.half	1
	.byte	84
	.word	0,0
.L160:
	.word	-1,.L51,.L250-.L51,.L156-.L51
	.half	1
	.byte	95
	.word	0,0
.L50:
	.word	-1,.L51,0,.L156-.L51
	.half	2
	.byte	138,0
	.word	0,0
.L169:
	.word	-1,.L51,.L248-.L51,.L249-.L51
	.half	1
	.byte	95
	.word	0,0
.L178:
	.word	-1,.L51,.L251-.L51,.L34-.L51
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_loc'
.L38:
	.word	-1,.L39,0,.L130-.L39
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_loc'
.L52:
	.word	-1,.L53,0,.L188-.L53
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_loc'
.L203:
	.word	-1,.L57,0,.L255-.L57
	.half	1
	.byte	86
	.word	.L264-.L57,.L265-.L57
	.half	1
	.byte	89
	.word	0,0
.L201:
	.word	-1,.L57,0,.L255-.L57
	.half	1
	.byte	100
	.word	.L258-.L57,.L198-.L57
	.half	1
	.byte	111
	.word	.L268-.L57,.L267-.L57
	.half	1
	.byte	100
	.word	0,0
.L56:
	.word	-1,.L57,0,.L198-.L57
	.half	2
	.byte	138,0
	.word	0,0
.L199:
	.word	-1,.L57,0,.L255-.L57
	.half	1
	.byte	84
	.word	.L257-.L57,.L198-.L57
	.half	1
	.byte	95
	.word	.L259-.L57,.L260-.L57
	.half	1
	.byte	84
	.word	.L261-.L57,.L262-.L57
	.half	1
	.byte	84
	.word	.L263-.L57,.L264-.L57
	.half	1
	.byte	84
	.word	.L266-.L57,.L267-.L57
	.half	1
	.byte	84
	.word	0,0
.L202:
	.word	-1,.L57,0,.L256-.L57
	.half	1
	.byte	85
	.word	.L264-.L57,.L265-.L57
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('set_config')
	.sect	'.debug_loc'
.L135:
	.word	-1,.L41,0,.L8-.L41
	.half	1
	.byte	100
	.word	.L217-.L41,.L131-.L41
	.half	1
	.byte	108
	.word	0,0
.L138:
	.word	-1,.L41,.L218-.L41,.L131-.L41
	.half	1
	.byte	89
	.word	0,0
.L140:
	.word	-1,.L41,0,.L131-.L41
	.half	2
	.byte	145,120
	.word	0,0
.L40:
	.word	-1,.L41,0,.L215-.L41
	.half	2
	.byte	138,0
	.word	.L215-.L41,.L131-.L41
	.half	2
	.byte	138,8
	.word	.L131-.L41,.L131-.L41
	.half	2
	.byte	138,0
	.word	0,0
.L137:
	.word	-1,.L41,.L219-.L41,.L7-.L41
	.half	1
	.byte	95
	.word	0,0
.L133:
	.word	-1,.L41,0,.L8-.L41
	.half	1
	.byte	84
	.word	.L216-.L41,.L131-.L41
	.half	1
	.byte	88
	.word	.L220-.L41,.L221-.L41
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('set_exposure_time')
	.sect	'.debug_loc'
.L153:
	.word	-1,.L47,0,.L233-.L47
	.half	1
	.byte	85
	.word	0,0
.L155:
	.word	-1,.L47,0,.L151-.L47
	.half	2
	.byte	145,120
	.word	0,0
.L46:
	.word	-1,.L47,0,.L232-.L47
	.half	2
	.byte	138,0
	.word	.L232-.L47,.L151-.L47
	.half	2
	.byte	138,8
	.word	.L151-.L47,.L151-.L47
	.half	2
	.byte	138,0
	.word	0,0
.L154:
	.word	-1,.L47,.L235-.L47,.L151-.L47
	.half	1
	.byte	82
	.word	0,0
.L152:
	.word	-1,.L47,0,.L234-.L47
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_loc'
.L206:
	.word	-1,.L49,0,.L237-.L49
	.half	1
	.byte	85
	.word	0,0
.L207:
	.word	-1,.L49,0,.L238-.L49
	.half	1
	.byte	86
	.word	.L240-.L49,.L241-.L49
	.half	1
	.byte	89
	.word	.L242-.L49,.L243-.L49
	.half	1
	.byte	89
	.word	0,0
.L209:
	.word	-1,.L49,0,.L204-.L49
	.half	2
	.byte	145,120
	.word	0,0
.L48:
	.word	-1,.L49,0,.L236-.L49
	.half	2
	.byte	138,0
	.word	.L236-.L49,.L204-.L49
	.half	2
	.byte	138,8
	.word	.L204-.L49,.L204-.L49
	.half	2
	.byte	138,0
	.word	0,0
.L208:
	.word	-1,.L49,.L247-.L49,.L204-.L49
	.half	1
	.byte	82
	.word	0,0
.L205:
	.word	-1,.L49,0,.L238-.L49
	.half	1
	.byte	84
	.word	.L237-.L49,.L239-.L49
	.half	1
	.byte	88
	.word	.L244-.L49,.L245-.L49
	.half	1
	.byte	88
	.word	.L245-.L49,.L246-.L49
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L489:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_frame'
	.word	12
	.word	.L489,.L39,.L130-.L39
	.sdecl	'.debug_frame',debug,cluster('set_config')
	.sect	'.debug_frame'
	.word	36
	.word	.L489,.L41,.L131-.L41
	.byte	4
	.word	(.L215-.L41)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L131-.L215)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('get_config')
	.sect	'.debug_frame'
	.word	36
	.word	.L489,.L43,.L141-.L43
	.byte	4
	.word	(.L222-.L43)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L141-.L222)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('get_version')
	.sect	'.debug_frame'
	.word	36
	.word	.L489,.L45,.L147-.L45
	.byte	4
	.word	(.L229-.L45)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L147-.L229)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('set_exposure_time')
	.sect	'.debug_frame'
	.word	36
	.word	.L489,.L47,.L151-.L47
	.byte	4
	.word	(.L232-.L47)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L151-.L232)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_frame'
	.word	36
	.word	.L489,.L49,.L204-.L49
	.byte	4
	.word	(.L236-.L49)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L204-.L236)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_init')
	.sect	'.debug_frame'
	.word	12
	.word	.L489,.L51,.L156-.L51
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_frame'
	.word	12
	.word	.L489,.L53,.L188-.L53
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_dma')
	.sect	'.debug_frame'
	.word	12
	.word	.L489,.L55,.L189-.L55
	.sdecl	'.debug_frame',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_frame'
	.word	12
	.word	.L489,.L57,.L198-.L57

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   375  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   376  	uart_putchar(uartn,0x00);uart_putchar(uartn,0xff);uart_putchar(uartn,0x01);uart_putchar(uartn,0x01);//发送命令
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X2.c	   377      uart_putbuff(uartn, image, width*height);  //发送图像
	; Module end
