{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666217739932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666217739935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 16:15:39 2022 " "Processing started: Wed Oct 19 16:15:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666217739935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217739935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217739935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666217740372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666217740372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file psr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSR_reg " "Found entity 1: PSR_reg" {  } { { "PSR_reg.v" "" { Text "E:/3710/GroupProject/cs3710/PSR_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666217746662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217746662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "E:/3710/GroupProject/cs3710/registerFile.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666217746664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217746664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "E:/3710/GroupProject/cs3710/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666217746665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217746665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666217746667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217746667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "E:/3710/GroupProject/cs3710/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666217746668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217746668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666217746670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217746670 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aluTb.v(71) " "Verilog HDL information at aluTb.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "aluTb.v" "" { Text "E:/3710/GroupProject/cs3710/aluTb.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666217746672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluTb " "Found entity 1: aluTb" {  } { { "aluTb.v" "" { Text "E:/3710/GroupProject/cs3710/aluTb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666217746672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217746672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile_tb " "Found entity 1: registerFile_tb" {  } { { "registerFile_tb.v" "" { Text "E:/3710/GroupProject/cs3710/registerFile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666217746674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "final_group1 cpu.v(40) " "Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for \"final_group1\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "final_group2 cpu.v(40) " "Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for \"final_group2\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(35) " "Verilog HDL Parameter Declaration warning at alu.v(35): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(36) " "Verilog HDL Parameter Declaration warning at alu.v(36): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(37) " "Verilog HDL Parameter Declaration warning at alu.v(37): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(38) " "Verilog HDL Parameter Declaration warning at alu.v(38): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(39) " "Verilog HDL Parameter Declaration warning at alu.v(39): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(40) " "Verilog HDL Parameter Declaration warning at alu.v(40): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(41) " "Verilog HDL Parameter Declaration warning at alu.v(41): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(42) " "Verilog HDL Parameter Declaration warning at alu.v(42): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(43) " "Verilog HDL Parameter Declaration warning at alu.v(43): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(46) " "Verilog HDL Parameter Declaration warning at alu.v(46): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(47) " "Verilog HDL Parameter Declaration warning at alu.v(47): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(48) " "Verilog HDL Parameter Declaration warning at alu.v(48): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(49) " "Verilog HDL Parameter Declaration warning at alu.v(49): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(52) " "Verilog HDL Parameter Declaration warning at alu.v(52): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(53) " "Verilog HDL Parameter Declaration warning at alu.v(53): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(54) " "Verilog HDL Parameter Declaration warning at alu.v(54): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(55) " "Verilog HDL Parameter Declaration warning at alu.v(55): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(56) " "Verilog HDL Parameter Declaration warning at alu.v(56): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(57) " "Verilog HDL Parameter Declaration warning at alu.v(57): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(58) " "Verilog HDL Parameter Declaration warning at alu.v(58): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(59) " "Verilog HDL Parameter Declaration warning at alu.v(59): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 59 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(60) " "Verilog HDL Parameter Declaration warning at alu.v(60): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(61) " "Verilog HDL Parameter Declaration warning at alu.v(61): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(64) " "Verilog HDL Parameter Declaration warning at alu.v(64): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(65) " "Verilog HDL Parameter Declaration warning at alu.v(65): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(67) " "Verilog HDL Parameter Declaration warning at alu.v(67): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(68) " "Verilog HDL Parameter Declaration warning at alu.v(68): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 68 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(69) " "Verilog HDL Parameter Declaration warning at alu.v(69): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(72) " "Verilog HDL Parameter Declaration warning at alu.v(72): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(73) " "Verilog HDL Parameter Declaration warning at alu.v(73): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(74) " "Verilog HDL Parameter Declaration warning at alu.v(74): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(75) " "Verilog HDL Parameter Declaration warning at alu.v(75): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(76) " "Verilog HDL Parameter Declaration warning at alu.v(76): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(77) " "Verilog HDL Parameter Declaration warning at alu.v(77): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(78) " "Verilog HDL Parameter Declaration warning at alu.v(78): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(79) " "Verilog HDL Parameter Declaration warning at alu.v(79): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(80) " "Verilog HDL Parameter Declaration warning at alu.v(80): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(81) " "Verilog HDL Parameter Declaration warning at alu.v(81): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(82) " "Verilog HDL Parameter Declaration warning at alu.v(82): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(83) " "Verilog HDL Parameter Declaration warning at alu.v(83): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746675 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(84) " "Verilog HDL Parameter Declaration warning at alu.v(84): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746675 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(85) " "Verilog HDL Parameter Declaration warning at alu.v(85): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746675 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(86) " "Verilog HDL Parameter Declaration warning at alu.v(86): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746675 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(87) " "Verilog HDL Parameter Declaration warning at alu.v(87): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666217746675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666217746702 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adr cpu.v(6) " "Output port \"adr\" at cpu.v(6) has no driver" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666217746703 "|cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wd cpu.v(7) " "Output port \"wd\" at cpu.v(7) has no driver" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666217746703 "|cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memwrite cpu.v(5) " "Output port \"memwrite\" at cpu.v(5) has no driver" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666217746703 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:pcReg " "Elaborating entity \"register\" for hierarchy \"register:pcReg\"" {  } { { "cpu.v" "pcReg" { Text "E:/3710/GroupProject/cs3710/cpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666217746703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:rf\"" {  } { { "cpu.v" "rf" { Text "E:/3710/GroupProject/cs3710/cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666217746705 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file registerFile.v(36) " "Verilog HDL Display System Task info at registerFile.v(36): Loading register file" {  } { { "registerFile.v" "" { Text "E:/3710/GroupProject/cs3710/registerFile.v" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217746706 "|cpu|registerFile:rf"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Done with loading register file registerFile.v(38) " "Verilog HDL Display System Task info at registerFile.v(38): Done with loading register file" {  } { { "registerFile.v" "" { Text "E:/3710/GroupProject/cs3710/registerFile.v" 38 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217746706 "|cpu|registerFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:alu1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:alu1\"" {  } { { "cpu.v" "alu1" { Text "E:/3710/GroupProject/cs3710/cpu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666217746707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:mainAlu " "Elaborating entity \"alu\" for hierarchy \"alu:mainAlu\"" {  } { { "cpu.v" "mainAlu" { Text "E:/3710/GroupProject/cs3710/cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666217746708 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(171) " "Verilog HDL Case Statement warning at alu.v(171): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 171 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666217746709 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(210) " "Verilog HDL Case Statement warning at alu.v(210): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 210 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666217746709 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(236) " "Verilog HDL Case Statement warning at alu.v(236): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 236 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666217746709 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(249) " "Verilog HDL Case Statement warning at alu.v(249): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 249 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666217746709 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(288) " "Verilog HDL Case Statement warning at alu.v(288): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 288 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666217746709 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(314) " "Verilog HDL Case Statement warning at alu.v(314): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 314 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666217746709 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(338) " "Verilog HDL Case Statement warning at alu.v(338): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 338 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666217746709 "|cpu|alu:mainAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSR_reg PSR_reg:PSRreg " "Elaborating entity \"PSR_reg\" for hierarchy \"PSR_reg:PSRreg\"" {  } { { "cpu.v" "PSRreg" { Text "E:/3710/GroupProject/cs3710/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666217746710 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "cpu.v" "en" { Text "E:/3710/GroupProject/cs3710/cpu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666217746730 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666217746730 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "cpu.v" "en" { Text "E:/3710/GroupProject/cs3710/cpu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666217746730 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666217746730 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "cpu.v" "en" { Text "E:/3710/GroupProject/cs3710/cpu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666217746730 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666217746730 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "cpu.v" "en" { Text "E:/3710/GroupProject/cs3710/cpu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666217746730 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666217746730 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "cpu.v" "en" { Text "E:/3710/GroupProject/cs3710/cpu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666217746731 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666217746731 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666217746981 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "memwrite GND " "Pin \"memwrite\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|memwrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[0\] GND " "Pin \"adr\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[1\] GND " "Pin \"adr\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[2\] GND " "Pin \"adr\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[3\] GND " "Pin \"adr\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[4\] GND " "Pin \"adr\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[5\] GND " "Pin \"adr\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[6\] GND " "Pin \"adr\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[7\] GND " "Pin \"adr\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[8\] GND " "Pin \"adr\[8\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[9\] GND " "Pin \"adr\[9\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[10\] GND " "Pin \"adr\[10\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[11\] GND " "Pin \"adr\[11\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[12\] GND " "Pin \"adr\[12\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[13\] GND " "Pin \"adr\[13\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[14\] GND " "Pin \"adr\[14\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[15\] GND " "Pin \"adr\[15\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|adr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[0\] GND " "Pin \"wd\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[1\] GND " "Pin \"wd\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[2\] GND " "Pin \"wd\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[3\] GND " "Pin \"wd\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[4\] GND " "Pin \"wd\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[5\] GND " "Pin \"wd\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[6\] GND " "Pin \"wd\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[7\] GND " "Pin \"wd\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[8\] GND " "Pin \"wd\[8\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[9\] GND " "Pin \"wd\[9\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[10\] GND " "Pin \"wd\[10\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[11\] GND " "Pin \"wd\[11\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[12\] GND " "Pin \"wd\[12\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[13\] GND " "Pin \"wd\[13\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[14\] GND " "Pin \"wd\[14\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[15\] GND " "Pin \"wd\[15\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|wd[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condsOut\[0\] GND " "Pin \"condsOut\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|condsOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condsOut\[1\] GND " "Pin \"condsOut\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|condsOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condsOut\[2\] GND " "Pin \"condsOut\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|condsOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condsOut\[3\] GND " "Pin \"condsOut\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|condsOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condsOut\[4\] GND " "Pin \"condsOut\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666217746988 "|cpu|condsOut[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666217746988 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "328 " "328 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666217746995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/3710/GroupProject/cs3710/output_files/cpu.map.smsg " "Generated suppressed messages file E:/3710/GroupProject/cs3710/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217747019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666217747088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666217747088 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "76 " "Design contains 76 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[0\] " "No output dependent on input pin \"ctrl\[0\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|ctrl[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[1\] " "No output dependent on input pin \"ctrl\[1\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|ctrl[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[2\] " "No output dependent on input pin \"ctrl\[2\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|ctrl[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[3\] " "No output dependent on input pin \"ctrl\[3\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|ctrl[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[4\] " "No output dependent on input pin \"ctrl\[4\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|ctrl[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[5\] " "No output dependent on input pin \"ctrl\[5\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|ctrl[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[6\] " "No output dependent on input pin \"ctrl\[6\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|ctrl[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[7\] " "No output dependent on input pin \"ctrl\[7\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|ctrl[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[8\] " "No output dependent on input pin \"ctrl\[8\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|ctrl[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[9\] " "No output dependent on input pin \"ctrl\[9\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|ctrl[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[0\] " "No output dependent on input pin \"memdata\[0\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[1\] " "No output dependent on input pin \"memdata\[1\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[2\] " "No output dependent on input pin \"memdata\[2\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[3\] " "No output dependent on input pin \"memdata\[3\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[4\] " "No output dependent on input pin \"memdata\[4\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[5\] " "No output dependent on input pin \"memdata\[5\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[6\] " "No output dependent on input pin \"memdata\[6\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[7\] " "No output dependent on input pin \"memdata\[7\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[8\] " "No output dependent on input pin \"memdata\[8\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[9\] " "No output dependent on input pin \"memdata\[9\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[10\] " "No output dependent on input pin \"memdata\[10\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[11\] " "No output dependent on input pin \"memdata\[11\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[12\] " "No output dependent on input pin \"memdata\[12\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[13\] " "No output dependent on input pin \"memdata\[13\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[14\] " "No output dependent on input pin \"memdata\[14\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[15\] " "No output dependent on input pin \"memdata\[15\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|memdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[0\] " "No output dependent on input pin \"srcAddr\[0\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[1\] " "No output dependent on input pin \"srcAddr\[1\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[2\] " "No output dependent on input pin \"srcAddr\[2\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[3\] " "No output dependent on input pin \"srcAddr\[3\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[4\] " "No output dependent on input pin \"srcAddr\[4\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[5\] " "No output dependent on input pin \"srcAddr\[5\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[6\] " "No output dependent on input pin \"srcAddr\[6\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[7\] " "No output dependent on input pin \"srcAddr\[7\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[8\] " "No output dependent on input pin \"srcAddr\[8\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[9\] " "No output dependent on input pin \"srcAddr\[9\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[10\] " "No output dependent on input pin \"srcAddr\[10\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[11\] " "No output dependent on input pin \"srcAddr\[11\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[12\] " "No output dependent on input pin \"srcAddr\[12\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[13\] " "No output dependent on input pin \"srcAddr\[13\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[14\] " "No output dependent on input pin \"srcAddr\[14\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[15\] " "No output dependent on input pin \"srcAddr\[15\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|srcAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[0\] " "No output dependent on input pin \"dstAddr\[0\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[1\] " "No output dependent on input pin \"dstAddr\[1\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[2\] " "No output dependent on input pin \"dstAddr\[2\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[3\] " "No output dependent on input pin \"dstAddr\[3\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[4\] " "No output dependent on input pin \"dstAddr\[4\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[5\] " "No output dependent on input pin \"dstAddr\[5\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[6\] " "No output dependent on input pin \"dstAddr\[6\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[7\] " "No output dependent on input pin \"dstAddr\[7\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[8\] " "No output dependent on input pin \"dstAddr\[8\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[9\] " "No output dependent on input pin \"dstAddr\[9\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[10\] " "No output dependent on input pin \"dstAddr\[10\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[11\] " "No output dependent on input pin \"dstAddr\[11\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[12\] " "No output dependent on input pin \"dstAddr\[12\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[13\] " "No output dependent on input pin \"dstAddr\[13\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[14\] " "No output dependent on input pin \"dstAddr\[14\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[15\] " "No output dependent on input pin \"dstAddr\[15\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|dstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[0\] " "No output dependent on input pin \"imm\[0\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[1\] " "No output dependent on input pin \"imm\[1\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[2\] " "No output dependent on input pin \"imm\[2\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[3\] " "No output dependent on input pin \"imm\[3\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[4\] " "No output dependent on input pin \"imm\[4\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[5\] " "No output dependent on input pin \"imm\[5\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[6\] " "No output dependent on input pin \"imm\[6\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[7\] " "No output dependent on input pin \"imm\[7\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[8\] " "No output dependent on input pin \"imm\[8\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[9\] " "No output dependent on input pin \"imm\[9\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[10\] " "No output dependent on input pin \"imm\[10\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[11\] " "No output dependent on input pin \"imm\[11\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[12\] " "No output dependent on input pin \"imm\[12\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[13\] " "No output dependent on input pin \"imm\[13\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[14\] " "No output dependent on input pin \"imm\[14\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[15\] " "No output dependent on input pin \"imm\[15\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666217747112 "|cpu|imm[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666217747112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666217747114 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666217747114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666217747114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 184 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 184 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666217747131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 16:15:47 2022 " "Processing ended: Wed Oct 19 16:15:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666217747131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666217747131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666217747131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666217747131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666217748160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666217748163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 16:15:47 2022 " "Processing started: Wed Oct 19 16:15:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666217748163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666217748163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666217748163 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666217748263 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1666217748263 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1666217748263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666217748367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666217748367 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666217748371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666217748403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666217748403 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666217748721 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666217748741 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666217748967 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "No exact pin location assignment(s) for 114 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1666217749118 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1666217756916 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666217757230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666217757232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666217757232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666217757232 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666217757232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666217757233 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666217757233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666217757233 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666217757233 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666217757233 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666217757261 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666217760929 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666217760929 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1666217760929 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1666217760930 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666217760930 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1666217760930 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666217760930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666217760938 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1666217760996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666217762530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666217763305 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666217763559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666217763560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666217764205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "E:/3710/GroupProject/cs3710/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666217766484 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666217766484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666217766607 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1666217766607 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666217766607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666217766609 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666217768887 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666217768909 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666217769226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666217769226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666217769477 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666217771353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/3710/GroupProject/cs3710/output_files/cpu.fit.smsg " "Generated suppressed messages file E:/3710/GroupProject/cs3710/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666217771710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6906 " "Peak virtual memory: 6906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666217772207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 16:16:12 2022 " "Processing ended: Wed Oct 19 16:16:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666217772207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666217772207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666217772207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666217772207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666217773355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666217773358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 16:16:13 2022 " "Processing started: Wed Oct 19 16:16:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666217773358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666217773358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666217773358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666217773974 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666217779348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666217779861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 16:16:19 2022 " "Processing ended: Wed Oct 19 16:16:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666217779861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666217779861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666217779861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666217779861 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666217780621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666217781127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666217781130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 16:16:20 2022 " "Processing started: Wed Oct 19 16:16:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666217781130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666217781130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666217781130 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1666217781266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666217781913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666217781913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666217781944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666217781944 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666217782362 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666217782362 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1666217782362 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1666217782362 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666217782362 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1666217782362 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666217782363 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1666217782368 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666217782370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782385 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666217782388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666217782414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666217782891 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666217782934 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1666217782934 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1666217782934 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1666217782934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217782947 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666217782949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666217783062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666217783461 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666217783494 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1666217783494 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1666217783494 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1666217783494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217783496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217783498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217783501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217783503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217783505 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666217783507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666217783617 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1666217783617 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1666217783617 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1666217783617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217783619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217783621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217783623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217783625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666217783627 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666217784813 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666217784813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5153 " "Peak virtual memory: 5153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666217784857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 16:16:24 2022 " "Processing ended: Wed Oct 19 16:16:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666217784857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666217784857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666217784857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666217784857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1666217785843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666217785845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 16:16:25 2022 " "Processing started: Wed Oct 19 16:16:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666217785845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1666217785845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1666217785845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1666217786687 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu.vo E:/3710/GroupProject/cs3710/simulation/modelsim/ simulation " "Generated file cpu.vo in folder \"E:/3710/GroupProject/cs3710/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1666217786733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666217786762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 16:16:26 2022 " "Processing ended: Wed Oct 19 16:16:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666217786762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666217786762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666217786762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1666217786762 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 198 s " "Quartus Prime Full Compilation was successful. 0 errors, 198 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1666217787438 ""}
