Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbFilter_behav xil_defaultlib.tbFilter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 37 for port 'out' [C:/Users/dhiid/Neuromorphic_FPGA/FIR _filter/FIR _filter.srcs/sources_1/new/Top.v:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/dhiid/Neuromorphic_FPGA/FIR _filter/FIR _filter.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/dhiid/Neuromorphic_FPGA/FIR _filter/FIR _filter.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shift_register
Compiling module xil_defaultlib.Multiply(OUT_WIDTH=36)
Compiling module xil_defaultlib.Top_FIR_default
Compiling module xil_defaultlib.tbFilter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbFilter_behav
