--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml AirHockey.twx AirHockey.ncd -o AirHockey.twr AirHockey.pcf
-ucf Nexys3.ucf

Design file:              AirHockey.ncd
Physical constraint file: AirHockey.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3348 paths analyzed, 216 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.413ns.
--------------------------------------------------------------------------------

Paths for end point clock_module/fast_clk_count_25 (SLICE_X30Y19.C3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/fast_clk_count_0 (FF)
  Destination:          clock_module/fast_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.378ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/fast_clk_count_0 to clock_module/fast_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.BMUX    Tshcko                0.488   clock_module/fast_clk_count<25>
                                                       clock_module/fast_clk_count_0
    SLICE_X32Y15.A2      net (fanout=3)        0.844   clock_module/fast_clk_count<0>
    SLICE_X32Y15.COUT    Topcya                0.395   clock_module/Mcount_fast_clk_count_cy<3>
                                                       clock_module/Mcount_fast_clk_count_lut<0>_INV_0
                                                       clock_module/Mcount_fast_clk_count_cy<3>
    SLICE_X32Y16.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<3>
    SLICE_X32Y16.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<7>
                                                       clock_module/Mcount_fast_clk_count_cy<7>
    SLICE_X32Y17.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<7>
    SLICE_X32Y17.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<11>
                                                       clock_module/Mcount_fast_clk_count_cy<11>
    SLICE_X32Y18.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<11>
    SLICE_X32Y18.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<15>
                                                       clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<19>
                                                       clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<23>
                                                       clock_module/Mcount_fast_clk_count_cy<23>
    SLICE_X32Y21.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<23>
    SLICE_X32Y21.BMUX    Tcinb                 0.260   Result<26>1
                                                       clock_module/Mcount_fast_clk_count_xor<26>
    SLICE_X30Y19.C3      net (fanout=1)        0.704   Result<25>1
    SLICE_X30Y19.CLK     Tas                   0.289   clock_module/fast_clk_count<25>
                                                       clock_module/fast_clk_count_25_glue_rst
                                                       clock_module/fast_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (1.812ns logic, 1.566ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/fast_clk_count_6 (FF)
  Destination:          clock_module/fast_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.178ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.280 - 0.301)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/fast_clk_count_6 to clock_module/fast_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y16.DQ      Tcko                  0.391   clock_module/fast_clk_count<6>
                                                       clock_module/fast_clk_count_6
    SLICE_X32Y16.C3      net (fanout=3)        0.920   clock_module/fast_clk_count<6>
    SLICE_X32Y16.COUT    Topcyc                0.295   clock_module/Mcount_fast_clk_count_cy<7>
                                                       clock_module/fast_clk_count<6>_rt
                                                       clock_module/Mcount_fast_clk_count_cy<7>
    SLICE_X32Y17.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<7>
    SLICE_X32Y17.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<11>
                                                       clock_module/Mcount_fast_clk_count_cy<11>
    SLICE_X32Y18.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<11>
    SLICE_X32Y18.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<15>
                                                       clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<19>
                                                       clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<23>
                                                       clock_module/Mcount_fast_clk_count_cy<23>
    SLICE_X32Y21.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<23>
    SLICE_X32Y21.BMUX    Tcinb                 0.260   Result<26>1
                                                       clock_module/Mcount_fast_clk_count_xor<26>
    SLICE_X30Y19.C3      net (fanout=1)        0.704   Result<25>1
    SLICE_X30Y19.CLK     Tas                   0.289   clock_module/fast_clk_count<25>
                                                       clock_module/fast_clk_count_25_glue_rst
                                                       clock_module/fast_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (1.539ns logic, 1.639ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/fast_clk_count_13 (FF)
  Destination:          clock_module/fast_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.925ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.151 - 0.163)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/fast_clk_count_13 to clock_module/fast_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.CMUX    Tshcko                0.461   clock_module/fast_clk_count<14>
                                                       clock_module/fast_clk_count_13
    SLICE_X32Y18.B2      net (fanout=3)        0.675   clock_module/fast_clk_count<13>
    SLICE_X32Y18.COUT    Topcyb                0.375   clock_module/Mcount_fast_clk_count_cy<15>
                                                       clock_module/fast_clk_count<13>_rt
                                                       clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<19>
                                                       clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<23>
                                                       clock_module/Mcount_fast_clk_count_cy<23>
    SLICE_X32Y21.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<23>
    SLICE_X32Y21.BMUX    Tcinb                 0.260   Result<26>1
                                                       clock_module/Mcount_fast_clk_count_xor<26>
    SLICE_X30Y19.C3      net (fanout=1)        0.704   Result<25>1
    SLICE_X30Y19.CLK     Tas                   0.289   clock_module/fast_clk_count<25>
                                                       clock_module/fast_clk_count_25_glue_rst
                                                       clock_module/fast_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (1.537ns logic, 1.388ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_25 (SLICE_X25Y37.C4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_0 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_0 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.BMUX    Tshcko                0.461   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_0
    SLICE_X24Y34.A2      net (fanout=3)        0.763   clock_module/hz50m_clk_count<0>
    SLICE_X24Y34.COUT    Topcya                0.395   clock_module/Mcount_hz50m_clk_count_cy<3>
                                                       clock_module/Mcount_hz50m_clk_count_lut<0>_INV_0
                                                       clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X24Y35.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<7>
                                                       clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X24Y36.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<11>
                                                       clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X24Y37.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<15>
                                                       clock_module/Mcount_hz50m_clk_count_cy<15>
    SLICE_X24Y38.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<15>
    SLICE_X24Y38.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<19>
                                                       clock_module/Mcount_hz50m_clk_count_cy<19>
    SLICE_X24Y39.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<19>
    SLICE_X24Y39.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<23>
                                                       clock_module/Mcount_hz50m_clk_count_cy<23>
    SLICE_X24Y40.CIN     net (fanout=1)        0.082   clock_module/Mcount_hz50m_clk_count_cy<23>
    SLICE_X24Y40.BMUX    Tcinb                 0.260   Result<26>
                                                       clock_module/Mcount_hz50m_clk_count_xor<26>
    SLICE_X25Y37.C4      net (fanout=1)        0.693   Result<25>
    SLICE_X25Y37.CLK     Tas                   0.322   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.818ns logic, 1.553ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_5 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.136ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.146 - 0.161)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_5 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y34.CMUX    Tshcko                0.461   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_5
    SLICE_X24Y35.B2      net (fanout=3)        0.627   clock_module/hz50m_clk_count<5>
    SLICE_X24Y35.COUT    Topcyb                0.375   clock_module/Mcount_hz50m_clk_count_cy<7>
                                                       clock_module/hz50m_clk_count<5>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X24Y36.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<11>
                                                       clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X24Y37.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<15>
                                                       clock_module/Mcount_hz50m_clk_count_cy<15>
    SLICE_X24Y38.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<15>
    SLICE_X24Y38.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<19>
                                                       clock_module/Mcount_hz50m_clk_count_cy<19>
    SLICE_X24Y39.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<19>
    SLICE_X24Y39.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<23>
                                                       clock_module/Mcount_hz50m_clk_count_cy<23>
    SLICE_X24Y40.CIN     net (fanout=1)        0.082   clock_module/Mcount_hz50m_clk_count_cy<23>
    SLICE_X24Y40.BMUX    Tcinb                 0.260   Result<26>
                                                       clock_module/Mcount_hz50m_clk_count_xor<26>
    SLICE_X25Y37.C4      net (fanout=1)        0.693   Result<25>
    SLICE_X25Y37.CLK     Tas                   0.322   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (1.722ns logic, 1.414ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_9 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.066ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.146 - 0.158)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_9 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.AMUX    Tshcko                0.461   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_9
    SLICE_X24Y36.B2      net (fanout=3)        0.636   clock_module/hz50m_clk_count<9>
    SLICE_X24Y36.COUT    Topcyb                0.375   clock_module/Mcount_hz50m_clk_count_cy<11>
                                                       clock_module/hz50m_clk_count<9>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X24Y37.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<15>
                                                       clock_module/Mcount_hz50m_clk_count_cy<15>
    SLICE_X24Y38.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<15>
    SLICE_X24Y38.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<19>
                                                       clock_module/Mcount_hz50m_clk_count_cy<19>
    SLICE_X24Y39.CIN     net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<19>
    SLICE_X24Y39.COUT    Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<23>
                                                       clock_module/Mcount_hz50m_clk_count_cy<23>
    SLICE_X24Y40.CIN     net (fanout=1)        0.082   clock_module/Mcount_hz50m_clk_count_cy<23>
    SLICE_X24Y40.BMUX    Tcinb                 0.260   Result<26>
                                                       clock_module/Mcount_hz50m_clk_count_xor<26>
    SLICE_X25Y37.C4      net (fanout=1)        0.693   Result<25>
    SLICE_X25Y37.CLK     Tas                   0.322   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (1.646ns logic, 1.420ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/fast_clk_count_20 (SLICE_X33Y16.B1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/fast_clk_count_0 (FF)
  Destination:          clock_module/fast_clk_count_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.287 - 0.294)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/fast_clk_count_0 to clock_module/fast_clk_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.BMUX    Tshcko                0.488   clock_module/fast_clk_count<25>
                                                       clock_module/fast_clk_count_0
    SLICE_X32Y15.A2      net (fanout=3)        0.844   clock_module/fast_clk_count<0>
    SLICE_X32Y15.COUT    Topcya                0.395   clock_module/Mcount_fast_clk_count_cy<3>
                                                       clock_module/Mcount_fast_clk_count_lut<0>_INV_0
                                                       clock_module/Mcount_fast_clk_count_cy<3>
    SLICE_X32Y16.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<3>
    SLICE_X32Y16.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<7>
                                                       clock_module/Mcount_fast_clk_count_cy<7>
    SLICE_X32Y17.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<7>
    SLICE_X32Y17.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<11>
                                                       clock_module/Mcount_fast_clk_count_cy<11>
    SLICE_X32Y18.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<11>
    SLICE_X32Y18.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<15>
                                                       clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<19>
                                                       clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.AMUX    Tcina                 0.177   clock_module/Mcount_fast_clk_count_cy<23>
                                                       clock_module/Mcount_fast_clk_count_cy<23>
    SLICE_X33Y16.B1      net (fanout=1)        0.842   Result<20>1
    SLICE_X33Y16.CLK     Tas                   0.227   clock_module/fast_clk_count<6>
                                                       clock_module/fast_clk_count_20_glue_rst
                                                       clock_module/fast_clk_count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (1.591ns logic, 1.701ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/fast_clk_count_6 (FF)
  Destination:          clock_module/fast_clk_count_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.092ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/fast_clk_count_6 to clock_module/fast_clk_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y16.DQ      Tcko                  0.391   clock_module/fast_clk_count<6>
                                                       clock_module/fast_clk_count_6
    SLICE_X32Y16.C3      net (fanout=3)        0.920   clock_module/fast_clk_count<6>
    SLICE_X32Y16.COUT    Topcyc                0.295   clock_module/Mcount_fast_clk_count_cy<7>
                                                       clock_module/fast_clk_count<6>_rt
                                                       clock_module/Mcount_fast_clk_count_cy<7>
    SLICE_X32Y17.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<7>
    SLICE_X32Y17.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<11>
                                                       clock_module/Mcount_fast_clk_count_cy<11>
    SLICE_X32Y18.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<11>
    SLICE_X32Y18.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<15>
                                                       clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<19>
                                                       clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.AMUX    Tcina                 0.177   clock_module/Mcount_fast_clk_count_cy<23>
                                                       clock_module/Mcount_fast_clk_count_cy<23>
    SLICE_X33Y16.B1      net (fanout=1)        0.842   Result<20>1
    SLICE_X33Y16.CLK     Tas                   0.227   clock_module/fast_clk_count<6>
                                                       clock_module/fast_clk_count_20_glue_rst
                                                       clock_module/fast_clk_count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (1.318ns logic, 1.774ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/fast_clk_count_13 (FF)
  Destination:          clock_module/fast_clk_count_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.287 - 0.297)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/fast_clk_count_13 to clock_module/fast_clk_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.CMUX    Tshcko                0.461   clock_module/fast_clk_count<14>
                                                       clock_module/fast_clk_count_13
    SLICE_X32Y18.B2      net (fanout=3)        0.675   clock_module/fast_clk_count<13>
    SLICE_X32Y18.COUT    Topcyb                0.375   clock_module/Mcount_fast_clk_count_cy<15>
                                                       clock_module/fast_clk_count<13>_rt
                                                       clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<15>
    SLICE_X32Y19.COUT    Tbyp                  0.076   clock_module/Mcount_fast_clk_count_cy<19>
                                                       clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.CIN     net (fanout=1)        0.003   clock_module/Mcount_fast_clk_count_cy<19>
    SLICE_X32Y20.AMUX    Tcina                 0.177   clock_module/Mcount_fast_clk_count_cy<23>
                                                       clock_module/Mcount_fast_clk_count_cy<23>
    SLICE_X33Y16.B1      net (fanout=1)        0.842   Result<20>1
    SLICE_X33Y16.CLK     Tas                   0.227   clock_module/fast_clk_count<6>
                                                       clock_module/fast_clk_count_20_glue_rst
                                                       clock_module/fast_clk_count_20
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (1.316ns logic, 1.523ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_19 (SLICE_X25Y38.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_25 (FF)
  Destination:          clock_module/hz50m_clk_count_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_25 to clock_module/hz50m_clk_count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.CQ      Tcko                  0.198   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25
    SLICE_X25Y38.B4      net (fanout=16)       0.236   clock_module/hz50m_clk_count<25>
    SLICE_X25Y38.CLK     Tah         (-Th)    -0.155   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_19_glue_rst
                                                       clock_module/hz50m_clk_count_19
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.353ns logic, 0.236ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/fast_clk_count_24 (SLICE_X33Y19.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/fast_clk_count_25 (FF)
  Destination:          clock_module/fast_clk_count_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.118 - 0.110)
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/fast_clk_count_25 to clock_module/fast_clk_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.CQ      Tcko                  0.234   clock_module/fast_clk_count<25>
                                                       clock_module/fast_clk_count_25
    SLICE_X33Y19.D4      net (fanout=16)       0.252   clock_module/fast_clk_count<25>
    SLICE_X33Y19.CLK     Tah         (-Th)    -0.155   clock_module/fast_clk_count<23>
                                                       clock_module/fast_clk_count_24_glue_rst
                                                       clock_module/fast_clk_count_24
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.389ns logic, 0.252ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_18 (SLICE_X25Y38.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_25 (FF)
  Destination:          clock_module/hz50m_clk_count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_25 to clock_module/hz50m_clk_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.CQ      Tcko                  0.198   clock_module/hz50m_clk_count<25>
                                                       clock_module/hz50m_clk_count_25
    SLICE_X25Y38.B4      net (fanout=16)       0.236   clock_module/hz50m_clk_count<25>
    SLICE_X25Y38.CLK     Tah         (-Th)    -0.215   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_18_glue_rst
                                                       clock_module/hz50m_clk_count_18
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.413ns logic, 0.236ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: InputClock_BUFGP/BUFG/I0
  Logical resource: InputClock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: InputClock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clock_module/fast_clk_count<25>/CLK
  Logical resource: clock_module/fast_clk_count_0/CK
  Location pin: SLICE_X30Y19.CLK
  Clock network: InputClock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clock_module/fast_clk_count<25>/CLK
  Logical resource: clock_module/fast_clk_count_26/CK
  Location pin: SLICE_X30Y19.CLK
  Clock network: InputClock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock InputClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
InputClock     |         |         |         |    3.413|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3348 paths, 0 nets, and 266 connections

Design statistics:
   Minimum period:   3.413ns{1}   (Maximum frequency: 292.997MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 25 15:34:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



