Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 11:07:51 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       297         
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         32          
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 34          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (368)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (528)
5. checking no_input_delay (11)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (368)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 235 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (528)
--------------------------------------------------
 There are 528 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.941        0.000                      0                  335        0.185        0.000                      0                  335        2.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        4.941        0.000                      0                  334        0.185        0.000                      0                  334        4.500        0.000                       0                   181  
  clk_out2_design_1_clk_wiz_0_0       16.708        0.000                      0                    1        0.996        0.000                      0                    1        9.500        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.890ns (20.042%)  route 3.551ns (79.958%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.852    -0.864    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.346 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.868     0.521    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.645 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.775     1.420    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.544 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           1.110     2.654    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.124     2.778 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.798     3.576    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X112Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.675     8.506    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[20]/C
                         clock pessimism              0.607     9.113    
                         clock uncertainty           -0.072     9.041    
    SLICE_X112Y80        FDRE (Setup_fdre_C_R)       -0.524     8.517    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[20]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.890ns (20.042%)  route 3.551ns (79.958%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.852    -0.864    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.346 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.868     0.521    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.645 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.775     1.420    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.544 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           1.110     2.654    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.124     2.778 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.798     3.576    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X112Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.675     8.506    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[21]/C
                         clock pessimism              0.607     9.113    
                         clock uncertainty           -0.072     9.041    
    SLICE_X112Y80        FDRE (Setup_fdre_C_R)       -0.524     8.517    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.890ns (20.042%)  route 3.551ns (79.958%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.852    -0.864    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.346 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.868     0.521    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.645 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.775     1.420    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.544 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           1.110     2.654    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.124     2.778 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.798     3.576    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X112Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.675     8.506    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[22]/C
                         clock pessimism              0.607     9.113    
                         clock uncertainty           -0.072     9.041    
    SLICE_X112Y80        FDRE (Setup_fdre_C_R)       -0.524     8.517    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[22]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.890ns (20.042%)  route 3.551ns (79.958%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.852    -0.864    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.346 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.868     0.521    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.645 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.775     1.420    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.544 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           1.110     2.654    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.124     2.778 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.798     3.576    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X112Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.675     8.506    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[23]/C
                         clock pessimism              0.607     9.113    
                         clock uncertainty           -0.072     9.041    
    SLICE_X112Y80        FDRE (Setup_fdre_C_R)       -0.524     8.517    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.890ns (20.217%)  route 3.512ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.852    -0.864    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.346 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.868     0.521    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.645 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.775     1.420    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.544 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           1.110     2.654    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.124     2.778 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.760     3.538    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.669     8.500    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[0]/C
                         clock pessimism              0.607     9.107    
                         clock uncertainty           -0.072     9.035    
    SLICE_X112Y75        FDRE (Setup_fdre_C_R)       -0.524     8.511    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.890ns (20.217%)  route 3.512ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.852    -0.864    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.346 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.868     0.521    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.645 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.775     1.420    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.544 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           1.110     2.654    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.124     2.778 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.760     3.538    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.669     8.500    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                         clock pessimism              0.607     9.107    
                         clock uncertainty           -0.072     9.035    
    SLICE_X112Y75        FDRE (Setup_fdre_C_R)       -0.524     8.511    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.890ns (20.217%)  route 3.512ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.852    -0.864    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.346 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.868     0.521    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.645 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.775     1.420    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.544 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           1.110     2.654    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.124     2.778 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.760     3.538    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.669     8.500    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[2]/C
                         clock pessimism              0.607     9.107    
                         clock uncertainty           -0.072     9.035    
    SLICE_X112Y75        FDRE (Setup_fdre_C_R)       -0.524     8.511    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.890ns (20.217%)  route 3.512ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.852    -0.864    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.346 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.868     0.521    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.645 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.775     1.420    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.544 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           1.110     2.654    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.124     2.778 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.760     3.538    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.669     8.500    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y75        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[3]/C
                         clock pessimism              0.607     9.107    
                         clock uncertainty           -0.072     9.035    
    SLICE_X112Y75        FDRE (Setup_fdre_C_R)       -0.524     8.511    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.890ns (20.354%)  route 3.483ns (79.646%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.852    -0.864    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.346 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.868     0.521    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.645 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.775     1.420    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.544 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           1.110     2.654    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.124     2.778 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.730     3.508    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.678     8.509    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y82        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524     8.520    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -3.508    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.890ns (20.354%)  route 3.483ns (79.646%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.852    -0.864    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y79        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.346 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.868     0.521    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[17]
    SLICE_X113Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.645 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.775     1.420    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.544 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           1.110     2.654    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.124     2.778 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.730     3.508    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.678     8.509    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y82        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524     8.520    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -3.508    
  -------------------------------------------------------------------
                         slack                                  5.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.626    -0.605    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.148    -0.457 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.059    -0.398    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.098    -0.300 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.300    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X112Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.896    -0.844    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.238    -0.605    
    SLICE_X112Y71        FDRE (Hold_fdre_C_D)         0.120    -0.485    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.604    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/Q
                         net (fo=8, routed)           0.133    -0.330    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]
    SLICE_X111Y69        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.898    -0.842    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y69        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.070    -0.519    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.647%)  route 0.132ns (48.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.604    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.331    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]
    SLICE_X110Y69        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.898    -0.842    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y69        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X110Y69        FDRE (Hold_fdre_C_D)         0.066    -0.523    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.351%)  route 0.139ns (49.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.604    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.139    -0.324    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]
    SLICE_X110Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.897    -0.843    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X110Y70        FDRE (Hold_fdre_C_D)         0.070    -0.521    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.626    -0.605    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/Q
                         net (fo=3, routed)           0.068    -0.410    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
    SLICE_X111Y71        LUT6 (Prop_lut6_I5_O)        0.099    -0.311 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[9]
    SLICE_X111Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.896    -0.844    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.092    -0.513    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.624    -0.607    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y76        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.334    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X111Y76        LUT6 (Prop_lut6_I2_O)        0.045    -0.289 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[5]
    SLICE_X111Y76        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.893    -0.847    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y76        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X111Y76        FDRE (Hold_fdre_C_D)         0.092    -0.502    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.624    -0.607    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y76        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.335    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X111Y76        LUT5 (Prop_lut5_I1_O)        0.045    -0.290 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[4]
    SLICE_X111Y76        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.893    -0.847    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y76        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X111Y76        FDRE (Hold_fdre_C_D)         0.091    -0.503    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.780%)  route 0.148ns (51.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.626    -0.605    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.148    -0.316    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
    SLICE_X110Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.896    -0.844    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.251    -0.592    
    SLICE_X110Y71        FDRE (Hold_fdre_C_D)         0.059    -0.533    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.014%)  route 0.129ns (40.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.627    -0.604    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.129    -0.334    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]
    SLICE_X111Y70        LUT6 (Prop_lut6_I0_O)        0.045    -0.289 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[5]
    SLICE_X111Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.897    -0.843    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X111Y70        FDRE (Hold_fdre_C_D)         0.092    -0.512    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.628%)  route 0.198ns (58.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.626    -0.605    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/Q
                         net (fo=5, routed)           0.198    -0.267    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]
    SLICE_X109Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.893    -0.847    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X109Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/C
                         clock pessimism              0.274    -0.572    
    SLICE_X109Y71        FDRE (Hold_fdre_C_D)         0.070    -0.502    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y47     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y40     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y40     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y40     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y40     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y40     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.708ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.743ns (22.592%)  route 2.546ns (77.408%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=1, routed)           0.731     0.189    design_1_i/beeld_generator_0/U0/pxlCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.290 f  design_1_i/beeld_generator_0/U0/pxlCLK_BUFG_inst/O
                         net (fo=236, routed)         1.815     2.104    design_1_i/beeld_generator_0/U0/pxlCLK_BUFG
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.228 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     2.228    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                 16.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.235ns (21.049%)  route 0.881ns (78.951%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=1, routed)           0.267    -0.242    design_1_i/beeld_generator_0/U0/pxlCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.216 f  design_1_i/beeld_generator_0/U0/pxlCLK_BUFG_inst/O
                         net (fo=236, routed)         0.614     0.398    design_1_i/beeld_generator_0/U0/pxlCLK_BUFG
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.443 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.443    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.996    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           507 Endpoints
Min Delay           507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_right_u_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.992ns  (logic 21.232ns (39.324%)  route 32.760ns (60.676%))
  Logic Levels:           60  (CARRY4=31 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=5 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X106Y74        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.132     1.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X105Y75        LUT1 (Prop_lut1_I0_O)        0.124     1.986 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.536 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.536    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.697     3.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020     7.814 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[4]
                         net (fo=19, routed)          1.846     9.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_101
    SLICE_X104Y73        LUT3 (Prop_lut3_I2_O)        0.150     9.810 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=2, routed)           0.857    10.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    10.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.009    11.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.771 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.990 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.444    13.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X102Y72        LUT3 (Prop_lut3_I0_O)        0.295    13.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           0.599    14.329    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X102Y73        LUT5 (Prop_lut5_I4_O)        0.150    14.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.050    15.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.348    15.876 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.876    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.274 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.608 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/O[1]
                         net (fo=10, routed)          1.301    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_6
    SLICE_X104Y80        LUT3 (Prop_lut3_I1_O)        0.303    18.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.786    18.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.402 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.725 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/O[1]
                         net (fo=3, routed)           1.119    20.845    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_6
    SLICE_X103Y79        LUT4 (Prop_lut4_I2_O)        0.306    21.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138/O
                         net (fo=1, routed)           0.000    21.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.552 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.118    23.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.124    23.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.873    24.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I2_O)        0.124    24.132 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.730    24.862    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.124    24.986 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          2.235    27.221    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y81        LUT2 (Prop_lut2_I1_O)        0.146    27.367 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10/O
                         net (fo=1, routed)           0.800    28.167    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10_n_0
    SLICE_X100Y83        LUT4 (Prop_lut4_I1_O)        0.328    28.495 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    28.495    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.875 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.875    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X100Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.198 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[1]
                         net (fo=3, routed)           0.951    30.149    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_6
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.306    30.455 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7/O
                         net (fo=1, routed)           0.000    30.455    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.988 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.988    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.303 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[3]
                         net (fo=6, routed)           1.171    32.474    design_1_i/TEMP_positie_peddels/U0/position_y_10[15]
    SLICE_X96Y88         LUT2 (Prop_lut2_I0_O)        0.307    32.781 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.781    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.157 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.157    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.274    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.705    35.198    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.295    35.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.043 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.043    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.377 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1/O[1]
                         net (fo=2, routed)           0.811    37.188    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1_n_6
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.329    37.517 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.958    38.476    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.332    38.808 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    38.808    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.232 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           1.247    40.479    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X97Y84         LUT4 (Prop_lut4_I2_O)        0.303    40.782 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.782    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    41.273 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.999    42.271    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y89         LUT3 (Prop_lut3_I2_O)        0.329    42.600 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.843    43.444    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.124    43.568 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.408    44.975    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X94Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    45.371 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.371    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.812    46.506    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.306    46.812 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.812    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.362 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.362    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.633 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.186    48.819    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.373    49.192 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    49.570    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I4_O)        0.124    49.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          2.503    52.198    design_1_i/score_counter_0/U0/side_touch
    SLICE_X109Y82        LUT2 (Prop_lut2_I0_O)        0.152    52.350 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.436    52.786    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I0_O)        0.326    53.112 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.263    53.375    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.124    53.499 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.493    53.992    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X109Y81        FDRE                                         r  design_1_i/score_counter_0/U0/score_right_u_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_right_u_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.992ns  (logic 21.232ns (39.324%)  route 32.760ns (60.676%))
  Logic Levels:           60  (CARRY4=31 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=5 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X106Y74        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.132     1.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X105Y75        LUT1 (Prop_lut1_I0_O)        0.124     1.986 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.536 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.536    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.697     3.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020     7.814 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[4]
                         net (fo=19, routed)          1.846     9.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_101
    SLICE_X104Y73        LUT3 (Prop_lut3_I2_O)        0.150     9.810 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=2, routed)           0.857    10.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    10.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.009    11.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.771 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.990 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.444    13.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X102Y72        LUT3 (Prop_lut3_I0_O)        0.295    13.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           0.599    14.329    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X102Y73        LUT5 (Prop_lut5_I4_O)        0.150    14.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.050    15.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.348    15.876 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.876    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.274 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.608 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/O[1]
                         net (fo=10, routed)          1.301    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_6
    SLICE_X104Y80        LUT3 (Prop_lut3_I1_O)        0.303    18.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.786    18.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.402 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.725 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/O[1]
                         net (fo=3, routed)           1.119    20.845    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_6
    SLICE_X103Y79        LUT4 (Prop_lut4_I2_O)        0.306    21.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138/O
                         net (fo=1, routed)           0.000    21.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.552 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.118    23.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.124    23.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.873    24.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I2_O)        0.124    24.132 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.730    24.862    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.124    24.986 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          2.235    27.221    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y81        LUT2 (Prop_lut2_I1_O)        0.146    27.367 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10/O
                         net (fo=1, routed)           0.800    28.167    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10_n_0
    SLICE_X100Y83        LUT4 (Prop_lut4_I1_O)        0.328    28.495 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    28.495    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.875 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.875    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X100Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.198 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[1]
                         net (fo=3, routed)           0.951    30.149    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_6
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.306    30.455 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7/O
                         net (fo=1, routed)           0.000    30.455    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.988 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.988    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.303 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[3]
                         net (fo=6, routed)           1.171    32.474    design_1_i/TEMP_positie_peddels/U0/position_y_10[15]
    SLICE_X96Y88         LUT2 (Prop_lut2_I0_O)        0.307    32.781 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.781    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.157 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.157    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.274    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.705    35.198    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.295    35.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.043 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.043    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.377 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1/O[1]
                         net (fo=2, routed)           0.811    37.188    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1_n_6
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.329    37.517 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.958    38.476    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.332    38.808 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    38.808    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.232 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           1.247    40.479    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X97Y84         LUT4 (Prop_lut4_I2_O)        0.303    40.782 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.782    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    41.273 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.999    42.271    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y89         LUT3 (Prop_lut3_I2_O)        0.329    42.600 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.843    43.444    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.124    43.568 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.408    44.975    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X94Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    45.371 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.371    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.812    46.506    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.306    46.812 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.812    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.362 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.362    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.633 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.186    48.819    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.373    49.192 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    49.570    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I4_O)        0.124    49.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          2.503    52.198    design_1_i/score_counter_0/U0/side_touch
    SLICE_X109Y82        LUT2 (Prop_lut2_I0_O)        0.152    52.350 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.436    52.786    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I0_O)        0.326    53.112 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.263    53.375    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.124    53.499 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.493    53.992    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X109Y81        FDRE                                         r  design_1_i/score_counter_0/U0/score_right_u_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_right_u_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.992ns  (logic 21.232ns (39.324%)  route 32.760ns (60.676%))
  Logic Levels:           60  (CARRY4=31 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=5 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X106Y74        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.132     1.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X105Y75        LUT1 (Prop_lut1_I0_O)        0.124     1.986 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.536 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.536    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.697     3.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020     7.814 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[4]
                         net (fo=19, routed)          1.846     9.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_101
    SLICE_X104Y73        LUT3 (Prop_lut3_I2_O)        0.150     9.810 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=2, routed)           0.857    10.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    10.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.009    11.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.771 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.990 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.444    13.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X102Y72        LUT3 (Prop_lut3_I0_O)        0.295    13.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           0.599    14.329    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X102Y73        LUT5 (Prop_lut5_I4_O)        0.150    14.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.050    15.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.348    15.876 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.876    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.274 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.608 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/O[1]
                         net (fo=10, routed)          1.301    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_6
    SLICE_X104Y80        LUT3 (Prop_lut3_I1_O)        0.303    18.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.786    18.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.402 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.725 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/O[1]
                         net (fo=3, routed)           1.119    20.845    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_6
    SLICE_X103Y79        LUT4 (Prop_lut4_I2_O)        0.306    21.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138/O
                         net (fo=1, routed)           0.000    21.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.552 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.118    23.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.124    23.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.873    24.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I2_O)        0.124    24.132 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.730    24.862    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.124    24.986 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          2.235    27.221    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y81        LUT2 (Prop_lut2_I1_O)        0.146    27.367 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10/O
                         net (fo=1, routed)           0.800    28.167    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10_n_0
    SLICE_X100Y83        LUT4 (Prop_lut4_I1_O)        0.328    28.495 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    28.495    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.875 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.875    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X100Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.198 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[1]
                         net (fo=3, routed)           0.951    30.149    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_6
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.306    30.455 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7/O
                         net (fo=1, routed)           0.000    30.455    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.988 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.988    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.303 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[3]
                         net (fo=6, routed)           1.171    32.474    design_1_i/TEMP_positie_peddels/U0/position_y_10[15]
    SLICE_X96Y88         LUT2 (Prop_lut2_I0_O)        0.307    32.781 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.781    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.157 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.157    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.274    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.705    35.198    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.295    35.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.043 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.043    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.377 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1/O[1]
                         net (fo=2, routed)           0.811    37.188    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1_n_6
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.329    37.517 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.958    38.476    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.332    38.808 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    38.808    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.232 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           1.247    40.479    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X97Y84         LUT4 (Prop_lut4_I2_O)        0.303    40.782 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.782    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    41.273 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.999    42.271    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y89         LUT3 (Prop_lut3_I2_O)        0.329    42.600 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.843    43.444    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.124    43.568 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.408    44.975    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X94Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    45.371 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.371    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.812    46.506    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.306    46.812 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.812    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.362 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.362    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.633 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.186    48.819    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.373    49.192 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    49.570    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I4_O)        0.124    49.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          2.503    52.198    design_1_i/score_counter_0/U0/side_touch
    SLICE_X109Y82        LUT2 (Prop_lut2_I0_O)        0.152    52.350 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.436    52.786    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I0_O)        0.326    53.112 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.263    53.375    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.124    53.499 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.493    53.992    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X109Y81        FDRE                                         r  design_1_i/score_counter_0/U0/score_right_u_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_right_u_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.992ns  (logic 21.232ns (39.324%)  route 32.760ns (60.676%))
  Logic Levels:           60  (CARRY4=31 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=5 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X106Y74        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.132     1.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X105Y75        LUT1 (Prop_lut1_I0_O)        0.124     1.986 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.536 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.536    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.697     3.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020     7.814 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[4]
                         net (fo=19, routed)          1.846     9.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_101
    SLICE_X104Y73        LUT3 (Prop_lut3_I2_O)        0.150     9.810 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=2, routed)           0.857    10.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    10.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.009    11.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.771 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.990 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.444    13.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X102Y72        LUT3 (Prop_lut3_I0_O)        0.295    13.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           0.599    14.329    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X102Y73        LUT5 (Prop_lut5_I4_O)        0.150    14.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.050    15.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.348    15.876 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.876    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.274 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.608 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/O[1]
                         net (fo=10, routed)          1.301    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_6
    SLICE_X104Y80        LUT3 (Prop_lut3_I1_O)        0.303    18.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.786    18.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.402 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.725 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/O[1]
                         net (fo=3, routed)           1.119    20.845    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_6
    SLICE_X103Y79        LUT4 (Prop_lut4_I2_O)        0.306    21.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138/O
                         net (fo=1, routed)           0.000    21.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.552 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.118    23.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.124    23.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.873    24.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I2_O)        0.124    24.132 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.730    24.862    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.124    24.986 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          2.235    27.221    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y81        LUT2 (Prop_lut2_I1_O)        0.146    27.367 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10/O
                         net (fo=1, routed)           0.800    28.167    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10_n_0
    SLICE_X100Y83        LUT4 (Prop_lut4_I1_O)        0.328    28.495 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    28.495    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.875 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.875    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X100Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.198 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[1]
                         net (fo=3, routed)           0.951    30.149    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_6
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.306    30.455 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7/O
                         net (fo=1, routed)           0.000    30.455    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.988 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.988    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.303 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[3]
                         net (fo=6, routed)           1.171    32.474    design_1_i/TEMP_positie_peddels/U0/position_y_10[15]
    SLICE_X96Y88         LUT2 (Prop_lut2_I0_O)        0.307    32.781 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.781    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.157 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.157    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.274    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.705    35.198    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.295    35.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.043 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.043    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.377 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1/O[1]
                         net (fo=2, routed)           0.811    37.188    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1_n_6
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.329    37.517 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.958    38.476    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.332    38.808 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    38.808    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.232 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           1.247    40.479    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X97Y84         LUT4 (Prop_lut4_I2_O)        0.303    40.782 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.782    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    41.273 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.999    42.271    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y89         LUT3 (Prop_lut3_I2_O)        0.329    42.600 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.843    43.444    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.124    43.568 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.408    44.975    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X94Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    45.371 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.371    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.812    46.506    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.306    46.812 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.812    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.362 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.362    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.633 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.186    48.819    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.373    49.192 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    49.570    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I4_O)        0.124    49.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          2.503    52.198    design_1_i/score_counter_0/U0/side_touch
    SLICE_X109Y82        LUT2 (Prop_lut2_I0_O)        0.152    52.350 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.436    52.786    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I0_O)        0.326    53.112 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.263    53.375    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.124    53.499 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.493    53.992    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X109Y81        FDRE                                         r  design_1_i/score_counter_0/U0/score_right_u_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_left_u_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.851ns  (logic 21.232ns (39.427%)  route 32.619ns (60.573%))
  Logic Levels:           60  (CARRY4=31 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=5 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X106Y74        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.132     1.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X105Y75        LUT1 (Prop_lut1_I0_O)        0.124     1.986 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.536 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.536    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.697     3.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020     7.814 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[4]
                         net (fo=19, routed)          1.846     9.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_101
    SLICE_X104Y73        LUT3 (Prop_lut3_I2_O)        0.150     9.810 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=2, routed)           0.857    10.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    10.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.009    11.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.771 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.990 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.444    13.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X102Y72        LUT3 (Prop_lut3_I0_O)        0.295    13.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           0.599    14.329    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X102Y73        LUT5 (Prop_lut5_I4_O)        0.150    14.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.050    15.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.348    15.876 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.876    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.274 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.608 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/O[1]
                         net (fo=10, routed)          1.301    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_6
    SLICE_X104Y80        LUT3 (Prop_lut3_I1_O)        0.303    18.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.786    18.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.402 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.725 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/O[1]
                         net (fo=3, routed)           1.119    20.845    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_6
    SLICE_X103Y79        LUT4 (Prop_lut4_I2_O)        0.306    21.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138/O
                         net (fo=1, routed)           0.000    21.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.552 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.118    23.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.124    23.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.873    24.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I2_O)        0.124    24.132 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.730    24.862    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.124    24.986 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          2.235    27.221    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y81        LUT2 (Prop_lut2_I1_O)        0.146    27.367 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10/O
                         net (fo=1, routed)           0.800    28.167    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10_n_0
    SLICE_X100Y83        LUT4 (Prop_lut4_I1_O)        0.328    28.495 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    28.495    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.875 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.875    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X100Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.198 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[1]
                         net (fo=3, routed)           0.951    30.149    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_6
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.306    30.455 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7/O
                         net (fo=1, routed)           0.000    30.455    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.988 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.988    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.303 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[3]
                         net (fo=6, routed)           1.171    32.474    design_1_i/TEMP_positie_peddels/U0/position_y_10[15]
    SLICE_X96Y88         LUT2 (Prop_lut2_I0_O)        0.307    32.781 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.781    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.157 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.157    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.274    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.705    35.198    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.295    35.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.043 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.043    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.377 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1/O[1]
                         net (fo=2, routed)           0.811    37.188    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1_n_6
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.329    37.517 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.958    38.476    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.332    38.808 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    38.808    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.232 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           1.247    40.479    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X97Y84         LUT4 (Prop_lut4_I2_O)        0.303    40.782 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.782    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    41.273 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.999    42.271    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y89         LUT3 (Prop_lut3_I2_O)        0.329    42.600 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.843    43.444    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.124    43.568 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.408    44.975    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X94Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    45.371 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.371    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.812    46.506    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.306    46.812 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.812    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.362 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.362    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.633 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.186    48.819    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.373    49.192 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    49.570    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I4_O)        0.124    49.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          2.503    52.198    design_1_i/score_counter_0/U0/side_touch
    SLICE_X109Y82        LUT2 (Prop_lut2_I0_O)        0.152    52.350 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.436    52.786    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I0_O)        0.326    53.112 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.263    53.375    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.124    53.499 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.352    53.851    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X109Y83        FDRE                                         r  design_1_i/score_counter_0/U0/score_left_u_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_left_u_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.851ns  (logic 21.232ns (39.427%)  route 32.619ns (60.573%))
  Logic Levels:           60  (CARRY4=31 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=5 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X106Y74        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.132     1.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X105Y75        LUT1 (Prop_lut1_I0_O)        0.124     1.986 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.536 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.536    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.697     3.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020     7.814 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[4]
                         net (fo=19, routed)          1.846     9.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_101
    SLICE_X104Y73        LUT3 (Prop_lut3_I2_O)        0.150     9.810 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=2, routed)           0.857    10.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    10.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.009    11.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.771 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.990 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.444    13.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X102Y72        LUT3 (Prop_lut3_I0_O)        0.295    13.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           0.599    14.329    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X102Y73        LUT5 (Prop_lut5_I4_O)        0.150    14.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.050    15.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.348    15.876 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.876    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.274 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.608 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/O[1]
                         net (fo=10, routed)          1.301    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_6
    SLICE_X104Y80        LUT3 (Prop_lut3_I1_O)        0.303    18.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.786    18.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.402 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.725 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/O[1]
                         net (fo=3, routed)           1.119    20.845    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_6
    SLICE_X103Y79        LUT4 (Prop_lut4_I2_O)        0.306    21.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138/O
                         net (fo=1, routed)           0.000    21.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.552 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.118    23.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.124    23.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.873    24.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I2_O)        0.124    24.132 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.730    24.862    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.124    24.986 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          2.235    27.221    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y81        LUT2 (Prop_lut2_I1_O)        0.146    27.367 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10/O
                         net (fo=1, routed)           0.800    28.167    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10_n_0
    SLICE_X100Y83        LUT4 (Prop_lut4_I1_O)        0.328    28.495 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    28.495    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.875 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.875    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X100Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.198 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[1]
                         net (fo=3, routed)           0.951    30.149    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_6
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.306    30.455 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7/O
                         net (fo=1, routed)           0.000    30.455    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.988 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.988    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.303 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[3]
                         net (fo=6, routed)           1.171    32.474    design_1_i/TEMP_positie_peddels/U0/position_y_10[15]
    SLICE_X96Y88         LUT2 (Prop_lut2_I0_O)        0.307    32.781 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.781    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.157 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.157    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.274    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.705    35.198    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.295    35.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.043 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.043    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.377 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1/O[1]
                         net (fo=2, routed)           0.811    37.188    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1_n_6
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.329    37.517 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.958    38.476    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.332    38.808 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    38.808    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.232 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           1.247    40.479    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X97Y84         LUT4 (Prop_lut4_I2_O)        0.303    40.782 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.782    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    41.273 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.999    42.271    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y89         LUT3 (Prop_lut3_I2_O)        0.329    42.600 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.843    43.444    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.124    43.568 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.408    44.975    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X94Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    45.371 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.371    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.812    46.506    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.306    46.812 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.812    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.362 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.362    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.633 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.186    48.819    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.373    49.192 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    49.570    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I4_O)        0.124    49.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          2.503    52.198    design_1_i/score_counter_0/U0/side_touch
    SLICE_X109Y82        LUT2 (Prop_lut2_I0_O)        0.152    52.350 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.436    52.786    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I0_O)        0.326    53.112 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.263    53.375    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.124    53.499 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.352    53.851    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X109Y83        FDRE                                         r  design_1_i/score_counter_0/U0/score_left_u_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_left_u_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.851ns  (logic 21.232ns (39.427%)  route 32.619ns (60.573%))
  Logic Levels:           60  (CARRY4=31 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=5 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X106Y74        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.132     1.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X105Y75        LUT1 (Prop_lut1_I0_O)        0.124     1.986 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.536 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.536    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.697     3.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020     7.814 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[4]
                         net (fo=19, routed)          1.846     9.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_101
    SLICE_X104Y73        LUT3 (Prop_lut3_I2_O)        0.150     9.810 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=2, routed)           0.857    10.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    10.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.009    11.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.771 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.990 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.444    13.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X102Y72        LUT3 (Prop_lut3_I0_O)        0.295    13.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           0.599    14.329    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X102Y73        LUT5 (Prop_lut5_I4_O)        0.150    14.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.050    15.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.348    15.876 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.876    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.274 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.608 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/O[1]
                         net (fo=10, routed)          1.301    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_6
    SLICE_X104Y80        LUT3 (Prop_lut3_I1_O)        0.303    18.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.786    18.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.402 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.725 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/O[1]
                         net (fo=3, routed)           1.119    20.845    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_6
    SLICE_X103Y79        LUT4 (Prop_lut4_I2_O)        0.306    21.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138/O
                         net (fo=1, routed)           0.000    21.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.552 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.118    23.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.124    23.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.873    24.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I2_O)        0.124    24.132 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.730    24.862    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.124    24.986 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          2.235    27.221    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y81        LUT2 (Prop_lut2_I1_O)        0.146    27.367 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10/O
                         net (fo=1, routed)           0.800    28.167    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10_n_0
    SLICE_X100Y83        LUT4 (Prop_lut4_I1_O)        0.328    28.495 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    28.495    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.875 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.875    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X100Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.198 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[1]
                         net (fo=3, routed)           0.951    30.149    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_6
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.306    30.455 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7/O
                         net (fo=1, routed)           0.000    30.455    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.988 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.988    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.303 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[3]
                         net (fo=6, routed)           1.171    32.474    design_1_i/TEMP_positie_peddels/U0/position_y_10[15]
    SLICE_X96Y88         LUT2 (Prop_lut2_I0_O)        0.307    32.781 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.781    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.157 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.157    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.274    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.705    35.198    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.295    35.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.043 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.043    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.377 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1/O[1]
                         net (fo=2, routed)           0.811    37.188    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1_n_6
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.329    37.517 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.958    38.476    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.332    38.808 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    38.808    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.232 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           1.247    40.479    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X97Y84         LUT4 (Prop_lut4_I2_O)        0.303    40.782 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.782    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    41.273 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.999    42.271    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y89         LUT3 (Prop_lut3_I2_O)        0.329    42.600 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.843    43.444    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.124    43.568 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.408    44.975    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X94Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    45.371 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.371    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.812    46.506    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.306    46.812 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.812    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.362 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.362    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.633 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.186    48.819    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.373    49.192 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    49.570    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I4_O)        0.124    49.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          2.503    52.198    design_1_i/score_counter_0/U0/side_touch
    SLICE_X109Y82        LUT2 (Prop_lut2_I0_O)        0.152    52.350 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.436    52.786    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I0_O)        0.326    53.112 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.263    53.375    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.124    53.499 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.352    53.851    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X109Y83        FDRE                                         r  design_1_i/score_counter_0/U0/score_left_u_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_left_u_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.851ns  (logic 21.232ns (39.427%)  route 32.619ns (60.573%))
  Logic Levels:           60  (CARRY4=31 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=5 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X106Y74        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.132     1.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X105Y75        LUT1 (Prop_lut1_I0_O)        0.124     1.986 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.536 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.536    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.697     3.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020     7.814 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[4]
                         net (fo=19, routed)          1.846     9.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_101
    SLICE_X104Y73        LUT3 (Prop_lut3_I2_O)        0.150     9.810 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=2, routed)           0.857    10.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    10.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.009    11.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.771 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.990 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.444    13.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X102Y72        LUT3 (Prop_lut3_I0_O)        0.295    13.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           0.599    14.329    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X102Y73        LUT5 (Prop_lut5_I4_O)        0.150    14.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.050    15.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.348    15.876 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.876    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.274 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.608 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/O[1]
                         net (fo=10, routed)          1.301    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_6
    SLICE_X104Y80        LUT3 (Prop_lut3_I1_O)        0.303    18.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.786    18.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.402 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.725 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/O[1]
                         net (fo=3, routed)           1.119    20.845    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_6
    SLICE_X103Y79        LUT4 (Prop_lut4_I2_O)        0.306    21.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138/O
                         net (fo=1, routed)           0.000    21.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.552 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.118    23.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.124    23.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.873    24.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I2_O)        0.124    24.132 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.730    24.862    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.124    24.986 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          2.235    27.221    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y81        LUT2 (Prop_lut2_I1_O)        0.146    27.367 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10/O
                         net (fo=1, routed)           0.800    28.167    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10_n_0
    SLICE_X100Y83        LUT4 (Prop_lut4_I1_O)        0.328    28.495 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    28.495    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.875 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.875    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X100Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.198 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[1]
                         net (fo=3, routed)           0.951    30.149    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_6
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.306    30.455 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7/O
                         net (fo=1, routed)           0.000    30.455    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.988 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.988    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.303 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[3]
                         net (fo=6, routed)           1.171    32.474    design_1_i/TEMP_positie_peddels/U0/position_y_10[15]
    SLICE_X96Y88         LUT2 (Prop_lut2_I0_O)        0.307    32.781 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.781    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.157 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.157    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.274    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.705    35.198    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.295    35.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.043 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.043    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.377 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1/O[1]
                         net (fo=2, routed)           0.811    37.188    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1_n_6
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.329    37.517 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.958    38.476    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.332    38.808 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    38.808    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.232 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           1.247    40.479    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X97Y84         LUT4 (Prop_lut4_I2_O)        0.303    40.782 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.782    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    41.273 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.999    42.271    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y89         LUT3 (Prop_lut3_I2_O)        0.329    42.600 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.843    43.444    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.124    43.568 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.408    44.975    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X94Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    45.371 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.371    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.812    46.506    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.306    46.812 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.812    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.362 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.362    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.633 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.186    48.819    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.373    49.192 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    49.570    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I4_O)        0.124    49.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          2.503    52.198    design_1_i/score_counter_0/U0/side_touch
    SLICE_X109Y82        LUT2 (Prop_lut2_I0_O)        0.152    52.350 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.436    52.786    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I0_O)        0.326    53.112 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.263    53.375    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.124    53.499 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.352    53.851    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X109Y83        FDRE                                         r  design_1_i/score_counter_0/U0/score_left_u_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_pos_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.381ns  (logic 20.878ns (39.112%)  route 32.503ns (60.888%))
  Logic Levels:           59  (CARRY4=31 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=5 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X106Y74        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.132     1.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X105Y75        LUT1 (Prop_lut1_I0_O)        0.124     1.986 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.536 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.536    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.697     3.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020     7.814 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[4]
                         net (fo=19, routed)          1.846     9.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_101
    SLICE_X104Y73        LUT3 (Prop_lut3_I2_O)        0.150     9.810 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=2, routed)           0.857    10.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    10.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.009    11.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.771 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.990 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.444    13.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X102Y72        LUT3 (Prop_lut3_I0_O)        0.295    13.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           0.599    14.329    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X102Y73        LUT5 (Prop_lut5_I4_O)        0.150    14.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.050    15.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.348    15.876 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.876    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.274 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.608 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/O[1]
                         net (fo=10, routed)          1.301    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_6
    SLICE_X104Y80        LUT3 (Prop_lut3_I1_O)        0.303    18.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.786    18.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.402 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.725 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/O[1]
                         net (fo=3, routed)           1.119    20.845    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_6
    SLICE_X103Y79        LUT4 (Prop_lut4_I2_O)        0.306    21.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138/O
                         net (fo=1, routed)           0.000    21.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.552 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.118    23.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.124    23.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.873    24.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I2_O)        0.124    24.132 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.730    24.862    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.124    24.986 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          2.235    27.221    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y81        LUT2 (Prop_lut2_I1_O)        0.146    27.367 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10/O
                         net (fo=1, routed)           0.800    28.167    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10_n_0
    SLICE_X100Y83        LUT4 (Prop_lut4_I1_O)        0.328    28.495 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    28.495    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.875 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.875    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X100Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.198 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[1]
                         net (fo=3, routed)           0.951    30.149    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_6
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.306    30.455 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7/O
                         net (fo=1, routed)           0.000    30.455    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.988 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.988    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.303 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[3]
                         net (fo=6, routed)           1.171    32.474    design_1_i/TEMP_positie_peddels/U0/position_y_10[15]
    SLICE_X96Y88         LUT2 (Prop_lut2_I0_O)        0.307    32.781 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.781    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.157 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.157    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.274    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.705    35.198    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.295    35.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.043 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.043    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.377 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1/O[1]
                         net (fo=2, routed)           0.811    37.188    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1_n_6
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.329    37.517 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.958    38.476    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.332    38.808 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    38.808    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.232 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           1.247    40.479    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X97Y84         LUT4 (Prop_lut4_I2_O)        0.303    40.782 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.782    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    41.273 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.999    42.271    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y89         LUT3 (Prop_lut3_I2_O)        0.329    42.600 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.843    43.444    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.124    43.568 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.408    44.975    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X94Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    45.371 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.371    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.812    46.506    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.306    46.812 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.812    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.362 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.362    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.633 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.186    48.819    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.373    49.192 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    49.570    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I4_O)        0.124    49.694 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.380    51.074    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X108Y96        LUT2 (Prop_lut2_I1_O)        0.124    51.198 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          2.058    53.257    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X93Y92         LUT5 (Prop_lut5_I1_O)        0.124    53.381 r  design_1_i/positie_balletje_0/U0/y_pos[1]_C_i_1/O
                         net (fo=1, routed)           0.000    53.381    design_1_i/positie_balletje_0/U0/y_pos[1]_C_i_1_n_0
    SLICE_X93Y92         FDCE                                         r  design_1_i/positie_balletje_0/U0/y_pos_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.146ns  (logic 20.878ns (39.284%)  route 32.268ns (60.716%))
  Logic Levels:           59  (CARRY4=31 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=5 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X106Y74        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.132     1.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X105Y75        LUT1 (Prop_lut1_I0_O)        0.124     1.986 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.536 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.536    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.697     3.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020     7.814 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[4]
                         net (fo=19, routed)          1.846     9.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_101
    SLICE_X104Y73        LUT3 (Prop_lut3_I2_O)        0.150     9.810 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=2, routed)           0.857    10.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    10.995 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_108_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.009    11.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.771 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.990 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.444    13.434    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X102Y72        LUT3 (Prop_lut3_I0_O)        0.295    13.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           0.599    14.329    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X102Y73        LUT5 (Prop_lut5_I4_O)        0.150    14.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.050    15.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.348    15.876 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.876    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.274 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.608 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/O[1]
                         net (fo=10, routed)          1.301    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_6
    SLICE_X104Y80        LUT3 (Prop_lut3_I1_O)        0.303    18.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170/O
                         net (fo=1, routed)           0.786    18.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_170_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.402 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.402    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_142_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.725 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116/O[1]
                         net (fo=3, routed)           1.119    20.845    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_116_n_6
    SLICE_X103Y79        LUT4 (Prop_lut4_I2_O)        0.306    21.151 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138/O
                         net (fo=1, routed)           0.000    21.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_138_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.552 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    21.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_107_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_80_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           1.118    23.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X104Y80        LUT3 (Prop_lut3_I0_O)        0.124    23.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.873    24.008    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I2_O)        0.124    24.132 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.730    24.862    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X110Y78        LUT6 (Prop_lut6_I4_O)        0.124    24.986 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          2.235    27.221    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y81        LUT2 (Prop_lut2_I1_O)        0.146    27.367 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10/O
                         net (fo=1, routed)           0.800    28.167    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_10_n_0
    SLICE_X100Y83        LUT4 (Prop_lut4_I1_O)        0.328    28.495 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    28.495    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_6_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.875 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.875    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X100Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.198 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[1]
                         net (fo=3, routed)           0.951    30.149    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_6
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.306    30.455 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7/O
                         net (fo=1, routed)           0.000    30.455    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_7_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.988 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.988    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.303 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[3]
                         net (fo=6, routed)           1.171    32.474    design_1_i/TEMP_positie_peddels/U0/position_y_10[15]
    SLICE_X96Y88         LUT2 (Prop_lut2_I0_O)        0.307    32.781 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.781    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_1_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.157 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.157    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X96Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.274    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X96Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.705    35.198    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.295    35.493 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_i_3_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.043 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.043    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__0_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.377 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1/O[1]
                         net (fo=2, routed)           0.811    37.188    design_1_i/TEMP_positie_peddels/U0/position_y_1__88_carry__1_n_6
    SLICE_X97Y87         LUT3 (Prop_lut3_I1_O)        0.329    37.517 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.958    38.476    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.332    38.808 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    38.808    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X97Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.232 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           1.247    40.479    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X97Y84         LUT4 (Prop_lut4_I2_O)        0.303    40.782 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.782    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    41.273 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.999    42.271    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y89         LUT3 (Prop_lut3_I2_O)        0.329    42.600 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.843    43.444    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.124    43.568 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.408    44.975    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X94Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    45.371 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.371    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.694 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.812    46.506    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.306    46.812 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.812    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.362 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.362    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.633 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.186    48.819    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X98Y98         LUT3 (Prop_lut3_I2_O)        0.373    49.192 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    49.570    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I4_O)        0.124    49.694 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.380    51.074    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X108Y96        LUT2 (Prop_lut2_I1_O)        0.124    51.198 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.823    53.022    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X93Y92         LUT5 (Prop_lut5_I1_O)        0.124    53.146 r  design_1_i/positie_balletje_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000    53.146    design_1_i/positie_balletje_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X93Y92         FDCE                                         r  design_1_i/positie_balletje_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vs_reg/C
    SLICE_X106Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vs_reg/Q
                         net (fo=1, routed)           0.065     0.206    design_1_i/beeld_generator_0/U0/vs
    SLICE_X106Y103       FDCE                                         r  design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/VSYNC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/tekenen_balletje/U0/VSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/VSYNC_reg/C
    SLICE_X106Y103       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/beeld_generator_0/U0/VSYNC_reg/Q
                         net (fo=1, routed)           0.106     0.234    design_1_i/tekenen_balletje/U0/VSYNC_i
    SLICE_X108Y103       FDRE                                         r  design_1_i/tekenen_balletje/U0/VSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/hpxl_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hPos_reg[9]/C
    SLICE_X109Y95        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hPos_reg[9]/Q
                         net (fo=7, routed)           0.122     0.263    design_1_i/beeld_generator_0/U0/hPos_reg_n_0_[9]
    SLICE_X109Y94        FDRE                                         r  design_1_i/beeld_generator_0/U0/hpxl_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vpxl_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/vpxl_o_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vpxl_reg[9]/C
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vpxl_reg[9]/Q
                         net (fo=5, routed)           0.122     0.263    design_1_i/tekenen_balletje/U0/vpxl_i[9]
    SLICE_X100Y93        FDRE                                         r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/hpxl_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[0]/C
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[0]/Q
                         net (fo=4, routed)           0.128     0.269    design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_i[0]
    SLICE_X109Y89        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/hpxl_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[1]/C
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[1]/Q
                         net (fo=5, routed)           0.128     0.269    design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_i[1]
    SLICE_X109Y90        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/hpxl_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[2]/C
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[2]/Q
                         net (fo=5, routed)           0.128     0.269    design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_i[2]
    SLICE_X109Y89        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/HSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/HSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/HSYNC_o_reg/C
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/tekenen_balletje/U0/HSYNC_o_reg/Q
                         net (fo=1, routed)           0.112     0.276    design_1_i/TEMP_tekenen_peddel_L/U0/HSYNC_i
    SLICE_X112Y101       FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/HSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/VSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/VSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/VSYNC_o_reg/C
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/tekenen_balletje/U0/VSYNC_o_reg/Q
                         net (fo=1, routed)           0.112     0.276    design_1_i/TEMP_tekenen_peddel_L/U0/VSYNC_i
    SLICE_X108Y103       FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/VSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[7]/C
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[7]/Q
                         net (fo=3, routed)           0.112     0.276    design_1_i/Coor_PixelR_0/U0/CoorR_yboven[7]
    SLICE_X99Y90         FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.835ns  (logic 14.779ns (45.010%)  route 18.056ns (54.990%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.770    -0.946    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.002     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.944 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.766     7.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X101Y66        LUT3 (Prop_lut3_I1_O)        0.152     7.862 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.975     8.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     9.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/O[3]
                         net (fo=2, routed)           1.282    10.938    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.335    11.273 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.296    12.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X97Y68         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/O[2]
                         net (fo=2, routed)           0.816    14.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_5
    SLICE_X94Y68         LUT3 (Prop_lut3_I0_O)        0.335    14.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28/O
                         net (fo=2, routed)           1.002    15.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28_n_0
    SLICE_X94Y69         LUT4 (Prop_lut4_I3_O)        0.355    16.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    16.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.295 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          1.480    18.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.329    19.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.522    20.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    20.952    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.836 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/O[1]
                         net (fo=3, routed)           1.409    23.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_6
    SLICE_X95Y79         LUT3 (Prop_lut3_I2_O)        0.303    23.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.857    24.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I4_O)        0.154    24.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.823    25.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.327    25.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    25.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.159    27.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X91Y76         LUT4 (Prop_lut4_I1_O)        0.306    28.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.029    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.579    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.850 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.615    30.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y74        LUT6 (Prop_lut6_I3_O)        0.373    30.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           1.050    31.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X105Y76        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.794ns  (logic 14.779ns (45.067%)  route 18.015ns (54.933%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.770    -0.946    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.002     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.944 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.766     7.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X101Y66        LUT3 (Prop_lut3_I1_O)        0.152     7.862 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.975     8.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     9.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/O[3]
                         net (fo=2, routed)           1.282    10.938    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.335    11.273 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.296    12.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X97Y68         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/O[2]
                         net (fo=2, routed)           0.816    14.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_5
    SLICE_X94Y68         LUT3 (Prop_lut3_I0_O)        0.335    14.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28/O
                         net (fo=2, routed)           1.002    15.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28_n_0
    SLICE_X94Y69         LUT4 (Prop_lut4_I3_O)        0.355    16.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    16.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.295 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          1.480    18.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.329    19.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.522    20.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    20.952    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.836 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/O[1]
                         net (fo=3, routed)           1.409    23.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_6
    SLICE_X95Y79         LUT3 (Prop_lut3_I2_O)        0.303    23.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.857    24.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I4_O)        0.154    24.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.823    25.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.327    25.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    25.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.159    27.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X91Y76         LUT4 (Prop_lut4_I1_O)        0.306    28.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.029    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.579    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.850 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.391    30.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X106Y74        LUT6 (Prop_lut6_I3_O)        0.373    30.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           1.232    31.847    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X105Y78        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.492ns  (logic 14.779ns (45.486%)  route 17.713ns (54.514%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.770    -0.946    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.002     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.944 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.766     7.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X101Y66        LUT3 (Prop_lut3_I1_O)        0.152     7.862 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.975     8.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     9.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/O[3]
                         net (fo=2, routed)           1.282    10.938    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.335    11.273 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.296    12.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X97Y68         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/O[2]
                         net (fo=2, routed)           0.816    14.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_5
    SLICE_X94Y68         LUT3 (Prop_lut3_I0_O)        0.335    14.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28/O
                         net (fo=2, routed)           1.002    15.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28_n_0
    SLICE_X94Y69         LUT4 (Prop_lut4_I3_O)        0.355    16.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    16.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.295 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          1.480    18.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.329    19.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.522    20.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    20.952    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.836 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/O[1]
                         net (fo=3, routed)           1.409    23.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_6
    SLICE_X95Y79         LUT3 (Prop_lut3_I2_O)        0.303    23.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.857    24.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I4_O)        0.154    24.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.823    25.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.327    25.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    25.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.159    27.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X91Y76         LUT4 (Prop_lut4_I1_O)        0.306    28.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.029    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.579    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.850 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.666    30.516    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X106Y74        LUT6 (Prop_lut6_I4_O)        0.373    30.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.656    31.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X107Y74        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.347ns  (logic 14.779ns (45.688%)  route 17.568ns (54.312%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.770    -0.946    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.002     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.944 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.766     7.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X101Y66        LUT3 (Prop_lut3_I1_O)        0.152     7.862 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.975     8.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     9.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/O[3]
                         net (fo=2, routed)           1.282    10.938    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.335    11.273 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.296    12.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X97Y68         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/O[2]
                         net (fo=2, routed)           0.816    14.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_5
    SLICE_X94Y68         LUT3 (Prop_lut3_I0_O)        0.335    14.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28/O
                         net (fo=2, routed)           1.002    15.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28_n_0
    SLICE_X94Y69         LUT4 (Prop_lut4_I3_O)        0.355    16.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    16.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.295 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          1.480    18.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.329    19.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.522    20.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    20.952    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.836 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/O[1]
                         net (fo=3, routed)           1.409    23.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_6
    SLICE_X95Y79         LUT3 (Prop_lut3_I2_O)        0.303    23.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.857    24.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I4_O)        0.154    24.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.823    25.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.327    25.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    25.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.159    27.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X91Y76         LUT4 (Prop_lut4_I1_O)        0.306    28.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.029    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.579    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.850 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.474    30.324    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y73        LUT6 (Prop_lut6_I4_O)        0.373    30.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.704    31.401    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X106Y74        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.336ns  (logic 14.779ns (45.705%)  route 17.557ns (54.295%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.770    -0.946    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.002     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.944 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.766     7.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X101Y66        LUT3 (Prop_lut3_I1_O)        0.152     7.862 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.975     8.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     9.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/O[3]
                         net (fo=2, routed)           1.282    10.938    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.335    11.273 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.296    12.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X97Y68         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/O[2]
                         net (fo=2, routed)           0.816    14.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_5
    SLICE_X94Y68         LUT3 (Prop_lut3_I0_O)        0.335    14.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28/O
                         net (fo=2, routed)           1.002    15.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28_n_0
    SLICE_X94Y69         LUT4 (Prop_lut4_I3_O)        0.355    16.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    16.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.295 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          1.480    18.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.329    19.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.522    20.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    20.952    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.836 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/O[1]
                         net (fo=3, routed)           1.409    23.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_6
    SLICE_X95Y79         LUT3 (Prop_lut3_I2_O)        0.303    23.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.857    24.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I4_O)        0.154    24.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.823    25.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.327    25.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    25.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.159    27.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X91Y76         LUT4 (Prop_lut4_I1_O)        0.306    28.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.029    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.579    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.850 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.475    30.325    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y73        LUT6 (Prop_lut6_I4_O)        0.373    30.698 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.691    31.390    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X106Y74        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.291ns  (logic 14.779ns (45.768%)  route 17.512ns (54.232%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.770    -0.946    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.002     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.944 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.766     7.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X101Y66        LUT3 (Prop_lut3_I1_O)        0.152     7.862 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.975     8.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     9.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/O[3]
                         net (fo=2, routed)           1.282    10.938    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.335    11.273 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.296    12.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X97Y68         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/O[2]
                         net (fo=2, routed)           0.816    14.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_5
    SLICE_X94Y68         LUT3 (Prop_lut3_I0_O)        0.335    14.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28/O
                         net (fo=2, routed)           1.002    15.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28_n_0
    SLICE_X94Y69         LUT4 (Prop_lut4_I3_O)        0.355    16.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    16.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.295 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          1.480    18.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.329    19.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.522    20.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    20.952    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.836 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/O[1]
                         net (fo=3, routed)           1.409    23.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_6
    SLICE_X95Y79         LUT3 (Prop_lut3_I2_O)        0.303    23.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.857    24.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I4_O)        0.154    24.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.823    25.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.327    25.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    25.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.159    27.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X91Y76         LUT4 (Prop_lut4_I1_O)        0.306    28.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.029    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.579    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.850 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.516    30.366    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X106Y73        LUT6 (Prop_lut6_I4_O)        0.373    30.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.605    31.345    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X106Y74        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.224ns  (logic 14.779ns (45.863%)  route 17.445ns (54.137%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.770    -0.946    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.002     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.944 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.766     7.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X101Y66        LUT3 (Prop_lut3_I1_O)        0.152     7.862 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.975     8.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     9.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/O[3]
                         net (fo=2, routed)           1.282    10.938    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.335    11.273 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.296    12.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X97Y68         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/O[2]
                         net (fo=2, routed)           0.816    14.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_5
    SLICE_X94Y68         LUT3 (Prop_lut3_I0_O)        0.335    14.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28/O
                         net (fo=2, routed)           1.002    15.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28_n_0
    SLICE_X94Y69         LUT4 (Prop_lut4_I3_O)        0.355    16.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    16.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.295 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          1.480    18.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.329    19.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.522    20.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    20.952    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.836 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/O[1]
                         net (fo=3, routed)           1.409    23.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_6
    SLICE_X95Y79         LUT3 (Prop_lut3_I2_O)        0.303    23.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.857    24.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I4_O)        0.154    24.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.823    25.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.327    25.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    25.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.159    27.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X91Y76         LUT4 (Prop_lut4_I1_O)        0.306    28.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.029    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.579    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.850 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.440    30.291    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I3_O)        0.373    30.664 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.614    31.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X105Y73        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.113ns  (logic 14.779ns (46.021%)  route 17.334ns (53.979%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.770    -0.946    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.002     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.944 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.766     7.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X101Y66        LUT3 (Prop_lut3_I1_O)        0.152     7.862 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.975     8.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     9.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/O[3]
                         net (fo=2, routed)           1.282    10.938    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.335    11.273 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.296    12.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X97Y68         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/O[2]
                         net (fo=2, routed)           0.816    14.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_5
    SLICE_X94Y68         LUT3 (Prop_lut3_I0_O)        0.335    14.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28/O
                         net (fo=2, routed)           1.002    15.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28_n_0
    SLICE_X94Y69         LUT4 (Prop_lut4_I3_O)        0.355    16.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    16.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.295 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          1.480    18.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.329    19.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.522    20.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    20.952    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.836 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/O[1]
                         net (fo=3, routed)           1.409    23.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_6
    SLICE_X95Y79         LUT3 (Prop_lut3_I2_O)        0.303    23.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.857    24.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I4_O)        0.154    24.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.823    25.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.327    25.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    25.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.159    27.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X91Y76         LUT4 (Prop_lut4_I1_O)        0.306    28.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.029    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.579    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.850 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.614    30.464    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y72        LUT6 (Prop_lut6_I3_O)        0.373    30.837 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.330    31.167    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X105Y73        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.032ns  (logic 14.779ns (46.139%)  route 17.253ns (53.861%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.770    -0.946    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.002     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.944 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.766     7.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X101Y66        LUT3 (Prop_lut3_I1_O)        0.152     7.862 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.975     8.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     9.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/O[3]
                         net (fo=2, routed)           1.282    10.938    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.335    11.273 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.296    12.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X97Y68         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/O[2]
                         net (fo=2, routed)           0.816    14.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_5
    SLICE_X94Y68         LUT3 (Prop_lut3_I0_O)        0.335    14.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28/O
                         net (fo=2, routed)           1.002    15.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28_n_0
    SLICE_X94Y69         LUT4 (Prop_lut4_I3_O)        0.355    16.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    16.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.295 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          1.480    18.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.329    19.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.522    20.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    20.952    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.836 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/O[1]
                         net (fo=3, routed)           1.409    23.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_6
    SLICE_X95Y79         LUT3 (Prop_lut3_I2_O)        0.303    23.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.857    24.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I4_O)        0.154    24.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.823    25.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.327    25.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    25.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.159    27.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X91Y76         LUT4 (Prop_lut4_I1_O)        0.306    28.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.029    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.579    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.850 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.321    30.172    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X99Y76         LUT6 (Prop_lut6_I3_O)        0.373    30.545 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.541    31.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X99Y78         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.939ns  (logic 14.779ns (46.273%)  route 17.160ns (53.727%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.770    -0.946    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.002     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.944 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.766     7.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X101Y66        LUT3 (Prop_lut3_I1_O)        0.152     7.862 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.975     8.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.818     9.655 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/O[3]
                         net (fo=2, routed)           1.282    10.938    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I0_O)        0.335    11.273 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.296    12.568    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X97Y68         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.444    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.683 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/O[2]
                         net (fo=2, routed)           0.816    14.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_5
    SLICE_X94Y68         LUT3 (Prop_lut3_I0_O)        0.335    14.835 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28/O
                         net (fo=2, routed)           1.002    15.837    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_28_n_0
    SLICE_X94Y69         LUT4 (Prop_lut4_I3_O)        0.355    16.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    16.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_32_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.939    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.295 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          1.480    18.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.329    19.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.522    20.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    20.952    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.502    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.836 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/O[1]
                         net (fo=3, routed)           1.409    23.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_6
    SLICE_X95Y79         LUT3 (Prop_lut3_I2_O)        0.303    23.547 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.857    24.405    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X95Y79         LUT5 (Prop_lut5_I4_O)        0.154    24.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.823    25.382    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.327    25.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    25.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.159    27.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X91Y76         LUT4 (Prop_lut4_I1_O)        0.306    28.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.029    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.579    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.850 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.390    30.240    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.373    30.613 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.379    30.992    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X101Y76        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.418ns (45.711%)  route 0.496ns (54.288%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.597    -1.572    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y82         FDCE (Prop_fdce_C_Q)         0.418    -1.154 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.496    -0.658    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X91Y82         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.023ns  (logic 0.385ns (37.623%)  route 0.638ns (62.377%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.597    -1.572    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y82         FDCE (Prop_fdce_C_Q)         0.385    -1.187 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.638    -0.549    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X90Y78         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.812ns  (logic 0.209ns (25.750%)  route 0.603ns (74.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.600    -0.631    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.467 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.426    -0.041    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.045     0.004 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.176     0.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X101Y78        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.209ns (25.458%)  route 0.612ns (74.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.600    -0.631    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.467 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.423    -0.044    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.045     0.001 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.189     0.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X101Y78        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.834ns  (logic 0.209ns (25.051%)  route 0.625ns (74.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.600    -0.631    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.467 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.509     0.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.045     0.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.116     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X101Y76        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.209ns (23.084%)  route 0.696ns (76.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.600    -0.631    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.467 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.509     0.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X101Y77        LUT6 (Prop_lut6_I5_O)        0.045     0.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.187     0.274    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X103Y78        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.209ns (22.452%)  route 0.722ns (77.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.600    -0.631    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.467 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.533     0.066    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X99Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.189     0.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X99Y78         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.016ns  (logic 0.209ns (20.570%)  route 0.807ns (79.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.600    -0.631    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.467 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.697     0.230    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y72        LUT6 (Prop_lut6_I5_O)        0.045     0.275 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     0.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X105Y73        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.209ns (19.843%)  route 0.844ns (80.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.600    -0.631    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.844     0.377    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.045     0.422 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X105Y73        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.165ns  (logic 0.209ns (17.945%)  route 0.956ns (82.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.600    -0.631    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.467 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.956     0.488    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X106Y73        LUT6 (Prop_lut6_I5_O)        0.045     0.533 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.533    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X106Y73        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.576ns  (logic 1.781ns (20.764%)  route 6.795ns (79.236%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.602     5.134    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124     5.258 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           0.720     5.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     6.103 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.473     8.576    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X87Y90         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.544    -1.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y90         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[20]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.576ns  (logic 1.781ns (20.764%)  route 6.795ns (79.236%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.602     5.134    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124     5.258 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           0.720     5.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     6.103 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.473     8.576    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X87Y90         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.544    -1.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y90         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[21]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.576ns  (logic 1.781ns (20.764%)  route 6.795ns (79.236%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.602     5.134    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124     5.258 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           0.720     5.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     6.103 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.473     8.576    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X87Y90         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.544    -1.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y90         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[22]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.576ns  (logic 1.781ns (20.764%)  route 6.795ns (79.236%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.602     5.134    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124     5.258 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           0.720     5.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     6.103 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.473     8.576    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X87Y90         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.544    -1.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y90         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[23]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.437ns  (logic 1.781ns (21.104%)  route 6.657ns (78.896%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.602     5.134    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124     5.258 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           0.720     5.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     6.103 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.335     8.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X87Y89         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.544    -1.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y89         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[16]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.437ns  (logic 1.781ns (21.104%)  route 6.657ns (78.896%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.602     5.134    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124     5.258 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           0.720     5.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     6.103 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.335     8.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X87Y89         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.544    -1.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y89         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[17]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.437ns  (logic 1.781ns (21.104%)  route 6.657ns (78.896%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.602     5.134    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124     5.258 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           0.720     5.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     6.103 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.335     8.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X87Y89         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.544    -1.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y89         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[18]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.437ns  (logic 1.781ns (21.104%)  route 6.657ns (78.896%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.602     5.134    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124     5.258 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           0.720     5.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     6.103 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.335     8.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X87Y89         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.544    -1.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y89         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[19]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.289ns  (logic 1.781ns (21.482%)  route 6.508ns (78.518%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.602     5.134    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124     5.258 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           0.720     5.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     6.103 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.186     8.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X87Y88         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543    -1.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y88         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[14]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.289ns  (logic 1.781ns (21.482%)  route 6.508ns (78.518%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.602     5.134    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y75        LUT5 (Prop_lut5_I3_O)        0.124     5.258 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           0.720     5.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X106Y76        LUT2 (Prop_lut2_I1_O)        0.124     6.103 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.186     8.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X87Y88         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543    -1.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y88         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.261ns (58.686%)  route 0.184ns (41.314%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X91Y82         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.184     0.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X91Y83         LUT4 (Prop_lut4_I2_O)        0.045     0.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/p_1_in[0]
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.264ns (58.963%)  route 0.184ns (41.037%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X91Y82         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.184     0.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X91Y83         LUT4 (Prop_lut4_I2_O)        0.048     0.448 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.448    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[1]_i_1_n_0
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.261ns (55.616%)  route 0.208ns (44.384%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X91Y82         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.208     0.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X91Y84         LUT4 (Prop_lut4_I2_O)        0.045     0.469 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.469    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[6]_i_1_n_0
    SLICE_X91Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.870    -0.870    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.264ns (55.898%)  route 0.208ns (44.102%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X91Y82         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.208     0.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X91Y84         LUT4 (Prop_lut4_I2_O)        0.048     0.472 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1/O
                         net (fo=1, routed)           0.000     0.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1_n_0
    SLICE_X91Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.870    -0.870    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.261ns (53.311%)  route 0.229ns (46.689%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X91Y82         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.229     0.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X91Y83         LUT4 (Prop_lut4_I2_O)        0.045     0.490 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[4]_i_1_n_0
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.267ns (53.876%)  route 0.229ns (46.124%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X91Y82         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.229     0.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X91Y83         LUT4 (Prop_lut4_I2_O)        0.051     0.496 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.496    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[5]_i_1_n_0
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.259ns (49.929%)  route 0.260ns (50.071%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X91Y82         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.260     0.476    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X91Y83         LUT4 (Prop_lut4_I2_O)        0.043     0.519 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1_n_0
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.261ns (50.121%)  route 0.260ns (49.879%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X91Y82         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.260     0.476    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X91Y83         LUT4 (Prop_lut4_I2_O)        0.045     0.521 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1_n_0
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.261ns (49.318%)  route 0.268ns (50.682%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X91Y82         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.268     0.484    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X92Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.529 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value12_out
    SLICE_X92Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.259ns (47.672%)  route 0.284ns (52.328%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X91Y82         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.284     0.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X91Y84         LUT4 (Prop_lut4_I2_O)        0.043     0.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[9]_i_1_n_0
    SLICE_X91Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.870    -0.870    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/C





