
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

08000000 <_vector_table>:
 8000000:	00 07 00 20 e5 10 00 08 1f 28 00 08 b9 10 00 08     ... .....(......
 8000010:	b9 10 00 08 b9 10 00 08 b9 10 00 08 00 00 00 00     ................
	...
 800002c:	d9 0d 00 08 b9 10 00 08 00 00 00 00 85 0d 00 08     ................
 800003c:	dd 1a 00 08                                         ....

08000040 <_irq_vector_table>:
 8000040:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000050:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000060:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000070:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000080:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000090:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 80000a0:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 80000b0:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 80000c0:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 80000d0:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 80000e0:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 80000f0:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000100:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000110:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000120:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000130:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000140:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000150:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000160:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000170:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000180:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 8000190:	89 0e 00 08 89 0e 00 08 89 0e 00 08 89 0e 00 08     ................
 80001a0:	89 0e 00 08 89 0e 00 08 89 0e 00 08                 ............

Disassembly of section text:

080001ac <__aeabi_uldivmod>:
 80001ac:	b953      	cbnz	r3, 80001c4 <__aeabi_uldivmod+0x18>
 80001ae:	b94a      	cbnz	r2, 80001c4 <__aeabi_uldivmod+0x18>
 80001b0:	2900      	cmp	r1, #0
 80001b2:	bf08      	it	eq
 80001b4:	2800      	cmpeq	r0, #0
 80001b6:	bf1c      	itt	ne
 80001b8:	f04f 31ff 	movne.w	r1, #4294967295
 80001bc:	f04f 30ff 	movne.w	r0, #4294967295
 80001c0:	f000 b80c 	b.w	80001dc <__aeabi_idiv0>
 80001c4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001cc:	f000 f808 	bl	80001e0 <__udivmoddi4>
 80001d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001d8:	b004      	add	sp, #16
 80001da:	4770      	bx	lr

080001dc <__aeabi_idiv0>:
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop

080001e0 <__udivmoddi4>:
 80001e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001e4:	4607      	mov	r7, r0
 80001e6:	468c      	mov	ip, r1
 80001e8:	4608      	mov	r0, r1
 80001ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80001ec:	4615      	mov	r5, r2
 80001ee:	463c      	mov	r4, r7
 80001f0:	4619      	mov	r1, r3
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	f040 80c6 	bne.w	8000384 <__udivmoddi4+0x1a4>
 80001f8:	4282      	cmp	r2, r0
 80001fa:	fab2 f782 	clz	r7, r2
 80001fe:	d946      	bls.n	800028e <__udivmoddi4+0xae>
 8000200:	b14f      	cbz	r7, 8000216 <__udivmoddi4+0x36>
 8000202:	f1c7 0e20 	rsb	lr, r7, #32
 8000206:	fa24 fe0e 	lsr.w	lr, r4, lr
 800020a:	fa00 f307 	lsl.w	r3, r0, r7
 800020e:	40bd      	lsls	r5, r7
 8000210:	ea4e 0c03 	orr.w	ip, lr, r3
 8000214:	40bc      	lsls	r4, r7
 8000216:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800021a:	fa1f fe85 	uxth.w	lr, r5
 800021e:	fbbc f9f8 	udiv	r9, ip, r8
 8000222:	0c22      	lsrs	r2, r4, #16
 8000224:	fb08 c319 	mls	r3, r8, r9, ip
 8000228:	fb09 fa0e 	mul.w	sl, r9, lr
 800022c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000230:	459a      	cmp	sl, r3
 8000232:	d928      	bls.n	8000286 <__udivmoddi4+0xa6>
 8000234:	18eb      	adds	r3, r5, r3
 8000236:	f109 30ff 	add.w	r0, r9, #4294967295
 800023a:	d204      	bcs.n	8000246 <__udivmoddi4+0x66>
 800023c:	459a      	cmp	sl, r3
 800023e:	d902      	bls.n	8000246 <__udivmoddi4+0x66>
 8000240:	f1a9 0002 	sub.w	r0, r9, #2
 8000244:	442b      	add	r3, r5
 8000246:	eba3 030a 	sub.w	r3, r3, sl
 800024a:	b2a4      	uxth	r4, r4
 800024c:	fbb3 f2f8 	udiv	r2, r3, r8
 8000250:	fb08 3312 	mls	r3, r8, r2, r3
 8000254:	fb02 fe0e 	mul.w	lr, r2, lr
 8000258:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800025c:	45a6      	cmp	lr, r4
 800025e:	d914      	bls.n	800028a <__udivmoddi4+0xaa>
 8000260:	192c      	adds	r4, r5, r4
 8000262:	f102 33ff 	add.w	r3, r2, #4294967295
 8000266:	d203      	bcs.n	8000270 <__udivmoddi4+0x90>
 8000268:	45a6      	cmp	lr, r4
 800026a:	d901      	bls.n	8000270 <__udivmoddi4+0x90>
 800026c:	1e93      	subs	r3, r2, #2
 800026e:	442c      	add	r4, r5
 8000270:	eba4 040e 	sub.w	r4, r4, lr
 8000274:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000278:	b11e      	cbz	r6, 8000282 <__udivmoddi4+0xa2>
 800027a:	40fc      	lsrs	r4, r7
 800027c:	2300      	movs	r3, #0
 800027e:	6034      	str	r4, [r6, #0]
 8000280:	6073      	str	r3, [r6, #4]
 8000282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000286:	4648      	mov	r0, r9
 8000288:	e7dd      	b.n	8000246 <__udivmoddi4+0x66>
 800028a:	4613      	mov	r3, r2
 800028c:	e7f0      	b.n	8000270 <__udivmoddi4+0x90>
 800028e:	b902      	cbnz	r2, 8000292 <__udivmoddi4+0xb2>
 8000290:	deff      	udf	#255	; 0xff
 8000292:	bb87      	cbnz	r7, 80002f6 <__udivmoddi4+0x116>
 8000294:	1a83      	subs	r3, r0, r2
 8000296:	2101      	movs	r1, #1
 8000298:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800029c:	b2aa      	uxth	r2, r5
 800029e:	fbb3 fcfe 	udiv	ip, r3, lr
 80002a2:	0c20      	lsrs	r0, r4, #16
 80002a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002a8:	fb0c f802 	mul.w	r8, ip, r2
 80002ac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002b0:	4598      	cmp	r8, r3
 80002b2:	d963      	bls.n	800037c <__udivmoddi4+0x19c>
 80002b4:	18eb      	adds	r3, r5, r3
 80002b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002ba:	d204      	bcs.n	80002c6 <__udivmoddi4+0xe6>
 80002bc:	4598      	cmp	r8, r3
 80002be:	d902      	bls.n	80002c6 <__udivmoddi4+0xe6>
 80002c0:	f1ac 0002 	sub.w	r0, ip, #2
 80002c4:	442b      	add	r3, r5
 80002c6:	eba3 0308 	sub.w	r3, r3, r8
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	fbb3 fcfe 	udiv	ip, r3, lr
 80002d0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d4:	fb0c f202 	mul.w	r2, ip, r2
 80002d8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002dc:	42a2      	cmp	r2, r4
 80002de:	d94f      	bls.n	8000380 <__udivmoddi4+0x1a0>
 80002e0:	192c      	adds	r4, r5, r4
 80002e2:	f10c 33ff 	add.w	r3, ip, #4294967295
 80002e6:	d204      	bcs.n	80002f2 <__udivmoddi4+0x112>
 80002e8:	42a2      	cmp	r2, r4
 80002ea:	d902      	bls.n	80002f2 <__udivmoddi4+0x112>
 80002ec:	f1ac 0302 	sub.w	r3, ip, #2
 80002f0:	442c      	add	r4, r5
 80002f2:	1aa4      	subs	r4, r4, r2
 80002f4:	e7be      	b.n	8000274 <__udivmoddi4+0x94>
 80002f6:	f1c7 0c20 	rsb	ip, r7, #32
 80002fa:	fa20 f80c 	lsr.w	r8, r0, ip
 80002fe:	fa00 f307 	lsl.w	r3, r0, r7
 8000302:	fa24 fc0c 	lsr.w	ip, r4, ip
 8000306:	40bd      	lsls	r5, r7
 8000308:	ea4c 0203 	orr.w	r2, ip, r3
 800030c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000310:	b2ab      	uxth	r3, r5
 8000312:	fbb8 fcfe 	udiv	ip, r8, lr
 8000316:	0c11      	lsrs	r1, r2, #16
 8000318:	fb0e 801c 	mls	r0, lr, ip, r8
 800031c:	fb0c f903 	mul.w	r9, ip, r3
 8000320:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
 8000324:	4581      	cmp	r9, r0
 8000326:	fa04 f407 	lsl.w	r4, r4, r7
 800032a:	d923      	bls.n	8000374 <__udivmoddi4+0x194>
 800032c:	1828      	adds	r0, r5, r0
 800032e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000332:	d204      	bcs.n	800033e <__udivmoddi4+0x15e>
 8000334:	4581      	cmp	r9, r0
 8000336:	d902      	bls.n	800033e <__udivmoddi4+0x15e>
 8000338:	f1ac 0102 	sub.w	r1, ip, #2
 800033c:	4428      	add	r0, r5
 800033e:	eba0 0009 	sub.w	r0, r0, r9
 8000342:	b292      	uxth	r2, r2
 8000344:	fbb0 fcfe 	udiv	ip, r0, lr
 8000348:	fb0e 001c 	mls	r0, lr, ip, r0
 800034c:	fb0c f803 	mul.w	r8, ip, r3
 8000350:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
 8000354:	4598      	cmp	r8, r3
 8000356:	d90f      	bls.n	8000378 <__udivmoddi4+0x198>
 8000358:	18eb      	adds	r3, r5, r3
 800035a:	f10c 32ff 	add.w	r2, ip, #4294967295
 800035e:	d204      	bcs.n	800036a <__udivmoddi4+0x18a>
 8000360:	4598      	cmp	r8, r3
 8000362:	d902      	bls.n	800036a <__udivmoddi4+0x18a>
 8000364:	f1ac 0202 	sub.w	r2, ip, #2
 8000368:	442b      	add	r3, r5
 800036a:	eba3 0308 	sub.w	r3, r3, r8
 800036e:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8000372:	e791      	b.n	8000298 <__udivmoddi4+0xb8>
 8000374:	4661      	mov	r1, ip
 8000376:	e7e2      	b.n	800033e <__udivmoddi4+0x15e>
 8000378:	4662      	mov	r2, ip
 800037a:	e7f6      	b.n	800036a <__udivmoddi4+0x18a>
 800037c:	4660      	mov	r0, ip
 800037e:	e7a2      	b.n	80002c6 <__udivmoddi4+0xe6>
 8000380:	4663      	mov	r3, ip
 8000382:	e7b6      	b.n	80002f2 <__udivmoddi4+0x112>
 8000384:	4283      	cmp	r3, r0
 8000386:	d905      	bls.n	8000394 <__udivmoddi4+0x1b4>
 8000388:	b10e      	cbz	r6, 800038e <__udivmoddi4+0x1ae>
 800038a:	e9c6 7000 	strd	r7, r0, [r6]
 800038e:	2100      	movs	r1, #0
 8000390:	4608      	mov	r0, r1
 8000392:	e776      	b.n	8000282 <__udivmoddi4+0xa2>
 8000394:	fab3 f183 	clz	r1, r3
 8000398:	b981      	cbnz	r1, 80003bc <__udivmoddi4+0x1dc>
 800039a:	4283      	cmp	r3, r0
 800039c:	d301      	bcc.n	80003a2 <__udivmoddi4+0x1c2>
 800039e:	42ba      	cmp	r2, r7
 80003a0:	d80a      	bhi.n	80003b8 <__udivmoddi4+0x1d8>
 80003a2:	1abc      	subs	r4, r7, r2
 80003a4:	eb60 0303 	sbc.w	r3, r0, r3
 80003a8:	2001      	movs	r0, #1
 80003aa:	469c      	mov	ip, r3
 80003ac:	2e00      	cmp	r6, #0
 80003ae:	d068      	beq.n	8000482 <__udivmoddi4+0x2a2>
 80003b0:	e9c6 4c00 	strd	r4, ip, [r6]
 80003b4:	2100      	movs	r1, #0
 80003b6:	e764      	b.n	8000282 <__udivmoddi4+0xa2>
 80003b8:	4608      	mov	r0, r1
 80003ba:	e7f7      	b.n	80003ac <__udivmoddi4+0x1cc>
 80003bc:	f1c1 0c20 	rsb	ip, r1, #32
 80003c0:	408b      	lsls	r3, r1
 80003c2:	fa22 f40c 	lsr.w	r4, r2, ip
 80003c6:	431c      	orrs	r4, r3
 80003c8:	fa02 f501 	lsl.w	r5, r2, r1
 80003cc:	fa00 f301 	lsl.w	r3, r0, r1
 80003d0:	fa27 f20c 	lsr.w	r2, r7, ip
 80003d4:	fa20 fb0c 	lsr.w	fp, r0, ip
 80003d8:	ea4f 4914 	mov.w	r9, r4, lsr #16
 80003dc:	4313      	orrs	r3, r2
 80003de:	fbbb f8f9 	udiv	r8, fp, r9
 80003e2:	fa1f fe84 	uxth.w	lr, r4
 80003e6:	fb09 bb18 	mls	fp, r9, r8, fp
 80003ea:	0c1a      	lsrs	r2, r3, #16
 80003ec:	fb08 fa0e 	mul.w	sl, r8, lr
 80003f0:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 80003f4:	4592      	cmp	sl, r2
 80003f6:	fa07 f701 	lsl.w	r7, r7, r1
 80003fa:	d93e      	bls.n	800047a <__udivmoddi4+0x29a>
 80003fc:	18a2      	adds	r2, r4, r2
 80003fe:	f108 30ff 	add.w	r0, r8, #4294967295
 8000402:	d204      	bcs.n	800040e <__udivmoddi4+0x22e>
 8000404:	4592      	cmp	sl, r2
 8000406:	d902      	bls.n	800040e <__udivmoddi4+0x22e>
 8000408:	f1a8 0002 	sub.w	r0, r8, #2
 800040c:	4422      	add	r2, r4
 800040e:	eba2 020a 	sub.w	r2, r2, sl
 8000412:	b29b      	uxth	r3, r3
 8000414:	fbb2 f8f9 	udiv	r8, r2, r9
 8000418:	fb09 2218 	mls	r2, r9, r8, r2
 800041c:	fb08 fe0e 	mul.w	lr, r8, lr
 8000420:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8000424:	4596      	cmp	lr, r2
 8000426:	d92a      	bls.n	800047e <__udivmoddi4+0x29e>
 8000428:	18a2      	adds	r2, r4, r2
 800042a:	f108 33ff 	add.w	r3, r8, #4294967295
 800042e:	d204      	bcs.n	800043a <__udivmoddi4+0x25a>
 8000430:	4596      	cmp	lr, r2
 8000432:	d902      	bls.n	800043a <__udivmoddi4+0x25a>
 8000434:	f1a8 0302 	sub.w	r3, r8, #2
 8000438:	4422      	add	r2, r4
 800043a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800043e:	fba0 9305 	umull	r9, r3, r0, r5
 8000442:	eba2 020e 	sub.w	r2, r2, lr
 8000446:	429a      	cmp	r2, r3
 8000448:	46ce      	mov	lr, r9
 800044a:	4698      	mov	r8, r3
 800044c:	d302      	bcc.n	8000454 <__udivmoddi4+0x274>
 800044e:	d106      	bne.n	800045e <__udivmoddi4+0x27e>
 8000450:	454f      	cmp	r7, r9
 8000452:	d204      	bcs.n	800045e <__udivmoddi4+0x27e>
 8000454:	ebb9 0e05 	subs.w	lr, r9, r5
 8000458:	eb63 0804 	sbc.w	r8, r3, r4
 800045c:	3801      	subs	r0, #1
 800045e:	b186      	cbz	r6, 8000482 <__udivmoddi4+0x2a2>
 8000460:	ebb7 030e 	subs.w	r3, r7, lr
 8000464:	eb62 0708 	sbc.w	r7, r2, r8
 8000468:	fa07 fc0c 	lsl.w	ip, r7, ip
 800046c:	40cb      	lsrs	r3, r1
 800046e:	ea4c 0303 	orr.w	r3, ip, r3
 8000472:	40cf      	lsrs	r7, r1
 8000474:	e9c6 3700 	strd	r3, r7, [r6]
 8000478:	e79c      	b.n	80003b4 <__udivmoddi4+0x1d4>
 800047a:	4640      	mov	r0, r8
 800047c:	e7c7      	b.n	800040e <__udivmoddi4+0x22e>
 800047e:	4643      	mov	r3, r8
 8000480:	e7db      	b.n	800043a <__udivmoddi4+0x25a>
 8000482:	4631      	mov	r1, r6
 8000484:	e6fd      	b.n	8000282 <__udivmoddi4+0xa2>
	...

08000488 <main>:

#include <zephyr/zephyr.h>

void main(void)
{
	printk("Hello World! %s\n", CONFIG_BOARD);
 8000488:	4901      	ldr	r1, [pc, #4]	; (8000490 <main+0x8>)
 800048a:	4802      	ldr	r0, [pc, #8]	; (8000494 <main+0xc>)
 800048c:	f002 b947 	b.w	800271e <printk>
 8000490:	0800367e 	.word	0x0800367e
 8000494:	0800368c 	.word	0x0800368c

08000498 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
 8000498:	680b      	ldr	r3, [r1, #0]
 800049a:	3301      	adds	r3, #1
 800049c:	600b      	str	r3, [r1, #0]
	return _char_out(c);
 800049e:	4b01      	ldr	r3, [pc, #4]	; (80004a4 <char_out+0xc>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4718      	bx	r3
 80004a4:	20000000 	.word	0x20000000

080004a8 <__printk_hook_install>:
	_char_out = fn;
 80004a8:	4b01      	ldr	r3, [pc, #4]	; (80004b0 <__printk_hook_install+0x8>)
 80004aa:	6018      	str	r0, [r3, #0]
}
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	20000000 	.word	0x20000000

080004b4 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
 80004b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
 80004b6:	2400      	movs	r4, #0
{
 80004b8:	4602      	mov	r2, r0
 80004ba:	460b      	mov	r3, r1
 * returned from invoking @p out.
 */
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
 80004bc:	9400      	str	r4, [sp, #0]
 80004be:	a903      	add	r1, sp, #12
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <vprintk+0x18>)
		struct out_context ctx = { 0 };
 80004c2:	9403      	str	r4, [sp, #12]
 80004c4:	f000 f804 	bl	80004d0 <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
 80004c8:	b004      	add	sp, #16
 80004ca:	bd10      	pop	{r4, pc}
 80004cc:	08000499 	.word	0x08000499

080004d0 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
 80004d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004d4:	b091      	sub	sp, #68	; 0x44
 80004d6:	468b      	mov	fp, r1
 80004d8:	9002      	str	r0, [sp, #8]
 80004da:	4692      	mov	sl, r2
 80004dc:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
 80004de:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
 80004e0:	f89a 0000 	ldrb.w	r0, [sl]
 80004e4:	b908      	cbnz	r0, 80004ea <z_cbvprintf_impl+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
 80004e6:	4628      	mov	r0, r5
 80004e8:	e363      	b.n	8000bb2 <z_cbvprintf_impl+0x6e2>
		if (*fp != '%') {
 80004ea:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
 80004ec:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
 80004f0:	d007      	beq.n	8000502 <z_cbvprintf_impl+0x32>
			OUTC('%');
 80004f2:	9b02      	ldr	r3, [sp, #8]
 80004f4:	4659      	mov	r1, fp
 80004f6:	4798      	blx	r3
 80004f8:	2800      	cmp	r0, #0
 80004fa:	f2c0 835a 	blt.w	8000bb2 <z_cbvprintf_impl+0x6e2>
 80004fe:	3501      	adds	r5, #1
			break;
 8000500:	e212      	b.n	8000928 <z_cbvprintf_impl+0x458>
		} state = {
 8000502:	2218      	movs	r2, #24
 8000504:	2100      	movs	r1, #0
 8000506:	a80a      	add	r0, sp, #40	; 0x28
 8000508:	f002 f9ab 	bl	8002862 <memset>
	if (*sp == '%') {
 800050c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8000510:	2b25      	cmp	r3, #37	; 0x25
 8000512:	d078      	beq.n	8000606 <z_cbvprintf_impl+0x136>
 8000514:	2200      	movs	r2, #0
 8000516:	4610      	mov	r0, r2
 8000518:	4696      	mov	lr, r2
 800051a:	4694      	mov	ip, r2
 800051c:	4616      	mov	r6, r2
 800051e:	4639      	mov	r1, r7
		switch (*sp) {
 8000520:	f817 3b01 	ldrb.w	r3, [r7], #1
 8000524:	2b2b      	cmp	r3, #43	; 0x2b
 8000526:	f000 809d 	beq.w	8000664 <z_cbvprintf_impl+0x194>
 800052a:	f200 8094 	bhi.w	8000656 <z_cbvprintf_impl+0x186>
 800052e:	2b20      	cmp	r3, #32
 8000530:	f000 809b 	beq.w	800066a <z_cbvprintf_impl+0x19a>
 8000534:	2b23      	cmp	r3, #35	; 0x23
 8000536:	f000 809b 	beq.w	8000670 <z_cbvprintf_impl+0x1a0>
 800053a:	b12e      	cbz	r6, 8000548 <z_cbvprintf_impl+0x78>
 800053c:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
 8000540:	f046 0604 	orr.w	r6, r6, #4
 8000544:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
 8000548:	f1bc 0f00 	cmp.w	ip, #0
 800054c:	d005      	beq.n	800055a <z_cbvprintf_impl+0x8a>
 800054e:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
 8000552:	f046 0608 	orr.w	r6, r6, #8
 8000556:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
 800055a:	f1be 0f00 	cmp.w	lr, #0
 800055e:	d005      	beq.n	800056c <z_cbvprintf_impl+0x9c>
 8000560:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
 8000564:	f046 0610 	orr.w	r6, r6, #16
 8000568:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
 800056c:	b128      	cbz	r0, 800057a <z_cbvprintf_impl+0xaa>
 800056e:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
 8000572:	f040 0020 	orr.w	r0, r0, #32
 8000576:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
 800057a:	b12a      	cbz	r2, 8000588 <z_cbvprintf_impl+0xb8>
 800057c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8000580:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000584:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
 8000588:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 800058c:	f002 0044 	and.w	r0, r2, #68	; 0x44
 8000590:	2844      	cmp	r0, #68	; 0x44
 8000592:	d103      	bne.n	800059c <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
 8000594:	f36f 1286 	bfc	r2, #6, #1
 8000598:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
 800059c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
 80005a0:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
 80005a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80005a6:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
 80005aa:	d17b      	bne.n	80006a4 <z_cbvprintf_impl+0x1d4>
		conv->width_star = true;
 80005ac:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 80005b0:	f042 0201 	orr.w	r2, r2, #1
			++sp;
 80005b4:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
 80005b6:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
 80005ba:	781a      	ldrb	r2, [r3, #0]
 80005bc:	2a2e      	cmp	r2, #46	; 0x2e
 80005be:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 80005c2:	bf0c      	ite	eq
 80005c4:	2101      	moveq	r1, #1
 80005c6:	2100      	movne	r1, #0
 80005c8:	f361 0241 	bfi	r2, r1, #1, #1
 80005cc:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
 80005d0:	d174      	bne.n	80006bc <z_cbvprintf_impl+0x1ec>
	if (*sp == '*') {
 80005d2:	785a      	ldrb	r2, [r3, #1]
 80005d4:	2a2a      	cmp	r2, #42	; 0x2a
 80005d6:	d06a      	beq.n	80006ae <z_cbvprintf_impl+0x1de>
	++sp;
 80005d8:	3301      	adds	r3, #1
	size_t val = 0;
 80005da:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
 80005dc:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
 80005de:	4618      	mov	r0, r3
 80005e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80005e4:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 80005e8:	2f09      	cmp	r7, #9
 80005ea:	f240 808e 	bls.w	800070a <z_cbvprintf_impl+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
 80005ee:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
 80005f2:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
 80005f4:	f3c2 0040 	ubfx	r0, r2, #1, #1
 80005f8:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
 80005fc:	f361 0241 	bfi	r2, r1, #1, #1
 8000600:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
 8000604:	e05a      	b.n	80006bc <z_cbvprintf_impl+0x1ec>
		conv->specifier = *sp++;
 8000606:	f10a 0702 	add.w	r7, sl, #2
 800060a:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
 800060e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8000612:	07d9      	lsls	r1, r3, #31
 8000614:	f140 8149 	bpl.w	80008aa <z_cbvprintf_impl+0x3da>
			width = va_arg(ap, int);
 8000618:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
 800061c:	f1b9 0f00 	cmp.w	r9, #0
 8000620:	da07      	bge.n	8000632 <z_cbvprintf_impl+0x162>
				conv->flag_dash = true;
 8000622:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8000626:	f042 0204 	orr.w	r2, r2, #4
 800062a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
 800062e:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
 8000632:	075a      	lsls	r2, r3, #29
 8000634:	f140 8142 	bpl.w	80008bc <z_cbvprintf_impl+0x3ec>
			int arg = va_arg(ap, int);
 8000638:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
 800063c:	f1b8 0f00 	cmp.w	r8, #0
 8000640:	f280 8141 	bge.w	80008c6 <z_cbvprintf_impl+0x3f6>
				conv->prec_present = false;
 8000644:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8000648:	f36f 0341 	bfc	r3, #1, #1
 800064c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
 8000650:	f04f 38ff 	mov.w	r8, #4294967295
 8000654:	e137      	b.n	80008c6 <z_cbvprintf_impl+0x3f6>
		switch (*sp) {
 8000656:	2b2d      	cmp	r3, #45	; 0x2d
 8000658:	d00c      	beq.n	8000674 <z_cbvprintf_impl+0x1a4>
 800065a:	2b30      	cmp	r3, #48	; 0x30
 800065c:	f47f af6d 	bne.w	800053a <z_cbvprintf_impl+0x6a>
			conv->flag_zero = true;
 8000660:	2201      	movs	r2, #1
	} while (loop);
 8000662:	e75c      	b.n	800051e <z_cbvprintf_impl+0x4e>
			conv->flag_plus = true;
 8000664:	f04f 0c01 	mov.w	ip, #1
 8000668:	e759      	b.n	800051e <z_cbvprintf_impl+0x4e>
			conv->flag_space = true;
 800066a:	f04f 0e01 	mov.w	lr, #1
 800066e:	e756      	b.n	800051e <z_cbvprintf_impl+0x4e>
			conv->flag_hash = true;
 8000670:	2001      	movs	r0, #1
 8000672:	e754      	b.n	800051e <z_cbvprintf_impl+0x4e>
		switch (*sp) {
 8000674:	2601      	movs	r6, #1
 8000676:	e752      	b.n	800051e <z_cbvprintf_impl+0x4e>
		val = 10U * val + *sp++ - '0';
 8000678:	fb0c 0202 	mla	r2, ip, r2, r0
 800067c:	3a30      	subs	r2, #48	; 0x30
 800067e:	4633      	mov	r3, r6
 8000680:	461e      	mov	r6, r3
 8000682:	f816 0b01 	ldrb.w	r0, [r6], #1
 8000686:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 800068a:	2f09      	cmp	r7, #9
 800068c:	d9f4      	bls.n	8000678 <z_cbvprintf_impl+0x1a8>
	if (sp != wp) {
 800068e:	4299      	cmp	r1, r3
 8000690:	d093      	beq.n	80005ba <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
 8000692:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
 8000696:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
 8000698:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
 800069a:	f362 0141 	bfi	r1, r2, #1, #1
 800069e:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
 80006a2:	e78a      	b.n	80005ba <z_cbvprintf_impl+0xea>
 80006a4:	460b      	mov	r3, r1
	size_t val = 0;
 80006a6:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
 80006a8:	f04f 0c0a 	mov.w	ip, #10
 80006ac:	e7e8      	b.n	8000680 <z_cbvprintf_impl+0x1b0>
		conv->prec_star = true;
 80006ae:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 80006b2:	f042 0204 	orr.w	r2, r2, #4
 80006b6:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
 80006ba:	3302      	adds	r3, #2
	switch (*sp) {
 80006bc:	461f      	mov	r7, r3
 80006be:	f817 2b01 	ldrb.w	r2, [r7], #1
 80006c2:	2a6c      	cmp	r2, #108	; 0x6c
 80006c4:	d041      	beq.n	800074a <z_cbvprintf_impl+0x27a>
 80006c6:	d825      	bhi.n	8000714 <z_cbvprintf_impl+0x244>
 80006c8:	2a68      	cmp	r2, #104	; 0x68
 80006ca:	d02b      	beq.n	8000724 <z_cbvprintf_impl+0x254>
 80006cc:	2a6a      	cmp	r2, #106	; 0x6a
 80006ce:	d046      	beq.n	800075e <z_cbvprintf_impl+0x28e>
 80006d0:	2a4c      	cmp	r2, #76	; 0x4c
 80006d2:	d04c      	beq.n	800076e <z_cbvprintf_impl+0x29e>
 80006d4:	461f      	mov	r7, r3
	conv->specifier = *sp++;
 80006d6:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
 80006da:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
 80006de:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
 80006e2:	2a78      	cmp	r2, #120	; 0x78
 80006e4:	f200 80d9 	bhi.w	800089a <z_cbvprintf_impl+0x3ca>
 80006e8:	2a57      	cmp	r2, #87	; 0x57
 80006ea:	d84d      	bhi.n	8000788 <z_cbvprintf_impl+0x2b8>
 80006ec:	2a41      	cmp	r2, #65	; 0x41
 80006ee:	d003      	beq.n	80006f8 <z_cbvprintf_impl+0x228>
 80006f0:	3a45      	subs	r2, #69	; 0x45
 80006f2:	2a02      	cmp	r2, #2
 80006f4:	f200 80d1 	bhi.w	800089a <z_cbvprintf_impl+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
 80006f8:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 80006fc:	2204      	movs	r2, #4
 80006fe:	f362 0302 	bfi	r3, r2, #0, #3
 8000702:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
 8000706:	2301      	movs	r3, #1
			break;
 8000708:	e09e      	b.n	8000848 <z_cbvprintf_impl+0x378>
		val = 10U * val + *sp++ - '0';
 800070a:	fb06 2101 	mla	r1, r6, r1, r2
 800070e:	3930      	subs	r1, #48	; 0x30
 8000710:	4603      	mov	r3, r0
 8000712:	e764      	b.n	80005de <z_cbvprintf_impl+0x10e>
	switch (*sp) {
 8000714:	2a74      	cmp	r2, #116	; 0x74
 8000716:	d026      	beq.n	8000766 <z_cbvprintf_impl+0x296>
 8000718:	2a7a      	cmp	r2, #122	; 0x7a
 800071a:	d1db      	bne.n	80006d4 <z_cbvprintf_impl+0x204>
		conv->length_mod = LENGTH_Z;
 800071c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8000720:	2206      	movs	r2, #6
 8000722:	e00d      	b.n	8000740 <z_cbvprintf_impl+0x270>
		if (*++sp == 'h') {
 8000724:	785a      	ldrb	r2, [r3, #1]
 8000726:	2a68      	cmp	r2, #104	; 0x68
 8000728:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 800072c:	d106      	bne.n	800073c <z_cbvprintf_impl+0x26c>
			conv->length_mod = LENGTH_HH;
 800072e:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
 8000730:	f361 02c6 	bfi	r2, r1, #3, #4
 8000734:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
 8000738:	1c9f      	adds	r7, r3, #2
 800073a:	e7cc      	b.n	80006d6 <z_cbvprintf_impl+0x206>
			conv->length_mod = LENGTH_H;
 800073c:	4613      	mov	r3, r2
 800073e:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
 8000740:	f362 03c6 	bfi	r3, r2, #3, #4
 8000744:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
 8000748:	e7c5      	b.n	80006d6 <z_cbvprintf_impl+0x206>
		if (*++sp == 'l') {
 800074a:	785a      	ldrb	r2, [r3, #1]
 800074c:	2a6c      	cmp	r2, #108	; 0x6c
 800074e:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 8000752:	d101      	bne.n	8000758 <z_cbvprintf_impl+0x288>
			conv->length_mod = LENGTH_LL;
 8000754:	2104      	movs	r1, #4
 8000756:	e7eb      	b.n	8000730 <z_cbvprintf_impl+0x260>
			conv->length_mod = LENGTH_L;
 8000758:	4613      	mov	r3, r2
 800075a:	2203      	movs	r2, #3
 800075c:	e7f0      	b.n	8000740 <z_cbvprintf_impl+0x270>
		conv->length_mod = LENGTH_J;
 800075e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8000762:	2205      	movs	r2, #5
 8000764:	e7ec      	b.n	8000740 <z_cbvprintf_impl+0x270>
		conv->length_mod = LENGTH_T;
 8000766:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 800076a:	2207      	movs	r2, #7
 800076c:	e7e8      	b.n	8000740 <z_cbvprintf_impl+0x270>
		conv->unsupported = true;
 800076e:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
 8000772:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8000776:	f023 0302 	bic.w	r3, r3, #2
 800077a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800077e:	f043 0302 	orr.w	r3, r3, #2
 8000782:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
 8000786:	e7a6      	b.n	80006d6 <z_cbvprintf_impl+0x206>
	switch (conv->specifier) {
 8000788:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
 800078c:	2920      	cmp	r1, #32
 800078e:	f200 8084 	bhi.w	800089a <z_cbvprintf_impl+0x3ca>
 8000792:	a001      	add	r0, pc, #4	; (adr r0, 8000798 <z_cbvprintf_impl+0x2c8>)
 8000794:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8000798:	0800085d 	.word	0x0800085d
 800079c:	0800089b 	.word	0x0800089b
 80007a0:	0800089b 	.word	0x0800089b
 80007a4:	0800089b 	.word	0x0800089b
 80007a8:	0800089b 	.word	0x0800089b
 80007ac:	0800089b 	.word	0x0800089b
 80007b0:	0800089b 	.word	0x0800089b
 80007b4:	0800089b 	.word	0x0800089b
 80007b8:	0800089b 	.word	0x0800089b
 80007bc:	080006f9 	.word	0x080006f9
 80007c0:	0800089b 	.word	0x0800089b
 80007c4:	0800085d 	.word	0x0800085d
 80007c8:	0800081d 	.word	0x0800081d
 80007cc:	080006f9 	.word	0x080006f9
 80007d0:	080006f9 	.word	0x080006f9
 80007d4:	080006f9 	.word	0x080006f9
 80007d8:	0800089b 	.word	0x0800089b
 80007dc:	0800081d 	.word	0x0800081d
 80007e0:	0800089b 	.word	0x0800089b
 80007e4:	0800089b 	.word	0x0800089b
 80007e8:	0800089b 	.word	0x0800089b
 80007ec:	0800089b 	.word	0x0800089b
 80007f0:	08000865 	.word	0x08000865
 80007f4:	0800085d 	.word	0x0800085d
 80007f8:	08000881 	.word	0x08000881
 80007fc:	0800089b 	.word	0x0800089b
 8000800:	0800089b 	.word	0x0800089b
 8000804:	08000881 	.word	0x08000881
 8000808:	0800089b 	.word	0x0800089b
 800080c:	0800085d 	.word	0x0800085d
 8000810:	0800089b 	.word	0x0800089b
 8000814:	0800089b 	.word	0x0800089b
 8000818:	0800085d 	.word	0x0800085d
		conv->specifier_cat = SPECIFIER_SINT;
 800081c:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
 8000820:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
 8000822:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
 8000826:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
 800082a:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
 800082c:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
 8000830:	bf02      	ittt	eq
 8000832:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
 8000836:	f041 0101 	orreq.w	r1, r1, #1
 800083a:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
 800083e:	2a63      	cmp	r2, #99	; 0x63
 8000840:	d131      	bne.n	80008a6 <z_cbvprintf_impl+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
 8000842:	3b00      	subs	r3, #0
 8000844:	bf18      	it	ne
 8000846:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
 8000848:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 800084c:	f3c2 0140 	ubfx	r1, r2, #1, #1
 8000850:	430b      	orrs	r3, r1
 8000852:	f363 0241 	bfi	r2, r3, #1, #1
 8000856:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
 800085a:	e6d8      	b.n	800060e <z_cbvprintf_impl+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
 800085c:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
 8000860:	2002      	movs	r0, #2
 8000862:	e7de      	b.n	8000822 <z_cbvprintf_impl+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
 8000864:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
 8000868:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800086c:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
 8000870:	2103      	movs	r1, #3
 8000872:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
 8000876:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
 8000878:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
 800087c:	4143      	adcs	r3, r0
 800087e:	e7e3      	b.n	8000848 <z_cbvprintf_impl+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
 8000880:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8000884:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
 8000886:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
 800088a:	f361 0202 	bfi	r2, r1, #0, #3
 800088e:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
 8000892:	bf14      	ite	ne
 8000894:	2301      	movne	r3, #1
 8000896:	2300      	moveq	r3, #0
 8000898:	e7d6      	b.n	8000848 <z_cbvprintf_impl+0x378>
		conv->invalid = true;
 800089a:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 800089e:	f043 0301 	orr.w	r3, r3, #1
 80008a2:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
 80008a6:	2300      	movs	r3, #0
 80008a8:	e7ce      	b.n	8000848 <z_cbvprintf_impl+0x378>
		} else if (conv->width_present) {
 80008aa:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
 80008ae:	2a00      	cmp	r2, #0
			width = conv->width_value;
 80008b0:	bfb4      	ite	lt
 80008b2:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
 80008b6:	f04f 39ff 	movge.w	r9, #4294967295
 80008ba:	e6ba      	b.n	8000632 <z_cbvprintf_impl+0x162>
		} else if (conv->prec_present) {
 80008bc:	079b      	lsls	r3, r3, #30
 80008be:	f57f aec7 	bpl.w	8000650 <z_cbvprintf_impl+0x180>
			precision = conv->prec_value;
 80008c2:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
 80008c6:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
 80008ca:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
 80008cc:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
 80008d0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
 80008d4:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
 80008d8:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
 80008da:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
 80008de:	d135      	bne.n	800094c <z_cbvprintf_impl+0x47c>
			switch (length_mod) {
 80008e0:	1ecb      	subs	r3, r1, #3
 80008e2:	2b04      	cmp	r3, #4
 80008e4:	d822      	bhi.n	800092c <z_cbvprintf_impl+0x45c>
 80008e6:	e8df f003 	tbb	[pc, r3]
 80008ea:	0903      	.short	0x0903
 80008ec:	2109      	.short	0x2109
 80008ee:	21          	.byte	0x21
 80008ef:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
 80008f0:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
 80008f4:	17da      	asrs	r2, r3, #31
 80008f6:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
 80008fa:	e006      	b.n	800090a <z_cbvprintf_impl+0x43a>
					(sint_value_type)va_arg(ap, intmax_t);
 80008fc:	3407      	adds	r4, #7
 80008fe:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
 8000902:	e8f4 2302 	ldrd	r2, r3, [r4], #8
 8000906:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
 800090a:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 800090e:	f013 0603 	ands.w	r6, r3, #3
 8000912:	d059      	beq.n	80009c8 <z_cbvprintf_impl+0x4f8>
			OUTS(sp, fp);
 8000914:	9802      	ldr	r0, [sp, #8]
 8000916:	463b      	mov	r3, r7
 8000918:	4652      	mov	r2, sl
 800091a:	4659      	mov	r1, fp
 800091c:	f001 ff5c 	bl	80027d8 <outs>
 8000920:	2800      	cmp	r0, #0
 8000922:	f2c0 8146 	blt.w	8000bb2 <z_cbvprintf_impl+0x6e2>
 8000926:	4405      	add	r5, r0
			continue;
 8000928:	46ba      	mov	sl, r7
 800092a:	e5d9      	b.n	80004e0 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
 800092c:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
 8000930:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
 8000932:	ea4f 72e3 	mov.w	r2, r3, asr #31
 8000936:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
 800093a:	d102      	bne.n	8000942 <z_cbvprintf_impl+0x472>
				value->sint = (signed char)value->sint;
 800093c:	f99d 3028 	ldrsb.w	r3, [sp, #40]	; 0x28
 8000940:	e7d8      	b.n	80008f4 <z_cbvprintf_impl+0x424>
			} else if (length_mod == LENGTH_H) {
 8000942:	2902      	cmp	r1, #2
 8000944:	d1e1      	bne.n	800090a <z_cbvprintf_impl+0x43a>
				value->sint = (short)value->sint;
 8000946:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
 800094a:	e7d3      	b.n	80008f4 <z_cbvprintf_impl+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
 800094c:	2b02      	cmp	r3, #2
 800094e:	d129      	bne.n	80009a4 <z_cbvprintf_impl+0x4d4>
			switch (length_mod) {
 8000950:	1ecb      	subs	r3, r1, #3
 8000952:	2b04      	cmp	r3, #4
 8000954:	d813      	bhi.n	800097e <z_cbvprintf_impl+0x4ae>
 8000956:	e8df f003 	tbb	[pc, r3]
 800095a:	0a03      	.short	0x0a03
 800095c:	120a      	.short	0x120a
 800095e:	12          	.byte	0x12
 800095f:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
 8000960:	6822      	ldr	r2, [r4, #0]
 8000962:	920a      	str	r2, [sp, #40]	; 0x28
 8000964:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
 8000966:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
 8000968:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
 800096a:	4604      	mov	r4, r0
 800096c:	e7cd      	b.n	800090a <z_cbvprintf_impl+0x43a>
					(uint_value_type)va_arg(ap,
 800096e:	1de0      	adds	r0, r4, #7
 8000970:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
 8000974:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8000978:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
 800097c:	e7f5      	b.n	800096a <z_cbvprintf_impl+0x49a>
					(uint_value_type)va_arg(ap, size_t);
 800097e:	f854 3b04 	ldr.w	r3, [r4], #4
 8000982:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
 8000984:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
 8000986:	f04f 0300 	mov.w	r3, #0
 800098a:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
 800098c:	d105      	bne.n	800099a <z_cbvprintf_impl+0x4ca>
				value->uint = (unsigned char)value->uint;
 800098e:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
 8000992:	930a      	str	r3, [sp, #40]	; 0x28
 8000994:	2300      	movs	r3, #0
 8000996:	930b      	str	r3, [sp, #44]	; 0x2c
 8000998:	e7b7      	b.n	800090a <z_cbvprintf_impl+0x43a>
			} else if (length_mod == LENGTH_H) {
 800099a:	2902      	cmp	r1, #2
 800099c:	d1b5      	bne.n	800090a <z_cbvprintf_impl+0x43a>
				value->uint = (unsigned short)value->uint;
 800099e:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
 80009a2:	e7f6      	b.n	8000992 <z_cbvprintf_impl+0x4c2>
		} else if (specifier_cat == SPECIFIER_FP) {
 80009a4:	2b04      	cmp	r3, #4
 80009a6:	d109      	bne.n	80009bc <z_cbvprintf_impl+0x4ec>
					(sint_value_type)va_arg(ap, long long);
 80009a8:	1de3      	adds	r3, r4, #7
 80009aa:	f023 0307 	bic.w	r3, r3, #7
 80009ae:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
 80009b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80009ba:	e7a6      	b.n	800090a <z_cbvprintf_impl+0x43a>
		} else if (specifier_cat == SPECIFIER_PTR) {
 80009bc:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
 80009be:	bf04      	itt	eq
 80009c0:	f854 3b04 	ldreq.w	r3, [r4], #4
 80009c4:	930a      	streq	r3, [sp, #40]	; 0x28
 80009c6:	e7a0      	b.n	800090a <z_cbvprintf_impl+0x43a>
		switch (conv->specifier) {
 80009c8:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 80009cc:	2878      	cmp	r0, #120	; 0x78
 80009ce:	d8ab      	bhi.n	8000928 <z_cbvprintf_impl+0x458>
 80009d0:	2862      	cmp	r0, #98	; 0x62
 80009d2:	d822      	bhi.n	8000a1a <z_cbvprintf_impl+0x54a>
 80009d4:	2825      	cmp	r0, #37	; 0x25
 80009d6:	f43f ad8c 	beq.w	80004f2 <z_cbvprintf_impl+0x22>
 80009da:	2858      	cmp	r0, #88	; 0x58
 80009dc:	d1a4      	bne.n	8000928 <z_cbvprintf_impl+0x458>
			bps = encode_uint(value->uint, conv, buf, bpe);
 80009de:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80009e2:	9300      	str	r3, [sp, #0]
 80009e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80009e8:	ab04      	add	r3, sp, #16
 80009ea:	aa0c      	add	r2, sp, #48	; 0x30
 80009ec:	f001 feae 	bl	800274c <encode_uint>
 80009f0:	4682      	mov	sl, r0
			if (precision >= 0) {
 80009f2:	f1b8 0f00 	cmp.w	r8, #0
 80009f6:	f10d 0026 	add.w	r0, sp, #38	; 0x26
 80009fa:	db0c      	blt.n	8000a16 <z_cbvprintf_impl+0x546>
				conv->flag_zero = false;
 80009fc:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
 8000a00:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
 8000a04:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
 8000a08:	4598      	cmp	r8, r3
				conv->flag_zero = false;
 8000a0a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
 8000a0e:	d902      	bls.n	8000a16 <z_cbvprintf_impl+0x546>
					conv->pad0_value = precision - (int)len;
 8000a10:	eba8 0303 	sub.w	r3, r8, r3
 8000a14:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
 8000a16:	4680      	mov	r8, r0
 8000a18:	e03e      	b.n	8000a98 <z_cbvprintf_impl+0x5c8>
		switch (conv->specifier) {
 8000a1a:	3863      	subs	r0, #99	; 0x63
 8000a1c:	2815      	cmp	r0, #21
 8000a1e:	d883      	bhi.n	8000928 <z_cbvprintf_impl+0x458>
 8000a20:	a201      	add	r2, pc, #4	; (adr r2, 8000a28 <z_cbvprintf_impl+0x558>)
 8000a22:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
 8000a26:	bf00      	nop
 8000a28:	08000aa9 	.word	0x08000aa9
 8000a2c:	08000b0d 	.word	0x08000b0d
 8000a30:	08000929 	.word	0x08000929
 8000a34:	08000929 	.word	0x08000929
 8000a38:	08000929 	.word	0x08000929
 8000a3c:	08000929 	.word	0x08000929
 8000a40:	08000b0d 	.word	0x08000b0d
 8000a44:	08000929 	.word	0x08000929
 8000a48:	08000929 	.word	0x08000929
 8000a4c:	08000929 	.word	0x08000929
 8000a50:	08000929 	.word	0x08000929
 8000a54:	08000b67 	.word	0x08000b67
 8000a58:	08000b35 	.word	0x08000b35
 8000a5c:	08000b39 	.word	0x08000b39
 8000a60:	08000929 	.word	0x08000929
 8000a64:	08000929 	.word	0x08000929
 8000a68:	08000a81 	.word	0x08000a81
 8000a6c:	08000929 	.word	0x08000929
 8000a70:	08000b35 	.word	0x08000b35
 8000a74:	08000929 	.word	0x08000929
 8000a78:	08000929 	.word	0x08000929
 8000a7c:	08000b35 	.word	0x08000b35
			if (precision >= 0) {
 8000a80:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
 8000a84:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
 8000a88:	db0a      	blt.n	8000aa0 <z_cbvprintf_impl+0x5d0>
				len = strnlen(bps, precision);
 8000a8a:	4641      	mov	r1, r8
 8000a8c:	4650      	mov	r0, sl
 8000a8e:	f001 fed4 	bl	800283a <strnlen>
			bpe = bps + len;
 8000a92:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
 8000a96:	2600      	movs	r6, #0
		if (bps == NULL) {
 8000a98:	f1ba 0f00 	cmp.w	sl, #0
 8000a9c:	d10c      	bne.n	8000ab8 <z_cbvprintf_impl+0x5e8>
 8000a9e:	e743      	b.n	8000928 <z_cbvprintf_impl+0x458>
				len = strlen(bps);
 8000aa0:	4650      	mov	r0, sl
 8000aa2:	f001 fec3 	bl	800282c <strlen>
 8000aa6:	e7f4      	b.n	8000a92 <z_cbvprintf_impl+0x5c2>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 8000aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000aaa:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
 8000aae:	2600      	movs	r6, #0
			bps = buf;
 8000ab0:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
 8000ab4:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
 8000ab8:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
 8000abc:	b106      	cbz	r6, 8000ac0 <z_cbvprintf_impl+0x5f0>
			nj_len += 1U;
 8000abe:	3301      	adds	r3, #1
		if (conv->altform_0c) {
 8000ac0:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8000ac4:	06d0      	lsls	r0, r2, #27
 8000ac6:	d568      	bpl.n	8000b9a <z_cbvprintf_impl+0x6ca>
			nj_len += 2U;
 8000ac8:	3302      	adds	r3, #2
		if (conv->pad_fp) {
 8000aca:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
 8000acc:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
 8000ace:	bf48      	it	mi
 8000ad0:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
 8000ad2:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
 8000ad4:	bf48      	it	mi
 8000ad6:	189b      	addmi	r3, r3, r2
		if (width > 0) {
 8000ad8:	f1b9 0f00 	cmp.w	r9, #0
 8000adc:	dd76      	ble.n	8000bcc <z_cbvprintf_impl+0x6fc>
			if (!conv->flag_dash) {
 8000ade:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
 8000ae2:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
 8000ae6:	f3c2 0380 	ubfx	r3, r2, #2, #1
 8000aea:	9303      	str	r3, [sp, #12]
 8000aec:	0753      	lsls	r3, r2, #29
 8000aee:	d46d      	bmi.n	8000bcc <z_cbvprintf_impl+0x6fc>
				if (conv->flag_zero) {
 8000af0:	0650      	lsls	r0, r2, #25
 8000af2:	d561      	bpl.n	8000bb8 <z_cbvprintf_impl+0x6e8>
					if (sign != 0) {
 8000af4:	b146      	cbz	r6, 8000b08 <z_cbvprintf_impl+0x638>
						OUTC(sign);
 8000af6:	9b02      	ldr	r3, [sp, #8]
 8000af8:	4659      	mov	r1, fp
 8000afa:	4630      	mov	r0, r6
 8000afc:	4798      	blx	r3
 8000afe:	2800      	cmp	r0, #0
 8000b00:	db57      	blt.n	8000bb2 <z_cbvprintf_impl+0x6e2>
						sign = 0;
 8000b02:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
 8000b04:	3501      	adds	r5, #1
						sign = 0;
 8000b06:	461e      	mov	r6, r3
					pad = '0';
 8000b08:	2330      	movs	r3, #48	; 0x30
 8000b0a:	e056      	b.n	8000bba <z_cbvprintf_impl+0x6ea>
			if (conv->flag_plus) {
 8000b0c:	071e      	lsls	r6, r3, #28
 8000b0e:	d40f      	bmi.n	8000b30 <z_cbvprintf_impl+0x660>
				sign = ' ';
 8000b10:	f013 0610 	ands.w	r6, r3, #16
 8000b14:	bf18      	it	ne
 8000b16:	2620      	movne	r6, #32
			sint = value->sint;
 8000b18:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	f6bf af5e 	bge.w	80009de <z_cbvprintf_impl+0x50e>
				value->uint = (uint_value_type)-sint;
 8000b22:	4252      	negs	r2, r2
 8000b24:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b28:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
 8000b2c:	262d      	movs	r6, #45	; 0x2d
 8000b2e:	e756      	b.n	80009de <z_cbvprintf_impl+0x50e>
				sign = '+';
 8000b30:	262b      	movs	r6, #43	; 0x2b
 8000b32:	e7f1      	b.n	8000b18 <z_cbvprintf_impl+0x648>
		switch (conv->specifier) {
 8000b34:	2600      	movs	r6, #0
 8000b36:	e752      	b.n	80009de <z_cbvprintf_impl+0x50e>
			if (value->ptr != NULL) {
 8000b38:	980a      	ldr	r0, [sp, #40]	; 0x28
 8000b3a:	b340      	cbz	r0, 8000b8e <z_cbvprintf_impl+0x6be>
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8000b3c:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	aa0c      	add	r2, sp, #48	; 0x30
 8000b44:	ab04      	add	r3, sp, #16
 8000b46:	2100      	movs	r1, #0
 8000b48:	f001 fe00 	bl	800274c <encode_uint>
				conv->altform_0c = true;
 8000b4c:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
 8000b50:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8000b54:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
 8000b58:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8000b5c:	4682      	mov	sl, r0
				conv->altform_0c = true;
 8000b5e:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
 8000b62:	2600      	movs	r6, #0
				goto prec_int_pad0;
 8000b64:	e745      	b.n	80009f2 <z_cbvprintf_impl+0x522>
				store_count(conv, value->ptr, count);
 8000b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
 8000b68:	2907      	cmp	r1, #7
 8000b6a:	f63f aedd 	bhi.w	8000928 <z_cbvprintf_impl+0x458>
 8000b6e:	e8df f001 	tbb	[pc, r1]
 8000b72:	040c      	.short	0x040c
 8000b74:	08080c06 	.word	0x08080c06
 8000b78:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
 8000b7a:	701d      	strb	r5, [r3, #0]
		break;
 8000b7c:	e6d4      	b.n	8000928 <z_cbvprintf_impl+0x458>
		*(short *)dp = (short)count;
 8000b7e:	801d      	strh	r5, [r3, #0]
		break;
 8000b80:	e6d2      	b.n	8000928 <z_cbvprintf_impl+0x458>
		*(intmax_t *)dp = (intmax_t)count;
 8000b82:	17ea      	asrs	r2, r5, #31
 8000b84:	e9c3 5200 	strd	r5, r2, [r3]
		break;
 8000b88:	e6ce      	b.n	8000928 <z_cbvprintf_impl+0x458>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
 8000b8a:	601d      	str	r5, [r3, #0]
		break;
 8000b8c:	e6cc      	b.n	8000928 <z_cbvprintf_impl+0x458>
			bps = "(nil)";
 8000b8e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8000c58 <z_cbvprintf_impl+0x788>
 8000b92:	4606      	mov	r6, r0
			bpe = bps + 5;
 8000b94:	f10a 0805 	add.w	r8, sl, #5
 8000b98:	e78e      	b.n	8000ab8 <z_cbvprintf_impl+0x5e8>
		} else if (conv->altform_0) {
 8000b9a:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
 8000b9c:	bf48      	it	mi
 8000b9e:	3301      	addmi	r3, #1
 8000ba0:	e793      	b.n	8000aca <z_cbvprintf_impl+0x5fa>
					OUTC(pad);
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	9303      	str	r3, [sp, #12]
 8000ba6:	4659      	mov	r1, fp
 8000ba8:	9b02      	ldr	r3, [sp, #8]
 8000baa:	4798      	blx	r3
 8000bac:	2800      	cmp	r0, #0
 8000bae:	9b03      	ldr	r3, [sp, #12]
 8000bb0:	da04      	bge.n	8000bbc <z_cbvprintf_impl+0x6ec>
#undef OUTS
#undef OUTC
}
 8000bb2:	b011      	add	sp, #68	; 0x44
 8000bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
 8000bb8:	2320      	movs	r3, #32
 8000bba:	444d      	add	r5, r9
 8000bbc:	464a      	mov	r2, r9
				while (width-- > 0) {
 8000bbe:	2a00      	cmp	r2, #0
 8000bc0:	eba5 0109 	sub.w	r1, r5, r9
 8000bc4:	f109 39ff 	add.w	r9, r9, #4294967295
 8000bc8:	dceb      	bgt.n	8000ba2 <z_cbvprintf_impl+0x6d2>
 8000bca:	460d      	mov	r5, r1
		if (sign != 0) {
 8000bcc:	b136      	cbz	r6, 8000bdc <z_cbvprintf_impl+0x70c>
			OUTC(sign);
 8000bce:	9b02      	ldr	r3, [sp, #8]
 8000bd0:	4659      	mov	r1, fp
 8000bd2:	4630      	mov	r0, r6
 8000bd4:	4798      	blx	r3
 8000bd6:	2800      	cmp	r0, #0
 8000bd8:	dbeb      	blt.n	8000bb2 <z_cbvprintf_impl+0x6e2>
 8000bda:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
 8000bdc:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 8000be0:	06d9      	lsls	r1, r3, #27
 8000be2:	d401      	bmi.n	8000be8 <z_cbvprintf_impl+0x718>
 8000be4:	071a      	lsls	r2, r3, #28
 8000be6:	d506      	bpl.n	8000bf6 <z_cbvprintf_impl+0x726>
				OUTC('0');
 8000be8:	9b02      	ldr	r3, [sp, #8]
 8000bea:	4659      	mov	r1, fp
 8000bec:	2030      	movs	r0, #48	; 0x30
 8000bee:	4798      	blx	r3
 8000bf0:	2800      	cmp	r0, #0
 8000bf2:	dbde      	blt.n	8000bb2 <z_cbvprintf_impl+0x6e2>
 8000bf4:	3501      	adds	r5, #1
			if (conv->altform_0c) {
 8000bf6:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 8000bfa:	06db      	lsls	r3, r3, #27
 8000bfc:	d507      	bpl.n	8000c0e <z_cbvprintf_impl+0x73e>
				OUTC(conv->specifier);
 8000bfe:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 8000c02:	9b02      	ldr	r3, [sp, #8]
 8000c04:	4659      	mov	r1, fp
 8000c06:	4798      	blx	r3
 8000c08:	2800      	cmp	r0, #0
 8000c0a:	dbd2      	blt.n	8000bb2 <z_cbvprintf_impl+0x6e2>
 8000c0c:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
 8000c0e:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8000c10:	442e      	add	r6, r5
 8000c12:	1b73      	subs	r3, r6, r5
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	dc16      	bgt.n	8000c46 <z_cbvprintf_impl+0x776>
			OUTS(bps, bpe);
 8000c18:	9802      	ldr	r0, [sp, #8]
 8000c1a:	4643      	mov	r3, r8
 8000c1c:	4652      	mov	r2, sl
 8000c1e:	4659      	mov	r1, fp
 8000c20:	f001 fdda 	bl	80027d8 <outs>
 8000c24:	2800      	cmp	r0, #0
 8000c26:	dbc4      	blt.n	8000bb2 <z_cbvprintf_impl+0x6e2>
 8000c28:	4405      	add	r5, r0
		while (width > 0) {
 8000c2a:	44a9      	add	r9, r5
 8000c2c:	eba9 0305 	sub.w	r3, r9, r5
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	f77f ae79 	ble.w	8000928 <z_cbvprintf_impl+0x458>
			OUTC(' ');
 8000c36:	9b02      	ldr	r3, [sp, #8]
 8000c38:	4659      	mov	r1, fp
 8000c3a:	2020      	movs	r0, #32
 8000c3c:	4798      	blx	r3
 8000c3e:	2800      	cmp	r0, #0
 8000c40:	dbb7      	blt.n	8000bb2 <z_cbvprintf_impl+0x6e2>
 8000c42:	3501      	adds	r5, #1
			--width;
 8000c44:	e7f2      	b.n	8000c2c <z_cbvprintf_impl+0x75c>
				OUTC('0');
 8000c46:	9b02      	ldr	r3, [sp, #8]
 8000c48:	4659      	mov	r1, fp
 8000c4a:	2030      	movs	r0, #48	; 0x30
 8000c4c:	4798      	blx	r3
 8000c4e:	2800      	cmp	r0, #0
 8000c50:	dbaf      	blt.n	8000bb2 <z_cbvprintf_impl+0x6e2>
 8000c52:	3501      	adds	r5, #1
 8000c54:	e7dd      	b.n	8000c12 <z_cbvprintf_impl+0x742>
 8000c56:	bf00      	nop
 8000c58:	0800369d 	.word	0x0800369d

08000c5c <stm32l4_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
 8000c5c:	f04f 0210 	mov.w	r2, #16
 8000c60:	f3ef 8311 	mrs	r3, BASEPRI
 8000c64:	f382 8812 	msr	BASEPRI_MAX, r2
 8000c68:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
 8000c6c:	f383 8811 	msr	BASEPRI, r3
 8000c70:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	/* Update CMSIS SystemCoreClock variable (HCLK) */
	/* At reset, system core clock is set to 4 MHz from MSI */
	SystemCoreClock = 4000000;
 8000c74:	4b02      	ldr	r3, [pc, #8]	; (8000c80 <stm32l4_init+0x24>)
 8000c76:	4a03      	ldr	r2, [pc, #12]	; (8000c84 <stm32l4_init+0x28>)
 8000c78:	601a      	str	r2, [r3, #0]

	return 0;
}
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	2000003c 	.word	0x2000003c
 8000c84:	003d0900 	.word	0x003d0900

08000c88 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
 8000c88:	4901      	ldr	r1, [pc, #4]	; (8000c90 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
 8000c8a:	2210      	movs	r2, #16
	str	r2, [r1]
 8000c8c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
 8000c8e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
 8000c90:	e000ed10 	.word	0xe000ed10

08000c94 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
 8000c94:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
 8000c96:	4040      	eors	r0, r0
	msr	BASEPRI, r0
 8000c98:	f380 8811 	msr	BASEPRI, r0
	isb
 8000c9c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
 8000ca0:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
 8000ca4:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
 8000ca6:	b662      	cpsie	i
	isb
 8000ca8:	f3bf 8f6f 	isb	sy

	bx	lr
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop

08000cb0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
 8000cb0:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	db08      	blt.n	8000cc8 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	f000 001f 	and.w	r0, r0, #31
 8000cbc:	fa02 f000 	lsl.w	r0, r2, r0
 8000cc0:	095b      	lsrs	r3, r3, #5
 8000cc2:	4a02      	ldr	r2, [pc, #8]	; (8000ccc <arch_irq_enable+0x1c>)
 8000cc4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000e100 	.word	0xe000e100

08000cd0 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
 8000cd0:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000cd2:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd4:	bfa8      	it	ge
 8000cd6:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
 8000cda:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cde:	bfb8      	it	lt
 8000ce0:	4b06      	ldrlt	r3, [pc, #24]	; (8000cfc <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce2:	ea4f 1101 	mov.w	r1, r1, lsl #4
 8000ce6:	bfac      	ite	ge
 8000ce8:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cec:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf0:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf2:	bfb4      	ite	lt
 8000cf4:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf6:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed14 	.word	0xe000ed14

08000d00 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
 8000d00:	bf30      	wfi
    b z_SysNmiOnReset
 8000d02:	f7ff bffd 	b.w	8000d00 <z_SysNmiOnReset>
 8000d06:	bf00      	nop

08000d08 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8000d08:	4a0f      	ldr	r2, [pc, #60]	; (8000d48 <z_arm_prep_c+0x40>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
 8000d0a:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	; (8000d4c <z_arm_prep_c+0x44>)
 8000d0e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8000d12:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d14:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d18:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
 8000d1c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000d20:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000d24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8000d28:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
 8000d2c:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8000d30:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8000d34:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
 8000d38:	f001 f89e 	bl	8001e78 <z_bss_zero>
	z_data_copy();
 8000d3c:	f001 fba6 	bl	800248c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
 8000d40:	f000 f9c4 	bl	80010cc <z_arm_interrupt_init>
	z_cstart();
 8000d44:	f001 f8dc 	bl	8001f00 <z_cstart>
 8000d48:	08000000 	.word	0x08000000
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
 8000d50:	4a09      	ldr	r2, [pc, #36]	; (8000d78 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
 8000d52:	490a      	ldr	r1, [pc, #40]	; (8000d7c <arch_swap+0x2c>)
	_current->arch.basepri = key;
 8000d54:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
 8000d56:	6809      	ldr	r1, [r1, #0]
 8000d58:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8000d5a:	4909      	ldr	r1, [pc, #36]	; (8000d80 <arch_swap+0x30>)
	_current->arch.basepri = key;
 8000d5c:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8000d5e:	684b      	ldr	r3, [r1, #4]
 8000d60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d64:	604b      	str	r3, [r1, #4]
 8000d66:	2300      	movs	r3, #0
 8000d68:	f383 8811 	msr	BASEPRI, r3
 8000d6c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
 8000d70:	6893      	ldr	r3, [r2, #8]
}
 8000d72:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	200002b8 	.word	0x200002b8
 8000d7c:	08003664 	.word	0x08003664
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
 8000d84:	4912      	ldr	r1, [pc, #72]	; (8000dd0 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
 8000d86:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
 8000d88:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
 8000d8c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
 8000d8e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
 8000d92:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8000d96:	2010      	movs	r0, #16
    msr BASEPRI_MAX, r0
 8000d98:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
 8000d9c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
 8000da0:	4f0c      	ldr	r7, [pc, #48]	; (8000dd4 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
 8000da2:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
 8000da6:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
 8000da8:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
 8000daa:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
 8000dac:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
 8000dae:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
 8000db0:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
 8000db2:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
 8000db6:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
 8000db8:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
 8000dba:	f000 f9cb 	bl	8001154 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
 8000dbe:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
 8000dc2:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
 8000dc6:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
 8000dca:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
 8000dce:	4770      	bx	lr
    ldr r1, =_kernel
 8000dd0:	200002b8 	.word	0x200002b8
    ldr v4, =_SCS_ICSR
 8000dd4:	e000ed04 	.word	0xe000ed04

08000dd8 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
 8000dd8:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
 8000ddc:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
 8000dde:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
 8000de2:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
 8000de6:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
 8000de8:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
 8000dec:	2902      	cmp	r1, #2
    beq _oops
 8000dee:	d0ff      	beq.n	8000df0 <_oops>

08000df0 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
 8000df0:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
 8000df2:	f001 fd0c 	bl	800280e <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
 8000df6:	bd01      	pop	{r0, pc}

08000df8 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
 8000df8:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
 8000dfc:	9b00      	ldr	r3, [sp, #0]
 8000dfe:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
 8000e02:	490a      	ldr	r1, [pc, #40]	; (8000e2c <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
 8000e04:	9b01      	ldr	r3, [sp, #4]
 8000e06:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
 8000e0a:	9b02      	ldr	r3, [sp, #8]
 8000e0c:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
 8000e10:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
 8000e14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000e18:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
 8000e1c:	f842 1c08 	str.w	r1, [r2, #-8]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
 8000e20:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
 8000e22:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
 8000e24:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
 8000e26:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	08002739 	.word	0x08002739

08000e30 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
 8000e30:	4a09      	ldr	r2, [pc, #36]	; (8000e58 <z_check_thread_stack_fail+0x28>)
{
 8000e32:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
 8000e34:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
 8000e36:	b170      	cbz	r0, 8000e56 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
 8000e38:	f113 0f16 	cmn.w	r3, #22
 8000e3c:	6e40      	ldr	r0, [r0, #100]	; 0x64
 8000e3e:	d005      	beq.n	8000e4c <z_check_thread_stack_fail+0x1c>
 8000e40:	f1a0 0240 	sub.w	r2, r0, #64	; 0x40
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d805      	bhi.n	8000e54 <z_check_thread_stack_fail+0x24>
 8000e48:	4283      	cmp	r3, r0
 8000e4a:	d203      	bcs.n	8000e54 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
 8000e4c:	4281      	cmp	r1, r0
 8000e4e:	bf28      	it	cs
 8000e50:	2000      	movcs	r0, #0
 8000e52:	4770      	bx	lr
 8000e54:	2000      	movs	r0, #0
}
 8000e56:	4770      	bx	lr
 8000e58:	200002b8 	.word	0x200002b8

08000e5c <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
 8000e5c:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
 8000e5e:	4b09      	ldr	r3, [pc, #36]	; (8000e84 <arch_switch_to_main_thread+0x28>)
 8000e60:	6098      	str	r0, [r3, #8]
{
 8000e62:	460d      	mov	r5, r1
 8000e64:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
 8000e66:	f000 f975 	bl	8001154 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	f385 8809 	msr	PSP, r5
 8000e70:	2100      	movs	r1, #0
 8000e72:	b663      	cpsie	if
 8000e74:	f381 8811 	msr	BASEPRI, r1
 8000e78:	f3bf 8f6f 	isb	sy
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2300      	movs	r3, #0
 8000e80:	f001 fc5a 	bl	8002738 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
 8000e84:	200002b8 	.word	0x200002b8

08000e88 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
 8000e88:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
 8000e8a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
 8000e8e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
 8000e92:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
 8000e96:	4904      	ldr	r1, [pc, #16]	; (8000ea8 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
 8000e98:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
 8000e9a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
 8000e9c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
 8000e9e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
 8000ea2:	4902      	ldr	r1, [pc, #8]	; (8000eac <_isr_wrapper+0x24>)
	bx r1
 8000ea4:	4708      	bx	r1
 8000ea6:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
 8000ea8:	080030ac 	.word	0x080030ac
	ldr r1, =z_arm_int_exit
 8000eac:	08000eb1 	.word	0x08000eb1

08000eb0 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
 8000eb0:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
 8000eb2:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
 8000eb4:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
 8000eb6:	4288      	cmp	r0, r1
	beq _EXIT_EXC
 8000eb8:	d003      	beq.n	8000ec2 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
 8000eba:	4903      	ldr	r1, [pc, #12]	; (8000ec8 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
 8000ebc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
 8000ec0:	600a      	str	r2, [r1, #0]

08000ec2 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
 8000ec2:	4770      	bx	lr
	ldr r3, =_kernel
 8000ec4:	200002b8 	.word	0x200002b8
	ldr r1, =_SCS_ICSR
 8000ec8:	e000ed04 	.word	0xe000ed04

08000ecc <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
 8000ecc:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 8000ece:	4b1c      	ldr	r3, [pc, #112]	; (8000f40 <mem_manage_fault+0x74>)
{
 8000ed0:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 8000ed2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
 8000ed4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 8000ed6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
 8000ed8:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 8000eda:	0790      	lsls	r0, r2, #30
 8000edc:	d520      	bpl.n	8000f20 <mem_manage_fault+0x54>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
 8000ede:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
 8000ee0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ee2:	0612      	lsls	r2, r2, #24
 8000ee4:	d51c      	bpl.n	8000f20 <mem_manage_fault+0x54>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
 8000ee6:	b119      	cbz	r1, 8000ef0 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
 8000ee8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000eea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000eee:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
 8000ef0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
 8000ef2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 8000ef4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ef6:	06d2      	lsls	r2, r2, #27
 8000ef8:	d415      	bmi.n	8000f26 <mem_manage_fault+0x5a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
 8000efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 8000efc:	079b      	lsls	r3, r3, #30
 8000efe:	d412      	bmi.n	8000f26 <mem_manage_fault+0x5a>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 8000f00:	2000      	movs	r0, #0
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
 8000f02:	4b0f      	ldr	r3, [pc, #60]	; (8000f40 <mem_manage_fault+0x74>)
 8000f04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f06:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
 8000f08:	bf42      	ittt	mi
 8000f0a:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
 8000f0c:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
 8000f10:	625a      	strmi	r2, [r3, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 8000f12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f14:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 8000f18:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	7023      	strb	r3, [r4, #0]

	return reason;
}
 8000f1e:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
 8000f20:	f06f 0015 	mvn.w	r0, #21
 8000f24:	e7e4      	b.n	8000ef0 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
 8000f26:	4b06      	ldr	r3, [pc, #24]	; (8000f40 <mem_manage_fault+0x74>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	0519      	lsls	r1, r3, #20
 8000f2c:	d5e8      	bpl.n	8000f00 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
 8000f2e:	4629      	mov	r1, r5
 8000f30:	f7ff ff7e 	bl	8000e30 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
 8000f34:	2800      	cmp	r0, #0
 8000f36:	d0e3      	beq.n	8000f00 <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8000f38:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
 8000f3c:	2002      	movs	r0, #2
 8000f3e:	e7e0      	b.n	8000f02 <mem_manage_fault+0x36>
 8000f40:	e000ed00 	.word	0xe000ed00

08000f44 <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 8000f44:	4b0d      	ldr	r3, [pc, #52]	; (8000f7c <bus_fault.constprop.0+0x38>)
 8000f46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
 8000f48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
 8000f4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f4c:	0592      	lsls	r2, r2, #22
 8000f4e:	d508      	bpl.n	8000f62 <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
 8000f50:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
 8000f52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f54:	0412      	lsls	r2, r2, #16
 8000f56:	d504      	bpl.n	8000f62 <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
 8000f58:	b118      	cbz	r0, 8000f62 <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
 8000f5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f5c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f60:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
 8000f62:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <bus_fault.constprop.0+0x38>)
 8000f64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
 8000f66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f68:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
 8000f6a:	bf58      	it	pl
 8000f6c:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 8000f6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
 8000f70:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 8000f72:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
 8000f76:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 8000f78:	7008      	strb	r0, [r1, #0]

	return reason;
}
 8000f7a:	4770      	bx	lr
 8000f7c:	e000ed00 	.word	0xe000ed00

08000f80 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
 8000f80:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 8000f82:	4b48      	ldr	r3, [pc, #288]	; (80010a4 <z_arm_fault+0x124>)
 8000f84:	685b      	ldr	r3, [r3, #4]
{
 8000f86:	b08a      	sub	sp, #40	; 0x28
 8000f88:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 8000f8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f8e:	2600      	movs	r6, #0
 8000f90:	f386 8811 	msr	BASEPRI, r6
 8000f94:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
 8000f98:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
 8000f9c:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
 8000fa0:	d111      	bne.n	8000fc6 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
 8000fa2:	f002 010c 	and.w	r1, r2, #12
 8000fa6:	2908      	cmp	r1, #8
 8000fa8:	d00d      	beq.n	8000fc6 <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
 8000faa:	0711      	lsls	r1, r2, #28
 8000fac:	d401      	bmi.n	8000fb2 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
 8000fae:	4605      	mov	r5, r0
			*nested_exc = true;
 8000fb0:	2601      	movs	r6, #1
	*recoverable = false;
 8000fb2:	2200      	movs	r2, #0
	switch (fault) {
 8000fb4:	3b03      	subs	r3, #3
	*recoverable = false;
 8000fb6:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
 8000fba:	2b03      	cmp	r3, #3
 8000fbc:	d86b      	bhi.n	8001096 <z_arm_fault+0x116>
 8000fbe:	e8df f003 	tbb	[pc, r3]
 8000fc2:	5504      	.short	0x5504
 8000fc4:	5d59      	.short	0x5d59
		return NULL;
 8000fc6:	4635      	mov	r5, r6
 8000fc8:	e7f3      	b.n	8000fb2 <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
 8000fca:	4b36      	ldr	r3, [pc, #216]	; (80010a4 <z_arm_fault+0x124>)
 8000fcc:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8000fce:	f014 0402 	ands.w	r4, r4, #2
 8000fd2:	d160      	bne.n	8001096 <z_arm_fault+0x116>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
 8000fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fd6:	2a00      	cmp	r2, #0
 8000fd8:	db15      	blt.n	8001006 <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
 8000fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fdc:	0052      	lsls	r2, r2, #1
 8000fde:	d512      	bpl.n	8001006 <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
 8000fe0:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
 8000fe2:	f832 1c02 	ldrh.w	r1, [r2, #-2]
 8000fe6:	f64d 7202 	movw	r2, #57090	; 0xdf02
 8000fea:	4291      	cmp	r1, r2
 8000fec:	d00a      	beq.n	8001004 <z_arm_fault+0x84>
		} else if (SCB_MMFSR != 0) {
 8000fee:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8000ff2:	b30a      	cbz	r2, 8001038 <z_arm_fault+0xb8>
			reason = mem_manage_fault(esf, 1, recoverable);
 8000ff4:	f10d 0207 	add.w	r2, sp, #7
 8000ff8:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
 8000ffa:	4628      	mov	r0, r5
 8000ffc:	f7ff ff66 	bl	8000ecc <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
 8001000:	4604      	mov	r4, r0
		break;
 8001002:	e000      	b.n	8001006 <z_arm_fault+0x86>
			reason = esf->basic.r0;
 8001004:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
 8001006:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800100a:	b99b      	cbnz	r3, 8001034 <z_arm_fault+0xb4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
 800100c:	2220      	movs	r2, #32
 800100e:	4629      	mov	r1, r5
 8001010:	a802      	add	r0, sp, #8
 8001012:	f001 fc1b 	bl	800284c <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
 8001016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001018:	2e00      	cmp	r6, #0
 800101a:	d03e      	beq.n	800109a <z_arm_fault+0x11a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
 800101c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001020:	b922      	cbnz	r2, 800102c <z_arm_fault+0xac>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
 8001022:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 8001026:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 800102a:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
 800102c:	a902      	add	r1, sp, #8
 800102e:	4620      	mov	r0, r4
 8001030:	f001 fbeb 	bl	800280a <z_arm_fatal_error>
}
 8001034:	b00a      	add	sp, #40	; 0x28
 8001036:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
 8001038:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800103c:	b12a      	cbz	r2, 800104a <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
 800103e:	f10d 0107 	add.w	r1, sp, #7
 8001042:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
 8001044:	f7ff ff7e 	bl	8000f44 <bus_fault.constprop.0>
 8001048:	e7da      	b.n	8001000 <z_arm_fault+0x80>
		} else if (SCB_UFSR != 0) {
 800104a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800104c:	b292      	uxth	r2, r2
 800104e:	2a00      	cmp	r2, #0
 8001050:	d0d9      	beq.n	8001006 <z_arm_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 8001052:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 8001054:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 8001056:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 8001058:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 800105a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 800105c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 800105e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001060:	ea6f 4202 	mvn.w	r2, r2, lsl #16
 8001064:	ea6f 4212 	mvn.w	r2, r2, lsr #16
 8001068:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
 800106a:	e7cc      	b.n	8001006 <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
 800106c:	f10d 0207 	add.w	r2, sp, #7
 8001070:	2100      	movs	r1, #0
 8001072:	e7c2      	b.n	8000ffa <z_arm_fault+0x7a>
		reason = bus_fault(esf, 0, recoverable);
 8001074:	f10d 0107 	add.w	r1, sp, #7
 8001078:	2000      	movs	r0, #0
 800107a:	e7e3      	b.n	8001044 <z_arm_fault+0xc4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 800107c:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <z_arm_fault+0x124>)
 800107e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 8001080:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 8001082:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 8001084:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 8001086:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 8001088:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 800108a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800108c:	ea6f 4202 	mvn.w	r2, r2, lsl #16
 8001090:	ea6f 4212 	mvn.w	r2, r2, lsr #16
 8001094:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 8001096:	2400      	movs	r4, #0
 8001098:	e7b5      	b.n	8001006 <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 800109a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800109e:	f023 0301 	bic.w	r3, r3, #1
 80010a2:	e7c2      	b.n	800102a <z_arm_fault+0xaa>
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
 80010a8:	4a02      	ldr	r2, [pc, #8]	; (80010b4 <z_arm_fault_init+0xc>)
 80010aa:	6953      	ldr	r3, [r2, #20]
 80010ac:	f043 0310 	orr.w	r3, r3, #16
 80010b0:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
 80010b2:	4770      	bx	lr
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
 80010b8:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
 80010bc:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
 80010c0:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
 80010c2:	4672      	mov	r2, lr
	bl z_arm_fault
 80010c4:	f7ff ff5c 	bl	8000f80 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
 80010c8:	bd01      	pop	{r0, pc}
 80010ca:	bf00      	nop

080010cc <z_arm_interrupt_init>:
 80010cc:	4804      	ldr	r0, [pc, #16]	; (80010e0 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	2110      	movs	r1, #16
 80010d2:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
 80010d4:	3301      	adds	r3, #1
 80010d6:	2b5b      	cmp	r3, #91	; 0x5b
 80010d8:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
 80010dc:	d1f9      	bne.n	80010d2 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
 80010de:	4770      	bx	lr
 80010e0:	e000e100 	.word	0xe000e100

080010e4 <__start>:

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 80010e4:	2010      	movs	r0, #16
    msr BASEPRI, r0
 80010e6:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
 80010ea:	4808      	ldr	r0, [pc, #32]	; (800110c <__start+0x28>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
 80010ec:	f44f 6104 	mov.w	r1, #2112	; 0x840
    adds r0, r0, r1
 80010f0:	1840      	adds	r0, r0, r1
    msr PSP, r0
 80010f2:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
 80010f6:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
 80010fa:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
 80010fc:	4308      	orrs	r0, r1
    msr CONTROL, r0
 80010fe:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
 8001102:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
 8001106:	f7ff fdff 	bl	8000d08 <z_arm_prep_c>
 800110a:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
 800110c:	200008c0 	.word	0x200008c0

08001110 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
 8001110:	4b08      	ldr	r3, [pc, #32]	; (8001134 <z_impl_k_thread_abort+0x24>)
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	4283      	cmp	r3, r0
 8001116:	d10b      	bne.n	8001130 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001118:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
 800111c:	b143      	cbz	r3, 8001130 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800111e:	4b06      	ldr	r3, [pc, #24]	; (8001138 <z_impl_k_thread_abort+0x28>)
 8001120:	685a      	ldr	r2, [r3, #4]
 8001122:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001126:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
 8001128:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800112a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800112e:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
 8001130:	f001 b94c 	b.w	80023cc <z_thread_abort>
 8001134:	200002b8 	.word	0x200002b8
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
 800113c:	4b02      	ldr	r3, [pc, #8]	; (8001148 <z_arm_configure_static_mpu_regions+0xc>)
 800113e:	4a03      	ldr	r2, [pc, #12]	; (800114c <z_arm_configure_static_mpu_regions+0x10>)
 8001140:	4803      	ldr	r0, [pc, #12]	; (8001150 <z_arm_configure_static_mpu_regions+0x14>)
 8001142:	2101      	movs	r1, #1
 8001144:	f000 b86e 	b.w	8001224 <arm_core_mpu_configure_static_mpu_regions>
 8001148:	20050000 	.word	0x20050000
 800114c:	20000000 	.word	0x20000000
 8001150:	08003410 	.word	0x08003410

08001154 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
 8001154:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
 8001156:	4b05      	ldr	r3, [pc, #20]	; (800116c <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
 8001158:	3a40      	subs	r2, #64	; 0x40
	dynamic_regions[region_num].start = guard_start;
 800115a:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
 800115c:	4a04      	ldr	r2, [pc, #16]	; (8001170 <z_arm_configure_dynamic_mpu_regions+0x1c>)
 800115e:	2140      	movs	r1, #64	; 0x40
 8001160:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
 8001164:	4618      	mov	r0, r3
 8001166:	2101      	movs	r1, #1
 8001168:	f000 b866 	b.w	8001238 <arm_core_mpu_configure_dynamic_mpu_regions>
 800116c:	20000188 	.word	0x20000188
 8001170:	150b0000 	.word	0x150b0000

08001174 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
 8001174:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
 8001176:	4f1f      	ldr	r7, [pc, #124]	; (80011f4 <mpu_configure_regions+0x80>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
 8001178:	2600      	movs	r6, #0
 800117a:	428e      	cmp	r6, r1
 800117c:	db01      	blt.n	8001182 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
 800117e:	4610      	mov	r0, r2
 8001180:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
 8001182:	6844      	ldr	r4, [r0, #4]
 8001184:	b39c      	cbz	r4, 80011ee <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
 8001186:	b153      	cbz	r3, 800119e <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
 8001188:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
 800118c:	ea14 0f0c 	tst.w	r4, ip
 8001190:	d118      	bne.n	80011c4 <mpu_configure_regions+0x50>
		&&
 8001192:	2c1f      	cmp	r4, #31
 8001194:	d916      	bls.n	80011c4 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
 8001196:	6805      	ldr	r5, [r0, #0]
		&&
 8001198:	ea1c 0f05 	tst.w	ip, r5
 800119c:	d112      	bne.n	80011c4 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
 800119e:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
 80011a0:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 80011a2:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
 80011a6:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
 80011a8:	d90f      	bls.n	80011ca <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
 80011aa:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 80011ae:	d80e      	bhi.n	80011ce <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
 80011b0:	3c01      	subs	r4, #1
 80011b2:	fab4 f484 	clz	r4, r4
 80011b6:	f1c4 041f 	rsb	r4, r4, #31
 80011ba:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
 80011bc:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 80011be:	ea4c 0404 	orr.w	r4, ip, r4
 80011c2:	d906      	bls.n	80011d2 <mpu_configure_regions+0x5e>
			return -EINVAL;
 80011c4:	f06f 0215 	mvn.w	r2, #21
 80011c8:	e7d9      	b.n	800117e <mpu_configure_regions+0xa>
		return REGION_32B;
 80011ca:	2408      	movs	r4, #8
 80011cc:	e7f6      	b.n	80011bc <mpu_configure_regions+0x48>
		return REGION_4G;
 80011ce:	243e      	movs	r4, #62	; 0x3e
 80011d0:	e7f4      	b.n	80011bc <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 80011d2:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
 80011d6:	4315      	orrs	r5, r2
 80011d8:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 80011dc:	f044 0401 	orr.w	r4, r4, #1
 80011e0:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 80011e4:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
 80011e8:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 80011ea:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
 80011ee:	3601      	adds	r6, #1
 80011f0:	300c      	adds	r0, #12
 80011f2:	e7c2      	b.n	800117a <mpu_configure_regions+0x6>
 80011f4:	e000ed00 	.word	0xe000ed00

080011f8 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
 80011f8:	4b04      	ldr	r3, [pc, #16]	; (800120c <arm_core_mpu_enable+0x14>)
 80011fa:	2205      	movs	r2, #5
 80011fc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 8001200:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001204:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	e000ed00 	.word	0xe000ed00

08001210 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8001210:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
 8001214:	4b02      	ldr	r3, [pc, #8]	; (8001220 <arm_core_mpu_disable+0x10>)
 8001216:	2200      	movs	r2, #0
 8001218:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	e000ed00 	.word	0xe000ed00

08001224 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
 8001224:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
 8001226:	4c03      	ldr	r4, [pc, #12]	; (8001234 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
 8001228:	2301      	movs	r3, #1
 800122a:	7822      	ldrb	r2, [r4, #0]
 800122c:	f7ff ffa2 	bl	8001174 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
 8001230:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
 8001232:	bd10      	pop	{r4, pc}
 8001234:	200002ec 	.word	0x200002ec

08001238 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
 8001238:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
 800123a:	4a09      	ldr	r2, [pc, #36]	; (8001260 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
 800123c:	2300      	movs	r3, #0
 800123e:	7812      	ldrb	r2, [r2, #0]
 8001240:	f7ff ff98 	bl	8001174 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
 8001244:	f110 0f16 	cmn.w	r0, #22
 8001248:	d002      	beq.n	8001250 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
 800124a:	4a06      	ldr	r2, [pc, #24]	; (8001264 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
 800124c:	2807      	cmp	r0, #7
 800124e:	dd00      	ble.n	8001252 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
 8001250:	bd08      	pop	{r3, pc}
 8001252:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
 8001256:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
 800125a:	3001      	adds	r0, #1
 800125c:	e7f6      	b.n	800124c <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
 800125e:	bf00      	nop
 8001260:	200002ec 	.word	0x200002ec
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
 8001268:	4914      	ldr	r1, [pc, #80]	; (80012bc <z_arm_mpu_init+0x54>)
 800126a:	6808      	ldr	r0, [r1, #0]
 800126c:	2808      	cmp	r0, #8
{
 800126e:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
 8001270:	d821      	bhi.n	80012b6 <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
 8001272:	f7ff ffcd 	bl	8001210 <arm_core_mpu_disable>
 8001276:	4c12      	ldr	r4, [pc, #72]	; (80012c0 <z_arm_mpu_init+0x58>)
 8001278:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 800127a:	2200      	movs	r2, #0
 800127c:	4290      	cmp	r0, r2
 800127e:	f101 010c 	add.w	r1, r1, #12
 8001282:	d105      	bne.n	8001290 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
 8001284:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <z_arm_mpu_init+0x5c>)
 8001286:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
 8001288:	f7ff ffb6 	bl	80011f8 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
 800128c:	2000      	movs	r0, #0
}
 800128e:	bd10      	pop	{r4, pc}
 8001290:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 8001294:	f851 3c0c 	ldr.w	r3, [r1, #-12]
 8001298:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
 800129c:	4313      	orrs	r3, r2
 800129e:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 80012a2:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 80012a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 80012b2:	3201      	adds	r2, #1
 80012b4:	e7e2      	b.n	800127c <z_arm_mpu_init+0x14>
		return -1;
 80012b6:	f04f 30ff 	mov.w	r0, #4294967295
 80012ba:	e7e8      	b.n	800128e <z_arm_mpu_init+0x26>
 80012bc:	0800341c 	.word	0x0800341c
 80012c0:	e000ed00 	.word	0xe000ed00
 80012c4:	200002ec 	.word	0x200002ec

080012c8 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
 80012c8:	4b01      	ldr	r3, [pc, #4]	; (80012d0 <__stdout_hook_install+0x8>)
 80012ca:	6018      	str	r0, [r3, #0]
}
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	20000004 	.word	0x20000004

080012d4 <__stm32_exti_isr.isra.0>:
 *
 * @param arg isr argument
 * @param min low end of EXTI# range
 * @param max low end of EXTI# range
 */
static void __stm32_exti_isr(int min, int max, const struct device *dev)
 80012d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80012d8:	4f0d      	ldr	r7, [pc, #52]	; (8001310 <__stm32_exti_isr.isra.0+0x3c>)
 80012da:	4604      	mov	r4, r0
 80012dc:	460e      	mov	r6, r1
 80012de:	4615      	mov	r5, r2
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 80012e0:	f04f 0801 	mov.w	r8, #1
			/* run callback only if one is registered */
			if (!data->cb[line].cb) {
				continue;
			}

			data->cb[line].cb(line, data->cb[line].data);
 80012e4:	f102 0904 	add.w	r9, r2, #4
	for (line = min; line < max; line++) {
 80012e8:	42b4      	cmp	r4, r6
 80012ea:	db01      	blt.n	80012f0 <__stm32_exti_isr.isra.0+0x1c>
		}
	}
}
 80012ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80012f0:	697a      	ldr	r2, [r7, #20]
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 80012f2:	fa08 f304 	lsl.w	r3, r8, r4
		if (stm32_exti_is_pending(line)) {
 80012f6:	ea33 0202 	bics.w	r2, r3, r2
 80012fa:	d107      	bne.n	800130c <__stm32_exti_isr.isra.0+0x38>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 80012fc:	617b      	str	r3, [r7, #20]
			if (!data->cb[line].cb) {
 80012fe:	f855 3034 	ldr.w	r3, [r5, r4, lsl #3]
 8001302:	b11b      	cbz	r3, 800130c <__stm32_exti_isr.isra.0+0x38>
			data->cb[line].cb(line, data->cb[line].data);
 8001304:	f859 1034 	ldr.w	r1, [r9, r4, lsl #3]
 8001308:	4620      	mov	r0, r4
 800130a:	4798      	blx	r3
	for (line = min; line < max; line++) {
 800130c:	3401      	adds	r4, #1
 800130e:	e7eb      	b.n	80012e8 <__stm32_exti_isr.isra.0+0x14>
 8001310:	40010400 	.word	0x40010400

08001314 <stm32_exti_enable>:
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001314:	4a04      	ldr	r2, [pc, #16]	; (8001328 <stm32_exti_enable+0x14>)
	LL_EXTI_EnableIT_0_31(1 << line);
 8001316:	2301      	movs	r3, #1
 8001318:	6811      	ldr	r1, [r2, #0]
 800131a:	4083      	lsls	r3, r0
 800131c:	430b      	orrs	r3, r1
 800131e:	6013      	str	r3, [r2, #0]
	irq_enable(irqnum);
 8001320:	4b02      	ldr	r3, [pc, #8]	; (800132c <stm32_exti_enable+0x18>)
 8001322:	5618      	ldrsb	r0, [r3, r0]
 8001324:	f7ff bcc4 	b.w	8000cb0 <arch_irq_enable>
 8001328:	40010400 	.word	0x40010400
 800132c:	080036d0 	.word	0x080036d0

08001330 <stm32_exti_disable>:
	if (line < 32) {
 8001330:	281f      	cmp	r0, #31
 8001332:	dc07      	bgt.n	8001344 <stm32_exti_disable+0x14>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001334:	4904      	ldr	r1, [pc, #16]	; (8001348 <stm32_exti_disable+0x18>)
		LL_EXTI_DisableIT_0_31(1 << line);
 8001336:	2201      	movs	r2, #1
 8001338:	680b      	ldr	r3, [r1, #0]
 800133a:	fa02 f000 	lsl.w	r0, r2, r0
 800133e:	ea23 0000 	bic.w	r0, r3, r0
 8001342:	6008      	str	r0, [r1, #0]
}
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	40010400 	.word	0x40010400

0800134c <stm32_exti_trigger>:
	switch (trigger) {
 800134c:	2903      	cmp	r1, #3
 800134e:	d80f      	bhi.n	8001370 <stm32_exti_trigger+0x24>
 8001350:	e8df f001 	tbb	[pc, r1]
 8001354:	23170f02 	.word	0x23170f02
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001358:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <stm32_exti_trigger+0x64>)
		LL_EXTI_DisableRisingTrig_0_31(1 << line);
 800135a:	2201      	movs	r2, #1
 800135c:	6899      	ldr	r1, [r3, #8]
 800135e:	fa02 f000 	lsl.w	r0, r2, r0
 8001362:	ea21 0100 	bic.w	r1, r1, r0
 8001366:	6099      	str	r1, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001368:	68da      	ldr	r2, [r3, #12]
 800136a:	ea22 0000 	bic.w	r0, r2, r0
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800136e:	60d8      	str	r0, [r3, #12]
}
 8001370:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 8001372:	2301      	movs	r3, #1
 8001374:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001378:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <stm32_exti_trigger+0x64>)
 800137a:	689a      	ldr	r2, [r3, #8]
 800137c:	4302      	orrs	r2, r0
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	e7f2      	b.n	8001368 <stm32_exti_trigger+0x1c>
		LL_EXTI_EnableFallingTrig_0_31(1 << line);
 8001382:	2301      	movs	r3, #1
 8001384:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001388:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <stm32_exti_trigger+0x64>)
 800138a:	68da      	ldr	r2, [r3, #12]
 800138c:	4302      	orrs	r2, r0
 800138e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001390:	689a      	ldr	r2, [r3, #8]
 8001392:	ea22 0000 	bic.w	r0, r2, r0
 8001396:	6098      	str	r0, [r3, #8]
}
 8001398:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 800139a:	2301      	movs	r3, #1
 800139c:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80013a0:	4b03      	ldr	r3, [pc, #12]	; (80013b0 <stm32_exti_trigger+0x64>)
 80013a2:	689a      	ldr	r2, [r3, #8]
 80013a4:	4302      	orrs	r2, r0
 80013a6:	609a      	str	r2, [r3, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80013a8:	68da      	ldr	r2, [r3, #12]
 80013aa:	4310      	orrs	r0, r2
 80013ac:	e7df      	b.n	800136e <stm32_exti_trigger+0x22>
 80013ae:	bf00      	nop
 80013b0:	40010400 	.word	0x40010400

080013b4 <stm32_exti_set_callback>:
int stm32_exti_set_callback(int line, stm32_exti_callback_t cb, void *arg)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	if (data->cb[line].cb) {
 80013b4:	4b07      	ldr	r3, [pc, #28]	; (80013d4 <stm32_exti_set_callback+0x20>)
{
 80013b6:	b510      	push	{r4, lr}
 80013b8:	4604      	mov	r4, r0
	if (data->cb[line].cb) {
 80013ba:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
 80013be:	b928      	cbnz	r0, 80013cc <stm32_exti_set_callback+0x18>
		return -EBUSY;
	}

	data->cb[line].cb = cb;
 80013c0:	f843 1034 	str.w	r1, [r3, r4, lsl #3]
	data->cb[line].data = arg;
 80013c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80013c8:	605a      	str	r2, [r3, #4]

	return 0;
}
 80013ca:	bd10      	pop	{r4, pc}
		return -EBUSY;
 80013cc:	f06f 000f 	mvn.w	r0, #15
 80013d0:	e7fb      	b.n	80013ca <stm32_exti_set_callback+0x16>
 80013d2:	bf00      	nop
 80013d4:	20000194 	.word	0x20000194

080013d8 <stm32_exti_unset_callback>:
void stm32_exti_unset_callback(int line)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	data->cb[line].cb = NULL;
 80013d8:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <stm32_exti_unset_callback+0x10>)
 80013da:	2200      	movs	r2, #0
 80013dc:	f843 2030 	str.w	r2, [r3, r0, lsl #3]
	data->cb[line].data = NULL;
 80013e0:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80013e4:	605a      	str	r2, [r3, #4]
}
 80013e6:	4770      	bx	lr
 80013e8:	20000194 	.word	0x20000194

080013ec <LL_RCC_HSI_IsReady>:
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80013ec:	4b02      	ldr	r3, [pc, #8]	; (80013f8 <LL_RCC_HSI_IsReady+0xc>)
 80013ee:	6818      	ldr	r0, [r3, #0]
}
 80013f0:	f3c0 2080 	ubfx	r0, r0, #10, #1
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	40021000 	.word	0x40021000

080013fc <stm32_clock_control_configure>:
__unused
static int enabled_clock(uint32_t src_clk)
{
	int r = 0;

	switch (src_clk) {
 80013fc:	680b      	ldr	r3, [r1, #0]
 80013fe:	3b01      	subs	r3, #1
 8001400:	2b07      	cmp	r3, #7
 8001402:	d814      	bhi.n	800142e <stm32_clock_control_configure+0x32>
 8001404:	4a0b      	ldr	r2, [pc, #44]	; (8001434 <stm32_clock_control_configure+0x38>)
 8001406:	f932 0013 	ldrsh.w	r0, [r2, r3, lsl #1]

	ARG_UNUSED(dev);
	ARG_UNUSED(data);

	err = enabled_clock(pclken->bus);
	if (err < 0) {
 800140a:	2800      	cmp	r0, #0
 800140c:	db11      	blt.n	8001432 <stm32_clock_control_configure+0x36>
		/* Attempt to configure a src clock not available or not valid */
		return err;
	}

	dt_val = STM32_CLOCK_VAL_GET(pclken->enr) <<
 800140e:	6849      	ldr	r1, [r1, #4]
					STM32_CLOCK_SHIFT_GET(pclken->enr);
	reg = (uint32_t *)(DT_REG_ADDR(DT_NODELABEL(rcc)) +
					STM32_CLOCK_REG_GET(pclken->enr));
 8001410:	b2cb      	uxtb	r3, r1
	reg = (uint32_t *)(DT_REG_ADDR(DT_NODELABEL(rcc)) +
 8001412:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001416:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
	dt_val = STM32_CLOCK_VAL_GET(pclken->enr) <<
 800141a:	f3c1 4202 	ubfx	r2, r1, #16, #3
	reg_val = *reg;
 800141e:	6818      	ldr	r0, [r3, #0]
					STM32_CLOCK_SHIFT_GET(pclken->enr);
 8001420:	f3c1 2104 	ubfx	r1, r1, #8, #5
	dt_val = STM32_CLOCK_VAL_GET(pclken->enr) <<
 8001424:	408a      	lsls	r2, r1
	reg_val |= dt_val;
 8001426:	4302      	orrs	r2, r0
	*reg = reg_val;
 8001428:	601a      	str	r2, [r3, #0]

	return 0;
 800142a:	2000      	movs	r0, #0
 800142c:	4770      	bx	lr
	err = enabled_clock(pclken->bus);
 800142e:	f06f 0085 	mvn.w	r0, #133	; 0x85
#else
	/* No src clock available: Not supported */
	return -ENOTSUP;
#endif
}
 8001432:	4770      	bx	lr
 8001434:	08003668 	.word	0x08003668

08001438 <stm32_clock_control_get_subsys_rate>:
	 * Get AHB Clock (= SystemCoreClock = SYSCLK/prescaler)
	 * SystemCoreClock is preferred to CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
	 * since it will be updated after clock configuration and hence
	 * more likely to contain actual clock speed
	 */
	uint32_t ahb_clock = SystemCoreClock;
 8001438:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <stm32_clock_control_get_subsys_rate+0x6c>)
{
 800143a:	b510      	push	{r4, lr}
 800143c:	4614      	mov	r4, r2
	uint32_t ahb_clock = SystemCoreClock;
 800143e:	681a      	ldr	r2, [r3, #0]
	/* AHB3 bus exists, but w/o dedicated prescaler */
	uint32_t ahb3_clock = ahb_clock;
#endif

#if defined(STM32_SRC_PCLK)
	if (pclken->bus == STM32_SRC_PCLK) {
 8001440:	680b      	ldr	r3, [r1, #0]
 8001442:	2b07      	cmp	r3, #7
 8001444:	d014      	beq.n	8001470 <stm32_clock_control_get_subsys_rate+0x38>
	}
#endif

	ARG_UNUSED(clock);

	switch (pclken->bus) {
 8001446:	2b08      	cmp	r3, #8
 8001448:	d809      	bhi.n	800145e <stm32_clock_control_get_subsys_rate+0x26>
 800144a:	b18b      	cbz	r3, 8001470 <stm32_clock_control_get_subsys_rate+0x38>
 800144c:	3b01      	subs	r3, #1
 800144e:	2b07      	cmp	r3, #7
 8001450:	d80e      	bhi.n	8001470 <stm32_clock_control_get_subsys_rate+0x38>
 8001452:	e8df f003 	tbb	[pc, r3]
 8001456:	0d21      	.short	0x0d21
 8001458:	140d1e1e 	.word	0x140d1e1e
 800145c:	170d      	.short	0x170d
 800145e:	2b58      	cmp	r3, #88	; 0x58
 8001460:	d00d      	beq.n	800147e <stm32_clock_control_get_subsys_rate+0x46>
 8001462:	d808      	bhi.n	8001476 <stm32_clock_control_get_subsys_rate+0x3e>
 8001464:	2b4c      	cmp	r3, #76	; 0x4c
 8001466:	d00a      	beq.n	800147e <stm32_clock_control_get_subsys_rate+0x46>
 8001468:	2b50      	cmp	r3, #80	; 0x50
 800146a:	d008      	beq.n	800147e <stm32_clock_control_get_subsys_rate+0x46>
 800146c:	2b48      	cmp	r3, #72	; 0x48
 800146e:	d006      	beq.n	800147e <stm32_clock_control_get_subsys_rate+0x46>
 8001470:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8001474:	e00f      	b.n	8001496 <stm32_clock_control_get_subsys_rate+0x5e>
 8001476:	2b5c      	cmp	r3, #92	; 0x5c
 8001478:	d001      	beq.n	800147e <stm32_clock_control_get_subsys_rate+0x46>
 800147a:	2b60      	cmp	r3, #96	; 0x60
 800147c:	e7f7      	b.n	800146e <stm32_clock_control_get_subsys_rate+0x36>
		*rate = ahb3_clock;
		break;
#endif
#if defined(STM32_SRC_SYSCLK)
	case STM32_SRC_SYSCLK:
		*rate = SystemCoreClock * STM32_CORE_PRESCALER;
 800147e:	6022      	str	r2, [r4, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8001480:	2000      	movs	r0, #0
		break;
 8001482:	e008      	b.n	8001496 <stm32_clock_control_get_subsys_rate+0x5e>
		if (get_pllout_frequency() == 0) {
 8001484:	f001 fa66 	bl	8002954 <get_pllout_frequency>
 8001488:	b148      	cbz	r0, 800149e <stm32_clock_control_get_subsys_rate+0x66>
		*rate = get_pllout_frequency();
 800148a:	f001 fa63 	bl	8002954 <get_pllout_frequency>
 800148e:	6020      	str	r0, [r4, #0]
		break;
 8001490:	e7f6      	b.n	8001480 <stm32_clock_control_get_subsys_rate+0x48>
		*rate = STM32_LSE_FREQ;
 8001492:	2000      	movs	r0, #0
 8001494:	6020      	str	r0, [r4, #0]
}
 8001496:	bd10      	pop	{r4, pc}
		*rate = STM32_HSI_FREQ;
 8001498:	4b03      	ldr	r3, [pc, #12]	; (80014a8 <stm32_clock_control_get_subsys_rate+0x70>)
 800149a:	6023      	str	r3, [r4, #0]
 800149c:	e7f0      	b.n	8001480 <stm32_clock_control_get_subsys_rate+0x48>
			return -EIO;
 800149e:	f06f 0004 	mvn.w	r0, #4
 80014a2:	e7f8      	b.n	8001496 <stm32_clock_control_get_subsys_rate+0x5e>
 80014a4:	2000003c 	.word	0x2000003c
 80014a8:	00f42400 	.word	0x00f42400

080014ac <stm32_clock_control_init>:
 * @param dev clock device struct
 *
 * @return 0
 */
int stm32_clock_control_init(const struct device *dev)
{
 80014ac:	b570      	push	{r4, r5, r6, lr}
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80014ae:	4c38      	ldr	r4, [pc, #224]	; (8001590 <stm32_clock_control_init+0xe4>)

	new_flash_freq = RCC_CALC_FLASH_FREQ(CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC,
				      STM32_FLASH_PRESCALER);

	/* If freq increases, set flash latency before any clock setting */
	if (old_flash_freq < CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC) {
 80014b0:	4e38      	ldr	r6, [pc, #224]	; (8001594 <stm32_clock_control_init+0xe8>)
	config_enable_default_clocks();
 80014b2:	f000 f889 	bl	80015c8 <config_enable_default_clocks>
	old_flash_freq = RCC_CALC_FLASH_FREQ(HAL_RCC_GetSysClockFreq(),
 80014b6:	f000 fc05 	bl	8001cc4 <HAL_RCC_GetSysClockFreq>
 80014ba:	68a3      	ldr	r3, [r4, #8]
 80014bc:	4a36      	ldr	r2, [pc, #216]	; (8001598 <stm32_clock_control_init+0xec>)
 80014be:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80014c2:	5cd3      	ldrb	r3, [r2, r3]
 80014c4:	fa20 f503 	lsr.w	r5, r0, r3
	if (old_flash_freq < CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC) {
 80014c8:	42b5      	cmp	r5, r6
 80014ca:	d802      	bhi.n	80014d2 <stm32_clock_control_init+0x26>
		LL_SetFlashLatency(CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC);
 80014cc:	4833      	ldr	r0, [pc, #204]	; (800159c <stm32_clock_control_init+0xf0>)
 80014ce:	f000 fc47 	bl	8001d60 <LL_SetFlashLatency>
		if (LL_RCC_HSI_IsReady() != 1) {
 80014d2:	f7ff ff8b 	bl	80013ec <LL_RCC_HSI_IsReady>
 80014d6:	2801      	cmp	r0, #1
 80014d8:	d007      	beq.n	80014ea <stm32_clock_control_init+0x3e>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80014da:	6823      	ldr	r3, [r4, #0]
 80014dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e0:	6023      	str	r3, [r4, #0]
			while (LL_RCC_HSI_IsReady() != 1) {
 80014e2:	f7ff ff83 	bl	80013ec <LL_RCC_HSI_IsReady>
 80014e6:	2801      	cmp	r0, #1
 80014e8:	d1fb      	bne.n	80014e2 <stm32_clock_control_init+0x36>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80014ea:	68a3      	ldr	r3, [r4, #8]
 80014ec:	f003 030c 	and.w	r3, r3, #12
	if (LL_RCC_GetSysClkSource() == LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 80014f0:	2b0c      	cmp	r3, #12
 80014f2:	d11a      	bne.n	800152a <stm32_clock_control_init+0x7e>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80014f4:	68a3      	ldr	r3, [r4, #8]
 80014f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80014fa:	60a3      	str	r3, [r4, #8]
	if (LL_RCC_HSI_IsReady() != 1) {
 80014fc:	f7ff ff76 	bl	80013ec <LL_RCC_HSI_IsReady>
 8001500:	2801      	cmp	r0, #1
 8001502:	d007      	beq.n	8001514 <stm32_clock_control_init+0x68>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001504:	6823      	ldr	r3, [r4, #0]
 8001506:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800150a:	6023      	str	r3, [r4, #0]
		while (LL_RCC_HSI_IsReady() != 1) {
 800150c:	f7ff ff6e 	bl	80013ec <LL_RCC_HSI_IsReady>
 8001510:	2801      	cmp	r0, #1
 8001512:	d1fb      	bne.n	800150c <stm32_clock_control_init+0x60>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001514:	68a3      	ldr	r3, [r4, #8]
 8001516:	f023 0303 	bic.w	r3, r3, #3
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	60a3      	str	r3, [r4, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001520:	68a3      	ldr	r3, [r4, #8]
 8001522:	f003 030c 	and.w	r3, r3, #12
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {
 8001526:	2b04      	cmp	r3, #4
 8001528:	d1fa      	bne.n	8001520 <stm32_clock_control_init+0x74>
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800152a:	6823      	ldr	r3, [r4, #0]
 800152c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001530:	6023      	str	r3, [r4, #0]
	MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ,
 8001532:	68e3      	ldr	r3, [r4, #12]
 8001534:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8001538:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800153c:	60e3      	str	r3, [r4, #12]
	config_pll_sysclock();
 800153e:	f000 f831 	bl	80015a4 <config_pll_sysclock>
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001542:	6823      	ldr	r3, [r4, #0]
 8001544:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001548:	6023      	str	r3, [r4, #0]
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 800154a:	6823      	ldr	r3, [r4, #0]
 800154c:	019b      	lsls	r3, r3, #6
 800154e:	d5fc      	bpl.n	800154a <stm32_clock_control_init+0x9e>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001550:	68a3      	ldr	r3, [r4, #8]
 8001552:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001556:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001558:	68a3      	ldr	r3, [r4, #8]
 800155a:	f043 0303 	orr.w	r3, r3, #3
 800155e:	60a3      	str	r3, [r4, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001560:	68a3      	ldr	r3, [r4, #8]
 8001562:	f003 030c 	and.w	r3, r3, #12
	}

#if STM32_SYSCLK_SRC_PLL
	/* Set PLL as System Clock Source */
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 8001566:	2b0c      	cmp	r3, #12
 8001568:	d1fa      	bne.n	8001560 <stm32_clock_control_init+0xb4>
		LL_RCC_SetAHBPrescaler(ahb_prescaler(STM32_CORE_PRESCALER));
	}

#if defined(FLASH_ACR_LATENCY)
	/* If freq not increased, set flash latency after all clock setting */
	if (old_flash_freq >= CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC) {
 800156a:	42b5      	cmp	r5, r6
 800156c:	d902      	bls.n	8001574 <stm32_clock_control_init+0xc8>
		LL_SetFlashLatency(CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC);
 800156e:	480b      	ldr	r0, [pc, #44]	; (800159c <stm32_clock_control_init+0xf0>)
 8001570:	f000 fbf6 	bl	8001d60 <LL_SetFlashLatency>
	}
#endif /* FLASH_ACR_LATENCY */

	SystemCoreClock = CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC;
 8001574:	4b0a      	ldr	r3, [pc, #40]	; (80015a0 <stm32_clock_control_init+0xf4>)
 8001576:	4a09      	ldr	r2, [pc, #36]	; (800159c <stm32_clock_control_init+0xf0>)
 8001578:	601a      	str	r2, [r3, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800157a:	68a3      	ldr	r3, [r4, #8]
 800157c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001580:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001582:	68a3      	ldr	r3, [r4, #8]
 8001584:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001588:	60a3      	str	r3, [r4, #8]

	/* configure MCO1/MCO2 based on Kconfig */
	stm32_clock_control_mco_init();

	return 0;
}
 800158a:	2000      	movs	r0, #0
 800158c:	bd70      	pop	{r4, r5, r6, pc}
 800158e:	bf00      	nop
 8001590:	40021000 	.word	0x40021000
 8001594:	04c4b3ff 	.word	0x04c4b3ff
 8001598:	0800373a 	.word	0x0800373a
 800159c:	04c4b400 	.word	0x04c4b400
 80015a0:	2000003c 	.word	0x2000003c

080015a4 <config_pll_sysclock>:
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80015a4:	4b05      	ldr	r3, [pc, #20]	; (80015bc <config_pll_sysclock+0x18>)
 80015a6:	4906      	ldr	r1, [pc, #24]	; (80015c0 <config_pll_sysclock+0x1c>)
 80015a8:	68da      	ldr	r2, [r3, #12]
 80015aa:	4011      	ands	r1, r2
 80015ac:	4a05      	ldr	r2, [pc, #20]	; (80015c4 <config_pll_sysclock+0x20>)
 80015ae:	430a      	orrs	r2, r1
 80015b0:	60da      	str	r2, [r3, #12]
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80015b2:	68da      	ldr	r2, [r3, #12]
 80015b4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80015b8:	60da      	str	r2, [r3, #12]
				    pllm(STM32_PLL_M_DIVISOR),
				    STM32_PLL_N_MULTIPLIER,
				    pllr(STM32_PLL_R_DIVISOR));

	LL_RCC_PLL_EnableDomain_SYS();
}
 80015ba:	4770      	bx	lr
 80015bc:	40021000 	.word	0x40021000
 80015c0:	f9ff808c 	.word	0xf9ff808c
 80015c4:	02001402 	.word	0x02001402

080015c8 <config_enable_default_clocks>:
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80015c8:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <config_enable_default_clocks+0x1c>)
 80015ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80015cc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80015d0:	659a      	str	r2, [r3, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80015d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58

/**
 * @brief Activate default clocks
 */
void config_enable_default_clocks(void)
{
 80015d4:	b082      	sub	sp, #8
 80015d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015da:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80015dc:	9b01      	ldr	r3, [sp, #4]
#endif
#if defined(CONFIG_SOC_SERIES_STM32WBX)
	/* HW semaphore Clock enable */
	LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_HSEM);
#endif
}
 80015de:	b002      	add	sp, #8
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	40021000 	.word	0x40021000

080015e8 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
 80015e8:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 80015ea:	4b08      	ldr	r3, [pc, #32]	; (800160c <uart_console_init+0x24>)
 80015ec:	4808      	ldr	r0, [pc, #32]	; (8001610 <uart_console_init+0x28>)
 80015ee:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
 80015f0:	f001 fb97 	bl	8002d22 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
 80015f4:	b138      	cbz	r0, 8001606 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
 80015f6:	4807      	ldr	r0, [pc, #28]	; (8001614 <uart_console_init+0x2c>)
 80015f8:	f7ff fe66 	bl	80012c8 <__stdout_hook_install>
	__printk_hook_install(console_out);
 80015fc:	4805      	ldr	r0, [pc, #20]	; (8001614 <uart_console_init+0x2c>)
 80015fe:	f7fe ff53 	bl	80004a8 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
 8001602:	2000      	movs	r0, #0
}
 8001604:	bd08      	pop	{r3, pc}
		return -ENODEV;
 8001606:	f06f 0012 	mvn.w	r0, #18
 800160a:	e7fb      	b.n	8001604 <uart_console_init+0x1c>
 800160c:	20000214 	.word	0x20000214
 8001610:	0800307c 	.word	0x0800307c
 8001614:	08001619 	.word	0x08001619

08001618 <console_out>:
	if ('\n' == c) {
 8001618:	280a      	cmp	r0, #10
{
 800161a:	b538      	push	{r3, r4, r5, lr}
 800161c:	4d07      	ldr	r5, [pc, #28]	; (800163c <console_out+0x24>)
 800161e:	4604      	mov	r4, r0
	if ('\n' == c) {
 8001620:	d104      	bne.n	800162c <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
 8001622:	6828      	ldr	r0, [r5, #0]
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
 8001624:	6883      	ldr	r3, [r0, #8]
 8001626:	210d      	movs	r1, #13
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
 800162c:	6828      	ldr	r0, [r5, #0]
 800162e:	6883      	ldr	r3, [r0, #8]
 8001630:	b2e1      	uxtb	r1, r4
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	4798      	blx	r3
}
 8001636:	4620      	mov	r0, r4
 8001638:	bd38      	pop	{r3, r4, r5, pc}
 800163a:	bf00      	nop
 800163c:	20000214 	.word	0x20000214

08001640 <clock_control_on.constprop.0>:
 *
 * @param dev Device structure whose driver controls the clock.
 * @param sys Opaque data representing the clock.
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_on(const struct device *dev,
 8001640:	b570      	push	{r4, r5, r6, lr}
 8001642:	4605      	mov	r5, r0
 8001644:	4c07      	ldr	r4, [pc, #28]	; (8001664 <clock_control_on.constprop.0+0x24>)
 8001646:	4620      	mov	r0, r4
 8001648:	f001 fb6b 	bl	8002d22 <z_device_is_ready>
				   clock_control_subsys_t sys)
{
	if (!device_is_ready(dev)) {
 800164c:	b130      	cbz	r0, 800165c <clock_control_on.constprop.0+0x1c>
	}

	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->api;

	return api->on(dev, sys);
 800164e:	68a3      	ldr	r3, [r4, #8]
 8001650:	4629      	mov	r1, r5
 8001652:	4620      	mov	r0, r4
 8001654:	681b      	ldr	r3, [r3, #0]
}
 8001656:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return api->on(dev, sys);
 800165a:	4718      	bx	r3
}
 800165c:	f06f 0012 	mvn.w	r0, #18
 8001660:	bd70      	pop	{r4, r5, r6, pc}
 8001662:	bf00      	nop
 8001664:	08002f5c 	.word	0x08002f5c

08001668 <gpio_stm32_init>:
 * @param dev GPIO device struct
 *
 * @return 0
 */
static int gpio_stm32_init(const struct device *dev)
{
 8001668:	b508      	push	{r3, lr}
  * @rmtoll CR2          IOSV          LL_PWR_EnableVddIO2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800166a:	4a07      	ldr	r2, [pc, #28]	; (8001688 <gpio_stm32_init+0x20>)
	struct gpio_stm32_data *data = dev->data;
	int ret;

	data->dev = dev;
 800166c:	6903      	ldr	r3, [r0, #16]
 800166e:	6058      	str	r0, [r3, #4]
 8001670:	6853      	ldr	r3, [r2, #4]
					(clock_control_subsys_t *)&cfg->pclken);
 8001672:	6840      	ldr	r0, [r0, #4]
 8001674:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001678:	6053      	str	r3, [r2, #4]
		ret = clock_control_on(clk,
 800167a:	300c      	adds	r0, #12
 800167c:	f7ff ffe0 	bl	8001640 <clock_control_on.constprop.0>

	pm_device_init_suspended(dev);
	(void)pm_device_runtime_enable(dev);

	return 0;
}
 8001680:	ea00 70e0 	and.w	r0, r0, r0, asr #31
 8001684:	bd08      	pop	{r3, pc}
 8001686:	bf00      	nop
 8001688:	40007000 	.word	0x40007000

0800168c <gpio_stm32_pin_interrupt_configure>:
{
 800168c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800168e:	460c      	mov	r4, r1
 8001690:	4611      	mov	r1, r2
	if (mode == GPIO_INT_MODE_DISABLED) {
 8001692:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
	const struct gpio_stm32_config *cfg = dev->config;
 8001696:	6847      	ldr	r7, [r0, #4]
	struct gpio_stm32_data *data = dev->data;
 8001698:	6902      	ldr	r2, [r0, #16]
{
 800169a:	461e      	mov	r6, r3
	if (mode == GPIO_INT_MODE_DISABLED) {
 800169c:	d123      	bne.n	80016e6 <gpio_stm32_pin_interrupt_configure+0x5a>
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 800169e:	f004 0303 	and.w	r3, r4, #3
 80016a2:	3304      	adds	r3, #4
 80016a4:	009a      	lsls	r2, r3, #2
 80016a6:	230f      	movs	r3, #15
 80016a8:	4093      	lsls	r3, r2
 80016aa:	ea43 0394 	orr.w	r3, r3, r4, lsr #2
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
{
  return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U)) >> POSITION_VAL(Line >> 16U));
 80016ae:	b2da      	uxtb	r2, r3
 80016b0:	4933      	ldr	r1, [pc, #204]	; (8001780 <gpio_stm32_pin_interrupt_configure+0xf4>)
 80016b2:	3202      	adds	r2, #2
 80016b4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80016b8:	0c19      	lsrs	r1, r3, #16
 80016ba:	ea02 4313 	and.w	r3, r2, r3, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016be:	fa91 f2a1 	rbit	r2, r1
  return __builtin_clz(value);
 80016c2:	fab2 f282 	clz	r2, r2
 80016c6:	40d3      	lsrs	r3, r2
		if (gpio_stm32_get_exti_source(pin) == cfg->port) {
 80016c8:	68ba      	ldr	r2, [r7, #8]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d109      	bne.n	80016e2 <gpio_stm32_pin_interrupt_configure+0x56>
			stm32_exti_disable(pin);
 80016ce:	4620      	mov	r0, r4
 80016d0:	f7ff fe2e 	bl	8001330 <stm32_exti_disable>
			stm32_exti_unset_callback(pin);
 80016d4:	4620      	mov	r0, r4
 80016d6:	f7ff fe7f 	bl	80013d8 <stm32_exti_unset_callback>
			stm32_exti_trigger(pin, STM32_EXTI_TRIG_NONE);
 80016da:	2100      	movs	r1, #0
 80016dc:	4620      	mov	r0, r4
 80016de:	f7ff fe35 	bl	800134c <stm32_exti_trigger>
	int err = 0;
 80016e2:	2500      	movs	r5, #0
 80016e4:	e03e      	b.n	8001764 <gpio_stm32_pin_interrupt_configure+0xd8>
	if (mode == GPIO_INT_MODE_LEVEL) {
 80016e6:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80016ea:	d042      	beq.n	8001772 <gpio_stm32_pin_interrupt_configure+0xe6>
	if (stm32_exti_set_callback(pin, gpio_stm32_isr, data) != 0) {
 80016ec:	4925      	ldr	r1, [pc, #148]	; (8001784 <gpio_stm32_pin_interrupt_configure+0xf8>)
 80016ee:	4620      	mov	r0, r4
 80016f0:	f7ff fe60 	bl	80013b4 <stm32_exti_set_callback>
 80016f4:	4605      	mov	r5, r0
 80016f6:	2800      	cmp	r0, #0
 80016f8:	d13e      	bne.n	8001778 <gpio_stm32_pin_interrupt_configure+0xec>
	struct stm32_pclken pclken = {
 80016fa:	4a23      	ldr	r2, [pc, #140]	; (8001788 <gpio_stm32_pin_interrupt_configure+0xfc>)
	gpio_stm32_enable_int(cfg->port, pin);
 80016fc:	68bf      	ldr	r7, [r7, #8]
	struct stm32_pclken pclken = {
 80016fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001702:	466b      	mov	r3, sp
 8001704:	e883 0003 	stmia.w	r3, {r0, r1}
	ret = clock_control_on(clk, (clock_control_subsys_t *) &pclken);
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff ff99 	bl	8001640 <clock_control_on.constprop.0>
	if (ret != 0) {
 800170e:	b9c0      	cbnz	r0, 8001742 <gpio_stm32_pin_interrupt_configure+0xb6>
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8001710:	f004 0103 	and.w	r1, r4, #3
 8001714:	3104      	adds	r1, #4
 8001716:	008b      	lsls	r3, r1, #2
 8001718:	210f      	movs	r1, #15
 800171a:	4099      	lsls	r1, r3
 800171c:	ea41 0194 	orr.w	r1, r1, r4, lsr #2
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8001720:	b2ca      	uxtb	r2, r1
 8001722:	0092      	lsls	r2, r2, #2
 8001724:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001728:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800172c:	0c0b      	lsrs	r3, r1, #16
 800172e:	6890      	ldr	r0, [r2, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001730:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 8001734:	fab3 f383 	clz	r3, r3
 8001738:	ea20 4111 	bic.w	r1, r0, r1, lsr #16
 800173c:	409f      	lsls	r7, r3
 800173e:	430f      	orrs	r7, r1
 8001740:	6097      	str	r7, [r2, #8]
	switch (trig) {
 8001742:	f1b6 6f80 	cmp.w	r6, #67108864	; 0x4000000
 8001746:	d010      	beq.n	800176a <gpio_stm32_pin_interrupt_configure+0xde>
 8001748:	f1b6 6fc0 	cmp.w	r6, #100663296	; 0x6000000
 800174c:	d00f      	beq.n	800176e <gpio_stm32_pin_interrupt_configure+0xe2>
 800174e:	f1b6 7f00 	cmp.w	r6, #33554432	; 0x2000000
 8001752:	bf14      	ite	ne
 8001754:	2100      	movne	r1, #0
 8001756:	2102      	moveq	r1, #2
	stm32_exti_trigger(pin, edge);
 8001758:	4620      	mov	r0, r4
 800175a:	f7ff fdf7 	bl	800134c <stm32_exti_trigger>
	stm32_exti_enable(pin);
 800175e:	4620      	mov	r0, r4
 8001760:	f7ff fdd8 	bl	8001314 <stm32_exti_enable>
}
 8001764:	4628      	mov	r0, r5
 8001766:	b003      	add	sp, #12
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
		edge = STM32_EXTI_TRIG_RISING;
 800176a:	2101      	movs	r1, #1
 800176c:	e7f4      	b.n	8001758 <gpio_stm32_pin_interrupt_configure+0xcc>
		edge = STM32_EXTI_TRIG_BOTH;
 800176e:	2103      	movs	r1, #3
 8001770:	e7f2      	b.n	8001758 <gpio_stm32_pin_interrupt_configure+0xcc>
		err = -ENOTSUP;
 8001772:	f06f 0585 	mvn.w	r5, #133	; 0x85
 8001776:	e7f5      	b.n	8001764 <gpio_stm32_pin_interrupt_configure+0xd8>
		err = -EBUSY;
 8001778:	f06f 050f 	mvn.w	r5, #15
	return err;
 800177c:	e7f2      	b.n	8001764 <gpio_stm32_pin_interrupt_configure+0xd8>
 800177e:	bf00      	nop
 8001780:	40010000 	.word	0x40010000
 8001784:	08002b67 	.word	0x08002b67
 8001788:	08003408 	.word	0x08003408

0800178c <uart_stm32_set_baudrate>:
	}
}
#endif /* CONFIG_PM */

static inline void uart_stm32_set_baudrate(const struct device *dev, uint32_t baud_rate)
{
 800178c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
					   &clock_rate) < 0) {
			LOG_ERR("Failed call clock_control_get_rate(pclken[1])");
			return;
		}
	} else {
		if (clock_control_get_rate(data->clock,
 800178e:	6903      	ldr	r3, [r0, #16]
	const struct uart_stm32_config *config = dev->config;
 8001790:	6846      	ldr	r6, [r0, #4]
		if (clock_control_get_rate(data->clock,
 8001792:	685c      	ldr	r4, [r3, #4]
					   (clock_control_subsys_t)&config->pclken[0],
 8001794:	6877      	ldr	r7, [r6, #4]
{
 8001796:	460d      	mov	r5, r1
 8001798:	4620      	mov	r0, r4
 800179a:	f001 fac2 	bl	8002d22 <z_device_is_ready>
 */
static inline int clock_control_get_rate(const struct device *dev,
					 clock_control_subsys_t sys,
					 uint32_t *rate)
{
	if (!device_is_ready(dev)) {
 800179e:	b1f8      	cbz	r0, 80017e0 <uart_stm32_set_baudrate+0x54>
	}

	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->api;

	if (api->get_rate == NULL) {
 80017a0:	68a3      	ldr	r3, [r4, #8]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	b1e3      	cbz	r3, 80017e0 <uart_stm32_set_baudrate+0x54>
		return -ENOSYS;
	}

	return api->get_rate(dev, sys, rate);
 80017a6:	aa01      	add	r2, sp, #4
 80017a8:	4639      	mov	r1, r7
 80017aa:	4620      	mov	r0, r4
 80017ac:	4798      	blx	r3
		if (clock_control_get_rate(data->clock,
 80017ae:	2800      	cmp	r0, #0
 80017b0:	db16      	blt.n	80017e0 <uart_stm32_set_baudrate+0x54>
			return;
		}
	}

#if HAS_LPUART_1
	if (IS_LPUART_INSTANCE(config->usart)) {
 80017b2:	6836      	ldr	r6, [r6, #0]
 80017b4:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <uart_stm32_set_baudrate+0x6c>)

		presc_val = presc_idx << USART_PRESC_PRESCALER_Pos;

		LL_LPUART_SetPrescaler(config->usart, presc_val);
#else
		lpuartdiv = lpuartdiv_calc(clock_rate, baud_rate);
 80017b6:	9c01      	ldr	r4, [sp, #4]
	if (IS_LPUART_INSTANCE(config->usart)) {
 80017b8:	429e      	cmp	r6, r3
	lpuartdiv += baud_rate / 2;
 80017ba:	ea4f 0055 	mov.w	r0, r5, lsr #1
	if (IS_LPUART_INSTANCE(config->usart)) {
 80017be:	d111      	bne.n	80017e4 <uart_stm32_set_baudrate+0x58>
	lpuartdiv /= baud_rate;
 80017c0:	2300      	movs	r3, #0
 80017c2:	4619      	mov	r1, r3
	lpuartdiv += baud_rate / 2;
 80017c4:	f44f 7780 	mov.w	r7, #256	; 0x100
	lpuartdiv /= baud_rate;
 80017c8:	462a      	mov	r2, r5
 80017ca:	fbe4 0107 	umlal	r0, r1, r4, r7
 80017ce:	f7fe fced 	bl	80001ac <__aeabi_uldivmod>
		if (lpuartdiv < LPUART_BRR_MIN_VALUE || lpuartdiv > LPUART_BRR_MASK) {
 80017d2:	4b0a      	ldr	r3, [pc, #40]	; (80017fc <uart_stm32_set_baudrate+0x70>)
 80017d4:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 80017d8:	429a      	cmp	r2, r3
 80017da:	d801      	bhi.n	80017e0 <uart_stm32_set_baudrate+0x54>
  if (BaudRate != 0U)
  {
    LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, PrescalerValue, BaudRate);
  }
#else
  if (BaudRate != 0U)
 80017dc:	b105      	cbz	r5, 80017e0 <uart_stm32_set_baudrate+0x54>
  {
    LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, BaudRate);
 80017de:	60f0      	str	r0, [r6, #12]
				     baud_rate);

#if HAS_LPUART_1
	}
#endif /* HAS_LPUART_1 */
}
 80017e0:	b003      	add	sp, #12
 80017e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  *         @arg @ref LL_USART_OVERSAMPLING_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling)
{
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 80017e4:	6833      	ldr	r3, [r6, #0]
  else
  {
#if defined(USART_PRESC_PRESCALER)
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80017e6:	4404      	add	r4, r0
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 80017e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80017ec:	fbb4 f4f5 	udiv	r4, r4, r5
 80017f0:	b2a4      	uxth	r4, r4
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 80017f2:	6033      	str	r3, [r6, #0]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80017f4:	60f4      	str	r4, [r6, #12]
 80017f6:	e7f3      	b.n	80017e0 <uart_stm32_set_baudrate+0x54>
 80017f8:	40008000 	.word	0x40008000
 80017fc:	000ffcff 	.word	0x000ffcff

08001800 <uart_stm32_init>:
 * @param dev UART device struct
 *
 * @return 0
 */
static int uart_stm32_init(const struct device *dev)
{
 8001800:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	const struct uart_stm32_config *config = dev->config;
 8001804:	6844      	ldr	r4, [r0, #4]
	struct uart_stm32_data *data = dev->data;
 8001806:	6907      	ldr	r7, [r0, #16]
	data->clock = clk;
 8001808:	4d40      	ldr	r5, [pc, #256]	; (800190c <uart_stm32_init+0x10c>)
	uint32_t ll_datawidth;
	int err;

	__uart_stm32_get_clock(dev);
	/* enable clock */
	err = clock_control_on(data->clock, (clock_control_subsys_t)&config->pclken[0]);
 800180a:	f8d4 8004 	ldr.w	r8, [r4, #4]
	data->clock = clk;
 800180e:	607d      	str	r5, [r7, #4]
{
 8001810:	4606      	mov	r6, r0
 8001812:	4628      	mov	r0, r5
 8001814:	f001 fa85 	bl	8002d22 <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8001818:	2800      	cmp	r0, #0
 800181a:	d072      	beq.n	8001902 <uart_stm32_init+0x102>
	return api->on(dev, sys);
 800181c:	68ab      	ldr	r3, [r5, #8]
 800181e:	4628      	mov	r0, r5
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4641      	mov	r1, r8
 8001824:	4798      	blx	r3
	if (err != 0) {
 8001826:	4605      	mov	r5, r0
 8001828:	2800      	cmp	r0, #0
 800182a:	d161      	bne.n	80018f0 <uart_stm32_init+0xf0>
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
 800182c:	4601      	mov	r1, r0
 800182e:	aa01      	add	r2, sp, #4
 8001830:	69a0      	ldr	r0, [r4, #24]
 8001832:	f001 fa5d 	bl	8002cf0 <pinctrl_lookup_state>
	if (ret < 0) {
 8001836:	2800      	cmp	r0, #0
 8001838:	db66      	blt.n	8001908 <uart_stm32_init+0x108>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
 800183a:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 800183c:	462a      	mov	r2, r5
 800183e:	7919      	ldrb	r1, [r3, #4]
 8001840:	6818      	ldr	r0, [r3, #0]
 8001842:	f000 f9f9 	bl	8001c38 <pinctrl_configure_pins>
		}
	}

	/* Configure dt provided device signals when available */
	err = pinctrl_apply_state(config->pcfg, PINCTRL_STATE_DEFAULT);
	if (err < 0) {
 8001846:	2800      	cmp	r0, #0
 8001848:	db5e      	blt.n	8001908 <uart_stm32_init+0x108>
		return err;
	}

	LL_USART_Disable(config->usart);
 800184a:	6820      	ldr	r0, [r4, #0]
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 800184c:	6821      	ldr	r1, [r4, #0]
 800184e:	6803      	ldr	r3, [r0, #0]
 8001850:	f023 0301 	bic.w	r3, r3, #1
 8001854:	6003      	str	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001856:	e850 3f00 	ldrex	r3, [r0]
  ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 800185a:	f043 030c 	orr.w	r3, r3, #12
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800185e:	e840 3200 	strex	r2, r3, [r0]
 8001862:	2a00      	cmp	r2, #0
 8001864:	d1f7      	bne.n	8001856 <uart_stm32_init+0x56>
				      LL_USART_DIRECTION_TX_RX);

	/* Determine the datawidth and parity. If we use other parity than
	 * 'none' we must use datawidth = 9 (to get 8 databit + 1 parity bit).
	 */
	if (config->parity == 2) {
 8001866:	6923      	ldr	r3, [r4, #16]
 8001868:	2b02      	cmp	r3, #2
 800186a:	d045      	beq.n	80018f8 <uart_stm32_init+0xf8>
			LOG_WRN("Invalid parity setting '%d'."
				"Defaulting to 'none'.", config->parity);
		}
		/* 8 databit, parity none */
		ll_parity = LL_USART_PARITY_NONE;
		ll_datawidth = LL_USART_DATAWIDTH_8B;
 800186c:	2b01      	cmp	r3, #1
 800186e:	bf0a      	itet	eq
 8001870:	f44f 5080 	moveq.w	r0, #4096	; 0x1000
 8001874:	2000      	movne	r0, #0
 8001876:	f44f 62c0 	moveq.w	r2, #1536	; 0x600
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 800187a:	680b      	ldr	r3, [r1, #0]
 800187c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001880:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001884:	4302      	orrs	r2, r0
 8001886:	4313      	orrs	r3, r2
 8001888:	600b      	str	r3, [r1, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800188a:	684b      	ldr	r3, [r1, #4]
 800188c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001890:	604b      	str	r3, [r1, #4]
	LL_USART_ConfigCharacter(config->usart,
				 ll_datawidth,
				 ll_parity,
				 LL_USART_STOPBITS_1);

	if (config->hw_flow_control) {
 8001892:	7b23      	ldrb	r3, [r4, #12]
 8001894:	b12b      	cbz	r3, 80018a2 <uart_stm32_init+0xa2>
	LL_USART_SetHWFlowCtrl(config->usart, hwctrl);
 8001896:	6873      	ldr	r3, [r6, #4]
 8001898:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800189a:	6893      	ldr	r3, [r2, #8]
 800189c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80018a0:	6093      	str	r3, [r2, #8]
		uart_stm32_set_hwctrl(dev, LL_USART_HWCONTROL_RTS_CTS);
	}

	/* Set the default baudrate */
	uart_stm32_set_baudrate(dev, data->baud_rate);
 80018a2:	6839      	ldr	r1, [r7, #0]
 80018a4:	4630      	mov	r0, r6
 80018a6:	f7ff ff71 	bl	800178c <uart_stm32_set_baudrate>

	/* Enable the single wire / half-duplex mode */
	if (config->single_wire) {
 80018aa:	7d22      	ldrb	r2, [r4, #20]
 80018ac:	6823      	ldr	r3, [r4, #0]
 80018ae:	b11a      	cbz	r2, 80018b8 <uart_stm32_init+0xb8>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	f042 0208 	orr.w	r2, r2, #8
 80018b6:	609a      	str	r2, [r3, #8]
		LL_USART_EnableHalfDuplex(config->usart);
	}

#ifdef LL_USART_TXRX_SWAPPED
	if (config->tx_rx_swap) {
 80018b8:	7d62      	ldrb	r2, [r4, #21]
 80018ba:	b11a      	cbz	r2, 80018c4 <uart_stm32_init+0xc4>
  MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig);
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80018c2:	605a      	str	r2, [r3, #4]
		LL_USART_SetTXRXSwap(config->usart, LL_USART_TXRX_SWAPPED);
	}
#endif

#ifdef LL_USART_RXPIN_LEVEL_INVERTED
	if (config->rx_invert) {
 80018c4:	7da2      	ldrb	r2, [r4, #22]
 80018c6:	b11a      	cbz	r2, 80018d0 <uart_stm32_init+0xd0>
  MODIFY_REG(USARTx->CR2, USART_CR2_RXINV, PinInvMethod);
 80018c8:	685a      	ldr	r2, [r3, #4]
 80018ca:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80018ce:	605a      	str	r2, [r3, #4]
		LL_USART_SetRXPinLevel(config->usart, LL_USART_RXPIN_LEVEL_INVERTED);
	}
#endif

#ifdef LL_USART_TXPIN_LEVEL_INVERTED
	if (config->tx_invert) {
 80018d0:	7de2      	ldrb	r2, [r4, #23]
 80018d2:	b11a      	cbz	r2, 80018dc <uart_stm32_init+0xdc>
  MODIFY_REG(USARTx->CR2, USART_CR2_TXINV, PinInvMethod);
 80018d4:	685a      	ldr	r2, [r3, #4]
 80018d6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80018da:	605a      	str	r2, [r3, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	f042 0201 	orr.w	r2, r2, #1
 80018e2:	601a      	str	r2, [r3, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80018e4:	69da      	ldr	r2, [r3, #28]
 80018e6:	0291      	lsls	r1, r2, #10
 80018e8:	d5fc      	bpl.n	80018e4 <uart_stm32_init+0xe4>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80018ea:	69da      	ldr	r2, [r3, #28]
 80018ec:	0252      	lsls	r2, r2, #9
 80018ee:	d5fc      	bpl.n	80018ea <uart_stm32_init+0xea>
#ifdef CONFIG_UART_ASYNC_API
	return uart_stm32_async_init(dev);
#else
	return 0;
#endif
}
 80018f0:	4628      	mov	r0, r5
 80018f2:	b002      	add	sp, #8
 80018f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 80018f8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_EVEN;
 80018fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001900:	e7bb      	b.n	800187a <uart_stm32_init+0x7a>
		return -ENODEV;
 8001902:	f06f 0512 	mvn.w	r5, #18
 8001906:	e7f3      	b.n	80018f0 <uart_stm32_init+0xf0>
	if (err < 0) {
 8001908:	4605      	mov	r5, r0
 800190a:	e7f1      	b.n	80018f0 <uart_stm32_init+0xf0>
 800190c:	08002f5c 	.word	0x08002f5c

08001910 <uart_stm32_configure>:
{
 8001910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	const uint32_t parity = uart_stm32_cfg2ll_parity(cfg->parity);
 8001914:	790b      	ldrb	r3, [r1, #4]
	const struct uart_stm32_config *config = dev->config;
 8001916:	6845      	ldr	r5, [r0, #4]
	struct uart_stm32_data *data = dev->data;
 8001918:	6906      	ldr	r6, [r0, #16]
	switch (parity) {
 800191a:	2b01      	cmp	r3, #1
{
 800191c:	460c      	mov	r4, r1
	switch (parity) {
 800191e:	d01c      	beq.n	800195a <uart_stm32_configure+0x4a>
		return LL_USART_PARITY_NONE;
 8001920:	2b02      	cmp	r3, #2
 8001922:	bf0c      	ite	eq
 8001924:	f44f 6880 	moveq.w	r8, #1024	; 0x400
 8001928:	f04f 0800 	movne.w	r8, #0
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 800192c:	f894 9005 	ldrb.w	r9, [r4, #5]
	const uint32_t databits = uart_stm32_cfg2ll_databits(cfg->data_bits,
 8001930:	79a7      	ldrb	r7, [r4, #6]
 8001932:	f1b9 0f02 	cmp.w	r9, #2
 8001936:	bf96      	itet	ls
 8001938:	4a49      	ldrls	r2, [pc, #292]	; (8001a60 <uart_stm32_configure+0x150>)
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 800193a:	f44f 5100 	movhi.w	r1, #8192	; 0x2000
 800193e:	f832 1019 	ldrhls.w	r1, [r2, r9, lsl #1]
	switch (db) {
 8001942:	2f02      	cmp	r7, #2
 8001944:	d00c      	beq.n	8001960 <uart_stm32_configure+0x50>
 8001946:	2f04      	cmp	r7, #4
 8001948:	f000 8084 	beq.w	8001a54 <uart_stm32_configure+0x144>
			return LL_USART_DATAWIDTH_8B;
 800194c:	2b00      	cmp	r3, #0
 800194e:	bf14      	ite	ne
 8001950:	f44f 5e80 	movne.w	lr, #4096	; 0x1000
 8001954:	f04f 0e00 	moveq.w	lr, #0
 8001958:	e008      	b.n	800196c <uart_stm32_configure+0x5c>
	switch (parity) {
 800195a:	f44f 68c0 	mov.w	r8, #1536	; 0x600
 800195e:	e7e5      	b.n	800192c <uart_stm32_configure+0x1c>
			return LL_USART_DATAWIDTH_8B;
 8001960:	2b00      	cmp	r3, #0
 8001962:	bf0c      	ite	eq
 8001964:	f04f 5e80 	moveq.w	lr, #268435456	; 0x10000000
 8001968:	f04f 0e00 	movne.w	lr, #0
	const uint32_t flowctrl = uart_stm32_cfg2ll_hwctrl(cfg->flow_ctrl);
 800196c:	79e2      	ldrb	r2, [r4, #7]
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 800196e:	f1a3 0a03 	sub.w	sl, r3, #3
		return LL_USART_HWCONTROL_RTS_CTS;
 8001972:	2a01      	cmp	r2, #1
 8001974:	bf14      	ite	ne
 8001976:	f04f 0c00 	movne.w	ip, #0
 800197a:	f44f 7c40 	moveq.w	ip, #768	; 0x300
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 800197e:	f1ba 0f01 	cmp.w	sl, #1
 8001982:	d96a      	bls.n	8001a5a <uart_stm32_configure+0x14a>
	if ((cfg->parity != UART_CFG_PARITY_NONE) &&
 8001984:	b10b      	cbz	r3, 800198a <uart_stm32_configure+0x7a>
 8001986:	2f04      	cmp	r7, #4
 8001988:	d067      	beq.n	8001a5a <uart_stm32_configure+0x14a>
	if (IS_LPUART_INSTANCE(config->usart) &&
 800198a:	682b      	ldr	r3, [r5, #0]
 800198c:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8001a64 <uart_stm32_configure+0x154>
 8001990:	4553      	cmp	r3, sl
 8001992:	d102      	bne.n	800199a <uart_stm32_configure+0x8a>
 8001994:	f019 0ffd 	tst.w	r9, #253	; 0xfd
 8001998:	d05f      	beq.n	8001a5a <uart_stm32_configure+0x14a>
	if ((cfg->data_bits == UART_CFG_DATA_BITS_5) ||
 800199a:	2f01      	cmp	r7, #1
 800199c:	d95d      	bls.n	8001a5a <uart_stm32_configure+0x14a>
	    || (cfg->data_bits == UART_CFG_DATA_BITS_9)) {
 800199e:	2f04      	cmp	r7, #4
 80019a0:	d05b      	beq.n	8001a5a <uart_stm32_configure+0x14a>
	if (cfg->flow_ctrl != UART_CFG_FLOW_CTRL_NONE) {
 80019a2:	b1c2      	cbz	r2, 80019d6 <uart_stm32_configure+0xc6>
		if (!IS_UART_HWFLOW_INSTANCE(config->usart) ||
 80019a4:	4f30      	ldr	r7, [pc, #192]	; (8001a68 <uart_stm32_configure+0x158>)
 80019a6:	42bb      	cmp	r3, r7
 80019a8:	d013      	beq.n	80019d2 <uart_stm32_configure+0xc2>
 80019aa:	f5a7 4774 	sub.w	r7, r7, #62464	; 0xf400
 80019ae:	42bb      	cmp	r3, r7
 80019b0:	d00f      	beq.n	80019d2 <uart_stm32_configure+0xc2>
 80019b2:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80019b6:	42bb      	cmp	r3, r7
 80019b8:	d00b      	beq.n	80019d2 <uart_stm32_configure+0xc2>
 80019ba:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80019be:	42bb      	cmp	r3, r7
 80019c0:	d007      	beq.n	80019d2 <uart_stm32_configure+0xc2>
 80019c2:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80019c6:	42bb      	cmp	r3, r7
 80019c8:	d003      	beq.n	80019d2 <uart_stm32_configure+0xc2>
 80019ca:	f507 5740 	add.w	r7, r7, #12288	; 0x3000
 80019ce:	42bb      	cmp	r3, r7
 80019d0:	d143      	bne.n	8001a5a <uart_stm32_configure+0x14a>
 80019d2:	2a01      	cmp	r2, #1
 80019d4:	d141      	bne.n	8001a5a <uart_stm32_configure+0x14a>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	f022 0201 	bic.w	r2, r2, #1
 80019dc:	601a      	str	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
	if (parity != uart_stm32_get_parity(dev)) {
 80019e4:	4590      	cmp	r8, r2
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 80019e6:	bf1f      	itttt	ne
 80019e8:	681a      	ldrne	r2, [r3, #0]
 80019ea:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80019ee:	ea42 0208 	orrne.w	r2, r2, r8
 80019f2:	601a      	strne	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
	if (stopbits != uart_stm32_get_stopbits(dev)) {
 80019fa:	4291      	cmp	r1, r2
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80019fc:	bf1f      	itttt	ne
 80019fe:	685f      	ldrne	r7, [r3, #4]
 8001a00:	f427 5740 	bicne.w	r7, r7, #12288	; 0x3000
 8001a04:	430f      	orrne	r7, r1
 8001a06:	605f      	strne	r7, [r3, #4]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	f002 2210 	and.w	r2, r2, #268439552	; 0x10001000
	if (databits != uart_stm32_get_databits(dev)) {
 8001a0e:	4596      	cmp	lr, r2
  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 8001a10:	bf1f      	itttt	ne
 8001a12:	6819      	ldrne	r1, [r3, #0]
 8001a14:	f021 2110 	bicne.w	r1, r1, #268439552	; 0x10001000
 8001a18:	ea41 010e 	orrne.w	r1, r1, lr
 8001a1c:	6019      	strne	r1, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8001a1e:	689a      	ldr	r2, [r3, #8]
	if (cfg->baudrate != data->baud_rate) {
 8001a20:	6821      	ldr	r1, [r4, #0]
 8001a22:	f402 7240 	and.w	r2, r2, #768	; 0x300
	if (flowctrl != uart_stm32_get_hwctrl(dev)) {
 8001a26:	4594      	cmp	ip, r2
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001a28:	bf1f      	itttt	ne
 8001a2a:	689a      	ldrne	r2, [r3, #8]
 8001a2c:	f422 7240 	bicne.w	r2, r2, #768	; 0x300
 8001a30:	ea42 020c 	orrne.w	r2, r2, ip
 8001a34:	609a      	strne	r2, [r3, #8]
	if (cfg->baudrate != data->baud_rate) {
 8001a36:	6833      	ldr	r3, [r6, #0]
 8001a38:	4299      	cmp	r1, r3
 8001a3a:	d003      	beq.n	8001a44 <uart_stm32_configure+0x134>
		uart_stm32_set_baudrate(dev, cfg->baudrate);
 8001a3c:	f7ff fea6 	bl	800178c <uart_stm32_set_baudrate>
		data->baud_rate = cfg->baudrate;
 8001a40:	6823      	ldr	r3, [r4, #0]
 8001a42:	6033      	str	r3, [r6, #0]
	LL_USART_Enable(config->usart);
 8001a44:	682a      	ldr	r2, [r5, #0]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001a46:	6813      	ldr	r3, [r2, #0]
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6013      	str	r3, [r2, #0]
	return 0;
 8001a4e:	2000      	movs	r0, #0
};
 8001a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	switch (db) {
 8001a54:	f44f 5e80 	mov.w	lr, #4096	; 0x1000
 8001a58:	e788      	b.n	800196c <uart_stm32_configure+0x5c>
		return -ENOTSUP;
 8001a5a:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8001a5e:	e7f7      	b.n	8001a50 <uart_stm32_configure+0x140>
 8001a60:	08003678 	.word	0x08003678
 8001a64:	40008000 	.word	0x40008000
 8001a68:	40013800 	.word	0x40013800

08001a6c <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
	uint32_t val1 = SysTick->VAL;	/* A */
 8001a6c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
{
 8001a70:	b510      	push	{r4, lr}
	uint32_t val1 = SysTick->VAL;	/* A */
 8001a72:	699a      	ldr	r2, [r3, #24]
	uint32_t ctrl = SysTick->CTRL;	/* B */
 8001a74:	6919      	ldr	r1, [r3, #16]
	uint32_t val2 = SysTick->VAL;	/* C */
 8001a76:	6998      	ldr	r0, [r3, #24]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8001a78:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <elapsed+0x34>)
 8001a7a:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 8001a7e:	4909      	ldr	r1, [pc, #36]	; (8001aa4 <elapsed+0x38>)
 8001a80:	d101      	bne.n	8001a86 <elapsed+0x1a>
	    || (val1 < val2)) {
 8001a82:	4282      	cmp	r2, r0
 8001a84:	d206      	bcs.n	8001a94 <elapsed+0x28>
		overflow_cyc += last_load;
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	680c      	ldr	r4, [r1, #0]
 8001a8a:	4422      	add	r2, r4
 8001a8c:	601a      	str	r2, [r3, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
 8001a8e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001a92:	6912      	ldr	r2, [r2, #16]
	}

	return (last_load - val2) + overflow_cyc;
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	680a      	ldr	r2, [r1, #0]
 8001a98:	4413      	add	r3, r2
}
 8001a9a:	1a18      	subs	r0, r3, r0
 8001a9c:	bd10      	pop	{r4, pc}
 8001a9e:	bf00      	nop
 8001aa0:	200002b4 	.word	0x200002b4
 8001aa4:	200002b0 	.word	0x200002b0

08001aa8 <sys_clock_driver_init>:
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa8:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <sys_clock_driver_init+0x28>)
 8001aaa:	2210      	movs	r2, #16
 8001aac:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
static int sys_clock_driver_init(const struct device *dev)
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
 8001ab0:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <sys_clock_driver_init+0x2c>)
 8001ab2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001ab6:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
 8001ab8:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <sys_clock_driver_init+0x30>)
 8001aba:	2000      	movs	r0, #0
 8001abc:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
 8001abe:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001ac2:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8001ac4:	6198      	str	r0, [r3, #24]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
 8001ac6:	691a      	ldr	r2, [r3, #16]
 8001ac8:	f042 0207 	orr.w	r2, r2, #7
 8001acc:	611a      	str	r2, [r3, #16]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
 8001ace:	4770      	bx	lr
 8001ad0:	e000ed00 	.word	0xe000ed00
 8001ad4:	200002b0 	.word	0x200002b0
 8001ad8:	200002b4 	.word	0x200002b4

08001adc <sys_clock_isr>:
{
 8001adc:	b508      	push	{r3, lr}
	elapsed();
 8001ade:	f7ff ffc5 	bl	8001a6c <elapsed>
	cycle_count += overflow_cyc;
 8001ae2:	4b0c      	ldr	r3, [pc, #48]	; (8001b14 <sys_clock_isr+0x38>)
 8001ae4:	4a0c      	ldr	r2, [pc, #48]	; (8001b18 <sys_clock_isr+0x3c>)
 8001ae6:	6818      	ldr	r0, [r3, #0]
 8001ae8:	6811      	ldr	r1, [r2, #0]
 8001aea:	4408      	add	r0, r1
 8001aec:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8001af2:	4a0a      	ldr	r2, [pc, #40]	; (8001b1c <sys_clock_isr+0x40>)
 8001af4:	6813      	ldr	r3, [r2, #0]
 8001af6:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8001afa:	1ac0      	subs	r0, r0, r3
 8001afc:	fbb0 f0f1 	udiv	r0, r0, r1
		announced_cycles += dticks * CYC_PER_TICK;
 8001b00:	fb01 3300 	mla	r3, r1, r0, r3
 8001b04:	6013      	str	r3, [r2, #0]
		sys_clock_announce(dticks);
 8001b06:	f000 fd9f 	bl	8002648 <sys_clock_announce>
}
 8001b0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
 8001b0e:	f7ff b9cf 	b.w	8000eb0 <z_arm_exc_exit>
 8001b12:	bf00      	nop
 8001b14:	200002b4 	.word	0x200002b4
 8001b18:	200002ac 	.word	0x200002ac
 8001b1c:	200002a8 	.word	0x200002a8

08001b20 <sys_clock_set_timeout>:
{
 8001b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b22:	4c31      	ldr	r4, [pc, #196]	; (8001be8 <sys_clock_set_timeout+0xc8>)
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
 8001b24:	b159      	cbz	r1, 8001b3e <sys_clock_set_timeout+0x1e>
 8001b26:	1c42      	adds	r2, r0, #1
 8001b28:	d109      	bne.n	8001b3e <sys_clock_set_timeout+0x1e>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8001b2a:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001b2e:	6913      	ldr	r3, [r2, #16]
 8001b30:	f023 0301 	bic.w	r3, r3, #1
 8001b34:	6113      	str	r3, [r2, #16]
		last_load = TIMER_STOPPED;
 8001b36:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001b3a:	6023      	str	r3, [r4, #0]
}
 8001b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8001b3e:	1c43      	adds	r3, r0, #1
	uint32_t last_load_ = last_load;
 8001b40:	6825      	ldr	r5, [r4, #0]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8001b42:	d022      	beq.n	8001b8a <sys_clock_set_timeout+0x6a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8001b44:	2801      	cmp	r0, #1
 8001b46:	dd23      	ble.n	8001b90 <sys_clock_set_timeout+0x70>
 8001b48:	f5b0 6f03 	cmp.w	r0, #2096	; 0x830
 8001b4c:	dc22      	bgt.n	8001b94 <sys_clock_set_timeout+0x74>
 8001b4e:	1e47      	subs	r7, r0, #1
	__asm__ volatile(
 8001b50:	f04f 0310 	mov.w	r3, #16
 8001b54:	f3ef 8611 	mrs	r6, BASEPRI
 8001b58:	f383 8812 	msr	BASEPRI_MAX, r3
 8001b5c:	f3bf 8f6f 	isb	sy
	uint32_t pending = elapsed();
 8001b60:	f7ff ff84 	bl	8001a6c <elapsed>
	cycle_count += pending;
 8001b64:	4921      	ldr	r1, [pc, #132]	; (8001bec <sys_clock_set_timeout+0xcc>)
	val1 = SysTick->VAL;
 8001b66:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
	overflow_cyc = 0U;
 8001b6a:	2200      	movs	r2, #0
	val1 = SysTick->VAL;
 8001b6c:	f8d3 c018 	ldr.w	ip, [r3, #24]
	cycle_count += pending;
 8001b70:	680b      	ldr	r3, [r1, #0]
 8001b72:	4418      	add	r0, r3
	overflow_cyc = 0U;
 8001b74:	4b1e      	ldr	r3, [pc, #120]	; (8001bf0 <sys_clock_set_timeout+0xd0>)
	cycle_count += pending;
 8001b76:	6008      	str	r0, [r1, #0]
	overflow_cyc = 0U;
 8001b78:	601a      	str	r2, [r3, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
 8001b7a:	4b1e      	ldr	r3, [pc, #120]	; (8001bf4 <sys_clock_set_timeout+0xd4>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
	if ((int32_t)unannounced < 0) {
 8001b7e:	1a83      	subs	r3, r0, r2
 8001b80:	d50b      	bpl.n	8001b9a <sys_clock_set_timeout+0x7a>
		delay = MAX(delay, MIN_DELAY);
 8001b82:	f44f 6380 	mov.w	r3, #1024	; 0x400
			last_load = delay;
 8001b86:	6023      	str	r3, [r4, #0]
 8001b88:	e01a      	b.n	8001bc0 <sys_clock_set_timeout+0xa0>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8001b8a:	f44f 6003 	mov.w	r0, #2096	; 0x830
 8001b8e:	e7de      	b.n	8001b4e <sys_clock_set_timeout+0x2e>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8001b90:	2700      	movs	r7, #0
 8001b92:	e7dd      	b.n	8001b50 <sys_clock_set_timeout+0x30>
 8001b94:	f44f 6703 	mov.w	r7, #2096	; 0x830
 8001b98:	e7da      	b.n	8001b50 <sys_clock_set_timeout+0x30>
		delay = ticks * CYC_PER_TICK;
 8001b9a:	f44f 5efa 	mov.w	lr, #8000	; 0x1f40
		delay += unannounced;
 8001b9e:	fb0e 3307 	mla	r3, lr, r7, r3
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8001ba2:	f503 53f9 	add.w	r3, r3, #7968	; 0x1f20
		delay -= unannounced;
 8001ba6:	1a12      	subs	r2, r2, r0
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8001ba8:	331f      	adds	r3, #31
 8001baa:	fbb3 f3fe 	udiv	r3, r3, lr
		delay -= unannounced;
 8001bae:	fb0e 2303 	mla	r3, lr, r3, r2
		delay = MAX(delay, MIN_DELAY);
 8001bb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bb6:	d9e4      	bls.n	8001b82 <sys_clock_set_timeout+0x62>
		if (delay > MAX_CYCLES) {
 8001bb8:	4a0f      	ldr	r2, [pc, #60]	; (8001bf8 <sys_clock_set_timeout+0xd8>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d9e3      	bls.n	8001b86 <sys_clock_set_timeout+0x66>
			last_load = MAX_CYCLES;
 8001bbe:	6022      	str	r2, [r4, #0]
	val2 = SysTick->VAL;
 8001bc0:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
	SysTick->LOAD = last_load - 1;
 8001bc4:	6824      	ldr	r4, [r4, #0]
	val2 = SysTick->VAL;
 8001bc6:	6993      	ldr	r3, [r2, #24]
	if (val1 < val2) {
 8001bc8:	459c      	cmp	ip, r3
		cycle_count += (val1 + (last_load_ - val2));
 8001bca:	bf38      	it	cc
 8001bcc:	44ac      	addcc	ip, r5
	SysTick->LOAD = last_load - 1;
 8001bce:	3c01      	subs	r4, #1
		cycle_count += (val1 - val2);
 8001bd0:	ebac 0c03 	sub.w	ip, ip, r3
	SysTick->LOAD = last_load - 1;
 8001bd4:	6154      	str	r4, [r2, #20]
		cycle_count += (val1 - val2);
 8001bd6:	4460      	add	r0, ip
	SysTick->VAL = 0; /* resets timer to last_load */
 8001bd8:	2400      	movs	r4, #0
 8001bda:	6194      	str	r4, [r2, #24]
		cycle_count += (val1 - val2);
 8001bdc:	6008      	str	r0, [r1, #0]
	__asm__ volatile(
 8001bde:	f386 8811 	msr	BASEPRI, r6
 8001be2:	f3bf 8f6f 	isb	sy
 8001be6:	e7a9      	b.n	8001b3c <sys_clock_set_timeout+0x1c>
 8001be8:	200002b0 	.word	0x200002b0
 8001bec:	200002ac 	.word	0x200002ac
 8001bf0:	200002b4 	.word	0x200002b4
 8001bf4:	200002a8 	.word	0x200002a8
 8001bf8:	00ffdc00 	.word	0x00ffdc00

08001bfc <sys_clock_elapsed>:
{
 8001bfc:	b510      	push	{r4, lr}
	__asm__ volatile(
 8001bfe:	f04f 0310 	mov.w	r3, #16
 8001c02:	f3ef 8411 	mrs	r4, BASEPRI
 8001c06:	f383 8812 	msr	BASEPRI_MAX, r3
 8001c0a:	f3bf 8f6f 	isb	sy
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
 8001c0e:	f7ff ff2d 	bl	8001a6c <elapsed>
 8001c12:	4b07      	ldr	r3, [pc, #28]	; (8001c30 <sys_clock_elapsed+0x34>)
 8001c14:	4a07      	ldr	r2, [pc, #28]	; (8001c34 <sys_clock_elapsed+0x38>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6812      	ldr	r2, [r2, #0]
 8001c1a:	1a9b      	subs	r3, r3, r2
 8001c1c:	4403      	add	r3, r0
	__asm__ volatile(
 8001c1e:	f384 8811 	msr	BASEPRI, r4
 8001c22:	f3bf 8f6f 	isb	sy
}
 8001c26:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001c2a:	fbb3 f0f0 	udiv	r0, r3, r0
 8001c2e:	bd10      	pop	{r4, pc}
 8001c30:	200002ac 	.word	0x200002ac
 8001c34:	200002a8 	.word	0x200002a8

08001c38 <pinctrl_configure_pins>:
	return gpio_stm32_configure(port_device, STM32_PIN(pin), pin_cgf, pin_func);
}

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
 8001c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	port_device = gpio_ports[STM32_PORT(pin)];
 8001c3c:	4f20      	ldr	r7, [pc, #128]	; (8001cc0 <pinctrl_configure_pins+0x88>)
 8001c3e:	4604      	mov	r4, r0
 8001c40:	eb00 06c1 	add.w	r6, r0, r1, lsl #3
	uint32_t pin, mux;
	uint32_t pin_cgf = 0;
 8001c44:	2500      	movs	r5, #0
	if (ret < 0) {
		return ret;
	}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

	for (uint8_t i = 0U; i < pin_cnt; i++) {
 8001c46:	42b4      	cmp	r4, r6
 8001c48:	d101      	bne.n	8001c4e <pinctrl_configure_pins+0x16>
		if (ret < 0) {
			return ret;
		}
	}

	return 0;
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	e014      	b.n	8001c78 <pinctrl_configure_pins+0x40>
		mux = pins[i].pinmux;
 8001c4e:	6822      	ldr	r2, [r4, #0]
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 8001c50:	06d1      	lsls	r1, r2, #27
		} else if (STM32_DT_PINMUX_FUNC(mux) == STM32_ANALOG) {
 8001c52:	f002 091f 	and.w	r9, r2, #31
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 8001c56:	d411      	bmi.n	8001c7c <pinctrl_configure_pins+0x44>
			pin_cgf = pins[i].pincfg | STM32_MODER_ALT_MODE;
 8001c58:	6865      	ldr	r5, [r4, #4]
 8001c5a:	f045 0520 	orr.w	r5, r5, #32
		pin = STM32PIN(STM32_DT_PINMUX_PORT(mux),
 8001c5e:	f3c2 1a47 	ubfx	sl, r2, #5, #8
	if (STM32_PORT(pin) >= gpio_ports_cnt) {
 8001c62:	f3c2 2243 	ubfx	r2, r2, #9, #4
 8001c66:	2a0a      	cmp	r2, #10
 8001c68:	d827      	bhi.n	8001cba <pinctrl_configure_pins+0x82>
	port_device = gpio_ports[STM32_PORT(pin)];
 8001c6a:	f857 8022 	ldr.w	r8, [r7, r2, lsl #2]
	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 8001c6e:	f1b8 0f00 	cmp.w	r8, #0
 8001c72:	d111      	bne.n	8001c98 <pinctrl_configure_pins+0x60>
		return -ENODEV;
 8001c74:	f06f 0012 	mvn.w	r0, #18
}
 8001c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		} else if (STM32_DT_PINMUX_FUNC(mux) == STM32_ANALOG) {
 8001c7c:	f1b9 0f10 	cmp.w	r9, #16
 8001c80:	d008      	beq.n	8001c94 <pinctrl_configure_pins+0x5c>
		} else if (STM32_DT_PINMUX_FUNC(mux) == STM32_GPIO) {
 8001c82:	f1b9 0f11 	cmp.w	r9, #17
 8001c86:	d1ea      	bne.n	8001c5e <pinctrl_configure_pins+0x26>
			uint32_t gpio_out = pins[i].pincfg &
 8001c88:	6865      	ldr	r5, [r4, #4]
			if (gpio_out != 0) {
 8001c8a:	052b      	lsls	r3, r5, #20
 8001c8c:	d5e7      	bpl.n	8001c5e <pinctrl_configure_pins+0x26>
				pin_cgf = pins[i].pincfg | STM32_MODER_OUTPUT_MODE;
 8001c8e:	f045 0510 	orr.w	r5, r5, #16
 8001c92:	e7e4      	b.n	8001c5e <pinctrl_configure_pins+0x26>
			pin_cgf = STM32_MODER_ANALOG_MODE;
 8001c94:	2530      	movs	r5, #48	; 0x30
 8001c96:	e7e2      	b.n	8001c5e <pinctrl_configure_pins+0x26>
 8001c98:	4640      	mov	r0, r8
 8001c9a:	f001 f842 	bl	8002d22 <z_device_is_ready>
	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 8001c9e:	2800      	cmp	r0, #0
 8001ca0:	d0e8      	beq.n	8001c74 <pinctrl_configure_pins+0x3c>
	return gpio_stm32_configure(port_device, STM32_PIN(pin), pin_cgf, pin_func);
 8001ca2:	464b      	mov	r3, r9
 8001ca4:	462a      	mov	r2, r5
 8001ca6:	f00a 010f 	and.w	r1, sl, #15
 8001caa:	4640      	mov	r0, r8
 8001cac:	f000 ff6e 	bl	8002b8c <gpio_stm32_configure>
		if (ret < 0) {
 8001cb0:	2800      	cmp	r0, #0
 8001cb2:	f104 0408 	add.w	r4, r4, #8
 8001cb6:	dac6      	bge.n	8001c46 <pinctrl_configure_pins+0xe>
 8001cb8:	e7de      	b.n	8001c78 <pinctrl_configure_pins+0x40>
		return -EINVAL;
 8001cba:	f06f 0015 	mvn.w	r0, #21
 8001cbe:	e7db      	b.n	8001c78 <pinctrl_configure_pins+0x40>
 8001cc0:	080035f4 	.word	0x080035f4

08001cc4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t msirange = 0U, sysclockfreq = 0U;
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cc4:	4b22      	ldr	r3, [pc, #136]	; (8001d50 <HAL_RCC_GetSysClockFreq+0x8c>)
 8001cc6:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cc8:	68d9      	ldr	r1, [r3, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cca:	f012 020c 	ands.w	r2, r2, #12
 8001cce:	d005      	beq.n	8001cdc <HAL_RCC_GetSysClockFreq+0x18>
 8001cd0:	2a0c      	cmp	r2, #12
 8001cd2:	d115      	bne.n	8001d00 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cd4:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001cd8:	2901      	cmp	r1, #1
 8001cda:	d118      	bne.n	8001d0e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001cdc:	6819      	ldr	r1, [r3, #0]
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001cde:	481d      	ldr	r0, [pc, #116]	; (8001d54 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001ce0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ce2:	bf55      	itete	pl
 8001ce4:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ce8:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001cea:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001cee:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001cf2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cf6:	b34a      	cbz	r2, 8001d4c <HAL_RCC_GetSysClockFreq+0x88>
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001cf8:	2a0c      	cmp	r2, #12
 8001cfa:	d009      	beq.n	8001d10 <HAL_RCC_GetSysClockFreq+0x4c>
 8001cfc:	2000      	movs	r0, #0
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco / pllr;
  }

  return sysclockfreq;
 8001cfe:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d00:	2a04      	cmp	r2, #4
 8001d02:	d022      	beq.n	8001d4a <HAL_RCC_GetSysClockFreq+0x86>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d04:	2a08      	cmp	r2, #8
 8001d06:	4814      	ldr	r0, [pc, #80]	; (8001d58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d08:	bf18      	it	ne
 8001d0a:	2000      	movne	r0, #0
 8001d0c:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d0e:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d10:	68da      	ldr	r2, [r3, #12]
 8001d12:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8001d16:	2a02      	cmp	r2, #2
 8001d18:	d015      	beq.n	8001d46 <HAL_RCC_GetSysClockFreq+0x82>
 8001d1a:	490f      	ldr	r1, [pc, #60]	; (8001d58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d1c:	2a03      	cmp	r2, #3
 8001d1e:	bf08      	it	eq
 8001d20:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d22:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d24:	68da      	ldr	r2, [r3, #12]
 8001d26:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8001d2a:	4342      	muls	r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d2c:	68d8      	ldr	r0, [r3, #12]
 8001d2e:	f3c0 6041 	ubfx	r0, r0, #25, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d32:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d36:	3001      	adds	r0, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d38:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d3a:	0040      	lsls	r0, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d3c:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8001d40:	fbb2 f0f0 	udiv	r0, r2, r0
 8001d44:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8001d46:	4805      	ldr	r0, [pc, #20]	; (8001d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001d48:	e7eb      	b.n	8001d22 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8001d4a:	4804      	ldr	r0, [pc, #16]	; (8001d5c <HAL_RCC_GetSysClockFreq+0x98>)
}
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	40021000 	.word	0x40021000
 8001d54:	08003620 	.word	0x08003620
 8001d58:	007a1200 	.word	0x007a1200
 8001d5c:	00f42400 	.word	0x00f42400

08001d60 <LL_SetFlashLatency>:
  ErrorStatus status = SUCCESS;

  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */

  /* Frequency cannot be equal to 0 or greater than max clock */
  if ((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE1))
 8001d60:	4b1e      	ldr	r3, [pc, #120]	; (8001ddc <LL_SetFlashLatency+0x7c>)
 8001d62:	1e42      	subs	r2, r0, #1
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d833      	bhi.n	8001dd0 <LL_SetFlashLatency+0x70>
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 8001d68:	4b1d      	ldr	r3, [pc, #116]	; (8001de0 <LL_SetFlashLatency+0x80>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
  {
    status = ERROR;
  }
  else
  {
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 8001d70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d74:	d10f      	bne.n	8001d96 <LL_SetFlashLatency+0x36>
          latency = LL_FLASH_LATENCY_1;
        }
        /* else HCLKFrequency <= 10MHz default LL_FLASH_LATENCY_0 0WS */
      }
#else
      if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ)
 8001d76:	4b1b      	ldr	r3, [pc, #108]	; (8001de4 <LL_SetFlashLatency+0x84>)
 8001d78:	4298      	cmp	r0, r3
 8001d7a:	d81a      	bhi.n	8001db2 <LL_SetFlashLatency+0x52>
      {
        /* 64 < HCLK <= 80 => 4WS (5 CPU cycles) */
        latency = LL_FLASH_LATENCY_4;
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ)
 8001d7c:	4b1a      	ldr	r3, [pc, #104]	; (8001de8 <LL_SetFlashLatency+0x88>)
 8001d7e:	4298      	cmp	r0, r3
 8001d80:	d828      	bhi.n	8001dd4 <LL_SetFlashLatency+0x74>
      {
        /* 48 < HCLK <= 64 => 3WS (4 CPU cycles) */
        latency = LL_FLASH_LATENCY_3;
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)
 8001d82:	4b1a      	ldr	r3, [pc, #104]	; (8001dec <LL_SetFlashLatency+0x8c>)
 8001d84:	4298      	cmp	r0, r3
 8001d86:	d827      	bhi.n	8001dd8 <LL_SetFlashLatency+0x78>
        /* 32 < HCLK <= 48 => 2WS (3 CPU cycles) */
        latency = LL_FLASH_LATENCY_2;
      }
      else
      {
        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
 8001d88:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <LL_SetFlashLatency+0x90>)
        /* 12 < HCLK <= 18 => 2WS (3 CPU cycles) */
        latency = LL_FLASH_LATENCY_2;
      }
      else
      {
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 8001d8a:	4298      	cmp	r0, r3
 8001d8c:	bf94      	ite	ls
 8001d8e:	2300      	movls	r3, #0
 8001d90:	2301      	movhi	r3, #1
  ErrorStatus status = SUCCESS;
 8001d92:	2000      	movs	r0, #0
 8001d94:	e011      	b.n	8001dba <LL_SetFlashLatency+0x5a>
      if(HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE2)
 8001d96:	4b17      	ldr	r3, [pc, #92]	; (8001df4 <LL_SetFlashLatency+0x94>)
 8001d98:	4298      	cmp	r0, r3
 8001d9a:	d80c      	bhi.n	8001db6 <LL_SetFlashLatency+0x56>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY3_FREQ)
 8001d9c:	f5a3 03f4 	sub.w	r3, r3, #7995392	; 0x7a0000
 8001da0:	f5a3 5390 	sub.w	r3, r3, #4608	; 0x1200
 8001da4:	4298      	cmp	r0, r3
 8001da6:	d815      	bhi.n	8001dd4 <LL_SetFlashLatency+0x74>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ)
 8001da8:	4b13      	ldr	r3, [pc, #76]	; (8001df8 <LL_SetFlashLatency+0x98>)
 8001daa:	4298      	cmp	r0, r3
 8001dac:	d814      	bhi.n	8001dd8 <LL_SetFlashLatency+0x78>
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 8001dae:	4b13      	ldr	r3, [pc, #76]	; (8001dfc <LL_SetFlashLatency+0x9c>)
 8001db0:	e7eb      	b.n	8001d8a <LL_SetFlashLatency+0x2a>
        latency = LL_FLASH_LATENCY_4;
 8001db2:	2304      	movs	r3, #4
 8001db4:	e7ed      	b.n	8001d92 <LL_SetFlashLatency+0x32>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8001db6:	2300      	movs	r3, #0
        status = ERROR;
 8001db8:	2001      	movs	r0, #1
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001dba:	4911      	ldr	r1, [pc, #68]	; (8001e00 <LL_SetFlashLatency+0xa0>)
 8001dbc:	680a      	ldr	r2, [r1, #0]
 8001dbe:	f022 0207 	bic.w	r2, r2, #7
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	600a      	str	r2, [r1, #0]
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001dc6:	680a      	ldr	r2, [r1, #0]
 8001dc8:	f002 0207 	and.w	r2, r2, #7

    LL_FLASH_SetLatency(latency);

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(LL_FLASH_GetLatency() != latency)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d000      	beq.n	8001dd2 <LL_SetFlashLatency+0x72>
    {
      status = ERROR;
 8001dd0:	2001      	movs	r0, #1
    }
  }
  return status;
}
 8001dd2:	4770      	bx	lr
        latency = LL_FLASH_LATENCY_3;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e7dc      	b.n	8001d92 <LL_SetFlashLatency+0x32>
        latency = LL_FLASH_LATENCY_2;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	e7da      	b.n	8001d92 <LL_SetFlashLatency+0x32>
 8001ddc:	04c4b3ff 	.word	0x04c4b3ff
 8001de0:	40007000 	.word	0x40007000
 8001de4:	03d09000 	.word	0x03d09000
 8001de8:	02dc6c00 	.word	0x02dc6c00
 8001dec:	01e84800 	.word	0x01e84800
 8001df0:	00f42400 	.word	0x00f42400
 8001df4:	018cba80 	.word	0x018cba80
 8001df8:	00b71b00 	.word	0x00b71b00
 8001dfc:	005b8d80 	.word	0x005b8d80
 8001e00:	40022000 	.word	0x40022000

08001e04 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8001e04:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <z_sys_init_run_level+0x3c>)
{
 8001e06:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8001e08:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8001e0c:	3001      	adds	r0, #1
 8001e0e:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8001e12:	42a6      	cmp	r6, r4
 8001e14:	d800      	bhi.n	8001e18 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
 8001e16:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
 8001e18:	e9d4 3500 	ldrd	r3, r5, [r4]
 8001e1c:	4628      	mov	r0, r5
 8001e1e:	4798      	blx	r3
		if (dev != NULL) {
 8001e20:	b165      	cbz	r5, 8001e3c <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
 8001e22:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
 8001e24:	b130      	cbz	r0, 8001e34 <z_sys_init_run_level+0x30>
				if (rc < 0) {
 8001e26:	2800      	cmp	r0, #0
 8001e28:	bfb8      	it	lt
 8001e2a:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
 8001e2c:	28ff      	cmp	r0, #255	; 0xff
 8001e2e:	bfa8      	it	ge
 8001e30:	20ff      	movge	r0, #255	; 0xff
 8001e32:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
 8001e34:	785a      	ldrb	r2, [r3, #1]
 8001e36:	f042 0201 	orr.w	r2, r2, #1
 8001e3a:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8001e3c:	3408      	adds	r4, #8
 8001e3e:	e7e8      	b.n	8001e12 <z_sys_init_run_level+0xe>
 8001e40:	08003650 	.word	0x08003650

08001e44 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
 8001e44:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
 8001e46:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <bg_thread_main+0x2c>)
 8001e48:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 8001e4a:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
 8001e4c:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 8001e4e:	f7ff ffd9 	bl	8001e04 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
 8001e52:	f000 fc55 	bl	8002700 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
 8001e56:	2003      	movs	r0, #3
 8001e58:	f7ff ffd4 	bl	8001e04 <z_sys_init_run_level>

	z_init_static_threads();
 8001e5c:	f000 f8ea 	bl	8002034 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
 8001e60:	f7fe fb12 	bl	8000488 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
 8001e64:	4a03      	ldr	r2, [pc, #12]	; (8001e74 <bg_thread_main+0x30>)
 8001e66:	7b13      	ldrb	r3, [r2, #12]
 8001e68:	f023 0301 	bic.w	r3, r3, #1
 8001e6c:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
 8001e6e:	bd08      	pop	{r3, pc}
 8001e70:	200002ed 	.word	0x200002ed
 8001e74:	20000100 	.word	0x20000100

08001e78 <z_bss_zero>:
{
 8001e78:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
 8001e7a:	4803      	ldr	r0, [pc, #12]	; (8001e88 <z_bss_zero+0x10>)
 8001e7c:	4a03      	ldr	r2, [pc, #12]	; (8001e8c <z_bss_zero+0x14>)
 8001e7e:	2100      	movs	r1, #0
 8001e80:	1a12      	subs	r2, r2, r0
 8001e82:	f000 ff7f 	bl	8002d84 <z_early_memset>
}
 8001e86:	bd08      	pop	{r3, pc}
 8001e88:	20000080 	.word	0x20000080
 8001e8c:	200002f0 	.word	0x200002f0

08001e90 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
 8001e90:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
 8001e92:	2300      	movs	r3, #0
{
 8001e94:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
 8001e96:	2201      	movs	r2, #1
 8001e98:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
 8001e9c:	4e13      	ldr	r6, [pc, #76]	; (8001eec <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 8001e9e:	4d14      	ldr	r5, [pc, #80]	; (8001ef0 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
 8001ea0:	9301      	str	r3, [sp, #4]
 8001ea2:	220f      	movs	r2, #15
 8001ea4:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8001ea8:	4912      	ldr	r1, [pc, #72]	; (8001ef4 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 8001eaa:	2318      	movs	r3, #24
 8001eac:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
 8001eb0:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
 8001eb4:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
 8001eb6:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8001eba:	fb00 1104 	mla	r1, r0, r4, r1
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <z_init_cpu+0x68>)
 8001ec0:	9500      	str	r5, [sp, #0]
 8001ec2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001ec6:	4630      	mov	r0, r6
 8001ec8:	f000 f882 	bl	8001fd0 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
 8001ecc:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
 8001ece:	480b      	ldr	r0, [pc, #44]	; (8001efc <z_init_cpu+0x6c>)
	_kernel.cpus[id].id = id;
 8001ed0:	752c      	strb	r4, [r5, #20]
 8001ed2:	f023 0304 	bic.w	r3, r3, #4
 8001ed6:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
 8001ed8:	f44f 6304 	mov.w	r3, #2112	; 0x840
 8001edc:	fb03 0404 	mla	r4, r3, r4, r0
 8001ee0:	441c      	add	r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
 8001ee2:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
 8001ee4:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
 8001ee6:	b006      	add	sp, #24
 8001ee8:	bd70      	pop	{r4, r5, r6, pc}
 8001eea:	bf00      	nop
 8001eec:	20000080 	.word	0x20000080
 8001ef0:	200002b8 	.word	0x200002b8
 8001ef4:	20000740 	.word	0x20000740
 8001ef8:	08002d8d 	.word	0x08002d8d
 8001efc:	200008c0 	.word	0x200008c0

08001f00 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
 8001f00:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
 8001f02:	4b2c      	ldr	r3, [pc, #176]	; (8001fb4 <z_cstart+0xb4>)
 8001f04:	b0a6      	sub	sp, #152	; 0x98
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001f06:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
 8001f0a:	4d2b      	ldr	r5, [pc, #172]	; (8001fb8 <z_cstart+0xb8>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
 8001f0c:	4e2b      	ldr	r6, [pc, #172]	; (8001fbc <z_cstart+0xbc>)
 8001f0e:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 8001f10:	4f2b      	ldr	r7, [pc, #172]	; (8001fc0 <z_cstart+0xc0>)
 8001f12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f16:	2400      	movs	r4, #0
 8001f18:	616b      	str	r3, [r5, #20]
 8001f1a:	23f0      	movs	r3, #240	; 0xf0
 8001f1c:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
 8001f20:	77ec      	strb	r4, [r5, #31]
 8001f22:	762c      	strb	r4, [r5, #24]
 8001f24:	766c      	strb	r4, [r5, #25]
 8001f26:	76ac      	strb	r4, [r5, #26]
 8001f28:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
 8001f2c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001f2e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8001f32:	626b      	str	r3, [r5, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
 8001f34:	f7ff f8b8 	bl	80010a8 <z_arm_fault_init>
	z_arm_cpu_idle_init();
 8001f38:	f7fe fea6 	bl	8000c88 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f40:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
 8001f42:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
 8001f44:	f7ff f990 	bl	8001268 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
 8001f48:	f7ff f8f8 	bl	800113c <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
 8001f4c:	f240 1301 	movw	r3, #257	; 0x101
 8001f50:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
 8001f54:	ab06      	add	r3, sp, #24
 8001f56:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
 8001f58:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
 8001f5c:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
 8001f5e:	f000 fedf 	bl	8002d20 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 8001f62:	4620      	mov	r0, r4
 8001f64:	f7ff ff4e 	bl	8001e04 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 8001f68:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
 8001f6a:	4d16      	ldr	r5, [pc, #88]	; (8001fc4 <z_cstart+0xc4>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 8001f6c:	f7ff ff4a 	bl	8001e04 <z_sys_init_run_level>
	z_sched_init();
 8001f70:	f000 fa1a 	bl	80023a8 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 8001f74:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <z_cstart+0xc8>)
	_kernel.ready_q.cache = &z_main_thread;
 8001f76:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 8001f78:	9305      	str	r3, [sp, #20]
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	4913      	ldr	r1, [pc, #76]	; (8001fcc <z_cstart+0xcc>)
 8001f7e:	9400      	str	r4, [sp, #0]
 8001f80:	e9cd 4303 	strd	r4, r3, [sp, #12]
 8001f84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f88:	463b      	mov	r3, r7
 8001f8a:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8001f8e:	4628      	mov	r0, r5
 8001f90:	f000 f81e 	bl	8001fd0 <z_setup_new_thread>
 8001f94:	7b6a      	ldrb	r2, [r5, #13]
 8001f96:	4606      	mov	r6, r0
 8001f98:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
 8001f9c:	4628      	mov	r0, r5
 8001f9e:	736a      	strb	r2, [r5, #13]
 8001fa0:	f000 ff2e 	bl	8002e00 <z_ready_thread>
	z_init_cpu(0);
 8001fa4:	4620      	mov	r0, r4
 8001fa6:	f7ff ff73 	bl	8001e90 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
 8001faa:	463a      	mov	r2, r7
 8001fac:	4631      	mov	r1, r6
 8001fae:	4628      	mov	r0, r5
 8001fb0:	f7fe ff54 	bl	8000e5c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
 8001fb4:	20001100 	.word	0x20001100
 8001fb8:	e000ed00 	.word	0xe000ed00
 8001fbc:	200002b8 	.word	0x200002b8
 8001fc0:	08001e45 	.word	0x08001e45
 8001fc4:	20000100 	.word	0x20000100
 8001fc8:	0800374a 	.word	0x0800374a
 8001fcc:	20000300 	.word	0x20000300

08001fd0 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
 8001fd0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
 8001fd4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8001fd6:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
 8001fd8:	2604      	movs	r6, #4
 8001fda:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
 8001fdc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8001fde:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
 8001fe0:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
 8001fe4:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 8001fe6:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
 8001fe8:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 8001fec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
 8001fee:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 8001ff0:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
 8001ff4:	3740      	adds	r7, #64	; 0x40
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
 8001ff6:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
 8001ffa:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
 8001ffe:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
 8002000:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
 8002002:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 8002004:	f106 0840 	add.w	r8, r6, #64	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 8002008:	9202      	str	r2, [sp, #8]
 800200a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800200c:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
 800200e:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 8002010:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002012:	9200      	str	r2, [sp, #0]
 8002014:	4642      	mov	r2, r8
{
 8002016:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 8002018:	f7fe feee 	bl	8000df8 <arch_new_thread>
	if (!_current) {
 800201c:	4b04      	ldr	r3, [pc, #16]	; (8002030 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
 800201e:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	b103      	cbz	r3, 8002026 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
 8002024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
 8002026:	6723      	str	r3, [r4, #112]	; 0x70
}
 8002028:	4640      	mov	r0, r8
 800202a:	b004      	add	sp, #16
 800202c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002030:	200002b8 	.word	0x200002b8

08002034 <z_init_static_threads>:
{
 8002034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002036:	4c22      	ldr	r4, [pc, #136]	; (80020c0 <z_init_static_threads+0x8c>)
	_FOREACH_STATIC_THREAD(thread_data) {
 8002038:	4d22      	ldr	r5, [pc, #136]	; (80020c4 <z_init_static_threads+0x90>)
{
 800203a:	b087      	sub	sp, #28
 800203c:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
 800203e:	42ae      	cmp	r6, r5
 8002040:	f104 0430 	add.w	r4, r4, #48	; 0x30
 8002044:	d30b      	bcc.n	800205e <z_init_static_threads+0x2a>
	k_sched_lock();
 8002046:	f000 f88f 	bl	8002168 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
 800204a:	4c1d      	ldr	r4, [pc, #116]	; (80020c0 <z_init_static_threads+0x8c>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 800204c:	4f1e      	ldr	r7, [pc, #120]	; (80020c8 <z_init_static_threads+0x94>)
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
 800204e:	260a      	movs	r6, #10
 8002050:	42ac      	cmp	r4, r5
 8002052:	d320      	bcc.n	8002096 <z_init_static_threads+0x62>
}
 8002054:	b007      	add	sp, #28
 8002056:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	k_sched_unlock();
 800205a:	f000 b989 	b.w	8002370 <k_sched_unlock>
		z_setup_new_thread(
 800205e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8002062:	9305      	str	r3, [sp, #20]
 8002064:	f854 3c10 	ldr.w	r3, [r4, #-16]
 8002068:	9304      	str	r3, [sp, #16]
 800206a:	f854 3c14 	ldr.w	r3, [r4, #-20]
 800206e:	9303      	str	r3, [sp, #12]
 8002070:	f854 3c18 	ldr.w	r3, [r4, #-24]
 8002074:	9302      	str	r3, [sp, #8]
 8002076:	f854 3c1c 	ldr.w	r3, [r4, #-28]
 800207a:	9301      	str	r3, [sp, #4]
 800207c:	f854 3c20 	ldr.w	r3, [r4, #-32]
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
 8002086:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
 800208a:	f7ff ffa1 	bl	8001fd0 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
 800208e:	f854 3c30 	ldr.w	r3, [r4, #-48]
 8002092:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
 8002094:	e7d2      	b.n	800203c <z_init_static_threads+0x8>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
 8002096:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002098:	1c53      	adds	r3, r2, #1
 800209a:	d009      	beq.n	80020b0 <z_init_static_threads+0x7c>
					    K_MSEC(thread_data->init_delay));
 800209c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 80020a0:	fb82 2306 	smull	r2, r3, r2, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 80020a4:	ea52 0103 	orrs.w	r1, r2, r3
			schedule_new_thread(thread_data->init_thread,
 80020a8:	6820      	ldr	r0, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 80020aa:	d103      	bne.n	80020b4 <z_init_static_threads+0x80>
	z_sched_start(thread);
 80020ac:	f000 f942 	bl	8002334 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
 80020b0:	3430      	adds	r4, #48	; 0x30
 80020b2:	e7cd      	b.n	8002050 <z_init_static_threads+0x1c>
 80020b4:	4639      	mov	r1, r7
 80020b6:	3018      	adds	r0, #24
 80020b8:	f000 fa4c 	bl	8002554 <z_add_timeout>
 80020bc:	e7f8      	b.n	80020b0 <z_init_static_threads+0x7c>
 80020be:	bf00      	nop
 80020c0:	20000080 	.word	0x20000080
 80020c4:	20000080 	.word	0x20000080
 80020c8:	08002e21 	.word	0x08002e21

080020cc <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
 80020cc:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
 80020ce:	4d07      	ldr	r5, [pc, #28]	; (80020ec <z_reset_time_slice+0x20>)
 80020d0:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
 80020d2:	b154      	cbz	r4, 80020ea <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
 80020d4:	f7ff fd92 	bl	8001bfc <sys_clock_elapsed>
 80020d8:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <z_reset_time_slice+0x24>)
 80020da:	4404      	add	r4, r0
 80020dc:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
 80020de:	6828      	ldr	r0, [r5, #0]
 80020e0:	2100      	movs	r1, #0
	}
}
 80020e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
 80020e6:	f000 bed3 	b.w	8002e90 <z_set_timeout_expiry>
}
 80020ea:	bd38      	pop	{r3, r4, r5, pc}
 80020ec:	200002e4 	.word	0x200002e4
 80020f0:	200002b8 	.word	0x200002b8

080020f4 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
 80020f4:	b510      	push	{r4, lr}
	__asm__ volatile(
 80020f6:	f04f 0310 	mov.w	r3, #16
 80020fa:	f3ef 8411 	mrs	r4, BASEPRI
 80020fe:	f383 8812 	msr	BASEPRI_MAX, r3
 8002102:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
 8002106:	4a0c      	ldr	r2, [pc, #48]	; (8002138 <k_sched_time_slice_set+0x44>)
 8002108:	2300      	movs	r3, #0
 800210a:	6113      	str	r3, [r2, #16]
		slice_ticks = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
 800210c:	2800      	cmp	r0, #0
			return ((uint32_t)t) * (to_hz / from_hz);
 800210e:	f04f 030a 	mov.w	r3, #10
 8002112:	fb00 f303 	mul.w	r3, r0, r3
 8002116:	4809      	ldr	r0, [pc, #36]	; (800213c <k_sched_time_slice_set+0x48>)
 8002118:	dc0a      	bgt.n	8002130 <k_sched_time_slice_set+0x3c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_ticks = MAX(2, slice_ticks);
 800211a:	6003      	str	r3, [r0, #0]
		}
		slice_max_prio = prio;
 800211c:	4b08      	ldr	r3, [pc, #32]	; (8002140 <k_sched_time_slice_set+0x4c>)
		z_reset_time_slice(_current);
 800211e:	6890      	ldr	r0, [r2, #8]
		slice_max_prio = prio;
 8002120:	6019      	str	r1, [r3, #0]
		z_reset_time_slice(_current);
 8002122:	f7ff ffd3 	bl	80020cc <z_reset_time_slice>
	__asm__ volatile(
 8002126:	f384 8811 	msr	BASEPRI, r4
 800212a:	f3bf 8f6f 	isb	sy
	}
}
 800212e:	bd10      	pop	{r4, pc}
			slice_ticks = MAX(2, slice_ticks);
 8002130:	2b02      	cmp	r3, #2
 8002132:	bfb8      	it	lt
 8002134:	2302      	movlt	r3, #2
 8002136:	e7f0      	b.n	800211a <k_sched_time_slice_set+0x26>
 8002138:	200002b8 	.word	0x200002b8
 800213c:	200002e4 	.word	0x200002e4
 8002140:	200002e0 	.word	0x200002e0

08002144 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
 8002144:	b949      	cbnz	r1, 800215a <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002146:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
 800214a:	b930      	cbnz	r0, 800215a <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
 800214c:	4b05      	ldr	r3, [pc, #20]	; (8002164 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
 800214e:	699a      	ldr	r2, [r3, #24]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	429a      	cmp	r2, r3
 8002154:	d001      	beq.n	800215a <z_reschedule+0x16>
	ret = arch_swap(key);
 8002156:	f7fe bdfb 	b.w	8000d50 <arch_swap>
 800215a:	f381 8811 	msr	BASEPRI, r1
 800215e:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
		signal_pending_ipi();
	}
}
 8002162:	4770      	bx	lr
 8002164:	200002b8 	.word	0x200002b8

08002168 <k_sched_lock>:
	__asm__ volatile(
 8002168:	f04f 0310 	mov.w	r3, #16
 800216c:	f3ef 8111 	mrs	r1, BASEPRI
 8002170:	f383 8812 	msr	BASEPRI_MAX, r3
 8002174:	f3bf 8f6f 	isb	sy
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
 8002178:	4b04      	ldr	r3, [pc, #16]	; (800218c <k_sched_lock+0x24>)
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	7bd3      	ldrb	r3, [r2, #15]
 800217e:	3b01      	subs	r3, #1
 8002180:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
 8002182:	f381 8811 	msr	BASEPRI, r1
 8002186:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
 800218a:	4770      	bx	lr
 800218c:	200002b8 	.word	0x200002b8

08002190 <update_cache>:
{
 8002190:	b538      	push	{r3, r4, r5, lr}
 8002192:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
 8002194:	480c      	ldr	r0, [pc, #48]	; (80021c8 <update_cache+0x38>)
 8002196:	4d0d      	ldr	r5, [pc, #52]	; (80021cc <update_cache+0x3c>)
 8002198:	f000 fe2c 	bl	8002df4 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 800219c:	4604      	mov	r4, r0
 800219e:	b900      	cbnz	r0, 80021a2 <update_cache+0x12>
 80021a0:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
 80021a2:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
 80021a4:	b94a      	cbnz	r2, 80021ba <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
 80021a6:	7b5a      	ldrb	r2, [r3, #13]
 80021a8:	06d2      	lsls	r2, r2, #27
 80021aa:	d106      	bne.n	80021ba <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
 80021ac:	69a2      	ldr	r2, [r4, #24]
 80021ae:	b922      	cbnz	r2, 80021ba <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
 80021b0:	89da      	ldrh	r2, [r3, #14]
 80021b2:	2a7f      	cmp	r2, #127	; 0x7f
 80021b4:	d901      	bls.n	80021ba <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
 80021b6:	61ab      	str	r3, [r5, #24]
}
 80021b8:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
 80021ba:	429c      	cmp	r4, r3
 80021bc:	d002      	beq.n	80021c4 <update_cache+0x34>
			z_reset_time_slice(thread);
 80021be:	4620      	mov	r0, r4
 80021c0:	f7ff ff84 	bl	80020cc <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
 80021c4:	61ac      	str	r4, [r5, #24]
}
 80021c6:	e7f7      	b.n	80021b8 <update_cache+0x28>
 80021c8:	200002d4 	.word	0x200002d4
 80021cc:	200002b8 	.word	0x200002b8

080021d0 <move_thread_to_end_of_prio_q>:
{
 80021d0:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
 80021d2:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
 80021d6:	7b43      	ldrb	r3, [r0, #13]
 80021d8:	2a00      	cmp	r2, #0
{
 80021da:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
 80021dc:	da04      	bge.n	80021e8 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 80021de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021e2:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
 80021e4:	f000 fdde 	bl	8002da4 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
 80021e8:	7b4b      	ldrb	r3, [r1, #13]
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
 80021ea:	4a15      	ldr	r2, [pc, #84]	; (8002240 <move_thread_to_end_of_prio_q+0x70>)
 80021ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80021f0:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
 80021f2:	e9d2 3407 	ldrd	r3, r4, [r2, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80021f6:	f102 051c 	add.w	r5, r2, #28
 80021fa:	42ab      	cmp	r3, r5
 80021fc:	d01b      	beq.n	8002236 <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80021fe:	b1d3      	cbz	r3, 8002236 <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
 8002200:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
 8002204:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
 8002208:	4286      	cmp	r6, r0
 800220a:	d00f      	beq.n	800222c <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
 800220c:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
 800220e:	2800      	cmp	r0, #0
 8002210:	dd0c      	ble.n	800222c <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
 8002212:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
 8002214:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
 8002218:	6001      	str	r1, [r0, #0]
	successor->prev = node;
 800221a:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
 800221c:	6890      	ldr	r0, [r2, #8]
 800221e:	1a43      	subs	r3, r0, r1
 8002220:	4258      	negs	r0, r3
}
 8002222:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
 8002226:	4158      	adcs	r0, r3
 8002228:	f7ff bfb2 	b.w	8002190 <update_cache>
	return (node == list->tail) ? NULL : node->next;
 800222c:	42a3      	cmp	r3, r4
 800222e:	d002      	beq.n	8002236 <move_thread_to_end_of_prio_q+0x66>
 8002230:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8002232:	2b00      	cmp	r3, #0
 8002234:	d1e6      	bne.n	8002204 <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
 8002236:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
 800223a:	6021      	str	r1, [r4, #0]
	list->tail = node;
 800223c:	6211      	str	r1, [r2, #32]
}
 800223e:	e7ed      	b.n	800221c <move_thread_to_end_of_prio_q+0x4c>
 8002240:	200002b8 	.word	0x200002b8

08002244 <z_time_slice>:
{
 8002244:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
 8002246:	f04f 0310 	mov.w	r3, #16
 800224a:	f3ef 8511 	mrs	r5, BASEPRI
 800224e:	f383 8812 	msr	BASEPRI_MAX, r3
 8002252:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
 8002256:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <z_time_slice+0x70>)
 8002258:	4a17      	ldr	r2, [pc, #92]	; (80022b8 <z_time_slice+0x74>)
 800225a:	689c      	ldr	r4, [r3, #8]
 800225c:	6811      	ldr	r1, [r2, #0]
 800225e:	428c      	cmp	r4, r1
 8002260:	d107      	bne.n	8002272 <z_time_slice+0x2e>
	z_reset_time_slice(curr);
 8002262:	4620      	mov	r0, r4
 8002264:	f7ff ff32 	bl	80020cc <z_reset_time_slice>
	__asm__ volatile(
 8002268:	f385 8811 	msr	BASEPRI, r5
 800226c:	f3bf 8f6f 	isb	sy
}
 8002270:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
 8002272:	2100      	movs	r1, #0
 8002274:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
 8002276:	4a11      	ldr	r2, [pc, #68]	; (80022bc <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
 8002278:	6812      	ldr	r2, [r2, #0]
 800227a:	b1c2      	cbz	r2, 80022ae <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
 800227c:	89e2      	ldrh	r2, [r4, #14]
 800227e:	2a7f      	cmp	r2, #127	; 0x7f
 8002280:	d815      	bhi.n	80022ae <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
 8002282:	7b62      	ldrb	r2, [r4, #13]
 8002284:	06d2      	lsls	r2, r2, #27
 8002286:	d112      	bne.n	80022ae <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
 8002288:	4a0d      	ldr	r2, [pc, #52]	; (80022c0 <z_time_slice+0x7c>)
 800228a:	f994 100e 	ldrsb.w	r1, [r4, #14]
 800228e:	6812      	ldr	r2, [r2, #0]
 8002290:	4291      	cmp	r1, r2
 8002292:	db0c      	blt.n	80022ae <z_time_slice+0x6a>
	if (slice_time(_current) && sliceable(_current)) {
 8002294:	4a0b      	ldr	r2, [pc, #44]	; (80022c4 <z_time_slice+0x80>)
 8002296:	4294      	cmp	r4, r2
 8002298:	d009      	beq.n	80022ae <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
 800229a:	691a      	ldr	r2, [r3, #16]
 800229c:	4282      	cmp	r2, r0
 800229e:	dc03      	bgt.n	80022a8 <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
 80022a0:	4620      	mov	r0, r4
 80022a2:	f7ff ff95 	bl	80021d0 <move_thread_to_end_of_prio_q>
 80022a6:	e7dc      	b.n	8002262 <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
 80022a8:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
 80022aa:	611a      	str	r2, [r3, #16]
 80022ac:	e7dc      	b.n	8002268 <z_time_slice+0x24>
 80022ae:	2200      	movs	r2, #0
 80022b0:	e7fb      	b.n	80022aa <z_time_slice+0x66>
 80022b2:	bf00      	nop
 80022b4:	200002b8 	.word	0x200002b8
 80022b8:	200002dc 	.word	0x200002dc
 80022bc:	200002e4 	.word	0x200002e4
 80022c0:	200002e0 	.word	0x200002e0
 80022c4:	20000080 	.word	0x20000080

080022c8 <ready_thread>:
{
 80022c8:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
 80022ca:	f990 200d 	ldrsb.w	r2, [r0, #13]
 80022ce:	7b43      	ldrb	r3, [r0, #13]
 80022d0:	2a00      	cmp	r2, #0
 80022d2:	db2a      	blt.n	800232a <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 80022d4:	06da      	lsls	r2, r3, #27
 80022d6:	d128      	bne.n	800232a <ready_thread+0x62>
 80022d8:	6982      	ldr	r2, [r0, #24]
 80022da:	bb32      	cbnz	r2, 800232a <ready_thread+0x62>
	return list->head == list;
 80022dc:	4a14      	ldr	r2, [pc, #80]	; (8002330 <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
 80022de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80022e2:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
 80022e4:	e9d2 3407 	ldrd	r3, r4, [r2, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80022e8:	f102 051c 	add.w	r5, r2, #28
 80022ec:	42ab      	cmp	r3, r5
 80022ee:	d017      	beq.n	8002320 <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80022f0:	b1b3      	cbz	r3, 8002320 <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
 80022f2:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
 80022f6:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
 80022fa:	428e      	cmp	r6, r1
 80022fc:	d00b      	beq.n	8002316 <ready_thread+0x4e>
		return b2 - b1;
 80022fe:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
 8002300:	2900      	cmp	r1, #0
 8002302:	dd08      	ble.n	8002316 <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
 8002304:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 8002306:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
 800230a:	6010      	str	r0, [r2, #0]
	successor->prev = node;
 800230c:	6058      	str	r0, [r3, #4]
}
 800230e:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
 8002310:	2000      	movs	r0, #0
 8002312:	f7ff bf3d 	b.w	8002190 <update_cache>
	return (node == list->tail) ? NULL : node->next;
 8002316:	42a3      	cmp	r3, r4
 8002318:	d002      	beq.n	8002320 <ready_thread+0x58>
 800231a:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1ea      	bne.n	80022f6 <ready_thread+0x2e>
	node->prev = tail;
 8002320:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
 8002324:	6020      	str	r0, [r4, #0]
	list->tail = node;
 8002326:	6210      	str	r0, [r2, #32]
}
 8002328:	e7f1      	b.n	800230e <ready_thread+0x46>
}
 800232a:	bc70      	pop	{r4, r5, r6}
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	200002b8 	.word	0x200002b8

08002334 <z_sched_start>:
{
 8002334:	b510      	push	{r4, lr}
	__asm__ volatile(
 8002336:	f04f 0210 	mov.w	r2, #16
 800233a:	f3ef 8411 	mrs	r4, BASEPRI
 800233e:	f382 8812 	msr	BASEPRI_MAX, r2
 8002342:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
 8002346:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
 8002348:	0751      	lsls	r1, r2, #29
 800234a:	d404      	bmi.n	8002356 <z_sched_start+0x22>
	__asm__ volatile(
 800234c:	f384 8811 	msr	BASEPRI, r4
 8002350:	f3bf 8f6f 	isb	sy
}
 8002354:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
 8002356:	f022 0204 	bic.w	r2, r2, #4
 800235a:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
 800235c:	f7ff ffb4 	bl	80022c8 <ready_thread>
	z_reschedule(&sched_spinlock, key);
 8002360:	4621      	mov	r1, r4
 8002362:	4802      	ldr	r0, [pc, #8]	; (800236c <z_sched_start+0x38>)
}
 8002364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
 8002368:	f7ff beec 	b.w	8002144 <z_reschedule>
 800236c:	200002ee 	.word	0x200002ee

08002370 <k_sched_unlock>:
{
 8002370:	b510      	push	{r4, lr}
	__asm__ volatile(
 8002372:	f04f 0310 	mov.w	r3, #16
 8002376:	f3ef 8411 	mrs	r4, BASEPRI
 800237a:	f383 8812 	msr	BASEPRI_MAX, r3
 800237e:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
 8002382:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <k_sched_unlock+0x34>)
 8002384:	689a      	ldr	r2, [r3, #8]
 8002386:	7bd3      	ldrb	r3, [r2, #15]
 8002388:	3301      	adds	r3, #1
 800238a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
 800238c:	2000      	movs	r0, #0
 800238e:	f7ff feff 	bl	8002190 <update_cache>
	__asm__ volatile(
 8002392:	f384 8811 	msr	BASEPRI, r4
 8002396:	f3bf 8f6f 	isb	sy
}
 800239a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
 800239e:	f000 bd1f 	b.w	8002de0 <z_reschedule_unlocked>
 80023a2:	bf00      	nop
 80023a4:	200002b8 	.word	0x200002b8

080023a8 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
 80023a8:	4b04      	ldr	r3, [pc, #16]	; (80023bc <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
 80023aa:	2100      	movs	r1, #0
 80023ac:	f103 021c 	add.w	r2, r3, #28
	list->tail = (sys_dnode_t *)list;
 80023b0:	e9c3 2207 	strd	r2, r2, [r3, #28]
 80023b4:	4608      	mov	r0, r1
 80023b6:	f7ff be9d 	b.w	80020f4 <k_sched_time_slice_set>
 80023ba:	bf00      	nop
 80023bc:	200002b8 	.word	0x200002b8

080023c0 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
 80023c0:	4b01      	ldr	r3, [pc, #4]	; (80023c8 <z_impl_z_current_get+0x8>)
 80023c2:	6898      	ldr	r0, [r3, #8]
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	200002b8 	.word	0x200002b8

080023cc <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
 80023cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023d0:	4604      	mov	r4, r0
	__asm__ volatile(
 80023d2:	f04f 0310 	mov.w	r3, #16
 80023d6:	f3ef 8611 	mrs	r6, BASEPRI
 80023da:	f383 8812 	msr	BASEPRI_MAX, r3
 80023de:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
 80023e2:	7b03      	ldrb	r3, [r0, #12]
 80023e4:	07d9      	lsls	r1, r3, #31
 80023e6:	d50b      	bpl.n	8002400 <z_thread_abort+0x34>
	__asm__ volatile(
 80023e8:	f386 8811 	msr	BASEPRI, r6
 80023ec:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
 80023f0:	4040      	eors	r0, r0
 80023f2:	f380 8811 	msr	BASEPRI, r0
 80023f6:	f04f 0004 	mov.w	r0, #4
 80023fa:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
 80023fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
 8002400:	7b43      	ldrb	r3, [r0, #13]
 8002402:	071a      	lsls	r2, r3, #28
 8002404:	d504      	bpl.n	8002410 <z_thread_abort+0x44>
 8002406:	f386 8811 	msr	BASEPRI, r6
 800240a:	f3bf 8f6f 	isb	sy
 800240e:	e7f5      	b.n	80023fc <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
 8002410:	f023 0220 	bic.w	r2, r3, #32
 8002414:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
 8002418:	09d2      	lsrs	r2, r2, #7
 800241a:	d120      	bne.n	800245e <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
 800241c:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
 800241e:	68a3      	ldr	r3, [r4, #8]
 8002420:	b113      	cbz	r3, 8002428 <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
 8002422:	4620      	mov	r0, r4
 8002424:	f000 fcc6 	bl	8002db4 <unpend_thread_no_timeout>
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
 8002428:	f104 0018 	add.w	r0, r4, #24
 800242c:	f000 fd1a 	bl	8002e64 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
 8002430:	f104 0758 	add.w	r7, r4, #88	; 0x58
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
 8002434:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
 8002438:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800243a:	42bd      	cmp	r5, r7
 800243c:	d000      	beq.n	8002440 <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
 800243e:	b9b5      	cbnz	r5, 800246e <z_thread_abort+0xa2>
		update_cache(1);
 8002440:	2001      	movs	r0, #1
 8002442:	f7ff fea5 	bl	8002190 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
 8002446:	4b10      	ldr	r3, [pc, #64]	; (8002488 <z_thread_abort+0xbc>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	42a3      	cmp	r3, r4
 800244c:	d1db      	bne.n	8002406 <z_thread_abort+0x3a>
 800244e:	f3ef 8305 	mrs	r3, IPSR
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1d7      	bne.n	8002406 <z_thread_abort+0x3a>
 8002456:	4630      	mov	r0, r6
 8002458:	f7fe fc7a 	bl	8000d50 <arch_swap>
	return ret;
 800245c:	e7d3      	b.n	8002406 <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800245e:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 8002462:	f043 0308 	orr.w	r3, r3, #8
 8002466:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
 8002468:	f000 fc9c 	bl	8002da4 <sys_dlist_remove>
}
 800246c:	e7d7      	b.n	800241e <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
 800246e:	4628      	mov	r0, r5
 8002470:	f000 fca0 	bl	8002db4 <unpend_thread_no_timeout>
 8002474:	f105 0018 	add.w	r0, r5, #24
 8002478:	f000 fcf4 	bl	8002e64 <z_abort_timeout>
 800247c:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
 8002480:	4628      	mov	r0, r5
 8002482:	f7ff ff21 	bl	80022c8 <ready_thread>
 8002486:	e7d7      	b.n	8002438 <z_thread_abort+0x6c>
 8002488:	200002b8 	.word	0x200002b8

0800248c <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
 800248c:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
 800248e:	4806      	ldr	r0, [pc, #24]	; (80024a8 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
 8002490:	4a06      	ldr	r2, [pc, #24]	; (80024ac <z_data_copy+0x20>)
 8002492:	4907      	ldr	r1, [pc, #28]	; (80024b0 <z_data_copy+0x24>)
 8002494:	1a12      	subs	r2, r2, r0
 8002496:	f000 fc77 	bl	8002d88 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
 800249a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
 800249e:	4a05      	ldr	r2, [pc, #20]	; (80024b4 <z_data_copy+0x28>)
 80024a0:	4905      	ldr	r1, [pc, #20]	; (80024b8 <z_data_copy+0x2c>)
 80024a2:	4806      	ldr	r0, [pc, #24]	; (80024bc <z_data_copy+0x30>)
 80024a4:	f000 bc70 	b.w	8002d88 <z_early_memcpy>
 80024a8:	20000000 	.word	0x20000000
 80024ac:	20000080 	.word	0x20000080
 80024b0:	08003798 	.word	0x08003798
 80024b4:	00000000 	.word	0x00000000
 80024b8:	08003798 	.word	0x08003798
 80024bc:	20000000 	.word	0x20000000

080024c0 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <elapsed+0x10>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	b90b      	cbnz	r3, 80024ca <elapsed+0xa>
 80024c6:	f7ff bb99 	b.w	8001bfc <sys_clock_elapsed>
}
 80024ca:	2000      	movs	r0, #0
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	200002e8 	.word	0x200002e8

080024d4 <next_timeout>:
	return list->head == list;
 80024d4:	4b10      	ldr	r3, [pc, #64]	; (8002518 <next_timeout+0x44>)

static int32_t next_timeout(void)
{
 80024d6:	b510      	push	{r4, lr}
 80024d8:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80024da:	429c      	cmp	r4, r3
 80024dc:	bf08      	it	eq
 80024de:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
 80024e0:	f7ff ffee 	bl	80024c0 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
 80024e4:	b1a4      	cbz	r4, 8002510 <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
 80024e6:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80024ea:	1a1b      	subs	r3, r3, r0
 80024ec:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
 80024f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80024f4:	f170 0200 	sbcs.w	r2, r0, #0
 80024f8:	da0a      	bge.n	8002510 <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
 80024fa:	2800      	cmp	r0, #0
 80024fc:	bfac      	ite	ge
 80024fe:	4618      	movge	r0, r3
 8002500:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
 8002502:	4b06      	ldr	r3, [pc, #24]	; (800251c <next_timeout+0x48>)
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	b113      	cbz	r3, 800250e <next_timeout+0x3a>
 8002508:	4298      	cmp	r0, r3
 800250a:	bfa8      	it	ge
 800250c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
 800250e:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
 8002510:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8002514:	e7f5      	b.n	8002502 <next_timeout+0x2e>
 8002516:	bf00      	nop
 8002518:	20000040 	.word	0x20000040
 800251c:	200002b8 	.word	0x200002b8

08002520 <remove_timeout>:
{
 8002520:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
 8002522:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 8002524:	b168      	cbz	r0, 8002542 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
 8002526:	4a0a      	ldr	r2, [pc, #40]	; (8002550 <remove_timeout+0x30>)
 8002528:	6852      	ldr	r2, [r2, #4]
 800252a:	4290      	cmp	r0, r2
 800252c:	d009      	beq.n	8002542 <remove_timeout+0x22>
	if (next(t) != NULL) {
 800252e:	b143      	cbz	r3, 8002542 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
 8002530:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
 8002534:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
 8002538:	1912      	adds	r2, r2, r4
 800253a:	eb41 0105 	adc.w	r1, r1, r5
 800253e:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
 8002542:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
 8002544:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 8002546:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 8002548:	2300      	movs	r3, #0
	node->prev = NULL;
 800254a:	e9c0 3300 	strd	r3, r3, [r0]
}
 800254e:	bd30      	pop	{r4, r5, pc}
 8002550:	20000040 	.word	0x20000040

08002554 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 8002554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002558:	bf08      	it	eq
 800255a:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
 800255e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002560:	4604      	mov	r4, r0
 8002562:	461f      	mov	r7, r3
 8002564:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 8002566:	d067      	beq.n	8002638 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
 8002568:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
 800256a:	f04f 0310 	mov.w	r3, #16
 800256e:	f3ef 8611 	mrs	r6, BASEPRI
 8002572:	f383 8812 	msr	BASEPRI_MAX, r3
 8002576:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
 800257a:	f06f 0201 	mvn.w	r2, #1
 800257e:	1b53      	subs	r3, r2, r5
 8002580:	f04f 3cff 	mov.w	ip, #4294967295
 8002584:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
 8002588:	2b00      	cmp	r3, #0
 800258a:	db1b      	blt.n	80025c4 <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
 800258c:	4b2b      	ldr	r3, [pc, #172]	; (800263c <z_add_timeout+0xe8>)
 800258e:	e9d3 1300 	ldrd	r1, r3, [r3]
 8002592:	1a52      	subs	r2, r2, r1
 8002594:	eb6c 0303 	sbc.w	r3, ip, r3
 8002598:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
 800259a:	eb63 0307 	sbc.w	r3, r3, r7
 800259e:	2d01      	cmp	r5, #1
 80025a0:	f173 0200 	sbcs.w	r2, r3, #0
 80025a4:	bfbc      	itt	lt
 80025a6:	2501      	movlt	r5, #1
 80025a8:	2300      	movlt	r3, #0
 80025aa:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
 80025ae:	4824      	ldr	r0, [pc, #144]	; (8002640 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
 80025b0:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80025b4:	4283      	cmp	r3, r0
 80025b6:	d118      	bne.n	80025ea <z_add_timeout+0x96>
	node->prev = tail;
 80025b8:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
 80025bc:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
 80025c0:	6044      	str	r4, [r0, #4]
}
 80025c2:	e026      	b.n	8002612 <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
 80025c4:	f7ff ff7c 	bl	80024c0 <elapsed>
 80025c8:	3501      	adds	r5, #1
 80025ca:	f147 0700 	adc.w	r7, r7, #0
 80025ce:	182d      	adds	r5, r5, r0
 80025d0:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
 80025d4:	e9c4 5704 	strd	r5, r7, [r4, #16]
 80025d8:	e7e9      	b.n	80025ae <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
 80025da:	1a52      	subs	r2, r2, r1
 80025dc:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
 80025e0:	459c      	cmp	ip, r3
 80025e2:	e9c4 2504 	strd	r2, r5, [r4, #16]
 80025e6:	d0e7      	beq.n	80025b8 <z_add_timeout+0x64>
 80025e8:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d0e4      	beq.n	80025b8 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
 80025ee:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
 80025f2:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
 80025f6:	428a      	cmp	r2, r1
 80025f8:	eb75 0e07 	sbcs.w	lr, r5, r7
 80025fc:	daed      	bge.n	80025da <z_add_timeout+0x86>
				t->dticks -= to->dticks;
 80025fe:	1a8a      	subs	r2, r1, r2
 8002600:	eb67 0505 	sbc.w	r5, r7, r5
 8002604:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
 8002608:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 800260a:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
 800260e:	6014      	str	r4, [r2, #0]
	successor->prev = node;
 8002610:	605c      	str	r4, [r3, #4]
	return list->head == list;
 8002612:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8002614:	4283      	cmp	r3, r0
 8002616:	d00b      	beq.n	8002630 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
 8002618:	429c      	cmp	r4, r3
 800261a:	d109      	bne.n	8002630 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
 800261c:	f7ff ff5a 	bl	80024d4 <next_timeout>

			if (next_time == 0 ||
 8002620:	b118      	cbz	r0, 800262a <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
 8002622:	4b08      	ldr	r3, [pc, #32]	; (8002644 <z_add_timeout+0xf0>)
			if (next_time == 0 ||
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	4283      	cmp	r3, r0
 8002628:	d002      	beq.n	8002630 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
 800262a:	2100      	movs	r1, #0
 800262c:	f7ff fa78 	bl	8001b20 <sys_clock_set_timeout>
	__asm__ volatile(
 8002630:	f386 8811 	msr	BASEPRI, r6
 8002634:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
 8002638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800263a:	bf00      	nop
 800263c:	20000180 	.word	0x20000180
 8002640:	20000040 	.word	0x20000040
 8002644:	200002b8 	.word	0x200002b8

08002648 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
 8002648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800264c:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
 800264e:	f7ff fdf9 	bl	8002244 <z_time_slice>
	__asm__ volatile(
 8002652:	f04f 0310 	mov.w	r3, #16
 8002656:	f3ef 8411 	mrs	r4, BASEPRI
 800265a:	f383 8812 	msr	BASEPRI_MAX, r3
 800265e:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
 8002662:	4e24      	ldr	r6, [pc, #144]	; (80026f4 <sys_clock_announce+0xac>)
	return list->head == list;
 8002664:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80026f8 <sys_clock_announce+0xb0>
 8002668:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
 800266a:	4d24      	ldr	r5, [pc, #144]	; (80026fc <sys_clock_announce+0xb4>)
 800266c:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
 8002670:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8002672:	4540      	cmp	r0, r8
		curr_tick += dt;
 8002674:	e9d5 1e00 	ldrd	r1, lr, [r5]
 8002678:	ea4f 77e2 	mov.w	r7, r2, asr #31
 800267c:	d00b      	beq.n	8002696 <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
 800267e:	b150      	cbz	r0, 8002696 <sys_clock_announce+0x4e>
 8002680:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
 8002684:	429a      	cmp	r2, r3
 8002686:	eb77 090c 	sbcs.w	r9, r7, ip
 800268a:	da16      	bge.n	80026ba <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
 800268c:	1a9b      	subs	r3, r3, r2
 800268e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8002692:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
 8002696:	1852      	adds	r2, r2, r1
 8002698:	eb4e 0707 	adc.w	r7, lr, r7
 800269c:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
 80026a0:	2500      	movs	r5, #0
 80026a2:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
 80026a4:	f7ff ff16 	bl	80024d4 <next_timeout>
 80026a8:	4629      	mov	r1, r5
 80026aa:	f7ff fa39 	bl	8001b20 <sys_clock_set_timeout>
	__asm__ volatile(
 80026ae:	f384 8811 	msr	BASEPRI, r4
 80026b2:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
 80026b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
 80026ba:	1859      	adds	r1, r3, r1
 80026bc:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
 80026c4:	2200      	movs	r2, #0
 80026c6:	2300      	movs	r3, #0
 80026c8:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
 80026cc:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
 80026d0:	f7ff ff26 	bl	8002520 <remove_timeout>
 80026d4:	f384 8811 	msr	BASEPRI, r4
 80026d8:	f3bf 8f6f 	isb	sy
		t->fn(t);
 80026dc:	6883      	ldr	r3, [r0, #8]
 80026de:	4798      	blx	r3
	__asm__ volatile(
 80026e0:	f04f 0310 	mov.w	r3, #16
 80026e4:	f3ef 8411 	mrs	r4, BASEPRI
 80026e8:	f383 8812 	msr	BASEPRI_MAX, r3
 80026ec:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
 80026f0:	e7bc      	b.n	800266c <sys_clock_announce+0x24>
 80026f2:	bf00      	nop
 80026f4:	200002e8 	.word	0x200002e8
 80026f8:	20000040 	.word	0x20000040
 80026fc:	20000180 	.word	0x20000180

08002700 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
 8002700:	4a02      	ldr	r2, [pc, #8]	; (800270c <boot_banner+0xc>)
 8002702:	4903      	ldr	r1, [pc, #12]	; (8002710 <boot_banner+0x10>)
 8002704:	4803      	ldr	r0, [pc, #12]	; (8002714 <boot_banner+0x14>)
 8002706:	f000 b80a 	b.w	800271e <printk>
 800270a:	bf00      	nop
 800270c:	08003795 	.word	0x08003795
 8002710:	0800374f 	.word	0x0800374f
 8002714:	0800376f 	.word	0x0800376f

08002718 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
 8002718:	4770      	bx	lr

0800271a <arch_printk_char_out>:
}
 800271a:	2000      	movs	r0, #0
 800271c:	4770      	bx	lr

0800271e <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
 800271e:	b40f      	push	{r0, r1, r2, r3}
 8002720:	b507      	push	{r0, r1, r2, lr}
 8002722:	a904      	add	r1, sp, #16
 8002724:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
 8002728:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
 800272a:	f7fd fec3 	bl	80004b4 <vprintk>

	va_end(ap);
}
 800272e:	b003      	add	sp, #12
 8002730:	f85d eb04 	ldr.w	lr, [sp], #4
 8002734:	b004      	add	sp, #16
 8002736:	4770      	bx	lr

08002738 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
 8002738:	4604      	mov	r4, r0
 800273a:	b508      	push	{r3, lr}
 800273c:	4608      	mov	r0, r1
 800273e:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
 8002740:	461a      	mov	r2, r3
 8002742:	47a0      	blx	r4
	if (z_syscall_trap()) {
		return (k_tid_t) arch_syscall_invoke0(K_SYSCALL_Z_CURRENT_GET);
	}
#endif
	compiler_barrier();
	return z_impl_z_current_get();
 8002744:	f7ff fe3c 	bl	80023c0 <z_impl_z_current_get>
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_THREAD_ABORT);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_thread_abort(thread);
 8002748:	f7fe fce2 	bl	8001110 <z_impl_k_thread_abort>

0800274c <encode_uint>:
{
 800274c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002750:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
 8002752:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
 8002754:	2b6f      	cmp	r3, #111	; 0x6f
{
 8002756:	4680      	mov	r8, r0
 8002758:	460f      	mov	r7, r1
 800275a:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
 800275c:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
 8002760:	d029      	beq.n	80027b6 <encode_uint+0x6a>
 8002762:	d824      	bhi.n	80027ae <encode_uint+0x62>
		return 16;
 8002764:	2b58      	cmp	r3, #88	; 0x58
 8002766:	bf14      	ite	ne
 8002768:	260a      	movne	r6, #10
 800276a:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
 800276c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
 8002770:	4632      	mov	r2, r6
 8002772:	2300      	movs	r3, #0
 8002774:	4640      	mov	r0, r8
 8002776:	4639      	mov	r1, r7
 8002778:	f7fd fd18 	bl	80001ac <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 800277c:	2a09      	cmp	r2, #9
 800277e:	b2d4      	uxtb	r4, r2
 8002780:	d81e      	bhi.n	80027c0 <encode_uint+0x74>
 8002782:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
 8002784:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002786:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
 8002788:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
 800278c:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
 8002790:	d301      	bcc.n	8002796 <encode_uint+0x4a>
 8002792:	45d1      	cmp	r9, sl
 8002794:	d811      	bhi.n	80027ba <encode_uint+0x6e>
	if (conv->flag_hash) {
 8002796:	782b      	ldrb	r3, [r5, #0]
 8002798:	069b      	lsls	r3, r3, #26
 800279a:	d505      	bpl.n	80027a8 <encode_uint+0x5c>
		if (radix == 8) {
 800279c:	2e08      	cmp	r6, #8
 800279e:	d115      	bne.n	80027cc <encode_uint+0x80>
			conv->altform_0 = true;
 80027a0:	78ab      	ldrb	r3, [r5, #2]
 80027a2:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
 80027a6:	70ab      	strb	r3, [r5, #2]
}
 80027a8:	4648      	mov	r0, r9
 80027aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
 80027ae:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
 80027b2:	2b70      	cmp	r3, #112	; 0x70
 80027b4:	e7d7      	b.n	8002766 <encode_uint+0x1a>
	switch (specifier) {
 80027b6:	2608      	movs	r6, #8
 80027b8:	e7d8      	b.n	800276c <encode_uint+0x20>
		value /= radix;
 80027ba:	4680      	mov	r8, r0
 80027bc:	460f      	mov	r7, r1
 80027be:	e7d7      	b.n	8002770 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 80027c0:	f1bb 0f19 	cmp.w	fp, #25
 80027c4:	bf94      	ite	ls
 80027c6:	3437      	addls	r4, #55	; 0x37
 80027c8:	3457      	addhi	r4, #87	; 0x57
 80027ca:	e7db      	b.n	8002784 <encode_uint+0x38>
		} else if (radix == 16) {
 80027cc:	2e10      	cmp	r6, #16
 80027ce:	d1eb      	bne.n	80027a8 <encode_uint+0x5c>
			conv->altform_0c = true;
 80027d0:	78ab      	ldrb	r3, [r5, #2]
 80027d2:	f043 0310 	orr.w	r3, r3, #16
 80027d6:	e7e6      	b.n	80027a6 <encode_uint+0x5a>

080027d8 <outs>:
{
 80027d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027dc:	4607      	mov	r7, r0
 80027de:	4688      	mov	r8, r1
 80027e0:	4615      	mov	r5, r2
 80027e2:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 80027e4:	4614      	mov	r4, r2
 80027e6:	42b4      	cmp	r4, r6
 80027e8:	eba4 0005 	sub.w	r0, r4, r5
 80027ec:	d302      	bcc.n	80027f4 <outs+0x1c>
 80027ee:	b93e      	cbnz	r6, 8002800 <outs+0x28>
 80027f0:	7823      	ldrb	r3, [r4, #0]
 80027f2:	b12b      	cbz	r3, 8002800 <outs+0x28>
		int rc = out((int)*sp++, ctx);
 80027f4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80027f8:	4641      	mov	r1, r8
 80027fa:	47b8      	blx	r7
		if (rc < 0) {
 80027fc:	2800      	cmp	r0, #0
 80027fe:	daf2      	bge.n	80027e6 <outs+0xe>
}
 8002800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002804 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
 8002804:	4770      	bx	lr

08002806 <st_stm32_common_config>:
#endif /* CONFIG_SOC_SERIES_STM32H7X || CONFIG_SOC_SERIES_STM32MP1X */

#endif /* CONFIG_USE_SEGGER_RTT */

	return 0;
}
 8002806:	2000      	movs	r0, #0
 8002808:	4770      	bx	lr

0800280a <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
 800280a:	f000 baa0 	b.w	8002d4e <z_fatal_error>

0800280e <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
 800280e:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
 8002810:	6800      	ldr	r0, [r0, #0]
 8002812:	f000 ba9c 	b.w	8002d4e <z_fatal_error>

08002816 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
 8002816:	2100      	movs	r1, #0
 8002818:	2001      	movs	r0, #1
 800281a:	f7ff bff6 	b.w	800280a <z_arm_fatal_error>

0800281e <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
 800281e:	b508      	push	{r3, lr}
	handler();
 8002820:	f7fe fa6e 	bl	8000d00 <z_SysNmiOnReset>
	z_arm_int_exit();
}
 8002824:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
 8002828:	f7fe bb42 	b.w	8000eb0 <z_arm_exc_exit>

0800282c <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
 800282c:	4603      	mov	r3, r0
	size_t n = 0;
 800282e:	2000      	movs	r0, #0

	while (*s != '\0') {
 8002830:	5c1a      	ldrb	r2, [r3, r0]
 8002832:	b902      	cbnz	r2, 8002836 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
 8002834:	4770      	bx	lr
		n++;
 8002836:	3001      	adds	r0, #1
 8002838:	e7fa      	b.n	8002830 <strlen+0x4>

0800283a <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
 800283a:	4603      	mov	r3, r0
	size_t n = 0;
 800283c:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
 800283e:	5c1a      	ldrb	r2, [r3, r0]
 8002840:	b10a      	cbz	r2, 8002846 <strnlen+0xc>
 8002842:	4288      	cmp	r0, r1
 8002844:	d100      	bne.n	8002848 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
 8002846:	4770      	bx	lr
		n++;
 8002848:	3001      	adds	r0, #1
 800284a:	e7f8      	b.n	800283e <strnlen+0x4>

0800284c <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
 800284c:	b510      	push	{r4, lr}
 800284e:	1e43      	subs	r3, r0, #1
 8002850:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
 8002852:	4291      	cmp	r1, r2
 8002854:	d100      	bne.n	8002858 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
 8002856:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
 8002858:	f811 4b01 	ldrb.w	r4, [r1], #1
 800285c:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
 8002860:	e7f7      	b.n	8002852 <memcpy+0x6>

08002862 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
 8002862:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
 8002864:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
 8002866:	4603      	mov	r3, r0
	while (n > 0) {
 8002868:	4293      	cmp	r3, r2
 800286a:	d100      	bne.n	800286e <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
 800286c:	4770      	bx	lr
		*(d_byte++) = c_byte;
 800286e:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
 8002872:	e7f9      	b.n	8002868 <memset+0x6>

08002874 <_stdout_hook_default>:
}
 8002874:	f04f 30ff 	mov.w	r0, #4294967295
 8002878:	4770      	bx	lr

0800287a <stm32_exti_init>:
	defined(CONFIG_SOC_SERIES_STM32MP1X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X) || \
	defined(CONFIG_SOC_SERIES_STM32WBX) || \
	defined(CONFIG_SOC_SERIES_STM32G4X) || \
	defined(CONFIG_SOC_SERIES_STM32WLX)
	IRQ_CONNECT(EXTI0_IRQn,
 800287a:	2200      	movs	r2, #0
{
 800287c:	b508      	push	{r3, lr}
	IRQ_CONNECT(EXTI0_IRQn,
 800287e:	4611      	mov	r1, r2
 8002880:	2006      	movs	r0, #6
 8002882:	f7fe fa25 	bl	8000cd0 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI0_IRQ_PRI,
		__stm32_exti_isr_0, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI1_IRQn,
 8002886:	2200      	movs	r2, #0
 8002888:	4611      	mov	r1, r2
 800288a:	2007      	movs	r0, #7
 800288c:	f7fe fa20 	bl	8000cd0 <z_arm_irq_priority_set>
	IRQ_CONNECT(EXTI2_TSC_IRQn,
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#else
	IRQ_CONNECT(EXTI2_IRQn,
 8002890:	2200      	movs	r2, #0
 8002892:	4611      	mov	r1, r2
 8002894:	2008      	movs	r0, #8
 8002896:	f7fe fa1b 	bl	8000cd0 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F3X */
	IRQ_CONNECT(EXTI3_IRQn,
 800289a:	2200      	movs	r2, #0
 800289c:	4611      	mov	r1, r2
 800289e:	2009      	movs	r0, #9
 80028a0:	f7fe fa16 	bl	8000cd0 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI3_IRQ_PRI,
		__stm32_exti_isr_3, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI4_IRQn,
 80028a4:	2200      	movs	r2, #0
 80028a6:	4611      	mov	r1, r2
 80028a8:	200a      	movs	r0, #10
 80028aa:	f7fe fa11 	bl	8000cd0 <z_arm_irq_priority_set>
		__stm32_exti_isr_4, DEVICE_DT_GET(EXTI_NODE),
		0);
#if !defined(CONFIG_SOC_SERIES_STM32MP1X) && \
	!defined(CONFIG_SOC_SERIES_STM32L5X) && \
	!defined(CONFIG_SOC_SERIES_STM32U5X)
	IRQ_CONNECT(EXTI9_5_IRQn,
 80028ae:	2200      	movs	r2, #0
 80028b0:	4611      	mov	r1, r2
 80028b2:	2017      	movs	r0, #23
 80028b4:	f7fe fa0c 	bl	8000cd0 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI,
		__stm32_exti_isr_9_5, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI15_10_IRQn,
 80028b8:	2200      	movs	r2, #0
 80028ba:	4611      	mov	r1, r2
 80028bc:	2028      	movs	r0, #40	; 0x28
 80028be:	f7fe fa07 	bl	8000cd0 <z_arm_irq_priority_set>
}
 80028c2:	2000      	movs	r0, #0
 80028c4:	bd08      	pop	{r3, pc}

080028c6 <__stm32_exti_isr_15_10>:
	__stm32_exti_isr(10, 16, dev);
 80028c6:	6902      	ldr	r2, [r0, #16]
 80028c8:	2110      	movs	r1, #16
 80028ca:	200a      	movs	r0, #10
 80028cc:	f7fe bd02 	b.w	80012d4 <__stm32_exti_isr.isra.0>

080028d0 <__stm32_exti_isr_9_5>:
	__stm32_exti_isr(5, 10, dev);
 80028d0:	6902      	ldr	r2, [r0, #16]
 80028d2:	210a      	movs	r1, #10
 80028d4:	2005      	movs	r0, #5
 80028d6:	f7fe bcfd 	b.w	80012d4 <__stm32_exti_isr.isra.0>

080028da <__stm32_exti_isr_4>:
	__stm32_exti_isr(4, 5, dev);
 80028da:	6902      	ldr	r2, [r0, #16]
 80028dc:	2105      	movs	r1, #5
 80028de:	2004      	movs	r0, #4
 80028e0:	f7fe bcf8 	b.w	80012d4 <__stm32_exti_isr.isra.0>

080028e4 <__stm32_exti_isr_3>:
	__stm32_exti_isr(3, 4, dev);
 80028e4:	6902      	ldr	r2, [r0, #16]
 80028e6:	2104      	movs	r1, #4
 80028e8:	2003      	movs	r0, #3
 80028ea:	f7fe bcf3 	b.w	80012d4 <__stm32_exti_isr.isra.0>

080028ee <__stm32_exti_isr_2>:
	__stm32_exti_isr(2, 3, dev);
 80028ee:	6902      	ldr	r2, [r0, #16]
 80028f0:	2103      	movs	r1, #3
 80028f2:	2002      	movs	r0, #2
 80028f4:	f7fe bcee 	b.w	80012d4 <__stm32_exti_isr.isra.0>

080028f8 <__stm32_exti_isr_1>:
	__stm32_exti_isr(1, 2, dev);
 80028f8:	6902      	ldr	r2, [r0, #16]
 80028fa:	2102      	movs	r1, #2
 80028fc:	2001      	movs	r0, #1
 80028fe:	f7fe bce9 	b.w	80012d4 <__stm32_exti_isr.isra.0>

08002902 <__stm32_exti_isr_0>:
	__stm32_exti_isr(0, 1, dev);
 8002902:	6902      	ldr	r2, [r0, #16]
 8002904:	2101      	movs	r1, #1
 8002906:	2000      	movs	r0, #0
 8002908:	f7fe bce4 	b.w	80012d4 <__stm32_exti_isr.isra.0>

0800290c <stm32_clock_control_on>:
	if (IN_RANGE(pclken->bus, STM32_PERIPH_BUS_MIN, STM32_PERIPH_BUS_MAX) == 0) {
 800290c:	680b      	ldr	r3, [r1, #0]
 800290e:	f1a3 0248 	sub.w	r2, r3, #72	; 0x48
 8002912:	2a18      	cmp	r2, #24
	reg = (uint32_t *)(DT_REG_ADDR(DT_NODELABEL(rcc)) + pclken->bus);
 8002914:	bf9f      	itttt	ls
 8002916:	f103 4380 	addls.w	r3, r3, #1073741824	; 0x40000000
 800291a:	f503 3304 	addls.w	r3, r3, #135168	; 0x21000
	reg_val |= pclken->enr;
 800291e:	6849      	ldrls	r1, [r1, #4]
	reg_val = *reg;
 8002920:	681a      	ldrls	r2, [r3, #0]
	reg_val |= pclken->enr;
 8002922:	bf9d      	ittte	ls
 8002924:	430a      	orrls	r2, r1
	return 0;
 8002926:	2000      	movls	r0, #0
	*reg = reg_val;
 8002928:	601a      	strls	r2, [r3, #0]
		return -ENOTSUP;
 800292a:	f06f 0085 	mvnhi.w	r0, #133	; 0x85
}
 800292e:	4770      	bx	lr

08002930 <stm32_clock_control_off>:
	if (IN_RANGE(pclken->bus, STM32_PERIPH_BUS_MIN, STM32_PERIPH_BUS_MAX) == 0) {
 8002930:	680b      	ldr	r3, [r1, #0]
 8002932:	f1a3 0248 	sub.w	r2, r3, #72	; 0x48
 8002936:	2a18      	cmp	r2, #24
	reg = (uint32_t *)(DT_REG_ADDR(DT_NODELABEL(rcc)) + pclken->bus);
 8002938:	bf9f      	itttt	ls
 800293a:	f103 4380 	addls.w	r3, r3, #1073741824	; 0x40000000
 800293e:	f503 3304 	addls.w	r3, r3, #135168	; 0x21000
	reg_val &= ~pclken->enr;
 8002942:	6849      	ldrls	r1, [r1, #4]
	reg_val = *reg;
 8002944:	681a      	ldrls	r2, [r3, #0]
	reg_val &= ~pclken->enr;
 8002946:	bf9d      	ittte	ls
 8002948:	438a      	bicls	r2, r1
	return 0;
 800294a:	2000      	movls	r0, #0
	*reg = reg_val;
 800294c:	601a      	strls	r2, [r3, #0]
		return -ENOTSUP;
 800294e:	f06f 0085 	mvnhi.w	r0, #133	; 0x85
}
 8002952:	4770      	bx	lr

08002954 <get_pllout_frequency>:
}
 8002954:	200a      	movs	r0, #10
 8002956:	4770      	bx	lr

08002958 <gpio_stm32_port_get_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002958:	6843      	ldr	r3, [r0, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->IDR));
 800295c:	691b      	ldr	r3, [r3, #16]
	*value = LL_GPIO_ReadInputPort(gpio);
 800295e:	600b      	str	r3, [r1, #0]
}
 8002960:	2000      	movs	r0, #0
 8002962:	4770      	bx	lr

08002964 <gpio_stm32_port_set_masked_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002964:	6843      	ldr	r3, [r0, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Output data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->ODR));
 8002968:	6958      	ldr	r0, [r3, #20]
	LL_GPIO_WriteOutputPort(gpio, (port_value & ~mask) | (mask & value));
 800296a:	4042      	eors	r2, r0
 800296c:	400a      	ands	r2, r1
 800296e:	4042      	eors	r2, r0
  WRITE_REG(GPIOx->ODR, PortValue);
 8002970:	615a      	str	r2, [r3, #20]
}
 8002972:	2000      	movs	r0, #0
 8002974:	4770      	bx	lr

08002976 <gpio_stm32_port_set_bits_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002976:	6843      	ldr	r3, [r0, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
}
 800297a:	2000      	movs	r0, #0
	WRITE_REG(gpio->BSRR, pins);
 800297c:	6199      	str	r1, [r3, #24]
}
 800297e:	4770      	bx	lr

08002980 <gpio_stm32_port_clear_bits_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002980:	6843      	ldr	r3, [r0, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
}
 8002984:	2000      	movs	r0, #0
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8002986:	6299      	str	r1, [r3, #40]	; 0x28
 8002988:	4770      	bx	lr

0800298a <gpio_stm32_port_toggle_bits>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800298a:	6843      	ldr	r3, [r0, #4]
 800298c:	685a      	ldr	r2, [r3, #4]
	WRITE_REG(gpio->ODR, READ_REG(gpio->ODR) ^ pins);
 800298e:	6953      	ldr	r3, [r2, #20]
 8002990:	404b      	eors	r3, r1
 8002992:	6153      	str	r3, [r2, #20]
}
 8002994:	2000      	movs	r0, #0
 8002996:	4770      	bx	lr

08002998 <gpio_stm32_manage_callback>:
	struct gpio_stm32_data *data = dev->data;
 8002998:	6903      	ldr	r3, [r0, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
 800299a:	6898      	ldr	r0, [r3, #8]
{
 800299c:	b530      	push	{r4, r5, lr}
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
 800299e:	b158      	cbz	r0, 80029b8 <gpio_stm32_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 80029a0:	2400      	movs	r4, #0
 80029a2:	4281      	cmp	r1, r0
 80029a4:	d112      	bne.n	80029cc <gpio_stm32_manage_callback+0x34>
	return node->next;
 80029a6:	6808      	ldr	r0, [r1, #0]
	return list->tail;
 80029a8:	68dd      	ldr	r5, [r3, #12]
Z_GENLIST_REMOVE(slist, snode)
 80029aa:	b954      	cbnz	r4, 80029c2 <gpio_stm32_manage_callback+0x2a>
 80029ac:	428d      	cmp	r5, r1
	list->head = node;
 80029ae:	6098      	str	r0, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
 80029b0:	d100      	bne.n	80029b4 <gpio_stm32_manage_callback+0x1c>
	list->tail = node;
 80029b2:	60d8      	str	r0, [r3, #12]
	parent->next = child;
 80029b4:	2000      	movs	r0, #0
 80029b6:	6008      	str	r0, [r1, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
 80029b8:	b96a      	cbnz	r2, 80029d6 <gpio_stm32_manage_callback+0x3e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
 80029ba:	2000      	movs	r0, #0
}
 80029bc:	bd30      	pop	{r4, r5, pc}
 80029be:	4628      	mov	r0, r5
 80029c0:	e7ef      	b.n	80029a2 <gpio_stm32_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
 80029c2:	428d      	cmp	r5, r1
	parent->next = child;
 80029c4:	6020      	str	r0, [r4, #0]
	list->tail = node;
 80029c6:	bf08      	it	eq
 80029c8:	60dc      	streq	r4, [r3, #12]
}
 80029ca:	e7f3      	b.n	80029b4 <gpio_stm32_manage_callback+0x1c>
	return node->next;
 80029cc:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 80029ce:	4604      	mov	r4, r0
 80029d0:	2d00      	cmp	r5, #0
 80029d2:	d1f4      	bne.n	80029be <gpio_stm32_manage_callback+0x26>
			if (!set) {
 80029d4:	b13a      	cbz	r2, 80029e6 <gpio_stm32_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
 80029d6:	68d8      	ldr	r0, [r3, #12]
	parent->next = child;
 80029d8:	689a      	ldr	r2, [r3, #8]
 80029da:	600a      	str	r2, [r1, #0]
	list->head = node;
 80029dc:	6099      	str	r1, [r3, #8]
Z_GENLIST_PREPEND(slist, snode)
 80029de:	2800      	cmp	r0, #0
 80029e0:	d1eb      	bne.n	80029ba <gpio_stm32_manage_callback+0x22>
	list->tail = node;
 80029e2:	60d9      	str	r1, [r3, #12]
}
 80029e4:	e7ea      	b.n	80029bc <gpio_stm32_manage_callback+0x24>
				return -EINVAL;
 80029e6:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&data->cb, callback, set);
 80029ea:	e7e7      	b.n	80029bc <gpio_stm32_manage_callback+0x24>

080029ec <gpio_stm32_configure_raw.isra.0>:
static void gpio_stm32_configure_raw(const struct device *dev, int pin,
 80029ec:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 80029ee:	6844      	ldr	r4, [r0, #4]
	pinval = 1 << pin;
 80029f0:	2001      	movs	r0, #1
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80029f2:	6867      	ldr	r7, [r4, #4]
 80029f4:	4088      	lsls	r0, r1
	LL_GPIO_SetPinOutputType(gpio, pin_ll, otype >> STM32_OTYPER_SHIFT);
 80029f6:	f3c2 1680 	ubfx	r6, r2, #6, #1
 80029fa:	ea27 0700 	bic.w	r7, r7, r0
 80029fe:	408e      	lsls	r6, r1
 8002a00:	433e      	orrs	r6, r7
 8002a02:	6066      	str	r6, [r4, #4]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a04:	fa90 f7a0 	rbit	r7, r0
  return __builtin_clz(value);
 8002a08:	fab7 f787 	clz	r7, r7
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8002a0c:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8002a10:	f04f 0e03 	mov.w	lr, #3
 8002a14:	007f      	lsls	r7, r7, #1
 8002a16:	fa0e f707 	lsl.w	r7, lr, r7
 8002a1a:	ea2c 0c07 	bic.w	ip, ip, r7
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1e:	fa90 f7a0 	rbit	r7, r0
  return __builtin_clz(value);
 8002a22:	fab7 f787 	clz	r7, r7
	LL_GPIO_SetPinSpeed(gpio, pin_ll, ospeed >> STM32_OSPEEDR_SHIFT);
 8002a26:	f3c2 16c1 	ubfx	r6, r2, #7, #2
 8002a2a:	007f      	lsls	r7, r7, #1
 8002a2c:	40be      	lsls	r6, r7
 8002a2e:	ea46 060c 	orr.w	r6, r6, ip
 8002a32:	60a6      	str	r6, [r4, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a34:	fa90 f6a0 	rbit	r6, r0
  return __builtin_clz(value);
 8002a38:	fab6 f686 	clz	r6, r6
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002a3c:	68e7      	ldr	r7, [r4, #12]
 8002a3e:	0076      	lsls	r6, r6, #1
 8002a40:	fa0e f606 	lsl.w	r6, lr, r6
 8002a44:	ea27 0706 	bic.w	r7, r7, r6
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a48:	fa90 f6a0 	rbit	r6, r0
  return __builtin_clz(value);
 8002a4c:	fab6 f686 	clz	r6, r6
	mode = conf & (STM32_MODER_MASK << STM32_MODER_SHIFT);
 8002a50:	f002 0530 	and.w	r5, r2, #48	; 0x30
 8002a54:	0076      	lsls	r6, r6, #1
	LL_GPIO_SetPinPull(gpio, pin_ll, pupd >> STM32_PUPDR_SHIFT);
 8002a56:	f3c2 2241 	ubfx	r2, r2, #9, #2
 8002a5a:	40b2      	lsls	r2, r6
 8002a5c:	433a      	orrs	r2, r7
	if (mode == STM32_MODER_ALT_MODE) {
 8002a5e:	2d20      	cmp	r5, #32
 8002a60:	60e2      	str	r2, [r4, #12]
 8002a62:	d115      	bne.n	8002a90 <gpio_stm32_configure_raw.isra.0+0xa4>
		if (pin < 8) {
 8002a64:	2907      	cmp	r1, #7
 8002a66:	dc2b      	bgt.n	8002ac0 <gpio_stm32_configure_raw.isra.0+0xd4>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a68:	fa90 f2a0 	rbit	r2, r0
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002a6c:	6a21      	ldr	r1, [r4, #32]
  if (value == 0U)
 8002a6e:	b32a      	cbz	r2, 8002abc <gpio_stm32_configure_raw.isra.0+0xd0>
  return __builtin_clz(value);
 8002a70:	fab2 f282 	clz	r2, r2
 8002a74:	0092      	lsls	r2, r2, #2
 8002a76:	260f      	movs	r6, #15
 8002a78:	fa06 f202 	lsl.w	r2, r6, r2
 8002a7c:	ea21 0102 	bic.w	r1, r1, r2
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a80:	fa90 f2a0 	rbit	r2, r0
  return __builtin_clz(value);
 8002a84:	fab2 f282 	clz	r2, r2
 8002a88:	0092      	lsls	r2, r2, #2
 8002a8a:	4093      	lsls	r3, r2
 8002a8c:	430b      	orrs	r3, r1
 8002a8e:	6223      	str	r3, [r4, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a90:	fa90 f3a0 	rbit	r3, r0
  return __builtin_clz(value);
 8002a94:	fab3 f383 	clz	r3, r3
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002a98:	6822      	ldr	r2, [r4, #0]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9a:	fa90 f0a0 	rbit	r0, r0
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	2103      	movs	r1, #3
  return __builtin_clz(value);
 8002aa2:	fab0 f080 	clz	r0, r0
	LL_GPIO_SetPinMode(gpio, pin_ll, mode >> STM32_MODER_SHIFT);
 8002aa6:	092d      	lsrs	r5, r5, #4
 8002aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8002aac:	0040      	lsls	r0, r0, #1
 8002aae:	ea22 0303 	bic.w	r3, r2, r3
 8002ab2:	fa05 f000 	lsl.w	r0, r5, r0
 8002ab6:	4318      	orrs	r0, r3
 8002ab8:	6020      	str	r0, [r4, #0]
}
 8002aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 32U;
 8002abc:	462a      	mov	r2, r5
 8002abe:	e7d9      	b.n	8002a74 <gpio_stm32_configure_raw.isra.0+0x88>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002ac0:	0a02      	lsrs	r2, r0, #8
 8002ac2:	6a66      	ldr	r6, [r4, #36]	; 0x24
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac4:	fa92 f1a2 	rbit	r1, r2
  if (value == 0U)
 8002ac8:	b181      	cbz	r1, 8002aec <gpio_stm32_configure_raw.isra.0+0x100>
  return __builtin_clz(value);
 8002aca:	fab1 f181 	clz	r1, r1
 8002ace:	0089      	lsls	r1, r1, #2
 8002ad0:	270f      	movs	r7, #15
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad2:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002ad6:	fab2 f282 	clz	r2, r2
 8002ada:	fa07 f101 	lsl.w	r1, r7, r1
 8002ade:	0092      	lsls	r2, r2, #2
 8002ae0:	ea26 0101 	bic.w	r1, r6, r1
 8002ae4:	4093      	lsls	r3, r2
 8002ae6:	430b      	orrs	r3, r1
 8002ae8:	6263      	str	r3, [r4, #36]	; 0x24
}
 8002aea:	e7d1      	b.n	8002a90 <gpio_stm32_configure_raw.isra.0+0xa4>
    return 32U;
 8002aec:	4629      	mov	r1, r5
 8002aee:	e7ee      	b.n	8002ace <gpio_stm32_configure_raw.isra.0+0xe2>

08002af0 <gpio_stm32_config>:
{
 8002af0:	4613      	mov	r3, r2
	if ((flags & GPIO_OUTPUT) != 0) {
 8002af2:	039a      	lsls	r2, r3, #14
{
 8002af4:	b510      	push	{r4, lr}
	if ((flags & GPIO_OUTPUT) != 0) {
 8002af6:	d51a      	bpl.n	8002b2e <gpio_stm32_config+0x3e>
		if ((flags & GPIO_SINGLE_ENDED) != 0) {
 8002af8:	079c      	lsls	r4, r3, #30
 8002afa:	d511      	bpl.n	8002b20 <gpio_stm32_config+0x30>
			if (flags & GPIO_LINE_OPEN_DRAIN) {
 8002afc:	075a      	lsls	r2, r3, #29
 8002afe:	d52f      	bpl.n	8002b60 <gpio_stm32_config+0x70>
				*pincfg |= STM32_PINCFG_OPEN_DRAIN;
 8002b00:	2250      	movs	r2, #80	; 0x50
		if ((flags & GPIO_PULL_UP) != 0) {
 8002b02:	06dc      	lsls	r4, r3, #27
 8002b04:	d50e      	bpl.n	8002b24 <gpio_stm32_config+0x34>
			*pincfg |= STM32_PINCFG_PULL_UP;
 8002b06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 8002b0a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
	const struct gpio_stm32_config *cfg = dev->config;
 8002b0e:	6844      	ldr	r4, [r0, #4]
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 8002b10:	d11c      	bne.n	8002b4c <gpio_stm32_config+0x5c>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
 8002b12:	035b      	lsls	r3, r3, #13
 8002b14:	d514      	bpl.n	8002b40 <gpio_stm32_config+0x50>
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002b16:	6864      	ldr	r4, [r4, #4]
			gpio_stm32_port_clear_bits_raw(dev, BIT(pin));
 8002b18:	2301      	movs	r3, #1
 8002b1a:	408b      	lsls	r3, r1
  WRITE_REG(GPIOx->BRR, PinMask);
 8002b1c:	62a3      	str	r3, [r4, #40]	; 0x28
	return 0;
 8002b1e:	e00f      	b.n	8002b40 <gpio_stm32_config+0x50>
		*pincfg = STM32_PINCFG_MODE_OUTPUT;
 8002b20:	2210      	movs	r2, #16
 8002b22:	e7ee      	b.n	8002b02 <gpio_stm32_config+0x12>
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 8002b24:	069c      	lsls	r4, r3, #26
 8002b26:	d5f0      	bpl.n	8002b0a <gpio_stm32_config+0x1a>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 8002b28:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
	if (err != 0) {
 8002b2c:	e7ed      	b.n	8002b0a <gpio_stm32_config+0x1a>
	} else if  ((flags & GPIO_INPUT) != 0) {
 8002b2e:	03dc      	lsls	r4, r3, #15
 8002b30:	d511      	bpl.n	8002b56 <gpio_stm32_config+0x66>
		if ((flags & GPIO_PULL_UP) != 0) {
 8002b32:	06da      	lsls	r2, r3, #27
 8002b34:	d411      	bmi.n	8002b5a <gpio_stm32_config+0x6a>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 8002b36:	f013 0220 	ands.w	r2, r3, #32
 8002b3a:	bf18      	it	ne
 8002b3c:	f44f 6280 	movne.w	r2, #1024	; 0x400
	gpio_stm32_configure_raw(dev, pin, pincfg, 0);
 8002b40:	6840      	ldr	r0, [r0, #4]
 8002b42:	2300      	movs	r3, #0
 8002b44:	f7ff ff52 	bl	80029ec <gpio_stm32_configure_raw.isra.0>
	return 0;
 8002b48:	2000      	movs	r0, #0
}
 8002b4a:	bd10      	pop	{r4, pc}
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002b4c:	6864      	ldr	r4, [r4, #4]
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 8002b4e:	2301      	movs	r3, #1
 8002b50:	408b      	lsls	r3, r1
	WRITE_REG(gpio->BSRR, pins);
 8002b52:	61a3      	str	r3, [r4, #24]
	return 0;
 8002b54:	e7f4      	b.n	8002b40 <gpio_stm32_config+0x50>
		*pincfg = STM32_PINCFG_MODE_ANALOG;
 8002b56:	2230      	movs	r2, #48	; 0x30
 8002b58:	e7f2      	b.n	8002b40 <gpio_stm32_config+0x50>
			*pincfg |= STM32_PINCFG_PULL_UP;
 8002b5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b5e:	e7ef      	b.n	8002b40 <gpio_stm32_config+0x50>
				return -ENOTSUP;
 8002b60:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8002b64:	e7f1      	b.n	8002b4a <gpio_stm32_config+0x5a>

08002b66 <gpio_stm32_isr>:
{
 8002b66:	460b      	mov	r3, r1
 8002b68:	6889      	ldr	r1, [r1, #8]
 8002b6a:	b570      	push	{r4, r5, r6, lr}
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 8002b6c:	b169      	cbz	r1, 8002b8a <gpio_stm32_isr+0x24>
	gpio_fire_callbacks(&data->cb, data->dev, BIT(line));
 8002b6e:	2501      	movs	r5, #1
 8002b70:	685e      	ldr	r6, [r3, #4]
	return node->next;
 8002b72:	680c      	ldr	r4, [r1, #0]
 8002b74:	4085      	lsls	r5, r0
		if (cb->pin_mask & pins) {
 8002b76:	688a      	ldr	r2, [r1, #8]
 8002b78:	402a      	ands	r2, r5
 8002b7a:	d002      	beq.n	8002b82 <gpio_stm32_isr+0x1c>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
 8002b7c:	684b      	ldr	r3, [r1, #4]
 8002b7e:	4630      	mov	r0, r6
 8002b80:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 8002b82:	b114      	cbz	r4, 8002b8a <gpio_stm32_isr+0x24>
 8002b84:	4621      	mov	r1, r4
 8002b86:	6824      	ldr	r4, [r4, #0]
 8002b88:	e7f5      	b.n	8002b76 <gpio_stm32_isr+0x10>
}
 8002b8a:	bd70      	pop	{r4, r5, r6, pc}

08002b8c <gpio_stm32_configure>:
{
 8002b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b8e:	461f      	mov	r7, r3
 8002b90:	4604      	mov	r4, r0
	gpio_stm32_configure_raw(dev, pin, conf, func);
 8002b92:	6840      	ldr	r0, [r0, #4]
{
 8002b94:	460e      	mov	r6, r1
 8002b96:	4615      	mov	r5, r2
	gpio_stm32_configure_raw(dev, pin, conf, func);
 8002b98:	f7ff ff28 	bl	80029ec <gpio_stm32_configure_raw.isra.0>
	if (func == IS_GPIO_OUT) {
 8002b9c:	2f11      	cmp	r7, #17
 8002b9e:	d108      	bne.n	8002bb2 <gpio_stm32_configure+0x26>
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	fa03 f606 	lsl.w	r6, r3, r6
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002ba6:	6863      	ldr	r3, [r4, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
		if (gpio_out == STM32_ODR_1) {
 8002baa:	052a      	lsls	r2, r5, #20
	WRITE_REG(gpio->BSRR, pins);
 8002bac:	bf4c      	ite	mi
 8002bae:	619e      	strmi	r6, [r3, #24]
 8002bb0:	629e      	strpl	r6, [r3, #40]	; 0x28
}
 8002bb2:	2000      	movs	r0, #0
 8002bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002bb6 <uart_stm32_err_check>:
	if (LL_USART_IsActiveFlag_ORE(config->usart)) {
 8002bb6:	6843      	ldr	r3, [r0, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002bba:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
 8002bbc:	69da      	ldr	r2, [r3, #28]
	if (LL_USART_IsActiveFlag_PE(config->usart)) {
 8002bbe:	07d1      	lsls	r1, r2, #31
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8002bc0:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002bc2:	f3c0 00c0 	ubfx	r0, r0, #3, #1
		err |= UART_ERROR_PARITY;
 8002bc6:	bf48      	it	mi
 8002bc8:	f040 0002 	orrmi.w	r0, r0, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8002bcc:	0792      	lsls	r2, r2, #30
  return ((READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF)) ? 1UL : 0UL);
 8002bce:	69da      	ldr	r2, [r3, #28]
		err |= UART_ERROR_FRAMING;
 8002bd0:	bf48      	it	mi
 8002bd2:	f040 0004 	orrmi.w	r0, r0, #4
 8002bd6:	05d1      	lsls	r1, r2, #23
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
 8002bd8:	bf42      	ittt	mi
 8002bda:	f44f 7280 	movmi.w	r2, #256	; 0x100
		err |= UART_BREAK;
 8002bde:	f040 0008 	orrmi.w	r0, r0, #8
 8002be2:	621a      	strmi	r2, [r3, #32]
	if (err & UART_ERROR_OVERRUN) {
 8002be4:	07c2      	lsls	r2, r0, #31
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8002be6:	bf44      	itt	mi
 8002be8:	2208      	movmi	r2, #8
 8002bea:	621a      	strmi	r2, [r3, #32]
	if (err & UART_ERROR_PARITY) {
 8002bec:	0781      	lsls	r1, r0, #30
  WRITE_REG(USARTx->ICR, USART_ICR_PECF);
 8002bee:	bf44      	itt	mi
 8002bf0:	2201      	movmi	r2, #1
 8002bf2:	621a      	strmi	r2, [r3, #32]
	if (err & UART_ERROR_FRAMING) {
 8002bf4:	0742      	lsls	r2, r0, #29
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 8002bf6:	bf44      	itt	mi
 8002bf8:	2202      	movmi	r2, #2
 8002bfa:	621a      	strmi	r2, [r3, #32]
  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
 8002bfc:	2204      	movs	r2, #4
 8002bfe:	621a      	str	r2, [r3, #32]
}
 8002c00:	4770      	bx	lr

08002c02 <uart_stm32_poll_out>:
{
 8002c02:	b510      	push	{r4, lr}
	const struct uart_stm32_config *config = dev->config;
 8002c04:	6840      	ldr	r0, [r0, #4]
		if (LL_USART_IsActiveFlag_TXE(config->usart)) {
 8002c06:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8002c08:	69d3      	ldr	r3, [r2, #28]
 8002c0a:	061b      	lsls	r3, r3, #24
 8002c0c:	d5fc      	bpl.n	8002c08 <uart_stm32_poll_out+0x6>
 8002c0e:	f04f 0210 	mov.w	r2, #16
 8002c12:	f3ef 8311 	mrs	r3, BASEPRI
 8002c16:	f382 8812 	msr	BASEPRI_MAX, r2
 8002c1a:	f3bf 8f6f 	isb	sy
			if (LL_USART_IsActiveFlag_TXE(config->usart)) {
 8002c1e:	6802      	ldr	r2, [r0, #0]
 8002c20:	69d4      	ldr	r4, [r2, #28]
 8002c22:	0624      	lsls	r4, r4, #24
 8002c24:	d404      	bmi.n	8002c30 <uart_stm32_poll_out+0x2e>
	__asm__ volatile(
 8002c26:	f383 8811 	msr	BASEPRI, r3
 8002c2a:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
 8002c2e:	e7ea      	b.n	8002c06 <uart_stm32_poll_out+0x4>
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 8002c30:	b289      	uxth	r1, r1
 8002c32:	8511      	strh	r1, [r2, #40]	; 0x28
	__asm__ volatile(
 8002c34:	f383 8811 	msr	BASEPRI, r3
 8002c38:	f3bf 8f6f 	isb	sy
}
 8002c3c:	bd10      	pop	{r4, pc}

08002c3e <uart_stm32_poll_in>:
	if (LL_USART_IsActiveFlag_ORE(config->usart)) {
 8002c3e:	6843      	ldr	r3, [r0, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002c42:	69da      	ldr	r2, [r3, #28]
 8002c44:	0710      	lsls	r0, r2, #28
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8002c46:	bf44      	itt	mi
 8002c48:	2208      	movmi	r2, #8
 8002c4a:	621a      	strmi	r2, [r3, #32]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 8002c4c:	69da      	ldr	r2, [r3, #28]
 8002c4e:	0692      	lsls	r2, r2, #26
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8002c50:	bf43      	ittte	mi
 8002c52:	8c9b      	ldrhmi	r3, [r3, #36]	; 0x24
 8002c54:	700b      	strbmi	r3, [r1, #0]
	return 0;
 8002c56:	2000      	movmi	r0, #0
		return -1;
 8002c58:	f04f 30ff 	movpl.w	r0, #4294967295
}
 8002c5c:	4770      	bx	lr

08002c5e <uart_stm32_config_get>:
	cfg->baudrate = data->baud_rate;
 8002c5e:	6903      	ldr	r3, [r0, #16]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	600b      	str	r3, [r1, #0]
	return LL_USART_GetParity(config->usart);
 8002c64:	6843      	ldr	r3, [r0, #4]
 8002c66:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8002c68:	6813      	ldr	r3, [r2, #0]
 8002c6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	switch (parity) {
 8002c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c72:	d02d      	beq.n	8002cd0 <uart_stm32_config_get+0x72>
		return UART_CFG_PARITY_NONE;
 8002c74:	f5a3 60c0 	sub.w	r0, r3, #1536	; 0x600
 8002c78:	4243      	negs	r3, r0
 8002c7a:	4143      	adcs	r3, r0
	cfg->parity = uart_stm32_ll2cfg_parity(uart_stm32_get_parity(dev));
 8002c7c:	710b      	strb	r3, [r1, #4]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 8002c7e:	6853      	ldr	r3, [r2, #4]
 8002c80:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	switch (sb) {
 8002c84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c88:	d024      	beq.n	8002cd4 <uart_stm32_config_get+0x76>
 8002c8a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002c8e:	d023      	beq.n	8002cd8 <uart_stm32_config_get+0x7a>
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	bf14      	ite	ne
 8002c94:	2303      	movne	r3, #3
 8002c96:	2301      	moveq	r3, #1
	cfg->stop_bits = uart_stm32_ll2cfg_stopbits(
 8002c98:	714b      	strb	r3, [r1, #5]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8002c9a:	6810      	ldr	r0, [r2, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8002c9c:	6813      	ldr	r3, [r2, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8002c9e:	f000 2010 	and.w	r0, r0, #268439552	; 0x10001000
	switch (db) {
 8002ca2:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8002ca6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002caa:	d017      	beq.n	8002cdc <uart_stm32_config_get+0x7e>
 8002cac:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8002cb0:	d119      	bne.n	8002ce6 <uart_stm32_config_get+0x88>
			return UART_CFG_DATA_BITS_6;
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	bf0c      	ite	eq
 8002cb6:	2302      	moveq	r3, #2
 8002cb8:	2301      	movne	r3, #1
	cfg->data_bits = uart_stm32_ll2cfg_databits(
 8002cba:	718b      	strb	r3, [r1, #6]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8002cbc:	6893      	ldr	r3, [r2, #8]
 8002cbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (fc == LL_USART_HWCONTROL_RTS_CTS) {
 8002cc2:	f5a3 7240 	sub.w	r2, r3, #768	; 0x300
 8002cc6:	4253      	negs	r3, r2
 8002cc8:	4153      	adcs	r3, r2
 8002cca:	71cb      	strb	r3, [r1, #7]
}
 8002ccc:	2000      	movs	r0, #0
 8002cce:	4770      	bx	lr
	switch (parity) {
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	e7d3      	b.n	8002c7c <uart_stm32_config_get+0x1e>
		return UART_CFG_STOP_BITS_0_5;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	e7df      	b.n	8002c98 <uart_stm32_config_get+0x3a>
		return UART_CFG_STOP_BITS_1_5;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	e7dd      	b.n	8002c98 <uart_stm32_config_get+0x3a>
			return UART_CFG_DATA_BITS_9;
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	bf14      	ite	ne
 8002ce0:	2303      	movne	r3, #3
 8002ce2:	2304      	moveq	r3, #4
 8002ce4:	e7e9      	b.n	8002cba <uart_stm32_config_get+0x5c>
			return UART_CFG_DATA_BITS_8;
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	bf14      	ite	ne
 8002cea:	2302      	movne	r3, #2
 8002cec:	2303      	moveq	r3, #3
 8002cee:	e7e4      	b.n	8002cba <uart_stm32_config_get+0x5c>

08002cf0 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
 8002cf0:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
 8002cf2:	6803      	ldr	r3, [r0, #0]
 8002cf4:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
 8002cf6:	7903      	ldrb	r3, [r0, #4]
 8002cf8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	6805      	ldr	r5, [r0, #0]
 8002d02:	6814      	ldr	r4, [r2, #0]
 8002d04:	441d      	add	r5, r3
 8002d06:	42ac      	cmp	r4, r5
 8002d08:	d902      	bls.n	8002d10 <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
 8002d0a:	f06f 0001 	mvn.w	r0, #1
}
 8002d0e:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
 8002d10:	7965      	ldrb	r5, [r4, #5]
 8002d12:	428d      	cmp	r5, r1
 8002d14:	d002      	beq.n	8002d1c <pinctrl_lookup_state+0x2c>
		(*state)++;
 8002d16:	3408      	adds	r4, #8
 8002d18:	6014      	str	r4, [r2, #0]
 8002d1a:	e7f1      	b.n	8002d00 <pinctrl_lookup_state+0x10>
			return 0;
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	e7f6      	b.n	8002d0e <pinctrl_lookup_state+0x1e>

08002d20 <z_device_state_init>:
}
 8002d20:	4770      	bx	lr

08002d22 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
 8002d22:	b138      	cbz	r0, 8002d34 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
 8002d24:	68c3      	ldr	r3, [r0, #12]
 8002d26:	8818      	ldrh	r0, [r3, #0]
 8002d28:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8002d2c:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 8002d30:	4258      	negs	r0, r3
 8002d32:	4158      	adcs	r0, r3
}
 8002d34:	4770      	bx	lr

08002d36 <arch_system_halt>:
	__asm__ volatile(
 8002d36:	f04f 0210 	mov.w	r2, #16
 8002d3a:	f3ef 8311 	mrs	r3, BASEPRI
 8002d3e:	f382 8812 	msr	BASEPRI_MAX, r2
 8002d42:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
 8002d46:	e7fe      	b.n	8002d46 <arch_system_halt+0x10>

08002d48 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
 8002d48:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
 8002d4a:	f7ff fff4 	bl	8002d36 <arch_system_halt>

08002d4e <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 8002d4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d50:	4605      	mov	r5, r0
 8002d52:	460e      	mov	r6, r1
 8002d54:	f04f 0310 	mov.w	r3, #16
 8002d58:	f3ef 8711 	mrs	r7, BASEPRI
 8002d5c:	f383 8812 	msr	BASEPRI_MAX, r3
 8002d60:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
 8002d64:	f7ff fb2c 	bl	80023c0 <z_impl_z_current_get>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
 8002d68:	4631      	mov	r1, r6
 8002d6a:	4604      	mov	r4, r0
 8002d6c:	4628      	mov	r0, r5
 8002d6e:	f7ff ffeb 	bl	8002d48 <k_sys_fatal_error_handler>
	__asm__ volatile(
 8002d72:	f387 8811 	msr	BASEPRI, r7
 8002d76:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
 8002d7a:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
 8002d7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002d80:	f7fe b9c6 	b.w	8001110 <z_impl_k_thread_abort>

08002d84 <z_early_memset>:
	(void) memset(dst, c, n);
 8002d84:	f7ff bd6d 	b.w	8002862 <memset>

08002d88 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
 8002d88:	f7ff bd60 	b.w	800284c <memcpy>

08002d8c <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
 8002d8c:	b508      	push	{r3, lr}
	__asm__ volatile(
 8002d8e:	f04f 0210 	mov.w	r2, #16
 8002d92:	f3ef 8311 	mrs	r3, BASEPRI
 8002d96:	f382 8812 	msr	BASEPRI_MAX, r2
 8002d9a:	f3bf 8f6f 	isb	sy
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
 8002d9e:	f7fd ff79 	bl	8000c94 <arch_cpu_idle>
 8002da2:	e7f4      	b.n	8002d8e <idle+0x2>

08002da4 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
 8002da4:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
 8002da8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 8002daa:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 8002dac:	2300      	movs	r3, #0
	node->prev = NULL;
 8002dae:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
 8002db2:	4770      	bx	lr

08002db4 <unpend_thread_no_timeout>:
{
 8002db4:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
 8002db6:	f7ff fff5 	bl	8002da4 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 8002dba:	7b43      	ldrb	r3, [r0, #13]
 8002dbc:	f023 0302 	bic.w	r3, r3, #2
 8002dc0:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	6083      	str	r3, [r0, #8]
}
 8002dc6:	bd08      	pop	{r3, pc}

08002dc8 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 8002dc8:	4603      	mov	r3, r0
 8002dca:	b920      	cbnz	r0, 8002dd6 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002dcc:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
 8002dd0:	b90a      	cbnz	r2, 8002dd6 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
 8002dd2:	f7fd bfbd 	b.w	8000d50 <arch_swap>
	__asm__ volatile(
 8002dd6:	f383 8811 	msr	BASEPRI, r3
 8002dda:	f3bf 8f6f 	isb	sy
}
 8002dde:	4770      	bx	lr

08002de0 <z_reschedule_unlocked>:
	__asm__ volatile(
 8002de0:	f04f 0310 	mov.w	r3, #16
 8002de4:	f3ef 8011 	mrs	r0, BASEPRI
 8002de8:	f383 8812 	msr	BASEPRI_MAX, r3
 8002dec:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 8002df0:	f7ff bfea 	b.w	8002dc8 <z_reschedule_irqlock>

08002df4 <z_priq_dumb_best>:
{
 8002df4:	4603      	mov	r3, r0
	return list->head == list;
 8002df6:	6800      	ldr	r0, [r0, #0]
}
 8002df8:	4283      	cmp	r3, r0
 8002dfa:	bf08      	it	eq
 8002dfc:	2000      	moveq	r0, #0
 8002dfe:	4770      	bx	lr

08002e00 <z_ready_thread>:
{
 8002e00:	b510      	push	{r4, lr}
 8002e02:	f04f 0310 	mov.w	r3, #16
 8002e06:	f3ef 8411 	mrs	r4, BASEPRI
 8002e0a:	f383 8812 	msr	BASEPRI_MAX, r3
 8002e0e:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
 8002e12:	f7ff fa59 	bl	80022c8 <ready_thread>
	__asm__ volatile(
 8002e16:	f384 8811 	msr	BASEPRI, r4
 8002e1a:	f3bf 8f6f 	isb	sy
}
 8002e1e:	bd10      	pop	{r4, pc}

08002e20 <z_thread_timeout>:
{
 8002e20:	b510      	push	{r4, lr}
 8002e22:	4601      	mov	r1, r0
	__asm__ volatile(
 8002e24:	f04f 0310 	mov.w	r3, #16
 8002e28:	f3ef 8411 	mrs	r4, BASEPRI
 8002e2c:	f383 8812 	msr	BASEPRI_MAX, r3
 8002e30:	f3bf 8f6f 	isb	sy
		if (!killed) {
 8002e34:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
 8002e38:	f013 0f28 	tst.w	r3, #40	; 0x28
 8002e3c:	d10d      	bne.n	8002e5a <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
 8002e3e:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
 8002e42:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
 8002e44:	b10b      	cbz	r3, 8002e4a <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
 8002e46:	f7ff ffb5 	bl	8002db4 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 8002e4a:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
 8002e4e:	f023 0314 	bic.w	r3, r3, #20
 8002e52:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
 8002e56:	f7ff fa37 	bl	80022c8 <ready_thread>
	__asm__ volatile(
 8002e5a:	f384 8811 	msr	BASEPRI, r4
 8002e5e:	f3bf 8f6f 	isb	sy
}
 8002e62:	bd10      	pop	{r4, pc}

08002e64 <z_abort_timeout>:
{
 8002e64:	b510      	push	{r4, lr}
	__asm__ volatile(
 8002e66:	f04f 0210 	mov.w	r2, #16
 8002e6a:	f3ef 8411 	mrs	r4, BASEPRI
 8002e6e:	f382 8812 	msr	BASEPRI_MAX, r2
 8002e72:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
 8002e76:	6803      	ldr	r3, [r0, #0]
 8002e78:	b13b      	cbz	r3, 8002e8a <z_abort_timeout+0x26>
			remove_timeout(to);
 8002e7a:	f7ff fb51 	bl	8002520 <remove_timeout>
			ret = 0;
 8002e7e:	2000      	movs	r0, #0
	__asm__ volatile(
 8002e80:	f384 8811 	msr	BASEPRI, r4
 8002e84:	f3bf 8f6f 	isb	sy
}
 8002e88:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
 8002e8a:	f06f 0015 	mvn.w	r0, #21
 8002e8e:	e7f7      	b.n	8002e80 <z_abort_timeout+0x1c>

08002e90 <z_set_timeout_expiry>:
{
 8002e90:	b570      	push	{r4, r5, r6, lr}
 8002e92:	4604      	mov	r4, r0
 8002e94:	460d      	mov	r5, r1
	__asm__ volatile(
 8002e96:	f04f 0310 	mov.w	r3, #16
 8002e9a:	f3ef 8611 	mrs	r6, BASEPRI
 8002e9e:	f383 8812 	msr	BASEPRI_MAX, r3
 8002ea2:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
 8002ea6:	f7ff fb15 	bl	80024d4 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
 8002eaa:	2801      	cmp	r0, #1
 8002eac:	dd05      	ble.n	8002eba <z_set_timeout_expiry+0x2a>
 8002eae:	42a0      	cmp	r0, r4
 8002eb0:	db03      	blt.n	8002eba <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
 8002eb2:	4629      	mov	r1, r5
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	f7fe fe33 	bl	8001b20 <sys_clock_set_timeout>
	__asm__ volatile(
 8002eba:	f386 8811 	msr	BASEPRI, r6
 8002ebe:	f3bf 8f6f 	isb	sy
}
 8002ec2:	bd70      	pop	{r4, r5, r6, pc}
