{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 19:39:23 2019 " "Info: Processing started: Mon Oct 21 19:39:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Memory -c Memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Memory -c Memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "adress\[1\] " "Info: Assuming node \"adress\[1\]\" is an undefined clock" {  } { { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 664 56 224 680 "adress\[1..0\]" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "adress\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "adress\[0\] " "Info: Assuming node \"adress\[0\]\" is an undefined clock" {  } { { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 664 56 224 680 "adress\[1..0\]" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "adress\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "write " "Info: Assuming node \"write\" is an undefined clock" {  } { { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 680 56 224 696 "write" "" } } } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "write" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\] " "Info: Detected gated clock \"lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 36 12 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\] " "Info: Detected gated clock \"lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 33 12 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\] " "Info: Detected gated clock \"lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 35 12 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] " "Info: Detected gated clock \"lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 34 11 0 } } { "d:/forprogramming/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/forprogramming/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "adress\[1\] " "Info: No valid register-to-register data paths exist for clock \"adress\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "adress\[0\] " "Info: No valid register-to-register data paths exist for clock \"adress\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "write " "Info: No valid register-to-register data paths exist for clock \"write\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] data\[2\] adress\[1\] 1.262 ns register " "Info: tsu for register \"lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"data\[2\]\", clock pin = \"adress\[1\]\") is 1.262 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.562 ns + Longest pin register " "Info: + Longest pin to register delay is 5.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns data\[2\] 1 PIN PIN_W13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 4; PIN Node = 'data\[2\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 600 96 264 616 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.224 ns) + CELL(0.346 ns) 5.407 ns lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder 2 COMB LCCOMB_X21_Y2_N4 1 " "Info: 2: + IC(4.224 ns) + CELL(0.346 ns) = 5.407 ns; Loc. = LCCOMB_X21_Y2_N4; Fanout = 1; COMB Node = 'lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { data[2] lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.562 ns lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X21_Y2_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.562 ns; Loc. = LCFF_X21_Y2_N5; Fanout = 1; REG Node = 'lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2]~feeder lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 24.06 % ) " "Info: Total cell delay = 1.338 ns ( 24.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.224 ns ( 75.94 % ) " "Info: Total interconnect delay = 4.224 ns ( 75.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.562 ns" { data[2] lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2]~feeder lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.562 ns" { data[2] {} data[2]~combout {} lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2]~feeder {} lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.224ns 0.000ns } { 0.000ns 0.837ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "adress\[1\] destination 4.390 ns - Shortest register " "Info: - Shortest clock path from clock \"adress\[1\]\" to destination register is 4.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns adress\[1\] 1 CLK PIN_R8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 12; CLK Node = 'adress\[1\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[1] } "NODE_NAME" } } { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 664 56 224 680 "adress\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.053 ns) 1.986 ns lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\] 2 COMB LCCOMB_X18_Y3_N16 1 " "Info: 2: + IC(1.153 ns) + CELL(0.053 ns) = 1.986 ns; Loc. = LCCOMB_X18_Y3_N16; Fanout = 1; COMB Node = 'lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { adress[1] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.000 ns) 3.117 ns lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.131 ns) + CELL(0.000 ns) = 3.117 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 4.390 ns lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X21_Y2_N5 1 " "Info: 4: + IC(0.655 ns) + CELL(0.618 ns) = 4.390 ns; Loc. = LCFF_X21_Y2_N5; Fanout = 1; REG Node = 'lpm_dff_for_buffer:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.451 ns ( 33.05 % ) " "Info: Total cell delay = 1.451 ns ( 33.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.939 ns ( 66.95 % ) " "Info: Total interconnect delay = 2.939 ns ( 66.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.390 ns" { adress[1] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "4.390 ns" { adress[1] {} adress[1]~combout {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl {} lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.153ns 1.131ns 0.655ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.562 ns" { data[2] lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2]~feeder lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.562 ns" { data[2] {} data[2]~combout {} lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2]~feeder {} lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.224ns 0.000ns } { 0.000ns 0.837ns 0.346ns 0.155ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.390 ns" { adress[1] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "4.390 ns" { adress[1] {} adress[1]~combout {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~clkctrl {} lpm_dff_for_buffer:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.153ns 1.131ns 0.655ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "adress\[0\] output\[4\] lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] 10.057 ns register " "Info: tco from clock \"adress\[0\]\" to destination pin \"output\[4\]\" through register \"lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is 10.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "adress\[0\] source 5.627 ns + Longest register " "Info: + Longest clock path from clock \"adress\[0\]\" to source register is 5.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns adress\[0\] 1 CLK PIN_W21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W21; Fanout = 12; CLK Node = 'adress\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[0] } "NODE_NAME" } } { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 664 56 224 680 "adress\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.225 ns) 2.250 ns lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\] 2 COMB LCCOMB_X18_Y3_N18 1 " "Info: 2: + IC(1.185 ns) + CELL(0.225 ns) = 2.250 ns; Loc. = LCCOMB_X18_Y3_N18; Fanout = 1; COMB Node = 'lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { adress[0] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 36 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(0.000 ns) 4.369 ns lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(2.119 ns) + CELL(0.000 ns) = 4.369 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 36 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 5.627 ns lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X18_Y3_N27 1 " "Info: 4: + IC(0.640 ns) + CELL(0.618 ns) = 5.627 ns; Loc. = LCFF_X18_Y3_N27; Fanout = 1; REG Node = 'lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 29.91 % ) " "Info: Total cell delay = 1.683 ns ( 29.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.944 ns ( 70.09 % ) " "Info: Total interconnect delay = 3.944 ns ( 70.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.627 ns" { adress[0] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.627 ns" { adress[0] {} adress[0]~combout {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl {} lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.185ns 2.119ns 0.640ns } { 0.000ns 0.840ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.336 ns + Longest register pin " "Info: + Longest register to pin delay is 4.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X18_Y3_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N27; Fanout = 1; REG Node = 'lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.378 ns) 0.642 ns lpm_mux0:inst5\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w4_n0_mux_dataout~0 2 COMB LCCOMB_X18_Y3_N24 1 " "Info: 2: + IC(0.264 ns) + CELL(0.378 ns) = 0.642 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 1; COMB Node = 'lpm_mux0:inst5\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w4_n0_mux_dataout~0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_c4e.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/mux_c4e.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(2.154 ns) 4.336 ns output\[4\] 3 PIN PIN_T22 0 " "Info: 3: + IC(1.540 ns) + CELL(2.154 ns) = 4.336 ns; Loc. = PIN_T22; Fanout = 0; PIN Node = 'output\[4\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "3.694 ns" { lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 output[4] } "NODE_NAME" } } { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 984 952 1128 1000 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.532 ns ( 58.39 % ) " "Info: Total cell delay = 2.532 ns ( 58.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.804 ns ( 41.61 % ) " "Info: Total interconnect delay = 1.804 ns ( 41.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 output[4] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] {} lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 {} output[4] {} } { 0.000ns 0.264ns 1.540ns } { 0.000ns 0.378ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.627 ns" { adress[0] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.627 ns" { adress[0] {} adress[0]~combout {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl {} lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.185ns 2.119ns 0.640ns } { 0.000ns 0.840ns 0.225ns 0.000ns 0.618ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 output[4] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[4] {} lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 {} output[4] {} } { 0.000ns 0.264ns 1.540ns } { 0.000ns 0.378ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "adress\[0\] output\[4\] 8.954 ns Longest " "Info: Longest tpd from source pin \"adress\[0\]\" to destination pin \"output\[4\]\" is 8.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns adress\[0\] 1 CLK PIN_W21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W21; Fanout = 12; CLK Node = 'adress\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[0] } "NODE_NAME" } } { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 664 56 224 680 "adress\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.148 ns) + CELL(0.272 ns) 5.260 ns lpm_mux0:inst5\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w4_n0_mux_dataout~0 2 COMB LCCOMB_X18_Y3_N24 1 " "Info: 2: + IC(4.148 ns) + CELL(0.272 ns) = 5.260 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 1; COMB Node = 'lpm_mux0:inst5\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w4_n0_mux_dataout~0'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { adress[0] lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_c4e.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/mux_c4e.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(2.154 ns) 8.954 ns output\[4\] 3 PIN PIN_T22 0 " "Info: 3: + IC(1.540 ns) + CELL(2.154 ns) = 8.954 ns; Loc. = PIN_T22; Fanout = 0; PIN Node = 'output\[4\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "3.694 ns" { lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 output[4] } "NODE_NAME" } } { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 984 952 1128 1000 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.266 ns ( 36.48 % ) " "Info: Total cell delay = 3.266 ns ( 36.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.688 ns ( 63.52 % ) " "Info: Total interconnect delay = 5.688 ns ( 63.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "8.954 ns" { adress[0] lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 output[4] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "8.954 ns" { adress[0] {} adress[0]~combout {} lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 {} output[4] {} } { 0.000ns 0.000ns 4.148ns 1.540ns } { 0.000ns 0.840ns 0.272ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] data\[7\] adress\[0\] 0.881 ns register " "Info: th for register \"lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"data\[7\]\", clock pin = \"adress\[0\]\") is 0.881 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "adress\[0\] destination 5.627 ns + Longest register " "Info: + Longest clock path from clock \"adress\[0\]\" to destination register is 5.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns adress\[0\] 1 CLK PIN_W21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W21; Fanout = 12; CLK Node = 'adress\[0\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[0] } "NODE_NAME" } } { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 664 56 224 680 "adress\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.225 ns) 2.250 ns lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\] 2 COMB LCCOMB_X18_Y3_N18 1 " "Info: 2: + IC(1.185 ns) + CELL(0.225 ns) = 2.250 ns; Loc. = LCCOMB_X18_Y3_N18; Fanout = 1; COMB Node = 'lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { adress[0] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 36 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(0.000 ns) 4.369 ns lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(2.119 ns) + CELL(0.000 ns) = 4.369 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'lpm_decode_for_buffer:inst4\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]~clkctrl'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/db/decode_0sf.tdf" 36 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 5.627 ns lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X18_Y3_N11 1 " "Info: 4: + IC(0.640 ns) + CELL(0.618 ns) = 5.627 ns; Loc. = LCFF_X18_Y3_N11; Fanout = 1; REG Node = 'lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 29.91 % ) " "Info: Total cell delay = 1.683 ns ( 29.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.944 ns ( 70.09 % ) " "Info: Total interconnect delay = 3.944 ns ( 70.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.627 ns" { adress[0] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.627 ns" { adress[0] {} adress[0]~combout {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl {} lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.185ns 2.119ns 0.640ns } { 0.000ns 0.840ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.895 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns data\[7\] 1 PIN PIN_AB13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 4; PIN Node = 'data\[7\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "bufer.bdf" "" { Schematic "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab3/bufer.bdf" { { 600 96 264 616 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.777 ns) + CELL(0.309 ns) 4.895 ns lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X18_Y3_N11 1 " "Info: 2: + IC(3.777 ns) + CELL(0.309 ns) = 4.895 ns; Loc. = LCFF_X18_Y3_N11; Fanout = 1; REG Node = 'lpm_dff_for_buffer:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { data[7] lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/forprogramming/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 22.84 % ) " "Info: Total cell delay = 1.118 ns ( 22.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.777 ns ( 77.16 % ) " "Info: Total interconnect delay = 3.777 ns ( 77.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.895 ns" { data[7] lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "4.895 ns" { data[7] {} data[7]~combout {} lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.777ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "5.627 ns" { adress[0] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "5.627 ns" { adress[0] {} adress[0]~combout {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] {} lpm_decode_for_buffer:inst4|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl {} lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.185ns 2.119ns 0.640ns } { 0.000ns 0.840ns 0.225ns 0.000ns 0.618ns } "" } } { "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/forprogramming/quartus/bin/TimingClosureFloorplan.fld" "" "4.895 ns" { data[7] lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/forprogramming/quartus/bin/Technology_Viewer.qrui" "4.895 ns" { data[7] {} data[7]~combout {} lpm_dff_for_buffer:inst3|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.777ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 19:39:23 2019 " "Info: Processing ended: Mon Oct 21 19:39:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
