{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "55fd9a29",
   "metadata": {},
   "source": [
    "# fpgaConvNet: CNN Model to Vivado IP Example\n",
    "\n",
    "This tutorial demonstrates the end-to-end flow from a ONNX model to generated hardware. The LeNet network is used as an example. Let's start by looking at the base-line architecture through the lens of the [fpgaconvnet-model](github.com/AlexMontgomerie/fpgaconvnet-model) modelling part of the project."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "f5a1a24b",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "C:\\Users\\11569\\.conda\\envs\\fpgaconvnet\\lib\\site-packages\\scipy\\__init__.py:173: UserWarning: A NumPy version >=1.19.5 and <1.27.0 is required for this version of SciPy (detected version 1.19.2)\n",
      "  warnings.warn(f\"A NumPy version >={np_minversion} and <{np_maxversion}\"\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAkAAAAjACAIAAABQOAX3AAAABmJLR0QA/wD/AP+gvaeTAAAgAElEQVR4nOzdeXxV9Z0//k8Qlw4quIFraC3FpbaotbLYgoJbmSa2VjanaDsixX61VcHO+BuoG451CtpWv5YhOB1kvoKidiSW0o5EsUoAqyXV0UqplbgCLkSlo7Lk98exZ673JuEm3NybT/J8Pnz4ODn3LJ97uLmvnHM+5/Mua2xsDAAQm26lbgAAtIUAAyBKAgyAKAkwAKIkwACIkgADIEoCDIAoCTAAoiTAAIiSAAMgSgIMgCgJMACiJMAAiJIAAyBK3Vu19E033VRbW9tOTQGgKxs8ePDll1+e//KtC7Da2toVK1YMGjSola0CgJasWLGitau0LsBCCIMGDVq4cGFr1wKAFowaNaq1q7gHBkCUBBgAURJgAERJgAEQJQEGQJQEGABREmAAREmAQWfW0NCwYMGCsrKyUjcECk+AEY36+vqyj6qsrGxoaGhhlbKmFK3BpVVfXz9z5sxevXqNGzeu1G2BdiHAiEZ5eXljY+O6detmz56dzKmurp4xY0YLqzQ2NjY2Ns6fPz+EMH/+/OTHYrS1A1i4cOHatWtL3QpoR2Wt+n1OhvowlBQlV1NTM2LEiGR6/vz5Y8eObWHhhoaGXr167Xx0FWo7RZM0OJmOqNl0TW3IF2dgRGn48OHp9Lhx4+rq6lpYuGfPngXZ6RNPPFGQ7RRNod44dEwCjIhNnTo1mZg2bdqGDRvadV8NDQ0/+tGP2nUXQKsIMCJ23XXXVVRUhBCqq6uvuuqqdt3XjBkzqqur23UXQKsIMOI2Z86cZGLWrFlVVVXtsYsNGzZMmzZt+vTp7bFxoM0EGHHr3bv36tWrk+mJEyfW1NS0dgvJk1KVlZVJv/yqqqrMq5ELFizo06dPZnql3fH//d//PbePfn19fWiqx39ZWdm0adOSLWS9mqySacWKFdOmTUvXauFNZT3mlUxXVla2fFOwpqamaz5aQGfT2BrnnHPOOeec06pVoJ1kfnqTjvKJdevWtbxwptWrV8+YMeO5555Lfly0aFGykdWrV+duIfdXZv369el9uEmTJmWtUltb20Kr1q1bN2nSpPXr12dtsKKiYsaMGcn8TZs2Jc8MVFRUpI1MV08fJ0halbYks53N/aYvXbq0oqJi6dKlmzZtavLIQJG1IV8EGLHK+lJOHwirqKjI/VJuMsBWr149derUrJlphmVtpLkk2LRpU3MB1tjYOGnSpCa31tjYWFtbmxWTSXrlbicNqszlJ02alG48hDB79uzk1aT9uQ+9ZW5w3bp1aUZCByHA6EJysyT9Qs+NpSYDrKKiIvdMa/369clG0gxIt9DcRYs0YLJOkhozTsIWLVqUu/cm25/bpGThJJszZ6bZ2eT2m2v20qVLZ8+e3eTCUEJtyBf3wOg8rrnmmuSLfvr06QsWLGh54RUrVlRXV++zzz5Z83v37p1MLFu2LM/9nnjiic2tcvDBBycTWR1M1qxZkzQ1VVdXN2vWrBDCQQcdlLuLc889N4RQXV2deT8s8zGvrK01J2nGhRdemM/C0MEJMDqP3r17X3fddcn0Dp9ufuyxx0IIffv2bW6wxCRO8jFgwIAkPyZOnJj1Ul1dXdrRP7M9Tz75ZBp7iVWrVqXvIncXxx9/fDLx0EMP5dmqLElfyr322ivzGXCImgCjUxkwYEB6E6vlp5unTJkSmunxkcp/v+k5zYoVKzLnL168+NZbb02mH3zwwXT+nXfeOWDAgMwlW37IrE+fPslEm3vzz5s3b/r06XfeeWd7P/ENRSPA6GySXnwhv6eb33rrrYLsdOjQocnE3Llz05k1NTWjRo0qLy9P+gdOmTIlGTs/9/ph2FGA7fygUBMmTKioqKiurp4wYcJObgo6CAFGJzR58uSkQ8QOn25+9tlnC7LHnj17Jik1a9as9LmuhQsXJtfrzjnnnGTOI488Epq6fpip5TOkzJ6HrW1hci5YXV2dPpEGURNgdE5ph47mnm5O8ubOO+9sbgsXXXRRq/aYptTy5cvDX0+/kjnp1cIkTXOvH4YQ0scAXn311Rb2kt4Ma4Py8vKkV2Q+nVyg4xNgdE69e/dOIyEtvJLp05/+dAihurq6yVO0NWvW9OvXr1V7TLty3HnnnQ0NDenpVyJ51DrZXZM9Bk866aRkIu3NkSmt2zls2LBWtSrLoEGDkpbssJMLdHwCjE6rf//+S5cube7VIUOGJBMTJ07MHD6qoaGhrq7u5ptvThMlf2ln9zlz5qSnX7m7a/L64aBBg9JTxtwy0y+88EIIYerUqf37929tq7KMHTs2Ofs89thjdeggagKMzmz48OGZ4y1lKi8vTwegmjhxYp8+fZI+9L169Tr22GNDCIMGDcpcPr35lPQzXLFixcyZM7O2mabUsmXLsnqrl5eXp1vIvX6YSE8Z0xGKU/fcc09FRcUll1zS3DttlSlTpiRhqUMHcWvvJ6WhPSTZkzVYRnOSE44mX0ozI1NFRUXuMEtp7/wWlmn862gaS5cuzX0puf/U8igY69atS6Jl9uzZyehTyXCITe4u8/yytrY2d2stLJC+nalTp+YOIALFZygpOr82/B2WjDHY3KvJeL7JdiZNmtTcmEyNjY2LFi3KSpdctbW1LewrNDNSVJalS5emI/NOnTq1yTjc4XFoYYHmrqzusGHQftqQL2WNrXlaM7msv3DhwvxXAYAdakO+uAcGQJQEGABREmAAREmAARAlAQZAlAQYAFESYABESYABECUBBkCUBBgAURJgAERJgAEQJQEGQJQEGABREmAAREmAARAlAQZAlAQYAFESYABESYABECUBBkCUBBgAURJgAERJgAEQJQEGQJS6F3ZzZWVlhd0gAJ1GY2NjAbdW4AALIVx06aUnDh5c8M0CEK9VtbU//dGPCrvNwgfYiYMHf3X06IJvFoCoFTzA3AMDIEoCDIAoCTAAoiTAAIiSAAMgSgIMgCgJMACiJMBgxx6pqelVVvZITU0R1gLyJMBgxypHjEj/395rdQQv1dfPrarqVVbWq6zs+mnT1q5ZU+oWQRMEGOzYoqVL0/+391olt6S6+pi+ffsceOCmxsZNjY2n/+3fnnDEEfcuWFDqdkG2wg8lBZF6u6GhvFevTU0NNjp0+PAm57d5rQ7rkZqasZWVP549+8yKimTO5wcNWrR0aeWIET169EhnQkfgDAw+tPqJJ4q2Vse0ccOG5IJn1nCmQ4cPP7OiYmxl5Uv19SVqGjRBgEEIIbzd0HBb60cabdtaHdbi++8PIUyfMWPvnj2zXvpSRUUI4T8XLixBs6AZAgxCCOGWGTOWVFcXZ62O6e2Ghu9OnBhC+Oxxx+W+evRnPhNCmDplysYNG4rdMmiGAKOr27hhw/XTpv1w+vQirNWRPffss8nEvvvtl/vqQQcfnEw8+/TTxWsTtEiA0SG83dBw74IFYysrkx8fqam5/KKLepWVja2sbLn/2+MrVlw/bVrS4XtsZeXcqqom79Mk2+/114rhyfTYysprrrzyU336ZOZQsqms57dyV2/DWi03/vpp01p4YixrUxs3bEi7ud86c2ZzZ0WtehDtmaee+vC97LNP7qvpRcXf/+53+WwNikCAUWIv1dffu2BBea9eF4wbl1yOu3fBgsoRI/5t1qwQwpLq6gvGjRtbWdnkd/T106adNnjwF085ZVNjY/2mTZ8ZMOC7Eyce07dv5nNLySNNyfbTtZLpJdXVN//gB0ln8XT55MdNjY1Dhw9vcvUQwtfGjm3DWpk2btgwtrJy5WOPTbzkkqTxh5aXV44YMbayMuuhq9xNPV1X96k+fZLLfSGEqVOmXDJhQpPHp1UPoqXBn3sDLHPm82vX5rM1KAIBRonNrap6bNmy9Mckw+o3bdrU2Pjb555L+m0vqa6efcstWSveOnNmcg6UZMbePXuef+GFyUt3zZuXLnbTDTfUPflk5u7OOuecTY2NCxYtCiHcPn/+DpuXuXr+b6qFtTZu2HDJhAkHH3LIxZMnH9C7d9r4H8+evaS6+oQjjni6rq65TT1dV/fwgw8+vW5dEntXTJ0aQlhSXZ30v8jSqgfR0hPKJgMslfxhAR1BWWNrnlMZNWpUCGFh8z2RysrKfnbXXVl9cKFlyaNUyfTt8+d/bezY9KWNGzZ8qk+fZPrR1auPGTAgfSm5nnZmRUUSRZkzQwiZp0eZ21+waFGTDzM1uWLu6lmvtm2tyy+66N9mzcp6O4mxlZVLqquz3lQLx+el+vpj+vYNOcehDVp4L3kuAC34+d13f3PMmBYSZ4f5kssZGKWX+Sd/5rdzCOGA3r3Tk6QnVq3KfCmZP33GjFZtvw2P4rZ8RtLatZ6uq0tOYvocdFDuq6POPTeEsKS6OvPGVQvH59Dy8mSi03SGhPwJMDq6Accfn0z88qPf0cmNqH79+yc/vlRff+vMmcVuXOulMZxcPMySvtnfPPRQ8doEcRJgdHS9/3oJsbmTjI0bNtw6c+bK5cu/MmpUEdvVRr9s8VQpfbPF76Cf3E4r1GJQBMZCpKNr+QrevQsWvPryy+dNmNC2C33F1/K1vhK+i/Rq5MYNG3LPDtM+iuliUHLOwIhG1u2rtWvWjK2sfPeddy6ePDmW9MrU8pAWfz9pUtFakkjG2gghvP/ee/ksBiUnwIjGlzIC7Om6uhOOOGJJdXV0XV7TXifrX321hcXSm2FFc8RRRyUTTT7plc5MF4OSE2B0dOnFq8+deGI6c/q0aclEdOdeA086KZnI6lSZeLuhIZk4adiw4rUphBDC3j17JuH65z/9KffVZGaT4/xCqQgwOrrkqd6/nzQp86mp9E5S5oW4KMaZ/fygQcm10O9OnJjGVar+hRdCCFdMnZr2riympBdMOsZHpmRmFN1k6DoEGB1L5iAUiX+vqgohfPuyyzJnpn3hZt9ySxIDj9TUZA7A8VJ9fTJ+YJ77Te85Pb5iRfL/fDrlt22t9CriHXPmZL10/z33nFlRMfGSS/JsdstaNRZiCOHQ8vLkaeisVZIfFyxapAcHHYoAo2P5t1mz0gx7qb7++mnTllRXP7p6ddYZyZjx45OJH06fXt6rV6+yso0bNlw8eXKaKMf07Ttx/PhklKnMr+MkaXKdPnJkMnHa4MG9yspm/vM/p7vIXD3rm71ta/Xr3//pdevOrKiYOmXK3KqqJIDfbmiYW1X1VF3dLXPmZHUCbGFTLbwUWjkWYuLMiorb58+vHDEiPVBLqqsrR4xobgQTKCEBRsdy9Q9+8MSqVWMrK3uVlU25+OIjP/3pP65fnzvkUr/+/f+rtjaJq7+fNOnR1auTISr+ftKk5Hv29vnzZ8+bd0Dv3r3KyjK/wZOkyd1vMhRTsu6PZ89O1g0hZK1eOWJE5uptWyv89Vxn0dKlL9XXJwF8y4wZn/jkJxcsWpSVXi1saod7adVYiKmvjR376OrVv/7FL5LR7te/9loSt63aCBSBsRDpEIyzB52bsRAB4EMCDIAoCTAAoiTAAIiSAKP0Wu4LDtAko9FTYlk9v5N+4foiAjskwCgxWQW0jUuIAERJgAEQJQEGQJQEGABREmAAREmAARAlAQZAlAQYAFESYABESYABECUBBkCUBBgAURJgAERJgAEQJQEGQJQEGABREmAARElFZqLx87vvLnUTuoSvjh5d6iZAXgQY0fjmmDGlbkKXIMCIhQAjJj/Z68iRu+9f6lZ0Wovff/077/yh1K2AfLkHBkCUBBgAURJgAERJgAEQJQEGQJQEGABREmAAREmAARAlAQZAlAQYAFESYABESYABECUBBkCUBBgAURJgEI03tm954P2NE99+ptQNgQ5BPTCIxo//su7O917LZ8maD95c8N5rIYSxexw4fLd927ldUBrOwCAa1+7ZL5/FHnh/44L3Xpu5V/+Ze/V/+IM378ov8yA6Agw6lVe2v3/pO899+28O26us+15l3cftcdA/vbv22a2bS90uKDwBRueReYuo5oM3+73+6PffXfvK9vdDCA+8vzHzx8xVbv+fl/u9/ujEt5+p3bKpbRtprjE1H7w58e1n3mnc+v131978l3XN7TGE8E7j1rvee63f64/2e/3Rm/+y7o3tW9LtvNO4NdnvxLef+fO2/9nhfp/c8nYIoXe33ZIfk4nfb31nhytCdNwDo/O48t0/1nzwZgjh2a2bh++27z29BpyzqS6EcPYefb68+wHH77r30DcfDxkX4t7YvuXKd/9YufsBa/f/Qu2WTeMbnq7uddzNf1nXqo3ssDF/2vY/4/Y4aP57rza3x6O69/jh5hfufO+1lfsOfD9sH/rm429t35Juf/I7aw7sttvv9hu0V1n3B97fuMODsGpLQwjh4G67Jz/u123XEMLSD94cs8eBrT6g0LE5A6PzmL330cnEUd17hBCO7b5XCOHO915LJpLv9MxOELVbNtV88OaXdz8ghDB4114hhCUfvN7ajeywMZ/c5WNHde+RBFKTewwh7NNt13P3OHC/brtmbb/mgzdrPnjzmx87ZK+y7iGEYbvts8P9Ntm2JEqhk3EGRte16P2NIYR+rz+azvm/f3nxsr/pW9i9JNnT8h6Tnb6y/f1fvv965roPf/BmCOETu3wsd1OA3we6ruS8ZO3+X+gIe7zrvdeWfvDmlT0+ccPmP6cz8+w0n2n4bvvmnm+d6/ohnZFLiHR1+fSMaO89PvD+xn96d+3Ve34yPdlqsxG77RtCSLuBJP1NPt19z53cLHRAAoyu6/o9+4UQ/vP9De80bg1/7R9Ykj1e+s5zIaPnRdbyreoE/8Xd9gkhvLj9veTHDds/SGdCJyPA6DzS0440HjLnZ/0YQjh1t/1CCP/3Ly8e98aKfq8/OvDNlV/aff/WbmSHjcnU5B5DCMlgGa9sfz89OUtWT4Ln5r+sS06k0m733393bXP7Pbjb7tfv2e++99a/07j1ncat9723/vo9++VGI3QCAozOY+CbK5OJ495YkfljMpH1Ywhhv267PrLv5//P3xwWQjh3jwMf2ffzB3fbvbUb2WFjMocubHKPIYSkE8dd7722d1n3//M3h527x4Hvh+0hhIO77f7Ivp8/sNtuQ998/Pvvru2/S4/hu+37o72O+G6LPU3G7HHgybvte9wbKya/s+ZLu++vAz2dlU4cdB5ZnSNa/jFxcLfd006Abd5IPo1pYY8hhKO690iXz3rp4G67X7tnv/SxsLR3fsuG77ZvMTunQEk4AwMgSgIMgCi5hAhtl/lIcq72u4hXqv1ChyLAoO1KFRUiCoJLiABESoABECUBBkCUBBgAURJgAERJgAEQJQEGQJQEGABREmAAREmAARAlAQZAlAQYAFESYABEyWj0xOR3W98udRM6M4eXuAgwYvKz/3nlZ+GVUrcC6BAEGNHY1NhY6ia0zjdGjw4h/Pvdd5e6IdA5uQcGQJQEGABREmAAREmAARAlAQZAlAQYAFESYABESYABEKWiPsi8qrb2/950UzI9d+HCJpc5f9SoJudb3vIxLr+qtrbJVWJpv+UtvzPLt7eiBtjLL754/z33nPOFk0MIPX/5SJPL7Pra603Ot7zlo1t+19c2dnvv/SZXiaL9lrd8q5bfcuD+fznu6CYXaCdlja0ZnmfUqFEhhIXNh21ZWdnP7rrrq6NHN/nqz++++5tjxjQuXtbaVkKMRt9wVQjh7iuvKXVDoBhaDrAPv/+bT5wd5ksu98AAiJIAAyBKAgyAKBU1wAYOGTL/xpuKuUcAimPs9y5bVVtbzD0WNcAOPvTQr512RjH3CEBx3Pfgr19+8cVi7tElRACiJMAAiJIAaxc1dU+WjRxWU/dkqRrQsHnzgmVLy0YO61K7bj8bNr01bd7tpW5Fx+KYUHJFHYmj6xhx5WXJ/4v/1Hb9xvW/euLxiT/5YZH3W9pdt7eVzz37t58fXOpWtKM1L7/45No14268Nv9PbAvHZMOmt1Y+9+yqNc9On39HMmfquPM+Xf7xow7rO+DwfmtefvGIC78e14AGyWe7euVj1SuXhxBmTPj2qcd+bsDh/XKXzOdPtxkTvr333/T4zMcPP+qwvj179Ch8c7sMAdYult5w84grL1t6w83F3/XC3zy89pWXi7/f0u66vS1+fMUPvvmtUrei8JKkqVpSnXwvt0qTx6Rh8+Y5v3pgypzbKgYOufDMivV3/mfvXvsk8599cd20ebenO6rfuL78gD47/xaKoKbuyeRP0tSUObeFEKaOO2/K2WOzEigJ5gXLlo678dpkzupbbz9o3/2S4xBCqN+4vu75P1UtqU7+1Jsx4dvjh5+evkqruITYLoYPOL5x8bLhA44v/q4nnz2mVF+1Jdx1u9qw6a39e/bslH8pz6v5dY899mjyTKJlTR6TNS+/OH7G9Clzbps67rxFV91QMXBI+r3cs0ePQUceveiqG6aOO68wTS+WuufXZqVXavr8O/7xZ//a5EtfOmFQOj3g8H6Z+VR+QJ+KgUMWXXXD7O9cEUKYMue2CT/+l7rn1xa01V1FUQNsVW3t2O81/VGggEr4Vdspv+U78fXDyWePGT7g+Clnj23tirnHpH7j+iMu/Hr1yuWTRp513fgLmlvxuvEXTBp5VgghlpP1afNurxg4ZOkNN29auLhx8bLGxctW33p78hZCCLMW379g2dLctfL5RbjwzC/P/4fvhxCqVy4/9uILOkGGzb/xpoFDhhRzj0UNsJdffPG+B39dzD3Czlv8+IqjDutb6la0ozb82ZF7TC6+7UfJxKSRlS2ve+WYv2vt7kplxR+eCSHM+e73hg84Pj1KAw7v99OLL09PJZc9Vdfm7Y8dNiLdzrR5tzds3rxz7S2xr512xsGHHlrMPbqECC1Z8/KLx/fr3ynPLNss95gsWLY0ubk1aeRZO7wgWX5An6njzvvdn/7Yvq0shMeeeerWb1/a5A2q8cNPTyZmLb5/Z3ZxScXZyUT1yuVzfvXAzmyqCxJg0JIn1645sf+RpW5Fx5J7TNIOCyM/P6ipNbJFdEm2uZ4m/Q85LJmoGLhTF81699pnxoRvJ9NT5ty2YdNbO7O1rkaAtULD5s1VSx4oGzmsbOSwqiUP1G9c37B5c5O9Zpt7Fipr/oZNb6UbnHnfXS18dpMVL7r1pmThi269acGypW2+4JBsrfKaK8tGDqu85sqqJQ8U7ddmxR+emTbv9uRdJLuu37g+c4GZ992VvJr5X+Yy9RvXN/dS/m8t6x8ima685src+xB3Pvxgc6cU1SuXp+9l2rzbW37sL/ONt7xwqz4kOzxc1SuXt3C42ibrmCTX2RJHHHpYPls46rC+SUe+XB3qQE0+e8wO30vFwJPyecstOOnoz6TTK597die31qXoRp+vDZvemvDjf6kYeNKmhYt79uixYdNbt1Tflz7mkmruWajc+XXPrz324v+91z1lzm3Lnlo957vfy71eUff82uSJ0evGX/DTiy8PH+2km8rzwZq659c+uPqJioFDxg4bEUKoXrm88porJ/7kh6tvvb0NvdFaZdq826fPv2PpDTdfN/6Chs2bZ9y3IDkgz1X9R/r37OSzxxyy3/7pu8t8KVF+QJ/GxcuSA5LViTmft5b7D5G0Klm+euXyzMO45uUXm/x6WvPyi1Pm3HbpV0ZdN/6C68ZfUL9x/cW3/Wj6/Dumjjsvt/9C8skZ9pljL6k4O3njd//moRFXXlYxcMiMCd/OfHdt+JBMPnvMqcd+Lu2evvSGm7P6vlYMHNLc4Wqb3GPy1AvPp9O9euyZz0Z69uiR+3GN60ClATnsMwPyecstOHi//dLpNS8XdSzB2DkDy9f9Kx6rXrn8wjO/nHyye/faJ+1PlalqyQNPrl2Tu3rW/OSrdt3cuxsXL9u0cHFyI7d65fL7VzyWtWL9xvXHXnxB9crl142/IP0WHjtsRHrZYfWttyedo/J5F3XPr73nsWWTzx6TeQFk0VU3hBCOvfiCdr2HPPO+u5KcSL44evboceGZX05emlfzka49Y4eNSHoYhxDefOedJrf2ekNDbnrl89ZuuOv/Zf5DVC154JyThjUuXpYsmfQKSzV5/TB5Dve68Rek34DlB/S59CujQgjT598x8767Mhd+/4MtE378L4fsd8Dks8ckX6bJG5/9nSuqVy4/4sKvZ57zte1DMuDwfmlqtnBjKf3o7qTcY5LZ5jY/z5SkV0QH6vnXXg0hZCVr22RepWzuxJQmCbB8NTnAxPmnnpk157rxFzT5LFTW/GdfXDf57DHJBzfzq7x6ZXaA/eqJx5OJrNOj9Mr7PY+1YkSDafNuP+ek7AubA484Kpn45W9X5L+p1kp+MzNvGKS/t7knsukB+ee75uVuqsmOFXm+tZ9efHnmP8SB++ybHNjkD/Dk1C217Km63LPS5DmnrPnH9P1E5ttM/Xf9n6tXLs/tmHfhmV9ODkXmaExt/pAMOLxfsrUmv/6S8C7UU8O5x2QnezEkrvqPn8V1oOY+uCSEMOqLJ+ezMO1EPbDWyXrmo8ne1c39+ZY5P+uLMv2dyR0QobmRmdK/+3K//Zuz4g/PVK9cvs9ee2XNT/9q3pkOwTuUnNykJ455Ll+9cnnuXZBlT9VlXbdp1VvL/Ido4Q583fNrc68OJTs65bPH5e4oGXgl8xxu07vv/unVV0IIB+27X8hx7smn5r7Btn1IQgjJKWD46B2pxCNP1+VGe9s0eUwKstkkBWM5UEmDZ3/nilgGEykO9cA6ruSbd9yN1150603p1YwmL+V3WI8981QIoe/5o3PvZicLFORP6eaMHTaicfGyNHfrN67PutqWJR3L4Ef/uTBzfsPmzU+uXZN13aY93tqqNX84vl//rJnJjpqUDL+S+WX65rsfXv9s8sJauvGHfv+71rYt1+f6HZFMJGcGmRY/vqJQdzebPCYF2WwyEcuBSp5uTk/1Cmgn+zSWlnpgHdf44acnn61Zi+8/9uILMmOsXaV3g5q7u5susEPJZZPkVkFz/xWkzS3bsOmtmffdtfyZpwoL2vEAACAASURBVFu+/NKzR4/0JCzzUD+x9rncFdvjrVWvfCz39karblG8+sbrLbzap9e+yUT+59AtSA/XrMX3Z35U6p5fm2fX9nw0eUwyz6rb1ssx91pfpo52oKqWPFC9cnn+1xJ2KPOgDfvMsYXabFcgwPLVu9c+86ZMTT+1aYy1dwf0Mz73+WQi63pI+p2eLpCnt5rpFlEcC5YtnVfz6wlnfHnssBE7vPySnoTNWrwonbnwNw+nf0RnKeBbq3t+bXLlame88uYbLbxa8Iejhxx9TDKR+VG557FlQ48pzEW/5o5JZqS98kZLb7k5LQ8l3KEO1Io/PDPxJz9cdNUNO993I5V50I775KcKtdmuQIC1Qs8ePSafPWbd3LvTk55Zi+/vc+5X2jXDyg/o81zVf1QMHDJlzm3pHbg1L7+Y3NNefevtrb0K/+yL6wrfyjysefnFymuufOd//mfy2WPy/ErK/GM5CeyWx8Uo4Ftr+VpZa69ltfwJye3L2jbJCBchhClzbkv6I2zY9FavHnsWKgCaOyYDDv9kOv2Lx3fqFkgHP1B1z68dfPlF8//h+4W90Jd5Xbq5P85okgBrtfID+lx45pfXzb07PRvL6gVecP0POezSr4yaOu68/65/Ibmvc/PPF5578qmbFi5u1b2N5Jf2zocfbG6Bi25try42dc+vTUZ6Hf3FU1q1YtZJWG73jURh31qTt9kydzR9/h3NXSvL3NGAT3z4zf5qi6diBbyrlPZBSHpd1tQ9Waiv2haOSfkBfdLfhRaOTJa659emN0HT1TvygUoKeM7/h+9n9RnZSfUb16fXpWd/5wqDlrWKAMtX2chhmY9JlR/QZ/LZY5Lzg/Z+dGPBsqV/evWV5JnZ5HbOTy++fOywEa39rH+6/OMhhOqVy6uWNDHk2pqXX+x38CEFaXCutA90a9vcs0eP5Ntt1uL7a+qebO47tLBv7dkX1zV3O+TE/h/2y29yR3XPr838kt1v757JRNpJIVP6cSpgv760m/idDz/YsHnzsqfqCnWlq4VjEjIGBgwZo/q2IHk2f8IZH3aCSIei6LAHKnlM7dyTT81Nr2QEkDa3JF23YuCQ1v55hwBrhSfWPpc1J/k0t2vHoZq6J8fdeG1B+jull/4n/uSHmWMsNWzeXPf82pt/vjBzSJvCSm82ZF4jyvPSa9plY8SVlzXX76Owb+0Xj9emD5BlSW+TTJ9/x7R5t6dnGw2bN9dvXD9r8aLMh3z323vvg/fdL2lV7kPiL6x/NYQwddx5BbybEv7aTbx65fJ//Nm/FvAppRaOSQihd699Vt/64d8o1SuXt3xveMUfnjn24guuG39B+tfMoCOPTn6JOuaBaiG96p5fO+HH/7LXxz7WtjYsWLY07ZkyY8K3nX61lnpgrTDiysuyfi2TX7adv9vfgqQTeZM1h1qr/IA+6VNKE3/ywz7nfiW5INlr1MhkGJ5BRx6983tpUloz4pbq+5KDVlP3ZOal12RgySbfZuYVqubuEBTwrTVs3vx6Q0NzI0r07NEjGbMjhDB9/h1px/1eo0b2PX/0/j17Zl3U/exff8wdaPyex5ZVDBySDkZeKOkhmrX4/kKVVG35mCQGHN4vzbDk3vCCZUszu/klf0zMvO+uwZdflDtuWfpP3NEOVJJe1SuXj7vx2tyHNJJRcnKvbeYzqE3VkgeSIdMqBg7JHTItRuqBdXR9zv1KTd2TyaczGc1v6rjzsv4uy3zcMp/pll9Kfs+b/OVJBzzN6mHfwtYyx6DKVDFwyDVf/2YLbzxPze06vcQ0ff4dvUaNLBs5bMOmtyafPSa9Ld/3/NHjZ0xv7nsk+QO55TsE+b+1zIblPs3a8rWyZINZI04lJo08K/dLdq+PfWzd3LuTPjhVSx5IPzlVSx6oe35t7tCXbfuQZEp7vjTZyCbtcMs7PCaJAYf3Wzf37vTfdNyN1x5x4dfTD2ryx8TaV15eN/fu3Hu3/Q85rAMeqDS9WnjXFQOH5GZP5qA2dc+vzfzDt37j+nSUzmTv86ZM7QTpFUpRD6yssbEx/6VHjRoVQli4cGFzC5SVlf3srru+Onp0k6/+/O67vzlmTERP/mYqGzls08LF6ze9ueypuuqVjyWVZ0d98eSs79wmB6dvXLysufktrJJOVy15oLnxOFLpn7Q73Fr469hxya27SSPPGvn5QQW5Ctryrlf84Zm5Dy6Ztfj+SSPPmjSyMmltci+keuXy+f/w/S+dMKiFfJo27/bxw0/f4e/5Dt/aDo/PtHm3X1Jx9g7H9EuGXkyu/0wdd94pnz0uN31H33BVCOHuK68JIdTUPfnQ73/X8vI78yHJVL9xfd/zR6+be/cOe6g2udncjed5TDIbsPyZp19+4/X09vCkkWcd36//if2P3GG3ow51oCqvubLl9AohzP7OFZlX+Fs4pKkZE759yH77H3VY3/YePrvIthy4/1+Oa/ZSx4ff/80nzg7zJZcAi8CCZUub+6ynw3JPGnlWMlB9Z3XRrTdF9wYzAww6veIHmE4cHd2CZUs/3ueg5v5SS/r0h3YeBarkVvzhGaOmAlkEWIe24g/PjLvx2pY7ICR3C9JeEp3S3AeXeMATyCLAOrSkmEjLgy7OuG9B+OiDOJ1M/cb1LYy+AXRZAqxDO2S/A0IIx158QdIjObNv7oZNb634wzMX3XrT9Pl3rL719s7RiymRFHefed9d9RvXJ0+JesATyNW9mDvrBPXAiuwH3/xWv4MPmTLntuR5kVyTRp7VOZ4gyVR5zZUhhClzbpsy57aKgUMyn3gFOqyx37ts0rVXnzh4cNH2WNQAO/jQQ/uddkZ4raUaE2RKhg8e9cWTlz/z9H/Xv5A+tJ9/p+S2yacrcJYCdi5dfevtSd/62d+54qxBJ7W5Sj1QTPc9+OuKCy8InTXAaJvyA/qUD+sTQrhu/AXF2WNpH3UYcHi/dLQLgOa4BwZAlAQYAFESYABESYABECWdOKBglj21OnN4+z+8VB9CuHHhnemcQUcePewzx5agZdAZFTXAVtXWzvr+1fde/k/F3CkUzQdbt/7jz/511126d+tWFkJIxi296j/+LYSwfXvjlm1bf339zBI3EdrN/BtvGqAeGERq+IDj99tr7y3btr6/Zcv7W7Z8sHXrB1s/nN6ybes+e+51ymePK3Ubob0Uvx6Ye2BQMLt06/Z3w0/brXsTFzZ26979vBFndN9ll+K3CjorAQaFNG7YqR9s3Zo7/4OtW8edPCJ3PtBmAgwKadCRR5f3bqK876H7H3Bi/6OK3x7oxAQYFNjXTzlt149eRdyte/fzTz2zrKysVE2CTkmAQYF9ffjpWz56FfGDrVvHDnP9EApMgEGBHXVY36MO65s155i+nyhVe6CzKmqAqQdGF3HeiDN23eXDq4i7du9+/qlnlrY9UARjv3fZqtraYu6xqAF28KGHfu20M4q5RyiJc085deu2D68ibt26dczQ4aVtDxTBfQ/++uUXXyzmHl1ChMIrP6DPCf2P7FZWVlZW9vn+R328z4GlbhF0QgIM2sV5I87o1q3bLt26jR9xeqnbAp2TAIN2MWbo8MbGxsbGxlFfPKXUbYHOyWj0ncTdv3lozA1Xl7oVNOHAc79S6ibwEXddefVof1V0CgKsUznnrhmlbgL/a92y34ay0HfoCaVuCP/rnjFTSt0ECkaAdSqfHq27dgfS78wvhBB233vPUjeE/yXAOpOi3gNbVVs79nuXFXOPUEK7772n9KLrmH/jTQPVAwMgOuqBAUBeBBgAURJgAERJgAEQJQEGQJQEGABRUg8MgAJQDwyAKKkHBgB5EWAAREmAARAlAQZAlAQYAFESYABEST0wAApAPTAAoqQeGADkRYABECUBBkCUBBgAURJgAERJgAEQJfXAACgA9cAAiJJ6YACQFwEGQJQEGABREmAAREmAARAlAQZAlNQDA6AA1AMDIErqgQFAXgQYAFESYABESYABECUBBkCUBBgAUVIPDIACUA8MgCipBwYAeRFgAERJgAEQJQEGQJQEGABREmAAREk9MAAKQD0wAKKkHhgA5EWAARAlAQZAlAQYAFESYABESYABECX1wAAoAPXAAIiSemAAkBcBBkCUBBgAURJgAERJgAEQJQEGQJTUAwOgANQDAyBK6oEBQF4EGABREmAAREmAARAlAQZAlAQYAFFSDwyAAlAPDIAoqQcGAHkRYABESYABECUBBkCUBBgAURJgAERJPTAACkA9MACipB4YAORFgAEQJQEGQJQEGABREmAAREmAARAl9cAAKAD1wACIknpgAJAXAQZAlAQYAFESYABESYABECUBBkCU1AMDoADUAwMgSuqBAUBeBBgAURJgAERJgAEQJQEGQJQEGABRUg8MgAJQDwyAKKkHBgB5EWAAREmAARAlAQZAlAQYAFESYABEST0wAApAPTAAoqQeGADkRYABECUBBkCUBBgAURJgAERJgAEQJfXAACgA9cAAiJJ6YACQFwEGQJQEGABREmAAREmAARAlAQZAlNQDA6AA1AMDIErqgQFAXgQYAFESYABESYABECUBBkCUBBgAUVIPDIACUA8MgCipBwYAeRFgAERJgAEQJQEGQJQEGABREmAAREk9MAAKQD0wAKKkHhgA5EWAARAlAQZAlAQYAFESYABESYABECX1wAAoAPXAAIiSemAAkBcBBkCUBBgAURJgAERJgAEQJQEGQJTUAwOgANQDAyBK6oEBQF4EGABREmAAREmAARAlAQZAlAQYAFFSDwyAAlAPDIAoqQcGAHkRYABESYABECUBBkCUBBgAURJgAERJPTAACkA9MACipB4YAORFgAEQJQEGQJQEGABREmAAREmAARAl9cAAKAD1wACIknpgAJAXAQZAlAQYAFESYABESYABECUBBkCU1AMDoADUAwMgSuqBAUBeBBgAURJgAERJgAEQJQEGQJQEGABRUg8MgAJQDwyAKKkHBgB5EWAAREmAARAlAQZAlAQYAFESYABEST0wAApAPTAAoqQeGADkRYABECUBBkCUBBgAURJgAERJgAEQJfXAACgA9cAAiJJ6YACQFwEGQJQEGABREmAAREmAARAlAQYteb/h3acX/PKasmPabxd/rll5Tdkxf65Z2X67gE5JPTBoWkP9q09W3fODXoPuHXdFu+7ojhEXpP+HeKkHBh3FMwt/9eqTzxRhR+ctvT39P8Sr+PXAuhdzZxCRwZO/8X7Du7+ddXd77+gTwwde1fh0e+8FOh/3wKBZu/fcs9RNAJolwACIkgADIEoCDIAo6cRBV/R+w7v/ffeS6olXhxAqZl/9yTNO2qPnXj/oNWiHnSka6l/9Ud/TsmZeuu6/epYf1ORLQ6d+65TrLsldMVklbcwff/mbe8ddkbX3rPmbN7z53P01SZtPnzHls+Mre/Tet9XvHDqRogaYemB0BJs3vLlowvePqDj5Hzet2L3nnps3vLnqlv/3yPR/zWfdnuUHTVn/SLr8CZNG/+1Pv5++dFXj0y+tqLt98N8lczJTKnm1of7VR2+oOvmai5Psaah/9U+/eizJpEy589fXPTfr2K+lP/56yowXlv22cs61MoyOY+z3Lpt07dUnDh5ctD2qB0aX89z9NWuqHz7+wnOSToY9eu97ynWXnDBpdJ6r9+i975Ap32zu1UMHDUg3tUfPvbJefeeVDSdMGpOmzpNV9zT5qFnW/PV1zz3/YO2l6/7rqsan/3HTiqFTvxVCWFP98HP31+TZZigC9cCg3eWe8YQQBpx/Vv5b2L3nnhWzrw4h/HbW3W+seaG5Ta175LdZL/3mn6v6DDgi/fGU6y459QeX524/a/7GZ58fPPkbycnc7j33PP7Cc5L5z1U/nH+bofMRYHRRTy/4ZeaPBxz1yVatfsiJn0km1i3LTqm9Du6dTDxRdU/m/DfWvHBExclZCzf3qFnm/GPGfinzpfSy5BoBRtcmwOhyTp8xJYRw77grfnHRtevrnktm7t5zz1YNh9FnwBH9K04OTZ3Pra97LnlpTfXD6fZDCK8++Wwae8DOE2B0OZ8dX5kEzG9n3T3r2K9lxlirfO6vl/JeWlGXOf+Pix8Zees/JdPPP1ibzn/qzl9kXj8EdpIAo8vp0Xvfs+f9IDkPCxkxtnnDm63aTt+hJyQTdXPvT2f+uWbl0aPO6Fl+UNLV4tdTZrzf8G5o5vohsDMEGF3R7j33HDz5G5eu+6+kL0YI4bez7p7RZ2irMmz3nnsmKfXbWXc31L+azHxm4a8+MXxgCOHoc05P5iRdOVw/hIJTD4yuq2f5QcdfeM6l6/4rPRv7/bxFrdpCmlIvLl8d/nr6lcxJrxYmXTlcP6TTUw8M2t01Zcckl/USPcsPGjz5G1+b/8MQwq+nzGjVptKuHE/d+Yv3G95NT78SyTbXVD/8ZNU9rh/S6RW/HphLiHRFrzzx31lzkq7q/VsfM585929DklJz7klPvxKHDTk2maieeLXrh1BwAoyu6I4RF2Td7krOyZI0apU0pV5Y9tvM068QQs/yg9JROVw/hIITYHRRM/oM/XPNyiS33m94d/mMnw2d+q2sR4b/XLOyyelMaUoNunR87qvJqBxpV5Fcze2ihV3n0yroCoxGT1f0j5tWvLv+9XXLfrviR/PWVD98wqTRR486I+v86ZqyYzJ/vGPEBSGEJh92HnD+WW+/vCFr9cShgwaEjGE7sjS3ixZ2nX+roNMTYHQ5ydf97j333K//x9NxBZtbLB+HDhowbtGtbdhOcy+1YRXoglxCBCBKRQ0w9cAAOqux37tsVW3tjpcrHPXAACgA9cAAIC8CDIAoCTAAoiTAAIiSAAMgSgIMgCipBwZAAagHBkCU1AMDgLwIMACiJMAAiJIAAyBKAgyAKAkwAKKkHhgABaAeGABRUg8MAPIiwACIkgADIEoCDIAoCTAAoiTAAIiSemAAFIB6YABEST0wAMiLAAMgSgIMgCgJMACiJMAAiJIAAyBK6oEBUADqgQEQJfXAACAvAgyAKAkwAKIkwACIkgADIEoCDIAoqQcGQAGoBwZAlNQDA4C8CDAAoiTAAIiSAAMgSgIMgCgJMACipB4YAAWgHhgAUVIPDADyIsAAiJIAAyBKAgyAKAkwAKIkwACIknpgABSAemAAREk9MADIiwADIEoCDIAoCTAAoiTAAIiSAAMgSuqBAVAA6oEBECX1wAAgLwIMgCgJMACiJMAAiJIAAyBKAgyAKKkHBkABqAcGQJTUAwOAvAgwAKIkwACIkgADIEoCDIAoCTAAoqQeGAAFoB4YAFFSDwwA8iLAAIiSAAMgSgIMgCgJMACiJMAAiJJ6YAAUgHpgAERJPTAAyIsAAyBKAgyAKAkwAKIkwACIkgADIErqgQFQAOqBARAl9cAAIC8CDIAoCTAAoiTAAIiSAAMgSgIMgCipBwZAAagHBkCU1AMDgLwIMACiJMAAiJIAAyBKAgyAKAkwAKKkHhgABaAeGABRUg8MAPIiwACIkgADIEoCDIAoCTAAoiTAAIiSemAAFIB6YABEST0wAMiLAAMgSgIMgCgJMACiJMAAiJIAAyBK6oEBUADqgQEQJfXAACAvAgyAKAkwAKIkwACIkgADIEoCDIAoqQcGQAGoBwZAlNQDA4C8CDAAoiTAAIiSAAMgSgIMgCgJMACipB4YAAWgHhgAUVIPDADyIsAAiJIAAyBKAgyAKAkwAKIkwACIknpgABSAemAAREk9MADIiwADIEoCDIAoCTAAoiTAAIiSAAMgSuqBAVAA6oEBECX1wAAgLwIMgCgJMACiJMAAiJIAAyBKAgyAKKkHBkABqAcGQJTUAwOAvAgwAKIkwACIkgADIEoCDIAoCTAAoqQeGAAFoB4YAFFSDwwA8iLAAIiSAAMgSgIMgCgJMACiJMAAiJJ6YAAUgHpgAERJPTAAyIsAAyBKAgyAKAkwAKIkwACIkgADIErqgQFQAOqBARAl9cAAIC8CDIAoCTAAoiTAAIiSAAMgSgIMgCipBwZAAagHBkCU1AMDgLwIMACiJMAAiJIAAyBKAgyAKAkwAKKkHhgABaAeGABRUg8MAPIiwACIkgADIEoCDIAoCTAAoiTAAIiSemAAFIB6YABEST0wAMiLAAMgSgIMgCgJMACiJMAAiJIAAyBK6oEBUADqgQEQJfXAACAvAgyAKAkwAKLUvdQNoJCuKTum1E0AKBIB1kkMOeqYu668utSt4CNu/vnCEMJlXx1V6obwEUOO8ndeJyHAOolD9z9g9BdPKXUr+Ih7Hn04hODfBdqJemAAFIB6YABEST0wAMiLAAMgSgIMgCgJMACiJMAAiJIAAyBK6oEBUADqgQEQJfXAACAvAgyAKAkwAKIkwACIkgADIEoCDIAoqQcGQAGoBwZAlNQDA4C8CDAAoiTAAIiSAAMgSgIMgCgJMACipB4YAAWgHhgAUVIPDADyIsAAiJIAAyBKAgyAKAkwAKLUvdQNgM5j1XPPrn5+bfrj86+9EkKY/cvqdM6xh/c78YijStAy6IyKGmCramtnff/qey//p2LuFIrmjXfe/tYtM3bp1q1bWVkIoTGEEMLFt90cQtje2Lht+/bF1/5LSRsI7Wj+jTcNUA8MInXacSfss+de27Zv37Jt25Zt27Zu27Z127Zketv27b323PO0404odRuhvagHBhHrvssu44aN2LV7Exc2du3e/e9OPq37LrsUv1XQWQkwKKRxJ5+6ZevW3Plbtm4dd/KI4rcHOjEBBoV00tHHHLzf/rnzD9p3vyFHHVP89kAnJsCgkMrKysYPPz3rKuKu3buff+qZZWVlpWoVdEoCDAps3LARWVcRt2zdOm6Y64dQYAIMCmzA4f0+dchH+mJ98qBDPvuJT5aqPdBZqQcGhXfe8DN2/WuHw127d//maV8qbXugCNQDg87g3FNO3bptWzK9ZevW0UNPKW17oAjUA4PO4PADDz6uX/9uZWVlZWWf63fEpw4u6tOd0EUIMGgX5404o1u3brt06zZ+xOmlbgt0TgIM2sWYocO3b9++bfv2UV84udRtgc7JaPR0CWUjh5Vq14eM/1rxd9q4eFnxdwpFJsDoKi669NITBw8u5h5/89BDIYQvnlLUHhyramt/+qMfFXOPUCoCjK7ixMGDvzp6dDH3OPz000MIPXv1KuZOQwgCjC6iqPfAVtXWjv3eZcXcI5RQz169ip9eUCrzb7xpoHpgAERHPTAAyIsAAyBKAgyAKAkwAKIkwACIkgCDpr1UXz+3qmpsZWWvsrKxlZVzq6peqq9vjx293dBw74IFvdRrhlZSDwyacO+CBXOrqr46evSCRYueXrcuhPDdiROP6dv36bq6Au7lpfr6W2fOLO/V64Jx4wq4WSgJ9cCg9OZWVV0wbtyY8eP37tkzhHBoefn0GTOSl75w7LEF3NF/Llz4/Nq1BdwglJB6YFBiL9XXf3fixBBCv/7905n9+vdftHRpCOH2+fMLuK+LJ0+++gc/KOAGoUsxFiJ8xNJf/arJ+UOHD9/U2Fjw3SUneUAbOAODj6h78slSNwHIiwCDj/i3WbNK3QQgLwIMgCgJMAghhF5lZcl/uXOafELr8RUrrp82LXn1+mnTHqmpaW7LWY95JdNjKytb7pH/SE1NZgM8JQa51AODEELY1NiY/Jc7J6vvxsYNG8ZWVq587LGJl1yyqbGxftOmQ8vLK0eMGFtZuXbNmswlk0ehMx/zun7atGR6SXV1yz3yhw4fvmjp0jMrKhYtXVq/aVN79B+BwlIPDDq0jRs2XDJhwsGHHHLx5MkH9O4dQti7Z8/zL7zwx7NnL6muPuGIIzLPq2664YbMLiFzq6rOOuecTY2NCxYtCjvqkf9Sff3vf/e7W+bMGTp8uJ6KRKH49cB0o4dWuOGqq5ZUVz+6enXW/PMvvPCX1dVLqqunT5uW5FMI4aaf/vTthoa0V0ifAw88ZsCAEMKZFRUtn1E9UlPz5z/96eLJk9vhHUDn4R4Y5OvpurokjfocdFDuq6POPTeEsKS6OvN+WObJ05kVFfnsZW5VVQjh/Asv3MnWQqcnwCBfT6xalUwkFw+zDDj++GTiNw891Lbtb9yw4fpp0/bca6+hw4e3bQvQpQgwyNcvq6tbeLV3nz7JxA+nT2/b9u+aN++H06cvvPPOjRs2tG0L0KUIMMjXkhYDbOe7Wpw3YcKZFRVLqqsvmTBhJzcFXYEAg1Zr+Qzp7ydNattm9+7Zc8att4YQllRXXz9tWts2Al2HemCQr7SoyvpXX21hsfRmWBscWl7+X7W1IYQfTp9+74IFbd4OFJ96YNBxDTzppGQi7c2R6e2GhmTipGHDdmYvnx80KHlE7IJx4wpbPxPalXpg0HF9ftCgpCv8dydOTOMqVf/CCyGEK6ZOzSwk1jZfGzv2iqlTQwhfOPZYHTqgOQIMWiG9injHnDlZL91/zz1nVlRMvOSSguzokilTkrDUoQOaI8Dgf2U+g9zk5bt+/fs/vW7dmRUVU6dMmVtVlZyHvd3QMLeq6qm6ulvmzMl6RCxzg4+vWNHyHjMX2Ltnz29ceGH4a4eOrFEWgWAoKUjkDveeDrabNezToeXlCxYteqSm5jcPPVTeq1cI4YqpU794yinpCFLNbfO0wYOzttbCAo/U1IytrEzm/3D69PTZMqP6QkqAQQitD4ahw4cPHT78n667bme22cICQ4cPl1XQMpcQAYiSemAAFIB6YABEqfj1wFxCBCBKAgyAKAkwAKIkwACIkgADIEoCDIAoqQcGQAGoBwZAlNQDA4C8CDAAoiTAAIiScip0Fd8cM+abY8aUuhVAwQgwuoS7rry6+Dv9t18vDiH8/ekji79r6AoEGF3C6C+eUvyd3vPow6XaNXQF6oEBUADqgQEQJfXAACAvAgyAKAkwAKIkwACIkgADIEoCDIAoqQcGQAGoBwZAlNQDA4C8CDAAoiTAAIiSLrpNNgAAIABJREFUAAMgSgIMgCgJMACipB4YAAWgHhgAUVIPDADyIsAAiJIAAyBKAgyAKAkwAKIkwACIknpgABSAemAAREk9MADIiwADIEoCDIAoCTAAoiTAAIhS91I3ADqP6pXLH1i1PP3xiT+uCSF865YZ6ZwvnzikYmBR601AJ1bUAFtVWzvr+1ffe/k/FXOnUDT77b337F9W79KtW7eyshBCYwghhJ/9enEIYXtj47bt288/9cySNhDa0fwbbxqgHhhEavCRnz50/wO2bd++Zdu2Ldu2bd22beu2bcn0tu3bD953v8FHfrrUbYT2oh4YRKysrGz88DN27d7EhY3dunf/xmlfKisrK36roLMSYFBIXx9+2patW3Pnf7B167iTTy1+e6ATE2BQSEeXf/yIQw/LnX/EoeXH9P1E8dsDnZgAgwI7b8SZu+7ykauIu3bvfv6pRgGFAhNgUGB/d8ppW7d95Cri1q1bxw4dUar2QGclwKDA+vbu87lPHZn21ygrKzuh/5GfOPCg0rYKOh/1wKDwzhtx+i7dPvzl2qVbt/NGuH5I56ceGHQGY4eNaGxMnmMO27dvH/XFU0rbHigC9cCgMzigZ69hnzl2l27ddunW7ZQBx/fptU+pWwSdkACDdjF++OmNITSG8PVTTit1W6BzEmDQLs4+aWj3brvs0q3bV4cMLXVboHPqWKPRj/rnq+559OFStwIKqdeokaVuAhTGOV84eeH/d02pW/G/OlaAhRAGDQiXnV/qRkAhrPx9KAvhxM+Wuh1QCDfPLXULcnS4ADv0wDD6S6VuBBRC5fAQQthj91K3Awph4a9C2FzqRnxUUe+BraqtHfu9y4q5RyihPXaXXnQh82+8aaB6YABERz0wAMiLAAMgSgIMgCgJMACiJMAAiJIAAyBK6oEBUADqgQEQJfXAACAvAgyAKAkwAKIkwACIkgADIEoCDIAoqQcGQAGoBwZAlNQDA4C8CDAAoiTAAIiSAAMgSgIMgCgJMACipB4YAAWgHhgAUVIPDADyIsAAiJIAAyBKAgyAKAkwAKIkwACIknpgABSAemAAREk9MADIiwADIEoCDIAoCTAAoiTAAIiSAAMgSuqBAVAA6oEBECX1wAAgLwIMgCgJMACiJMAAiJIAAyBKAgyAKKkHBkABqAcGQJTUAwOAvAgwAKIkwACIkgADIEoCDIAoCTAAoqQeGAAFoB4YAFFSDwwA8iLAAIiSAAMgSgIMgCgJMACiJMAAiJJ6YAAUgHpgAERJPTAAyIsAAyBKAgyAKAkwAKIkwACIkgADIErqgQFQAOqBARAl9cAAIC8CDIAoCTAAoiTAAIiSAAMgSgIMgCipBwZAAagHBkCU1AMDgLwIMACiJMAAiJIAAyBKAgyAKAkwAKKkHhgABaAeGABRUg8MAPIiwACIkgADIEoCDIAoCTAAoiTAAIiSemAAFIB6YABEST0wAMiLAAMgSgIMgCgJMACiJMAAiJIAAyBK6oEBUADqgQEQJfXAACAvAgyAKAkwAKIkwACIkgADIEoCDIAoqQcGQAGoBwZAlNQDA4C8CDAAoiTAAIiSAAMgSgIMgCgJMACipB4YAAWgHhgAUVIPDADyIsAAiJIAAyBKAgyAKAkwAKIkwACIknpgABSAemAAREk9MADIiwADIEoCDIAoCTAAoiTAAIiSAAMgSuqBAVAA6oEBECX1wAAgLwIMgCgJMACiJMAAiJIAAyBKAgyAKKkHBkABqAcGQJTUAwOAvAgwAKIkwACIkgADIEoCDIAoCTAAoqQeGAAFoB4YAFFSDwwA8iLAAIiSAAMgSgIMgCgJMACiJMAAiJJ6YAAUgHpgAERJPTAAyIsAAyBKAgyAKAkwAKIkwACIkgADIErqgQFQAOqBARAl9cAAIC8CDIAoCTAAoiTAAIiSAAMgSgIMgCipBwZAAagHBkCU1AMDgLwIMACiJMAAiJIAAyBKAgyAKAkwAKKkHhgABaAeGABRUg8MAPIiwACIkgADIEoCDIAoCTAAoiTAAIiSemAAFIB6YABEST0wAMiLAAMgSgIMgCgJMACiJMAAiJIAAyBK6oEBUADqgQEQJfXAACAvAgyAKAkwAKIkwACIkgADIEoCDIAoqQcGQAGoBwZAlNQDA4C8CDAAoiTAAIiSAAMgSgIMgCgJMACipB4YAAWgHhgAUVIPDADyIsAAiJIAAyBKAgyAKAkwAKIkwACIknpgABSAemAAREk9MADIiwADIEoCDIAoCTAAoiTAAIiSAIMPVT8Upv0klB0Vyo4K034Sala0tPCKunwXbngnLFgcyo768McNb4SqhR+uOPNnYcMbH1l45s8+fCnzv/pXP9LI5l6CrkY9MAhrXgiV3w49Pvb/s3fvUVJVd97wfw2oIWJQVC5RAeOFQUWMIsokQgOKIYqJI7SXRElmvPGMzIrBxRvnkeFhcGUSX4yuR2aUaFbUZKKBNhklkREn2pgYvKARiJomagTjoCYSSXB8VZT3jwNF0Teqm9NV7OrPZ7lcp07tOmdXUd3fPufss38x9x9iy/Ox9qFY+ZsY/+WY9X9baPzGm3HW/4pHn47pX4gtz8dbT8TAATH+y3HW/4o1L+/Qct36uHVR7Dsyzp+xdc3K30S/T8el/7T14VXXxcWzdsiwGV+OZ34ck8Zuffiz78aW52PggO0NJo2NLc/HNdPimmlbdw27CfXAoNzWvBxDJsbcf4hxJ29dM3BAfOWiiIhrb47rv7tD4zfejItnxUH9YsaXo+/+ERG994lLpsS3/zkWPxxDJsbK32xvfOuiePq57Q9X/ib+a3msfWhr7F0zLSJi8cNx70M77GL4X8Xcf9i6/KvnW+32JVOi9z4desPQOdQDg3K76rq4ZloM/6sdVh5zxPZni82eH4sfjsvPbbqRS6ZsPWwqPmib+w/xja9uf/j8SzHjy1uPmbLYyyx+uOnWhv/V1q012Xtm418iwrEXCDC6tsdWxuKHY+zIpuv77h8/+25ExF3Xb1+58jdxy90REQMObGFTF5wZEbH44R2uhxUfJJ332R3aFxKoeYBFbD0EzHrYxCMrYvKEFl4CXY0Ao0t79OlWnxp3cmx5fofUeWL11oXs5GETxx+1deHhJ3Lo2AlHb1244z+aPnX/I02PF6FrEmB0aS2eo2tNi4dKBf22pdq1N3e8PwW999l68HfL3TuMDVn5m/js6By2D1VAgEGp2g6w3IdU/PUnW9hv/dIYPSLnHUGiBBi0+6Rfk5u3mrj8vF3py3YDB2wdqXjVdVsHbrzxZuy7j8GHsJV6YHRpWUJce3OrdwRPm7N9ed7MrQvr/9DWNgsXw3ZdYbDGkp9HRDz0+PZbxGB3ox4YlNXIYVsXbl3UwrMrf7NDGn3q+K0LhdEcxbKDpIgYc2Ju3SuMp//BT2LjX2LZk3Hk4Nw2DvlSDwzKqnA96dqbY9b/3X4ctvEvsW593PLD7QkXEScP3xonl/7T9rgqePnViIhrpuWcMdl4+sUPx9e+FVNMAwBFBBhdWu994r5/27p87c0xaNzWOQb3HRmDxsUB+zUdsF44i3hbfdNN1S+NSWNj+hdy7mFhPP0td2+fKwQIAQaTxu5wt3LB5ee1kEZHDo61D8WksXHVdXHroq3HYRv/ErcuipW/idvmNr1FrPim5iYT/rbxVLHCePoWOwldWY9KdwAq77zPxtBPRP3SrbdwXTMtxo5s9XBn4IC479/iocfi4Sdi35Hb2xeO5AoKM9Bnxn85ImLL8zt5qrlsPH1hVD2QEWAQETH8r3aYRXenxp0c407eSfvWAqntp5obOKB97aGLcAoRgCSpBwZADtQDAyBJ6oEBQEkEGABJEmAAJEmAAZAkAQZAkgQYAElSDwyAHKgHBkCS1AMDgJIIMACSJMAASJIAAyBJAgyAJAkwAJKkHhgAOVAPDIAkqQcGACURYAAkSYABkCQBBkCSBBgASRJgACRJPTAAcqAeGABJUg8MAEoiwABIkgADIEkCDIAkCTAAkiTAAEiSemAA5EA9MACSpB4YAJREgAGQJAEGQJIEGABJEmAAJEmAAZAk9cAAyIF6YAAkST0wACiJAAMgSQIMgCQJMACSJMAASJIAAyBJ6oEBkAP1wABIknpgAFASAQZAkgQYAEkSYAAkSYABkCQBBkCS1AMDIAfqgQGQJPXAAKAkAgyAJAkwAJIkwABIkgADIEkCDIAkqQcGQA7UAwMgSeqBAUBJBBgASRJgACRJgAGQJAEGQJIEGABJUg8MgByoBwZAktQDA4CSCDAAkiTAAEiSAAMgSQIMgCQJMACSpB4YADlQDwyAJKkHBgAlEWAAJEmAAZAkAQZAkgQYAEkSYAAkST0wAHKgHhgASVIPDABKIsAASJIAAyBJAgyAJAkwAJIkwABIknpgAORAPTAAkqQeGACURIABkCQBBkCSBBgASRJgACRJgAGQJPXAAMiBemAAJEk9MAAoiQADIEkCDIAkCTAAkiTAAEiSAAMgSeqBAZAD9cAASJJ6YABQEgEGQJIEGABJEmAAJEmAAZAkAQZAktQDAyAH6oEBkCT1wACgJAIMgCQJMACSJMAASJIAAyBJAgyAJKkHBkAO1AMDIEnqgQFASQQYAEkSYAAkSYABkCQBBkCSBBgASVIPDIAcqAcGQJLUAwOAkggwAJIkwABIkgADIEkCDIAkCTAAkqQeGAA5UA8MgCSpBwYAJRFgACRJgAGQJAEGQJIEGABJEmAAJEk9MAByoB4YAElSDwwASiLAAEiSAAMgSQIMgCQJMACSJMAASJJ6YADkQD0wAJKkHhgAlESAAZAkAQZAkgQYAEkSYAAkSYABkCT1wADIgXpgACRJPTAAKIkAAyBJAgyAJAkwAJIkwABIkgADIEnqgQGQA/XAAEiSemAAUBIBBkCSBBgASRJgACRJgAGQJAEGQJLUAwMgB+qBAZAk9cAAoCQCDIAkCTAAkiTAAEiSAAMgSQIMgCSpBwZADtQDAyBJ6oEBQEkEGABJEmAAJEmAAZAkAQZAkgQYAElSDwyAHKgHBkCS1AMDgJIIMACSJMAASJIAAyBJAgyAJAkwAJKkHhgAOVAPDIAkqQcGACURYAAkSYABkCQBBkCSBBgASRJgACRJPTAAcqAeGABJUg8MAEoiwABIkgADIEkCDIAkCTAAkiTAAEiSemAA5EA9MACSpB4YAJREgAGQJAEGQJJ6VLoDTdU/EDVDK90JAJqZ/OlK92BHu1eAffXsuimn1Fa6F5CPG368KCKuPHtKpTsC+TjkgL6V7sIOdq8AGzX06FFxdKV7Afmo/0VDRNSdMrbSHYHqpB4YADlQDwyAJKkHBgAlEWAAJEmAAZAkAQZAkgQYAEkSYAAkST0wAHKgHhgASVIPDABKIsAASJIAAyBJAgyAJAkwAJIkwABIknpgAORAPTAAkqQeGACURIABkCQBBkCSBBgASRJgACRJgAGQJPXAAMiBemAAJEk9MAAoiQADIEkCDIAkCTAAkiTAAEhSj0p3AKrHA0898fCqXxUerv7dSxHxte8uKKwZe+wnTz9hZAV6BtWorAH2xPLlt/zT/7nnq/+7nDuFstlzjz2+uegHe3Tv0a1bTURs2RIRceN/LIqIDz/c8v4Hm6UXVeyub35ruHpgkKgxw4b37b3v+x9sfvf99999//33Nr//3ub3s+X3P9h8YO99Rx8zvNJ9hM6iHhgkrFtNty+Om7BnjxZObOzZo8dF40/v3s1PHOTGjxPk6fzaU9/bvLn5+vc2bz6/dnz5+wNVTIBBnkYcMeTQfgOarx/Ut98Jhw8pf3+gigkwyNlFp56+x45nEffs0eNLp02sVH+gWgkwyNn5Y8a/v+NZxPc2bz539LhK9QeqlQCDnA05eOCwwZ+oqanJHtZEzbGHHjb0kEGV7RVUH/XAIH/FAw57dO920XhVhKh+6oFBNbig9tQPPvwwW9784YfOH9IVqAcG1eDj+x/w10OP7lbTrVtNzV8PPebgAw6sdI+gCgkw6BQXjju9piZqamouHDeh0n2B6iTAoFNMOaU2G8cx+dO1le4LVCez0ZOkms+OqXQXSnXAeZMq3YWd23L/skp3AdpNgJGqr5x82KiD+1S6F235xbo3a2riU4fsX+mOtGX57zfc+NiLle4FdIQAI1WjDu5Td/RBle5FWz57RL+I6LXn7v5TdmMIMJJU1mtgTyxfft7MK8u5R6igXnv22P3TC/Jy1ze/dZJ6YAAkRz0wACiJAAMgSQIMgCQJMACSJMAASJIAAyBJ6oEBkAP1wABIknpgAFASAQZAkgQYAEkSYAAkSYABkCQBBkCS1AMDIAfqgQGQJPXAAKAkAgyAJAkwAJIkwABIkgADIEkCDIAkqQcGQA7UAwMgSeqBAUBJBBgASRJgACRJgAGQJAEGQJIEGABJUg8MgByoBwZAktQDA4CSCDAAkiTAAEiSAAMgSQIMgCQJMACSpB4YADlQDwyAJKkHBgAlEWAAJEmAAZAkAQZAkgQYAEkSYAAkST0wAHKgHhgASVIPDABKIsAASJIAAyBJAgyAJAkwAJIkwABIknpgAORAPTAAkqQeGACURIABkCQBBkCSBBgASRJgACRJgAGQJPXAAMiBemAAJEk9MAAoiQADIEkCDIAkCTAAkiTAAEiSAAMgSeqBAZAD9cAASJJ6YABQEgEGQJIEGABJEmAAJEmAAZAkAQZAktQDAyAH6oEBkCT1wACgJAIMgCQJMACSJMAASJIAAyBJAgyAJKkHBkAO1AMDIEnqgQFASQQYAEkSYAAkSYABkCQBBkCSBBgASVIPDIAcqAcGQJLUAwOAkggwAJIkwABIkgADIEkCDIAkCTAAkqQeGAA5UA8MgCSpBwYAJRFgACRJgAGQJAEGQJIEGABJEmAAJEk9MAByoB4YAElSDwwASiLAAEiSAAMgSQIMgCQJMACSJMAASJJ6YADkQD0wAJKkHhgAlESAAZAkAQZAkgQYAEkSYAAkSYABkCT1wADIgXpgACRJPTAAKIkAAyBJAgyAJAkwAJIkwABIkgADIEnqgQGQA/XAAEiSemAAUBIBBkCSBBgASRJgACRJgAGQJAEGQJLUAwMgB+qBAZAk9cAAoCQCDIAkCTAAkiTAAEiSAAMgSQIMgCSpBwZADtQDAyBJ6oEBQEkEGABJEmAAJEmAAZAkAQZAkgQYAElSDwyAHKgHBkCS1AMDgJIIMACSJMAASJIAAyBJAgyAJAkwAJKkHhgAOVAPDIAkqQcGACURYAAkSYABkCQBBkCSBBgASRJgACRJPTAAcqAeGABJUg8MAEoiwABIkgADIEkCDIAkCTAAktSj0h2ATvfY7zf89LevX/tIY0RMOrL/pCH9Tz+s38DePVtrv3jNa0+8+qes/TWjh4wdfMC4Qw/sWOOaOf9R3HjL7M+X8lREbHz3/SW/ff38e1Zk67OHP1j9+8VrXps34ZgLjz2k7957ZS3XbXzngRdfv3TxMxHR5CmobuqBUeVmPfz8qO88MnbwAVtmf/6tr50xvH/vSxc/M+jGB9a8ual54zVvbjrrrsf23qP73LFDt8z+/NqvnL7ytY3j73x01sPPd6zxltmff+bysS12bMvsz//sok81X79u4zu3Pv3yvt/46fn3rMjWrHx944U/eur8e1YsXvNaRFy19Nf95i154+13I+Kx328YdOMDWXplT11836+yp6DM1AODPF2//IXs2Cg7Kuq91x6XHD84e+p7q5oWLlrz5qYh8/9r7rihhUOogb17fuXkwyLi2kcar1/+QscaD+/Xu7XutXhgd+vTLz+9fmPh4crXN/7XS3+47axPZgF8zegh2fp7G9c/9vsNj76y4fWrJhY/tXjNa/c2rt/pJwO5Uw8M8nTV0l9HxKQj+xfWFM4cZsHWpPE1o4c0yZtj+n6seFMda9wuc8cO/capRxUevvP+BzNGHZ6dFey91x4XHntItv7Sxc+8/Nb/FD81feQnsqcWN77W4b1DQgQY1eyuc0ZExLwJx+y05WO/37B4zWtjBx/QZH3fvffKTvRlm+pA4w7ovdceheWTD+5T/NSR+/cqLJ93zA6zHhQufWVnGqHqGcRBNTvvmIOLf8uv2/jOoudebbHlo69saG0j4w49sMkIi3Y1BjqJIzC6hDfefvf65S/88pU3pxx1UIsN2nXSb1fOEAJ5cQRG9bv7179/9S//38XHDyo+NQekzhEY1Swb6f6X9zbPGHV4Ken18Mt/LH3j7WoM5E49MKrWytc3Dpn/X4vXvFZ3dMunDYtlY9CvfaRx3cZ3Wmww7acrO9YYugj1wCA3sx7aekNxKcdeIw/aL1u49emXmz+78vWNxw/o3bHG0EWoBwa5KYwmL56ZorVZKkYP2j9buPaRxlkPP184tNr47vvrNr5zy4qXC6HV3sYRcfmIQ1vc+92//n1heeO777fv7UGXJ8CoWoVJK2564qUsHh763R+KJ+BYt/Gdje++n6VI7732uO/8k7P11z7SOOjGB2rm/EfNnP/Y9xs/HXTjAwd8dM/ie5bb1TgixmwLvEJP1m185/rlLww9cJ9Cm6/913MtTlgFtEaAUbUKk1Zc+0jjvt/4ac2c/3jj7XdnjDq8cDw06MYHLvzRU4X5nCYd2b/FG5AvH3FoYZKLgnY1nnhEv2w2kEJPBt34wKmfOLA4544f0LswzdVDv/tDYX3xcoefgqpkGD1V68j9ey3/u9F3rHzllhW/u3zEoZePGJwFxuUjBr/653cWr3ntrnNGTDyiX/EVsvOOOXjogfvUP/ffpUxFX3rj3nvtcdtZn/zeqleyG8i+Pem4zw0ZUJg4o0k3msxSP/7OR2PbXPUdewqqlQCjmp18cJ+TD+5z8xnDi1cO79e7cAKwueH9eg/v13vu2KGlbL/0xn333mvGqMNnjDq8yfrmGdNG6nTsKahWTiECkCT1wADIgXpgACRJPTAAKIkAAyBJAgyAJAkwAJIkwABIkgADIEnqgQGQA/XAAEiSemAAUBIBBkCSBBgASRJgACRJgAGQJAEGQJLUAwMgB+qBAZAk9cAAoCQCDIAkCTAAkiTAAEiSAAMgSQIMgCSpBwZADtQDAyBJ6oEBQEkEGABJEmAAJEmAAZAkAQZAkgQYAElSDwyAHKgHBkCS1AMDgJIIMACSJMAASJIAAyBJAgyAJAkwAJKkHhgAOVAPDIAkqQcGACURYAAkSYABkCQBBkCSBBgASRJgACRJPTAAcqAeGABJUg8MAEoiwABIkgADIEkCDIAkCTAAkiTAAEiSemAA5EA9MACSpB4YAJREgAGQJAEGQJIEGABJEmAAJEmAAZAk9cAAyIF6YAAkST0wACiJAAMgSQIMgCQJMACSJMAASJIAAyBJ6oEBkAP1wABIknpgAFASAQZAkgQYAEkSYAAkSYABkCQBBkCS1AMDIAfqgQGQJPXAAKAkAgyAJAkwAJIkwABIkgADIEkCDIAkqQcGQA7UAwMgSeqBAUBJBBgASRJgACRJgAGQJAEGQJIEGABJUg8MgByoBwZAktQDA4CSCDAAkiTAAEiSAAMgSQIMgCQJMACSpB4YADlQDwyAJKkHBgAlEWAAJEmAAZAkAQZAkgQYAEkSYAAkST0wAHKgHhgASVIPDABKIsAASJIAAyBJAgyAJAkwAJIkwABIknpgAORAPTAAkqQeGACURIABkCQBBkCSBBgASRJgACRJgAGQJPXAAMiBemAAJEk9MAAoiQADIEkCDIAkCTAAkiTAAEiSAAMgSeqBAZAD9cAASJJ6YABQEgEGQJIEGABJEmAAJEmAAZAkAQZAktQDAyAH6oEBkCT1wACgJAIMgCQJMACSJMAASJIAAyBJAgyAJKkHBkAO1AMDIEnqgQFASQQYAEkSYAAkSYABkCQBBkCSBBgASVIPDIAcqAcGQJLUAwOAkggwAJIkwABIkgADIEkCDIAkCTAAkqQeGAA5UA8MgCSpBwYAJRFgACRJgAGQJAEGQJIEGABJEmAAJEk9MAByoB4YAElSDwwASiLAAEiSAAMgST0q3QHooHPrnzy3/slK9wKoGAFGkn549f+pdBd27oYfL4qIK8+eUumOQHUSYCSp7pSxle7CztX/oiES6SqkSD0wAHKgHhgASVIPDABKIsAASJIAAyBJAgyAJAkwAJIkwABIknpgAORAPTAAkqQeGACURIABkCQBBkCSBBgASRJgACRJgAGQJPXAAMiBemAAJEk9MAAoiQADIEkCDIAkCTAAkiTAAEiSAAMgSeqBAZAD9cAASJJ6YABQEgEGQJIEGABJEmAAJEmAAZCkHpXuAFSPHz36yN2P/KzwcPnzz0ZE3b/MLqw5b/T4v/nU6Ar0DKpRWQPsieXLb/mn/3PPV/93OXcKZXNo/wGLft7QZGXxmqvrvljO/kA53fXNbw1XDwwS9cnDjjji463WQ/pE/49/8rAjytkfKCf1wCBtF46fsEf3Fk5s7NGjx5dPm1j+/kAVE2CQpwtqT9v8webm69/fvPncMePK3x+oYgIM8nTYgI8fd9gRNTU1xStroqbts4tABwgwyNlF40/v3m2Hn6zu3btNPfUzleoPVCsBBjk7d/S4Dz/8sHjNBx9+OPnTtRXqDlQtAQY5G9Bn/08fc2zhIKxbt26jjxl+0P4HVLZXUH3UA4P8XThuQmG5ZseHUK3UA4NqMPnTtd1qtv5w1dTUnP3Xp1S2P1AG6oFBNdh3716fGTGyR/fuPbp1nzjipD77fKzSPYIqJMCgU3xh7GkffPjhB1s+/MLY0yrdF6hOJvOFTvG5kz/dc8+9tsSWSSeVdXY46DoEGNVvytdn1/+ioVJ73/vsClz3nfzp2kX/OKf8+4VyEmB0CSfHyVfGlWXe6a/iVzVRc1wcV+b93hA3lHmPUBECjC7h4Di4LurKvNOz4+yI2CP2KPN+F8WiiD+WeadQfmUdxPHE8uXnzSz3X8FQKXt1XCRUAAAgAElEQVTEHuVPL6iUu775rZPUAwMgOeqBAUBJBBgASRJgACRJgAGQJAEGQJIEGOyqjbHx7ri7Jmoq3RHoWtQDg45bF+tujVv3jX3Pj/Mr3ReoMPXAICWLYtHT8XSlewG7hfLXAzOVFHTcjJixMTbeErdUuiPQFbkGBrukd/SudBegixJgACRJgAGQJAEGQJIEGDSV3dc1LabVRE1N1EyLaXfH3RtjY+lbyF5Y+K/Ep5p04Kw4qyZqzoqzbo1b34g3duktQTVSDwx2sDJWXhgX/iB+cHlcviW2bIktY2LM+XH+vrHvToOnYEtseSaeae2pn8XP2u7AbXHb8XH8fXHflthySVxyaVzaL/qtjJUdf1fQ+dQDg0paF+uOi+MWx+K5MXd4DM9WnhfnzYt52fIz8UyWajvdVOHlzY2Lca09tTJW1kf9jJhxZByZrZkUk+6L+yLiuDiuXUeBUGbqgUElPRAPZAtN4mdSTMoW6qO+UzswK2ZNjslNVp4UJ2ULS2JJp+4d0iLAYLtL49IW1xeOh66Naztv74/FY4tj8X6xX5P1faNvtrAslnXe3iE5Agx2F4/GoxExKAY1GehRuORmyg8oJsBgu2/Ht7OFNbGm7Qad4aq4KiLWxtrsMluL/3Xe3iE5Agy2Oz22Tja9OBYXry+MACw06Dx/ij919i6gOggw2G5gDGyMxkkx6aq46u64O1u5JtbMilkR8Uw8MzAGdnYfno/nO3sXUB3UA4MdHBlHfiW+ck1c82w8m11/uiFuuCAueCveamNkfC6uiWsi4gfxg9YaTItpndoB2BXqgUGF3R13vxgvzo25c2Nudtnp5rj5vDivDLPOHx1HR8TiWHxr3Nr82TWx5vA4vLP7AB1W/npgTiHCdg/FQ+fH+ZfEJbls7fK4PFtoMhFU4eRkRBTfm/zXsXUWg0vj0uLpozbGxpWx8oa44VPxqVw6BtVBgMF2N8aNsWPA7IoxMSZbuCluyoJqXay7Pq4fGkMLbb4WX8susEXEwBh4V9yVLWfTR2XnMPeNfY+L4yLi5Dg5l45BdRBgsF12lev8OL/5nVjZf7NiVpMR9g/FQy0uR8TEmJhN4XFtXJtNpTgoBp0apxZfSzs+ji8+4CuetqrYpJg0J+bk9C6hSggw2G5uzG37Tq9r49ohMaQwqr4masbH+MKz42N88Ty/vaP3bXFbIZC+Hd9+PV4vpNddcddb8dYlcUmTkY0zYsYz8UzhVZfH5ffFfffFfYX5OIBMj0p3AHYv+8Q+z8QzLQ44XBfrHogHLo1Lb4lbbo6bI2Kndxb3jb4zYsaMmNFkfdsvHB7Dh8fw5q8CijkCg+3ujrsHx+DWhssPjIHZ6T5TOsHuQD0w2OqxeOz8OL/tgRLZWIzshi2gmHpgUDFfj69H0axRLcouTV0YF5apT5CO8tcDcw0MtjooDoqI4+K4u+Ku4+P4ftGvcPPyG/HGS/HSHXHHLXHLM/FMoboKUEECDLb6Rnzj8Dj8qrjq/Di/xQaXx+WN0Si9YDchwGCr3tF7RsyYElN+Gb98Np4t1K68PC4/Po4fGSM7ey5EoF0EGOxgYAzMbsyaG3Mr3RegLYbRA5AkAQZAktQDAyAH6oEBkCT1wACgJAIMgCQJMACS5D4wuoT6qC+u1FX1JkdtpbsAnU6AUf2+enbdlFNqy7/fG368KCKuPHtK+Xd9yAGqX1L9BBjVb9TQo0fF0eXfb/0vGiKi7pSx5d81dAXqgQGQA/XAAEhS+euBGYUIQJIEGABJEmAAJEmAAZAkAQZAkgQYAElSDwyAHKgHBkCS1AMDgJIIMACSJMAASJIAAyBJAgyAJAkwAJKkHhgAOVAPDIAkqQcGACURYAAkSYABkCQBBkCSBBgASRJgACRJPTAAcqAeGABJUg8MAEoiwABIkgADIEkCDIAkCTAAktSj0h2A6vGdB376zz+444MPP8we/vl/3o6Igy+cnD3s3q3bP10w9e9OP6Ni/YPqoh4Y5Gb8cSe88ofXX33zD9l/f3nnf/7yzv8UHr7yh9fHH3dCpfsInUU9MEjY4H79TxwytFtNTfOnampqRg4ZOrhf//L3CspDPTBI20XjT69pKcC61XS7aPxnyt8fqGICDPJUd8rYVp7Zcs6nx5S1K1DtBBjk6cDe+9Ye+8nu3Xb4yerWrdvY4Z/st+9+leoVVCUBBjm7cNyELVuarzQLKORMgEHO/uZTo3t07168pnu3bp87+dOV6g9UKwEGOdun50fPPGnUHt233mTZo3v3s076VO+9965sr6D6qAcG+ftC7WmbP/wgW/7gww+/MPa0yvYHykA9MKgGZ4wctfdeH8mWe+6518QRJ1W2P1AG6oFBNdhrjz0mn1K7Z48ee/Toce7osR/Zc89K9wiqkACDTnFB7anvbd78/ubN59eeWum+QHUymS90inHDj++zz8eyhUr3BaqTAKOrmPL12fW/aCj/fnuc2drcHJ1i8qdrF/3jnHLuESpFgNGFHHxynFzGcggbfhtRE30OL98eH7uhfPuCihNgdCEfOziOrivf7rL5OFqa2rezPLco4rXy7Q4qSz0w6Cw1NWVNL6gs9cAASJJ6YABQEgEGQJIEGABJEmAAJEmAAZAkAQZNvbsxfn13zGnnCPjfPRRzauJ3D3VOn4Bm1AOD7Taui6dvjW/sG/ec3+7X3jl++/+hC1IPDCrp6Vtj/dMdfO1FP9v+f+iCyl8PzFRSsN3YufHuxlhxS0dee+i4mL0l7w4BrXMNDHawV+9K9wAojQADIEkCDIAkCTAAkiTAYCd+91D8dFrMqYmfTmvrNq+27x77/WPx8KyYUxNzauKus+LpW2PjupY38vStW5tlbd7d2O470qCLUA8M2vLwrLhz/NZxiStuiTvHx0+nxbsbd2iz07vHHp4V3xkVg8fG7C3xtbei//BYfGncOCjeXLNDs7ffiB9dGBHxtbdi9pYY8rmtm4UkqAcGu5GHZ21Nndlb4vJn4shJERErbolfztuhWdt3jy2/Ph65NiLi0HEREXv1juMv2frUqu/t0LLx3lizOI6/ZOtIyL37xti5MeLyvN4NdC71wGA3MnL61tSJiH7D46zbti4/cm28vnJ7s7Fz49RvtLqRpVdFxNbwy/QeuH07xRZf2sLLh09tX5+h6xBg0Kq9+zZ9eM5dW5dffWKHp9q4eyx7yYR5rTZo4td37/DwwKGlvhC6GgEG7XDItjP8jYtLfckx58XsLbH/kVsfblwXy69vuWUWcvecHz+dtv0Ib6/eJviAlgkwaIfC2b81JQdYwdtvxPLr45VfxlFTWm5w7IXbL7PdctwOMQY0J8CgHH59d6z6Xhx/cRxz3vYUbGLvvvE339t+srEQY2+/UbZuQkoEGHRE6YMD31wTd50V7/0lRs3Y+USLe/WOUTPiK2tj0re3rllxS8zrJ8OgBeqBQTsU7gAbNKak9q+vjPlDYs3iOLquHXvpPTCOvyS+snb70ViTAfewG1IPDHZrm17funBIafdrPjRr60Ipk9zPqdnhFuneA2PUjK2DGLOx+LA7K389MKcQoR2yG5YnzGv1OlYThbEexecA2zgf+N9PNV1zzHkRO95GBmQEGLSqSdJsXBf3nB+jr4lRM0rdwuhrti48cdPWo6vfPbTD+cBstsPCvV93jm+60+xVwy5ob9+h+gkwaKpwt/J9F2+fvff1lXH/FTHp2zF2bgsvKZ7kt3j52Au3LjxybXxj35hTE2+/EaNmbB8DcuOg+NGF2+f7iIh5/eJ3D23NrXc3xi/nxehrth6HAcV6VLoDsNs55rw4YmL84fl45dG4c3xExJGTYsik+Oz8ls8cNpktPntJdvfx/kfG3y2PlXfEiltixOUx4vLoNzwiYsTl8edXY83iOOeuOGLi9itkX3srNr0ea5fFYzfGmsUx4vI4asoO8QYUCDBowV694+CT4+CTSzpb2PZMGdl2zrh5h5X9hsf597W8nb16x/5Hbp/wF2iNU4gAJEk9MAByoB4YAElSDwwASiLAAEiSAAMgSQIMgCQJMACSJMAASJJ6YADkQD0wAJKkHhgAlESAAZAkAQZAkpRToQt5rr5p7a7qc9SnK90DKBcBRlfx1bPrppxSW8493vDjRRFx5dlTyrnTQw7oW87dQQUJMLqKUUOPHhVHl3OP9b9oiIi6U8aWc6fQdagHBkAO1AMDIEnqgQFASQQYAEkSYAAkSYABkCQBBkCSKnAf2MKfP1xYPuSAvqOGtnBrzu//+IdfPv/r5uu111577bXfPdsPGHLEsZ88qvn6TrSlPSZPnjx58uQ2GkTEd3/4w7e2bGnxv+/+8IdN9n72mZPeXv9G8/++9+3bWuyt9ton1P5vJp31N5PO2n36o732ndr+oI9/fOkvf9n27/9dyZfmarLUKdGUKVMiYtGiRa01qKmp+e4Pf3h2XV3p24Rq9aW6uoi4feHCSncEKu/HCxd++dxz20icneZLc66BAZAkAQZAkgQYAEkSYAAkSYABkCQBBkCSBBgASRJgACSpAlNJVbcnli//1299K1u+o5U78qZOmdLieu2rrP2Tjz1W/LDi/dG+4u1Hjhr191/9aovN6AABlrNXX3nl3vr6CRMmRMQrv25hurCIeOfPf25xvfZV1v6D998vfljx/mhf2fYrV66MiL9vsREdYiqpnGXTpaxevbrSHaHyZsyYERHXX399pTvCbmHGjBk9P/ax1g7Uqp6ppABgKwEGQJJcAwMoh+uvv/6QY46pdC+qiiOwnJ30139907/9W6V7AVD9BFjOPn7wwRPPOKPSvQCofgIMgCQJMACSJMAS8Pjjjw8bNuzxxx+vVAc2bdq0ZMmSYcOGdaldd54NGzbMnz+/0r3YvVT2M6nKr1lXYBRiAi6++OLs/+W/P3r9+vWPPvronDlzyrzfyu66s61atWr06NGV7kUnWrt27XPPPTdz5szSv7GFz6TtFKmtrR0xYkTfvn2POuqoQYMG7XpXq/hr1hU4AkvAbbfdVvh/mS1duvT5558v/34ru+vO9vOf//wTn/hEpXuRvw0bNjQ0NEyfPv3MM8+cOXNmu15b+ExWr169evXq6667rvDUVVdd9ZOf/CRbf9VVV0XEzJkzzzzzzDvuuGPX+1zFX7OuQIAl4KSTTlq9evVJJ51U/l1PnTr1yiuvLP9+K7vrTrVhw4b99tuvV69ele5I/hYvXtyzZ88hQ4a094XNP5NTTjmlsDx16tTCwdagQYOmTp2axdu8efN2/axjOb9mM2bMaG0iYDpGgOXsieXLr5g2rdK9yFMFf9VW5W/5Kj5/OHXq1JNOOulLX/pSe1/Y/DNp+59+4sSJdXV1EbFgwYJdvzZclV+zLkKA5ezVV175z/vvr3Qv2H1V6/nDgg7kQQc+k8Ih2pNPPtne3VE1BBiUz9q1a4cOHepP/mId+0x69uyZLSxYsKATOkUaBBiUz3PPPWesdhM+EzpMgFXMpk2b6uvrhw0bNmzYsPr6+vXr12/atKnFn+TWblJpsn7Dhg2FDd5xxx0bNmxoY9dLliyZO3du1nju3LlLlizZtGlTh9/IkiVLpk+fPmzYsOnTp9fX17ex63ytWrVq/vz52bvIdr1+/friBnfcccewZorbrF+/vrWnSn9rTf4hsuXp06f/5S9/adLy/vvvb22MQ0NDQ+G9zJ8/v+1LO8VvvO3G7fqS7PTjamhoaOPj6pg2PpM2FHo+e/bs1trsyjezyYdQ4lOUmQCrjA0bNlx99dURsXz58tWrV48bN+6ee+4ZNWpUk2br16+vr68fNWpUk0HJzdc3NjaOGTOmcDvLvHnzZs+e3eKPa2Nj49VXX33//ffX1dVlQ5NHjBgxc+bMUaNGdeDHsrGx8Z577jnqqKNuuumm1atXn3POOXPmzBkzZkxjY2O7PpAOmD9//he+8IUTTzxx9erVy5cvHzJkyJw5cyZMmLB27dpCm8KItUw2GnvAgAGFNQMGDFi9evVll1122WWXLV++vPipUt5a83+I+fPnZ8sNDQ3Lly8v7vDatWvHjBnT/I2sXbt2+vTpPXv2vOKKK1avXr106dLGxsaLL764xSF2GzZsmD59+q9+9asLLrgge+P9+/e/+OKLp0+fXvzGW+zbTr8kU6dOra+vr62tzR7edtttTT6u2tra1j6ujmntM2nbpk2bCm/qxBNPbLHNLn4zV69eXV9f39pTFbmnheYEWGU89NBDDQ0NkydPzk799+nT54orrqhrVsn6nnvuafEmlSbrGxsbH3vssaVLl2a/0S677LKIaGhoeOihh5q8cP369ZMnT25oaLjiiisKf/ZOnDgxu70mIurr67NUK+VdNDY2Pvjgg8WjnGtra2+66aaImDx5cocP6Upxxx13ZBc/srsLevXqdc4552RPLV68uLjlxIkTC3+kb9y4scWt/elPf/rSl75UfBmmxLd22223Ff9D1NfXn3baaatXr85aHnvsscV7afFc2dq1a88888wrrriicJvEgAEDvvjFL0bEggULmtzqtGHDhtmzZ/ft23fq1Kl9+vTJ3vjkyZNnz57d0NBw5plnFv927tiXZMiQIVdccUW2/Jvf/KbFjysizjnnnFyu5HXg/OGmTZtuv/32bPm6665r8XbmXL6ZbRwXVuSeFpoTYJXR4p3/n/vc55qsueKKK1q8SaXJ+pdeemnq1KnZn8PFv8qXLVvW5IWPPvpottDkh7PwR/eDDz5Y8puI+fPnn3baaU1WFn5r//znPy99U+01b968KOp2RBSOBppf1Z88eXK2cOuttzbfVIuDCEp8a7NmzSr+hzjggAOyDzY7Uunfv3/xy1esWNH8d+K8efMuu+yyJuuPOOKI4rdZ8K//+q8NDQ3N/9CZPHly9lEUH7R1+EsyZMiQbGtN9p7Jfvvv+rFXpsXPpDXr169vaGi4+uqrFyxYUFtb++///u8TJ05ssWUFv5ltuP766+9YtKgiu65WAixn7aoHtmTJkuKHLY4kbu3v3OL1TX6MC79cGhoamryqtSlzCn+olj6ma9WqVQ0NDR/72MearM+ODCJixYoVJW6qA7ITg4UDxxLbNzQ0NL9c9OSTTzY5DdWut1b8D1EcqE00NjaOGDGiycpsR81PgvXp0yc7SVV8/rOxsXHhwoURceCBBzbf/mc/+9lo9gY79iWJiOwQMOthk6dWrFjRPBs6psXPpLnCae0JEyZMnz49Iv793//9pptuanKAW1DZbyblZC7EnGX1wN7585/bbnbVVVfNmzdv5syZK1asqKury/4I7dWrV/lnO+ywX/3qVxExYcKE1hosXLhw1qxZnbT3iRMnFv9GXr9+/dKlS9toX7ht6Pvf/37x+Z9NmzY9//zzhUO0TGe8tdWrVzcPqmxHLcqmX2myhWyh8Iu42FFHHZUtPPnkk7t+guvoo4/OFu69994mOfHzn/88r3/WFj+TFptFxPr16wv/Iq1FV6ay30zKSYBVxqRJk1asWNHQ0LBw4cKFCxfW1dUVYqxTzZ49OzsIW7t2bYsXD9oY09VEdn5p6dKleZ1N6pgNGzYsXry4b9++EyZMaPGUV6ZXr17XXXfdzJkzGxoaGhsbCx/1s88+2/w3XWe8tWXLljWJyWjlHF0bW2jj2f333z9bWLBgQeEiVocVPq6FCxdedNFFha9KY2Nj8SRPu6jFz6Q1AwYMuOmmm6ZPn97Q0FBfX9/GC3eTbyZl4BRiZfTp0+df/uVfCmfAFi5cOHny5Llz53b2APRPfepT2UKTE0eFi/+FBiX6886ONTvVkiVLFi9efM4550ycOHGnv60Kv3mzE3GZpUuXFo42msjxrTU2Nman+HZFi+f6CnK/Ofq4445rvt8HH3ywlJN+pejAZ1JbW5td/5szZ06TIZfNVfabSXkIsIrp1avX1KlTly5dWjjoWbhw4ZgxYzo1wwYMGPCTn/yktrZ23rx5hStwa9euzS7+19fXt/eP1pdeein/XpYgG3r+9ttvT506tcTf3dlRRUQsXLgwC+y254DI8a2tXr26cIqvufZOhtT2N6T5EI+OGTBgQDZScd68ednAjQ0bNuyzzz55JWXbn0lrstJCEXHnnXe23bJS30zKSYBV2IABAyZPnrx06dLC0ViTUeC5GzRo0Be/+MXLLrvsxRdfzK6N33nnnZ/97GezW6lK30722+3+1id+nDt3bg7dbUljY+OZZ57Z0NDwmc98pl0vbHIQ1nz4Ribft5ZdZmvxhG22owULFrR2R3DxjgrfkD/84Q9t7G7o0KGl961thcEa2bC9xx9/vI1RKu3SxmfStgEDBhT+CmntkLSC30zKTIBVxrBhw4pvRhkwYEBxkYhO3fWSJUteeeWVK664IrttdvXq1bNmzZo4cWJ7/7I+7LDDIiK7INH82bVr1w4cODCfHjdTGCze3j736tUri4GFCxc+/vjjrf0OzfetvfTSS61dNzrmmGOyhXvuuaf5s42NjcVp9MlPfjJbaHGkT+HrVMqwiBIVxtPff//9mzZtWrFiRS41JKPNz2SnJk6cmPVq+vTpLQZ/Bb+ZlJkAq5hnn322yZpsWF1ef+S26PHHH585c2bpV87bULhGMmfOnOJJejZt2tTY2HjnnXcWfuHmrvCnd/HJtBJPvRaGbFx88cWtDVTL96098sgjrY2aK1xPWrBgwfz58wu/jjdt2rR+/fqFCxcW3+R77LHHZt+NOXPmNL8V99VXX42Iyy67LK+MyWTj6RsaGm644YY2xvW1VxufSSkKB6Nf//rXm38UOf7zFc7HNvl2Fd8AU/oN++qB5U6A5az0emAXX3xxk5+K7Cdh16/2t+H73/9+NLv/rGMKJ3MiIpukJzshOWrUqCwgd+U3VNuyc0QR8YMf/CD70B5//PHiU6/ZxJItvs0BAwYUfv21Nnwjx7e2efPmP/3pTy0OfI+IXr16ZdNDRMSCBQsmTJhQ2NGECRP222+/Jid1Cz1vfsT24IMP1tbWXnDBBSV2rESFj2jhwoV5TT+xadOmNj6TFts3WTNo0KDsynFDQ8Ptt9/epEGO/3yFvzAK37T169ffcccdxbds3nDDDbteV5OOEWA5a1c9sDFjxjz++OPZD0Y2Qc5ll13W5IbT4vtSS1lu+6nsF+LMmTObz9lamBm2yfiuNrZWPAdVsdra2r//+79v442XqLVdT5o0KVtYsGBBNoXjhg0bpk6dWvh7ecKECVdffXVrv3CzI4nZs2e3cQay9LdW3LHmt/2+/fbbbZ8rq62tLb5buaCurq55Gg0aNGjp0qXZGJz6+vrCN6e+vr6xsXHOnDlNUqFjX5JihZEvLXayRTvdcinnD4v/+Ghx4ozC5CMLFiy4+uqrV61aVfznYLu+mW10+JRTTinsJfumTZgw4eSTTy7+w2Lo0KGFaU0os5otW7aU3nrKlCkRsaj12VBqamq++8Mfnp3TOKgU/Xjhwi+fe+5O70ceNmzY8uXL33zzzSeffHLZsmXZ/EATJkxo8ju3xWniVq9e3dr6Nl5SWK6vr29tPo7iNtmP6E63Ftsm2csu3dXV1RV+5ndR27tetWrVvffe2+QWusbGxvnz5zc0NFx33XWnnHJKG/k0f/78SZMm7fRs207fWtudnDFjxgsvvPDd7353p0cb2dx92TQol1122Yknntj24c7jjz/+5JNPtt1+V74kxbI7iEu5raqNWQ2LNz5//vwLLrigtc+kxI3Etmkk22hTyjdzpx9FdqNhtpHZs2ePGzcu6/mwYcN2+jVrYsaMGT0/9rEuO5tU9ruxjcTZab40J8ByVmKAVdCSJUs+8YlPtDjgcP369Y8++uicOXPq6uqqe6qCuXPnluENzpgxIyKuv/76zt4RSRBguQeYU4hdy5IlSw466KDWhstnY/pjx1t9q8+qVatyHI8AVIoA60JWrVo1c+bMtq9gZ5dVCqMkqtK9997b2vANICECrAvJiom0XdAvq7RUGCVRfdavX9/G7BtAQgRYF9K3b9+ImDx58pIlS9auXVs8+HjDhg2rVq2aO3fuggUL6uvr872XqLIaGhqGDRt2xx13rF+/fsOGDffcc0975++AXKgHljuz0eesXfXAyuzKK68cOHBgVsalxQZ1dXU/+clPqim9IiKrIDVv3rx58+bV1tZeccUVDr+gOgiwnJVYD6wisumDJ0yY8Mwzz7z44ouF2pV1dXVDhw4dNmxYJ9VzaW/N+Gh9SHcH1NfXZ2Pri8dAA1VAgHU5AwYMyG7o2fWqUSWq7E0FQ4YMKcx2AVQT18AASJIAAyBJAgyAJAkwAJJkEAfk5v7777/nnnsKs7397ne/i4i//du/zR7W1NScc845nVouh91ZF58LsTMIsJw9sXz5t6699v/95jcr3REq4Mgjj3ziiSearPzjH/9YWL766qvL2yOoZk4h5qxd9cCoMocffvihhx7a2rOHHnro4YcfXs7+QHUTYJCns846q0ePFk5s9OjR43Of+1z5+wNVTIBBns4444zNmzc3X7958+YmtbaBXSTAIE8DBgw45phjampqilfW1NQMGzbs4x//eKV6BVVJgEHOzjrrrG7ddvjJ6tatWxVXqIFKEWCQs8985jNN6qZv2bJFDWjInQCDnO23334jR44sHIR169Zt5MiR+++/f2V7RcWpB5Y7AZaz3bkeGGVz5plnFj90/hA6gwDLWVYPrNK9oMJOPfXU7t27Z8vdu3cfN25cZfsDVUmAQf723nvvMWPGdO/evXv37mPGjFEDGjqDAINOccYZZ3z44YcffvjhGY7IoXOYCxE6xSmnnNKzZ88tW7accsople4LVCcBRhcybNiw8u90xIgR5dzd6tWry7k7qCABRtdy7LHH9u/fvzz7evPNNyOibAPoX3vttVWrVpVnX7A7EGB0Lf379z/ssMPKs69PfOITEdFkWqlOJcB2Z+qB5c4gjpw9sXz5FdOmVboX7BZqamrKmZFK7NoAAAwJSURBVF7Q1QiwnKkHBlAeAgyAJAkwAJIkwABIkgADIEkCDIAkCTDodO+9994LL7xw8803V7ojVJJ6YLlzI3PO1AOj2KZNm9atW7ds2bJKdwSqkCOwnKkHRrEXX3zxj3/8Y6V7AdXJERh0ouHDh7/33nvPPvtspTsCVcgRGHSuPffcs9JdgOokwABIkgADIEkCDIAkGcQBTb333nvr1q178MEHp02bFhEvvPDCgw8+OHjw4JEjRxZXp8ya/fa3v3355ZcHDx48aNCgQw89tGfPnqXsosk9YdOKSvC08RRJUw8sd47AcqYeWNI2bdr03HPPfec733nwwQezNU888US2/PLLLy9cuLDQ8s0333z++ecPOOCAiRMnTps2bejQocuWLbv99tuzKsw7NW3atLq6utaeOuuss3b5rUD1E2A5Uw8saU8//XTxbVvPPffcYYcdNm3atIkTJ0bEaaedlq1/8803X3zxxeHDh++7777ZmsGDB2dtFi5c+N5775Wyr+KDuSYOOuigDr8F6DoEGGw3evTok08+ufDwox/9aBYzgwcPnjZt2uGHH56tf+KJJw477LAmr+3Xr1+2sG7durJ0Fro6AQY7KL5ta/Dgwc0bvP766y+//PJee+3VZH3h6td///d/d1rvgO0M4oD2ee211yLie9/7XmsNnn322dGjR5exR9BFCTBon1/+8pcRceGFF/bq1avSfYEuzSlE6Ih333230l2Ars4RGHTEn/70pzaGEUJz119//SHHHFPpXlQVR2A5Uw+s6p1wwgkR8dvf/ra1Bo888kgZuwNdlwDLmXpgVa9Pnz4R8fLLLz/33HPNn33rrbd69+5d9k5BVyTAoH369++fLSxbtuy555575513sofvvffem2++uWrVqkKDnTr66KOzhcJGMi+88EJhucTboqELcg0M2qdXr16nnXZaNr/UsmXLli1bVvzs0UcfXbijeac+/vGPZ7UuV69efdxxx+25556bNm168cUXDz744EKbxx577CMf+cjIkSPzewdQJQQY7ODVV18tLL/++ustptHhhx/+9ttvZ+Ppiw0ePPjEE09sY4Ovvvpq8TRRAwcOHDx48Msvv/zUU0899dRT2cq6urri4SEHHHDAwIEDO/puoJoJMNiuyUzwP/rRj6KV+eCHDx9+8MEH//73v89i7Oijj87SqO0N3nfffcUb3HPPPWtra9esWZNtZMyYMcXz2Z922mkDBw5U0BlaI8Bgu3bVLtl///3333//4cOH78oGe/bsOXz48OYbUUUFdsogDoBymDFjxtQpUyrdi6oiwHKmHhhAeQiwnKkHBlAeAgyAJAkwAJIkwABIkgADIEkCDIAkuZEZoBzUA8udI7CcqQcGUB4CLGfqgQGUhwADIEkCDIAkCTAAkmQUIl3L0qVLK90FIB8CjC5k3rx55dzd9773vYi48MILy7lT6DoEGF3I6aefXs7dZUd7Zd4pu60ZM2b0/NjH7li0qNIdqR6ugeVMPTCA8hBgOVMPDKA8BBgASRJgACRJgAGQJAEGQJIEGABJch9Yp3jggQearzzuuOP69evXfP3KlStfe+017bXXvrrbqweWOwHWKa666qrmKxfcfvtRI0Y0X3/3Ndf85N57ta++9nt99KMRcfeiRbtJf7TfHdqTo5otW7aU3nrKlCkRsaj1O8lramq++8Mfnl1Xl0PXIHFfqquLiNsXLqx0R6Dyfrxw4ZfPPbeNxNlpvjTnGhgASRJgACRJgAGQJAEGQJIEGABJEmAAJEmAAZAkAQZAkgQYAEkSYAAkSYABkCQBBkCSBBgASRJgACRJgAGQJAEGQJIEGABJEmAAJEmAAZAkAQZAkgQYAEnqUekOQPX43ne+881//ucPP/gge/jnP/85Io46+ODsYbfu3f+ff/qnC//u7yrWP6guAgxyM2b8+H+45JItW7YUr9z0l79kCzU1NWPGj69Ev6A6OYUIuRk4ePDxJ57YrVsLP1Y1NTUnjBw5cPDgsncKqpYAgzydd9FFNTU1zdd369btvIsuKn9/oIoJMMjT2XV1W1pavyXirHPOKXdvoKoJMMjTAQceeEptbffu3YtXduvWbfTYsX379atUr6AqCTDI2XkXXthkHEe2siKdgSomwCBnk/7mb3r02GF8b/fu3T/7uc9Vqj9QrQQY5KzXPvucfuaZPfbYI3vYo0ePiWed9bHevSvbK6g+AgzyV/eFL3yweXO2/MEHH9R94QuV7Q9UJQEG+Ztwxhkf3XvvbLlnz56nTpxY2f5AVRJgkL+99trr85Mn77HnnnvsscfZ5577kY98pNI9giokwKBTTL7ggvffe+/999+ffP75le4LVCdzIUKnGD1u3H59+mQLle4LVCcBxu5u6pQp99bXV7oXHbd/jyR/yj43efIdixZVuhfQliR/tOh6hkWkOJBvXURNxCGV7kYH/HulOwA7J8BIQr+I0yrdhw7I5uNoYW7f3d5/VboDsHMCDDpPitEFyTAKEYAkCTAAkiTAAEiSAAMgSQIMgCQJMACSJMAASJIAAyBJAgyAJAkwAJIkwABIkgADIEkCDIAkCTDYrdwccXOl+wBpUE4FdmebIsZEPLVrG3kk4scREXF2xOgcOgW7BwEGu5VpOz58epc3+EDEf0bMjYiImyLejDh7l7cJuwUBBrutTduOnDrstYh/jLg9oldERJwTcX7E0RFH7nrnoOJcA6M6bIh4IOLKiIh4JOKEiH+JeC0iIh7Y8WHxS74fcULElRFPdnQjzb0WccK2/76/48MTImLbTk+IeC7ikYgrIzZF/EvEzTt2ICK+F/FIRBS9tsVut2FlREQcuO3hARER8ezOXgVpEGBUh7kR/xjxSMSaiNERt0fUR3w3YnXE6RE/3fawYEPE3IgDI56KuCDi8og17d9Ii/pH/HTb8hcj+kc8te3K04PbVmbLt0ZcGfFIxO8izol4q6gDmcLpxKe2XQZrsdtteHpblzJ9IqJo+5A2AUZ1uGHbQnZybFhERNRvW+i/7WHBkxGPRJweEREnRkTEz9q/kdb0j7gmIpqly6sREbE24sqIPkW7OzTiyIiri9a0psVut6HF3gowqoQAo2v6z4jY8czebblu//iIiHgiIiLWRvSNiIhfbHs4fMfGvUrebGd3G1JiEAddU3YUsovD09swKGJyxA0Rn4/4TcQ5ERFxW8SFEY9GXNbRzba326NbOt6a3NG9w+7FERhd2drO3PinIiLi+Yj/jDhy28NHI2LbtagOK73b2bW3DdseZiNQ/mrX9g67CwFG15Rdo7o/YlNEbBval6/sLOLl21Ike/iP2xY6pr3dHhUR2669RcQfilZC8gQY1aFwkLFpx4cbWnoYEWMiIuK2iDERJ0ScFnFq+zfStl7bBsQfve3hxRFRdADUfDvNd1E4hPp+691uQzac5CcRmyI2Rfwk4pqiQYmQNgFGdTht28KYHR+e1tLDiOgT8dNtiTI54qcR/du/kZ0aGTG66K7hT0dExKBm27my2ZrCQjaS/ocRn2292207O+JTEWMiZkWcahoOqolBHFSHp9rzMNM/YtqOUzd1YCNtO3LHkfHDdtxI8w02X3Nks5XNu71ToztzuApUjCMwAJIkwABIklOI0DEntPlsOU/Z7T49gbISYNAxu08w7D49gbJyChGAJAkwAJIkwABIkgADIEkCDIAkCTAAkiTAAEiSAAMgSQIMgCQJMACSJMAASJIAAyBJAgyAJJmNniT8186KhpC7yZXuAOyEAGN39/df/ernp0ypdC+6nIMOOaTSXYCdEGDs7kaOGhWjRlW6F8BuxzUwAJIkwABIkgADIEkCDIAkCTAAkiTAAEiSAAMgSfnfB/bE8uW5bxOApHVGNOQfYDffeOPNN96Y+2YBoFjOAbZly5Z8NwgALXINDIAkCTAAkiTAAEiSAAMgSQIMgCQJMACSJMAASJIAA+D/b+eObQCGQSgKKlvhQdiZsbJCKFx85a62JXevQDjSepF5Zrr7xlMA+K2ZqarVlV3Azjmr8wDwRVVtE/P4/AmARGZgAEQSMAAiCRgAkQQMgEgCBkAkAQMgkoABEEnAAIgkYABEEjAAIgkYAJEEDIBIAgZAJAEDINILjB8/iFCMNFkAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<IPython.core.display.Image object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from IPython.display import Image \n",
    "from fpgaconvnet.models.network import Network\n",
    "\n",
    "# load network\n",
    "net = Network(\"single_layer\", \"models/single_layer.onnx\")\n",
    "net.visualise(\"baseline.png\", mode=\"png\")\n",
    "\n",
    "# display to jupyter notebook\n",
    "im = Image('baseline.png')\n",
    "display(im)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b43a703a",
   "metadata": {},
   "source": [
    "The baseline network is predicted to have poor performance, as there is no parallelism amongst the modules. We can see what the performance is expected to be for a Zedboard."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "67780f09",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "predicted latency (us): 1536.9933333333333\n",
      "predicted throughput (img/s): 650.6209092210332 (batch size=1)\n",
      "predicted resource usage: {'FF': 6271, 'LUT': 5178, 'DSP': 2, 'BRAM': 26}\n"
     ]
    }
   ],
   "source": [
    "# load the zedboard platform details\n",
    "net.update_platform(\"platforms/zedboard.json\")\n",
    "\n",
    "# show latency, throughput and resource predictions\n",
    "print(f\"predicted latency (us): {net.get_latency()*1000000}\")\n",
    "print(f\"predicted throughput (img/s): {net.get_throughput()} (batch size={net.batch_size})\")\n",
    "print(f\"predicted resource usage: {net.partitions[0].get_resource_usage()}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d2511f64",
   "metadata": {},
   "source": [
    "To increase performance, the [samo](github.com/AlexMontgomerie/samo) design-space exploration tool can be used. This tool generalises the CNN to FPGA mapping problem for Streaming Architectures. A command-line interface can be used to optimise a design. We will use the rule-based optimiser, and use a latency performance objective."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "546bdbfc",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "A subdirectory or file -p already exists.\n",
      "Error occurred while processing: -p.\n",
      "A subdirectory or file outputs already exists.\n",
      "Error occurred while processing: outputs.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "#### ( run settings ) ####\n",
      " * model    : models/single_layer.onnx\n",
      " * backend  : fpgaconvnet\n",
      " * platform : platforms/zedboard.json\n",
      " * optimiser : rule\n",
      " * objective : latency\n",
      " * batch size : 256\n",
      " * enable_reconf : true\n",
      " * seed : 2814968246\n",
      " * output_path : outputs/single_layer_opt.json\n",
      "##########################\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "optimising single partitions: 100%|██████████████████████████████████████████████████████| 2/2 [00:00<00:00, 16.26it/s]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Network opt1:\n",
      "------------\n",
      "\n",
      "Partition 0:\n",
      "------------\n",
      "\n",
      "  in (Mbps)    out (Mbps)  total (Mbps)\n",
      "-----------  ------------  --------------------------\n",
      "    1088.89         12800  13888.888888888885/34112.0\n",
      "\n",
      "\n",
      "Layer                        Latency (cycles)    DSP    BRAM    LUT     FF\n",
      "-------------------------  ------------------  -----  ------  -----  -----\n",
      "single_layer/conv1/Conv2D                1152    208     232  17110  20561\n",
      "single_layer/conv1/Relu                  1152      0       0      0      0\n",
      "\n",
      "\n",
      "  Latency (cycles)  DSP        BRAM       LUT            FF\n",
      "------------------  ---------  ---------  -------------  --------------\n",
      "              1152  208 / 220  232 / 280  17110 / 53200  20561 / 106400\n",
      "\n",
      "\n",
      "\n",
      "Network Summary:\n",
      "------------\n",
      "\n",
      "Objective: latency\n",
      "Batch Size: 1 (img/batch)\n",
      "Total Latency: 11.520000000000003 (us/batch)\n",
      "Total Throughput: 0.08680555555555554 (img/us)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!mkdir -p outputs\n",
    "import samo.cli\n",
    "\n",
    "# invoking the CLI from python\n",
    "samo.cli.main([\n",
    "    \"--model\", \"models/single_layer.onnx\",\n",
    "    \"--platform\", \"platforms/zedboard.json\",\n",
    "    \"--output-path\", \"outputs/single_layer_opt.json\",\n",
    "    \"--backend\", \"fpgaconvnet\",\n",
    "    \"--optimiser\", \"rule\",\n",
    "    \"--objective\", \"latency\"\n",
    "])"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "42675652",
   "metadata": {},
   "source": [
    "We can see the performance and resource predictions for the optimised configuration."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "44ee9eb0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "predicted latency (us): 16.419999999999998\n",
      "predicted throughput (img/s): 60901.33982947625 (batch size=1)\n",
      "predicted resource usage: {'FF': 20561, 'LUT': 17110, 'DSP': 208, 'BRAM': 232}\n"
     ]
    }
   ],
   "source": [
    "# load the optimised network\n",
    "net.load_network(\"outputs/single_layer_opt.json\") # TODO: change name\n",
    "net.update_partitions()\n",
    "\n",
    "# print the performance and resource predictions\n",
    "print(f\"predicted latency (us): {net.get_latency()*1000000}\")\n",
    "print(f\"predicted throughput (img/s): {net.get_throughput()} (batch size={net.batch_size})\")\n",
    "print(f\"predicted resource usage: {net.partitions[0].get_resource_usage()}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7f32f039",
   "metadata": {},
   "source": [
    "We can also see a visualisation of the model. It's clear how SAMO is able to exploit parallelism to generate higher performance designs."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "3c42b743",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAEAgAAAggCAIAAAA9iyQrAAAABmJLR0QA/wD/AP+gvaeTAAAgAElEQVR4nOzdfXhW5Z0n8PthqDpFTdQafGvYsQyMrW4orYLYkTbpi2WatLUCwR10OkAWHWxV4ux6LalriWKnoLZ1LEtgWssuCWKdMY9LadfEwggEXJGMrtaU2hJ8IygmIq2o47N/nM6Zp09eSEJeOPr5XF657uec37nv33kI/+D9PSeVyWQCAAAAAAAAAAAAAACQTCOGuwEAAAAAAAAAAAAAAKD/BAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBBAMAAAAAAAAAAAAAACDBRvap+vbbb9+6desgtQIAAAAAAAAAAAAAAFx44YXXX3997+v7FgzYunVrU1PT5MmT+9gVAAAAAAAAAAAAAABweE1NTX29pG/BgBDC5MmT161b19erAAAAAAAAAAAAAACAw5o+fXpfLxkxGH0AAAAAAAAAAAAAAABDQzAAAAAAAAAAAAAAAAASTDAAAAAAAAAAAAAAAAASTDAAAAAAAAAAAAAAAAASTDAAAAAAAAAAAAAAAAASTDAAAAAAAAAAAAAAAAASTDAAAAAAAAAAAAAAAAASTDAAAAAAAAAYXB0dHXV1dalUargbAQAAAACAdyfBAAAAAAAA6IPW1tbUHyorK+vo6OjhklRXhqzh4dXa2rps2bL8/PxZs2YNdy8AAAAAAPCuJRgAAAAAAAB9UFhYmMlkdu/evWLFiuhIOp1eunRpD5dkMplMJlNbWxtCqK2tjT4ORa9HgXXr1u3atWu4uwAAAAAAgHe5VJ/+38P06dNDCOvWrRu0fgAAAAAAIDEaGxtLSkqicW1tbXl5eQ/FHR0d+fn5Rx4JGKh5hkzUcDROUNsAAAAAADBc+rFv3xsDAAAAAACgn4qLi+PxrFmzmpubeyjOy8sbkEUfe+yxAZlnyAzUjQMAAAAAAN0RDAAAAAAAgCOyaNGiaFBVVdXW1jaoa3V0dNx5552DugQAAAAAAJA4ggEAAAAAAHBEFi9eXFpaGkJIp9M33XTToK61dOnSdDo9qEsAAAAAAACJIxgAAAAAAABHauXKldFg+fLlNTU1g7FEW1tbVVVVdXX1YEwOAAAAAAAkmmAAAAAAAAAcqYKCgp07d0bjioqKxsbGvs7Q0dFRV1dXVlaWSqXKyspqamra2tris3V1daNHj85OBaT+zQ9/+MNUJ62trSGE1tbWzqeqqqqiGXLORpdka2pqqqqqiq/q4aai5lOpVNxtdBfNzc093HJjY2NOb338zgAAAAAAgN8TDAAAAAAAgAFQVFRUW1sbjUtKSjrvs+9Bc3PzypUrJ06cWF9fn8lk5s2bV1FRMXr06HhjfXl5eSaTyWQy8SWZf/NXf/VXe/fuXbRoUXR8/vz5mUymsLAwhFBYWJjJZLZu3RpftXv37sWLF0fj6Ozu3bvnz5+/d+/e6JJIW1tbWVnZ5s2br7nmmkwm097eXlhYWFJSUlZW1tLSkt15a2trTU1Nfn7+rFmzoiNVVVXROJ1OT5gwoYe7Li4ubmhoKC0tbWhoaG9vz747AAAAAACgTwQDAAAAAABgYJSXly9dujQaL1iwoKOjozdXNTc333fffQsXLhw3blx0pLS0tL6+PoQwYcKE3kxSUFBQWVnZ3dnJkyfPnz8/Gufl5eWcfeGFF+bPn19QUBAfaWtrmzt37plnnrlw4cLoeF5e3rx581asWJFOp8ePH5/9HoAlS5bs2LEj/lhTU3PZZZdlMpmo/zgp0aXW1tbHH3985cqVxcXFnRsDAAAAAAB6TzAAAAAAAAAGzMKFC6Nd+Ol0Og4J9Kyqquqyyy7LOThp0qRo8JOf/KQ3k+Tl5a1YsSKEsHz58pyH+ocQrrzyymiwadOmnFO33nprUVFR9pGbbropnU7HWYLYvHnzSktLo4bjg9///vdvu+22+ONpp50WzVZaWprJZMrLy7truLGx8ac//WmcPQAAAAAAAI6EYAAAAAAAAAykm2++OdpAX11dXVdX13NxU1NTOp0+6aSTco7H2+U3btzYy3UvuOCC7i4544wzokFNTU328ZaWlqjVWHNz8/Lly0MIp59+euclLr/88hBCOp1ubGyMD2Y/7D9ntu5EbcybN683xQAAAAAAwGEJBgAAAAAAwEAqKChYvHhxNJ41a1Zzc3MPxZs3bw4hjBkzJtVJVBBt0++NoqKiaF9+RUVFzqnm5uboVDqdzu5nx44dcZwgsn379vguOi8xceLEaPDwww/3sqscbW1tVVVVJ5xwQnFxcf9mAAAAAAAAOhMMAAAAAACAAVZUVFRfXx+Nq6qq2trauqusrKwMIezevTvTvd6vGz+Dv6mpKfv4+vXr77rrrmj80EMPxcfXrFlTVFSUXZlOp3uYf/To0dGgurq6911lW716dXV19Zo1a3r4TgAAAAAAgL4SDAAAAAAAgIFXWlq6dOnSEEI6nb7pppt6Ln711VcHZNGLL744Gtxzzz3xwcbGxunTpxcWFi5atCiEUFlZ2dHREUJoaWmJXiOQredgQF5e3hF2OHfu3NLS0nQ6PXfu3COcCgAAAAAAiAkGAAAAAADAoFi4cOH8+fNDCMuXL6+pqemh8umnnx6QFfPy8qLd/8uXL29tbY0Orlu3rri4OIRw2WWXRUc2bdoUQtixY8cFF1zQ3VQ9P9E/uq/+dRi9uyCdTldVVfVvEgAAAAAAIIdgAAAAAAAADJabb745eip/RUVFY2Nj54JoH/+aNWu6m+Gqq67q04rx7v8tW7aEf3tdQHSkqKgoGkQphTVr1sRHYtFbDkIIL774Yg+rTJw4sU9dZSssLNy6dWsIobq6uq6urt/zAAAAAAAAMcEAAAAAAAAYLAUFBfFW+5KSks4FH/nIR0II6XS6y1cKtLS0jB07tk8rFhUVRVGENWvWdHR0xK8LiNTW1sbLRWU5Lrroomiwffv2zmc7OjqiwdSpU/vUVY7JkydHncyaNau5uflIpgIAAAAAAIJgAAAAAAAADKpx48Y1NDR0d3bKlCnRoKKioqampq2tLfrY0dHR3Nx8xx13xDv1e+/yyy8PIaTT6ZUrV8avC+i83AUXXND52smTJ8evOIhjALHf/OY3IYRFixaNGzeur13lKC8vj96WMGHChPiuAQAAAACA/hEMAAAAAACAwVVcXLxixYouTxUWFkbPzg8hVFRUjB49OpVKpVKp/Pz8CRMmhBAmT56cXT9//vxo0NTUFP1ctmxZzpzx7v+NGzdmvy4gWi6eoaioqMuW4lccrFy5MufUfffdV1paes0113R3p31SWVkZhRDmzp07IBMCAAAAAMB7lmAAAAAAAAD0U11dXfyzZ/PmzYsekN9ZeXl5vBc/W2lp6c0335xzcNq0adHgwgsvTKVSt9566+zZs3Nq4t3/1157bedpr7zyyhBCd0GFEMK4ceN2795dWlpaWVlZU1MTvTego6Ojpqamubl55cqVBQUF2fWNjY3xOIor5OiuIC8vb968eSGEdDpdVVXV0tLSXUsAAAAAAEDPUplMpvfV0RuH161bN2j9AAAAAABAAqRSqc4He/4n97a2trlz59bX13d5trm5+aGHHqqsrAwhzJ8/f9q0adHT9DtLp9M1NTXpdHrFihUzZszIy8vrXNPU1HTrrbd2t1Yqldq5c2d3bwyINTY2Pvzww9XV1SGERYsWfepTn8p5/0DoxffQQ0FjY2NJSUnPlwMAAAAAwHtQP/btCwYAAAAAAAAAAAAAAMDRoh/79kcMWjMAAAAAAAAAAAAAAMCgEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEEwwAAAAAAAAAAAAAAIAEGzmw06VSqYGdEAAAAAAAAAAAAAAA3mUymcwAzjbAwYAQwlXXXnvBhRcO+LQAAAAAAAAAAAAAAJB027du/f6ddw7snAMfDLjgwgu/PGPGgE8LAAAAAAAAAAAAAADvAgMeDBgxsNMBAAAAAAAAAAAAAABDSTAAAAAAAAAAAAAAAAASTDAAAAAAAAAAAAAAAAASTDAAAAAAAAAAAAAAAAASTDAAAAAAAAAAAAAAAAASTDAAAAAAAAAAAAAAAAASTDAAAAAAAAAAAAAAAAASTDAAAAAAAACSYVNjY34qtamxcQiuAgAAAAAAEkQwAAAAAAAAkqGspCT+OdhXHQ2ea229p6YmP5XKT6Vuqara1dIy3B0BAAAAAMBRSjAAAAAAAACSob6hIf452FcNuw3p9Lljxow+7bT2TKY9k/nsX/zFx8eP/3Fd3XD3BQAAAAAAR6ORw90AAAAAAADw717r6CjMz2/PZDqfuri4uMvj/b7qqLWpsbG8rOw7K1ZcUloaHTl/8uT6hoaykpJRo0bFBwEAAAAAgIg3BgAAAAAAwFFk52OPDdlVR6d9bW1lJSUhhC/PmJF9/OLi4ktKS8vLyp5rbR2m1gAAAAAA4CglGAAAAAAAAEeL1zo67r7zzqG56qi1/oEHQgjVS5eemJeXc+rzpaUhhH9at24Y2gIAAAAAgKOYYAAAAAAAABwtvrd06YZ0emiuOjq91tHx9YqKEMJ//OhHO5/98HnnhRAWVVbua2sb6s4AAAAAAOAoJhgAAAAAAADDb19b2y1VVd+urh6Cq45mzzz9dDQ4+ZRTOp89/YwzosHTTz45dD0BAAAAAMBRTzAAAAAAAAB+77WOjh/X1ZWXlUUfNzU2Xn/VVfmpVHlZ2Y/r6nq48NGmpluqqvJTqaj4npqa51pbu5s/P5WKPkbj8rKym2+88U9Hj87e3x9NlZ9KbWps7OHyflzVc/O3VFVlX9tz//va2u6pqYkuvGvZsu6e4r+psTGnpR489cQTv7+Xk07qfPbEvLxo8C+PP96b2QAAAAAA4D1CMAAAAAAAAMJzra0/rqsrzM+fM2vWhnQ6hPDjurqykpJ/WL48hLAhnZ4za1Z5WVmXe99vqar6zIUX/vmnPtWeybS2t59XVPT1iopzx4zZ1dKSPf89NTXR/PFV0XhDOn3Hbbe1ZzLtmUxcH31sz2QuLi7u8vIQwlfKy/txVbZ9bW3lZWXbNm+uuOaaqPmzCgvLSkrKy8qym+9yqiebm/909OivV1REHxdVVl4zd26X309ZSUn887DiQEWcAcgWH3x2167ezAYAAAAAAO8RggEAAAAAABDuqanZvHFj/DHKBrS2t7dnMv/3mWcuKS2NDq743vdyLrxr2bLomf3RXvwT8/KunDcvOrV29eq47PYlS5p37Mhe7ouXXdaeydTV14cQVtXWHra97Mt7f1M9XLWvre2auXPPOPPMBQsXnlpQEDf/nRUrNqTTHx8//snm5u6merK5+ecPPfTk7t1RnOCGRYtCCBvS6fUPPNB5ofqGhvjnYcUvQOgyGBCLAhsAAAAAAEAklcl6ktBhTZ8+PYSwbt26bqdLpX6wdu2XZ8wYgNYAAAAAAGAIvdbRUZifH41X1dZ+pbw8PrWvre1PR4+Oxo/s3HluUVF8Kj+VCiFcUloabfHPPhhCyH6cf/b8dfX1UdggR5cXdr4852z/rrr+qqv+YfnynNuJlJeVbUinc26qh+/nudbWc8eMCZ2+h37o4V56WQAAAAAAAEe5f7z33q/OnNnDTv7D7tvvzBsDAAAAAAAghD98RH32rvcQwqkFBfFD/R/bvj37VHS8eunSPs3fZSqg95cf+VVPNjdHD90fffrpnc9Ov/zyEMKGdHpTY2OXU+V8P2cVFkaD6E0LAAAAAADAEBMMAAAAAACAwyuaODEa/OQP975/pby8PZMZO25c9PG51ta7li0b6ub6Lo43nFpQ0PlsfLP//PDDQ9cTAAAAAADQX4IBAAAAAABweAWjR0eD7h6Kv6+t7a5ly7Zt2fKl6dOHsK9++kmPj/aPb/bb1dVD0s6/u2HRogEsAwAAAACA94iRw90AAAAAAAAkwIl5eT2c/XFd3YvPP3/F3Lk9lx09uos3RIbxLs4qLIwG+9raOr/N4LnW1pwyAAAAAAAgeGMAAAAAAAD0ySWlpdkfd7W0lJeVvX7gwIKFC5OSCsi2r62th7N/PX/+kHUS+fB550WDQ2+80ZsyAAAAAAAgCAYAAAAAAECffD4rGPBkc/PHx4/fkE5/ecaMYWypH6qXLo0Ge198sYeyookTh6Sdfzf+nHOiwbO7dnU+Gx+MywAAAAAAgCAYAAAAAAAAvfFca2s0+NgFF8QHq6uqokHi3hUw6aKLosFj27d3PvtaR0c0uGjq1KHrKYQQwol5eVFo4de/+lXns9HB6qVLE/eFAwAAAADAoBIMAAAAAACAw3uyuTmE8Nfz559bVBQf3JBOR4N9bW3xwezxUev8yZMvKS0NIXy9oiKOAcRaf/ObEMINixaNHTdu6Hv70vTpUWOdT0UHowIAAAAAACAmGAAAAAAAALmiGEC2H9bUhBCuvu667IM3LFoUDVZ873vR9vpNjY1rV6+OC55rbX2to+PHdXW9XPev58+PBo82NUU/71q2bJCuih7MH0L40cqVOaceuO++S0pLK665ppdt92xTY2N+KrWpsbGX9WcVFtbV10cX5swTQqirrz+rsHBAGgMAAAAAgHcNwQAAAAAAAMj1D8uXx9mA51pbb6mq2pBOP7JzZ84T9GfOnh0Nvl1dXZifn59K7WtrW7BwYbxT/9wxYypmz764uDj84Tb3aAd/Z5+dNi0afObCC/NTqWW33hovkX15zo75/l01dty4J3fvvqS0dFFl5T01NVGw4bWOjntqap5obv7eypWnFhRk1/cwVQ+nQghlJSXxz166pLR0VW1tWUlJ/EVtSKfLSkrq6uujFx0AAAAAAADZBAMAAAAAACDXf7/ttse2by8vK8tPpSoXLPizj3zkl3v3nltUlFM2dty4/7N1axQD+Ov58x/ZufMr5eXRONq/vqq2dsXq1acWFOSnUtk746Md/J3XvaS0NN77/p0VK6JrQwg5l5eVlGRf3r+rwr89m7++oeG51tYo2PC9pUv/5EMfqquvz0kF9DDVYVepb2iIf/beV8rLH9m582f/+3/np1L5qdTel16KYgx9mgQAAAAAAN4jUplMpvfV06dPDyGsW7eu2+lSqR+sXfvlGTMGoDUAAAAAABha8Y729r784zkAAAAAAEDv/eO993515swedvIfdt9+Z94YAAAAAAAAAAAAAAAACSYYAAAAAAAAAAAAAAAACSYYAAAAAAAAAAAAAAAACSYYAAAAAAAAAAAAAAAACSYYAAAAAAAAIYSwqbGxyzEAAAAAAMBRbuRwNwAAAAAAAMMvP5XK/lhWUhJCaM9khqkdAAAAAACAPhAMAAAAAAAAGQAAAAAAACDBRgx3AwAAAAAAAAAAAAAAQP8JBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIKNHO4GAAAAAAAgSf7x3nuHu4X3hC/PmDHcLQAAAAAAQGIIBgAAAAAAQB98debM4W7hPUEwAAAAAAAAek8wAAAAAAAA+ua7J/zZtGM/MNxdvGutP/Ty1w78Yri7AAAAAACAJBkx3A0AAAAAAAAAAAAAAAD9JxgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAAAAAAAAAAJJhgAAAAAAAD0wSvvvPXgoX0Vrz013I0AAAAAAAC/N3K4GwAAAAAAAJLkO7/dveaNl3pT2fjm/ro3XgohlB93WvExJw9yXwAAAAAA8N7ljQEAAAAAAEAffPP4sb0pe/DQvro3Xlp2wrhlJ4z7+Zv71/YuSwAAAAAAAPSDYAAAAAAAADDAXnjn0LUHnrn6/R88ITXyhNTIWced/t9e3/X02weHuy8AAAAAAHh3EgwAAAAAAICB9Mo7bz14aF/Fa0+FEBrf3D/25Ue+8fquF945FEJ48NC+7I/Zl6z63fNjX36k4rWntr7V3r9Jumum8c39Fa89dSDz9jde33XHb3d3t2II4UDm7bVvvDT25UfGvvzIHb/d/co7b8XzHMi8Ha1b8dpTv/7X3x123R1vvRZCKBhxTPQxGvzL2wcOeyEAAAAAANAPI4e7AQAAAAAAeFe58fVfNr65P4Tw9NsHi485+b78osvam0MIlx43+gvHnjrxfSdevP/REMI3jx8b1b/yzls3vv7LsmNP3fWBT2x9q312x5Pp/I/e8dvdfZrksM386l9/N+u402vfeLG7Fc8ZOerbB3+z5o2Xtp086VB45+L9j776zlvx/AsPtJw24pjHT5l8Qmrkg4f2HfZL2P5WRwjhjBHHRh9PGfG+EELDm/tnHndan79QAAAAAADgcLwxAAAAAAAABtKKEz8cDc4ZOSqEMGHkCSGENW+8FA2ivfJr3ngprt/6Vnvjm/u/cOypIYQL35cfQtjw5st9neSwzXzoj/74nJGjoo3+Xa4YQjhpxPsuP+60U0a8L2f+xjf3N765/6t/fOYJqZEhhKnHnHTYdbvsLYooAAAAAAAAA84bAwAAAAAAYDjVH9oXQhj78iPxkb//7Z7r3j9mYFeJ9vT3vGK06AvvHPrJoZezr/35m/tDCH/yR3/ceSoAAAAAAOBo4N/uAQAAAABgOEXP0d/1gU8cDSuufeOlhjf33zjqT5Yc/HV8sDevJshRfMzJnd8PcPlxp/V1HgAAAAAAoDdGDHcDAAAAAABA+PW//m7YV3zw0L7/9vqu/378h+KXA/RbyTEnhxBeeeet6OML7xwKIXxk5PFHOC0AAAAAANAlwQAAAAAAABhOtxw/NoTwT4faDmTeDiG88s5bq373/LCseO2BZ0IIZ4w4tsv6p98+2Psl/vyYk0IIe955I/rY9s6b8UEAAAAAAGDACQYAAAAAAMBAih+TH2+7zz6e8zGE8OljTgkh/P1v93z0laaxLz8yaf+2zx/7gb5OcthmsnW5Ygih+JiTQwgvvHMofplAdHm0of+O3+6OHvy/9a326Ow3Xt/V3bpnjDj2luPH3v/G3gOZtw9k3r7/jb23HD+2c+QAAAAAAAAYEIIBAAAAAAAwkCbt3xYNPvpKU/bHaJDzMYRwyoj3bTr5/L95/wdDCJcfd9qmk88/Y8SxfZ3ksM1UvPZUfLDLFUMI171/TAhh7RsvnZga+Tfv/+Dlx512KLwTQjhjxLGbTj7/tBHHXLz/0W+8vmvcH40qPubkO08Y//X3j+lh6ZnHnfbJY07+6CtNCw+0fP7YD8w87rSeWwUAAAAAAPpt5HA3AAAAAAAA7yq7PvCJ3n+MnDHi2OveP+a6rH32/ZikN830sGII4ZyRo+L6nFNnjDj2m8eP/ebxY6OPK078cG9WLz7m5N63CgAAAAAA9Js3BgAAAAAAAAAAAAAAQIIJBgAAAAAAAAAAAAAAQIKNHO4GAAAAAACAIzL25Ud6OLvrA594l60LAAAAAADkEAwAAAAAAIBkG64t+Lb+AwAAAADAUWLEcDcAAAAAAAAAAAAAAAD0n2AAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAkmGAAAAAAAAAAAAAAAAAk2MjhbgAAAAAAABLm8bdfG+4W3s18vQAAAAAA0FeCAQAAAAAA0Dc/+N0LPwgvDHcXAAAAAAAAvycYAAAAAAAAfdCeyQx3C33zVzNmhBB+eO+9w90IAAAAAAAwWEYMdwMAAAAAAAAAAAAAAED/CQYAAAAAAAAAAAAAAECCCQYAAAAAAAAAAAAAAECCCQYAAAAAAM0YBAoAACAASURBVAAAAAAAAECCCQYAAAAAAAAAAAAAAECCCQYAAAAAAAAAAAAAAECCCQYAAAAAAAAAAAAAAECCCQYAAAAAAAAAAAAAAECCjRzKxbZv3fr3t98eje9Zt67LmiunT+/yuHr16tWrV69evXr16tWrV69evXr16tWrV6++H/WPNjVlfxz2ftSrV69evXr16tWrV69evXr16tWrV69evfr3Qv3fXH/9BRde2GXNYBjSYMDze/Y8cN99l33ikyGEvJ9s6rLmfS+93OVx9erVq1evXr169erVq1evXr169erVq1evXn0/6ke8cSj747D3o169evXq1atXr169evXq1atXr169evXq1b/r6+975Odfmj49DGEwIJXJZHpfPX369BDCum7CDSGEVCr1g7VrvzxjRpdn//Hee786c2Zm/ca+dgkAAAAAAPTPjCU3hRDuvfHm4W4EAAAAAADeK1LTph5+X333O/kPu2+/sxF9bREAAAAAAAAAAAAAADh6CAYAAAAAAAAAAAAAAECCCQYAAAAAAAAAAAAAAECCjRzKxSZNmVL7rduHckUAAAAAAAAAAAAAABhKtd+6vWjKlKFccUiDAWecddbYz3wuvPTyUC4KAAAAAAAAAAAAAABD5iuf+dxvzzprKFccMZSLAQAAAAAAAAAAAAAAA0swAAAAAAAAAAAAAAAAEkwwAAAAAAAg8Rqbd6SmTW1s3jFcDXQcPFi3sSE1bep7amkAAAAAAICjxMjhbgAAAAAAgCNVcuN10c/M+o1DvHTrvr0/fezRiu9+e4jXHd6lGSQtz+/Zsatl1re+Oai/yW3tr2575untLU9X1/4oOrJo1hUfKfwP53xwTNHZY1ue3zN+3l8O/V+lIxH9XUhv25zetiWEsHTu1Z+e8LGis8d2ruxNhGbp3KtPfP+o8/7D2ed8cEzeqFED3y4AAAAAAINAMAAAAAAAIPEaltxRcuN1DUvuGPql1/3zz3e98PzQrzu8SzOwop36NRvS0b72wdNx8ODKnz5YufLu0klT5l1SunfNPxXknxQdf3rP7qrVq+IGWvftLTx19KA2M1Aam3dE0aBY5cq7QwiLZl1ReWl5zs7+KPBQt7Fh1re+GR3Zedeq008+JfoeQgit+/Y2P/urmg3pKHKzdO7Vs4s/G58FAAAAAOCoNWK4GwAAAAAA4EgVF03MrN9YXDRx6JdeeOnM2776n4d+3eFdmoG1uvFno447rssn3A+gluf3zF5aXbny7kWzrqi/aUnppCnxfve8UaMm/9mH629asmjWFYPaw4BrfnZXTiogVl37o//6g//R5anPf3xyPC46e2z2vv/CU0eXTppSf9OSFV+7IYRQufLuud/5u+Zndw1o1wAAAAAADLwhDQZs37q1/G+7/udpAAAAAAASKueR5O+RpRlACy+dWVw0sfLS8sFbonXf3vHz/jK9bcv8aV9cPHtOd2WLZ8+ZP+2LIYSkvIyiavWq0klTGpbc0b5ufWb9xsz6jTvvWhXdQghh+foH6jY2dL6qN39x5l3yhdr/8o0QQnrblgkL5sgGAAAAAAD0SfnfXrd969ahXHFIgwHP79lz/0M/G8oVAQAAAACARBjUmMeCu++MBvOnlfVceePM/zR4bQyspl88FUJY+fW/LS6aGH97RWeP/f6C6+NXH2x8ornf85dPLYnnqVq9quPgwSPrFwAAAADgPeT+h372/J49Q7nikAYDAAAAAAAAhljdxob0ti0hhPnTvlh09tieiwtPHb1o1hWP/+qXQ9LaEdn81BN3XX1tQf5JnU/NLv5sNFi+/oEjWeKa0kujQXrblpU/ffBIpgIAAAAAYFAJBgAAAAAAAO9ms771zWgw7fzJvan/i/MvHMx2BlLhqaO7PD7uzA9Gg9JJU45k/oL8k5bOvToaV668u6391SOZDQAAAACAwSMYAAAAAABwlOo4eLBmw4OpaVNT06bWbHiwdd/ejoMHU9OmdllZt7Gh86mc423tr8YTLrt/bQ97fKMLr7rr9qj4qrtur9vY0HHwYL9vpG5jQ9nNN6amTS27+caaDQ8O2fbipl88VbV6VXQX0dKt+/ZmFyy7f210Nvu/7JrWfXu7O9X7W8v5g4jGZTff2PzsriO/x/S2LfE9Vq1e1di8o4fi7C+k5+I+/fIc9mtMb9vSw9c4qJp+8VQ8Hn/WB3tzyTkfHFO58u7uZjt6vsCFl8487L2UTrqoN7fcg4s+fF483vbM00c4GwAAAAAAg2TkcDcAAAAAAEAX2tpfnfudvyuddFH7uvV5o0a1tb/6vfT91bU/yilr3bf3p489WvHdbx/2ePOzuyYsmBN/rFx598Yndq78+t8W5J+Uc23zs7uqVq8KISyePef7C64PIdRtbIifuR7LrN/YmxtpfnbXQzsfK500pXxqSQghvW1L2c03Vnz32zvvWlV09tjezNBvVatXVdf+qGHJHYtnz+k4eHDp/XXRF/JMzf+Mn6e+8NKZZ57ygfjusk9FCk8dnVm/MfpCKi8tzxs1qk+31vkPIuoqqk9v29LLr7FLLc/vqVx597Vfmr549pzFs+e07tu74O47q2t/tGjWFYtnz8kpjn6jpp434ZrSS6Mv5N5/frjkxutKJ01ZOvfq7Lvuxy/PwktnfnrCx6pWr0pv2xJCaFhyR3HRxOzVSydN6e5rHGxP/ObZeJw/6vjeXJI3alTnP5dkfYFx8GDqeUW9ueUenHHKKfG45fk9RzgbAAAAAACDxBsDAAAAAACORg80bU5v2zLvki9EO4AL8k9aPHvO/GlfzCmr2fDgjl0tnS/POR5tYd99z72Z9Rvb161fNOuKEEJ625YHmjbnXNi6b++EBXPS27Ysnj0n3t1ePrVk6dyro/HOu1Zl1m/sfSrgvs0bF146M942XTppSv1NS0IIExbM6fcrCHpj2f1ro/330QbrvFGj5l3yhejU6safZVeWTy1Z8bUbovH+Awe6nO3ljo7OqYDe3NqStf8r+w+iZsODl100NbN+Y1RZ+1++0e8bbHl+z/h5f7l49px4B3nhqaOv/dL0EEJ17Y+W3b82u/jQm2/N/c7fnXnKqQsvnRltRo++kBVfuyG9bcv4eX+Z/e6C/v3yFJ09Nk4jPP6rX3bXdvwrPWSy76VzDKaXolRAgr7AZ196MYSQk1jon8JTR8fj7l6kAAAAAADAsBMMAAAAAAA4GnV+CUAI4cpPX5JzZPHsObd99T93rsw5/vSe3QsvnRlt8M3eIp/elhsM+Oljj0aDnMf5l06aEg3u29yHJ9xXrV512UVTcw5OGn9ONPjJ/23q/VR9Fe1gjtsOWfubO794If5Cbl27uvNULc/vmTh2XM5u7F7e2vcXXJ/9B3HaSSdHX2z0APjoVQP9U7ny7kWzrsj5Yzp3zJ/EZ7OP/7/WX6e3bZk/rSxnknmXfCH6iqJH0Uf6/ctTdPbYaLYut49HYYnsXeZDY/n6B458kpv+5w+S9QXe89CGEML0P/9kb4oBAAAAAHgXGNJgwKQpU2q/dftQrggAAAAAkGh1GxuyP57zwTGda7p7fHj28ZwN6PHe4vS2LTlXdRlICCHEzx3vvKu+O02/eCq9bctJJ5yQczx+avvGJ5p7OVU/RA/jj1900Mv69LYtjc07ck5tfKJ56nlF2Uf6dGvZfxDZQYUjETXwqf/40c4NNCy5I/zhuwjaX3/9Vy++EEI4/eRTOk91+Sc/HTrdeP9+eUII0SsLog5zTm16srlzlCIRmp/dFaULkvIFRg2v+NoNQx/DAAAAAAAgUvut2ydNGZj/KdBLQxoMOOOss77ymc8N5YoAAAAAAAkV7Wif9a1vXnXX7c3P7ooO5o0alVnfhwf2D6/NTz0RQhhz5YzUtKk5/0UFA/Io9+6UTy3JrN8Y5xla9+1ddv/aHuo///HJ0eDOf1qXfbzj4MEdu1rieSLDe2txA10qLpqY8y6C/a8fiAZxbiHbxLHjosHD//L4kTf2sbHjo0H0xPps6x9tynm/QVJsb/lFNEjKF1i1elXppCnxqwkG0EAlWwAAAAAA3vW+8pnPnXHWWUO54pAGAwAAAAAA6KXZxZ+N9uAuX//AhAVzsuMBg2rF126IBi3P7+m54LAqV94dQth9z72Z9Ru7+29Aeu5ZW/ury+5fu+WpJ6f/+Sd7KMsbNSp+aUD2V/3Yrmc6XzjstxY10EsvvvJyD2dH558cDXr/LogexF/j8vUPZP8KNT+7a9r5k498/n7IfmtE6769/ZghvW1zD2ePti+wZsOD6W1bev+ujMPK/tKmnjdhoKYFAAAAAGBgCQYAAAAAAByNCvJPWl25KN7dG8cD2tpfHdR1P/ex86NBetuW7OPxXvm4oJdePXBgQBrrn7qNDasbfzb3c18on1pSeOronovjlwYsX18fH1z3zz+PH+KeY3hvrfde2P9KD2fzRo0a2OWmfPjcaJD9K3Tf5o0Xn1s0sAv1UvbbHl54paevojs5fxdyHFVfYNMvnqr47rfrb1qS846LI5H9pX30Q386UNMCAAAAAPx/9u4/Osr6zhf4k5jW7UHF1mK2cYTW5uCPtY3ruganV8MPY9zcIl5TILiC24Na3GN7G8W0nou/2bWztdlu12OpwO1RejsINr0WL9JspKa9MpC1rFktK1yWFWan8qsVzhb2qOnm/jHeaW4CIcjkOzzweh2P58kzzzzvz/M4/vd9Pw/FpRgAAAAAAHCcGj1q1F03zNz+5IrCQ/oXrX628sbrR7QbMHZM5ebF35tam5y/5PHlXS/kd27JZe9dtjSKolceW3rE5fUD/FN2e/GnHIYtuex1D97zb//+73fdMHOYS7f7P6w9X4TYksteWj3+cF8v1aUV/OQf/+Gojh/6lzOvcdqxjfOesWMqF8yaE0XR/CWP7z9wIJ975qjTir6AfphqzvtkYft//X3mWE51nN/Anm1br7jz9vRX7su/bKRYXtr0amH7cCUZAAAAAABKTjEAAAAAAOC4NnZM5a3Xfnb7kysKbw9YtrZjRBPHn3Pul6+fvmDWnF/seKOssa6sse6vf7jyxolX71u5uua86uGfJ7+4+fsvdh7ugNsfayvCuIfSs23r+bfetGrDuhlXTjqqLw54aUDXqz11nzrEY9pLeGn9B1iYfmrHnl1HHKDmE++tjH9zyFcHXFo9vljjfe4zdfmN519eH0XR2p6NxV2qflTGjqks/L8zxB0boGfb1m+0P53fLnz9eL6Bu/e9de+ypemv3NdcN6VYY0RRtGPPrvlLHs9vP/Glu0vV7gAAAAAA4IgUAwAAAAAAjkdljXX5h4XnjR1TedcNM/PPsy+s0x0hy7te+Oc3f/nw7LkPz57bt7qrb3XXt++4s7luytGuCf6DsR+PomjVhnWL1zw3+NMtuWx11TlFGXiw/PsNoig62plHjxqVXwW+aPWza3s2bty6Zfw55w4+rISXlnf5+AvzG4ccoGfb1v6L1M86Y3R+o3vL64MPLvzMDlmBeH9qzqvOL2T//oud+w8c6Hq155C3MZjZk68pbN/x+DePeHzPtq33Llt6S8Nn839+5qJP5TeO2xu4e99bt/zNX9048erBrYDd+9465I9kmArfnVqbPNqaDQAAAAAAISkGAAAAAAAcp36+dfOAPflVvyP68PW1PRtnpR669drPHvupkhddnN+47VtfX7zmud373sr/uf/AgZ5tW//6hysL662LbtWGdfmNQuiA7SFMv3JifmPKPS2F7QFKeGl5V1383hr0hemn7l22tPAU/P0HDuzYs2vR6h9dPv6CwsFnnXFG1UfOyk/bv22S98auN6MoWjBrTnHX7n/5+ulRFK3asO6r3/3O4W5jMGef+eFXHnuvK7Jqw7rbH2sb4sew/vVNl9wx9+HZcwutkgkXXJT/n+74vIFDtAJ6tm295W/+6vQPfej9zbC864WF6afy24/e8udeFwAAAAAAcDwLWgzozmSaW1tCJgIAAAAAxNeUe1oGLF/OL0q+ceLVIxf6zf+5Moqi5V0vHPupxo6pzL/iIIqi27719cobry9rrCtrrDtzeuMld8yNomjCBRcde8ohLZg1J7/xt6va8zdtbc/GZWs7Cgfs2LNr/4EDh7zMsWMq8y8NiKLoj6rPP+T5S3hpeaNHjfrR/Y/ktxemnxp384zCAONunvHR0aNrzqvuf/yn/9+fS3488OHxz7zUNbU2+cWpNxR3wsKtW7T62ck1lxb35O9DzXnVhW7AotXPVt54/fKuF7bksoUD8qWOb7Q/fcWdt7/y2NIBN7DwkzjebmC+FbBqw7pZqYfyv4H+/1xyx9xVG9b1f31E3uB6w2CL1zw3K/VQFEVTa5ObF3+vtO98AAAAAACInebWlu5MJmRi0GJALptt7+w48nEAAAAAAERRFEWVN16/tmdjfhXv/gMHHm1fvmDWnAHPBV/bs/Gotof+KL8e+pCLjPP/3Ltsaf/l1EOfrbluSmFFdX9Ta5MP3vT5IS58mA4XPXvyNfmNhemnzpzeWNZYt3vfW3fdMHNe47T8/nE3z5j96MLDrbfOP6D9iS/dPcQj0od/af0HW//6piNd03BNrU0Wygn9zWucNniR+ukf+tD2J1dMrU3OX/L44jXPFX5Ri9c817Nt65L/2nr2mR8+3MzD//H0N3rUqPx4hxzykIZ55vet5rzq7U+uKPwGZqUeOv/Wmwo/7HypY+svc9ufXDGgFRBF0fhzzj0Ob2ChFTDEVU+tTQ5e0//8y+sL2z3btvYvIO3Ys2vVhnXXPXjPbd/6ej592fwFWgEAAAAAAEervbMjl80e+bjiKevr6xv+0dOnT4+iaOXKlYc9XVnZd59++r/MmHHIT3+4YsXnZ87sW911tFMCAAAAAJxsyhrr9q1cvWvfr7te7Vm14aVVG9bNa5w2/cqJA9aylzXWDf5u3+quw+0f4iuF7cVrnsuvCR5C4ZHqRzxbFEU927Z2vvLz+Usej6JoXuO0xj+eMLU2OfT5h2Po6PWvb3qyc82i1c/Oa5w2r/G6/LQ927beu2zpqg3r0l+5708umzDEuv97ly2dPfmaI66HPuKlDef+HIuebVufealrYfqpKIoWzJoz6dN/OLjtMOOR+6MoWnHPg1EUre3Z+JN//Iehjz+WH09/O/bsGnfzjO1Prhg7pnLoqzjkaYc++bHYsWfXuk2v5X61N/8fLoqieY3TLq0ef/n4CwZXAgY4rm7gdQ/eM3QrIIqiJ750963Xfnbo2QZ49JY/P+esj1547rgj3g0AAAAAAA6nrLHuyOvqD7+S/4jr9g+RqBgAAAAAAEB/y7teONya4B17dv34539/27e+Pq9x2rfvuDP8bMHc/ljbCXOB/YsBAAAAAABAAOGLAeVHOyIAAAAAACew5V0vfLzyY4d7UvjYMZX5p48vWv1s2LmCWv/6pulXTiz1FAAAAAAAAMOlGAAAAAAAwHvWv75pVuqhCRdcNMQx+w8ciKJowaw5oYYqgSc71/xR9fmlngIAAAAAAGC4FAMAAAAAAHjPXz69LIqinm1bhzjm0fblURTNnnxNoJmC27Fn16XV40ePGlXqQQAAAAAAAIZLMQAAAAAAgPecc9aYKIouuWPu8q4XtuSy+ZcD5O3e99b61zfd/ljbwvRTrzy2dPw555ZuzCJbtWFdWWPdN9qf3rFn1+59by1e89yMKyeVeigAAAAAAICjUBEyrDaZTKfaQiYCAAAAADB8X/v8F6qrzpm/5PFZqYcOecC8xmmbF3/vRGoFRFF03YP3RFE0f8nj85c8PrU2+fDsuV4XAAAAAAAAHIt0qq0mmQyZGLQYUJVIVNc3RDv3hgwFAAAAAGCYRo8addcNM6dfOXHdptd+seONhemn8vvnNU67tHr85eMvqDmveiRyyxrrjvYrfau7ipX+ymNL7122dNWGdU986e5pEz5z9pkfLtaZh6O01x4v7hUAAAAAAHHRVN9wMJEImRi0GAAAAAAAwPFv7JjKsXWVURQ9PHtumMTSrt6uOa/6R/c/Uqp0K9eHz70CAAAAAIDDKS/1AAAAAAAAAAAAAAAAwPunGAAAAAAAAAAAAAAAADGmGAAAAAAAAAAAAAAAADGmGAAAAAAAAAAAAAAAADFWUeoBAAAAAACAYup69ZX1r28q/Pn6v+6Ioii18vuFPRMuuKjuU5eUYDIAAAAAAGBkBC0GdGcyi+574Ad3/reQoQAAAAAAcFJ5p7f3q9/9zgdOqSgvL4uiqK+vL4qi+7/336Mo+o//6Hv3t70df/GNEo8IAAAAAAAntObWlnkPPXD5FVcESywPlhRFUS6bbe/sCJkIAAAAAAAnm8k1l551+hnv/rb37Xffffvdd9/p7X2n973td3/b++HTTp/06T8s9YwAAAAAAHAia+/syGWzIRODFgMAAAAAAICRdkp5+Z9Orv9gxSFeGvzBioo5UxoqTjkl/FQAAAAAAMDIUQwAAAAAAIATzay6q9/p7R28/53e3lkTp4SfBwAAAAAAGFGKAQAAAAAAcKKZcMFFY8+uHLw/8dExl4+/MPw8AAAAAADAiFIMAAAAAACAE9BNk+o/UFHRf88HKypuvvrasrKyUo0EAAAAAACMEMUAAAAAAAA4Ad00+Zp3e3v773mnt7e5bkqp5gEAAAAAAEaOYgAAAAAAAJyALjx33IXnjhuw5+JxnyjVPAAAAAAAwMgJWgyoTSbTqbaQiQAAAAAAcNKaM6XhA6dU5Lc/UFFx89XXlnYeAAAAAAA4SaRTbbXJZMjEoMWAqkSiqb4hZCIAAAAAAJy0bpx0de9ve/Pbvb29M6+aXNp5AAAAAADgJNFU31CVSIRMDFoMAAAAAAAAghk7pvKy8ReUl5WVlZX98fgLP175+6WeCAAAAAAAGBGKAQAAAAAAcMKaM6WhvLz8lPLy2VOuKfUsAAAAAADASFEMAAAAAACAE9bMqyb39fX19fVNv3JSqWcBAAAAAABGSkWpBwAAAAAA4MSx4mc/mfnIA6WegkP4/RuvL/UI/H+evueBGdoaAAAAAAAUiWIAAAAAAABF9rmnHy31CPzO9q6Xo7Jo3FWXlXoQfueZmfNLPQIAAAAAACcUxQAAAAAAAIrsD2ZcW+oR+J3qa/9TFEWnnnFaqQfhdxQDAAAAAAAorvKQYd2ZTHNrS8hEAAAAAAA4yZ16xmlaAQAAAAAAEFJza0t3JhMyMWgxIJfNtnd2hEwEAAAAAAAAAAAAAICQ2js7ctlsyMSgxQAAAAAAAAAAAAAAAKC4FAMAAAAAAAAAAAAAACDGFAMAAAAAAAAAAAAAACDGFAMAAAAAAAAAAAAAACDGFAMAAAAAAAAAAAAAACDGFAMAAAAAAAAAAAAAACDGKkKG1SaT6VRbyEQAAAAAAAAAAAAAAAgpnWqrSSZDJgYtBlQlEtX1DdHOvSFDAQAAAAAAAAAAAAAgmKb6hoOJRMjE8pBhAAAAAAAAAAAAAABAcSkGAAAAAAAAAAAAAABAjCkGAAAAAAAAAAAAAABAjCkGAAAAAAAAAAAAAABAjCkGAAAAAAAAAAAAAABAjCkGAAAAAAAAAAAAAABAjAUtBnRnMs2tLSETAQAAAAAAAAAAAAAgpObWlu5MJmRi0GJALptt7+wImQgAAAAAAAAAAAAAACG1d3bkstmQiUGLAQAAAAAAAAAAAAAAQHEpBgAAAAAAAAAAAAAAQIwpBgAAAAAAAAAAAAAAQIwpBgAAAAAAAAAAAAAAQIwpBgAAAAAAAAAAAAAAQIwpBgAAAAAAAAAAAAAAQIxVhAyrTSbTqbaQiQAAAAAAAAAAAAAAEFI61VaTTIZMDFoMqEokqusbop17Q4YCAAAAAAAAAAAAAEAwTfUNBxOJkInlIcMAAAAAAAAAAAAAAIDiUgwAAAAAAAAAAAAAAIAYUwwAAAAAAAAAAAAAAIAYUwwAAAAAAAAAAAAAAIAYUwwAAAAAAAAAAAAAAIAYUwwAAAAAAAAAAAAAAIAYC1oM6M5kmltbQiYCAAAAAAAAAAAAAEBIza0t3ZlMyMSgxYBcNtve2REyEQAAAAAAAAAAAAAAQmrv7MhlsyETgxYDAAAAAAAAAAAAAACA4lIMAAAAAAAAAAAAAACAGFMMAAAAAAAAAAAAAACAGFMMAAAAAAAAAAAAAACAGFMMAAAAAAAAAAAAAACAGFMMAAAAAAAAAAAAAACAGKsIGVabTKZTbSETAQAAAAAAAAAAAAAgpHSqrSaZDJkYtBhQlUhU1zdEO/eGDAUAAAAAAAAAAAAAgGCa6hsOJhIhE8tDhgEAAAAAAAAAAAAAAMWlGAAAAAAAAAAAAAAAADGmGAAAAAAAAAAAAAAAADGmGAAAAAAAAAAAAAAAADGmGAAAAAAAAAAAAAAAADGmGAAAAAAAAAAAAAAAADEWtBjQnck0t7aETAQAAAAAAAAAAAAAgJCaW1u6M5mQiUGLAblstr2zI2QiAAAAAAAAAAAAAACE1N7ZkctmQyYGLQYAAAAAAAAAAAAAAADFpRgAAAAAAAAAAAAAAAAxphgAAAAAAAAAAAAAAAAxphgAAAAAAAAAAAAAAAAxphgAAAAAAAAAAAAAAAAxphgAAAAAAAAAAAAAAAAxVhEyrDaZTKfaQiYCAAAAAAAAAAAAAEBI6VRbTTIZMjFoMaAqkaiub4h27g0ZCgAAAAAAAAAAAAAAwTTVNxxMJEImlocMAwAAAAAAAAAAAAAAiksxAAAAAAAAAAAAAAAAYkwxAAAAAAAAAAAAAAAAYkwxAAAAAAAAAAAAAAAAYkwxAAAAAAAAAAAAAAAAYkwxAAAAAAAAAAAAAAAAYixoMaA7k2lubQmZCAAAAAAAAAAAAAAAITW3tnRnMiETgxYDctlse2dHyEQAAAAAAAAAAAAAAAipvbMjl82GTAxaDAAAAAAAAAAAAAAAAIpLMQAAAAAAAAAAAAAAAGJMMQAAAAAAAAAAAAAAFX4A9QAAIABJREFUAGJMMQAAAAAAAAAAAAAAAGJMMQAAAAAAAAAAAAAAAGJMMQAAAAAAAAAAAAAAAGKsImRYbTKZTrWFTAQAAAAAAAAAAAAAgJDSqbaaZDJkYtBiQFUiUV3fEO3cGzIUAAAAAAAAAAAAAACCaapvOJhIhEwsDxkGAAAAAAAAAAAAAAAUl2IAAAAAAAAAAAAAAADEmGIAAAAAAAAAAAAAAADEmGIAAAAAAAAAAAAAAADEmGIAAAAAAAAAAAAAAADEmGIAAAAAAAAAAAAAAADEWNBiQHcm09zaEjIRAAAAAAAAAAAAAABCam5t6c5kQiYGLQbkstn2zo6QiQAAAAAAAAAAAAAAEFJ7Z0cumw2ZGLQYAAAAAAAAAAAAAAAAFJdiAAAAAAAAAAAAAAAAxJhiAAAAAAAAAAAAAAAAxJhiAAAAAAAAAAAAAAAAxJhiAAAAAAAAAAAAAAAAxJhiAAAAAAAAAAAAAAAAxFhFyLDaZDKdaguZCAAAAAAAAAAAAAAAIaVTbTXJZMjEoMWAqkSiur4h2rk3ZCgAAAAAAAAAAAAAAATTVN9wMJEImVgeMgwAAAAAAAAAAAAAACguxQAAAAAAAAAAAAAAAIgxxQAAAAAAAAAAAAAAAIgxxQAAAAAAAAAAAAAAAIgxxQAAAAAAAAAAAAAAAIgxxQAAAAAAAAAAAAAAAIixoMWA7kymubUlZCIAAAAAAAAAAAAAAITU3NrSncmETAxaDMhls+2dHSETAQAAAAAAAAAAAAAgpPbOjlw2GzIxaDEAAAAAAAAAAAAAAAAoLsUAAAAAAAAAAAAAAACIMcUAAAAAAAAAAAAAAACIMcUAAAAAAAAAAAAAAACIMcUAAAAAAAAAAAAAAACIMcUAAAAAAAAAAAAAAACIsYqQYbXJZDrVFjIRAAAAAAAAAAAAAABCSqfaapLJkIlBiwFViUR1fUO0c2/IUAAAAAAAAAAAAAAACKapvuFgIhEysTxkGAAAAAAAAAAAAAAAUFyKAQAAAAAAAAAAAAAAEGOKAQAAAAAAAAAAAAAAEGOKAQAAAAAAAAAAAAAAEGOKAQAAAAAAAAAAAAAAEGOKAQAAAAAAAAAAAAAAEGNBiwHdmUxza0vIRAAAAAAAAAAAAAAACKm5taU7kwmZGLQYkMtm2zs7QiYCAAAAAAAAAAAAAEBI7Z0duWw2ZGLQYgAAAAAAAAAAAAAAAFBcigEAAAAAAAAAAAAAABBjigEAAAAAAAAAAAAAABBjigEAAAAAAAAAAAAAABBjigEAAAAAAAAAAAAAABBjigEAAAAAAAAAAAAAABBjFSHDapPJdKotZCIAAAAAAAAAAAAAAISUTrXVJJMhE4MWA6oSier6hmjn3pChAAAAAAAAAAAAAAAQTFN9w8FEImRiecgwAAAAAAAAAAAAAACguBQDAAAAAAAAAAAAAAAgxhQDAAAAAAAAAAAAAAAgxhQDAAAAAAAAAAAAAAAgxhQDAAAAAAAAAAAAAAAgxhQDAAAAAAAAAAAAAAAgxoIWA7ozmebWlpCJAAAAAAAAAAAAAAAQUnNrS3cmEzIxaDEgl822d3aETAQAAAAAAAAAAAAAgJDaOzty2WzIxKDFAAAAAAAAAAAAAAAAoLgUAwAAAAAAAAAAAAAAIMYUAwAAAAAAAAAAAAAAIMYUAwAAAAAAAAAAAAAAIMYUAwAAAAAAAAAAAAAAIMYUAwAAAAAAAAAAAAAAIMYqQobVJpPpVFvIRAAAAAAAAAAAAAAACCmdaqtJJkMmBi0GVCUS1fUN0c69IUMBAAAAAAAAAAAAACCYpvqGg4lEyMTykGEAAAAAAAAAAAAAAEBxKQYAAAAAAAAAAAAAAECMKQYAAAAAAAAAAAAAAECMKQYAAAAAAAAAAAAAAECMKQYAAAAAAAAAAAAAAECMKQYAAAAAAAAAAAAAAECMBS0GdGcyza0tIRMBAAAAAAAAAAAAACCk5taW7kwmZGLQYkAum23v7AiZCAAAAAAAAAAAAAAAIbV3duSy2ZCJQYsBAAAAAAAAAAAAAABAcSkGAAAAAAAAAAAAAABAjCkGAAAAAAAAAAAAAABAjCkGAAAAAAAAAAAAAABAjCkGAAAAAAAAAAAAAABAjCkGAAAAAAAAAAAAAABAjFWEDKtNJtOptpCJAAAAAAAAAAAAAAAQUjrVVpNMhkwMWgyoSiSq6xuinXtDhgIAAAAAAAAAAAAAQDBN9Q0HE4mQieUhwwAAAAAAAAAAAAAAgOJSDAAAAAAAAAAAAAAAgBhTDAAAAAAAAAAAAAAAgBhTDAAAAAAAAAAAAAAAgBhTDAAAAAAAAAAAAAAAgBhTDAAAAAAAAAAAAAAAgBgLWgzozmSaW1tCJgIAAAAAAAAAAAAAQEjNrS3dmUzIxKDFgFw2297ZETIRAAAAAAAAAAAAAABCau/syGWzIRODFgMAAAAAAAAAAAAAAIDiUgwAAAAAAAAAAAAAAIAYUwwAAAAAAAAAAAAAAIAYUwwAAAAAAAAAAAAAAIAYUwwAAAAAAAAAAAAAAIAYUwwAAAAAAAAAAAAAAIAYqwgZVptMplNtIRMBAAAAAAAAAAAAACCkdKqtJpkMmRi0GFCVSFTXN0Q794YMBQAAAAAAAAAAAACAYJrqGw4mEiETy0OGAQAAAAAAAAAAAAAAxaUYAAAAAAAAAAAAAAAAMaYYAAAAAAAAAAAAAAAAMaYYAAAAAAAAAAAAAAAAMaYYAAAAAAAAAAAAAAAAMaYYAAAAAAAAAAAAAAAAMRa0GNCdyTS3toRMBAAAAAAAAAAAAACAkJpbW7ozmZCJQYsBuWy2vbMjZCIAAAAAAAAAAAAAAITU3tmRy2ZDJgYtBgAAAAAAAAAAAAAAAMWlGAAAAAAAAAAAAAAAADGmGAAAAAAAAAAAAAAAADGmGAAAAAAAAAAAAAAAADGmGAAAAAAAAAAAAAAAADGmGAAAAAAAAAAAAAAAADFWETKsNplMp9pCJgIAAAAAAAAAAAAAQEjpVFtNMhkyMWgxoCqRqK5viHbuDRkKAAAAAAAAAAAAAADBNNU3HEwkQiaWhwwDAAAAAAAAAAAAAACKSzEAAAAAAAAAAAAAAABiTDEAAAAAAAAAAAAAAABiTDEAAAAAAAAAAAAAAABiTDEAAAAAAAAAAAAAAABiTDEAAAAAAAAAAAAAAABiLGgxoDuTaW5tCZkIAAAAAAAAAAAAAAAhNbe2dGcyIRODFgNy2Wx7Z0fIRAAAAAAAAAAAAAAACKm9syOXzYZMDFoMAAAAAAAAAAAAAAAAiksxAAAAAAAAAAAAAAAAYkwxAAAAAAAAAAAAAAAAYkwxAAAAAAAAAAAAAAAAYkwxAAAAAAAAAAAAAAAAYkwxAAAAAAAAAAAAAAAAYqwiZFhtMplOtYVMBAAAAAAAAAAAAACAkNKptppkMmRi0GJAVSJRXd8Q7dwbMhQAAAAAAAAAAAAAAIJpqm84mEiETCwPGQYAAAAAAAAAAAAAABSXYgAAAAAAAAAAAAAAAMSYYgAAAAAAAAAAAAAAAMSYYgAAAAAAAAAAAAAAAMSYYgAAAAAAAAAAAAAAAMSYYgAAAAAAAAAAAAAAAMRY0GJAdybT3NoSMhEAAAAAAAAAAAAAAEJqbm3pzmRCJgYtBuSy2fbOjpCJAAAAAAAAAAAAAAAQUntnRy6bDZkYtBgAAAAAAAAAAAAAAAAUl2IAAAAAAAAAAAAAAADEmGIAAAAAAAAAAAAAAADEmGIAAAAAAAAAAAAAAADEmGIAAAAAAAAAAAAAAADEmGIAAAAAAAAAAAAAAADEWEXIsNpkMp1qC5kIAAAAAAAAAAAAAAAhpVNtNclkyMSgxYCqRKK6viHauTdkKAAAAAAAAAAAAAAABNNU33AwkQiZWB4yDAAAAAAAAAAAAAAAKC7FAAAAAAAAAAAAAAAAiDHFAAAAAAAAAAAAAAAAiDHFAAAAAAAAAAAAAAAAiDHFAAAAAAAAAAAAAAAAiDHFAAAAAAAAON69vf83ry1//sGyi0cu4l/Wbniw7OJ/Wbth5CIAAAAAAIARErQY0J3JNLe2hEwEAAAAAIBY27/jzY2Ln/namRN+MOvuEQ16asrcwr8BAAAAAIBj0dza0p3JhEwMWgzIZbPtnR0hEwEAAAAAINY2rfzxmxs3BQia88LSwr8BAAAAAIBj0d7ZkctmQyZWhAwDAAAAAACOyhV3/dnb+3/z8qIVIx30icm19/e9NtIpAAAAAADASAj6xgAAAAAAAOBonTr6tFKPAAAAAAAAHNcUAwAAAAAAAAAAAAAAIMYUAwAAAAAAAAAAAAAAIMYUAwAAAAAAAAAAAAAAIMYqSj0AAAAAAACcpN7e/5tfrFiz6rYHoiia+sQDn2z4zO+NPv1rZ064v++1ob+4f8eb3xxXP2Dnl7f/3eixHzvkR1ct+MKkh784+Iv5rxSG+T/P/+wHs+4ekD5g/4Hdv9787Nr8zNc8Ov/Ts68bdfZHjvrKAQAAAACAogpaDKhNJtOptpCJAAAAAABwfDqw+9c/uuW+86dO/Oq+9aeOPu3A7l93/+3/+OnC7wznu6PHfmz+rp8Wjr9s3oz//O37Ch/d3/fav67vWXrFn+b39F/9n/90/443//cjiyc+eEd+Tf/+HW/+849fyq/172/w/l09mxdd0lT4s2P+o290vXzdkod0AwAAAAAAoL90qq0mmQyZWB4yrCqRaKpvCJkIAAAAAADHp83Prt2y6sVLb/3cqaNPi6Jo1NkfmfTwFy+bN2OYXx919keS8z9/uE8TE2oKp/q90acP+PTffrn7snkzC6v5Ny5+5s2NmwafZMD+XT2bt3Vmvrz97+7ve+2r+9ZfteALURRtWfXi5mfXDnNmAAAAAAA4STTVN1QlEiETgxYDAAAAAACAvMFP6I+iqObmacM/w6mjT5v6xANRFL28aMWvtrxxuFNt/+nLAz762V8urqw5v/DnpIe/ePXX7hx8/gH79/zTtivu+rP8ywdOHX3apbd+Lr9/86oXhz8zAAAAAAAwEhQDAAAAAACgZF5b/nz/P8dc+Mmj+vo5l38qv7G9a+Dq/9Orzs5v/HzxM/33/2rLG+dPnTjg4PxbCwbrv//i5j/p/1G+IRBF0RbFAAAAAAAAKLX/y979xch11nccPjueKBd15RRo3WxO0wJLrEQOw5/Ii0+L48RMBqgSRDdJx1QBKkQBqReZQketQCVw1WmtAamojUilKiAxKoSpShSqDqOQ0IoDo4BIoUWkFRAOAwtaUEPDSpF3nV6MujLkT+No/Bu/3ue5Ont2d76v5Uufj48wAAAAAAAAFuC6E+/KsuyTx//4nne8/wcPfmN288J9e9/7+Nee+Yfsbxy47Pqj2ZO9f+AHD35j9q2H7r5v5/OzLPv+l7++kxMAAAAAAADnB2EAAAAAAAAswItvuWH24P4Dt3/89pesnZ4HnJGXv/XG2cV3v/Dg6ff/89Ofe+2H3j27/ua43Ln/1Y/ds79x4NmdGQAAAAAAODcJAwAAAAAAYAF+4Vee8zsf/fPZewOy0/KAn/7wx2f0Ob9+5KrZxYN3/uPOzW/d+8Urbmrtu/TiI+95W5Zlo3edeOyRR7Ms+9FD3z5w/dG5nB8AAAAAADh3CAMAAAAAAGAxLty39/A733zrw5+5/sO3ze48cPvHT+w/ckZtwIX79s6e/n/g9o8/8p3vz27+xyf++fnXrmZZdsWN183uPPy5B7Is+/6Xv37JoSvn9ycAAAAAAADOCaFhwKQs291O5CIAAAAAAJzj9l168cveeuOtD39m5+0B//bRT53RJ+w8/V99/ivZ/70uYHZnf+PA7OJLd9yVZdlXP3bPzh0AAAAAAOAsaXc7k7KMXAwNA6ZVNRyPIhcBAAAAAODc9L6lg4898ujOl/suvfjwO9+8NvjLLMtG7zpxRh+1v3HgsuuPZln21Y/d89gjj+68LmBm9pkP3X3fl++468D1R+dxdgAAAAAA4OkMx6NpVUUuhoYBAAAAAADAju996d9/7s7B9muyLLvszB/fv/INv53Nnv7/27t2Xhcw82vFS2YXd//BbZccuvLZHRUAAAAAADiXCQMAAAAAAGAxPnLsLT/94Y9PvzN7h8DsKf8zsvP0/7fvf+D01wVkWbbv0ouvevvNs+v9jQPP8qwAAAAAAMA5TBgAAAAAAAALc2L/kW/d+8VZD/DYI49+/sTfHXnP22bvDdjxrXu/+KTXp9t5+v8Vt97yxO823vS6LMuu//BtT3WMp5p4mulncioAAAAAACBGfdEHAAAAAACAXepP/vsLj/5g4+H7H/jCBz/60N33XfX2m6+4qfVz/9//+5YOnv7lR469Jcuy9z7+tSd+WuNNr/vJ9Ic/9+sz+SsaWZZdcujKJz3GU008zfQzPxUAAAAAABBAGAAAAAAAAAswe4z+wn17n3vZb7zsrTc+/Y89E/krGsc/9aFn8TlP9a1n8SsAAAAAAMBC1BZ9AAAAAAAAAAAAAAAA4NkLfWPAalEMev3IRQAAAAAAAAAAAAAAiDTo9RtFEbkYGgYs5/lKs5Wtb0SOAgAAAAAAAAAAAABAmLVmazPPIxdrkWMAAAAAAAAAAAAAAMB8CQMAAAAAAAAAAAAAACBhwgAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAgIQJAwAAAAAAAAAAAAAAIGGhYcCkLNvdTuQiAAAAAAAAAAAAAABEanc7k7KMXAwNA6ZVNRyPIhcBAAAAAAAAAAAAACDScDyaVlXkYmgYAAAAAAAAAAAAAAAAzJcwAAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAACAhAkDAAAAAAAAAAAAAAAgYcIAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAAASVo8cWy2KQa8fuQgAAAAAAAAAAAAAAJEGvX6jKCIXQ8OA5Txfabay9Y3IUQAAAAAAAAAAAAAACLPWbG3meeRiLXIMAAAAAAAAAAAAAACYL2EAAAAAAAAAAAAAAAAkTBgAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAEDChAEAAAAAAAAAAAAAAJAwYQAAAAAAAAAAAAAAACQsNAyYlGW724lcBAAAAAAAAAAAAACASO1uZ1KWkYuhYcC0qobjUeQiAAAAAAAAAAAAAABEGo5H06qKXAwNAwAAAAAAAAAAAAAAgPkSBgAAAAAAAAAAAAAAQMKEAQAAAAAAAAAAAAAAkDBhAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAABAwuqRY6tFMej1IxcBAAAAAAAAAAAAACDSoNdvFEXkYmgYsJznK81Wtr4ROQoAAAAAAAAAAAAAAGHWmq3NPI9crEWOAQAAAAAAAAAAAAAA8yUMAAAAAAAAAAAAAACAhAkDAAAAAAAAAAAAAAAgYcIAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAAASJgwAAAAAAAAAAAAAAICEhYYBk7JsdzuRiwAAAAAAAAAAAAAAEKnd7UzKMnIxNAyYVtVwPIpcBAAAAAAAAAAAAACASMPxaFpVkYuhYQAAAAAAAAAAAAAAADBfwgAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAgIQJAwAAAAAAAAAAAAAAIGHCAAAAAAAAAAAAAAAASFg9cmy1KAa9fuQiAAAAAAAAAAAAAABEGvT6jaKIXAwNA5bzfKXZytY3IkcBAAAAAAAAAAAAACDMWrO1meeRi7XIMQAAAAAAAAAAAAAAYL6EAQAAAAAAAAAAAAAAkDBhAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAABAwoQBAAAAAAAAAAAAAACQsNAwYFKW7W4nchEAAAAAAAAAAAAAACK1u51JWUYuhoYB06oajkeRiwAAAAAAAAAAAAAAEGk4Hk2rKnIxNAwAAAAAAAAAAAAAAADmSxgAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAEDChAEAAAAAAAAAAAAAAJAwYQAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAAAAAmrR46tFsWg149cBAAAAAAAAAAAAACASINev1EUkYuhYcBynq80W9n6RuQoAAAAAAAAAAAAAACEWWu2NvM8crEWOQYAAAAAAAAAAAAAAMyXMAAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAgIQJAwAAAAAAAAAAAAAAIGHCAAAAAAAAAAAAAAAASJgwAAAAAAAAAAAAAAAAEhYaBkzKst3tRC4CAAAAAAAAAAAAAECkdrczKcvIxdAwYFpVw/EochEAAAAAAAAAAAAAACINx6NpVUUuhoYBAAAAAAAAAAAAAADAfAkDAAAAAAAAAAAAAAAgYcIAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAAASJgwAAAAAAAAAAAAAAICECQMAAAAAAAAAAAAAACBh9cix1aIY9PqRiwAAAAAAAAAAAAAAEGnQ6zeKInIxNAxYzvOVZitb34gcBQAAAAAAAAAAAACAMGvN1maeRy7WIscAAAAAAAAAAAAAAID5EgYAAAAAAAAAAAAAAEDChAEAAAAAAAAAAAAAAJAwYQAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAAAAAkTBgAAAAAAAAAAAAAAQMJCw4BJWba7nchFAAAAAAAAAAAAAACI1O52JmUZuRgaBkyrajgeRS4CAAAAAAAAAAAAAECk4Xg0rarIxdAwAAAAAAAAAAAAAAAAmC9hAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAABAwoQBAAAAAAAAAAAAAACQMGEAAAAAAAAAAAAAAAAkrB45tloUg14/chEAAAAAAAAAAAAAACINev1GUUQuhoYBy3m+0mxl6xuRowAAAAAAAAAAAAAAEGat2drM88jFWuQYAAAAAAAAAAAAAAAwX8IAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAAASJgwAAAAAAAAAAAAAAICECQMAAAAAAAAAAAAAACBhwgAAAAAAAAAAAAAAAEhYaBgwKct2txO5CAAAAAAAAAAAAAAAkdrdzqQsIxdDw4BpVQ3Ho8hFAAAAAAAAAAAAAACINByPplUVuRgaBgAAAAAAAAAAAAAAAPMlDAAAAAAAAAAAAAAAgIQJAwAAAAAAAAAAAAAAIGHCAAAAAAAAAAAAAAAASJgwAAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAACAhNUjx1aLYtDrRy4CAAAAAAAAAAAAAECkQa/fKIrIxdAwYDnPV5qtbH0jchQAAAAAAAAAAAAAAMKsNVubeR65WIscAwAAAAAAAAAAAAAA5ksYAAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAABAwoQBAAAAAAAAAAAAAACQMGEAAAAAAAAAAAAAAAAkTBgAAAAAAAAAAAAAAAAJCw0DJmXZ7nYiFwEAAAAAAAAAAAAAIFK725mUZeRiaBgwrarheBS5CAAAAAAAAAAAAAAAkYbj0bSqIhdDwwAAAAAAAAAAAAAAAGC+hAEAAAAAAAAAAAAAAJAwYQAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAAAAAkTBgAAAAAAAAAAAAAAQMKEAQAAAAAAAAAAAAAAkLB65NhqUQx6/chFAAAAAAAAAAAAAACINOj1G0URuRgaBizn+Uqzla1vRI4CAAAAAAAAAAAAAECYtWZrM88jF2uRYwAAAAAAAAAAAAAAwHwJAwAAAAAAAAAAAAAAIGHCAAAAAAAAAAAAAAAASJgwAAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAACAhAkDAAAAAAAAAAAAAAAgYaFhwKQs291O5CIAAAAAAAAAAAAAAERqdzuTsoxcDA0DplU1HI8iFwEAAAAAAAAAAAAAINJwPJpWVeRiaBgAAAAAAAAAAAAAAADMlzAAAAAAAAAAAAAAAAASJgwAAAAAAAAAAAAAAICECQMAAAAAAAAAAAAAACBhwgAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAAAABJWjxxbLYpBrx+5CAAAAAAAAAAAAAAAkQa9fqMoIhdDw4DlPF9ptrL1jchRAAAAAAAAAAAAAAAIs9ZsbeZ55GItcgwAAAAAAAAAAAAAAJgvYQAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAAAAAkTBgAAAAAAAAAAAAAAQMKEAQAAAAAAAAAAAAAAkDBhAAAAAAAAAAAAAAAAJCw0DJiUZbvbiVwEAAAAAAAAAAAAAIBI7W5nUpaRi6FhwLSqhuNR5CIAAAAAAAAAAAAAAEQajkfTqopcDA0DAAAAAAAAAAAAAACA+RIGAAAAAAAAAAAAAABAwoQBAAAAAAAAAAAAAACQMGEAAAAAAAAAAAAAAAAkTBgAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAEDC6pFjq0Ux6PUjFwEAAAAAAAAAAAAAINKg128UReRiaBiwnOcrzVa2vhE5CgAAAAAAAAAAAAAAYdaarc08j1ysRY4BAAAAAAAAAAAAAADzJQwAAAAAAAAAAAAAAICECQMAAAAAAAAAAAAAACBhwgAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAgISFhgGTsmx3O5GLAAAAAAAAAAAAAAAQqd3tTMoycjE0DJhW1XA8ilwEAAAAAAAAAAAAAIBIw/FoWlWRi6FhAAAAAAAAAAAAAAAAMF/CAAAAAAAAAAAAAAAASJgwAAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAACAhAkDAAAAAAAAAAAAAAAgYcIAAAAAAAAAAAAAAABIWD1ybLUoBr1+5CIAAAAAAADFe2PQAAAgAElEQVQAAAAAAEQa9PqNoohcDA0DlvN8pdnK1jciRwEAAAAAAAAAAAAAIMxas7WZ55GLtcgxAAAAAAAAAAAAAABgvoQBAAAAAAAAAAAAAACQMGEAAAAAAAAAAAAAAAAkTBgAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAEDChAEAAAAAAAAAAAAAAJCw0DBgUpbtbidyEQAAAAAAAAAAAAAAIrW7nUlZRi6GhgHTqhqOR5GLAAAAAAAAAAAAAAAQaTgeTasqcjE0DAAAAAAAAAAAAAAAAOZLGAAAAAAAAAAAAAAAAAkTBgAAAAAAAAAAAAAAQMKEAQAAAAAAAAAAAAAAkDBhAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAAACatHjq0WxaDXj1wEAAAAAAAAAAAAAIBIg16/URSRi6FhwHKerzRb2fpG5CgAAAAAAAAAAAAAAIRZa7Y28zxysRY5BgAAAAAAAAAAAAAAzJcwAAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAACAhAkDAAAAAAAAAAAAAAAgYcIAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAAASFhoGTMqy3e1ELgIAAAAAAAAAAAAAQKR2tzMpy8jF0DBgWlXD8ShyEQAAAAAAAAAAAAAAIg3Ho2lVRS6GhgEAAAAAAAAAAAAAAMB8CQMAAAAAAAAAAAAAACBhwgAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAgIQJAwAAAAAAAAAAAAAAIGH1yLHVohj0+pGLAAAAAAAAAAAAAAAQadDrN4oicjE0DFjO85VmK1vfiBwFAAAAAAAAAAAAAIAwa83WZp5HLtYixwAAAAAAAAAAAAAAgPkSBgAAAAAAAAAAAAAAQMKEAQAAAAAAAAAAAAAAkDBhAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAABAwkLDgElZtrudyEUAAAAAAAAAAAAAAIjU7nYmZRm5GBoGTKtqOB5FLgIAAAAAAAAAAAAAQKTheDStqsjF0DAAAAAAAAAAAAAAAACYL2EAAAAAAAAAAAAAAAAkTBgAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAEDChAEAAAAAAAAAAAAAAJAwYQAAAAAAAAAAAAAAACSsHjm2WhSDXj9yEQAAAAAAAAAAAAAAIg16/UZRRC6GhgHLeb7SbGXrG5GjAAAAAAAAAAAAAAAQZq3Z2szzyMVa5BgAAAAAAAAAAAAAADBfwgAAAAAAAAAAAAAAAEiYMAAAAAAAAAAAAAAAABJWX/QBAAAAAAA437xv6eCijwAAAAAAALCLCAMAAAAAAJib4vKDf/+nty36FPyMD/zDJ7Is67z+pkUfhJ9RXK6fAQAAAABgboQBAAAAAADMTf68X775ldcs+hT8jLv+9b4sy/y9AAAAAADAeawWOTYpy3a3E7kIAAAAAAAAAAAAAACR2t3OpCwjF0PDgGlVDcejyEUAAAAAAAAAAAAAAIg0HI+mVRW5GBoGAAAAAAAAAAAAAAAA8yUMAAAAAAAAAAAAAACAhAkDAAAAAAAAAAAAAAAgYcIAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAAASJgwAAAAAAAAAAAAAAICE1SPHVoti0OtHLgIAAAAAAAAAAAAAQKRBr98oisjF0DBgOc9Xmq1sfSNyFAAAAAAAAAAAAAAAwqw1W5t5HrlYixwDAAAAAAAAAAAAAADmSxgAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAEDChAEAAAAAAAAAAAAAAJAwYQAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAAAAAkLDQMmZdnudiIXAQAAAAAAAAAAAAAgUrvbmZRl5GJoGDCtquF4FLkIAAAAAAAAAAAAAACRhuPRtKoiF0PDAAAAAAAAAAAAAAAAYL6EAQAAAAAAAAAAAAAAkDBhAAAAAAAAAAAAAAAAJEwYAAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAABAwoQBAAAAAAAAAAAAAACQsHrk2GpRDHr9yEUAAAAAAAAAAAAAAIg06PUbRRG5GBoGLOf5SrOVrW9EjgIAAAAAAAAAAAAAQJi1ZmszzyMXa5FjAAAAAAAAAAAAAADAfAkDAAAAAAAAAAAAAAAgYcIAAAAAAAAAAAAAAABImDAAAAAAAAAAAAAAAAASJgwAAAAAAAAAAAAAAICE1Rd9AAAAAAAAYJ4m3/j6V775XztffnP9e1mWffif7t6585IXrBw6cPkCTgYAAAAAAJwdoWHApCxv/7PbPvlH744cBQAAAACAXeVH//OTt/3ViT21Wm1pKcuyx7Msy7I//OsPZFl26vHHt0+d+vT7/2KhBwQAAAAAgPNcu9t5+/tvO3T4cNhiLWwpy7JpVQ3Ho8hFAAAAAADYbZovveqX9v7i9qlTJ7e3T25vb21vb21vz663T526aO/e5kuvWvQZAQAAAADgfDYcj6ZVFbkYGgYAAAAAAABnW33PnuNXH7ug/iQvDb6gXv+9o836nj3xpwIAAAAAAM4eYQAAAAAAAJxvjh991cmtrSfeP7m1dfzosfjzAAAAAAAAZ5UwAAAAAAAAzje/ecXB5ec+74n3L37Oc4vLD8afBwAAAAAAOKuEAQAAAAAAcL5ZWlq65drrLqjXT795Qb3+ple9emlpaVGnAgAAAAAAzhJhAAAAAAAAnIeOX33s5NbW6XdObm0dv/rYos4DAAAAAACcPcIAAAAAAAA4DzVesPKiS/LT77zw4kte/PwXLuo8AAAAAADA2RMaBqwWxaDXj1wEAAAAAIBd643Xti7Ys2d2fUG9/vvN1yz2PAAAAAAAsEsMev3VoohcDA0DlvN8rdmKXAQAAAAAgF3rDde8amt7e3Z9cmvr5iPXLPY8AAAAAACwS6w1W8t5/v//3PyEhgEAAAAAAECYF/zq8ktXLqstLS0tLb185cCLlkP/BQIAAAAAAAgjDAAAAAAAgPPWG4+1arXanlrtlmPXLfosAAAAAADA2SIMAAAAAACA89bvHrn21KlT26dO3fRbRxd9FgAAAAAA4GypL/oAAAAAAACwWyy99upFTV9yy1r86OOfvj9+FAAAAAAAdiFhAAAAAAAAxHnHrbceOnw4cvFfPvvZLMteec01kaOTsvybD34wchEAAAAAAHYzYQAAAAAAAMQ5dPjw62++OXLx2uuuy7Js30UXRY5mWSYMAAAAAACAMLXIsUlZtrudyEUAAAAAANjl9l10UXwVAAAAAAAAu1m725mUZeRiaBgwrarheBS5CAAAAAAAAAAAAAAAkYbj0bSqIhdDwwAAAAAAAAAAAAAAAGC+hAEAAAAAAAAAAAAAAJAwYQAAAAAAAAAAAAAAACRMGAAAAAAAAAAAAAAAAAkTBgAAAAAAAAAAAAAAQMKEAQAAAAAAcO767ne+c+cdd7RvuOGipaX2DTfceccd3/1f9u42uK76zg/4uVfX7GwSbPNgA8q1MSCMCwSZQCJ8wU+SL9cwNS1VsGWHh7ABNp0JzQgSTdPgmDQmrgZWnW0yExqTZOm2KxMnStbqbBxVmARIb6rdPHhDZzdpHn3Rxmu8XZuZeiZYsvtCWcXYjkPs49/1ufp8xi+uzr2c788v+CPO/3zv2bXrdAS9un//l7ZsmZnLnY6TAwAAAAAAp1VoMaCtVOrv7YtMBAAAAACA7PrSli1Pb958++rVW7Zte+nnP0+S5AMPPHD1xRe/tHNniikv79r1qT/6o7kzZ7537doUTwsAAAAAAFNWf29fW6kUmViIDGsuFlvKlWT33shQqJfVmzZsfeHr9Z4CAAAAAMiqpzdv/sADD/zVD34wfcaMJEmKc+dufOKJ7YODSZLctHDhvsOH0wr6ytatP/nRj9I625Fyty49HacFAAAAADLqjsXLvvDhj9V7CojQWa4cKBYjE0OLATDV3LDgyoduX1PvKQAAAACAM8XqTRve4Cdf3rXrAw88kCRJy/z5kwdb5s/f9uyzt3V0fLa/P8Wp3v/ww6/u3/+5J59M8ZwT7PABAAAAAJP6vvxMvUeARqYYAKfRnFmz71i8rN5TAAAAAABnjE1v9IPPfu1rxz2+pL09xWcFTJp4KEHqXCAFAAAAACZtffG5eo8AjSxf7wEAAAAAAICj7fzOd+o9AgAAAAAAkBmKAQAAAAAAcMb53JNP1nsEAAAAAAAgMxQDAAAAAAAAAAAAAAAgwxQDAAAAAADgTDEzl5v4c+yRIw9O+stvfeux9esn3n1s/frnd+z4TWd+df/+L23ZMnmSidddt9320s6dJ5jn+R07jhzguDMAAAAAAAB1F1oMGKlWu3q6IxMBAAAAACBD9h0+PPHn2CNHHkyS5JU9e7puu+1/ffObDzz44L7Dh3ft21ecO/e2jo6u22770Q9/eOQnX9616+nNm+fOnPnetWsnjjy2fv3E6+2DgzctXHiCeZa0t2979tmVq1Zte/bZXfv2HTUDAAAAAABwXF093SPVamRiaDFgtFYbGB6KTAQAAAAAgMbzyp49D953X/Nb3/r+hx+eNXt2kiTTZ8y45/77//gzn9k+OHj9FVcc+RyAvk2bdn7nO5M/Pr15879417v2HT68Zdu2JEk+299/gqCXd+366+9+95NPPbWkvX36jBmn7S8EAAAAAAANZWB4aLRWi0wsRIYBAAAAAACnbtOGDdsHB1/83veOOn7P/fd/dXBw++DgxvXrJ+77T5Kk79OffnX//s89+eTEjxdceOHVra1JkqxcterETwB4fseOn/74x+9/+OHT8DcAAAAAAADSFPrEAAAAAAAA4BS9tHPnxF3+F1x00bHv3rFuXZIk2wcHn9+xY/LgkV/2v3LVqjeS8vTmzUmS3HP//ac4LQAAAAAAEEAxAAAAAAAAsuTbIyMTL2bNnn3su61vf/vEixeee+7kzv/Knj2PrV//lrPPXtLefnJnAAAAAAAAghXqPQAAQCat3rRh6wtfr/cUAAAATEVfHRw8wbuzL7hg4sXjGzd+5OMfP4nzP/Onf/r4xo0rV61a0t5+3O7BG5e7demp/OMAAABMQXcsXvaFD3+s3lMAAGSPYgAAwEm6YcGVD92+pt5TAAAAkCWrN2049ZNsP2ExYPqMGad4/rvvu+/Fb3xj++Dgg/fdt2XbtlM5lTs5AAAA+J30ffmZeo8AAJBVigEAACdpzqzZdyxeVu8pAAAAyJRNaZ7slT17TvCN/n/wvved3Gmnz5jxxKc+tX1wcPvg4GPr15/cYwcm+B9nAAAAfidbX3yu3iMAAGRVPjKsrVTq7+2LTAQAAAAAgAaz8YknJl78/S9+cYKPtb797ScdUZw7939Uq0mSPL5x45e2bDnp8wAAAAAAwNTU39vXVipFJoYWA5qLxc5yJTIRAAAAAAAaTNuNN068+PbIyLHvvrp//8SLG5cuPZWUd9xww2f7+5Mkee/atS/t3HkqpwIAAAAAgKmms1xpLhYjE0OLAQAAAAAAwCl6xw03rFy1KkmSDzzwwGQNYNKun/0sSZIPPfJIy/z5pxjU2dX1oUceSZLkpoULX9mz5xTPBgAAAAAAnD6KAQAAAAAAkDEbn3hi4sV/eeqpo9768y9+ceWqVQ88+GAqQQ9+8IMTJYQH77svlRMCAAAAAACng2IAAAAAAACcWZ7fsWPy9Us7dx77gZb581/6+c9Xrlr1yAc/+PTmzRPPDXh1//6nN2/+/s6dn3zqqVmzZ/+mE/7lt7514sQjPzB9xoz33H9/kiTbBwcfW7/+Rz/84cn/rQAAAAAAgNOmUO8BAAAAAACAX5mZyx115KaFCyde7Dt8+Mjjxblzt2zb9vyOHS8899zcmTOTJPnQI48sXr58y7ZtJz5nedGio852gg88v2NH1223TRx/fOPGxzduPO4wAAAAAABAfSkGAAAAAADAmeJ3veF+SXv7kvb2j3z846dyzhN8YEl7uw4AAAAAAACc+fL1HgAAAAAAAAAAAAAAADh5ocWAkWq1q6c7MhEAAAAAAAAAAAAAACJ19XSPVKuRiYXIsNFabWB4KHnoI5GhAAAA8LtavWnD1he+Xu8pAAAyL3fr0nqPAAA0oDsWL/vChz9W7ykAAADgRAaGh1bd/95k0aKwxNBiAAAAAGTFDQuufOj2NfWeAgBoNKs3baj3CKHcsQcApK7vy8/UewQAAAA4EykGAAAAwHHMmTX7jsXL6j0FANBwNtV7gFh+oQIAUrf1xefqPQIAAACcifL1HgAAAAAAAAAAAAAAADh5igEAAAAAAAAAAAAAAJBhigEAAAAAAAAAAAAAAJBhigEAAAAAAAAAAAAAAJBhhciwtlKpv7cvMhEAAAAAAAAAAAAAACL19/a1lkqRiaHFgOZisaVcSXbvjQwFAAAAAAAAAAAAAIAwneXKgWIxMjEfGQYAAAAAAAAAAAAAAKRLMQAAAAAAAAAAAAAAADJMMQAAAAAAAAAAAAAAADKsUO8BAAAAAABgCrl3zZp716yp9xQAAAAAAEBDUQwAAAAAAIAgz3z40Tfyse/++P98fugv/tO//sBpHudk/JtP//G9N9967WWX13sQAAAAAADg1xQDAAAAAAAgyOrFy9/gJ//Dvn984x+OtGbTo9dedvmZORsAAAAAAExZ+ciwkWq1q6c7MhEAAAAAAAAAAAAAACJ19XSPVKuRiaHFgNFabWB4KDIRAAAAAAAAAAAAAAAiDQwPjdZqkYmhxQAAAAAAAAAAAAAAACBdigEAAAAAAAAAAAAAAJBhigEAAAAAAAAAAAAAAJBhigEAAAAAAAAAAAAAAJBhigEAAAAAAAAAAAAAAJBhigEAAAAAAAAAAAAAAJBhhciwtlKpv7cvMhEAAAAAAAAAAAAAACL19/a1lkqRiaHFgOZisaVcSXbvjQwFAAAAAAAAAAAAAIAwneXKgWIxMjEfGQYAAAAAAAAAAAAAAKRLMQAAAAAAAAAAAAAAADJMMQAAAAAAAAAAAAAAADJMMQAAAAAAAAAAAAAAADJMMQAAAAAAAAAAAAAAADJMMQAAAAAAAAAAAAAAADIstBgwUq129XRHJgIAAAAAAAAAAAAAQKSunu6RajUyMbQYMFqrDQwPRSYCAAAAAAAAAAAAAECkgeGh0VotMjG0GAAAAAAAAAAAAAAAAKRLMQAAAAAAAAAAAAAAADJMMQAAAAAAAAAAAAAAADJMMQAAAAAAAAAAAAAAADJMMQAAAAAAAAAAAAAAADJMMQAAAAAAAAAAAAAAADKsEBnWVir19/ZFJgIAAAAAAAAAAAAAQKT+3r7WUikyMbQY0FwstpQrye69kaEAAAAAAAAAAAAAABCms1w5UCxGJuYjwwAAAAAAAAAAAAAAgHQpBgAAAAAAAAAAAAAAQIYpBgAAAAAAAAAAAAAAQIYpBgAAAAAAAAAAAAAAQIYpBgAAAAAAAAAAAAAAQIYV6j0ANI7nX9pZ/Zv/Pfnj3768K0mS3q1/Nnlk0T+7asnVrXWYDIA0fP9nP/nb2q7JH1/e+0qSJFtf+PrkkQVz5r5t3qXxgwGQir/+6Y9/8HJt8sdj1/krinOuueSy+MEAgCni7/5h78f+7E8mf/zJL/4uSZI//OQTk0cuOve8R999b/xgSZI8+t8+/4v/+w9HHtn81cFnv/ftyR83rHtP83nnh88FAEwVrtsANDb7sACNzX2VECm0GDBSrT750Ue/9NBHIkMhzMGxsX/7+f88ramQz+eSJDl8+HCSJBv+6+eSJDl06PDB8bHhT/TVeUQATsFPd/9i9aYNRx2s/s2vj/z5Rz/hghRAdv3073/LOv+Vjz5mgxkAOH0uPPfcbd/65p59/9iU/9WTfgtNTZ8f+ouJ1wfHx7tvX12v2V49cOAzXx2c1tQ0Odg3vv+9b3z/e0mSjB86NHvmOZ9+/0P1mg0AmApctwFobPZhARqb+yqZyrp6ut/37x9956JFYYn5sKQkSUZrtYHhochEiLS89dpZM2YeHB/75cGDvzx48LWxsdfGfvX64PjY+dNnLLvm2nrPCMDJu+X6tulvevNvevfs33/TyuvfGTkPAOm65fq2s9/0pt/07tm//6aV17VFzgMATDX5XP6ujkqhqeng+PjEn7F/enFwfDxJknXLVtRrtrVLO5IkOe5ghaamuzsq+VzoXgMAMNW4bgPQ2OzDAjQ291UylQ0MD43War/9c+lxsR5Sk8/l1y1bcVbhOA/iOKtQuHN5efK7vgDIommFwuoly6cdb52fVih0LW0/qzAtfioA0nJWYdrqxb9xnV+zpP33plnnAYDTa+3SjtfGxo771pxZs6+//IrgeSa9Y/6CeRdceNy3XhsbW1u/xgIAMEW4bgPQ2OzDAjQ291VCJP86QZrWLjv+1p3tMYDGsG7ZioPHW+cPjo2tW1aOnweAdJ1onV/u93kA4LS79rLLL28uHnt8WqHwBzffGj/Pke7uqBz3Fo1LL2xeeGlL/DwAwFTjug1AY7MPC9DY3FcJYRQDIE1tV1x58ezjfHXWnFmz3zF/Qfw8AKRr6dtaZ88859jjs2bMXHz1NfHzAJCuZdcsnDVj5rHHz58+Y8nVrfHzAABT0F0dN09rOvr++4NjY6sXL6/LPJPWLj3OLRrTCoV7y7fUZR4AYKpx3QagsdmHBWhs7quEMIoBkLK72o/euptWKLxnxS25XK5eIwGQlnwuf+fy8lFPNzurULi7o+K5ZgANIJ/L39l+81FfhTvNOg8ABFq3rDw2/rr773NJ7m3zLr1y7rw6TfQrC+bMvfriS3LJ6y5yHhwbW7O0vV4jAQBTius2AI3NPixAw3NfJcTwmxOk7N3Lywdfv3V3cGxszZI6f6EXAGlZu2zFUU83e21sbO2yjnrNA0C61i7tOOqrcA96fiUAEOiyi5pbL205cjOs0NR0d0eljiNNuruj0tT06z2FXJJbeNnllzcX6zgSADCluG4D0NjswwI0NvdVQgzFAEjZgjlzr5w778ivzrpy7ryrLr6kjiMBkKLrL7/ikgsuOvLIxbMvuK7linrNA0C63jF/wbwLXvcUyzmzZl/XMr9e8wAAU9BR34Y4Nj52x+IzYnusa2nH+KFDkz82NeXvOTMaCwDAFOG6DUBjsw8L0NjcVwkxQosBbaVSf29fZCLUxZFfnTWtqemeFSvrOw8A6bp7RWXyacVnFQrvKd9S33kASNdd7b9e56cVCveWPb8SAAjVtbTj0D/df5/P5RZdefXFsy+o70gT5syavWjBVfncr658jh86dIY0FgCAqcN1G4DGZh8WoLG5r5IpqL+3r61UikwMLQY0F4udZV8gRONbt2zF+Pj4xOux8fHVtscAGsudy2+efFrxa2Nja5d6fiVAQ1m3bMXkOn9wbGzNkvb6zgMATDUXnXveTVddk8/nkyTJ5XJ3t59BF9Xv6rh54ta7fC6/+Kpr3nre+fWeCACYWly3AWhs9mEBGpv7KpmCOsuV5mIxMjG0GABTxJxZs9sWXJnP5fO5XNuCq456oiUAWdfS/Na3zbs0l8vlktw1l1x2RXFuvScCIE0L5sy9+uJLckkul+TeNu/SK+fOq/dEAMCUc1fHzZPffNt509J6jvJ6qxcvn/hS3lwuubvjDGosAABThOs2AI3NPixAY3NfJQRQDIDT4q72Si6Xy+fzd7XfXO9ZAEjf3R2Vpny+qck6D9CY7uqoNDXlC035O63zAEA9dN64NJfL5ZJkxbXXnz99Rr3H+bVzz56+YuF1uSTJ5XL/6sYl9R4HAJiKXLcBaGz2YQEam/sq4XRTDIDTYvWS5Uly+PDhw+86k77QC4C0rFu2YvzQofFDh7o8vxKgEa1d2jF+6NDY+Ljn0QMAdXHOW85eed07DyfJGbg99u7l5cNJsvK6d57zlrPrPQsAMBW5bgPQ2OzDAjQ291XC6Vao9wCvc8cnNnzxxa/XewpI0wXr/mW9R4B0vOumZVv/3cdO8STWeRrPnLvfVe8RIB3WeTiuee9ZXe8RIB3WeYCMuvPxjXc+vvG3fix+nf/vI9XcrbbuAIL4fR6Oy3UbGoZ1Ho7LPiwNwzoPx+W+ShpGKut8is6sYkCSJDe0Jt331HsISMPzf5Xkcsni6+o9B6ThPz6d2qms8zSM4WqSJMmKRfWeA9JgnYdjDf3PJJck5VK954A0WOcBsuiXryV/8pXkD9/A3W7x6/yTzyT33p783lmp5QJwAn6fh2O5bkMjsc7DsezD0kis83As91XSSFJc59NyxhUDihcmq2+p9xCQhluWJEmSnP3mes8Badj6tST5f+mcyjpPw+hYlCRJct7Mes8BabDOw7Hab0iSJDn/nHrPAWmwzgNk1D9fnpwz/bd/LH6dL9/4hgYDIBV+n4djuW5DI7HOw7Hsw9JIrPNwLPdV0khSXOfTko8MG6lWu3q6IxOhjs5+s/96ATSy82a6GgXQyM4/x+4yAFBnZ+zN92fsYADAFOG6DUBjsw8L0NjcV8mU0tXTPVKtRiaGFgNGa7WB4aHIRAAAAAAAAAAAAAAAiDQwPDRaq0UmhhYDAAAAAAAAAAAAAACAdCkGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhhUiw9pKpf7evshEAAAAAAAAAAAAAACI1N/b11oqRSaGFgOai8WWciXZvTcyFAAAAAAAAAAAAAAAwnSWKweKxcjEfGQYAAAAAAAAAAAAAACQLsUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIsNBiwEi12tXTHZkIAAAAAAAAAAAAAACRunq6R6rVyDq8hmEAACAASURBVMTQYsBorTYwPBSZCAAAAAAAAAAAAAAAkQaGh0ZrtcjE0GIAAAAAAAAAAAAAAACQLsUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIsEJkWFup1N/bF5kIAAAAAAAAAAAAAACR+nv7WkulyMTQYkBzsdhSriS790aGAgAAAAAAAAAAAABAmM5y5UCxGJmYjwwDAAAAAAAAAAAAAADSpRgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZFloMGKlWu3q6IxMBAAAAAAAAAAAAACBSV0/3SLUamRhaDBit1QaGhyITAQAAAAAAAAAAAAAg0sDw0GitFpkYWgwAAAAAAAAAAAAAAADSpRgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZVogMayuV+nv7IhMBAAAAAAAAAAAAACBSf29fa6kUmRhaDGguFlvKlWT33shQAAAAAAAAAAAAAAAI01muHCgWIxPzkWEAAAAAAAAAAAAAAEC6FAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDQosBI9VqV093ZCIAAAAAAAAAAAAAAETq6ukeqVYjE0OLAaO12sDwUGQiAAAAAAAAAAAAAABEGhgeGq3VIhNDiwEAAAAAAAAAAAAAAEC6FAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDCpFhbaVSf29fZCIAAAAAAAAAAAAAAETq7+1rLZUiE0OLAc3FYku5kuzeGxkKAAAAAAAAAAAAAABhOsuVA8ViZGI+MgwAAAAAAAAAAAAAAEiXYgAAAAAAAAAAAAAAAGSYYgAAAAAAAAAAAAAAAGSYYgAAAAAAAAAAAAAAAGSYYgAAAAAAAAAAAAAAAGSYYgAAAAAAAAAAAAAAAGRYaDFgpFrt6umOTAQAAAAAAAAAAAAAgEhdPd0j1WpkYmgxYLRWGxgeikwEAAAAAAAAAAAAAIBIA8NDo7VaZGJoMQAAAAAAAAAAAAAAAEiXYgAAAAAAAAAAAAAAAGSYYgAAAAAAAAAAAAAAAGSYYgAAAAAAAAAAAAAAAGSYYgAAAAAAAAAAAAAAAGSYYgAAAAAAAAAAAAAAAGRYITKsrVTq7+2LTAQAAAAAAAAAAAAAgEj9vX2tpVJkYmgxoLlYbClXkt17I0MBAAAAAAAAAAAAACBMZ7lyoFiMTMxHhgEAAAAAAAAAAAAAAOlSDAAAAAAAAAAAAAAAgAxTDAAAAAAAAAAAAAAAgAxTDAAAAAAAAAAAAAAAgAxTDAAAAAAAAAAAAAAAgAxTDAAAAAAAAAAAAAAAgAwLLQaMVKtdPd2RiQAAAAAAAAAAAAAAEKmrp3ukWo1MDC0GjNZqA8NDkYkAAAAAAAAAAAAAABBpYHhotFaLTAwtBgAAAAAAAAAAAAAAAOlSDAAAAAAAAAAAAAAAgAxTDAAAAAAAAAAAAAAAgAxTDAAAAAAAAAAAAAAAgAxTDAAAAAAAAAAAAAAAgAxTDAAAAAAAAAAAAAAAgAwrRIa1lUr9vX2RiQAAAAAAAAAAAAAAEKm/t6+1VIpMDC0GNBeLLeVKsntvZCgAAAAAAAAAAAAAAITpLFcOFIuRifnIMAAAAAAAAAAAAAAAIF2KAQAAAAAAAAAAAAAAkGGKAQAAAAAAAAAAAAAAkGGKAQAAAAAAAAAAAAAAkGGKAQAAAAAAAAAAAAAAkGGKAQAAAAAAAAAAAAAAkGGhxYCRarWrpzsyEQAAAAAAAAAAAAAAInX1dI9Uq5GJocWA0VptYHgoMhEAAAAAAAAAAAAAACINDA+N1mqRiaHFAAAAAAAAAAAAAAAAIF2KAQAAAAAAAAAAAAAAkGGKAQAAAAAAAAAAAAAAkGGKAQAAAAAAAAAAAAAAkGGKAQAAAAAAAAAAAAAAkGGKAQAAAAAAAAAAAAAAkGGFyLC2Uqm/ty8yEQAAAAAAAAAAAAAAIvX39rWWSpGJocWA5mKxpVxJdu+NDAUAAAAAAAAAAAAAgDCd5cqBYjEyMR8ZBgAAAAAAAAAAAAAApEsxAAAAAAAAAAAAAAAAMkwxAAAAAAAAAAAAAAAAMkwxAAAAAAAAAAAAAAAAMkwxAAAAAAAAAAAAAAAAMkwxAAAAAAAAAAAAAAAAMiy0GDBSrXb1dEcmAgAAAAAAAAAAAABApK6e7pFqNTIxtBgwWqsNDA9FJgIAAAAAAAAAAAAAQKSB4aHRWi0yMbQYAAAAAAAAAAAAAAAApEsxAAAAAAAAAAAAAAAAMkwxAAAAAAAAAAAAAAAAMkwxAAAAAAAAAAAAAAAAMkwxAAAAAAAAAAAAAAAAMkwxAAAAAAAAAAAAAAAAMqwQGdZWKvX39kUmAgAAAAAAAAAAAABApP7evtZSKTIxtBjQXCy2lCvJ7r2RoQAAAAAAAAAAAAAAEKazXDlQLEYm5iPDAAAAAAAAAAAAAACAdCkGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhoUWA0aq1a6e7shEAAAAAAAAAAAAAACI1NXTPVKtRiaGFgNGa7WB4aHIRAAAAAAAAAAAAAAAiDQwPDRaq0UmhhYDAAAAAAAAAAAAAACAdCkGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhikGAAAAAAAAAAAAAABAhhUiw9pKpf7evshEAAAAAAAAAAAAAACI1N/b11oqRSaGFgOai8WWciXZvTcyFAAAAAAAAAAAAAAAwnSWKweKxcjEfGQYAAAAAAAAAAAAAACQLsUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIsNBiwEi12tXTHZkIAAAAAAAAAAAAAACRunq6R6rVyMTQYsBorTYwPBSZCAAAAAAAAAAAAAAAkQaGh0ZrtcjE0GIAAAAAAAAAAAAAAACQLsUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIMMUAAAAAAAAAAAAAAADIsEJkWFup1N/bF5kIAAAAAAAAAAAAAACR+nv7WkulyMTQYkBzsdhSriS790aGAgAAAAAAAAAAAABAmM5y5UCxGJmYjwwDAAAAAAAAAAAAAADSpRgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZFloMGKlWu3q6IxMBAAAAAAAAAAAAACBSV0/3SLUamRhaDBit1QaGhyITAQAAAAAAAAAAAAAg0sDw0GitFpkYWgwAAAAAAAAAAAAAAADSpRgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZphgAAAAAAAAAAAAAAAAZVogMayuV+nv7IhMBAAAAAAAAAAAAACBSf29fa6kUmRhaDGguFlvKlWT33shQAAAAAAAAAAAAAAAI01muHCgWIxPzkWEAAAAAAAAAAAAAAEC6FAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDQosBI9VqV093ZCIAAAAAAAAAAAAAAETq6ukeqVYjE0OLAaO12sDwUGQiAAAAAAAAAAAAAABEGhgeGq3VIhNDiwEAAAAAAAAAAAAAAEC6FAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDFAMAAAAAAAAAAAAAACDDCpFhbaVSf29fZCIAAAAAAAAAAP+fvfsPkfyu7zj+ybL/lBKSoo3c9tsoZat3pmXxR7PJt2p7kXFQGqmsp9MKQkDFEwyOCUMLF2ubgJ3QTCUUExoh9J9O5MKYesXSYbxrbeWbTovtIe0d+aPEfBmypBtoCOy/6R83zeYul0tMvnnffb77eCAyuzuZ1/iH71mRJwsAAECk8XC0UZaRi6FhwFpRrHe6aXsnchQAAAAAAAAAAAAAAMJsdbq7RRG5uBI5BgAAAAAAAAAAAAAANEsYAAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAABAxoQBAAAAAAAAAAAAAACQMWEAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAAAZCw0D5lXVG/QjFwEAAAAAAAAAAAAAIFJv0J9XVeRiaBiwqOvJbBq5CAAAAAAAAAAAAAAAkSaz6aKuIxdDwwAAAAAAAAAAAAAAAKBZwgAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAgIwJAwAAAAAAAAAAAAAAIGPCAAAAAAAAAAAAAAAAyNhq5NhmWY6Ho8hFAAAAAAAAAAAAAACINB6ONsoycjE0DFgrivVON23vRI4CAAAAAAAAAAAAAECYrU53tygiF1cixwAAAAAAAAAAAAAAgGYJAwAAAAAAAAAAAAAAIGPCAAAAAAAAAAAAAAAAyJgwAAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAACAjAkDAAAAAAAAAAAAAAAgY6FhwLyqeoN+5CIAAAAAAAAAAAAAAETqDfrzqopcDA0DFnU9mU0jFwEAAAAAAAAAAAAAINJkNl3UdeRiaBgAAAAAAAAAAAAAAAA0SxgAAAAAAAAAAAAAAAAZEwYAAAAAAAAAAAAAAEDGhAEAAAAAAAAAAAAAAJAxYQAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAAAABlbjRzbLMvxcBS5CAAAAAAAAAAAAAAAkcbD0UZZRi6GhgFrRbHe6abtnchRAAAAAAAAAAAAAAAIs9Xp7hZF5OJK5BgAAAAAAAAAAAAAANAsYQAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAQMaEAQAAAAAAAAAAAAAAkDFhAAAAAAAAAAAAAAAAZCw0DJhXVW/Qj1wEAAAAAAAAAAAAAIBIvUF/XlWRi6FhwKKuJ7Np5CIAAAAAAAAAAAAAAESazKaLuo5cDA0DAAAAAAAAAAAAAACAZgkDAAAAAAAAAAAAAAAgY8IAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAAAyJgwAAAAAAAAAAAAAAICMCQNg6cSpdNf96apD6apD6a7708nHL/Xkx0+/1ic/93x65PvpqkPLL595Nj10fPkP3vdweubZ855838PLH730X089fd6bfKUfAXBp7jxAu7nzAO3mzgO0mzsP0G7uPEC7ufMA7ebOQ15Cw4DNshwPR5GL8Fo88WT6+JfSz/9cuvv29MKZ9NOT6fTZ9OHb0l33X+TJzzybPv6l9KMfpy9/Jr1wJv3vPF1/IH34tvTxL6UnnjzvmU89nR46nq69Mf3eHcvvnD6b3vaB9IWvLb+88970ubvO+wy747b0H99Ntx5efvmDh9MLZ9L1B/aecOvh9MKZdOxoOnZ0OQ3Aq3LnAdrNnQdoN3ceoN3ceYB2c+cB2s2dB2g3dx7euPFwtFmWkYuhYcBaUWx1upGL8KqeeDK966Pp7tvTLTctv3P9gfSVz6aU0j0PpPsePu/JzzybPndX+qW3pTtuS9e9JaWUrrk6ff5I+ss/SSdOpXd9NJ0+u/fkh46nH//X3penz6ZZlX56cvmxd+xoSimdOJX+5uR5ExsH0923Lx//+5lXfNufP5Kuufp1/QcG2GfceYB2c+cB2s2dB2g3dx6g3dx5gHZz5wHazZ2HRmx1umtFEbkYGgbAFejOe9Oxo2nj4Hnf/LVf3fvpS/3RX6QTp9IXP33hi3z+yDJHe2kMd/ft6U+/uvflmf9Od9y2bNHOfeydc+LUha+2cXD5ahesn/Pc8yklTRvAa+XOA7SbOw/Qbu48QLu58wDt5s4DtJs7D9Bu7jxkShjAvvb46XTiVDp844Xfv+4t6QcPp5TS+L69b54+mx58JKWUDvziRV7q938npZROnEonH9/75kvjs97Hznv+i59AL/8AS2mZ1p17hxf44b+lT37kIv8IAC/nzgO0mzsP0G7uPEC7ufMA7ebOA7SbOw/Qbu485EsYwL72ox+/4o9uuSm9cOa8T535T5YPzv2xmwu8993LB6fmDbyx992wfPBXj134o+//8MIOD4BX4s4DtJs7D9Bu7jxAu7nzAO3mzgO0mzsP0G7uPORLGMC+dtG/KfNKLpqgveht//+pds8Dr//9vOiaq5dR3YOPpCee3Pv+6bPpYx9q4PUB9gl3HqDd3HmAdnPnAdrNnQdoN3ceoN3ceYB2c+chX8IAeK0u/QH20r9u04jyPRfZfXSaPvT+hocAOMedB2g3dx6g3dx5gHZz5wHazZ0HaDd3HqDd3Hm4oggD4Gf+IzXPPHupn36x90bey57rD6RjR1NK6c5703PPL3evvbr5T0qA1nPnAdrNnQdoN3ceoN3ceYB2c+cB2s2dB2g3dx5yFBoGzKuqN+hHLsKlnfuEuOeB9NTTF3/C0T/ee/xng+WDp//nUq/53nc38tZSSumTH1k++Lt/Simlk/+Sbj3c2IsD7AfuPEC7ufMA7ebOA7SbOw/Qbu48QLu58wDt5s5DU3qD/ryqIhdDw4BFXU9m08hFuLQbf3354KHjF/np6bPnfRr95nuXD+Y/uciTz8VnKaXf+o3G3t7GweUn1l//bXru+fSP/5re+Y7GXhxgP3DnAdrNnQdoN3ceoN3ceYB2c+cB2s2dB2g3dx6aMplNF3UduRgaBsCV5kPvXz6454F01/17fdtzz6ennk4PfmfvEy6ldNPG8uPkC1/b+7h60ZOLlFI6drThz5ivfDallE6cSn8wSke6Tb4ywH7gzgO0mzsP0G7uPEC7ufMA7ebOA7SbOw/Qbu485EsYwL52zdXpe99aPr7ngfT2W9JVh9JVh9K1N6a335Le+gtp4+B5z3/xr958+9ELX+rRabr1cPryZxp+h++7YfngwUfSLTc1/OIArefOA7SbOw/Qbu48QLu58wDt5s4DtJs7D9Bu7jzkSxjAfnfr4TS+7yLf/2LvIp9G73xH+unJdOvhdOe96aHjy77tuefTQ8fT6bPp23en695y3vNPPn7xx5f+0Utdc/Xy7V30TQLwqtx5gHZz5wHazZ0HaDd3HqDd3HmAdnPnAdrNnYdMrV7uNwCXX+9j6dCvpEen6Z4HUkrp2NF0+MZXzMiuP5C+96108vF0ap6uvXHv+S8Wci+66tB5X374tpRSeuHMq/zo5cr37P07AK+DOw/Qbu48QLu58wDt5s4DtJs7D9Bu7jxAu7nzkCNhAKSU0sbBtHEw3X37a33+LTelW256lee/0gfSpX/0ctcf+NmeD8DLufMA7ebOA7SbOw/Qbu48QLu58wDt5s4DtJs7D9lZudxvAAAAAAAAAAAAAAAAeP1C/2LAZlmOh6PIRQAAAAAAAAAAAAAAiDQejjbKMnIxNAxYK4r1Tjdt70SOAgAAAAAAAAAAAABAmK1Od7coIhdXIscAAAAAAAAAAAAAAIBmCQMAAAAAAAAAAAAAACBjwgAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAgIwJAwAAAAAAAAAAAAAAIGOhYcC8qnqDfuQiAAAAAAAAAAAAAABE6g3686qKXAwNAxZ1PZlNIxcBAAAAAAAAAAAAACDSZDZd1HXkYmgYAAAAAAAAAAAAAAAANEsYAAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAABAxoQBAAAAAAAAAAAAAACQMWEAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAAAZW40c2yzL8XAUuQgAAAAAAAAAAAAAAJHGw9FGWUYuhoYBa0Wx3umm7Z3IUQAAAAAAAAAAAAAACLPV6e4WReTiSuQYAAAAAAAAAAAAAADQLGEAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAAAZEwYAAAAAAAAAAAAAAEDGhAEAAAAAAAAAAAAAAJAxYQAAAAAAAAAAAAAAAGQsNAyYV1Vv0I9cBAAAAAAAAAAAAACASL1Bf15VkYuhYcCiriezaeQiAAAAAAAAAAAAAABEmsymi7qOXAwNAwAAAAAAAAAAAAAAgGYJAwAAAAAAAAAAAAAAIGPCAAAAAAAAAAAAAAAAyJgwAAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAACAjAkDAAAAAAAAAAAAAAAgY6uRY5tlOR6OIhcBAAAAAAAAAAAAACDSeDjaKMvIxdAwYK0o1jvdtL0TOQoAAAAAAAAAAAAAAGG2Ot3doohcXIkcAwAAAAAAAAAAAAAAmiUMAAAAAAAAAAAAAACAjAkDAAAAAAAAAAAAAAAgY8IAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAAAyJgwAAAAAAAAAAAAAAICMhYYB86rqDfqRiwAAAAAAAAAAAAAAEKk36M+rKnIxNAxY1PVkNo1cBAAAAAAAAAAAAACASJPZdFHXkYuhYQAAAAAAAAAAAAAAANAsYQAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAQMaEAQAAAAAAAAAAAAAAkDFhAAAAAAAAAAAAAAAAZGw1cmyzLMfDUeQiAAAAAAAAAAAAAABEGg9HG2UZuRgaBqwVxXqnm7Z3IkcBAAAAAAAAAAAAACDMVqe7WxSRiyuRYwAAAAAAAAAAAAAAQLOEAQAAAAAAAAAAAAAAkDFhAAAAAAAAAAAAAAAAZEwYAAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAABAxoQBAAAAAAAAAAAAAACQsdAwYF5VvUE/chEAAAAAAAAAAAAAACL1Bv15VUUuhoYBi7qezKaRiwAAAAAAAAAAAAAAEGkymy7qOnIxNAwAAAAAAAAAAAAAAACaJQwAAAAAAAAAAAAAAICMCQMAAAAAAAAAAAAAACBjwgAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAgIytRo5tluV4OIpcBAAAAAAAAAAAAACASOPhaKMsIxdDw4C1oljvdNP2TuQoAAAAAAAAAAAAAACE2ep0d4sicnElcgwAAAAAAAAAAAAAAGiWMAAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAgIwJAwAAAAAAAAAAAAAAIGPCAAAAAAAAAAAAAAAAyJgwAAAAAAAAAAAAAAAAMhYaBsyrqjfoRy4CAAAAAAAAAAAAAECk3qA/r6rIxdAwYFHXk9k0chEAAAAAAAAAAAAAACJNZtNFXUcuhoYBAAAAAAAAAAAAAABAs4QBAAAAAAAAAAAAAACQMWEAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAAAZEwYAAAAAAAAAAAAAAEDGhAEAAAAAAAAAAAAAAJCx1cixzbIcD0eRiwAAAAAAAAAAAAAAEGk8HG2UZeRiaBiwVhTrnW7a3okcBQAAAAAAAAAAAACAMFud7m5RRC6uRI4BAAAAAAAAAAAAAADNEgYAAAAAAAAAAAAAAEDGhAEAAAAAAAAAAAAAAJAxYQAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAQMZCw4B5VfUG/chFAAAAAAAAAAAAAACI1Bv051UVuRgaBizqejKbRi4CAAAAAAAAAAAAAECkyWy6qOvIxdAwAAAAAAAAAAAAAAAAaJYwAAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAACAjAkDAAAAAAAAAAAAAAAgY8IAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAAAytho5tlmW4+EochEAAAAAAAAAAAAAACKNh6ONsoxcDA0D1opivdNN2zuRowAAAAAAAAAAAAAAEGar090tisjFlcgxAAAAAAAAAAAAAACgWcIAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAAAyJgwAAAAAAAAAAAAAAICMCQMAAAAAAAAAAAAAACBjwgAAAAAAAAAAAAAAAMhYaBgwr6reoB+5CAAAAAAAAAAAAAAAkXqD/ryqIhdDw4BFXU9m08hFAAAAAAAAAAAAAACINJlNF3UduRgaBgAAAAAAAAAAAAAAAM0SBgAAAAAAAAAAAAAAQMaEAQAAAAAAAAAAAAAAkDFhAAAAAAAAAAAAAAAAZEwYAAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAABAxlYjxzbLcjwcRS4CAAAAAAAAAAAAAECk8XC0UZaRi6FhwFpRrHe6aXsnchQAAAAAAAAAAAAAAMJsdbq7RRG5uBI5BgAAAAAAAAAAAAAANEsYAAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAABAxoQBAAAAAAAAAAAAAACQMWEAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAAAZCw0D5lXVG/QjFwEAw92H2AAAIABJREFUAAAAAAAAAAAAIFJv0J9XVeRiaBiwqOvJbBq5CAAAAAAAAAAAAAAAkSaz6aKuIxdDwwAAAAAAAAAAAAAAAKBZwgAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAgIwJAwAAAAAAAAAAAAAAIGPCAAAAAAAAAAAAAAAAyNhq5NhmWY6Ho8hFAAAAAAAAAAAAAACINB6ONsoycjE0DFgrivVON23vRI4CAAAAAAAAAAAAAECYrU53tygiF1cixwAAAAAAAAAAAAAAgGYJAwAAAAAAAAAAAAAAIGPCAAAAAAAAAAAAAAAAyJgwAAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAACAjAkDAAAAAAAAAAAAAAAgY6FhwLyqeoN+5CIAAAAAAAAAAAAAAETqDfrzqopcDA0DFnU9mU0jFwEAAAAAAAAAAAAAINJkNl3UdeRiaBgAAAAAAAAAAAAAAAA0SxgAAAAAAAAAAAAAAAAZEwYAAAAAAAAAAAAAAEDGhAEAAAAAAAAAAAAAAJAxYQAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAAAABlbjRzbLMvxcBS5CAAAAAAAAAAAAAAAkcbD0UZZRi6GhgFrRbHe6abtnchRAAAAAAAAAAAAAAAIs9Xp7hZF5OJK5BgAAAAAAAAAAAAAANAsYQAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAQMaEAQAAAAAAAAAAAAAAkDFhAAAAAAAAAAAAAAAAZCw0DJhXVW/Qj1wEAAAAAAAAAAAAAIBIvUF/XlWRi6FhwKKuJ7Np5CIAAAAAAAAAAAAAAESazKaLuo5cDA0DAAAAAAAAAAAAAACAZgkDAAAAAAAAAAAAAAAgY8IAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAAAyJgwAAAAAAAAAAAAAAICMCQMAAAAAAAAAAAAAACBjq5Fjm2U5Ho4iFwEAAAAAAAAAAAAAINJ4ONooy8jF0DBgrSjWO920vRM5CgAAAAAAAAAAAAAAYbY63d2iiFxciRwDAAAAAAAAAAAAAACaJQwAAAAAAAAAAAAAAICMCQMAAAAAAAAAAAAAACBjwgAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAgIyFhgHzquoN+pGLAAAAAAAAAAAAAAAQqTfoz6sqcjE0DFjU9WQ2jVwEAAAAAAAAAAAAAIBIk9l0UdeRi6FhAAAAAAAAAAAAAAAA0CxhAAAAAAAAAAAAAAAAZEwYAAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAABAxoQBAAAAAAAAAAAAAACQMWEAAAAAAAAAAAAAAABkbDVybLMsx8NR5CIAAAAAAAAAAAAAAEQaD0cbZRm5GBoGrBXFeqebtnciRwEAAAAAAAAAAAAAIMxWp7tbFJGLK5FjAAAAAAAAAAAAAABAs4QBAAAAAAAAAAAAAACQMWEAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAAAZEwYAAAAAAAAAAAAAAEDGhAEAAAAAAAAAAAAAAJCx0DBgXlW9QT9yEQAAAAAAAAAAAAAAIvUG/XlVRS6GhgGLup7MppGLAAAAAAAAAAAAAAAQaTKbLuo6cjE0DAAAAAAAAAAAAAAAAJolDAAAAAAAAAAAAAAAgIwJAwAAAAAAAAAAAAAAIGPCAAAAAAAAAAAAAAAAyJgwAAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAACAjK1Gjm2W5Xg4ilwEAAAAAAAAAAAAAIBI4+FooywjF0PDgLWiWO900/ZO5CgAAAAAAAAAAAAAAITZ6nR3iyJycSVyDAAAAAAAAAAAAAAAaJYwAAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAACAjAkDAAAAAAAAAAAAAAAgY8IAAAAAAAAAAAAAAADImDAAAAAAAAAAAAAAAAAyFhoGzKuqN+hHLgIAAAAAAAAAAAAAQKTeoD+vqsjF0DBgUdeT2TRyEQAAAAAAAAAAAAAAIk1m00VdRy6GhgEAAAAAAAAAAAAAAECzhAEAAAAAAAAAAAAAAJAxYQAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAAAABkTBgAAAAAAAAAAAAAAQMaEAQAAAAAAAAAAAAAAkLHVyLHNshwPR5GLAAAAAAAAAAAAAAAQaTwcbZRl5GJoGLBWFOudbtreiRwFAAAAAAAAAAAAAIAwW53ublFELq5EjgEAAAAAAAAAAAAAAM0SBgAAAAAAAAAAAAAAQMaEAQAAAAAAAAAAAAAAkDFhAAAAAAAAAAAAAAAAZEwYAAAAAAAAAAAAAAAAGRMGAAAAAAAAAAAAAABAxkLDgHlV9Qb9yEUAAAAAAAAAAAAAAIjUG/TnVRW5GBoGLOp6MptGLgIAAAAAAAAAAAAAQKTJbLqo68jF0DAAAAAAAAAAAAAAAABoljAAAAAAAAAAAAAAAAAyJgwAAAAAAAAAAAAAAICMCQMAAAAAAAAAAAAAACBjwgAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAAAADK2Gjm2WZbj4ShyEQAAAAAAAAAAAAAAIo2Ho42yjFwMDQPWimK9003bO5GjAAAAAAAAAAAAAAAQZqvT3S2KyMWVyDEAAAAAAAAAAAAAAKBZwgAAAAAAAAAAAAAAAMiYMAAAAAAAAAAAAAAAADK2ernfwIUe/ft01aHL/SYAeJlPfqCZ13HnAa5M7jxAu7nzAO3mzgO0mzsP0G7uPEC7ufMA7dbUnW/KlRUGfPUTnzrywd++3O8CIG/Vmf/85mPHv/OHX2/2ZX/5rde98Rdx54Hc/fl3j6eU+p84crnfSPPceeDN9ib9mspr5M4Dr6rFv+vuB+78fvbpb3z9K7975OZDN1zuNwK8ifbPnfcLCbA/ZXHn/doJ8Lpd9jvv/6ABeFM1cucbdGWFATcfuuHm5H9FALxR33zs+Kc+ePhyv4uLcOeB3D36z/+QUroyb+yVwJ0HLu2K/TWV18idh3bzuy7ufKY+/Y2v33zoBv/lBV5VFnfeLyQAr9ubfef92glweb3BO+//oAHYP1Yix+ZV1Rv0IxcBAAAAAAAAAAAAACBSb9CfV1XkYmgYsKjryWwauQgAAAAAAAAAAAAAAJEms+miriMXQ8MAAAAAAAAAAAD+j717j5OqPvPE/1R1NRpvoFxEaEEUIQgRRSPSilyattX5EeMgN6OYZEaH7P5mR9Qfk4uOGB0Nuwad32RmSHSTzU3kIhqZmEBIiFHTDjGJZqMOxE2MLQkqGjERo/Rl/6ik0+EmdFefU6f6/X75yqv61Ol6Hk2dT3+rTj11AAAAoLQMBgAAAAAAAAAAAAAAQIYZDAAAAAAAAAAAAAAAgAwzGAAAAAAAAAAAAAAAABlmMAAAAAAAAAAAAAAAADLMYAAAAAAAAAAAAAAAAGRYIcli42trly1ekmRFAAAAAAAAAAAAAABI0rLFS8bW1iZZMdHBgEE1NcPrG2LrtiSLAgAAAAAAAAAAAABAYmbUN+yoqUmyYj7JYgAAAAAAAAAAAAAAQGkZDAAAAAAAAAAAAAAAgAwzGAAAAAAAAAAAAAAAABlmMAAAAAAAAAAAAAAAADLMYAAAAAAAAAAAAAAAAGSYwQAAAAAAAAAAAAAAAMiwRAcDNjY2zlm4IMmKAAAAAAAAAAAAAACQpDkLF2xsbEyyYqKDAVuamlavX5dkRQAAAAAAAAAAAAAASNLq9eu2NDUlWTHRwQAAAAAAAAAAAAAAAKC0DAYAAAAAAAAAAAAAAECGGQwAAAAAAAAAAAAAAIAMMxgAAAAAAAAAAAAAAAAZZjAAAAAAAAAAAAAAAAAyzGAAAAAAAAAAAAAAAABkWCHJYuNra5ctXpJkRQAAAAAAAAAAAAAASNKyxUvG1tYmWTHRwYBBNTXD6xti67YkiwIAAAAAAAAAAAAAQGJm1DfsqKlJsmI+yWIAAAAAAAAAAAAAAEBpGQwAAAAAAAAAAAAAAIAMMxgAAAAAAAAAAAAAAAAZZjAAAAAAAAAAAAAAAAAyzGAAAAAAAAAAAAAAAABkWCHtBgDoqm2vb1/96Pfaf3z82U0R8blvrGnfcsQhh8yZVJdCZwDZt3HTM0/8/Nn2H3++9Vfx5xl7yvHDzxg5KoXOAMqeZSpAmbPWhYy656Fvv75jR8ct65/44Wu/+137j3951jn9juideF8AnWFBAlC2LDsBsssJGoCeLNHBgI2NjUv/YdG9V38iyaIAFe+IQw75+y8sff2NN6ry+Yhoi6jKV/2//3p78d6dLS0fPvcCC3qAznnlt6//zT/fVpXP53O5iGiLiIhixra2tbW0tj74yf+eaoMA5csyFaDMWetCRn3rx49/ft2D1VVVxR+r8lVfWPfg/1r3YES0tLYeceihH6w/L9UGAQ6ABQlA2bLsBMguJ2gAysechQvmf3LRGRMmJFYxn1iliNjS1LR6/bokKwL0BL0K1bPOnlKoqtrZ0rKzpaW5paWltaV4e2dLS0RcMnla2j0CZFX9qacfedjhLa2t7Rnb/MeAbWlt7XPYYfWnnp52jwBlyjIVoMxZ60JGzZ00LSJ2/umA/dPBW1VVNWvilF6F6rR7BNhfFiQAZcuyEyC7nKABKB+r16/b0tSUZMVEBwMA6CZzJ097u7l5j3f1PeKIySefmnA/ABWjUFU1d1JddWEPF9qqLhQ+MLm+8McvywFgd5apAOXMWhcyauopp/br3XuPd+1sbnZqH8gWCxKAsmXZCZBpTtAA9FgGAwAqwTnvOfnoPkfuvr1XoXDplHOLlwYDoHPmTp62c09vmuxsbp472QUWAfbFMhWgzFnrQhblc/kPTK7vtacP0fbv3WfimJOTbwmgKyxIAMqTZSdApjlBA9BjiXiASpDP5S+deu7u78u87X1zgC4766Qxg/r22337MUf1rR01Jvl+ADLEMhWgzFnrQkbNnVy3+9f+9SoULp92Xj7nvA+QMRYkAGXLshMgu5ygAeixrNQBKsQe35c5tv+AM0aMSqUfgIqRy+Uum3ruLhc0ry4ULp92Xi6XS6srgKywTAUoZ9a6kFHjR540dMDAXTa+3dw8d5JT+0D2WJAAlC3LToBMc4IGoGcyGABQIU4bPvL4gYM6bulVKFxe531zgBKYO6lulwua7/TGN8D+sUwFKHPWupBRl06t3+VDtEMHHD1u+Ii0+gHoCgsSgLJl2QmQXU7QAPRMBgMAKsdldX/2nTpvNzfPmTQ1xX4AKsbY44efOLim45YTjhl88rAT0uoHIFssUwHKmbUuZNQHptR3/BBtr0LhQ/UXpNgPQFdYkACULctOgExzggagB0p0MGB8be2yxUuSrAjQo1w65dyO78uMOnbo6KHDUuwHoJLMm9pQXVVVvF1dKHyo/vx0+wHIEMtUgDJnrQtZNOrYoScNOS4Xf/iSP6f2gayzIAEoT5adAJnmBA1A6pYtXjK+tjbJiokOBgyqqZlR35BkRYAeZfigwe857vjiNb+qq6oun3Ze2h0BVI5Lpkxrbmkp3t7Z3DzrnCnp9gOQIZapAGXOWhcyal5dQ1VVPiJykTt52Akja4ak3RFA51mQAJQty06A7HKCBiB1M+obBtXUvPN+pZPoYAAA3W1eXUNVPh8RzS0ts8/xbQ0AJXP8wEGnDh+Rz+Vyudxpw0eeOCjRVTtA1lmmApQza13IqLmT61paWiKiUJWfV+dbmYBssyABKFuWnQCZ5gQNQE9jMACgosyZVNfS2hoR7x0x6rijB6bdDkBFmVfXkM/nq/L5y+rOTbsXgIyxTAUoc9a6kEVD+h/93pGjchHNra1O7QMVwIIEoDxZdgJkmhM0AD2NwQCAilLTr3/tqNER4fpfACU3+5ypra2tLa2tM8+enHYvABljmQpQ5qx1IaPm1TW0RdSOGlPTr3/avQB0lQUJQNmy7ATILidoAHqaXFtb2/7vPXPmzIhYuXLlXh8ul/vC8uUXzZq1tx0O+fHT1Vu3HVCLAJUtd8GktFuoKG0PPpR2C0AnycPSkofQo8y85YZVj3w37S4qx/KPLZo1cUraXQAVxVq3tKx1ScaKhzfMvnVR2l1UjovPnrzy4zem3QX0XDKttGQaUOS1Xml5rQeUkPMmpeW8CUCn7RzYb8epJ+3t3vtWrPjQ7Nn7+CT/O35uf3eFA+oPgO5w1ZknTKg5qlSP9sbbzf/6+C/+v9oTS/WAWdH4wqt3PPZ/0u4C6JLS5mF32PDctoiYcly/tBvZF3kIPdOZNUctOPOEtLvYl6wsU2ev+kHaLQCVyVq3JKx1Sd7yi9+bdgvv4H98/2fzTx92eK+yPt1zuyMXykP5Z1omFiQyDeio/F/rlUq3Lju91gO6Q/mfN0lMF0/QOG8CkC1l/U4xQA8xoeaoWaMHl/ABpwzrf1yfQ0r4gFlxR3jDCLKt5HlYcueeMCAi+hxcnXYj70AeQg9Uc8TBZR6hkZFlqje4gW5irVsq1rokrMyP3Ig4Y/CR5b/EWvn0lrRbACKykGmZWJDINKCj8n+tVyrdvez0Wg8ouUycN0lMV07QOG8CkC35JIttbGycs3BBkhUBeqbyPxcIkFF9Dq4u8xOTAOXMMhWgnFnrQkZZYgGVxIIEoGxZdgJkmhgHSMuchQs2NjYmWTHRwYAtTU2r169LsiIAAAAAAAAAAAAAACRp9fp1W5qakqyY6GAAAAAAAAAAAAAAAABQWgYDAAAAAAAAAAAAAAAgwwwGAAAAAAAAAAAAAABAhhkMAAAAAAAAAAAAAACADDMYAAAAAAAAAAAAAAAAGWYwAAAAAAAAAAAAAAAAMqyQZLHxtbXLFi9JsiIAAAAAAAAAAAAAACRp2eIlY2trk6yY6GDAoJqa4fUNsXVbkkUBAAAAAAAAAAAAACAxM+obdtTUJFkxn2QxAAAAAAAAAAAAAACgtAwGAAAAAAAAAAAAAABAhhkMAAAAAAAAAAAAAACADDMYAAAAAAAAAAAAAAAAGWYwAAAAAAAAAAAAAAAAMqyQdgMAHIDHXnj16z978ebvbYqI6SMGTh85sOGEo4f0ftfe9l+zeevGLb8p7n/dOSOnHNdv6rD+nds5d+P9HXduu+H9+3NXRGx/a+c3fvbi3HsfL24v/nj3/35hzeatt5075rKTjx1w6EHFPZ/f/uba//PilWueiIhd7gLYhTwE6AopClDOpDRklIMXqCQyDaDkRCtAOZPSAFSMRK8YsLGxcc7CBUlWBKgk1294ZsL//N6U4/q13fD+1z76F2MH9r5yzRND71i7+ZXf7b7z5ld+975ljx1aXXXTlFFtN7z/l1c1PLl1e92XHr1+wzOd27nthvc/MX/KHhtru+H935531u7bn9/+5p0/eq7Pp74+997Hi1uefHH7Zat/OPfex9ds3hoR16776dG3feOlN96KiMdeeHXoHWuLr0OKd/31Az8u3gWwC3kI0BVSFKCcSWnIKAcvUElkGkDJiVaAcialAeg+cxYu2NjYmGTFRAcDtjQ1rV6/LsmKABXj043PFqeHi3PDvQ+qvmLcccW7vvyTpl123vzK70Z+Zv1NU0e1DxkP6f2uq848ISJu/t6mTzc+27mdxx7de2/t7XH0+c4fPfejX29v//HJF7ev//nLd73v1OJLqevOGVnc/rVNv37shVcfbXr1xWvP73jXms1bv7bp1+/4XwboaeQhQFdIUYByJqUhoxy8QCWRaQAlJ1oBypmUBqBbrV6/bkvTrn9QulWigwEAdNq1634aEdNHDGzf0n7NsuJLlF12vu6ckbu8chgz4IiOD9W5nQ/ITVNGfWraSe0/vrmz5ZoJw4vXI+t9UPVlJx9b3H7lmieee21Hx7v+9ozji3et2bS109WBSiUPAbpCigKUMykNGeXgBSqJTAMoOdEKUM6kNAAVxmAAQDYsm3F6RNx27ph33POxF15ds3nrlOP67bJ9wKEHFS8xVnyoTuzcCb0Pqm6/fWbNUR3vGtH3sPbbc8bU7FK9eKN4jTOAjuQhQFdIUYByJqUhoxy8QCWRaQAlJ1oBypmUBqDCFNJuAID9MmdMTcf1+vPb31z59JY97vlo06t7e5Cpw/q33fD+Tu8MUA7kIUBXSFGAcialIaMcvEAlkWkAJSdaAcqZlAagwhgMAMiYl95468s/aRp8+MEzTxq8xyuLHdDlxrpybbLylLtgUtotQDqWf2zRrIlT0u4iUfIQoCukKEA5k9KQUQ5eoJLINICSE61UqhUPb5h966K0u4A/M3rosFGHHtivSGkAKoPBAIAsueenL2z57e//etzQjhcFo6MVH7sx7RYgBbNuvSHtFpImDwG6QooClDMpDRnl4AUqiUwDKDnRSsVzpp6yctfar8fvX9j//aU0ABXDYABANmx+5XfXrvvp9JEDr5kwfH/23/DctqnD+u/ngx/QzmVu5sTJabcAabg17QYSJA8BukKKApQzKQ0Z5eAFKolMAyg50UoP4Uw9ZWXFwxvi9/u1p5QGoMLkkyw2vrZ22eIlSVYEqAxPvrh95GfWr9m8ddbowe+483XnjIyIm7+36fntb+5xh498/cnO7QyQOnkI0BVSFKCcSWnIKAcvUElkGkDJiVaAcialAehuyxYvGV9bm2TFRAcDBtXUzKhvSLIiQGW4/jvPFG/szzXLzhh8ZPHGnT96bvd7n3xx+7hjenduZ4DUyUOArpCiAOVMSkNGOXiBSiLTAEpOtAKUMykNQHebUd8wqKYmyYqJDgYA0DlrNm8t3njpjbfaN3a83dE5Q/sWb9z8vU3Xb3imffh4+1s7n9/+5tLHn2t/+XGgO0fE/NOH7bH6PT99of329rd2Hti/HsB+k4cAXSFFAcqZlIaMcvAClUSmAZScaAUoZ1IagMpjMAAgA4qXGIuIf9748+JC/zu/ePnLP2lq3+H57W9uf2tn8fVA74OqH5h7ZnH7zd/bNPSOtbkb78/deH+fT3196B1r+x3Sa+zRfxo7PqCdI2LSH1+6tHfy/PY3P9347Kj+h7fv89H1T1+/4ZlS/zcAiJCHAF0jRQHKmZSGjHLwApVEpgGUnGgFKGdSGoDKYzAAIAMuO/nY4o2bv7epz6e+nrvx/pfeeOuaCcPbJ4aH3rH2stU/nDqsf/HH6SMGLptx+u6PM//0YX97xvG7bDygnc8/8ejpIwZ27GToHWunHd+/4yuWccf0vmLcccXb3/nFy+3bO97u9F1ADycPAbpCigKUMykNGeXgBSqJTAMoOdEKUM6kNACVp5B2AwC8sxF9D2v8q3O++GTT0sd/Mf/0YfNPP6649J9/+nFbXn9zzeaty2acfv6JR/c+qLr9V+aMqRnV//BVT//q5u9tiojrzhk55bh+7a9VdrH/O/c+qPqu95365Z80XbvupxHxuemnXDjymAGHHlS8d5c2cjfe3/F36770aES03fD+Tt8FIA/lIdAVUlSKAuVMSktpMsrB6+CFSiLTZBpQcqJVtALlTEpLaYDKk2tra9v/vWfOnBkRK1eu3OvD5XJfWL78olmz9rbDIT9+unrrtgNqEaCy5S6YtPzi984aPTjtRjJvxVNbZq/6QduDD6XdCKQgd8Gk5R9bNGvilLQb6RJ5WCryEHqgmbfcEK9uXjnzjLQbqQS5G++vgL+qQLmx1i0Va12StOLhDbNvXeQEeUnMXLkxjhqx8uM3pt0I9FwyrYRkGtDOa71S8Vov6/6w0vD/IOXEeZMSct4EoCt2Duy349ST9nbvfStWfGj27H18kv8dP7e/u/wB9QcAAAAAAAAAAAAAAJSVRAcDNjY2zlm4IMmKAAAAAAAAAAAAAACQpDkLF2xsbEyyYqKDAVuamlavX5dkRQAAAAAAAAAAAAAASNLq9eu2NDUlWTHRwQAAAAAAAAAAAAAAAKC0DAYAAAAAAAAAAAAAAECGGQwAAAAAAAAAAAAAAIAMMxgAAAAAAAAAAAAAAAAZZjAAAAAAAAAAAAAAAAAyzGAAAAAAAAAAAAAAAABkWCHJYuNra5ctXpJkRQAAAAAAAAAAAAAASNKyxUvG1tYmWTHRwYBBNTXD6xti67YkiwIAAAAAAAAAAAAAQGJm1DfsqKlJsmI+yWIAAAAAAAAAAAAAAEBpGQwAAAAAAAAAAAAAAIAMMxgAAAAAAAAAAAAAAAAZVki7AQBi9qofzF71g7S7AEifPATotFVP/yp34/1pdwHAXlnrQkZZYpXKxWePSLsFQKaVjEwD2nmtB1C2nDcBoGcyGACQsuUfW5R2CwBlQR52xfVf+p8nDq6ZV9eQdiNAOq6+aNbMiZPT7iLDvvTttT/b8sJN8/6q+GPtqDHp9gNUHmvddo3PPHXH/Sv9ByETakeN6cpzdfati656/8wJo0aXrqNsO7bfgLRbgB6ti5m2P26/b2VELLhoZrdWKRMyDSjqXLR6Px8gAc6blJbzJgAZYjAAIGWzJk5JuwWAsiAPu+KO+1eOGHys/4bQY00YNXpC+MxZ5z32n0+/+tvXpSjQfSRMR3fcv9J/EDKhpl//rjxXZ9+6aMKo0Z7tQJnoYqbtj1WPfDcse4AepnOh5/18gAQ4bwJAj5VPstjGxsY5CxckWREAAAAAAAAAAAAAAJI0Z+GCjY2NSVZMdDBgS1PT6vXrkqwIAAAAAAAAAAAAAABJWr1+3ZampiQrJjoYAAAAAAAAAAAAAAAAlJbBAAAAAAAAAAAAAAAAyDCDAQAAAAAAAAAAAAAAkGEGAwAAAAAAAAAAAAAAIMMMBgAAAAAAAAAAAAAAQIYZDAAAAAAAAAAAAAAAgAwrJFlsfG3tssVLkqwIAAAAAAAAAAAAAABJWrZ4ydja2iQrJjoYMKimZnh9Q2zdlmRRAAAAAAAAAAAAAABIzIz6hh01NUlWzCdZDAAAAAAAAAAAAAAAKC2rLF90AAAgAElEQVSDAQAAAAAAAAAAAAAAkGEGAwAAAAAAAAAAAAAAIMMMBgAAAAAAAAAAAAAAQIYZDAAAAAAAAAAAAAAAgAwzGAAAAAAAAAAAAAAAABmW6GDAxsbGOQsXJFkRAAAAAAAAAAAAAACSNGfhgo2NjUlWTHQwYEtT0+r165KsCAAAAAAAAAAAAAAASVq9ft2WpqYkKyY6GAAAAAAAAAAAAAAAAJSWwQAAAAAAAAAAAAAAAMgwgwEAAAAAAAAAAAAAAJBhBgMAAAAAAAAAAAAAACDDDAYAAAAAAAAAAAAAAECGGQwAAAAAAAAAAAAAAIAMKyRZbHxt7bLFS5KsCAAAAAAAAAAAAAAASVq2eMnY2tokKyY6GDCopmZ4fUNs3ZZkUQAAAAAAAAAAAAAASMyM+oYdNTVJVswnWQwAAAAAAAAAAAAAACgtgwEAAAAAAAAAAAAAAJBhBgMAAAAAAAAAAAAAACDDDAYAAAAAAAAAAAAAAECGGQwAAAAAAAAAAAAAAIAMK6TdAAAAB2zJfSteeu03HbfcvWH9j57d3P7jgotmHd3nyMT7AgAA+DO/fvWVs675r283Nxd/fGvn29WFQs1lF//h7lycOfKkVZ/4ZGr9Qelc/I//8Nimp6PtDz9WFwr/9V9uv/pz/1L8sVeh8Oin/+WYo/qm1h8AAECJvPjab26/b0X7j//Z9HxEfPQLn23fMqDPkVdfNCuFzgAAerxEBwM2NjYu/YdF9179iSSLAgBUnudfevGfvrbqoOrq4o+9CoVv/vA/vvnD/4iInS0tA3r3ueWDV6TaIAAAQETEMUf1PfLww3/87Oa2Dhu3vPJy++0zLzwp+a6gO5z57pPuffShjlu2vb69/fa44SNMBQAAAJWhf+/eX1z/zZe2v1ZdVVXc0qtQuOP+lcXbb+3c+XcXXrz33wYA6EHmLFww/5OLzpgwIbGK+cQqRcSWpqbV69clWREAoCLNnVwXEW/t3Fn85+3m5vbbhXz+0qnn5nOJLvMAAAD2Zl5dQ9UfPyiwi1wuN2dSXcL9QDe5ZPK0fC63x7sKVVWX152XcD8AAADdJJ/Lf2BKfSGf3+PJyoi4ZPK0tHsEACgLq9ev29LUlGRFnxgDAMie8SNPGjpg4B7veru5ea4P1gAAAGVj9jlTW1tbd9+ez+VqR42p6dc/+ZagOwzq22/CqNF7HNRvaW29+OxJybcEAADQTeZOrnu7uXmPdx3bf8B7R7w74X4AACgyGAAAkEmXTq2vLhR23z5s4DHjho9Ivh8AAIA9GnjkURPHjK3K7/pedC6Xn1fXkEpL0E0um9qw+zUDqvL5Se8ZO6hvvzQ6AgAA6BanDR95wjGDd9/eq1C4vO683F4upwYAQHczGAAAkEkfmFK/c7fv4Si+15ZKPwAAAHtz2dRz97S5bcZZvkOdijLrnCl7/PjLZVPNwAAAAJVmj99i9nZz85xJU1PpBwCAMBgAAJBRo44detKQ43LxZx84eLu5ee7kurRaAgAA2KOZEyfn//yKAVX5fMNpZ/Q94oi0WoLucORhh9efenqhqqrjxnwu/5dnnZNWSwAAAN3k0inn7v4tZicNOW700GGp9AMAQBgMAADIrnl1DVVVf1rO5SJ38rATRgw+NsWWAAAAdnfEIYeed9r4jp+Wbmtru3TKHi8jANl26dRzW1pb238s5KvOf+/4PocelmJLAAAA3WH4oMEnDzuh42XTqquqLp/m2uYAAGkyGAAAkFVzJ9e1tLS0/1jwXhsAAFCuLp1a3/HT0tWFwvTxtSn2A93kwjPPPqi6uv3HlrZWMzAAAEClmlfXUNXhCoHNLS2zJk5JsR8AABIdDBhfW7ts8ZIkKwIAVLAh/Y9+78hR+T9+D0dzq/faAACAMvW+8We9q9dBxduFqqqLaice9q53pdsSdIdDDz74wjPPrv7j9TEO7tXr/xk/Id2WAAAAusncSXWtf/wWgFwud8bIUccdPTDdlgAAysqyxUvG1yb6NUmJDgYMqqmZUd+QZEUAgMo2r66heIHOfC5fO2pMTb/+aXcEAACwBwf36vWXtROrC4WIaGlt/cCU+rQ7gu7ygSn1O1taIqK6qnDxWZPaR2IAAAAqzKC+/SaMGp3P5yOiKp+fV+fa5gAAf2ZGfcOgmpokKyY6GAAAQGm1XyIgl8vNqzOBCQAAlK9LptTvbG6OiMMOfte5496bdjvQXc477YwjDjk0Ina2NF9iBgYAAKhol01tKF7cvK2t7eKzJ6XcDQBAj2cwAAAgw/r37jN17LhcRC4XM87yXhsAAFC+pp1yWp9DD4uI2ZOm9ipUp90OdJfqQmHWOVMios9hh9WNHZd2OwAAAN3o4rMn53K5XMTUseMG9Dky7XYAAHo6gwEAANl26dRz2yLOHffevkcckXYvAAAAe1VdKMydXBcRl0yelnYv0L2KT/K5k+qqC4W0ewEAAOhGfY84ov7U09siLnNtcwCAMuAtaQCAksldkNp39j/4g8dSqb78Y4tmTZySfF0oWynmQFrkAHTdzFtuWPXId9PuIlEXnz155cdvTLsLoDNWPLxh9q2LuvggUz96VSl6SU7bgw+l3UJPl9G/lf/29a/929e/1rnf9beSzMnocdoVjlMoE/IHoF1JXrN32rzb/nHebf+YfF2v2QEAOjIYAABQSlfFVRNiQsJF/zX+9cPx4YPj4ITrzo7ZCVeETEglB9IiB6BUzowzF8SCtLtIyO1xe9otAF21PJZ37hfbom1trD0vzittP92nMRrviDvS7oKIDP6tfDAePD/Oz0WuE7/rbyUZlbnjtCscp1BW5A9AR51+zd5pb8Vbn4/PfyQ+knBdr9kBAHZnMAAAoJQmxIRZMSvhonVR1zf6Jlw0fCAY9iKVHEiLHIBSqYmanhMdK2NlxLa0uwC6pCuRNTNm5iNfwma6mw8ZlInM/a28OC7u9FPd30oyKnPHaVc4TqGsyB+AjlKJxAviglROVnrNDgCwi0RPwGxsbJyzsKdM6gMAJCaVN9oAAAA6IVtTAdBpnuoAAEDP4WQlAMAezVm4YGNjY5IVE31jektT0+r165KsCAAAAAAAAAAAAAAASVq9ft2WpqYkK/rGGgAAAAAAAAAAAAAAyDCDAQAAAAAAAAAAAAAAkGEGAwAAAAAAAAAAAAAAIMMMBgAAAAAAAAAAAAAAQIYZDAAAAAAAAAAAAAAAgAwzGAAAkA3bY/s9cU8ucmk3AqRGDgCdIz2ADBFZpMITD8qf4xRIi/wBaCcSAQDKXyHJYuNra5ctXpJkRQCACvB8PL821l4ZV6bdCPRcN3zl82/8/vdzJ9edNnxkKg3IAciizz74wI9//rO5k+omjjk5n0vnqxmkB5AhIotUeOJB+XOcAmnJbv688vrrKx/ZsOy7315/y5LqQqKfCQEqVXYjEQAgXcsWLxlbW5tkxURfBA6qqRle3xBbtyVZFAAg61bGymfj2bS7gB7tV6+8ctfaf//06uXDBh5zed15cyfXjRh8bJINyAHIold/9/pnH3zgsw8+0L93n3l1DZdMnjZu+IiEe5AeQIaILFLhiQflz3EKpCVz+fO7N9/82mOPfGXDt771o8dbWlvSbgeoKJmLRACAMjGjvmFHTU2SFU2HAwCUu2vimu2xfWksTbsR6NEKVVXNLS2/2Prrm+/50qKvfuHEQTWXTJl2ed15wwYek0B1OQAZdVB19Vs7d768/bX//2v3fnr18sF9+1069dwP1Z8/smZIMg1IDyBDRBap8MSD8uc4BdKSlfxpaW3d8OSPv/jtb977yEO/3/l2Ppc3FQCUXFYiEQAAgwEAABnQO3qn3QLwB80tLRHx7K+23HLPVz559xffO+Ldl0yeNndS3YA+R3ZrXTkAmbazpTkitryy7dOrly9eeXeSw0XSA8gQkUUqPPGg/DlOgbSUc/60trV+/+mnVjz8nS9/e932HW8Uqqp2NjdHREubqQCgW5RzJAIA0M5gAAAAwAFri7bix3x/sPk/f/izTVd/7jOT3nPKB+vPT7svoNztcbjorZ1vH5R2YwAAAEAmvL7jjUVf/cJda7++ZdvL1YVCcR6g+L8AAAD0cAYDAACgEtx+34rb71uRdheVrFBVtcftbW1tLW1tEfHdn/x4w09+HBF3xp0N0eC7cyBbGp95KnfBpJI/bHVhz2+8/Gm4aNMzGzc9k8/lBsXgX8WvBsWgkvcAAABAWlY8vGH2rYvS7qLCVeWrLoqL0u4iIcti2Tfjm7/70e/W/egHxS37ngfo9b66RPrigJ357tFptwAAAFQmgwEAAJB5N8/761defz3tLirZZx984KGfPrG3e/P5fETkc7nzTx+/5j++f3lcbioAsuXyuoYJ3XA69r7Gh+999KG93ZuLXD6fa2trO2fMyW/8/q3BPxtpKgAAAKAirfjYjWm3UMluv39FPJN2E0mZG3M/H59/fvCm13e8sfU3r/aqrn5758597L/s7/+hKr/nrzshXSMG16TdAgAAUJkMBgAApGN7bP9GfOOheGhpLI2I+TF/Ukw6P87f/88T5yLX8ce2aNufu3Zp4O64e02smR7Tp8f0C+PCATHggP9NKANTx45Lu4UKt+5HP9h9MKD4od7WtrbTTxx5yeRpH5hS3++I3rkLJvWKXvv5sHIAysTY44ePPX54yR/22V+/sHpPgwGFqqrmlpYTB9d8+NwL5tU1HHNU35m33BA/q97/R5YeQIaILFLhiQflz3FKjzJz4uS0W6hkKx7ecED7Zz1/+kSfPsNOWPnxG3/47KYvfXvtV77zrVd/+3p1VdXOlpbdd55x1qS9XcwQILIfiQAA7C6fZLGNjY1zFi5IsiIAQHl6Mp68LC67O+6eH/Pboq0t2ibFpLkxt0/0yUWu/Z99P0hbtD0Re/4K87Zo+3Z8e98N3BV3jYtxD8QDbdF2RVxxZVx5dBz9ZDzZ+X8r6DEKVVURceLgmn+8/IotX773P25f+ncXXtzviAO7SoAcgJ6mV6E6IoYPGvyJOZdtvuurm+78yt/PvOSYo/oe6ONIDyBDRBap8MSD8uc4BdJSSflz2vCR//Q3/+2lZV97+H985oP15x9y0MG5XM71AYD9V0mRCABQtuYsXLCxsTHJiolOh29palq9fl1c/YkkiwIAlJvn4/lT4pSIeCKeGBtjixvnxJwtseXauHaX7fu2j92mxtS93fVkPLkqVt0UN7VvmR7TH4gH3hfvOyVOeS1e2/8vAoGeo6W1tbpQ2NncfOKgmsunnTd3ct3xAwd1+tHkAPQQzS0txegYeORRH6w/f+6kupOHndCVB5QeQIaILFLhiQflz3EKpKUi86cqnz979HvOHv2ef5r/3x547NGvbvjWNx/f2NrW2tYWrW2tB/poQM9RkZEIAFCGVq9fN/2Kv4oJExKrmOgVAwAAiIi1sbZ4Y5d3yqbH9OKNVbGqWxu4Pq6/OC7eZeP4GF+88Y34RrdWh4w65qi+V18068l/+fzmu776iTmXdWUqIOQA9Bh9Dj3syvOmP3LbZ371ldW3fvDKLk4FhPQAMkVkkQpPPCh/jlMgLZWdP+/qddDsc6Y+cMOtLy67/7N/e+3EMSdX5X0aBNiryo5EAICezEtBAICkXRlX7nH7iBhRvHFz3Nx91R+Lx9bEmiPjyF22D4gBxRsPxUPdVx0y6pOXffiFL6361If+pusf6i2SA9ATfPjcv9h69/2f+S9XnXXSe3K5d7jo9n6SHkCGiCxS4YkH5c9xCqSlh+TPkYcd/lcNf/Hdxf/U9KVVhaqqkjwmUHl6SCQCAPRABgMAAHqWR+PRiBgaQ3OR2+Wf4g5LY2mqDUI5OuaovqX6UG85kAOQjKP7HFlhJ+ClB5AhIotUeOJB+XOcAmlJPn8q7C1NoJJYkgEAdJ9C2g0AAPQ4n4vPFb+HY3Nsbv/ijV126L7q18a1EfHL+OWQGNJ9VYB9kwNA50gPIENEFqnwxCNzVjy8Yfati9LuogQG9+s/ISbtz56OUyAt8gegnUgEAKhUBgMAAJLWEA3FG2tizTVxTfv2J+PJXXboPr+J33ivDVIkB4DOkR5AhogsUuGJR0at+NiNabfQVf/24Ndi237t6TgF0iJ/ANqJRACASmUwAAAgaUNiyKbYdG1ce21cOzgGz4k5EbE5Nl8f10fEE/FEAu+CPRPPjI2x3V0F2Bs5AHSO9AAyRGSRCk88MmrmxMlpt9BVKx7esJ97Ok6BtMgfgHYiEQCgUuWTLDa+tnbZ4iVJVgQAKE8jYsRVcdV1cd1T8VQucrnI3R63XxKXvBavdfdbYNfFdRFxd9y9tx0+Eh/p1gaAIjkAdI70ADJEZJEKTzwofz3kOH27eee/b/z+B/77Td94/D9K9ZhAF/WQ/AHYHyIRACAByxYvGV9bm2TFRK8YMKimZnh9Q2zdvyuJAgBUrnvint/Gb2+KmyKi+L+JGR2jI2JNrLkz7rwirtjl3s2xeXgMT7If6LHkANA50gPIEJFFKjzxoPxV9nHa2tb68E9/8tUN31r+ve+8vmNHRPzlWed08TGBUqns/AE4ICIRACABM+obdtTUJFkx0cEAAAAi4jvxnbkxty3aSvJo82P+0lgaES/FSwNiQPv2e+Ke9tvbY3vv6F28XRt/mEO9Mq6MiAvjwuJvbY/tz8VzS2Pp5XF5SRoD9kEOAJ0jPYAMEVmkwhMPyl8FH6dP/fIXKx/57l1rv75l28u9CoW3m5s7/VBAd6jg/AE4UCIRAKBS5dNuAACgx7kj7og/fy+sKybFpOKNf45/3h7bI+L5eP7T8elRMap9n4/GR6+P64u3h8SQZbGsePvKuPLoOLp4edA+0eeUOCUizowzS9IYsA9yAOgc6QFkiMgiFZ54UP4q7zh97sWti1fefcKH5475yAdvWf6VLdtejghTAVCGKi9/ADpNJAIAVCqDAQAASRsbYyNibswtvsm1+z/Xx/WbY3PHX/lOfGePtyPi/Dh/ekyPiJvj5j7RJxe5oTF0WkwrVikaF+M6XohzTsy5LW7bvbHpMf3GuLFE/5bAvsgBoHOkB5AhIotUeOJB+auY4/TNt9/6p6+tOuOqvzn+Q7Ov+9JdP9/6q4jYaR4AyljF5A9A14lEAIBKlWtrO4DLQs2cOTMiVq5cudeHy+W+sHz5RbNm7W2HQ378dPXWbQfUIgBAVuQumLQ8ls+Kva6F2t0ZdxYvjrkPT8QTxffLcpHb/d6OF/d8KV76cnz52rg2Ij4Xn2u/4GYucsti2flxfvulOTt6Mp5cH+uLvzU/5l8QFxTfs9t/e2yMJD3/xZXH9h/wzvuRoB6YAyNqjt38QtMB/RaUj+9/+l8njBqddhcx85Yb4pF+K2Ov77d0VAHpMTNmxtnbVn7cGT7IpBUPb5h966KOSbIPFRBZK2LF7Jjd9uBD+/8rdAd/K6lgf8jV7OdMjzpOn4qnpsbUl+OlAzjJ2jPMnDh5xcdk15+pmGO8nPWo/AnrhB7s6jv/5fb7VqTdBdngNTsAQPnYObDfjlNP2tu9961Y8aHZs/fxSf53/Nz+7goH1B8AACVxeBze/lbaLp6P59fG2ivjyqWx9N/i32I/3r8bEAOuiWuuiWt22b7vXxwbY8fG2N1/64AsuGjmhHeP6coj0DmbtzRd96W70u6CLqmYHJh9ztT3DD2+K48AqXjlt9s/8pklaXfRGRWTHkBPILJIhScelL+sH6ejY/QZcUbT8f9ZyFf98NlN1YXCvi8UcM1fzh4/cq8ngCtJTb/+abcA7yDr+UMPN2LwsTfP++u0u6CsNf7nT2+/b38/NCYSAQAqksEAAICk3RP3HBfH7fGNtogYEkOuiCs6vtdWzs589+iZEyen3UVP1PjMU2m3QJdUUg6MGTpMDpBFTS+/lHYLnVFJ6QFUPJFFKjzxoPxVxnF6cBx84qCalR+/8fmXX7zv+w/ftfbff/rcL3oVCm/vaUJgwqjRM86alHyTwC4qI3/oyfoecYR3Ytm3tmiL/buCikgEAKhUiQ4GbGxsXPoPi+69+hNJFgUAKCuPxWNzY+6+vx5je2yPiOviuqSaAhIlB4DOkR5AhogsUuGJB+Wv8o7TIf2P/rsLL/67Cy9+6pe/WPnIdz+/7sGml1/a24QAkKLKyx+AThOJAACJmbNwwfxPLjpjwoTEKuYTqxQRW5qaVq9fl2RFAIByc0vcEhFPxpP72Oe2uC0iLovLEuoJSJYcADpHegAZIrJIhScelL8KPk5HDx226AMf+uX/WvHIbZ+54rzpRx52eERUF1y8HcpFBecPwIESiQAAiVm9ft2WpqYkK3o3CgAgUYNjcEScEqcsi2XjYtzRcXTv6F2866V46efx8y/GF5fG0ifiiRExItVOge4iB4DOkR5AhogsUuGJB+Wv4o/TXC531knvOeuk99zxN3+7/okf3r3hW/c1Ppx2U0BED8gfgP0nEgEAKpjBAACARH0qPjU8hl8b186NuXvcYX7M3xSbvNEGFUwOAJ0jPYAMEVmkwhMPyl/POU4LVVXnnXbGeaed8ebbb7351ltptwP0oPwBeEciEQCgghkMAABIVO/ofU1cMzNmfj++/1Q8dXPcXNw+P+aPi3FnxBljY2y6HQLdTQ4AnSM9gAwRWaTCEw/KXw88Tt/V66B39Too7S6Anpg/AHsjEgEAKpjBAACAFAyJIUNiSETcFDel3QuQDjkAdI70ADJEZJEKTzwof45TIC3yB6CdSAQAqEj5tBsAAAAAAAAAAAAAAAA6z2AAAAAAAAAAAAAAAABkWCHJYuNra5ctXpJkRQAAAAAAAAAAAAAASNKyxUvG1tYmWTHRwYBBNTXD6xti67YkiwIAAAAAAAAAAAAAQGJm1DfsqKlJsmI+yWIAAAAAAAAAAAAAAEBpGQwAAAAAAAAAAAAAAIAMMxgAAAAAAAAAAAAAAAAZVki7AQCAijI7Zs+O2Wl3AaRJDgCdsCpW5SKXdhfJuTgmp90C0CU9KrIoE/5WQvlznAJpkT8AHfWoSAQAYBcGAwAASmb5xxal3ULSakeNSbsFKC9yAOiEqy+aNXPi5LS72Kvb71sZEQsumlnCxzy234ASPhqQpNpRY8p/wdP4zFN33L+y/Ptk/5Xwb2V3/F3rDv5WkjllvqbtDo5TKBPyB6BdJl6zAwDQrQwGAACUzKyJU9JuAUiZHAA6YcKo0RNidNpd7NWqR74b8g34o5p+/TMRCHfcvzITfbKfSvi30t816CZlvqYFKpj8AWiXldfsAAB0n3ySxTY2Ns5ZuCDJigAAAAAAAAAAAAAAkKQ5CxdsbGxMsmKigwFbmppWr1+XZEUAAAAAAAAAAAAAAEjS6vXrtjQ1JVkx0cEAAAAAAAAAAAAAAACgtAwGAAAAAAAAAAAAAABAhhkMAAAAAAAAAAAAAACADDMYAAAAAAAAAAAAAAAAGWYwAAAAAAAAAAAAAAAAMsxgAAAAAAAAAAAAAAAAZFghyWLja2uXLV6SZEUAAAAAAAAAAAAAAEjSssVLxtbWJlkx0cGAQTU1w+sbYuu2JIsCAAAAAAAAAAAAAEBiZtQ37KipSbJiPsliAAAAAAAAAAAAAABAaRkMAAAAAAAAAAAAAACADDMYAAAAAAAAAAAAAAAAGWYwAAAAAAAAAAAAAAAAMsxgAAAAAAAAAAAAAAAAZJjBAAAAAAAAAAAAAAAAyLBEBwM2NjbOWbggyYoAAAAAAAAAAAAAAJCkOQsXbGxsTLJiooMBW5qaVq9fl2RFAAAAAAAAAAAAAABI0ur167Y0NSVZMdHBAAAAAAAAAAAAAPi/7N19eFXlmSjudyfhqwRQUBSMYP1oGiHgB4pBkQASDBBshxDUqnTOcUq9Cr8ZC4drPB0HM0zboydqz4HWMnqm6nTqGKJtD46M0bFxbBtRT50SrROrtZEyaDvFYtN2JAn5/bHpbswXCWz22nvnvi8vr7XXfvZ6n/Wud62E7PdZCwCA5FIYAAAAAAAAAAAAAAAAGUxhAAAAAAAAAAAAAAAAZDCFAQAAAAAAAAAAAAAAkMEUBgAAAAAAAAAAAAAAQAZTGAAAAAAAAAAAAAAAABksL5WNzZ4z56Hb70pliwAAAAAAAAAAAAAAkEoP3X7XzDlzUtliSgsDJhcUnL1ocXj7P1LZKAAAAAAAAAAAAAAApMyKRYt/W1CQyhZzUtkYAAAAAAAAAAAAAACQXAoDAAAAAAAAAAAAAAAggykMAAAAAAAAAAAAAACADKYwAAAAAAAAAAAAAAAAMpjCAAAAAAAAAAAAAAAAyGB5UScAAAAc2W/f/8+vP/1k4uVP3v73EMI3Gp46MX9MfE1uTs5/KVsSi8WiyQ8g7XV2dv5t/eMdhw7FX77b+usQwref+27TT3+SiLluwaIPjRgZTX4AHIN9+3956frPHGxvj798v+3gsLy8gusrD78dC5cUnlv3ub+KLD8i9X+e+Me/+sYDid8B3vvtb0IIieGRm5Pzl9eu/q+Ll0aWH0PPO7969+5v1iZe/tuet0IIf/61bYk1E0848bMfr4ogMyAZ3vnVu/c/uTPxcvdP3wgh3L79G4k1J+aP+VR5RQSZAZnm5ZY3v/+jlxMvm376k3d+9e7f7NyRWHPWpMkLz7switQAAID0ldLCgOcbG7/6l7c98tnPpbJRAADIAh8aMfKOuod+8va/5+XkhBA6Q8jNyf2LB++L1wG0Hzo0f8b55rIA9CMWi32j4anv7H6p64X0zkcfTlxIzzx1sskZABlq0vgJJ44Z89Lrr3V2Wbn3l79ILF9y1bmpz4o0sfC8C//kf93R+cGVv/7db+MLsRDMpiLFTh437oGn/unnB341LDc3vmZ4Xt6XvrU9vvx+W9ufXlXZ96eBdDdhzNg76r5x4De/ycvNDSF0hjAsL2/T1/82/u77bW2fKq8Iwb89gSPr6OhYs6UmNycnJxYLIcR/oV37lbvjy+0dHfes/fgJZ9kAACAASURBVKxfZQEAIM1dvfHmT//VbReXlKSsxZyUtRRC2Ltnz6NP1aeyRQAAyBrXLViUl5vb1tHR1tHR3tHRcaijvaMj/jInFvvE/EVRJwiQ7q4tvSInFuv1QjosN/f6BWVRJwjA0bth4eLc30+x7SYWi109b2GK8yF9nHHKqRcVFuX09nS1WCx2cWHRGaecmvqsGMpyYjmfmL8oLyfn/ba2+H8H29sTyyGEa0uviDpH4Ojl5eZeffnCnN+f4wfb2tqc48BRmXnm2R857fSOQ4cSf8tK/CGrvaMjNydn5WXzo84RAAA4gkefqt+7Z08qW0xpYQAAAHDUrptf1tbe3utbsVjsYyWXpTgfgIyz4rJ5ObHe/xJysL396nkLUpwPAEm06vIFhw4d6rk+JxabUzS94KSTU58S6eOGhYtjvRUG5MRyblh4ZerzgWtKFx7s4x/4p5888aKPfDTF+QDJdU3pFX39Ee/kcSdcNm1GivMBMtf1C8qG9Vb/nJuTs+iCiyaMHZv6lAAAgDSnMAAAADLD2ZNPm/Hhs3pOZ8nLyS2fNXv8GN8BABzBCaPzr5x1cV6P71NjITbjw2cVFkyJJCsAkuLUE8fPnT4zN6f7X7xjsZwbFi6OJCXSR9Xcvu6l2rnisnkpTQVCCCFceHbhWZNO67l+eF7e6oVX9lrHAmSQS8+dPnnCST3XD8/Lu2Hh4p6/rgD05dr5V7R3dPRc3xmCR18CAAC98ncHAADIGL1+d9jReeg63wEADMwn5i/q6HE/6bzcnNVXuFswQMbrY2ZM54pLzfwe6k4ed0LpjPO7/WMqJydn/szzTznhxKiyYoi7bsGiYXl53VZ6jBVkh1gsdt383s/xa0oXRpISkKHOPHXy+Wd/JKdH0eCw3Nzlsy+NJCUAACDNKQwAAICMcc28hYd6zGcdOXz4sotLIskHIONcdcllo4aP6Lay/dChvm8kDEDGWDm3NOeDM79zc3IWX3jxhLEerkW4fkFZZ2fPlZ4mQWSum1/W1t7ebeW5U86YNvXDkeQDJNc1pVf0PMenTjzlwrMLI8kHyFw3LFzc7Z85ebm5HyuZmz9qVFQpAQAA6UxhAAAAZIzJE04qKZrW9WuAYbl5K+Zc/qERIyPMCiCDjBw+/ONz5na9cWNOLGdO0fSCk06OMCsAkmLsh0ZfeeHsvNzcxJrOzs7r5nu4FiGE8EeXXt51bIQQcnNyrrrksqjygbMnnzbjw2fFutwAeFhursdYQdY478yzzzmtoOua4Xl5n1xUHlU+QOZadfmCbncL6jh06BPzF0WVDwAAkOYUBgAAQCa5fsHiro8Nbutov9Z3AACDce0Hb9wYi8VuWOhuwQBZ4roFizq6TJoZlpdXMXtOhPmQPsaM+tCy2SXDcg8XB+bl5i6ffem40aOjzYoh7oaFi3O7VP63d3R4jBVkkxsWLE783AkhHGxvv2bewgjzATLUqSeOnzt9ZtffGfJHjiq74KIIUwIAANJZSgsDZs+Z89Dtd6WyRQAAyDJVl8/vekPBcaPzrzjvwgjzAcg4ZRdcdGL+mC4rOldcOi+ybABIquWzLx01fER8OS839+Nz5uaPGhVtSqSPT5Quaj/UEV92m1XSwTXzFiZuAByLxS4uLDrjlFOjTQlIomtKr2jvOFyUHguxGR8+q7BgSrQpARnq+gV/eAzasLy8VZcvGDFsWIT5AAAAA/fQ7XfNnpPSGxiltDBgckHBikVuwgcAAEfvxPwxi86flZubG0IYlpd3benCYXl5R/wUAAl5ubmrLp8/PC8vhJCbk7P4wosnjB0bdVIAJMfI4cP/aM7c+G/IZn7TzdKLS0aPGBlfHjV8RPms2dHmA5MnnFRSNC0nJyeEkJuTc8PCK6POCEimsyZNPu+sc3JisRBCXm6OR9UBR23l3NKc3z8xoK29/dr5V0SbDwAAMHArFi2eXFCQyhZTWhgAAAAcu+sWlMXvKdjW3n7NPN8BAAzaNaVXHGxvDyF0dnZeN7/siPEAZJBr5y9qa28PIeSPHFV2wUVRp0MaGTFsWOXc0uF5ecPy8lZdPn/k8OFRZwTh+gWL488E7OzsrLzMY6wg29ywcHF8Lm/7oUOrLl8QdTpAphr7odFXXjg7Lzc3hHDyuBMunz4z6owAAID0pTAAAAAyzFWXXBZ/UvCpJ46/dNr0qNMByDyXTSs+9cTxIYThw4Ytv+TSqNMBIJmuOO/CE0bnhxBWzVswPG9Y1OmQXq4tveJge3tbe/s1pUqsSQuVl5XGYrFYCAtmXjDxhBOjTgdIslWXL4jf3aOkaFrBSSdHnQ6Qwa5bsKjj0KG83NzrFpTl5pjnAwAA9Mk/GAAAIMOMHjnyqksuC/G7jsX8Sg8waDmxnOsXLg4hfKzkstEjR0adDgDJNCwv75rShSGEa838pocFMy8YP2bs+DFjF8y8IOpcIIQQJowdu+j8WZ0hxH87BbLMpPET5k6fGUJYvfDKqHMBMtvy2ZeOGj6ivaPDP3MAAID+xTo7OwcevXLlyhDC9u3b+9xcLPa1hx/+eFVVXwEfeulHw97+j0GlCAAAhBBWfmFT3Xcbos7iuKu8rHT7f6+OOgsga7mWHoWqL24KIdTe4uI8JDhHiFDts99Z9cXbos4iFToffybqFFLB9YQM5VoE6Sy2ZF7UKaTCw7fcVjV3ftRZwJDg5z4AAHC8tZ160m/PP7evd79ZW/vHq1b1M5P/iPP2e8obVH4AAECECi4Jl9wcQgiHOsIz1WH+X0WdULI9d3fUGQBDQOJa2rApXH5ryMm6P424lnKMEudItnKOpLnKh5Oxlc7w+hPh7PS7M+/PGsNzX4o6iRRKz+vJ/h+HEAvjz07CplxPslhyrkUD0/F+eOlvw6ybUtfiULsWkWUu+bNQUBJ1EoPR9pvw//5mED8Q61Ydz2yA3qTy5/6xePulsP/1cO7KwX3Kz30AABhqsu7bbwAAyF5jC8K03z+d67SLkjOXJa38aHsIb0edBJDtEtfSSRdk4YU0uJZyzLr+vpGVnCNpLlnD79yVIZaTnE0l2VCalJOe15P4rZdisSRsyvUki6V46J6zJIyakNIWh9S1iCxTUJKOP1z6d+aiMLZgoMEKAyD1MuWqUvTx8Ot/D+OmDv6Tfu4DAMBQktLvRp5vbLx6Y/rdIAgAADJQVk5mBUglF1KALJamVQGkgVgsOVUBkESprgoAUmvgVQEA/cgZdlRVAQAAQKSu3njz842NqWwxpV+P7N2z59Gn6lPZIgAAAAAAAAAAAAAApNKjT9Xv3bMnlS26bxIAAAAAAAAAAAAAAGQwhQEAAAAAAAAAAAAAAJDBFAYAAAAAAAAAAAAAAEAGUxgAAAAAAAAAAAAAAAAZTGEAAAAAAAAAAAAAAABkMIUBAACQbd4/EF7+h1AdG9yn3nw6VMfCm08fn5wAMo1rKfTPOUKEDL8s44CSoQxdSFtOTyDpXFgAAIBMkZfKxmbPmfPQ7XelskUAABhSDrwV3ngi7PjU0Xz2wYWH/7+pM7lJAWQY11Lon3OECBl+WcYBJUMZupC2nJ5A0rmwAAAAx+Kh2++aOWdOKltM6RMDJhcUrFi0OJUtAgDAkPKDe8O+HxzlZ2/45z/8H2Aocy2F/jlHiJDhl2UcUDKUoQtpy+kJJJ0LCwAAcCxWLFo8uaAglS2m9IkBAADAcTV/c3j/QHjxq0fz2Q8vcOMigBBcS+FInCNEyPDLMg4oGcrQhbTl9ASSzoUFAADILCl9YgAAAHC8jRgXdQYAmc+1FPrnHCFChl+WcUDJUIYupC2nJ5B0LiwAAEAGURgAAAAAAAAAAAAAAAAZTGEAAAAAAAAAAAAAAABkMIUBAAAAAAAAAAAAAACQwRQGAABAlnvz6fCPN4XqWPjHm8KbT/cZ9v6B8PI/hOpY7+/+7LnwnVtDdSxUx8JDy8MP7g0H3up9Iz+493BYPOb9A31uEyCDuJZC/5wjRMjwyzIOKBnK0IW05fQEks6FBQAASFspLQx4vrHx6o03p7JFAAAY4r5za3hwYXjxqyGE8OJXw4MLwz/eFN4/8IGYA2+FH9wb/scJ4ZFr+tzI/ykJZ8wPmzrDn/8qnDoz7PhU+NLU8MvXPhD2m5+HR68PIYQ//1XY1BkKrzq8WYBM51pKpvvRWz9dXn3LQw3//Jv//M/jsX3nCBEy/LKMA0qGMnQhbTk9gaRzYQEAAAbu6o03P9/YmMoWU1oYsHfPnkefqk9liwAAMJR959bDXy1s6gyf/tfwkYoQQnjxq+H7NR8I+8G9Yd8P+txI453hX/46hBA+vCCEEEaMCxf8yeG3dv/dByKbvx1e2xEu+JMwYlwIIYyeGOZvDrM+nay9AYiGaylZoK29fceu7197x19NWFVxze3Vjz3//YPtbcnauHOECBl+WcYBJUMZupC2nJ5A0rmwAAAAg/LoU/V79+xJZYspLQwAAABS6eJ1h79aCCGcMjMsv+/w8r/8dXjnh38Im785XPE/+txI/YYQwuFvOOLGTfnDdrra8alePj5z9eByBkg3rqVkk/fbDj7y3WeWV//3CVUV19d8fseu77d3dBzjNp0jRMjwyzIOKBnK0IW05fQEks6FBQAASHMKAwAAIGuNntj95YqHDi/vff4Db8VvONSr+EfKavoM6Oblf/jAy5OLBvpBgPTkWkqWaevo6OzsbP3P39X+y3eWV98y+bo/+tNt//u7rzR1dnYe3QadI0TI8MsyDigZytCFtOX0BJLOhQUAAEhzCgMAAGAIOX3O4YXmHQP9yPSrw6bOMOEjh18eeCs03tl7ZPybjEeuCf940x9ujzRiXNh0lPMMAdKUaynZ4WB7WwjhFwd+dc9j357739aefkPln39t269/99tj37JzhAgZflnGASVDGbqQtpyeQNK5sAAAAGklL+oEAACA1Ek8kvi1AX9LkfCbn4fdfxfGnBbOXXn4YcfdzLg+/PSZ8NqO8OJXw4tfDbM+HWZ9Opwy85gSBkhDQ/Bauv3Zhtiz8yJOguOmraM9hLD3l/9x+/ZvhBBG/SS89WyYMvfoN5j+58h3X9kdW2JIh87Hn4k6heRL/+HHoDigR6Hqi5u2P9sQdRZDnaELacvpCSSdCwsAAJBWFAYAAABH9vI/hF/vDRfc2N8TkEdPDH/0d+EH9x3+DiPxXUVpdfcnLAMMTRl6Lb35Y1UrL5sfTdskScvP3/5v/+eefgKG5eW1tbefPfm0EcOGv1/05rFUBRyLlJ0jHz196v/+9J8mIeOM1fhvr9z9zdqos0gvGXqJpi9D/IBe8tFzP/vxVVFnkaka/+3lu7+5ParWh/jQhXTm9ASSzoUFAAA4HhQGAADAUDTr0wON/OVroX5DKKwIJeuPHDxiXChZH85dGd54Iuz4VAi//65iwzu+qACy0BC5lpYUTYugVZLqhz95vdf1w/PyDra3nzzuhGtKF668bP5l04pXfmHTj/LfTFa7aXuOnDR23Mq5pQNNLht1hs6oUzju0nb4cXQc0EE5/eSJQ/wqdyw6Q2cISSsMMHQhbTk9gaRzYQEAANJBTiobmz1nzkO335XKFgEAgK7eP3B4Yeq8AcW/88OwtTC8tiNMqxpEK+OmhAv+JPxZSyirObxm998NJkuA9OZaSqbLy80NIYwZ9aFVly948vN3vfONb/2vNf/fZdOKk7V95wgRMvyyjANKhjJ0IW05PYGkc2EBAAD68dDtd82eMyeVLaa0MGByQcGKRYtT2SIAANBV6zuHF04f2L87nr718EI/jzNOqI794VuQEMK4KaFkfVjxUAjh8JOOAbKDaykZKieWE4vFPjRixNXzFu7c/D/31z724IbPXXH+hbFYLLkNOUeIkOGXZRxQMpShC2nL6QkknQsLAADQjxWLFk8uKEhliyktDAAAAKK17wchhFBWE8ZNGVD8azsOL/zm539Y2XW5m3//f93XTL86hBA+UjHgFAHSnmspmWjEsGHLZpfU3nLbfzy84+82fO7KCy+OPzfgeHCOECHDL8s4oGQoQxfSltMTSDoXFgAAIK0oDAAAgKzV7euEA2+FR64Jl/9FKFk/0C1c/heHF57fcvjWRG8+/YGHFB94K7x/ILz8D4dfPriwe6PxTxVfO9jcAdKFaylZ4OzJBe9849vf/ssvVF5WOmr4iORu3DlChAy/LOOAkqEMXUhbTk8g6VxYAACANKcwAAAAsk38UcIhhP97Y3jz6cPL7/wwPL42VPxNmL+5l48kwrotz7j+8MK//HX4HyeE6lj4zc9Dyfow69OH139panj0+vDhBX/4SM0p4c2nD3858f6B8P2acPlfHL6JEUAGcS0lm4weOXLc6NHJ3aZzhAgZflnGASVDGbqQtpyeQNK5sAAAAJkiL+oEAACAJJt+dTinPPzi1bDne+HBhSGE8JGKUFgRlmzt/XHG1bEPvIx/ZFNnCCFM+Ej4r43hhw+EF78aZn06zPp0OGVmCCHM+nR4b294bUdY8VA4pzyMGHf4s3/+q9D6Tmh5Jjz3pfDajjDr0+HclR/4DgMgU7iWQv+cI0TI8MsyDigZytCFtOX0BJLOhQUAAMgUCgMAACALjRgXCi4JBZcM6BHG8S8k+hLfztJ7PrDylJnhmv/b+3ZGjAsTPhIu+JNB5QuQjlxLoX/OESJk+GUZB5QMZehC2nJ6AknnwgIAAGSEnKgTAAAAAAAAAAAAAAAAjl5KCwOeb2y8euPNqWwRAAAAAAAAAAAAAABS6eqNNz/f2JjKFlNaGLB3z55Hn6pPZYsAAAAAAAAAAAAAAJBKjz5Vv3fPnlS2mNLCAAAAAAAAAAAAAAAAILkUBgAAAAAAAAAAAAAAQAZTGAAAAAAAAAAAAAAAABlMYQAAAAAAAAAAAAAAAGQwhQEAAAAAAAAAAAAAAJDBFAYAAAAAAAAAAAAAAEAGy0tlY7PnzHno9rtS2SIAAAAAAAAAAAAAAKTSQ7ffNXPOnFS2mNLCgMkFBWcvWhze/o9UNgoAAAAAAAAAAAAAACmzYtHi3xYUpLLFnFQ2BgAAAAAAAAAAAAAAJJfCAAAAAAAAAAAAAAAAyGAKAwAAAAAAAAAAAAAAIIPlRZ0AAAAwUD+qC9WxqJM4zs69LOoMgGznWgr9c44QrawffkOK6wmZK+uHLmSuulWhblXUSQDZxc99AAAgmygMAACAzPDZj1etnFuayhbv/ub2EMLNH1+ZykZPP2liKpsDhhrXUuhf6s+RSDhH0tOcoukP33Jb1Fn0adUXb/uzj60sKZoWdSIZI1nXkzTvedeT7JPm1yIY4lJ/ekbyY2hO0fRUNgdDWep/7je++sqXvrXdLxsAAMDxozAAAAAyQ0nRtJKQ0q8h677bEEKomjs/lY0CHFeupdC/1J8jkFBw0snpfLVc9cXbSoqmpXOG6SZZ1xM9T4ql+bUIhrjUn55+DEF2i+Tn/pe+td1VBQAAOH5yUtnY842NV2+8OZUtAgAAAAAAAAAAAABAKl298ebnGxtT2WJKCwP27tnz6FP1qWwRAAAAAAAAAAAAAABS6dGn6vfu2ZPKFlNaGAAAAAAAAAAAAAAAACSXwgAAAAAAAAAAAAAAAMhgCgMAAAAAAAAAAAAAACCDKQwAAAAAAAAAAAAAAIAMpjAAAAAAAAAAAAAAAAAyWF7qm6x99juJ5dNPmlhSNK1nzM/+4xfff/XlnuvFixcvXrx48eLFixcvXrx48eIzKH7PL34RPvjHkMzKX7x48eLFx+NDCI2vvpI++Qyp+F++9163n6SZlX+K4xO/e6RJPuLFixcvXrx48eLFixcvXrx48eLFixc/ZOMj0DkYlZWVlZWV/QSEEL728MO/6uzs9b+vPfxwt9Y/vqziN/t+3vO/v/ub+3rNVrx48eLFixcvXrx48SmL/6OK5X9UsTx98hEvXrx48eLFixeflPgHt90bQkiffMSL7yc+hLD2U2vSJx/x4sWLFz+k4kMID267N33yES9efKbHx/8tlj75iBcvXrx48eLFixcv/njHr/vM2iPOqz+Wefs9xeKz+Qdo5cqVIYTt27f3FRCLxb728MMfr6oa+DYBAID09MmqqhDC/bW1UScCkMFcS4E09M3a2j9etepXg/nLMCf403dE9Pxg+d0DIIn8GAKSy7/FAACAruL/RuhnJv8R5+33lJOEvAAAAAAAAAAAAAAAgIgoDAAAAAAAAAAAAAAAgAymMAAAAAAAAAAAAAAAADKYwgAAAAAAAAAAAAAAAMhgCgMAAAAAAAAAAAAAACCDKQwAAAAAAAAAAAAAAIAMpjAAAAAAAAAAAAAAAAAymMIAAAAAAAAAAAAAAADIYHlRJwAAAAAA2eD5xsYv33VXfPmB7dt7jVm9cmWv68WLT2X8x/pYnyn5RxX/5bvv/lZvb2VK/uKHSPwLzz3X9WXk+YgX30/8xSUln/nsZ3t9CwAAAAA4CgoDAAAAACAJ9u7Z8+26urKyshDCnpdf7jXmd++91+t68eJTGf/LPXt6/VSm5B9V/MHf/rbXj2RK/pkb/8s9e/a8/HL65JPm8R1tbV1fRp6PePH9xKsKAAAAAIDkinV2dg48euXKlSGE7X3c8COEEIvFvvbwwx+vqkpCagAAQKQ+WVUVQri/tjbqRAAymGvpkPLN2to/XrWqqakp6kTgCJ544okNGzYYq4NSXFxcU1OzePHiqBMZcvT8YK1fvz6EcOedd0adCBzZ6dOnR50CHMEJvvsGkir+d4NfDWaWDgAAkMXi/0boZyb/Eeft95SThLwAAAAAAAAAAAAAAICIKAwAAAAAAAAAAAAAAIAMlhd1AgAAAAAAAJCOfvjDH77zzjtRZ5GdJrz6atQpAAAAAEBWURgAAAAAAEkwe86cLV/5StRZAADJ9OCDD9bX10edBQAAAADAkSkMAAAAAIAkmFxQUL506e/eey/qRACAZCorK7vzzjujziILnT59etQpAAAAAEBWyYk6AQAAAAAAAAAAAAAA4OgpDAAAAAAAAABSZ/369atXrow6CwAAAADIKgoDAAAAAAA4bNeuXcXFxbt27YoqgdbW1p07dxYXFw+ppqEvhiUAAAAAAAOUF3UCAAAAAACkixtvvDH+/6amphQ3vW/fvu9973vV1dUpbjfapjlOWlpafvSjH23cuDGJI7n/2fmlpaWzZs2aOHHiueeeO3Xq1GNvzrAEAAAAAGBQFAYAAAAAAHDYfffdd+ONN953332pb7q+vv6tt95KfbvRNk1y7d+/f/fu3Y888khDQ0PSNx6vMdi5c+fGjRvjazZs2FBaWhovA2hpaWloaIi/tWHDhtWrVx9jc4YlAAAAAACDojAAAAAAAIDDZs+enfpnBcStXr26tbW1trZ2SDVNcu3YseOjH/1oYWHh8SgMiJs7d25iuevs/6lTp65evXrixIkbN26sqan59a9/vXbt2mNpyLAEAAAAAGBQcqJOAAAAAACywfONjWtvuinqLCCz5efnD8GmSaLVq1fPnj37k5/85PFrov+hUl5eXlVVFULYtm3brl27jmtbAAAAAADQlcIAAAAAAEiCvXv2/NPjj0edBQARz6dPPFLghRdeiDANAAAAAACGGoUBAAAAAAAAyTFq1Kj4wrZt26LNBAAAAACAISUv6gQAAAAAAACAIeTOO+88ffr0qLMAAAAAgKziiQEAAAAAAFmutbW1rq6uuLi4uLj4ueeei68pLi7uNXLnzp093+q2fv/+/YkNPvDAA/v37++n6Z07d27evDkevHnz5p07d7a2th71juzcuXPdunXFxcXr1q2rq6vrp+nkamlp2bp1a3wv4k3v27eva8ADDzxQ3EPXmH379vX11sB3rduBiC+vW7euubn52PexoaEhsY9bt27dtWtXP8G7d+8eYPCgBk+3bgwhbNiwoWtfNTQ09NON6SCxR5s2beor5lhGcrcx1u2t+vr6+vr6nm8BAAAAAJD1FAYAAAAAAGSz/fv333LLLSGExsbGpqam6dOnhxBKSkq6he3bt6+urq6kpGTjxo39r29ubp43b151dXX8ZU1NzaZNm3qd1tzc3HzLLbc8/vjjVVVVTU1NTU1Ns2bN2rhxY0lJSV8zm/vR3Nz8yCOPnHvuuVu2bGlqalqxYkV1dfW8efOSMif+iLZs2XLRRRc1NTU1NjYWFhZWV1eXlZW1tLQkAlavXn3HHXckXj722GNNTU2TJk1KrJk0aVJTU9OaNWvWrFnT2NjY9a2B7FrPA7F169b4ckNDQ2Vl5bHsXUtLy7p160aNGrV27dqmpqb6+vrm5uYbb7xx69atPYP379+/bt26l1566dprr413yKmnnnrjjTeuW7eua4f0mvMRB8/q1avr6upKS0sTa2pqarr2VWlpaV/dmA5aW1sTO3vRRRf1GnOMI7mpqamurq6vt2bNmnV0mQMAAAAAkOkUBgAAAAAAZLOnn346PnE8Pz8/hBD/f1VVVbewRx555NVXX+358W7rm5ubn3vuufr6+viM8DVr1oQQGhoann766W4f3LdvX2VlZUNDw9q1awsLC+Mry8vLN2zYEF+uq6uLVwsMZC+am5uffPLJ1atXT506Nb6mtLR0y5YtIYTKysqjfgTBQDzwwAPxhdmzZ4cQ8vPzV6xYEV+zY8eOrpHl5eWJm8QfOHCg1629++67n/zkJ+NHIW6Au3bfffd1PRB1dXWLFi1qamqKR3atSRislpaWZcuWrV27Nr6DIYRJkyZdd911IYRt27Yldj9u//79mzZtmjhx4urVq8ePHx9CyM/Pr6ys3LRpU0NDw7Jly7rObj+6wVNYWLh27dojpr1ixYqu3ZgOWltb77///vjyHXfckTigXSVlJCdOqJ7iBwUAAAAAgCFIYQAAAAAAQDZL3J29q6uuuqrbmrVr19588809I7ut/8lPfrJ69er4bdq7TpF/5plnun3we9/7Xnyh2yTmxM3gn3zyyQHvRNi6deuifS60hwAAIABJREFURYu6rZwxY0Z84dlnnx34pgarpqYmhHDuuecm1iTuUr9t27ZuwYk799977709N9XS0lJUVNRtOvsAd+3WW2/teiBOOumkeMfG76BfXl4+uL3qoqamZs2aNd0O0znnnJN4t+v6L3/5yw0NDT0LSyorK+NHtutDBo568BQWFnZ9aEA38dnzafWsgH379jU0NNxyyy3btm0rLS39+7//+76OSIQjGQAAAACA7KYwAAAAAACSYPacOVu+8pWos4A+7dy5s+vLM888s2dMX/df77q+23TnxOTshoaGbp/qtSAhhJC4UXrPWfV92b17d0NDw9ixY7utT9wc/cUXXxzgpo5C/Gb8FRUVg4pvaGjYtWtXt7deeOGFiy66qOuaQe1a1wPRz7z5QYkn0C2reAL33Xdf+OCzCJqbm2tra0MIJ598cs9NLVmyJPTY8aMbPCGE+CMLQggtLS3d3nrxxRd7zq2PRPHvlZWVrVu3LoTw93//91u2bElM9O8m2pEMAAAAAEB2UxgAAAAAAEkwuaCgfOnSqLOAXmzYsCGEsHHjxs2bNzc3N8dX5ufnNzU1RZrXILz00kshhLKysuIe4gHx2erHSXw6e2Iq/L59+x544IF+4ufOnRtf+PrXv951fWtr66uvvpqoi4iLdtcSCfRq9uzZ3Z5FkBgziYnsXSUeqvDCCy8ce2LTpk2LL/ScK//ss892e75BVJqampqamurr6xNr+ioJiIv8cAMAAAAAkMXyok4AAAAAAIDjqKKi4sUXX2xoaKitra2trS0pKUlNu5s2bYo/NKClpaXbbPhEwAA3VVNTE0Kor69P3GM+Evv379+xY8fEiRPLysriKfUqPz//jjvu2LhxY0NDQ3Nzc2IK+yuvvFJWVtYtOPJd62dHenrmmWf6eXfChAnxhW3btq1du/aY0urSjY2NjV2HUHNzc6L0Ik1MmjRpy5Yt69ata2hoqKurq6ys7Csy8sMNAAAAAEAW88QAAAAAAIBsNn78+C9+8Yvx5waEEBobG0MImzdv3r9//3Ft99JLL40vNDQ0dF2feGpBImCA3nvvvWTkdZReeumlHTt2rFixory8/IizuhMz17veAL6+vj5xF/xuot21get2KLvJz89PbnPnnXdez3affPLJWbNmJbehY1daWlpVVRVCqK6ubmlp6T84Uw43HFfr169fvXJl1FkAAAAAQFZRGAAAAAAAkOXy8/NXr15dX1+fuEl/bW3tvHnzjmttwKRJkx577LHS0tKampqdO3fGV7a0tGzdujWEUFdXN9ibpv/kJz9JfpYDEJ/n/f77769evXqAc9/jd7sPIdTW1sYLIVpaWoqKivr6eFS7lvDCCy8MKr7/kROfIn/sEiOkpqamtbU13u6YMWOSXoGQFDfeeGN84cEHH+w/MvLDDQAAAABAVlIYAAAAAAAwJEyaNKmysvJzn/tcYs2OHTuOa4tTp0697rrr1qxZ88YbbxQXFxcXFz/44INLlixpbGwsLCwc+HbWrFkTQnj88cf7Cti8eXMS0u1Nc3PzsmXLQpe71w9Qt4cGvPDCCxdddFHPsAh3rWsC27Zt27dv3xETSDx34he/+EU/2ywqKkpegoc9++yzIYRdu3aVlpYmfeNJMWnSpEQ1SF+PVoj8cAMAAAAAkMUUBgAAAAAAZLPi4uL43dbjTjzxxBBCfAZzTU3NcW16586de/bsWbt27dq1a5uampqamm699dby8vLB3vH9rLPOCiE0NDTU1dX1fLelpWXKlCnJybiH+PMNQggjR44c1Afz8/Pj0+hra2t37dr16quvTp06tWdYhLsWN3369PjCI4880vPd5ubmrrP8zz///PhCU1NTz+DEMOu1BOKonXvuuSGExx9/vLW19cUXX+y1G9NEeXl5vG5h3bp1vRZaRH64AQAAAADIYgoDAAAAAACy3CuvvNJtTXl5eQjhuN58fdeuXRs3bqysrDz2TSXu1l9dXV1XV7d///74y9bW1ubm5gcffDAxYT3pErd+71pckUigf2VlZfGFG2+8MbHcTYS7Fjdr1qz4wrZt27Zu3ZqYzt7a2rpv377a2tri4uJE8IwZM+Jjprq6umuHxO3duzeEsGbNmuTO3Y8/e6GhoeHuu+/uqxvTR+KhCl/4whd6dlESD3dVVVV8odtofPvttxPLPRMAAAAAACCLKQwAAAAAgCR4vrFx7U03RZ0F9O7GG2/sNns4PmN4yZIlx6/Rr3/96yGEnTt3HvumJk2aFH/EQQihurp63rx5xcXFxcXFJSUl8cKDGTNmHHsrvVqzZk184bvf/W6803bt2rVjx45EwL59+1pbW3vdzUmTJiWmiU+bNq3X7Ue4a3H5+flbtmyJL2/btq2srCyRQFlZ2YknnlhYWNg1PrFHPZ8w8OSTT5aWll577bXJzfD000+PL9TW1s6ePTu5Gz9GPWfeT506ddOmTSGEhoaG+++/v1tAEg93oqLjG9/4RryVffv2PfDAA6NHj07E3H333YlHXgAAAAAAkPUUBgAAAABAEuzds+efHn886iygT/Pmzdu1a1dimvL999+/Zs2a+HMDEnbt2jWo5f7fik8o37hxY3Eftm7d2tLSMsCtlZeXJ6akd1VaWvqZz3ymr70euL6arqioiC889dRTJSUlxcXF+/fvX716deJ+7WVlZbfccktfE9bjd7jftGlTfn5+X00PfNe6JrZ79+4j7tQAlZaWJmard1VVVdVzlv/UqVPr6+tLS0tramrq6uriI6q1tbWurq65ubm6unr8+PF95TzwwdPVyJEj4+n1mmSvBrjlo9O1COTZZ5/tGVBZWRl/rsK2bdtuueWW3bt3dy3LGdRI7mdH5s6dm2glPjLLysouueSSMWPGJGKKiopWrFgxiH0DAAAAACCTxTo7OwcevXLlyhDC9u3b+9xcLPa1hx/++O+/EQEAADLXJ6uqQgj319ZGnQhABvtkVdXzjY0Xl5REnQipsHfPnheeey4+CZgUu/POO6NOIa0VFxc3Njb+8pe/fOGFF5555pmGhoYQwn333ddtLntxcXHPzzY1NfW1vp+PJJbr6uqqq6v7T6+uri5eQnDErYUQmpubn3vuuZqamhBCVVVVYm70Meq/6d27d3/iE5+It1hVVRXPtrm5eevWrQ0NDXfcccfcuXP7mfe/devWioqKqVOn9p/DEXdtIP1zLJqbm5988slt27aFENasWXPRRRf1f3v+Xbt2vfDCC/3HH8vgSWyhpqZmxowZZWVl9fX1kyZN6n8vet1sXxsfrIFvvKWlZdmyZf3EDGQkH7GL9u/fv2PHjvhGNm3atGDBgvHjx69fv76+vv6Iw5KBW79+ffCD5jhYv379qLFjH+j7O0cAyD7frK3941WrfjWYWToAAEAWi/8boZ+Z/Eect9+TwgAAAKB3CgMAjt2X77rrheeeizoLUkRhQCTefvvt3bt3J3Fu9FDwxBNPbNiwITWdtnPnzjPPPDM+k76bffv2fe9736uurq6qqrr11ltTkMyxiE9PX7x48VF8dvPmzem/g2nrWHp+aDKLPel06fFz+vTpUacAACmlMAAAAOjqeBQG5CUhLwAAAAB685nPfjbqFEid+B/vTBxMsfgc96izoHc7d+487bTTeq0KCCFMmjSpsrKyurq6trY2i+fN7969W70QAAAAAACQAjlRJwAAAAAAQLbZvXv3xo0bZ8yY0U9Ma2trCGHNmjWpSioC3/72t6dNmxZ1FgAAAAAAQPZTGAAAAAAAQJLde++9IYTm5uZ+Yu6///4QQkVFRWpSSr19+/YVFRXl5+dHnQgAAAAAAJD9FAYAAAAAAJBkEydODCFUVlbu3LmzpaUl/nCAuP379+/evXvz5s3btm2rq6ubOnVqdGkmWUNDQ3Fx8QMPPLBv3779+/c/8sgjV155ZdRJAQAAAAAAQ0Je1AkAAAAAQDaYPWfOlq98JeosIF3cfPPNU6ZMqamp2bhxY68BVVVVjz32WDZVBYQQ1q1bF0KoqampqakpLS1du3atxwUAAAAAAACpoTAAAAAAAJJgckFB+dKlv3vvvagTgbSQn5+/evXqsrKyf/3Xf33jjTe2bdsWX19VVVVUVFRcXFxYWHg82i0uLh7sR5qampLVel1d3datWxsaGjZt2rRgwYLx48cna8sDEe2+ZxZ9BQAAAABA9lEYAAAAAADAcTFp0qRJkyaFENauXZuaFqOdvV1YWLhly5aoWjdzfeD0FQAAAAAA2Scn6gQAAAAAAACAIWT9+vWrV66MOgsAAAAAyCoKAwAAAAAAAAAAAAAAIIMpDAAAAAAAAAAAAAAAgAymMAAAAAAAAAAAAAAAADJYXtQJAAAAAAAM1P79+7/1rW8lXr722mshhL/9279NrBk7dmxlZWUEmaWxd99995//+Z8TL1955ZUQQl1dXWLN6NGjy8vLI8gsjW3evPnNN99MvMzNzf3qV7/68MMPx1/m5OR84QtfmDhxYkTZZTM9P1hNTU3Nzc2Jlz/72c/CB0/wwsLC4uLiCDLLWLt3747/cInr2aUf+chHZsyYEUFmAAAAAAD9UhgAAAAAAEnwfGPjXX/91//z9tujTiTLjRs37mtf+9p7772Xl5cXQujs7Bw2bNiXv/zl+LsHDx6sqqqKNMF0lJ+ff9ddd7W2tubm5oYQOjs7c3NzP//5z8ffbW9v/9jHPqYwoJsJEybU1tZ2XfP6668nlqdMmWJu+nGi5wfrwIED1dXVubm5sVgshNDZ2RlCiJ/gnZ2dHR0d99xzT8QpZpp33323/y7dunVrxCkCAAAAAPQmJ+oEAAAAACAb7N2z558efzzqLLJfbm5ueXl5bm7uwYMHDx482NbW1tbWdvD3QghLly6NOse0M2zYsMWLF+fm5ra3t7e3t3d0dHR0dLT/XtBpvVmyZElfb+Xl5V111VWpTGZI0fODVVJSMnbs2MRJ3fUE7+joGDNmzCWXXBJ1jhnm0ksvzc/P76tLR48ePWfOnKhzBAAAAADohcIAAAAAACCTLFmypK2trde3JkyYcN5556U4n4ywZMmSeA1ATyeccMLFF1+c4nzS3xlnnHHOOefE7xfeTXt7++LFi1Of0hCh5wcrXi41bNiwnm/l5eUtXbo0/nwVBi4vL6+fLl2yZEmvbwEAAAAARE5hAAAAAACQSWbOnHnKKaf0XD9s2LDly5fn5PibZy8uvPDCCRMm9Fw/bNiwpUuX6rReLV++PDc3t9vKWCxWVFQ0derUSFIaIvT8YPVVLtXe3t7PExjoRz9d6hEryXLnnXc+sH171FkAAAAAQFbxfQ8AAAAAkElisVhFRUXPe2C3tbWVl5dHklL6y8nJWbp0ac+7XLe1tZk33JclS5Z0dHR0W5mTk7N8+fJI8hk69PxgnX/++RMnTuy5/qSTTvIQlaNzwQUX9FpMdeKJJ55//vmpzwcAAAAAYCAUBgAAAAAAGWbJkiXt7e3dVhYUFBQVFUWST0bo9QbYp5xySnFxcST5pL+JEyeed9553R6ncOjQobKysqhSGiL0/GDFYrFly5Z1K5fKy8tbvnx5LBaLKquMlpOTU1FR0a2YatiwYR/72Mc8YgUAAAAASFv+fAkAAAAAZJhzzjnnjDPO6LomPl8zonQyw7Rp00477bSua+KdZt5wPyoqKrr2T05OzqxZs3q9NTvJpecHq7y8vFu5VHt7u+eBHIuexVSeSwMAAAAApDmFAQAAAABA5lm+fHnX22O3tbVdeeWVEeaTEXTaYPW8RX1FRUUkmQw1en6wPvrRj06dOrXrmtNPP72wsDCqfLJAUVHRlClTuq7xXBoAAAAAIM0pDAAAAACAJJg9Z86Wr3wl6iyGkKVLlyZujx2LxQoLC7tNiqWnZcuWdb2n+Jlnnnn22WdHmE/6GzduXElJSW5ubvxlLBZbsGBBtCkNEXr+KFRUVCQqf/Ly8jxE5dgtW7Ys0aXDhg276qqros0HAAAAAKB/CgMAAAAAIAkmFxSUL10adRZDyOTJk6dNmxaLxUIIubm5y5cvjzqjDDBlypRzzjkn3ml5eXkmuQ5ERUXFoUOHQgi5ublz584dN25c1BkNFXp+sJYsWZKo/Glvb1+8eHG0+WSBrhVobW1t5eXl0eYDAAAAANA/hQEAAAAAQEaqqKjIyckJIXR0dFx55ZVRp5MZli9fHr8Le3t7u04biPnz5w8fPjyEcOjQoWXLlkWdzhCi5wfr9NNPLyoqisVisVisqKjIQ1SO3ZQpUwoLC+Nd6rk0AAAAAED6UxgAAAAAAGSkK6+8srOzM4Rw/vnnT5w4Mep0MkN5eXlHR0cIobi4ePLkyVGnkwFGjRpVWloaQhgxYsS8efOiTmcI0fNHIV4ulZOTU1FREXUuWWL58uXxLvVcmqRbv3796pUro84CAAAAALKKwgAAAAAAICNNmDBh1qxZIQTzNQfulFNOOe+884JOG4ylS5eGEK644oqRI0dGncvQoucHq7y8vLOz89ChQ4sXL446lywRr0A7dOiQR6wAAAAAAOkvL+oEAAAAAGBIWL9+fX19fdRZHF81NTXHPhu1uLh4sB+57bbbbrvttmNsN5WampqOcQtPPPHEhg0bjmULn//85z//+c8fYxrHVVlZ2Z133nmMG0nieffYY4899thjSdlUckV13qVMsno+Hc67lFm4cOHRfTDdzrv00a1Ls/68S5ZjP+8AAAAAgIFTGAAAAAAAKXLKKafMnDkz6iyOlyROA50xY8app546kMj29vYf/ehHM2bMSFbTx9vbb7+9e/fuZG2trKzsKD7V1tb2yiuvxJ8bkLZ++MMfJmtTSTnvfvzjH5999tmxWCwpKSVRJOddKiWl59PhvEuZvXv3hhBOO+20o/hsup13aeJnP/tZCKGgoCCxJuvPu6RI7nkHAAAAAAyEwgAAAAAASJH8/Pyzzjor6iwywKmnnjrwjiooKBg9evRxzSe5kjhR8qiH02mnnTZmzJhkpXE8vPHGG8naVFLOuzPOOCM3Nzcp+aStQZ13KZOsnk+H8y414vPXR4wYcRSfTbfzLk0cS5ceUXqed8miMAAAAAAAUiwn6gQAAAAAIBs839i49qabos5iKMqsqoA0keZVAWko66sC0paeH6wRI0YcpynsQ5YuBQAAAAAyhcIAAAAAAEiCvXv2/NPjj0edBQAAAAAAADAUKQwAAAAAAAAAAAAAAIAMlhd1AgAAAAAAAMAQcuedd54+fXrUWQAAAABAVvHEAAAAAAAAAAAAAAAAyGAKAwAAAAAAAAAAAAAAIIMpDAAAAAAAAAAAAAAAgAymMAAAAAAAstzBgwdff/31e+65J+pE0ppeGiAdNUA6aiD00gDpqAHSUQOhlwAAAAAgW+VFnQAAAAAAZIPZc+Zs+cpXos6iu9bW1rfeeuuZZ56JOpG0ppcGSEcNkI4aCL00QDpqgHTUQOglAAAAAMhuCgMAAAAAIAkmFxSUL136u/feizqRD3jjjTcOHDgQdRbpTi8NkI4aIB01EHppgHTUAOmogdBLAAAAAJDdFAYAAAAAQNaaOXPmwYMHX3nllagTSWt6aYB01ADpqIHQSwOkowZIRw2EXgIAAACA7JYTdQIAAAAAwHE0fPjwqFPIAHppgHTUAOmogdBLA6SjBkhHDUT69NL69etXr1wZdRYAAAAAkFUUBgAAAAAAAAAAAAAAQAZTGAAAAAAAAAAAAAAAABlMYQAAAAAAAAAAAAAAAGSwvKgTAAAAAAA+4ODBg2+99daTTz550003hRBef/31J5988owzzrj44osnTJjQLezHP/7xT3/60zPOOGPq1Kkf/vCHR40aNZAm7rnnnq4v4w0d8a3/n707D6+qPPfH/e4kgEyCIoLMiAwyJYKKAwICQWVUZMao1Ipja0/B2lr161Frteqvx1qPUy1qrCIgiggFQVqsItgDGqKoVAQRPBXQQpXaSkJ+f2ybE5MQNmRYO+G+L69zraz97rU+69nrzekV3mftpKJKCVKoBClUIlQpQQqVIIVKhCoBAAAAAAnSGAAAAAAAB2/R/Plzn3nm/IkTGx5++K/uuOOuO+8sz9G+/PLLzZs3L1++vHDPG2+8sXr16hDCpk2bNm3aVLgg77PPPtuyZUvbtm2PO+64+Ku///3vly9fPm7cuKLLBPfliiuu+Oyzz2bNmlXqS1u3bn3hhRfKcyGVSpUSpFAJUqhEqFKCFCpBCpWIGl+lgoKCFa+8Mufpp7v26PHdK6+sjFMAAAAAwCElJeoAAAAAAFCN7d69e9bvfjd++PDzzzpr0cKFq1ev3rt370Efbc2aNTt27Cj8cd26dR06dLjiiivOOeecEEJmZmZ8/2effbZhw4b09PTGjRvH97Rr1y4+ZtasWV9//XUi5ypjpWDLli0P+hKqgColSKESpFCJUKUEKVSCFCoRNbhK77777vr1619asGBo//6/ffDBzz/7rMJPAQAAAACHIN8YAAAAAADlEovFCgoKvvrqqxDCxRdffMQRRwwdOnTIkCG9evU60EP169fv66+/fuedd+I/1qtXL75Qr127doVPBQ4hvPHGGyeffHKx9zZr1iy+sXnz5vgDg2sqVUqQQiVIoRKhSglSqAQpVCJqXpU++eSTRYsWzZkz5+OPP05JSYn3UtapUyfqXAAAAABQQ/jGAAAAAACoSH/7299mzZp10UUXDR48+Je//OWmTZsO6O21a9cu3G7Xrl3JAZ9++ummTZtKrqKrW7dufOOTTz45oDNWR6qUIIVKkEIlQpUSpFAJUqhE1Iwqbdu27cknn5w0adJZZ5113333ffzxxyGE8nzDEgAAAABQKt8YAAAAAAAVbM+ePSGETz/99PHHH//tb3/btm3boUOHxr9SoPz++te/hhCys7P3NeCdd97p169fhZyr+lKlBClUghQqEaqUIIVKkEIlIsmr9MILLyxcuPD1119PSUnJz88PIeTl5UUVBgAAAABqPI0BAADAPj0/e3bjWCzqFABQjcXXwH300UcPPPBACKFu3bo7d+5s3LhxeY65YsWKEEJWVlaDBg0qJGSNpEoJUqgEKVQiVClBCpUghUpEclbpH//4x9q1a0MIP/3pT2OxWEFBQRnfD1BQUHD7TTfdftNNVRgQAAAAAGomjQEAAEDprvyP/zh37NioUwBAslv12msP/upXBQUF+xqQmpqan5/frVu3/Pz8f/7zn+XsCij0r3/9K6mWACYnVUqQQiVIoRKhSglSqAQpVCKSrUr16tXr2rXrX//611NOOeWNN95ISUnZu3fvPv/HUiw2evz4keefX7UZAQAAAKAG0hgAAACU7uRTT406AgBUA/n5+eFXvyq5v1atWnv27GnTps2wYcOGDRvWtm3badOmbdiwoaLO+7e//a1JkyYVdbSaSpUSpFAJUqhEqFKCFCpBCpWIJKxSWlpaCOGRRx7ZtWvXkiVL5s6d+/bbb6empubl5RUbGQuhS7duHkwAAAAAAOWXEnUAAAAAAKg5atWqFUJo0qTJuHHjHn/88QULFlx55ZVt27atwFP07t07hPCXv/xlXwNeeeWVCjxdNaVKCVKoBClUIlQpQQqVIIVKRPJXqVGjRmPGjHnqqadeeumladOmdezYMfz7fy8BAAAAABVLYwAAAAAAlEtBQUH8sbiNGjceM2ZMdnb2H/7whx//+Me9evWqjNMdeeSRIYRNmzatW7eu5Ks7d+5s1KhRZZy3elGlBClUghQqEaqUIIVKkEIlohpVqXnz5hdccMHcuXPnzp170UUXHX300SGE2rVr7ynxHQIAAAAAwMHRGAAAAAAA5dKgYcOxkyfPXbz4jTVrrr/++oyMjFgsVnmna968eXxj+fLl69at++qrr+I/fv3115999tnatWsLB+xXt27d4huFB4n74IMPCre//vrr8iaOgiolSKESpFCJUKUEKVSCFCoR1bFKHTt2vOaaa5YuXfrSihUXX3ZZ48aNy39MAAAAACCEkBZ1AAAAAACoxgYOGfLBtm2HHXZYCGHH5s1VcMYGDRpkZmYuWbIkhLB8+fLly5cXfbVbt27NmjVL8FAtWrR45513Qgi5ubkZGRm1a9f+8ssvN2zY0KpVq8IxK1euPOyww04++eSKu4KqoEoJUqgEKVQiVClBCpUghUpE9a3S9OnT6x5++OOzZ//8l7/8bMeO8h8QAAAAANAYAAAAAAAH74gjj6zYA27durVw+9NPPy11Pd9xxx23e/fuFStWFNvfrl27k046qYwDbt26tWXLloU/tmnTpl27dps2bVq9evXq1avjO8eNG9ekSZPCMUcddVSbNm0O9moqiyolSKESpFCJUKUEKVSCFCoRh0KVUlNTj064ewEAAAAAKIPGAAAAAABIFg888EDRH+fOnRtCuOKKK0qOTE9Pb9Wq1ZYtW+ILAbt16xZfz1f2AV944YWiB6xdu/aAAQPWr18fP0j//v3bt29ft27d+KuZmZlt2rSpXbt2RVxZRVKlBClUghQqEaqUIIVKkEIlQpUAAAAAgAOiMQAAAAAAkkWpq/32pUmTJk2aNElPTy/PAevWrZuenl7yIAeUpIqpUoIUKkEKlQhVSpBCJUihEqFKAAAAAMABSYk6AAAAAAAAAAAAAAAAcPA0BgAAAABABXjj9dev9jxdAAAAAAAAIAoaAwAAAACgAmz9+ONFCxdGnQIAAAAAAAA4FGkMAAAAAAAAAAAAAACAaiwt6gAAAAAAAADAIeSee+5p3b171CkAAAAAoEbxjQEAAAAAAAAAAAAAAFCNaQwAAAAAAAAAAAAAAIBqTGMAAAAAAAAAAAAAAABUYxoDAAAAAAAAAAAAAACgGtMYAAAAAAAVoM9pp9333/8ddQoAAAAAAADgUKQxAAAAAAAqQItWrc4ZNizqFAAAAAAAAMChSGMAAAAAAAAAAAAAAABUYxoDAAAAAAAAgKozbdq0i8aOjTrPtFQIAAAgAElEQVQFAAAAANQoGgMAAAAAAAAAAAAAAKAaS4s6AAAAAAAcKjZs2PDAAw9EnaIaeOmll6KOUD3U7NupQ4cOFXIc8y5B5l2CavbtZN5VMfMOAAAAAKhAGgMAAAAAoCpceOGFQ4YMiTrFwbj55pszMzNPP/30/Y7MyMgo/+nuvvvu8h8kcdnZ2SGErKysqjxp+WVkZFRxoaZPn56VlZWenl5lZ2zevHn5D1LF8y4nJyc7O7uKPxrzrsqYdwky7xKUSOYvv/zy5ptvvuKKKyqqZwMAAAAAqME0BgAAAABAVUhPT6/KxZ0V6Pbbbz/++OPPOuusqjldlZ0oLv605io+afk1a9asijNPnz49PT292hWq6udddnZ2tatSMO8SY94lyLxLUCKZP//885tvvvmkk0466aSTqiASAAAAAFCtpUQdAAAAAABqgjdef/3qK66IOgUAAAAAAABwKNIYAAAAAAAVYOvHHy9auDDqFAAAAAAAAMChSGMAAAAAAAAAAAAAAABUY2lRBwAAAAAAAAAOIffcc0/r7t2jTgEAAAAANYpvDAAAAAAAAAAAAAAAgGpMYwAAAAAAAAAAAAAAAFRjGgMAAAAAAAAAAAAAAKAaS4s6AAAAAADUcDk5OX/9619L7s/IyGjWrFnyj8/Ly3v33XcXL16cJHmMNz6Zx4cQSk6WCPMk5/hPP/00fLtQ1St/VY7PyclJqjxJOD5eolJVi/xlj//ggw9CCH/+858///zzZMhT2b8/AQAAAIDy0BgAAAAAABXj8u9/v0nr1iX3z7zhhhfnzSu5/6HHHut64onJP/5f//rXc88999xzzyVJnoodX6devRBC0Q+ueuWvyvENmjRp0rp18uRJwvENmjQJIUyfPj1J8iT5+KLruZMhT3KOz87Ozs7OTp48yTk+fPvXeOR5Knz8Aw88kFR5Kmk8AAAAAFBOsYKCgsRHjx07NoQwe/bsfR4uFpvxzDPnjRtXAdEAAAAAgCTQsVmza2+8cerVV0cdpFJcPG5cCOGxWbOiDpLsGvvbbwKemzVryvjxOw/kr+6HJvMuQeZdImr2vNu+bVvHZs1e/MMf+g4YEHUWAAAAAKAixf+2WcZK/v2u2y8ppQJyAQAAAAAAAAAAAAAAEdEYAAAAAAAAAAAAAAAA1ZjGAAAAAAAAAAAAAAAAqMY0BgAAAAAAAAAAAAAAQDWmMQAAAAAAAAAAAAAAAKoxjQEAAAAAAAAAAAAAAFCNaQwAAAAAAAAAAAAAAIBqTGMAAAAAAAAAAAAAAABUY2lRBwAAAAAAKstFY8fGN6764Q9PPvXUkgP++5e/XLViRcn9h874P69cGUJ44/XXkyRP0o4vuTPaPMYbfyiMDyHc/8tfPj97dpLkSc7xW7dsCf7/XQLj9zUSAAAAAKgxNAYAAAAAQI01b86cU3p1aXXMUQ22v95o699KDjhs17u1vvpryf1Fx8f2fl135zuNti5McPyBHj/a8Sn5/0yqPEk7PoRQ7/M3G21tkCR5knN8vc/fDCHEJ0sy5Ena8bW++t+kypO040MIaV/vrPVVWoLjky1/1YxP+3pnCKHwvZHnqdjx/9qxM4RQf8eqw3ZtKM/x5yx49dyxY4PGAAAAAACo0WIFBQWJjx47dmwIYfa3H07zrcPFYjOeeea8ceMqIBoAAAAAUD6NY7FnHvjxuBFnlOcgzTIm33jNhKunjKioVEll3OU/DyHMevAnUQdJdrFWw8p/L9V4s+b/afwVdxRsWRB1kGRn3iXIvEtEzZ5323bsbJYx+Q+z7xhwao/yHCfWaph/vwMAAACApPLcrFlTxo8vYyX/ftftl5RSAbkAAAAAAACApDR65OCWrVtHnQIAAAAAqFxp+x8CAAAAAAAAVE8zZ9z5jyN7RZ0CAAAAAKhcvjEAAAAAAAAAAAAAAACqMd8YAAAAAAA1VvaTD53W+bCoUwAAAAAAAACVyzcGAAAAAECNNXr0iFbHHBV1CgAAAAAAAKByaQwAAAAAAAAAAAAAAIBqTGMAAAAAAAAAAAAAAABUYxoDAAAAAACo9pa9lhNrNWzZazlRBdj1xe4V//NuVKeeOe+VWKthkZwdSuW2BAAAAACoYmlRBwAAAAAAgPIaNP76+P8t2LKgik+9eev2xctXT/3RfVV83mhPTSVZ/+HWNbkbJl51ZwXeyWWvzh+R2af/Kd1bNj+qV48OnY5tWf7TuS2T0LPzlqZnHt2iVauogwAAAAAAlcg3BgAAAAAAUO29/Mzthf+3is1+8U9rcjdU/XmjPTUVa9uOnfOXrBo55ZbO/aZOvOrOij14wZYFBVsWPH3/dYV77r7xkvdfeTi+/+4bLwkhTLzqzs79pt7z0Nzyn85tmYQmfue6VStWRJ0CAAAAAKhcGgMAAAAAAKj2Bp6eXrBlwcDT06v+1NMuG33H9RdX/XmjPTUVK/vZZfXrHZbetX3lneKcgb0Lt6ddNrrwywE6Hdty2mWj420D02999Ma7sst5IrclAAAAAEAkNAYAAAAAQI11weSpr69+L+oUUPM1alj/EDw1FWjaZaMHnp4+/fLRlXeKsm+VCaP6XZ41NIRw270zl72WU6nnAgAAAACgMmgMAAAAAIAa67nnXvz4k+1RpwAgIdGupx868MT4xh9WrI0wBgAAAAAAB0djAAAAAAAAwKGufr3D4hu33Tsz2iQAAAAAABwEjQEAAAAAAAAAAAAAAFCNaQwAAAAAAEjIri92P/LUolirYbFWwx55atHmrdt3fbE71mrYvsYvey3nxruy4+NvvCs7Z93GzVu3z5z3StG3xF8t/K/o28t4qWikmfNeGTnlllirYSOn3PLIU4u27dhZRv79Di520qJnH3/FHfE3ljPGAUm85vEMJV8qtn/bjp2FB7znobn7LdcVP7k/PviKn9w/c94ru77YfdAXUkkl2q+Va94rvA/jp968dXvRAfc8NLfkJ150zOat2/f1UuKXVuyD+PiTHfHxOes2lv8a5y9ZVXSuLXstp4zBRQtS9uADunn2W8b5S1aVUcZksG3HrvjGw7/43r7GlOdOLuevOwAAAAAAyqYxAAAAAABg/7bt2Jn1/XtCCDvfnVWwZcGoIac88tSixseP29fgK35y/3/9Zt6YYX0Ltiwo2LJgzLC+N96V3bbPxROvurPoyIItC9566delHqRgy4KXn7m9jEg56zb+5qnFvXp0eGHGTQVbFlw66aypP7qvWcbkUldaJz746fuvi2cu+l/hq3ffeEl5YhyQBGu+eev2+P5itS25P2fdxmYZk6f+6L74j9NvffS71/6q1GXNOes2Zn3/nqee/+PlWUPjFeh/So+JV93Z+PhxB7F8ufJKtF833pV96shpZ57Ws2DLgp3vzkrv2n7qj+5r2+fi9R9uLRwz7bLRT99/XeGP77/ycMGWBW1aNi3c06Zl04ItC264ZsIN10zY+e6soi8lcmklP4i33/9o5Zr3Qgjzl6zKGHJ1eS5w/YdbR065pX69w269Nqtgy4KPVj2Ws27joPHX33hXdsnB23bsHDnlltf+vO57U0bEC9KmZdNB468fOeWWogUpNfN+b55pl41+66Vfj8jsE//x5WduL1bGEZl99lXGZLDri92FF9v/lB6ljinnnVyeX3eU0+iRg1u2bh11CgAAAACgcmkMAAAAAADYv3kvrZy/ZNWlk85u1LB+COHooxrfem3W5VlDS47ctmPnd6/91YPZC39z1/fTu7aP70zv2v7Wa7NKPXLhmJIGnp6+r5dy1m2cs+DVaZeN7nRsy/ieEZl9XphxUwghY8jVxR5sf0CDJ4zqV+xc8TXcIYQXZtxUeISDOPKBSrDmjzy1aE3uhpJvL7Y/Z93GpX9686NVj8VXhN9wzYQQwvwlq+a9tLLYGzdv3Z4x5Or5S1bdem1W4aczYVS/wqaIt176dbF+iTJUaonKds9Dc2+7d2b4943UqGH9SyedHX8p+9llRUdOGNWv8CHxn+/8otSj7fj879MvHx3/LOISvLSf/3pW0Q/ikacWtTrmqLHD+8ZHFu1JOFDrP9zaud/UW6/NKpwpbVo2/cF3R4UQbrt35j0PzS06OD4xWzZvMu2y0Ucf1Tj8uyAP/+J785es6txvatHV7Qd38xSd5m++Xco9GVd4SyePXV/svvvBb8r19P3XFZvmcRVyJx/crzvKb+aMO08+9dSoUwAAAAAAlUtjAAAAAADA/hU+Kbyoi8YOKrnzvhnz5y9Z9fT918UXHxcqY0XsQbjxruwxw/oW29nnhM7xjd8vW31wg0sudt+2Y+epI6eFEEYPPa3waegHF+NAJVjzW6/NuuP6i0uOLLb/3b98PO2y0fHHtBddIj9/yRvF3rh4+Texi31khZc/Z8GriV5DJZeobNNvfTQUiR1CKHxKfbxhoKjCgtx+36ySh1r/4dZePToUW86e4KU98POrin4QzZse0fjw+uHfT9Av2YiSuOm3PnrDNROKfUzdO7ctfLXo/v93z+/mL1lVsrHk0klnx0tU9EsGDvrmSe/aPn60YmePi6+eT6rvCti8dfv8Jauyvn/PbffOHJHZ5/UX7tnXJxLhnQwAAAAAQCI0BgAAAABAjZX95EOnnXh81ClqlJnzXin64/EdWxcbkLNuY3zJdaVWfuWa9+YvWXVEowbF9he2IixfmXtwg0u6b8b8+MbZA3qXJ8ZB22/NQwj7ev560f3FljsXLs6ev2RVsXeV2pAQQih8UHrJVfX7UjUl2pf4w/gLv+ggwfHzl6xa9lpOsZeWr8ztf0qPonsO6NKKfhAl20sOTjzAmaf1LBng5WduD9/+LoKcdRsfzF4YQjjm6CNKHmrSuQNCiQs/uJsnhBD/yoJQ5Ks2Cr2y8u2Sa+sjEWs1LP5f2z4Xj5xySwjh9RfueWHGTaf06lLq+GjvZAAAAAAAEpEWdQAAAAAAoLKMHj2i3udvRp2ihrj7xkum3/roxKvuXL4y9/KsofGHlDdqWL/YI/bfeOv9+EalPhT8tT+vCyG07XPxvgY8mL3wgZ9fdRCDi5m/ZFXhIviSi+/Lc+REJFjzZFbZJSrbhFH9iq5o37x1++wX/1TG+HMGftP78V+/mTfw9PTC/bu+2L0md0PhY/Ljor20wgClGnh6+r4mZrHv8Yjr1aNDfOMPK9YWvfCD07vncfGNx2e/XGyd/cJl/1OpNUlcvD6bt24v/AT31RIQF/nHDQAAAADAfmkMAAAAAADYv6zzBy5f+fb8JasezF74YPbCy7OGFi5VL2pN7oYqCDP91kdDCB+teiyR9oMDGlzU+g+3xh8lHl+gX4FHTlCCNa9wD//ie/EvDVj/4dbCbwkoNiDBQ1V2iRK0bcfO7GeXtWx+1NjhZ5T6UcY1alj/6fuvm3jVnfOXrMpZt7Gw1KvXfjB2ePHn3Ed+aWVcSEnzl7xRxqvNmn7TLXDbvTNvvTarXLGKlPHB7IX/cem5hbdQzrqNQweeWM6DV6w2LZu+MOOmkVNumb9k1SNPLSrW+1FU5B83AAAAAAD7lRJ1AAAAAACAauDooxpn/2ra3TdeEv/xweyFGUOuvuIn92/bsbPosAezF1ZZpL/t+rKSBsfFlwKPyOwz7bLRFXvkBCVY8wp3Vv9vHpw/f8mqovtz1m0sNiBBlVeiRMyc90r2s8u+O+msCaP67XdVd+GXBhS9k2e/+GrhU/CLifbSElfsoyym5LdhlNNpJx5f8rxzFrza75TuFXui8huR2efyrKEhhKk/um/9h1vLHlxdPm4AAAAAgEOTxgAAAAAAgIQ0alh/2mWjP1r1WOED4x/MXtgsY3Jlr1Pfl3f/8nElDQ4h3PPQ3Pia5sJ1+RV15AMSSc3btGz6/isPj8jsM/3WR2fOeyW+c/2HW2+8KzuE8NZLvz7Qh6ZXaonKEP/Ohy92/2PaZaMTXPsef9p9COHB7IXxRoj1H27t1aPDvt4e1aUV+sOKtQc0vuw7J75EvvzatGx6wzUTQgjTb3101xe74+dtfHj9Cu9AqBA/uXpcfOOXjzxf9sjIP24AAAAAAMqgMQAAAAAA4AC0adn00klnf7TqscIV89nPLit8dURmn/jGfp+9XR7xNcdPPf/HfQ244if3H9zguJVr3ot/XcALM27qdGzLColRHmXXvDJ0OrblD7476oZrJryz/qNYq2GxVsN++cjzk84dsPPdWeld2yd+nCorUUk56zZ27jd1/pJV40accUBvLPalActX5vY/pUfJYRFeWtEAt907c/PW7fsNUHjn/O+2v5VxzF49OlRUvDHD+sY3fr9sdQhh2WtrC385JJs2LZsWdoPs66sVIv+4Kadn5y39ZMuWqFMAAAAAAJVLYwAAAAAAwP7FWg2LP/k7rk3LptMuGx1fTRtfQx83IvPk+Maa3A2VF6Zbp7YhhPlLVj3y1KKSr67/cOtx7Y45uMEhhG07dp46cloI4YZrJpS9lPlAj3ygEqx5ZZg575UNH/3vrddm3XptVsGWBQVbFjzw86smjOp3oE98r+wSlSH+/QYhhAPN3Khh/fgy+gezFy57LWdN7oZSm0MivLS4kzM6xTdKDZCzbmPRVf6nn9Q1vvHGW++XHFx4m5XaAnFw0ru2j0+fp57/464vdi9fmVtGj03kJozqF087csotpTZaRP5xU04Tv3PdqhUrok4BAAAAAFQujQEAAAAAAAlZvfaDYnsmjOoXinxLQAjh5IzO8Y2JV925bcfOBI98edbQ+Eaxt8yc90rhdtEl8qedeHx8Y+qP7nvkqUWF79r1xe6cdRt/+cjzhcugD3RwCOG+GfPjG9+bMqJk1FirYQd95IOQSM0r3LLXciZedeelk84u/6GqoET7Uvjo96I3VYL35Njh33zJwKDx148d3rfUMRFeWly/U7rHN267d+aNd2UXLmff9cXuzVu3P5i9sHAyhhBO6dUlfs9M/dF9RadS3KaPt4UQbrhmQsWu3f/Bd0eFEOYvWfXj2x/bVxmTR+GXKlx9wwMlS1SBH/eB/roDAAAAACBBGgMAAAAAoMa6YPLU11e/F3WKmmPQ+OuLrWSNr16ddO6Awj3pXdvfcM2E+PZ3r/3VyjXf1H/9h1uLLnstpvA55ffNmB8/5uat2+95aO7xHVsXjvnx7Y8VPgO+Tcum8QfnhxCm/ui+ZhmTY62GxVoNa3z8uIwhV4cQTunVpfCNBzR4/pJVt907M4Tw+gv3HH1U42I5iz1K/ICOfHASqXmF+6/fzAvfXqZ80KqgRPtSeB8W3lTLXsvJfnZZ4YDNW7fv+mJ3qZfZpmXTwmXivXseV+rxI7y0uEYN678w46b49m33zmzb5+LCAG37XHzUkYend21fdHzhFf3mqcXFDjVnwasjMvuU2glTHoWlezB74cDT0yv24OVUcuV9p2NbPvyL74UQ5i9ZdfeDc4sNqMCP+0B/3QEAAAAAkCCNAQAAAABQYz333Isff7J9/+NIWLOMyctey4kvZt31xe67H5x7wzUT4s+wL/S9KSPizyafv2TVqSOnxZfPzl+yqtiwos4Z2Dv+ltvundn4+HGxVsPa9rl48BknFF3Z3KtHh6LPsJ8wql/hQueiRmT2+c9pk4vtTHDw+g+3jpxySwjh7hsvKbnM9x9f/euRpxYd3JHLI5GaL3st54C2y34pXvaJV90Z/+xK/nfjXdnrP9ya4NEqu0T7OnXW+QPjG4U31bYdu6ZdNrrwee1t+1yc9f17Bp7es9TDxr804OFffK9Rw/r7OnXil1Y0WGG3TPmNyOxTuFq9qMuzhpZc5d/p2JYfrXpsRGaf6bc++shTiwrvqEeeWpSzbuNv7vp+sU6Yg7t5imrUsH48XqkhS5XgkQ9O0SaQ3y9bXXLApZPOLvxFlPX9e1auea9oW84B3cllXMhB/LoDAAAAACARsYKCgsRHjx07NoQwe/bsfR4uFpvxzDPnjRtXAdEAAAAAgPJpHIs988CPx404ozwHaZYx+cZrJlxd0c/SThLjLv95CGHWgz/Z78hYq2E735316fady1fmzl/yxvwlqy7PGjp2eN99PQh85rxXnnr+j/OXrLrhmgljhvWNr3mNtRoWf7Vgy4Ji47ft2Jn97LLptz4aQnj4F98bNeSU+DLlWKthT99/3TkDe5e6Pjtn3calf3oz/q7Ls4YOHXhifMVtqfY7eOSUW+YvWbXfUpQMf0AxEpdgzQurWizkvvaX8ZbC7UeeWjT1R/eVHe+tl35d7GPd19FCZZaojFOvXPPe47NffjB74eVZQy/PGhpPm7Nu4413Zc9fsqqM+yruxruys84f2OnYlmVn2O+llRpy7PC+icy7ROSs2zhnwavxb7q44ZoJZ57Ws+zH8y97LecPK9aWPb48N09Rm7dub9vn4o9WPdamZdOyr6LUw5Z98MQlfvD1H27t3G9qGWMSuZP3W6KD+3W3L7Pm/2n8FXeUv0rJaduOnc0yJv9h9h0DTu1RnuPEWg3z73cAAAAAkFSemzVryvjxZazk3++6/ZI0BgAAAABAjaUxYL8SbwyoEGU0BiS5WKth5b+XqpGZ8145vmProo8wL7R56/bFy1dP/dF9l2cNfeDnVxV9qYYtUL7iJ/cXu8CKUsXzrvo61Obdwalh864YjQEAAAAAUFNVRmNASgXkAgAAAACAmmLmvFfatT661K6AEEKblk0vnXR2COHB7IVVm6tKrVzz3tjhfaNOAQAAAAAAJEpjAAAAAAAAfGPlmvcmXnXnKb26lDFm1xe7Qwg3XDOhqkJF4PHZL/fueVzUKYCKMXrk4JatW0edAgAAAACoXBoDAAAAAADgG7ffNyuEkLNuYxlj7n5wbggh6/yBVZSpym3eur1Xjw6NGtaPOghQMWbOuPPkU0+NOgUAAAAAULk0BgAAAAAAwDdaNm8SQsgYcvXMea+s/3Br/MsB4rbt2LlyzXtX/OT+2+6d+dZLv+50bMvoYlaw+UtWxVoNu+ehuZu3bt+2Y+cjTy0aN+KMqEMBAAAAAAAHIC3qAAAAAABAZcl+8qHTOh8WdQq+sey1nKLbA09PjzAM+3LH9Rcf1+6Y6bc+OvGqO0sdcHnW0PdfebgmdQWEEEZOuSWEMP3WR6ff+uiIzD63Xpvl6wIAAAAAAKB60RgAAAAAADXW6NEj6n3+ZtQpCCGEWKthRX8cNP76EELBlgURxalqxS4/EVEVp1HD+tMuGz12+Bkr/ufdd9Z/dNu9M+P7L88a2qtHh5MzOqd3bV8Z5422RG+99Osb78qev2TVw7/43qghpxx9VOOKOnIiqtHtETm1AgAAAABgXzQGAAAAAABUukN8bW61u/w2LZu2adk0hHDrtVlVc8ZoS5Tetf0LM26K6uzV7vaIkFoBAAAAALAvKVEHAAAAAAAAAAAAAAAADp7GAAAAAAAAAAAAAAAAqMY0BgAAAAAAAECN9ey8pZ9s2RJ1CgAAAACgcmkMAAAAAAAAgBpr4neuW7ViRdQpAAAAAIDKlRZ1AAAAAAAguXz32nsX/3FNQUFB/MddX+z+f/f87o77Z8d/TEtLnffbm9K7to8uYLk8/LtFP7t3Zv7evfEf//7FP0IIrU68MP5jakrKT6+ZMHXy2ZHlSxrnffe2P7+1vvDHWrXSrvrpf//wPx8p/PFPc3/R6pijIkqXLLb8744zRv9oz568+I//+npPrVpphbdTCOGkjE7P/eaGiNIlEfMuQeZdImr8vDtj9I82bv5rfHtvQUGtWmnjL/95rVrf/Itevbp1Vv/+Vw0b1I0uIAAAAACQpDQGAAAAAECNdcHkqddefOapvbsc0LtOP7Hro0+/VHTPv/61p3D7mKOP7Hl8uwqJF4lBfdMv//F9/+56+MYXu7+Kb8RiYVDf9AhiJZ9TenV5ftHrRffs+Pzvhds9j29ndXIIodUxRx3eoN7adzcW3bn1r58Vbn+v14HNvprKvEuQeZeIGj/vTs7o9Nqf1xUUmTDbPtsV34jFYplnZOgKAAAAAABKlRJ1AAAAAACgsjz33Isff7L9QN91/tDTa9cq/ZEitWqlXTR2UCwWK3e0yHRoe8wJ3Y9LSSnlEmKxWK/ux3Voe0zVp0pCE0f139fnXCst9aKxg6s2TvK6cMzAtLTUUl+KxcL4EWdUcZ7kZN4lyLxLUM2edxPP7V9QrI3m32KxkDVmUBXnAQAAAACqC40BAAAAAMC3HN6w3tlnnljqmss9e/Imntu/6iNVrAvHDEyJlfKn0dTUlAvHWnD5jTYtm56U0TmltEXKefl7x4/sV/WRktPEcwfs3bu35P5YLHZyRud2rZtVfaTkZN4lwrxLUM2edyf27Nh+H5eQlpo6MrNPFecBAAAAAKoLjQEAAAAAQHEXjD4zP7+UNZcd2h3T8/j2VZ+nYo0f2W9vQSlXl5+/d8ywvlWfJ2ldeP7AWIlHvKekxE4/qWvL5k0iiZSEWjQ78rTex6ekFP9je0pK7EIP9i7CvEuQeZeIGj/vLhw7qFaJr+5JS0sdddYphzesF0kkAAAAACD5aQwAAAAAAIobkXlyvbp1iu2sVSttyrjMSPJUrOZNj+jXp0dq6rf+OpqakjLg1B4tmh0ZVaokNG7EGSV3xmKxC8cMrPowySxrzKBSnvBeEMYMOz2CNMnKvEuQeZegmj3vLhh95p49ecV25ufvnXzemZHkAQAAAACqBY0BAAAAAEBxh9WpPfqc04o9rnjPnrxSV6xWR1nnnxkKvr0rFrLOt+72W5o2aTTw9PRiK7lDCKPPqQnrbivQ2OF9Y99eoZyamjKob/rRRzWOKlJyMu8SYd4lqGbPu+PatejRpV2xC6xfr87ZZ/Y+uAOOHjm4ZevWFRENAAAAAEheGgMAAAAAgFJMOm9A0ccVx2KxXj06dGzfIsJIFWjMsL4p3153mxKLnXfOaVHlSVoXjD6zoOD/lnKnpqac1b9XkyMaRhgpCR3RqEHmGSekpqYW7ikoCBdY716CeWsweLIAACAASURBVJcg8y4RNX7eXThmUNH+kFppaeOGn1Gndq2DO9rMGXeefOqpFRQNAAAAAEhSGgMAAAAAgFIM7ptxZOP/W4eamppy4ZhBEeapWIc3rHf2gN5pad+sKE1LSz1n4EmND68fbaokdN7ZpxVWKYRQUFBwweias+62Al1w/pl79+4t/DEtNWXUkFMizJOczLsEmXcJqtnzbtJ5A/Lz/+/q9uTlTTpvQHRxAAAAAIBqQGMAAAAAANRY2U8+dNqJxx/ce9PSUieO6l+rVlr8x/z8vWOHn1Fx0aJ3wegzC9dc5ufvvWD0mdHmSU4NG9QdMbhPrX+vUa6VljYi8+RoIyWnc886tU6db57knZaWOnJIn8Mb1os2UnIy7xJh3iWoZs+7Fs2OPO3E41NSYvEfmxzRcMCpPaONBAAAAAAkOY0BAAAAAFBjjR49otUxRx302yee23/PnrwQQkpKSv9TurdodmTFRYveyCF96tWtE98+rE7t4YOtuy3d5NFn5uXvDSGkpaWed86pDerXjTpRMqpXt86oIafEV3Ln5++dfJ717qUz7xJk3iWixs+7rPMHxmKxEELtWmlZ5w9MTfWPegAAAABAWfwNEQAAAAAo3WknHt+yeZMQQiwWss4fGHWcCnZYndrnnX1qrVpptdJSxww7ve5htaNOlKSGDjyxfr06oYauu61Ak88bsCcvP4RQ97DaZ5/ZO+o4Scq8S5B5l6CaPe/GjTgjFmIhhK/35E08d0DUcQAAAACAZKcxAAAAAAAoXSwWi/cDpMRi551zWtRxKt6k8wbs2ZO3Jy9/4rn9o86SvOrUrjV2+BkhhIb16w7p3yvqOMnrrAG9D29QL4QwfkS/w+pY775P5l0izLsE1ex5d0SjBpn9TgghtG7R9KT0jlHHAQAAAACSncYAAAAAAGCf4it3zz7zxCMaNYg6S8XLPOOExofXb3x4g8wzTog6S1KbdO6AEML4kf1q10qLOkvyql0rbfzIfiGESecNiDpLUjPvEmTeJaLGz7sLzj8zhHDR2EGxWCzqLAAAAABAsosVFBQkPnrs2LEhhNmzZ+/zcLHYjGeeOW/cuAqIBgAAAACUT62v/rfe528W2/np9p1PPf/Hx2YtXfvuxkhSAQAVrmmTRhNH9b9o7OBePToUe2nmS2+nZ05q0apVJMEAAAAAgJKemzVryvjxZazk3++6/ZI8ZgYAAAAADi3Nmjb+j0vP/Y9Lz33rnQ8fn730ybnLdnz+RUpK6NAhdO0aatcuPv4vfwnHHhtSU6PIWvl27AghhKOOijpH0nvvvdC5c/DE6rIVFIT160PnzlHnSHrmXYLMu0TU+Hn33nuhS5fiOwsKwkcfhbffDl99FWqlpQ4ddOKUcUOGDjqxVlrp//A38TvXzXimnQd7AQAAAEDNpjEAAAAAAA5RGd2Ozeg29e4bv/uHFWsfn73k2YWvbdqU36lTQc+eBR07hpSUb4Z17VqTl6XGn8NSgy+wotTs26ACdeumUPtn3iXIvEtQzZ53xW6DXbtCbm546620HTvyuhzX4uJxZ00ZN/jooxpHFxAAAAAASBYaAwAAAACgxrpg8tRrLz7z1N4lHjVcRGpqyuAzMgafkXHfbVfOmv+nx2a9NHPm+40apXXunNerV2jWrCavtgyWJidMoRKkUIlQpQQpVIJqdqHiV/fPf4b33w+5uakbNuQ3bXL4pJEDpozPzOh2bNTpAAAAAIAkojEAAAAAAGqs5557ccKQ7mU3BhRqfHj9qZPPnjr57Pc3bHl63vIZzyx+YNVnrVqmdu+R37NnqFevssMCAN9SUBA2bgw5ObH33osV7I1l9ut1+/TB5519alpaatTRAAAAAICkozEAAAAAAPiWzh1a3fzDyTf9YNKK/1mX/eyyJ+cue3lp3rEdQs+ee7t0CanWIgJAJdu+PbzzTli7Nu3zz/NO6N7uzuszLxg9sMkRDaPOBQAAAAAkL40BAAAAAEApUlJifU/u1vfkbnfdcMnzi19/fPaSOXNy69VL7dIl/8QTwzHHRJ0PAGqcr74K69aF3Ny0TZvyjmnW+NIJgy+ZeFbH9i2izgUAAAAAVAMaAwAAAACAshzesN6FYwZdOGbQx59sf+r55Q89ueChh7Y1b5bWvUdeRkZo0CDqfABQze3dGzZtCmtWp7z3fkFaaurwzD6P/HzooL7psVgs6mgAAAAAQLWhMQAAAAAASEjrFk2vu3LMdVeOWb32gyfmvPzEnKXLln3Vvn2sZ8+9XbuGWrWizgcA1c22bWHt2pCTk7r7y719enW8/2dDJp3bv0H9uhV7ltEjB7ds3bpijwkAAAAAJBuNAQAAAADAgend87jePY+786dT5i9547FZL73wwpuLF8eOPz4/PT20aRN1OABIel98Ed55J+Tmpm3dmtehXbMfXjrowjGDjm3TvJJON3PGnf84slclHRwAAAAASBIaAwAAAACAg3FYndpjh/cdO7zvJ59+PvvFP/3m6d//9rcfNzs67fiueRkZoXHjqPMBQJLJywsbNoTc3JR33y2oV7f2uWedduGYwYP6psdisaijAQAAAADVnsYAAAAAAKixsp986LTOh1X2WVo0O/KaS0Zdc8mod9Z/lD1n2W+eXrR8+e42bWI9e+7t0SPUrl3Z5weAZPfJJ2Ht2vD226n/2L13wGndr71n8JhhfevVrRN1LgAAAACg5tAYAAAAAAA11ujRI+p9/maVna5bp7Z3XD/lP6df8NLyNU/MWfr871cuXRrr1GlvenpB+/bB05ABONT8/e9h7dqQk5O6fXt+5w4tbvj+WReNHdS86RFR5wIAAAAAaiCNAQAAAABARapTu9aIzD4jMvt8vvOLOQtem/HM4ieeWH/EEWnduuX16hWOPDLqfABQyfbsCevXh9zc1PXr9zasf9j4kf2zzh/Y9+RuUecCAAAAAGoyjQEAAAAAQKU4snHDqZPPnjr57HXrNz8x5+UZs1569dW/t2qZekKv/O7dQ506UecDgApVUBA+/jisXRvefjslPy82pP8Jt/wgc9RZp9Su5d/jAAAAAIBK5w+RAAAAAEDl6tqpzR3XT/nZdRf9YcXax2cveXbha4sW5XfqVNCzZ0HHjiElJep8AFA+u3aF3Nzw1ptpOz7L63Jci5t/eNaUcYOPPqpx1LkAAAAAgEOIxgAAAAAAoCqkpqYMPiNj8BkZ99125QsvrXx89pKZM3MbNUrr3DmvV6/QrFnU+QDgAP3zn+H990NubuqGDflHH3X4pFEDpozPzOh2bNS5int23tL0zKNbtGoVdRAAAAAAoBJpDAAAAAAAqlTjw+tfOGbQhWMGvb9hy9Pzls94ZvEDqz5r1TK1e4/8nj1DvXpR5wOAMhUUhI0bQ05O7L33YqEgZURmn//vp4POOfPEtLTUqKOVbuJ3rpvxTLvzxo2LOggAAAAAUIk0BgAAAAAA0ejcodXNP5x80w8mrfifddnPLnty7rKXl+Z16BB69NzbpUtITdLVlQAcurZvD++8E9auTfv887wTure78/rMC0YPbHJEw6hzAQAAAABoDAAAAACAmuuCyVOvvfjMU3t3iTpIWVJSYn1P7tb35G7/9Z+Xvbj0jQezX5wzJ7devdQuXfJPPDEcc0zU+QA45H31VVi3LuTmpm3alHdMs8aXThh8ycSzOrZvEXUuAAAAAID/ozEAAAAAAGqs5557ccKQ7kneGFCo7mG1xw7vO3Z4348/2f7U88sfenLBQw9ta94srXuPvIyM0KBB1PkAOMTs3Rs2bQprVqe8935BWmrq8MF9Hvn50EF902OxWNTRAAAAAACK0xgAAAAAACSX1i2aXnflmOuuHLN67QdPzHk5+9mly5Z9dWz7WI+ee7t2DbVqRZ0PgJpu27awdm3IyUnd/eXePr063v+zIZPO7d+gft2ocwEAAAAA7JPGAAAAAAAgSfXueVzvnsfd+dMp85e88fjsJS+8sGbx4tjxx+enp4fWrYPnNQNQsb74IrzzTsjNTdu6Ne+49s1/eOnAi8YMbt+mWdS5AAAAAAD2T2MAAAAAAJDUDqtTe+zwvmOH9/3k089nv/inR2cu+u1vNzc7Ou34rnkZGaFx46jzAVDN5eWFDRtCbm7Ku+8W1Ktb59yzTrtwzKBBfdNjWtAAAAAAgOpDYwAAAAAAUD20aHbkNZeMuuaSUe+s/yh7zrLfPL1o+fLdbduk9OiZ36NHqF076nwAVDeffBLWrg1v56b+46u9A07tfu09g8cM61uvbp2oc1Ww0SMHt2zdOuoUAAAAAEDl0hgAAAAAAFQz3Tq1veP6Kbdcm7X4j6ufmLP0+d+vXLo01qnT3vT0gvbtg+c7A1C2v/89rF0bcnLStm/P69yhxQ3XnHXR2EHNmx4Rda7KMnPGnf84slfUKQAAAACAyqUxAAAAAAColmrXShuR2WdEZp+/7fpy9ouvznhm8RNPrD/iiLRu3fJ69QpHHhl1PgCSzJ49Yf36kJubun793ob1Dxs/sn/W+QP7ntwt6lwAAAAAABVAYwAAAAAA1FjZTz50WufDok5R6Y5o1GDq5LOnTj573frNT8x5ecasl1599e+tWqae0Cu/e/dQp07U+QCIVEFB+PjjsHZteDs3JT8/NqT/Cbf8IPPcs0+pleafyQAAAACAmsNfPAEAAACgxho9ekS9z9+MOkXV6dqpzR3XT7n9xxcvey3n8dlLnl342qJF+Z06FfTsWdCxY0hJiTofAFVr166QmxveejNtx2d5XY5refO0Id8Zn9m0SaOocwEAAAAAVDyNAQAAAABAjZKSEht8RsbgMzJ+/bMr5y1e+fjsJTNn5jY6PK1zl7wTTgjNm0edD4BK9s9/hvffD7m5qRs25B991OGTRg34zoQh6V3bR50LAAAAAKASaQwAAAAAAGqmRg3rXzhm0IVjBr2/YcvT85bPeOalVat2tGqZ2r1Hfo8eoX79qPMBUKEKCsLGjWFtTuzdd2MhpIzI7PP//XTQOWeemJaWGnU0AAAAAIBKpzEAAAAAAKjhOndodfMPJ9/0g0kr/mdd9rPLnpy77OWleR06hB4993bpElKtFwWo5rZvD++8E9auTfv887wTure786eZWecPPLJxw6hzAQAAAABUHY0BAAAAAMAhISUl1vfkbn1P7vZf/3nZi0vfeDD7xTlzcuvVS+3SJb9379CiRdT5ADhAX30V1q0Lb+embdyU16L5EZdOGPTdSWcd184v9OKenbc0PfPoFq1aRR0EAAAAAKhEGgMAAAAAgENL3cNqjx3ed+zwvlv+d8fvnvvjw79b8PDD25o3S+veIy8jIzRoEHU+AMqUnx8++CDk5qa8915BWmrq8MF9Hv750EF902OxWNTRktTE71w345l2540bF3UQAAAAAKASaQwAAAAAAA5RrY456rorx1x35ZjVaz94Ys7L2c8uXbbsq2Pbx3r03Nu1a6hVK+p8AHzbtm1h7dqQk5O6+8u9fXp1vP9nQyad279B/bpR5wIAAAAAiJ7GAAAAAACosS6YPPXai888tXeXqIMku949j+vd87g7fzpl/pI3Hp+95IUX1ixeHOvYMT89PbRvHzyBGiBaX3wR3nkn5K5N2/pJ3nHtm//w0oEXjRncvk2zqHMBAAAAACQRjQEAAAAAUGM999yLE4Z01xiQoMPq1B47vO/Y4X0/+fTz2S/+6dGZi554YvPRR6d17ZqXnh6OOCLqfACHmLy88P77Ye3alA8+KKhfr86oIaddOGbQoL7pMQ1bAAAAAAAlaAwAAAAAAPiWFs2OvOaSUddcMuqd9R9lz1n26MzFy5d/2bZNSo+e+T16hNq1o84HUNN98klYuza8nZv6j6/2Dji1+/VXDB4zrG+9unWizgUAAAAAkLw0BgAAAAAAlK5bp7Z3XD/llmuzFv9x9RNzls5btGrx4oKOHQt69y5o3z54YjVAxfr738PatSEnJ2379rzOHVrccM1ZF40d1Lypb2wBAAAAANg/jQEAAAAAAGWpXSttRGafEZl9/rbry9kvvjrjmcVPPLH+iCPSunXL69UrHHlk1PkAqrk9e8L69eHNNakbPsxv1LDuuBH9s84f2PfkblHnAgAAAACoTjQGAAAAAAAk5IhGDaZOPnvq5LPXrd/8xJyXZ8x66dVX/96qZWr3Hvnp6aFu3ajzAVQrBQXh44/D2rWxt3Nje/fGMvudcPu1meeefUqtNP96VcFGjxzcsnXrqFMAAAAAAJXLn1YBAAAAAA5M105t7rh+yu0/vnjZazmPz1767MJXX345v1Ongp49Czp2DCkpUecDSG47doS33w5v56bt+CzvhO7t7rg+c9K5A5o2aRR1rhpr5ow7/3Fkr6hTAAAAAACVS2MAAAAAAMDBSEmJDT4jY/AZGb/+2RXzFq98fPaSmTNzG/3/7d1pnFb1fTf+77UAA4MoO8gmyjLIzABCRCkgu0ZBBAcERtCo1Wjv1ug/uUmsbWmTJia5c5sm/SdqUxckURQ1Bm0EUYNb1ILKDItjUDEqEgUa44Yyy/2ARTZxVi6u4f1+8eCcM7/zvT4DL57M/D7ntEr3zSsfNCg6dcp0Pg6tbdtizZpYvDgiYtKk6NUrmjWL666LefMOvP611+K11+LxxyMiRo6ME0+M5s3jjTdi0aLPbtnn3j1PD/KlPSOtXx+lpVFWFn37Rp8+kZcXubmfm/8LF3/e97Jb374xc2adYtC4bdsWZWVRWpp65ZWKDu1azZo86qIZEwac2DPTuQAAAAAAGgPFAAAAAABotG5fcOOwvjmZTtH4HX1U7pyisXOKxr7+5jt3/ubxn89ffMOzmzt2TBUUVAwaZAP0EeHDD+M3v4k+feKb34ycnPjww3j22Z2b/g+4+LHH4v33Y/ToGDMmImLTpnjssSgr23flvHmxaVPccMMBhsybF6+9Frfd9rmRNm2KV1+Nvn0jPz8ioqws7rgjFi+Or371AK2V6i8uKtq5Zk9PPx1Ll0ZETJhQpxg0VlVV8dprUbIqsW5dIiI5acLQ//v3Y788ekg6ncp0NAAAAACAxsM7rQEAAACg0Zo6dVLXzu0yneII0qNrh7lXFL369K1P3PuDyePGP/1U0+uvT955R3LNmqioyHQ4GtJLL0VZWQweHDk5ERG5uTFmTAwZcoCVOyoEK1bE2Wd/tjO+U6cYPfrAkw+ye77n5z9mfdOmWLs2hg2Ltm13Xtn9LP8bboht22q/eP9WwJtv7mwFzJz52YRaTKZRevfdWLYsrr8+NX9+JCqO+8m3/+adVXfcfcM1k8YP1QoAAAAAAKhf3hgAAAAAAFCfksnE8JP7Dz+5/4//+bIHlj13611L77nn+ebNk3l5FQMGRPfumc5HA1i8+AAXBw6MFSv2vfjss1FWFkVF+75Kon4fn//YYwdoGnTtuvNg/fq99vdXf/G8efsu+/DD+MUvIiJGjoy+fesUg8bk449j7dpYXZp+bUP5sZ1aX37+2Etmnd7ruGMznQsAAAAAoDFTDAAAAAAAaBDNc5pOmzh82sThb769+Zf3/e6mXz54883vdOqYzi8oHzgwWrbMdD7q2+rVe+10b7ff6zo2bYrHH4+I6NatAWO8+WaUlcWZZ+57fXcVYcOGz3LWaPH+nn1258HQoXWKQeNQURHr10dpaXLduqrmOU3POX3YTd8bN3b4gEQikeloAAAAAACNn2IAAAAAAEDD6tq53dwriuZeUbSyZP38RY/cfs+yRx/9+PieiYLCyhNPjCZNMp2POpswIZYujUWLYsOGGDJk5+P/c3L2fcT+W2/tPDj66AYM88c/RkRcf/3nLlixIiZOrM3ifZSV7ew5XHLJvi9AqONkss4770RJSax6MfXhh5VDT+r9s+9OmHXOaS1zm2c6FwAAAADAEUQxAAAAAADgEBlc2GtwYa8fXHvR0uXPz1+07L7fPLNkSaJ374oBA6Jnz/BM7ew1YEC8/nqUlcWKFbFiRQwZ8lk9YE9vv30owixdGhFx1VXVqh/UaPGetmyJO+6IiJgwIbp2rc/JZJH33481a6K0JP3WxvLex3e6+tIxF04bd1y3jpnOxb7uuX/ZgPEdjj3g/1UAAAAAoLFQDAAAAAAAOKSaNW0yafzQSeOHvv3O1rsWP3HzwiXz57/eoUP6xBPLBwyI1q0znY+ay82NKVPi+ed37obfXQ8YPXqvR+mvWHHoIn38cQ125Ndo8Q47vtO+fWPYsHqezOGvvDzKyqKkJLl+fVVui2Yzzh41+9wxf/WlExPqTYermRfNvWXhcVOmT890EAAAAACgASkGAAAAAABkRucOba68ePKVF09e8/Lrty969D/vXLJ8+Qc9uicLCisKCqJp00znoyZycmLYsOjfP9avj8WLI3bVA77xjb26AYfM5s0HeGVBvSyOiKefjrKyiIgJE+p5Moe5jRujpCRWl6Y++rhy1Kn511w+ruis4S2aN8t0LgAAAAAAIpnpAAAAAABAQzm/+NLfr3wp0yn4Yv379Ljumq9seuFXS3/1nSH5Qx96KPV//k/y7rsTr74aVVWZDkdNHH10DB4cV1312Y75Vas++2rfvjsPtmxpwAwjR0ZElJZ+7oIHHqjl4h3efHPn6wJmzoy2besnBoe5v/wlnnwy/v9/T990U/zPu8dee+WcjSsXPLLwe3OKxmoFAAAAAAAcJhQDAAAAAKDRuu++B97Y+G6mU1BdqVRy3IiBd9/493968Vc//fbfHNWs9/z58ZN/Sy9bFlu3ZjocBzVvXmzb9tnp0UfHsGFRVBQRO/fQ79Cnz86Dt99uwDAdOkRElJXFypUH+OqWLdGmTS0XR8SHH8YvfhERMXLkZz2Husfg8LR9e6xZEwsWpK6/PlY813zK6eNW/vYnLy3/j7lXFHVsf0ym0wEAAAAAsJd0pgMAAAAAALCX1ke3vLT4jEuLz1j3hzcWLn78P+986Mknt3btksovqCgsjBYtMp2PA3n77ejZc68r+fmxaNFeu+e7dNl5sGhR9OwZubnVmjxkSKxYERHx4Yd73bJ69WfH27ZFTs7O427ddh4sXhwRkZe3865t2+LPf44VK2LgwM9urNHiiHj22Z0HQ4ceIOq8eTFvXi0nc/ioqoo33oiSksTq0kRlZWL8yEHf/fr4c844pUnaL5UAAAAAAA5ffoYLAAAAAHCY6te727yri//xa7MefWrVbXcvu+e3Tz7ySEXfPlUFhVW9e0fSG2EPJ7fdFt/4xl4b93e8Q6Cg4LMrnTrFyJHx+OMREb/5TYwYEV27RkRs2XKwdwgcd9zOYsCzz8awYZGTE++9F2vWxPHHf7Zm2bJo0SLGjImIOProKCqKRYsiIhYv3rkvf7chQ3Z+6A41WlxWtjP8JZccoNXw3nt7ndZoMoeJzZtj9eooLU1v2VI+KP+4664ZP+ucUe3bHp3pXAAAAAAAfDHFAAAAAACAw1oymRg3YuC4EQP//f3L71/yzG13P3znnaVHt0r3zSsfNCg6dcp0Pnb54Q/jgguic+fIyYlt2+Lpp2PkyMjP32vN0KHxpz9FWdnOPztMmBDDhu3cQ7+/Xr2ib9+dm/J37MuPiK9+da9/+s6do1evz07z8+Mvf4mlS/cd1bdvjB6978VqLt6yJe64Y2fa/ff0b9sWK1fWcjIZt21blJXF6tLU+lcqOrY/unjyaRfPnFDYr+cX3wkAAAAAwGFDMQAAAAAAIDscfVTunKKxc4rG/vGtd++4f/nP5y++4dnNHTumCgoqBg06wBPcOZS++c348MPYsCGeeSbKymLIkOjfP3rut7M6NzdmztzxUPYoK4uRI+PEE7+g3ZGTE2efHatW7dxhP2lS5OV99s9dVBS9ekVOzr53DRsWxx8fr766864hQ6J37+jb98AfUZ3Fu/f3L116gL3+n6dGMTjEKitjw4YoWZVcty4ikpMmDP3R34/98ugh6XQq09GoZ1PPHtelW7dMpwAAAAAAGpZiAAAAAABAlunepf3cK4q+8dVzn16x9vZ7Hv3lfY/97nfbe50QBYWVeXmRsqf3kJs3LyIiJyfato3Bg794fX7+vm8SOLjc3Bg2LIYNO/Dnfp5OnaJTpwPcVbvFM2dWa04dY3BovPturFoVJSWpv/ylYlB+j598e+LMyacd1bJ5pnPRUO685fsftTkp0ykAAAAAgIalGAAAAAAAkJWSycTwk/sPP7n/j//5sgeWPXfrXUvvuef55jnJvH4VAwZE9+6ZzgccZj7+ONaujdWl6dc2lB/bqfXl54/96+IzTujROdO5AAAAAACoB4oBAAAAANBo3b7gxmF9czKdggbXPKfptInDp00c/tamLQvufewXv/rtzTdv6tQxnV9QPnBgtGyZ6XxARlVUxPr1UVqaXLeuqnlO03NOH3bT98aNHT4gkUhkOhoAAAAAAPVGMQAAAAAAGq2pUye12PpCplNw6HTp1HbuFUVzryhaWbJ+/qJHFtz7yCOPfHTC8YmCwsoTT4wmTTKdDzi03nknSkpi1YupDz+sHHpSn599d3zxlFG5LRTGAAAAAAAaIcUAAAAAAIDGZnBhr8GFvX5w7UVLlz8/f9GyXy9+ZslDid59KgcMqOrZMzwlHBq399+PNWuipCS9cWN57+M7XX3pmAunjTuuW8dM5wIAAAAAoAEpBgAAAAAANE7NmjaZNH7opPFD335n612Ln7h54ZL581/v0CF94onlAwZE69aZzsceXnttr+OePTMXhaxVXh5lZVFamvrDHypzWzSbcfao2eeOGX5y/0znAgAAAADgUFAMAAAAAABo5Dp3aHPlxZOvvHjympdfv33Ro/9555Llyz/o0T1ZUFhRUBBNm2Y63xFv3ry9Tm+77QAX4SA2boySkigtTX38ceWoU/t/66vjpk0c0TzH/20AAAAAgCOIYgAAAAAAwJGif58e113zlX+de8FjT5fcuOC/7n/omSVLqnr3rho8NRYH3QAAHfNJREFUuKpnz0gkMp3vSKUDQO28916UlsaqF9Pvbi7ve8Kx/3Dl6RdOG9ex/TGZzsVh5577lw0Y3+HYrl0zHQQAAAAAaECKAQAAAAAAR5ZUKjluxMBxIwb+z3sf3P3Ak7fctWT+/JdbH5Pun18+aFC0bZvpfMBBbd8eL78cL7yQeuWViqOPajF90sjLzj/zpIITMp2Lw9fMi+besvC4KdOnZzoIAAAAANCAFAMAAAAAAI5QrY9ueWnxGZcWn7HuD28sXPz4f9750JNPbu3aJZVfUFFYGC1aZDofsIeqqnjjjSgpSawuTVRWJsaPHPTdr48/54xTmqT9rgcAAAAAAMUAAAAAAGi8zi++9BsXjj51cF6mg3C469e727yri//xa7MefWrV/EXL7vmvpx55pLxvn6qCwqrevSOZzHQ+OLJt3hyrV0dpaXrLlvJB+cddd8344imj27VplelcAAAAAAAcRhQDAAAAAKDRuu++B2ZMyFcMoJqSycS4EQPHjRj40+9cfv+SZ267++E77yxt1Sqdl1c+aFB06pTpfHCE2bYtyspidWlq/SsVHdsfXTz5tItnTijs1zPTuQAAAAAAOBwpBgAAAAAAsJejj8qdUzR2TtHYP7717h33L7/h9gduePbdTh3T+QXlgwZFbm6m80GjVlkZGzZEyarkunURkZw0YeiP/n7sl0cPSadTmY4GAAAAAMDhSzEAAAAAAIAD696l/dwrir7x1XOfXrH29nse/eV9j/3ud9t7nRAFhZV5eZGySxnq1TvvRElJlKxK/eX9ikH5PX7y7YkzJ592VMvmmc4FAAAAAEAWUAwAAAAAAOBgksnE8JP7Dz+5/7/9y2WLH37u1ruW3nPP881zknn9KgYMiO7dM50PstzHH8fatfHCC+k33yzv0rn15bPH/nXxGSf06JzpXAAAAAAAZBPFAAAAAAAAqiWnWdNpE4dPmzj8rU1bFtz72C9+9dubb97UqWM6r1/5wIFxzDGZzgdZpbw8XnklSkuT69ZVNc9pes7pwy744bixwwckEolMR6OxmXr2uC7dumU6BQAAAADQsBQDAAAAAAComS6d2s69omjuFUUrS9bPX/TIgnsfWb78oxOOTxQUVp54YjRpkul8cHjbuDFWrYq1a1Ifflh5yuA+P/vu+OIpo3Jb5GQ6F43Wnbd8/6M2J2U6BQAAAADQsBQDAAAAAACopcGFvQYX9vrBtRctXf78/EXLfr34mSUPJXr3qRwwoKpnz/Dcc9jT++/HmjVRUpLeuLG89/Gdrr50zIXTxh3XrWOmcwEAAAAA0BgoBgAAAABAo3X7ghuH9fUIahpcs6ZNJo0fOmn80Lff2XrX4iduuWvp/PkbWrdO9e9fMXhwtG6d6XyQUeXlUVYWpaWpP/yhMrdFsxlnj5p97pjhJ/fPdC4AAAAAABoVxQAAAAAAaLSmTp3UYusLmU7BEaRzhzZXXjz5yosnr3n59dsXPXrzwiVPPfVBj+7JgsKKgoJo2jTT+eDQ2rgxnn8+1qxOfvJp1ehh/f/la2dNPv2Upk38agYAAAAAgPrnp88AAAAAANSz/n16XHfNV/517gWPPV1y290PL3rwySVLKnv3riosrOrdO5LJTOeDhvTee1FaGqteTL+7ubzvCcf+09WnXzhtXMf2x2Q6FwAAAAAAjZliAAAAAAAADSKVSo4bMXDciIE//c4Vdy1+4pa7ltxxx8utj0n3zy8fNCjats10PqhXn3wSL70UpaWpV16paN+21cyzR10wbdxJBSdkOhcAAAAAAEcExQAAAAAAABrWMa1yLy0+49LiM15a/+adv1l+88IlTz65pWuXVH5BRWFhtGiR6XxQB1VV8cYbUVKSWF2aqKxMjB856LtfH3/OGac0SfsVDAAAAAAAh46fSgMAAAAAcIjk9eo67+rif/zarKdXrL39nkcX3PvoI8vKjz+hqrCwql+/SCYznQ9qYvPmWL06SkvSW7aWD8o/7rprxhdPGd2uTatM54J93XP/sgHjOxzbtWumgwAAAAAADUgxAAAAAACAQyqZTAw/uf/wk/v/8NqLf73k97fd/fCiRaWtWqXz8soHDozOnTOdDw5q27ZYsyZKS1Kv/7GiY/ujL5kx/qIZE/oc3yXTueBzzbxo7i0Lj5syfXqmgwAAAAAADUgxAAAAAACAzGh1VIs5RWPnFI3941vv3nH/8htuf+DGZ9/t1DGdX1A+aFDk5mY6H+yhsjI2bIiSVcm16yIRyUkThv5k3tgzx3wplfKqCwAAAAAAMk8xAAAAAAAarfOLL/3GhaNPHZyX6SDwBbp3aT/3iqK5VxStLFl/0y9/+8v7Hnv00U979kycdFJlXl6kUpnOx5HtnXeipCRKVqU++KBy6Em9f/rtCTMnn3ZUy+aZzgUAAAAAAJ9RDAAAAACARuu++x6YMSFfMYAsMriw142Ff/tv/3LZ4oefu/Wupffe+0JOs0Rev4oBA6J790yH4wjz8cexdm288Hz6zbfKu3RuffnssX9dfMYJPTpnOhcAAAAAAByAYgAAAAAAAIeXnGZNp00cPm3i8Lc2bVn04JP/8avf3nzzGx07pvv1Kx84MI45JtP5aNTKy+OVV6K0NLluXVWL5k0nTxh2wbRxY4cPSCQSmY4GAAAAAACfSzEAAAAAAIDDVJdOba+8ePKVF09eWbJ+/qJHFtz7yPLlH51wfKKgsLJfv2jaNNP5aFw2boxVq2LNmtRHH1aOGpb/jR+NO/fMv8ptkZPpXAAAAAAA8MUUAwAAAAAAONwNLuw1uLDXD669aOny5+cvWvbrxc8seSjRu0/lgAFVPXuGJ7lTF3/5S6xdGyWr0hvfLu9zQuf/79LRX5k+vkfXDpnOBQAAAAAANaAYAAAAAABAdmjWtMmk8UMnjR+69c/vL3rwqZ/NXzx//obWrVP9+1cMHhytW2c6H1mlvDzKyqK0NPWHP1S2bJFz3tmnzT53zPCT+2c6F9S/qWeP69KtW6ZTAAAAAAANSzEAAAAAAIAs0+aYoy4tPuPS4jPWvPz67YsevXnhkqee+qBH92RBYUV+fjRrlul8HN42boznn4/Vq5Offlo1elj/f/naWZNPP6VpE78xodG685bvf9TmpEynAAAAAAAalh9zAwAAAACQrfr36XHdNV/517kXPPZ0yW13P7zowScfeqiyT5+qwsKq3r0jmcx0Pg4n770XpaXx4ovpzZvL+55w7LyrT//K9HEd2h2T6VwAAAAAAFAPFAMAAAAAoNG6fcGNw/rmZDoFNLhUKjluxMBxIwb+9DtX3LX4iVvuWnLHHS8fc0w6P7980KBo2zbT+cioTz6Jl16K0tLUK69UtG/batbZoy6cPm5Q/gmZzgUAAAAAAPVJMQAAAAAAGq2pUye12PpCplPAoXNMq9xLi8+4tPiMl9a/eedvlt+8cMmTT27p2iWVX1BRWBgtWmQ6H4dQVVW88UaUlCRKSxNVlYnxI0/67tfHnXPGKU3SfjMCAAAAAEAj5MffAAAAAAA0Nnm9us67uvgfvzbr6RVrb7/n0QX3PvrIsvLjT4jCwsq8vEilMp2PhrR5c6xeHaUl6S1bywflH/f9a8YXTxndrk2rTOcCAAAAAIAGpBgAAAAAAEDjlEwmhp/cf/jJ/X947cW/XvL72+5+eNGi0lat0nl55QMHRufOmc5Hvdq2LdasidLS9IYN5Z07HnPJjHEXzZjQ5/gumc4FAAAAAACHgmIAAAAAAACNXKujWswpGjunaOwbG9/91a+X33D7Azc++26njun8gvJBgyI3N9P5qIPKytiwIUpWJdeui2QiOXH80J/809gzx3wplUpmOhoAAAAAABw6igEAAAAAABwpuh3bfu4VRf/78nMff3b1bXctu+uBJ5Yt+yTToairZCIx4pR+//GD06d+eVjL3OaZjgOHnXvuXzZgfIdju3bNdBAAAAAAoAEpBgAAAAAAcGRJJBKnnVJw2ikFP/3O5Y8+tWrbJ9sP2Ue/8vrb3/rerT/9zuUd2x1Tx1EPP/HCr+773S3/96q6p7rpl7/90+Y//8OVM+s+6pvfvaWg33HFU0bXfVT1nTywT4+uHQ7lJ0J2mXnR3FsWHjdl+vRMBwEAAAAAGpBiAAAAAAAAR6jcFjmTxg89lJ+4ouQP3/penDlmyPHdO9Vx1NY/v7/ogSenTRxe91TLnnghIupl1Pd/dnfeCV3rZRQAAAAAAFB9yUwHAAAAAAAayvnFl/5+5UuZTgEAAAAAAAA0LMUAAAAAAGi07rvvgTc2vpvpFAAAAAAAAEDDUgwAAAAAAAAAAAAAAIAsphgAAAAAAAAAAAAAAABZTDEAAAAAAAAAAAAAAACymGIAAAAAAAAANFpTzx7XpVu3TKcAAAAAABpWOtMBAAAAAAAAgIZy5y3f/6jNSZlOAQAAAAA0LMUAAAAAAGj8fr/ypTc2vrv/9WFD+nXt3M56660/lOsj4sFH/rtju2PqOP9/3vvggMNrkf/V1zf9afOf71r8RF3yWG+99Yf/egAAAACgEVMMAAAAAIBG67Y7fzlocN5HbTr/8Naf33ffA/svuH3BjVP7D9r/uvXWW99A67e1SkbE3/3DDXWf/5WLiqsSqY/a7HtLLfIve/LFiDjv8uvqkmfH+spUi+3NO+6Z6rD6+7fe+iNzfWWq+f5rAAAAAIBGJlFVVVX91dOmTYuIu++++3PHJRK3LFw4Zfr0eogGAAAAAACNywsrVoz+0pdefOWV444/vo6jbrnxxn/+1rc2bN1a91Rfu+yyDa+++uuHH677qFFDhowaN27eddd98VIAAAAAADhS3XfXXV8577yD7OT/wn37+0vWQy4AAAAAAAAAAAAAACBDFAMAAAAAAAAAAAAAACCLKQYAAAAAAAAAAAAAAEAWUwwAAAAAAAAAAAAAAIAsphgAAAAAAAAAAAAAAABZTDEAAAAAAAAAAAAAAACymGIAAAAAAAAAAAAAAABkMcUAAAAAAAAAAAAAAADIYooBAAAAAAAAAAAAAACQxRQDAAAAAAAAAAAAAAAgiykGAAAAAAAAAAAAAABAFlMMAAAAAAAAAAAAAACALKYYAAAAAAAAAAAAAAAAWUwxAAAAAAAAAAAAAAAAsphiAAAAAAAAAAAAAAAAZDHFAAAAAAAAAAAAAAAAyGKKAQAAAAAAAAAAAAAAkMUUAwAAAAAAAAAAAAAAIIspBgAAAAAAAAAAAAAAQBZTDAAAAAAAAAAAAAAAgCymGAAAAAAAAAAAAAAAAFksnekAAAAAAADQaH3yySd33Hbb7tM3Xn89Iu6588627drtuJJMJs+/6KJk8ouf4/P2W28tefDB3ae/f+KJTz/55Nabbtp9pW27dpOmTq1OqtIXX1z53HO7T19et27z5s17jurbr9+pI0ZUZ9Tvli3b8Oqru0+3bN5c+uKLe446dcSIvv36VWcUAAAAAABQa4oBAAAAAADQUJo1a3bjT37y0tq1qXQ6IqKqKpVKfe+f/ikSiYioKC8/dcSIOZdcUp1RLY86au7f/d327duTqdSOUVVVVV//X/9rx1fLt2//m6uvrmYx4OOPP/7aZZelUqnEjkJCVVVVxI5RVZWVFRUVNy1YcGr1vsGXX3rpf//t36bT6R3fUVVV1dtvvbX80Ud3j3pu3brqTQIAAAAAAGrvix9BBAAAAAAA1Nr0889PpdPl27eXb99eXl5eUVFRXl6+4zSZTE4vLq7mnKNatZpw1lnJVGqvUTuOt2+PiGmzZlVz1Mmnntq1e/fPbi8vr9gVqaKiolmzZmdNnlzNUVPPOy+ZSu3+jirKy3cfV1ZW9i8o6JOXV81RAAAAAABArSkGAAAAAABAA5o2a1ZFefnnffXsc8+t/qjpxcWfN6pbjx4DBw+u/qjzzj+/SZMm+19Pp9NnnXNObsuW1ZzTrn37EaNGpXa8xGBvqXR65gUXVD8SAAAAAABQa4oBAAAAAADQgLp2737Sl76UTO77A/lUKjVmwoQ2bdtWf9SEs85qkZu7//UmTZsWX3hhjVJNP//87du373+9oqKi+i8x2GHG7NlVVVUHGFVePvW882o0CgAAAAAAqB3FAAAAAAAAaFgz5sxJJBL7XKyqqjpv9uwazWnWrNk5RUVNmjbd5/r2Tz+dUsMt+H379eudl7f/9dyWLcecfnqNRk2aOjWdTu9zMZlMnnzqqcd27VqjUQAAAAAAQO0oBgAAAAAAQMOaMn36/k/Ub9KkyZcnTarpqKJZs7Z/+umeVxKJRP/Cwr79+tV01Mw5c9JNmuwT6dwZM5ruVzw4uJZHHXX6xIn7jEokEjPmzKlpJAAAAAAAoHYUAwAAAAAAoGG1a99+xKhRyVRq95V0Oj1xypTcli1rOmrkmDFt2rbd80oqnZ5Zqy3404uLK8rL97yyffv2abNm1cuoiJhcVFSLUQAAAAAAQC0oBgAAAAAAQIObMXt2VH322oCKioppxcW1mJNKpaYXFzfZ46H+FeXlU887rxajunbvPmjIkGTys98UtGvf/tQRI2oxasJZZ7XIzd0z5Ojx4/cpMAAAAAAAAA1HMQAAAAAAABrcpKlT0+n07tPcli3HTJhQu1Hnzpy5/dNPdxwnk8mhw4Yd27Vr7UbNmDMnkUjsOG7atOmMOXNSe7zWoPqaNWt2TlHR7rpCVVXVebNn1y4SAAAAAABQC4oBAAAAAADQ4FoeddTpEyfu6AY0adLk3Bkzmu7x1P8a+dIpp3Tr3n3HcSKRmDFnTq1TTT3vvN1vMfj000+LZs6s9aiiWbN21xWaNGly5tln13oUAAAAAABQU4oBAAAAAABwKEwvLq6oqIiI7du3T5s1q06jzj+/SZMmO47PPvfcWs9p1779iFGjdrwloFuPHgMHD671qJFjxrRp2zYi0un0Weeck9uyZa1HAQAAAAAANaUYAAAAAAAAh8L4M89s3qJFRLTv0GHYyJF1GVU0c+b27dsTicSYCRN2bMevtRmzZ1dVVaWbNCm+8MK6zEmlUtOLi9PpdEVFRR1rDwAAAAAAQE0pBgAAAAAAwKGQk5NzTlFRRJw3e3YyWaefz/fLz++dl1dVVXXe7Nl1TDVp6tR0Ol2+ffuU886r46hzZ84sLy/Pbdly7Bln1HEUAAAAAABQI+lMBwAAAAAAgMPdMYlEPU779x/96N9/9KN6GXXJrFmX1NPj+YeeeGK9zPng/fc7NGtWL6NuWbhwyvTp9TIKAAAAAAAaN8UAAAAAAACojlkRhXUeUhlxY8Tl9RAn/hzxUMSM+hi1OuJ/IkbUx6glEb0jjq+PUd+sjyEAAAAAAHBEUAwAAAAAAIDqKIwYXx9z8iO61MeciBhWT6NOi3gvon19jMqP6BiRrI9RigEAAAAAAFBdigEAAAAAAHAo1VcroB5HNa2nVkBEdK6nOQAAAAAAQA3UyzN7AAAAAAAAAAAAAACAzFAMAAAAAAAAAAAAAACALKYYAAAAAAAAAAAAAAAAWUwxAAAAAAAAAAAAAAAAsphiAAAAAAAAAAAAAAAAZDHFAAAAAAAAAAAAAAAAyGKKAQAAAAAAAAAAAAAAkMUUAwAAAAAAAAAAAAAAIIspBgAAAAAAAAAAAAAAQBZTDAAAAAAAAAAAAAAAgCymGAAAAAAAAAAAAAAAAFlMMQAAAAAAAAAAAAAAALKYYgAAAAAAAAAAAAAAAGQxxQAAAAAAAGC3n0f8PNMZAAAAAACAmklnOgAAAAAAAHDY+iDitIiVdRvyeMR9ERExJWJkPYQCAAAAAAD2phgAAAAAAADsdvnep8/XeeCSiIcivh0RET+N2BIxpc4zAQAAAACAvSgGAAAAAAAAB/TBrif919qmiGsibo1oGRER50bMjOgf0afu4QAAAAAAgN2SmQ4AAAAAAACNwNaIJRFXRUTE4xGDI74XsSkiIpbsfbrnLQsiBkdcFfHftR2yv00Rg3f9WbD36eCI2PWhgyPWRjwecVXEBxHfi/j53gEi4vaIxyNij3sPGPsgVkVERPtdp+0iImLNF90FAAAAAADUjGIAAAAAAADU3bcjrol4POLliJERt0YsirglojTi9IgHd53utjXi2xHtI1ZGzIr4asTLNR9yQJ0iHtx1fH5Ep4iVESMjIuLhXRd3HP9HxFURj0e8FnFuxJ/3CLDD5bsOVkas/PzYB/H8rkg7tImIPeYDAAAAAAD1QzEAAAAAAADq7vpdB30iIqIgIiIW7TrotOt0t/+OeDzi9IiI+FJERDxS8yGfp1PEtRGx3679tyIi4vWIqyLa7PFxPSP6RHxrjyuf54CxD+KAaRUDAAAAAACgnikGAAAAAADAofdQREQM3vUnIn5Rr/NPioiI5yIi4vWIDhER8eSu0wF7L25Z7bENHRsAAAAAAKiNdKYDAAAAAADAEWjHU/NXNtj8HhFFEddHnBPxUsS5ERHxi4jZEU9FXFbbsTWNPfJA7wcoqu2nAwAAAAAAB+aNAQAAAAAAkCmvN+Twv4qIiHURD0X02XX6VEREtKnb5OrHHhkREVt3nW6KiIi8un06AAAAAACwL8UAAAAAAAA49K6NiIj/ivggIiK2Riyo7484KSIivrprd/6O02t2HdROTWOfGhERb+06fXePiwAAAAAAQL1RDAAAAAAAgLrb/VD8D/Y+3Xqg04g4LSIifhFxWsTgiPER42o+5OBaRlwVERH9d51eEhF7PLB//zn7f8TuR/4v+PzYB9Ep4tqIByI+iPgg4oGIayM6VS8/AAAAAABQXYoBAAAAAABQd+N3HZy29+n4A51GRJuIB3ft1C+KeDCiU82HfKGTI0ZG9Nl1OjwiInrsN+eq/a7sPrg8IiIWRpz5+bEPbkrEX0WcFvEPEeMiplQ7PAAAAAAAUF3pTAcAAAAAAIBGYGVNTnfoFHH5rp33tR5ycH0irt/jtGDvIfsP3P9Kn/0u7h/7C42sVXgAAAAAAKC6vDEAAAAAAAAAAAAAAACymGIAAAAAAAAAAAAAAABksXSmAwAAAAAAALUw+KBfXXmIUkQcTkkAAAAAAOAIpRgAAAAAAADZ6PDZcH/4JAEAAAAAgCNUMtMBAAAAAAAAAAAAAACA2lMMAAAAAAAAAAAAAACALKYYAAAAAAAAAAAAAAAAWUwxAAAAAAAAAAAAAAAAsphiAAAAAAAAAAAAAAAAZDHFAAAAAAAAAAAAAAAAyGKKAQAAAAAAAAAAAAAAkMUUAwAAAAAAAAAAAAAAIIspBgAAAAAAAAAAAAAAQBZTDAAAAAAAAAAAAAAAgCymGAAAAAAAAAAAAAAAAFlMMQAAAAAAAAAAAAAAALKYYgAAAAAAAAAAAAAAAGSxdKYDAAAAAABAVvhmxDcznQEAAAAAAOAAFAMAAAAAAOAL3LJwYaYjHImGDhuW6QgAAAAAAJAdFAMAAAAAAOALTJk+PdMRAAAAAAAAPlcy0wEAAAAAAAAAAAAAAIDaUwwAAAAAAAAAAAAAAIAsphgAAAAAAAAAAAAAAABZTDEAAAAAAAAAAAAAAACymGIAAAAAAAAAAAAAAABkMcUAAAAAAAAAAAAAAADIYooBAAAAAAAAAAAAAACQxdL1PvG53/++3mcCAAAAAAAAAAAAAEAj0BBb7uu/GPDzH//45z/+cb2PBQAAAAAAAAAAAAAA9lfPxYCqqqr6HQgAAAAAAAAAAAAAABxEMtMBAAAAAAAAAAAAAACA2lMMAAAAAAAAAAAAAACALKYYAAAAAAAAAAAAAAAAWUwxAAAAAAAAAAAAAAAAsphiAAAAAAAAAAAAAAAAZDHFAAAAAAAAAAAAAAAAyGKKAQAAAAAAAAAAAAAAkMUUAwAAAAAAAAAAAAAAIIula3rDM888M23atIaIAgAAAAAAAAAAAAAAR7hnnnnmlFNOqdEtNSsGnHrqqTVaDwAAAAAAAAAAAAAAVN8pp5xS0637iaqqqgZKAwAAAAAAAAAAAAAANLRkpgMAAAAAAAAAAAAAAAC1pxgAAAAAAAAAAAAAAABZTDEAAAAAAAAAAAAAAACymGIAAAAAAAAAAAAAAABkMcUAAAAAAAAAAAAAAADIYooBAAAAAAAAAAAAAACQxRQDAAAAAAAAAAAAAAAgiykGAAAAAAAAAAAAAABAFlMMAAAAAAAAAAAAAACALKYYAAAAAAAAAAAAAAAAWUwxAAAAAAAAAAAAAAAAsphiAAAAAAAAAAAAAAAAZDHFAAAAAAAAAAAAAAAAyGKKAQAAAAAAAAAAAAAAkMX+H6s9EoLf6OkUAAAAAElFTkSuQmCC\n",
      "text/plain": [
       "<IPython.core.display.Image object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# create network visualisation\n",
    "net.visualise(\"optimised.png\", mode=\"png\")\n",
    "\n",
    "# display to jupyter notebook\n",
    "im = Image('optimised.png')\n",
    "display(im)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4f62a1c4",
   "metadata": {},
   "source": [
    "Once we are happy with the design, we can now generate the hardware using the [fpgaconvnet-hls](github.com/AlexMontgomerie/fpgaconvnet-hls) project. This part of the tool acts as a backend for modelling, implementing the hardware building blocks. To start with, we can instantiate the HLS code generator for this hardware configuration, and generate all the HLS hardware."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "24c3a7ec",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "\n",
    "from fpgaconvnet.hls.generate.network import GenerateNetwork\n",
    "\n",
    "# create instance of the network\n",
    "gen_net = GenerateNetwork(\"single_layer\", \"outputs/single_layer_opt.json\", \"models/single_layer.onnx\")\n",
    "\n",
    "# generate hardware and create HLS project\n",
    "gen_net.create_partition_project(0)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6e9044c8",
   "metadata": {},
   "source": [
    "For the hardware, we will need to generate a test input for the hardware, as well as a golden output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "33ebc477",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "image/jpeg": "/9j/4AAQSkZJRgABAQAAAQABAAD/2wBDAAgGBgcGBQgHBwcJCQgKDBQNDAsLDBkSEw8UHRofHh0aHBwgJC4nICIsIxwcKDcpLDAxNDQ0Hyc5PTgyPC4zNDL/wAALCAAcABwBAREA/8QAHwAAAQUBAQEBAQEAAAAAAAAAAAECAwQFBgcICQoL/8QAtRAAAgEDAwIEAwUFBAQAAAF9AQIDAAQRBRIhMUEGE1FhByJxFDKBkaEII0KxwRVS0fAkM2JyggkKFhcYGRolJicoKSo0NTY3ODk6Q0RFRkdISUpTVFVWV1hZWmNkZWZnaGlqc3R1dnd4eXqDhIWGh4iJipKTlJWWl5iZmqKjpKWmp6ipqrKztLW2t7i5usLDxMXGx8jJytLT1NXW19jZ2uHi4+Tl5ufo6erx8vP09fb3+Pn6/9oACAEBAAA/APn+vTPDHwP8TeJ9DtdXiuLCzt7kbo0uWcOU7NgKRgjkc81i+O/hvrPgW8xco1zp7ELHfIm1HYqCRjJIPUc9cHFcbSgEnABJ9BXaafH8Rrrw3NpdjBrkmjohLQLE/l7c5OOPUHgV6Fcw3um/sxXNt4hZo7qW5X7FDdLtlRfOU7QG5zgSH/dPpXhFel/Bzxj4a8H6vfzeILZy86ILe6WLzPI27i3HUZ+XkA9PQ16Pc/Hfw7pM91LaXusa20wDRxSQRQww9eAdob35DfWuNg+Ny67Dfab430SDUNLuQxjW2UK8BwcAZPPOPmyCOvPSvH6KKKK//9k=\n",
      "text/plain": [
       "<IPython.core.display.Image object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import numpy as np\n",
    "import PIL\n",
    "import requests\n",
    "\n",
    "# # download test mnist data\n",
    "# img_data = requests.get(\"https://storage.googleapis.com/kagglesdsdata/datasets/1272/2280/testSample/testSample/img_1.jpg?X-Goog-Algorithm=GOOG4-RSA-SHA256&X-Goog-Credential=databundle-worker-v2%40kaggle-161607.iam.gserviceaccount.com%2F20221109%2Fauto%2Fstorage%2Fgoog4_request&X-Goog-Date=20221109T152127Z&X-Goog-Expires=345600&X-Goog-SignedHeaders=host&X-Goog-Signature=b24923ea6357bd171c890de37ce2f542e285977c505b1be8b550f64e5e69d4828d821880879cd61f5053e07f3784f5a317e900c11bbf458da2be2b16aec78f455046184b0f757fdcd63133ae67adbaf0746005c8fd24d5968519e9a39e0b2b4b59ced37fc6338076a5f7dc48a94e425d9cda00b00be1b2585d1fc37119ff0d2510143fc1b37e51e05a8876bb3a350157cdb9c775daa6cc7e78eab455b4521afe96f1b374a43288385426b4eacdd0e135fe279156ee23c444e6adfdd35666dbb443f4182953d5fd1d632251a2e6779093660eaed9f8cf64c812c5d92e7368dbb1fd7608a27037d737b761baea34a350c90a24f2f4349ab1c68044098708786103\").content\n",
    "# with open('mnist_example.jpg', 'wb') as handler:\n",
    "#     handler.write(img_data)\n",
    "\n",
    "# show test image\n",
    "im = Image('mnist_example.jpg')\n",
    "display(im)\n",
    "\n",
    "# load test data\n",
    "input_image = PIL.Image.open(\"mnist_example.jpg\") # load file\n",
    "input_image = np.array(input_image, dtype=np.float32) # convert to numpy\n",
    "input_image = np.expand_dims(input_image, axis=0) # add channel dimension\n",
    "input_image = input_image/np.linalg.norm(input_image) # normalise\n",
    "input_image = np.stack([input_image for _ in range(1)], axis=0 ) # duplicate across batch size"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2ce97388",
   "metadata": {},
   "source": [
    "Next we can test the hardware. First let's run C-Simulation, which is just a functional check of the generated hardware. To do so, we need to create a test image."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "3bdce14f",
   "metadata": {},
   "outputs": [],
   "source": [
    "# run the partition's testbench\n",
    "gen_net.run_testbench(0, input_image)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "79c678f5",
   "metadata": {},
   "source": [
    "After the C-based simulation passes, the hardware can be generated. C-SYNTHESIS is the process of converting the high-level C description to RTL. We will generate the hardware for the single partition based on the `outputs/single_layer_opt.json` configuration.\n",
    "\n",
    "It's encouraged to look through the HLS log to make sure there are no issues with pipelining or predicted timing."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "68483e59",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'alex' on host 'calliope' (Linux_x86_64 version 5.4.0-122-generic) on Fri Aug 19 19:54:15 BST 2022\n",
      "INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/alex/fpgaconvnet-tutorial'\n",
      "Sourcing Tcl script '/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/scripts/hls/run_csynth.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/alex/fpgaconvnet-tutorial/partition_0'.\n",
      "INFO: [HLS 200-10] Opening solution '/home/alex/fpgaconvnet-tutorial/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z045-ffg900-2'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_single_layer_conv1_Relu.cpp' ... \n",
      "WARNING: [HLS 200-40] In file included from partition_0/src/squeeze_single_layer_conv1_Relu.cpp:1:\n",
      "In file included from partition_0/src/squeeze_single_layer_conv1_Relu.cpp:1:\n",
      "In file included from partition_0/include/squeeze_single_layer_conv1_Relu.hpp:4:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/common.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/system.hpp:4:\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                                                                                                        ^~\n",
      "                                                                                                                                                                                                                                                                                                                                                        =\n",
      "1 warning generated.\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_vgg16_fpgaconvnet_conv1_Relu.cpp' ... \n",
      "WARNING: [HLS 200-40] In file included from partition_0/src/squeeze_vgg16_fpgaconvnet_conv1_Relu.cpp:1:\n",
      "In file included from partition_0/src/squeeze_vgg16_fpgaconvnet_conv1_Relu.cpp:1:\n",
      "In file included from partition_0/include/squeeze_vgg16_fpgaconvnet_conv1_Relu.hpp:4:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/common.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/system.hpp:4:\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                                                                                                        ^~\n",
      "                                                                                                                                                                                                                                                                                                                                                        =\n",
      "1 warning generated.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_conv1_Conv2D.cpp' ... \n",
      "WARNING: [HLS 200-40] In file included from partition_0/src/single_layer_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/src/single_layer_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/include/single_layer_conv1_Conv2D.hpp:4:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/common.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/system.hpp:4:\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                                                                                                        ^~\n",
      "                                                                                                                                                                                                                                                                                                                                                        =\n",
      "In file included from partition_0/src/single_layer_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/src/single_layer_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/include/single_layer_conv1_Conv2D.hpp:4:\n",
      "/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:293:35: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]\n",
      "                    if( row_index < pad_bottom ) {\n",
      "                        ~~~~~~~~~ ^ ~~~~~~~~~~\n",
      "/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:608:2: note: in instantiation of function template specialization 'sliding_window_line_shift<1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed<16, 8, 0, 3, 0> >' requested here\n",
      " sliding_window_line_shift<\n",
      " ^\n",
      "partition_0/src/single_layer_conv1_Conv2D.cpp:10:2: note: in instantiation of function template specialization 'sliding_window<1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed<16, 8, 0, 3, 0> >' requested here\n",
      " sliding_window<\n",
      " ^\n",
      "In file included from partition_0/src/single_layer_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/src/single_layer_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/include/single_layer_conv1_Conv2D.hpp:4:\n",
      "/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:299:41: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]\n",
      "                    else if ( col_index < pad_left ) {\n",
      "                              ~~~~~~~~~ ^ ~~~~~~~~\n",
      "3 warnings generated.\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_conv1_Conv2D.cpp:221:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/single_layer_conv1_Conv2D.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/vgg16_fpgaconvnet_conv1_Conv2D.cpp' ... \n",
      "WARNING: [HLS 200-40] In file included from partition_0/src/vgg16_fpgaconvnet_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/src/vgg16_fpgaconvnet_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/include/vgg16_fpgaconvnet_conv1_Conv2D.hpp:4:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/common.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/system.hpp:4:\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                                                                                                        ^~\n",
      "                                                                                                                                                                                                                                                                                                                                                        =\n",
      "In file included from partition_0/src/vgg16_fpgaconvnet_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/src/vgg16_fpgaconvnet_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/include/vgg16_fpgaconvnet_conv1_Conv2D.hpp:4:\n",
      "/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:293:35: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]\n",
      "                    if( row_index < pad_bottom ) {\n",
      "                        ~~~~~~~~~ ^ ~~~~~~~~~~\n",
      "/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:608:2: note: in instantiation of function template specialization 'sliding_window_line_shift<1, 28, 28, 1, 0, 0, 0, 0, 5, 5, ap_fixed<16, 8, 0, 3, 0> >' requested here\n",
      " sliding_window_line_shift<\n",
      " ^\n",
      "partition_0/src/vgg16_fpgaconvnet_conv1_Conv2D.cpp:10:2: note: in instantiation of function template specialization 'sliding_window<1, 28, 28, 1, 0, 0, 0, 0, 1, 1, 5, 5, ap_fixed<16, 8, 0, 3, 0> >' requested here\n",
      " sliding_window<\n",
      " ^\n",
      "In file included from partition_0/src/vgg16_fpgaconvnet_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/src/vgg16_fpgaconvnet_conv1_Conv2D.cpp:1:\n",
      "In file included from partition_0/include/vgg16_fpgaconvnet_conv1_Conv2D.hpp:4:\n",
      "/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:299:41: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]\n",
      "                    else if ( col_index < pad_left ) {\n",
      "                              ~~~~~~~~~ ^ ~~~~~~~~\n",
      "3 warnings generated.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/vgg16_fpgaconvnet_conv1_Conv2D.cpp:221:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/vgg16_fpgaconvnet_conv1_Conv2D.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_conv1_Relu.cpp' ... \n",
      "WARNING: [HLS 200-40] In file included from partition_0/src/single_layer_conv1_Relu.cpp:1:\n",
      "In file included from partition_0/src/single_layer_conv1_Relu.cpp:1:\n",
      "In file included from partition_0/include/single_layer_conv1_Relu.hpp:4:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/common.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/system.hpp:4:\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                                                                                                        ^~\n",
      "                                                                                                                                                                                                                                                                                                                                                        =\n",
      "1 warning generated.\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_conv1_Relu.cpp:38:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/single_layer_conv1_Relu.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/vgg16_fpgaconvnet_conv1_Relu.cpp' ... \n",
      "WARNING: [HLS 200-40] In file included from partition_0/src/vgg16_fpgaconvnet_conv1_Relu.cpp:1:\n",
      "In file included from partition_0/src/vgg16_fpgaconvnet_conv1_Relu.cpp:1:\n",
      "In file included from partition_0/include/vgg16_fpgaconvnet_conv1_Relu.hpp:4:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/common.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/system.hpp:4:\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                                                                                                        ^~\n",
      "                                                                                                                                                                                                                                                                                                                                                        =\n",
      "1 warning generated.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/vgg16_fpgaconvnet_conv1_Relu.cpp:38:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/vgg16_fpgaconvnet_conv1_Relu.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_top.cpp' ... \n",
      "WARNING: [HLS 200-40] In file included from partition_0/src/single_layer_top.cpp:1:\n",
      "In file included from partition_0/src/single_layer_top.cpp:1:\n",
      "In file included from partition_0/include/single_layer_top.hpp:4:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/common.hpp:21:\n",
      "In file included from /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/system.hpp:4:\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~\n",
      "/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment\n",
      "  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);\n",
      "                                                                                                                                                                                                                                                                                                                                                        ^~\n",
      "                                                                                                                                                                                                                                                                                                                                                        =\n",
      "1 warning generated.\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:101:31\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_top.cpp:155:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file partition_0/src/single_layer_top.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:43 ; elapsed = 00:03:51 . Memory (MB): peak = 902.188 ; gain = 200.906 ; free physical = 1668 ; free virtual = 13934\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:43 ; elapsed = 00:03:51 . Memory (MB): peak = 902.188 ; gain = 200.906 ; free physical = 1668 ; free virtual = 13934\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'single_layer_conv1_Conv2D_coarse_in_loop' (partition_0/src/single_layer_conv1_Conv2D.cpp:221) in function 'single_layer_conv1_Conv2D(ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [8][2][5][5], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_group_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/glue.hpp:49) in function 'void glue_inner<1u, 8u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >(hls::stream<FORWARD_REFERENCE> (*) [FORWARD_REFERENCE], hls::stream<FORWARD_REFERENCE>*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_in_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/glue.hpp:51) in function 'void glue_inner<1u, 8u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >(hls::stream<FORWARD_REFERENCE> (*) [FORWARD_REFERENCE], hls::stream<FORWARD_REFERENCE>*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'conv_intr_inner<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' into 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:237).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:46 ; elapsed = 00:03:54 . Memory (MB): peak = 974.266 ; gain = 272.984 ; free physical = 1525 ; free virtual = 13759\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:52: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:47 ; elapsed = 00:03:55 . Memory (MB): peak = 1101.117 ; gain = 399.836 ; free physical = 1395 ; free virtual = 13626\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'port_write_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:73) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel_out_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:218) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel_in_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:57) in function 'squeeze_in<1u, 24u, 24u, 16u, 2u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:721) in function 'conv_mul<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_loop_cols' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:282) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'acc_pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:780) in function 'conv_acc<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:234) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:141) in function 'fork<1u, 24u, 24u, 1u, 8u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'out_loop_cols' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:421) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [HLS 200-489] Unrolling loop 'memset_port_cache' in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' completely with a factor of 0.\n",
      "INFO: [HLS 200-489] Unrolling loop 'streams_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:67) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:221) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:60) in function 'squeeze_in<1u, 24u, 24u, 16u, 2u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (partition_0/src/single_layer_conv1_Relu.cpp:38) in function 'single_layer_conv1_Relu' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'single_layer_conv1_Conv2D_coarse_out_loop' (partition_0/src/single_layer_conv1_Conv2D.cpp:229) in function 'single_layer_conv1_Conv2D' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'mul_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:723) in function 'conv_mul<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 25.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_out_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/glue.hpp:50) in function 'glue_inner<1u, 8u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:335) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:336) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:342) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:351) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:352) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:359) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:364) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5.1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:365) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'acc_fine_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:783) in function 'conv_acc<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 25.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k2_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:70) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k1_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:71) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k1_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:143) in function 'fork<1u, 24u, 24u, 1u, 8u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k2_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:144) in function 'fork<1u, 24u, 24u, 1u, 8u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:145) in function 'fork<1u, 24u, 24u, 1u, 8u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 8.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:426) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:427) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [XFORM 203-102] Partitioning array 'port_cache' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:65) automatically.\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'wr.V.V' (partition_0/src/single_layer_top.cpp:25) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in.V.V' (partition_0/src/single_layer_top.cpp:69) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'single_layer_conv1_Conv2D_single_layer_conv1_Relu.V.V' (partition_0/src/single_layer_top.cpp:74) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'single_layer_conv1_Relu_squeeze_single_layer_conv1_Relu.V.V' (partition_0/src/single_layer_top.cpp:79) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out.V.V' (partition_0/src/single_layer_top.cpp:84) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'fork_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_out.V.V' (partition_0/src/single_layer_conv1_Conv2D.cpp:205) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_stream' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_stream' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'acc_stream' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer' .\n",
      "INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_wr' (partition_0/src/single_layer_top.cpp:123) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_in' (partition_0/src/single_layer_top.cpp:125) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_out' (partition_0/src/single_layer_top.cpp:126) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'wr.V.V' (partition_0/src/single_layer_top.cpp:25) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'port_cache' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'single_layer_conv1_Conv2D_weights.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in.V.V' (partition_0/src/single_layer_top.cpp:69) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'single_layer_conv1_Conv2D_single_layer_conv1_Relu.V.V' (partition_0/src/single_layer_top.cpp:74) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'single_layer_conv1_Relu_squeeze_single_layer_conv1_Relu.V.V' (partition_0/src/single_layer_top.cpp:79) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out.V.V' (partition_0/src/single_layer_top.cpp:84) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/single_layer_conv1_Conv2D.cpp:205) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_stream'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'weight_stream'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc_stream'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/glue.hpp:45) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'port_cache' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'single_layer_conv1_Conv2D_weights.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/single_layer_conv1_Conv2D.cpp:205) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'single_layer_conv1_Conv2D_weights.V'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'single_layer_conv1_Conv2D_weights.V'  in dimension 5 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 4 completely.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][3][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][3][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][3][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][3][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][3][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][4][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][4][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][4][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][4][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][4][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv155'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][3][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][3][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][3][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][3][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][3][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][4][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][4][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][4][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][4][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][4][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv156'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][3][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][3][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][3][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][3][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][3][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][4][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][4][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][4][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][4][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][4][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv157'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][3][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][3][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][3][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][3][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][3][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][4][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][4][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][4][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][4][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][4][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv158'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][0][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][0][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][0][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][0][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][0][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][1][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][1][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][1][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][1][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][1][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][2][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][2][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][2][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][2][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][2][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][3][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][3][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][3][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][3][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][3][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][4][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][4][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][4][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][4][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[4][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[4][4][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv159'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][0][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][0][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][0][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][0][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][0][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][1][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][1][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][1][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][1][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][1][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][2][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][2][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][2][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][2][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][2][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][3][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][3][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][3][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][3][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][3][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][4][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][4][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][4][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][4][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[5][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[5][4][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv160'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][0][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][0][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][0][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][0][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][0][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][1][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][1][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][1][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][1][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][1][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][2][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][2][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][2][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][2][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][2][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][3][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][3][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][3][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][3][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][3][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][4][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][4][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][4][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][4][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[6][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[6][4][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv161'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][0][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][0][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][0][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][0][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][0][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][1][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][1][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][1][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][1][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][1][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][2][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][2][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][2][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][2][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][2][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][3][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][3][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][3][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][3][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][3][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][4][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][4][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][4][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][4][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][4][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): \n",
      "\t 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_mul<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_acc<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'single_layer_conv1_Conv2D', detected/extracted 11 process function(s): \n",
      "\t 'single_layer_conv1_Conv2D_sliding_window153'\n",
      "\t 'single_layer_conv1_Conv2D_fork154'\n",
      "\t 'single_layer_conv1_Conv2D_conv155'\n",
      "\t 'single_layer_conv1_Conv2D_conv156'\n",
      "\t 'single_layer_conv1_Conv2D_conv157'\n",
      "\t 'single_layer_conv1_Conv2D_conv158'\n",
      "\t 'single_layer_conv1_Conv2D_conv159'\n",
      "\t 'single_layer_conv1_Conv2D_conv160'\n",
      "\t 'single_layer_conv1_Conv2D_conv161'\n",
      "\t 'single_layer_conv1_Conv2D_conv162'\n",
      "\t 'single_layer_conv1_Conv2D_glue'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'single_layer_conv1_Relu', detected/extracted 8 process function(s): \n",
      "\t 'single_layer_conv1_Relu_relu163'\n",
      "\t 'single_layer_conv1_Relu_relu164'\n",
      "\t 'single_layer_conv1_Relu_relu165'\n",
      "\t 'single_layer_conv1_Relu_relu166'\n",
      "\t 'single_layer_conv1_Relu_relu167'\n",
      "\t 'single_layer_conv1_Relu_relu168'\n",
      "\t 'single_layer_conv1_Relu_relu169'\n",
      "\t 'single_layer_conv1_Relu_relu170'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze_spatial<1u, 24u, 24u, 16u, 8u, 4u, 2u, 2u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'squeeze_in<1u, 24u, 24u, 16u, 2u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'squeeze_out<1u, 24u, 24u, 16u, 4u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze_single_layer_conv1_Relu', detected/extracted 1 process function(s): \n",
      "\t 'squeeze_spatial<1u, 24u, 24u, 16u, 8u, 4u, 2u, 2u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'process', detected/extracted 5 process function(s): \n",
      "\t 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>327'\n",
      "\t 'single_layer_conv1_Conv2D'\n",
      "\t 'single_layer_conv1_Relu'\n",
      "\t 'squeeze_single_layer_conv1_Relu'\n",
      "\t 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'reload_weights', detected/extracted 2 process function(s): \n",
      "\t 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'\n",
      "\t 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'fpgaconvnet_ip', detected/extracted 1 process function(s): \n",
      "\t 'Block__proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:52:12) to (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:52:12) in function 'relu<1u, 24u, 24u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:780:129)...24 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:37 ; elapsed = 00:04:45 . Memory (MB): peak = 1326.262 ; gain = 624.980 ; free physical = 1251 ; free virtual = 13450\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'kernel_1_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/wr.hpp:55:100) in function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'filter_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/wr.hpp:54:100) in function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'coarse_out_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/wr.hpp:53:115) in function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'dim_out_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:216:103) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'dim_in_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:55:102) in function 'squeeze_in<1u, 24u, 24u, 16u, 2u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'out_loop_rows' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:420:101) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'in_loop_rows' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:281:100) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:62:90) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >343'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >341'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >339'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >337'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >335'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >333'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >331'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'weights_reloading' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/wr.hpp:52:61)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_spatial<1u, 24u, 24u, 16u, 8u, 4u, 2u, 2u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_spatial' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:368:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_single_layer_conv1_Relu' to 'squeeze_single_layer' (partition_0/src/squeeze_single_layer_conv1_Relu.cpp:18:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 24u, 24u, 16u, 4u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:216:49)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 24u, 24u, 16u, 2u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:55:48)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:419:33)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267:29)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:595:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu170' to 'single_layer_conv1_R.8' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu169' to 'single_layer_conv1_R.1.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu168' to 'single_layer_conv1_R.2.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu167' to 'single_layer_conv1_R.3.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu166' to 'single_layer_conv1_R.4.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu165' to 'single_layer_conv1_R.5.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu164' to 'single_layer_conv1_R.6.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu163' to 'single_layer_conv1_R.7.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu' to 'single_layer_conv1_R.8.1' (partition_0/src/single_layer_conv1_Relu.cpp:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_sliding_window153' to 'single_layer_conv1_C.208' (partition_0/src/single_layer_conv1_Conv2D.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_glue' to 'single_layer_conv1_C.1.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:132:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_fork154' to 'single_layer_conv1_C.2.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:40:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv162' to 'single_layer_conv1_C.3.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv161' to 'single_layer_conv1_C.4.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv160' to 'single_layer_conv1_C.5.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv159' to 'single_layer_conv1_C.6.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv158' to 'single_layer_conv1_C.7.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv157' to 'single_layer_conv1_C.8.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv156' to 'single_layer_conv1_C.9.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv155' to 'single_layer_conv1_C.10.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D' to 'single_layer_conv1_C.11.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:188:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'relu<1u, 24u, 24u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'relu' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:49:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' to 'mem_write' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:37:40)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>327' to 'mem_read327' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' to 'mem_read' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)\n",
      "WARNING: [XFORM 203-631] Renaming function 'glue_inner<1u, 8u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue_inner' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/glue.hpp:54:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'glue<1u, 24u, 24u, 16u, 1u, 8u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/glue.hpp:99:98)\n",
      "WARNING: [XFORM 203-631] Renaming function 'fork<1u, 24u, 24u, 1u, 8u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136:24)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:721:138)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >343' to 'conv_intr343' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >341' to 'conv_intr341' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >339' to 'conv_intr339' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >337' to 'conv_intr337' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >335' to 'conv_intr335' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >333' to 'conv_intr333' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >331' to 'conv_intr331' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:780:129)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >342' to 'conv342' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >340' to 'conv340' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >338' to 'conv338' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >336' to 'conv336' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >334' to 'conv334' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >332' to 'conv332' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >330' to 'conv330' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.184'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.161'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.62'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.71'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.93'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.36'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.39'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.56'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.196'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.16'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.188'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.35'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.118'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.59'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.124'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.147'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.82'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.10'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.15'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.97'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.119'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.159'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.70'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.37'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.66'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.149'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.86'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.98'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.52'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.104'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.105'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.19'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.180'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.139'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.129'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.170'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.128'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.166'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.110'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.173'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.141'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.130'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.132'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.143'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.176'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.106'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.157'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.91'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.87'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.28'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.47'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.174'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.114'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.163'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.162'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.160'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.152'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.171'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.115'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.197'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.187'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.57'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.142'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.148'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.9'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.54'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.125'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.3'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.60'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.134'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.146'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.189'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.182'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.122'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.156'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.198'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.138'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.136'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.21'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.133'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.167'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.158'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.12'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.2'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.4'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.6'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.150'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.17'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.55'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.80'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.38'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.42'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.151'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.186'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.123'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.27'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.88'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.45'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.58'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.191'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.89'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.137'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.48'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.127'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.14'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.22'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.116'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.84'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.18'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.75'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.117'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.69'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.144'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.8'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.79'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.108'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.13'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.113'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.11'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.154'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.190'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.68'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.126'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.177'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.102'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.96'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.107'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.24'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.131'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.145'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.29'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.85'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.25'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.195'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.193'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.111'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.46'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.153'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.67'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.155'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.175'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.183'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.92'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.169'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.95'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.63'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.121'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.40'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.109'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.49'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.64'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.61'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.51'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.43'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.1'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.164'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.99'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.83'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.185'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.178'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.41'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.172'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.44'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.76'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.192'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.168'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.53'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.194'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.73'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.165'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.181'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.100'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.74'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.94'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.32'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.199'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.103'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.90'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.77'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.7'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.78'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.50'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.31'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.20'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.5'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.120'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.34'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.81'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.179'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.112'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.65'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.26'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.72'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.135'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.33'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.23'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.30'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.140'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.101'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[2].V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[3].V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][2].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][3].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][2].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][3].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][2].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][3].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][0].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][1].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][2].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][3].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][0].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][1].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][2].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][3].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'port_cache[0].i.i' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:65).\n",
      "INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 400 on port 'wr_hw' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.\n",
      "INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2304 on port 'out_hw' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:76:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.\n",
      "INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 784 on port 'in_hw' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'dim_out_loop_channel_out_loop' in function 'squeeze_out'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'dim_in_loop_channel_in_loop' in function 'squeeze_in'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'out_loop_rows_out_loop_cols' in function 'sliding_window_out'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'in_loop_rows_in_loop_cols' in function 'sliding_window_line_'.\n",
      "INFO: [XFORM 203-531] Rewinding loop (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:49) in function 'relu'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/glue.hpp:99) in function 'glue'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:141) in function 'fork'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:780) in function 'conv_acc'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'relu'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.8.1' to 'single_layer_conv1_R.9' (partition_0/src/single_layer_conv1_Relu.cpp:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.7.1' to 'single_layer_conv1_R.1.2' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.6.1' to 'single_layer_conv1_R.2.2' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.5.1' to 'single_layer_conv1_R.3.2' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.3.1' to 'single_layer_conv1_R.5.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.2.1' to 'single_layer_conv1_R.6.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.1.1' to 'single_layer_conv1_R.7.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.9.1' to 'single_layer_conv1_C.316' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.8.1' to 'single_layer_conv1_C.1.2' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.7.1' to 'single_layer_conv1_C.2.2' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.6.1' to 'single_layer_conv1_C.3.2' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.5.1' to 'single_layer_conv1_C.4.2' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.4.1' to 'single_layer_conv1_C.5.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.3.1' to 'single_layer_conv1_C.6.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.2.1' to 'single_layer_conv1_C.7.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:40:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.11.1' to 'single_layer_conv1_C.8.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:188:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.10.1' to 'single_layer_conv1_C.9.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.1.1' to 'single_layer_conv1_C.10.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:132:1)\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:27 ; elapsed = 00:05:35 . Memory (MB): peak = 1997.285 ; gain = 1296.004 ; free physical = 707 ; free virtual = 12896\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'fpgaconvnet_ip' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_' to 'sliding_window_line_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.208' to 'single_layer_conv1_C_208'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.7.1' to 'single_layer_conv1_C_7_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.9.1' to 'single_layer_conv1_C_9_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.316' to 'single_layer_conv1_C_316'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.1.2' to 'single_layer_conv1_C_1_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.2.2' to 'single_layer_conv1_C_2_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.3.2' to 'single_layer_conv1_C_3_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.4.2' to 'single_layer_conv1_C_4_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.5.1' to 'single_layer_conv1_C_5_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.6.1' to 'single_layer_conv1_C_6_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.10.1' to 'single_layer_conv1_C_10_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.8.1' to 'single_layer_conv1_C_8_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.1.2' to 'single_layer_conv1_R_1_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.2.2' to 'single_layer_conv1_R_2_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.3.2' to 'single_layer_conv1_R_3_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.4.1' to 'single_layer_conv1_R_4_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.5.1' to 'single_layer_conv1_R_5_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.6.1' to 'single_layer_conv1_R_6_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.7.1' to 'single_layer_conv1_R_7_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.8' to 'single_layer_conv1_R_8'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.9' to 'single_layer_conv1_R_9'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'fork' to 'fork_r'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_read' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'read_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 337.09 seconds; current allocated memory: 1.210 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.210 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'weights_reloading' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-61] Pipelining loop 'coarse_out_loop_kernel_1_loop_kernel_2_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.214 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 1.218 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reload_weights' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 1.219 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.222 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_read32730' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'read_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.222 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.222 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'in_loop_batch'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.224 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.226 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'out_loop_batch'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 1.227 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.228 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.228 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.229 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_208' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.229 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.229 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fork_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 1.230 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.233 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_7_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.233 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.235 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 1.237 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.239 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_mul' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-61] Pipelining loop 'mul_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 1.240 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.241 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_acc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.242 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.242 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.243 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.244 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_9_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.245 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.245 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr343' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 1.247 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.248 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv342' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.249 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.251 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_316' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.251 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.251 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr341' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 1.253 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.255 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv340' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.255 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.257 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_1_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.257 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.258 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr339' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 1.259 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.261 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv338' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.262 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.263 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_2_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.264 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.264 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr337' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 1.266 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.267 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv336' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.268 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.270 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_3_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.270 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.270 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr335' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 1.272 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 1.274 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv334' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 1.274 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.276 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_4_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.276 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.277 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr333' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 1.278 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.280 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv332' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.280 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.282 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_5_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.282 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.283 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr331' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.285 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.286 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv330' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.287 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.289 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_6_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.289 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.289 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'glue_inner' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'glue_inner'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.289 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.289 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.290 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.290 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_10_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.290 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.290 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_8_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.291 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.07 seconds; current allocated memory: 1.298 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.1265ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'relu' consists of the following:\n",
      "\tfifo read on port 'in_V_V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:51) [15]  (2.19 ns)\n",
      "\t'icmp' operation ('icmp_ln885', /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:52) [16]  (2.14 ns)\n",
      "\tblocking operation 0.8 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.298 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_1_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.299 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_2_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_3_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_4_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_5_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_6_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_7_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_in' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'dim_in_loop_channel_in_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.301 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.301 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'dim_out_loop_channel_out_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.302 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.302 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_spatial' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.302 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.303 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_single_layer' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.303 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.303 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_write' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.303 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.304 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'process_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.304 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 1.307 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 1.308 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.310 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fpgaconvnet_ip' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.311 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.312 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_read' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 1.313 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'weights_reloading' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'weights_reloading'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.317 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reload_weights' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WDATA' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WSTRB' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WLAST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_BREADY' to 0.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reload_weights'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 1.337 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_read32730' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read32730'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.343 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.349 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.353 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_208' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_208'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.354 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fork_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_r'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.359 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_7_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_7_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 1.368 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.373 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mul_mul_16s_16s_24_3_1': 25 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.380 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.386 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.391 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_9_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_9_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.395 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr343' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr343'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.398 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv342' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x0' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv342'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.406 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_316' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_316'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.411 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr341' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr341'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.413 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv340' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x1' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv340'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.422 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_1_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_1_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.426 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr339' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr339'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.429 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv338' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x2' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv338'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.438 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_2_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_2_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.442 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr337' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr337'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.444 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv336' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x3' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv336'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.453 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_3_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_3_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr335' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr335'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.460 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv334' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x4' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv334'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.469 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_4_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_4_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr333' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr333'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.476 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv332' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x5' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv332'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.485 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_5_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_5_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.489 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr331' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr331'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.492 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv330' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x6' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv330'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.500 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_6_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_6_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.505 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'glue_inner' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'glue_inner'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.506 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'glue'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.507 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_10_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_10_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.508 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_8_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x7' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_8_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.522 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dcmp_64ns_64ns_1_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.09 seconds; current allocated memory: 1.532 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_1_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_1_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.534 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_2_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_2_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.534 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_3_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_3_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.534 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_4_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_4_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.535 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_5_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_5_1'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.535 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_6_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_6_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.535 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_7_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_7_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.536 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_8'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.536 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_9'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.537 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.539 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.541 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_spatial' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x8' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_spatial'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.543 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_single_layer' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_single_layer'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.544 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_write' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_write'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.545 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'process_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d256_A' is changed to 'fifo_w16_d256_A_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x9' due to conflict.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WDATA' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WSTRB' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WLAST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_BREADY' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_RREADY' to 0.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 1.557 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 11.81 seconds; current allocated memory: 1.581 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fpgaconvnet_ip' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_wr' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_in' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_out' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/mode' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/weights_reloading_index' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_wr_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_in_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_out_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'fpgaconvnet_ip' to 's_axilite & ap_ctrl_hs'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Bundling port 'return', 'mode', 'weights_reloading_index', 'fpgaconvnet_wr_0', 'fpgaconvnet_in_0' and 'fpgaconvnet_out_0' to AXI-Lite port ctrl.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fpgaconvnet_ip'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 1.588 GB.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'wr_0_V_V_U(fifo_w16_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_weights_reloading_U0_U(start_for_weights_reloading_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_2_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_3_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sliding_window_out_U0_U(start_for_sliding_window_out_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U0_U(start_for_conv_mul_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U0_U(start_for_conv_acc_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U1_1_U(start_for_conv_mul_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U1_1_U(start_for_conv_acc_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U2_2_U(start_for_conv_mul_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U2_2_U(start_for_conv_acc_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U3_3_U(start_for_conv_mul_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U3_3_U(start_for_conv_acc_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x3)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U4_4_U(start_for_conv_mul_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U4_4_U(start_for_conv_acc_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x4)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U5_5_U(start_for_conv_mul_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U5_5_U(start_for_conv_acc_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U6_6_U(start_for_conv_mul_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U6_6_U(start_for_conv_acc_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x6)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U7_7_U(start_for_conv_mul_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U7_7_U(start_for_conv_acc_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_0_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_1_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_2_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_3_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_4_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_5_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_6_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_7_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_7_1_U0_U(start_for_single_layer_conv1_C_7_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_9_1_U0_U(start_for_single_layer_conv1_C_9_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_316_U0_U(start_for_single_layer_conv1_C_316_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_1_2_U0_U(start_for_single_layer_conv1_C_1_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_2_2_U0_U(start_for_single_layer_conv1_C_2_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_3_2_U0_U(start_for_single_layer_conv1_C_3_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_4_2_U0_U(start_for_single_layer_conv1_C_4_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_5_1_U0_U(start_for_single_layer_conv1_C_5_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_6_1_U0_U(start_for_single_layer_conv1_C_6_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_10_1_U0_U(start_for_single_layer_conv1_C_10_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x8)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_out_U0_U(start_for_squeeze_out_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weights_reloading_in_3_U(fifo_w32_d5_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_hw_offset_c_U(fifo_w29_d5_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_517_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_518_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_519_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_520_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_521_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_522_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_523_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_524_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_10_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_11_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_12_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_13_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_14_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_15_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_16_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_17_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_1_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_2_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_3_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_8_1_U0_U(start_for_single_layer_conv1_C_8_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_mem_write_U0_U(start_for_mem_write_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_R_9_U0_U(start_for_single_layer_conv1_R_9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_single_layer_U0_U(start_for_squeeze_single_layer_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_216_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_217_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_218_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_219_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_220_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_221_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_222_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_223_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_224_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_225_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_226_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_227_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_228_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_229_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_230_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_231_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_232_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_233_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_234_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_235_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_236_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_237_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_238_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_239_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_240_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_241_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_242_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_243_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_244_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_245_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_246_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_247_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_248_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_249_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_250_ram (RAM)' using distributed RAMs with power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_251_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_252_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_253_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_254_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_255_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_256_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_257_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_258_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_259_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_260_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_261_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_262_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_264_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_265_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_266_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_267_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_268_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_269_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_271_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_272_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_273_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_274_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_275_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_276_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_277_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_278_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_279_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_280_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_281_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_282_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_283_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_284_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_285_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_287_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_288_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_289_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_290_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_291_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_293_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_294_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_295_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_296_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_297_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_298_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_299_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_300_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_301_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_302_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_303_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_304_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_305_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_306_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_307_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_309_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_310_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_311_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_312_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_313_ram (RAM)' using distributed RAMs with power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_314_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_315_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_99_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_98_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_97_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_96_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_95_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_94_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_93_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_92_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_91_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_90_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_89_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_88_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_87_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_86_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_85_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_84_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_83_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_82_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_81_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_80_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_79_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_78_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_77_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_76_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_75_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_74_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_73_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_72_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_71_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_70_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_69_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_68_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_67_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_66_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_65_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_64_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_63_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_62_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_61_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_60_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_59_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_58_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_57_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_56_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_55_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_54_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_53_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_52_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_51_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_50_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_49_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_48_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_47_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_46_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_44_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_43_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_42_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_41_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_40_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_39_ram (RAM)' using distributed RAMs with power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_38_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_36_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_35_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_34_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_32_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_31_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_30_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_29_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_28_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_27_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_26_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_25_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_24_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_23_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_22_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_21_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_20_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_19_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_18_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_17_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_16_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_15_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_14_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_13_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_12_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_11_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_10_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_9_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_8_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_7_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_6_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_5_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_4_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_3_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_2_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_1_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:18 ; elapsed = 00:08:42 . Memory (MB): peak = 2517.293 ; gain = 1816.012 ; free physical = 292 ; free virtual = 12439\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for fpgaconvnet_ip.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for fpgaconvnet_ip.\n",
      "INFO: [HLS 200-112] Total elapsed time: 522.79 seconds; peak allocated memory: 1.588 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Fri Aug 19 20:02:58 2022...\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'alex' on host 'calliope' (Linux_x86_64 version 5.4.0-122-generic) on Fri Aug 19 20:03:01 BST 2022\n",
      "INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/alex/fpgaconvnet-tutorial'\n",
      "Sourcing Tcl script '/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/scripts/hls/export_design.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/alex/fpgaconvnet-tutorial/partition_0'.\n",
      "INFO: [HLS 200-10] Opening solution '/home/alex/fpgaconvnet-tutorial/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z045-ffg900-2'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'fpgaconvnet_ip_ap_dcmp_1_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fpgaconvnet_ip_ap_dcmp_1_no_dsp_64'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fpgaconvnet_ip_ap_dcmp_1_no_dsp_64'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Fri Aug 19 20:03:14 2022...\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Fri Aug 19 20:03:14 2022...\n"
     ]
    }
   ],
   "source": [
    "# generate hardware\n",
    "gen_net.generate_partition_hardware(0)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d1625294",
   "metadata": {},
   "source": [
    "Finally, we can run co-simulation. This runs RTL-level simulation of the generated circuit, and checks it against the C-simulation result."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "74fe9410",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'alex' on host 'calliope' (Linux_x86_64 version 5.4.0-122-generic) on Fri Aug 19 20:03:16 BST 2022\n",
      "INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/alex/fpgaconvnet-tutorial'\n",
      "Sourcing Tcl script '/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/scripts/hls/run_cosim.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/alex/fpgaconvnet-tutorial/partition_0'.\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/vgg16_fpgaconvnet_conv1_Conv2D_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/vgg16_fpgaconvnet_conv1_Conv2D_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/single_layer_conv1_Conv2D_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/squeeze_vgg16_fpgaconvnet_conv1_Relu_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/squeeze_single_layer_conv1_Relu_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/single_layer_conv1_Conv2D_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/alex/fpgaconvnet-tutorial/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z045-ffg900-2'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\n",
      "INFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "WARNING: [COSIM 212-369] AXI_master port 'fpgaconvnet_port_wr' has a depth of '400'. Insufficient depth may result in simulation mismatch or freeze.\n",
      "WARNING: [COSIM 212-369] AXI_master port 'fpgaconvnet_port_in' has a depth of '784'. Insufficient depth may result in simulation mismatch or freeze.\n",
      "WARNING: [COSIM 212-369] AXI_master port 'fpgaconvnet_port_out' has a depth of '2304'. Insufficient depth may result in simulation mismatch or freeze.\n",
      "   Build using \"/tools/Xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++\"\n",
      "   Compiling single_layer_conv1_Relu.cpp_pre.cpp.tb.cpp\n",
      "   Compiling squeeze_single_layer_conv1_Relu.cpp_pre.cpp.tb.cpp\n",
      "   Compiling apatb_fpgaconvnet_ip.cpp\n",
      "   Compiling squeeze_vgg16_fpgaconvnet_conv1_Relu.cpp_pre.cpp.tb.cpp\n",
      "   Compiling vgg16_fpgaconvnet_conv1_Conv2D.cpp_pre.cpp.tb.cpp\n",
      "   Compiling single_layer_top.cpp_pre.cpp.tb.cpp\n",
      "   Compiling single_layer_conv1_Conv2D.cpp_pre.cpp.tb.cpp\n",
      "   Compiling single_layer_tb.cpp_pre.cpp.tb.cpp\n",
      "   Compiling vgg16_fpgaconvnet_conv1_Relu.cpp_pre.cpp.tb.cpp\n",
      "   Generating cosim.tv.exe\n",
      "INFO: [COSIM 212-302] Starting C TB testing ... \n",
      "LOADING INPUT DATA \n",
      "RUNNING NETWORK \n",
      "PORT 0\n",
      "\t--- PASSED ---\n",
      "INFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\n",
      "INFO: [COSIM 212-323] Starting verilog simulation. \n",
      "INFO: [COSIM 212-15] Starting XSIM ...\n",
      "INFO: [XSIM 43-3496] Using init file passed via -initfile option \"/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini\".\n",
      "Vivado Simulator 2019.1\n",
      "Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.\n",
      "Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fpgaconvnet_ip_top glbl -prj fpgaconvnet_ip.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fpgaconvnet_ip -debug wave \n",
      "Multi-threading is on. Using 6 slave threads.\n",
      "Determining compilation order of HDL files.\n",
      "WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the \"-mt off -v 1\" switches to see more information from the C compiler. The following environment variables have been detected:\n",
      "    LIBRARY_PATH\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/glbl.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module glbl\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_87.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_87_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_87\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_16_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_24_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_7_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_7_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_7_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_256.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_256_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_256\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_244.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_244_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_244\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/mem_write.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module mem_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_259.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_259_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_259\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/AESL_axi_slave_ctrl.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_8_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/process_r.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module process_r\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_54.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_54_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_54\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_222.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_222_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_222\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv_intr343.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr343\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_55.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_55_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_55\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_278.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_278_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_278\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_acc_U4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U4_4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_227.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_227_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_227\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_20_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_47.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_47_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_47\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_251.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_251_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_251\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_239.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_239_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_239\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_296.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_296_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_296\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_287.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_287_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_287\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_79.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_79_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_79\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_300.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_300_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_300\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_298.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_298_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_298\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_R_5_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_R_5_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_83.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_83_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_83\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_3_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/AESL_deadlock_detection_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_266.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_266_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_266\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_14_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_31.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_31_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_31\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_57.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_57_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_57\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_306.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_306_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_306\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_229.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_229_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_229\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_293.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_293_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_293\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_49.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_49_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_49\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/AESL_axi_master_fpgaconvnet_port_in.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_master_fpgaconvnet_port_in\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_85.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_85_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_85\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_268.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_268_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_268\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w32_d5_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d5_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d5_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_232.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_232_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_232\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_265.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_265_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_265\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_254.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_254_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_254\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_squeeze_single_layer_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_single_layer_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_single_layer_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_311.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_311_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_311\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_243.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_243_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_243\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_23_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_275.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_275_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_275\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_3_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_3_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_269.v\" into library xil_defaultlib\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_269_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_269\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_91.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_91_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_91\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_70.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_70_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_70\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_mul_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_72.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_72_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_72\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_6_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_1_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_1_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_35.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_35_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_35\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_220.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_220_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_220\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_9_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_9_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_223.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_223_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_223\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_2_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_5_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_5_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_5_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_46.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_46_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_46\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_88.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_88_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_88\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_248.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_248_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_248\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_76.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_76_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_76\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv330.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv330\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_4_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv_intr341.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr341\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_7_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_2_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_2_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_2_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/glue_inner.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module glue_inner\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/relu.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module relu\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_219.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_219_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_219\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_R_3_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_R_3_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/sliding_window.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_42.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_42_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_42\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_282.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_282_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_282\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_acc_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fpgaconvnet_ip_fpgaconvnet_port_out_m_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_reg_slice\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_fifo\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_buffer\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_decoder\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_throttl\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_read\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_273.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_273_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_273\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_65.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_65_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_65\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_231.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_231_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_231\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_260.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_260_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_260\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_218.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_218_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_218\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_81.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_81_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_81\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_73.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_73_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_73\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_1_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_36.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_36_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_36\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_233.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_233_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_233\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_74.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_74_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_74\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_245.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_245_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_245\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_217.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_217_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_217\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_78.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_78_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_78\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d29_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d29_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_289.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_289_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_289\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_53.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_53_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_53\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_89.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_89_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_89\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/sliding_window_out.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_out\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_294.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_294_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_294\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_272.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_272_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_272\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x9_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_18_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_228.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_228_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_228\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/reload_weights.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module reload_weights\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_15_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_40.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_40_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_40\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fpgaconvnet_ip_mul_mul_16s_16s_24_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_mul_mul_16s_16s_24_3_1_DSP48_0\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_mul_mul_16s_16s_24_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_1_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_1_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_1_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_314.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_314_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_314\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fpgaconvnet_ip_dcmp_64ns_64ns_1_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_dcmp_64ns_64ns_1_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/mem_read32730.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module mem_read32730\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_277.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_277_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_277\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_60.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_60_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_60\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_208.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_208\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_216.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_216_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_216\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_61.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_61_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_61\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_84.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_84_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_84\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_29.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_29_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_29\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/AESL_deadlock_detector.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_312.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_312_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_312\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_acc_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_reg_slice\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_fifo\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_buffer\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_decoder\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_throttl\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_read\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_284.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_284_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_284\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_3_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_3_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_3_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_25.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_25_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_25\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/sliding_window_line_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_line_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_R_6_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_R_6_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_44.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_44_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_44\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_52.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_52_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_52\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_22_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_13_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_93.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_93_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_93\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fork_r.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fork_r\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_95.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_95_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_95\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_5_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_51.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_51_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_51\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_mem_write_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_mem_write_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_mem_write_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_274.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_274_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_274\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_66.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_66_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_66\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_R_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_R_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv_acc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_acc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d256_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_squeeze_out_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_80.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_80_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_80\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/AESL_axi_master_fpgaconvnet_port_out.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_master_fpgaconvnet_port_out\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_307.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_307_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_307\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_240.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_240_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_240\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_mul_U6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U6_6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_246.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_246_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_246\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_235.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_235_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_235\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_316.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_316\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_236.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_236_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_236\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv_intr339.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr339\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_281.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_281_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_281\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_305.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_305_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_305\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/squeeze_spatial.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_spatial\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fpgaconvnet_ip_ctrl_s_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_ctrl_s_axi\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv334.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv334\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_4_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_4_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_R_2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_R_2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_238.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_238_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_238\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_mul_U5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U5_5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_297.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_297_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_297\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/AESL_deadlock_report_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/mem_read.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module mem_read\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_48.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_48_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_48\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_acc_U7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U7_7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_32.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_32_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_32\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/weights_reloading.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module weights_reloading\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_96.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_96_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_96\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_mul_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_17_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_5_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_5_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_10_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_10_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_10_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_241.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_241_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_241\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_50.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_50_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_50\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_weights_reloading_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_weights_reloading_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_weights_reloading_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/squeeze_out.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_out\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fpgaconvnet_ip.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_242.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_242_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_242\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_92.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_92_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_92\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_4_2_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_4_2_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_4_2_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fpgaconvnet_ip.autotb.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module apatb_fpgaconvnet_ip_top\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_301.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_301_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_301\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_56.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_56_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_56\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_R_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_R_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/squeeze_single_layer.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_single_layer\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_271.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_271_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_271\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_8_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_8_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_8_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv_intr331.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr331\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_249.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_249_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_249\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_9_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_9_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_9_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_acc_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_75.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_75_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_75\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_34.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_34_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_34\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_224.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_224_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_224\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_11_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_299.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_299_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_299\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_94.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_94_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_94\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_262.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_262_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_262\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_58.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_58_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_58\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_6_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_6_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_6_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_257.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_257_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_257\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_67.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_67_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_67\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_R_9_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_R_9_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_R_9_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_mul_U7_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U7_7_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U7_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_10_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv_intr.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_309.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_309_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_309\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_30.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_30_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_30\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/glue.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module glue\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv_intr337.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr337\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_7_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_7_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_acc_U5_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U5_5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U5_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv338.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv338\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_12_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_62.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_62_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_62\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_288.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_288_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_288\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_sliding_window_out_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d256_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_255.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_255_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_255\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_R_1_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_R_1_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_69.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_69_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_69\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv342.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv342\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv_intr333.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr333\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_304.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_304_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_304\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_43.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_43_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_43\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_86.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_86_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_86\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_264.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_264_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_264\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_77.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_77_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_77\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_290.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_290_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_290\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_303.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_303_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_303\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_315.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_315_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_315\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_39.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_39_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_39\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_279.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_279_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_279\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_71.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_71_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_71\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_267.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_267_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_267\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_221.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_221_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_221\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_226.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_226_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_226\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv336.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv336\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/AESL_axi_master_fpgaconvnet_port_wr.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_master_fpgaconvnet_port_wr\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_68.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_68_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_68\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_253.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_253_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_253\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_258.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_258_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_258\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_313.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_313_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_313\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_237.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_237_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_237\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_285.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_285_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_285\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_261.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_261_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_261\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_single_layer_conv1_C_316_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_316_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_single_layer_conv1_C_316_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w29_d5_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w29_d5_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w29_d5_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_26.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_26_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_26\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_38.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_38_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_38\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_10_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_10_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_27_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_234.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_234_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_234\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_225.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_225_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_225\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_230.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_230_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_230\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_9_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/squeeze_in.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_in\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_276.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_276_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_276\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_59.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_59_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_59\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv332.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv332\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_247.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_247_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_247\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_acc_U6_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U6_6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U6_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_6_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_6_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_C_8_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_C_8_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_280.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_280_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_280\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv_mul.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_mul\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_99.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_99_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_99\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_63.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_63_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_63\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_295.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_295_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_295\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_mul_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_41.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_41_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_41\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_R_4_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_R_4_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_98.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_98_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_98\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv_intr335.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr335\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_250.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_250_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_250\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/single_layer_conv1_R_7_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module single_layer_conv1_R_7_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_mul_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_19_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_21_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_310.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_310_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_310\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_acc_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fpgaconvnet_ip_fpgaconvnet_port_in_m_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_reg_slice\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_fifo\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_buffer\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_decoder\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_throttl\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_read\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fifo_w16_d2_A_x8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x8_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/conv340.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv340\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_283.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_283_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_283\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_90.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_90_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_90\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/start_for_conv_mul_U4_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U4_4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U4_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_302.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_302_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_302\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_82.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_82_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_82\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_28.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_28_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_28\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_64.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_64_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_64\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_291.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_291_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_291\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_252.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_252_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_252\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/Block_proc_single_layer_conv1_C_97.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_97_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_single_layer_conv1_C_97\n",
      "INFO: [VRFC 10-163] Analyzing VHDL file \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/ip/xil_defaultlib/fpgaconvnet_ip_ap_dcmp_1_no_dsp_64.vhd\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-3107] analyzing entity 'fpgaconvnet_ip_ap_dcmp_1_no_dsp_64'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Starting static elaboration\n",
      "WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/ip/xil_defaultlib/fpgaconvnet_ip_ap_dcmp_1_no_dsp_64.vhd:206]\n",
      "Completed static elaboration\n",
      "Starting simulation data flow analysis\n",
      "Completed simulation data flow analysis\n",
      "Time Resolution for simulation is 1ps\n",
      "Compiling package std.standard\n",
      "Compiling package std.textio\n",
      "Compiling package ieee.std_logic_1164\n",
      "Compiling package ieee.numeric_std\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp\n",
      "Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg\n",
      "Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts\n",
      "Compiling package ieee.math_real\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...\n",
      "Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg\n",
      "Compiling package ieee.std_logic_arith\n",
      "Compiling package ieee.std_logic_signed\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg\n",
      "Compiling package floating_point_v7_1_8.flt_utils\n",
      "Compiling package unisim.vcomponents\n",
      "Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_ctrl_s_axi\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.Block_proc_single_layer_conv1_C_...\n",
      "Compiling module xil_defaultlib.mem_read32730\n",
      "Compiling module xil_defaultlib.fifo_w16_d29_B\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_B\n",
      "Compiling module xil_defaultlib.sliding_window_line_s\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiling module xil_defaultlib.sliding_window_out\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_U0_...\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_U0\n",
      "Compiling module xil_defaultlib.sliding_window\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_208\n",
      "Compiling module xil_defaultlib.fork_r\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_7_1\n",
      "Compiling module xil_defaultlib.conv_intr\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_mul_mul_16s_16s_2...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_mul_mul_16s_16s_2...\n",
      "Compiling module xil_defaultlib.conv_mul\n",
      "Compiling module xil_defaultlib.conv_acc\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U0\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U0\n",
      "Compiling module xil_defaultlib.conv\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_9_1\n",
      "Compiling module xil_defaultlib.conv_intr343\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x0_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x0\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U1_1_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U1_1\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U1_1_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U1_1\n",
      "Compiling module xil_defaultlib.conv342\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_316\n",
      "Compiling module xil_defaultlib.conv_intr341\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x1_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x1\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U2_2_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U2_2\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U2_2_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U2_2\n",
      "Compiling module xil_defaultlib.conv340\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_1_2\n",
      "Compiling module xil_defaultlib.conv_intr339\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x2_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x2\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U3_3_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U3_3\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U3_3_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U3_3\n",
      "Compiling module xil_defaultlib.conv338\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_2_2\n",
      "Compiling module xil_defaultlib.conv_intr337\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x3_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x3\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U4_4_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U4_4\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U4_4_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U4_4\n",
      "Compiling module xil_defaultlib.conv336\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_3_2\n",
      "Compiling module xil_defaultlib.conv_intr335\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x4_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x4\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U5_5_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U5_5\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U5_5_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U5_5\n",
      "Compiling module xil_defaultlib.conv334\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_4_2\n",
      "Compiling module xil_defaultlib.conv_intr333\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x5_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x5\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U6_6_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U6_6\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U6_6_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U6_6\n",
      "Compiling module xil_defaultlib.conv332\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_5_1\n",
      "Compiling module xil_defaultlib.conv_intr331\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x6_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x6\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U7_7_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U7_7\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U7_7_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U7_7\n",
      "Compiling module xil_defaultlib.conv330\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_6_1\n",
      "Compiling module xil_defaultlib.glue_inner\n",
      "Compiling module xil_defaultlib.glue\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_10_1\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x7_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x7\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_7...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_7...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_9...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_9...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_3...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_3...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_1...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_1...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_2...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_2...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_3...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_3...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_4...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_4...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_5...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_5...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_6...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_6...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_1...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_1...\n",
      "Compiling module xil_defaultlib.single_layer_conv1_C_8_1\n",
      "Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=4,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\\compare_eq_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=9,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\\compare_ne_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=2,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\\compare_eq_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=22,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\\compare_eq(c_xdevicefamily=\"zyn...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=32,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\\compare_gt(c_xdevicefamily=\"zyn...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=3,length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_latency=...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\\fp_cmp(c_xdevicefamily=\"zynq\",c...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_latency=...]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\\floating_point_v7_1_8_viv(c_xde...]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\\floating_point_v7_1_8(c_xdevice...]\n",
      "Compiling architecture fpgaconvnet_ip_ap_dcmp_1_no_dsp_64_arch of entity xil_defaultlib.fpgaconvnet_ip_ap_dcmp_1_no_dsp_64 [fpgaconvnet_ip_ap_dcmp_1_no_dsp_...]\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_dcmp_64ns_64ns_1_...\n",
      "Compiling module xil_defaultlib.relu\n",
      "Compiling module xil_defaultlib.single_layer_conv1_R_1_2\n",
      "Compiling module xil_defaultlib.single_layer_conv1_R_2_2\n",
      "Compiling module xil_defaultlib.single_layer_conv1_R_3_2\n",
      "Compiling module xil_defaultlib.single_layer_conv1_R_4_1\n",
      "Compiling module xil_defaultlib.single_layer_conv1_R_5_1\n",
      "Compiling module xil_defaultlib.single_layer_conv1_R_6_1\n",
      "Compiling module xil_defaultlib.single_layer_conv1_R_7_1\n",
      "Compiling module xil_defaultlib.single_layer_conv1_R_8\n",
      "Compiling module xil_defaultlib.single_layer_conv1_R_9\n",
      "Compiling module xil_defaultlib.squeeze_in\n",
      "Compiling module xil_defaultlib.squeeze_out\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x8_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x8\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_U0_shiftRe...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_U0\n",
      "Compiling module xil_defaultlib.squeeze_spatial\n",
      "Compiling module xil_defaultlib.squeeze_single_layer\n",
      "Compiling module xil_defaultlib.mem_write\n",
      "Compiling module xil_defaultlib.fifo_w16_d256_A_x\n",
      "Compiling module xil_defaultlib.fifo_w32_d5_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d5_A\n",
      "Compiling module xil_defaultlib.fifo_w29_d5_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w29_d5_A\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x9_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x9\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_8...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_C_8...\n",
      "Compiling module xil_defaultlib.start_for_mem_write_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_mem_write_U0\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_R_9...\n",
      "Compiling module xil_defaultlib.start_for_single_layer_conv1_R_9...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_single_layer_U...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_single_layer_U...\n",
      "Compiling module xil_defaultlib.process_r\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiling module xil_defaultlib.mem_read\n",
      "Compiling module xil_defaultlib.weights_reloading\n",
      "Compiling module xil_defaultlib.fifo_w16_d256_A\n",
      "Compiling module xil_defaultlib.start_for_weights_reloading_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_weights_reloading_U0\n",
      "Compiling module xil_defaultlib.reload_weights\n",
      "Compiling module xil_defaultlib.Block_proc\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip\n",
      "Compiling module xil_defaultlib.AESL_axi_master_fpgaconvnet_port...\n",
      "Compiling module xil_defaultlib.AESL_axi_master_fpgaconvnet_port...\n",
      "Compiling module xil_defaultlib.AESL_axi_master_fpgaconvnet_port...\n",
      "Compiling module xil_defaultlib.AESL_axi_slave_ctrl\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detector_1\n",
      "Compiling module xil_defaultlib.apatb_fpgaconvnet_ip_top\n",
      "Compiling module work.glbl\n",
      "Built simulation snapshot fpgaconvnet_ip\n",
      "\n",
      "****** Webtalk v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/xsim.dir/fpgaconvnet_ip/webtalk/xsim_webtalk.tcl -notrace\n",
      "INFO: [Common 17-186] '/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/xsim.dir/fpgaconvnet_ip/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 19 20:07:30 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.\n",
      "INFO: [Common 17-206] Exiting Webtalk at Fri Aug 19 20:07:30 2022...\n",
      "\n",
      "****** xsim v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source xsim.dir/fpgaconvnet_ip/xsim_script.tcl\n",
      "# xsim {fpgaconvnet_ip} -autoloadwcfg -tclbatch {fpgaconvnet_ip.tcl}\n",
      "Vivado Simulator 2019.1\n",
      "Time resolution is 1 ps\n",
      "source fpgaconvnet_ip.tcl\n",
      "## log_wave -r /\n",
      "WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).\n",
      "## set designtopgroup [add_wave_group \"Design Top Signals\"]\n",
      "## set cinoutgroup [add_wave_group \"C InOuts\" -into $designtopgroup]\n",
      "## set mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group [add_wave_group mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return(axi_slave) -into $cinoutgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/interrupt -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_BRESP -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_BREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_BVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RRESP -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RDATA -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_ARREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_ARVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_ARADDR -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WSTRB -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WDATA -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_AWREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_AWVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_AWADDR -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## set coutputgroup [add_wave_group \"C Outputs\" -into $designtopgroup]\n",
      "## set fpgaconvnet_out_group [add_wave_group fpgaconvnet_out(axi_master) -into $coutputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $fpgaconvnet_out_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $fpgaconvnet_out_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $fpgaconvnet_out_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set cinputgroup [add_wave_group \"C Inputs\" -into $designtopgroup]\n",
      "## set fpgaconvnet_in_group [add_wave_group fpgaconvnet_in(axi_master) -into $cinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $fpgaconvnet_in_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $fpgaconvnet_in_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $fpgaconvnet_in_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set fpgaconvnet_wr_group [add_wave_group fpgaconvnet_wr(axi_master) -into $cinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $fpgaconvnet_wr_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $fpgaconvnet_wr_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $fpgaconvnet_wr_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set blocksiggroup [add_wave_group \"Block-level IO Handshake(internal)\" -into $designtopgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_done -into $blocksiggroup\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_idle -into $blocksiggroup\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_ready -into $blocksiggroup\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_start -into $blocksiggroup\n",
      "## set resetgroup [add_wave_group \"Reset\" -into $designtopgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_rst_n -into $resetgroup\n",
      "## set clockgroup [add_wave_group \"Clock\" -into $designtopgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_clk -into $clockgroup\n",
      "## set testbenchgroup [add_wave_group \"Test Bench Signals\"]\n",
      "## set tbinternalsiggroup [add_wave_group \"Internal Signals\" -into $testbenchgroup]\n",
      "## set tb_simstatus_group [add_wave_group \"Simulation Status\" -into $tbinternalsiggroup]\n",
      "## set tb_portdepth_group [add_wave_group \"Port Depth\" -into $tbinternalsiggroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ready_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/done_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_port_wr -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_port_in -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_port_out -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_mode -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_weights_reloading_index -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_wr_0 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_in_0 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_out_0 -into $tb_portdepth_group -radix hex\n",
      "## set tbcinoutgroup [add_wave_group \"C InOuts\" -into $testbenchgroup]\n",
      "## set tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group [add_wave_group mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return(axi_slave) -into $tbcinoutgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_INTERRUPT -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_BRESP -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_BREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_BVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RRESP -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RDATA -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_ARREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_ARVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_ARADDR -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WSTRB -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WDATA -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_AWREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_AWVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_AWADDR -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## set tbcoutputgroup [add_wave_group \"C Outputs\" -into $testbenchgroup]\n",
      "## set tb_fpgaconvnet_out_group [add_wave_group fpgaconvnet_out(axi_master) -into $tbcoutputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $tb_fpgaconvnet_out_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $tb_fpgaconvnet_out_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $tb_fpgaconvnet_out_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set tbcinputgroup [add_wave_group \"C Inputs\" -into $testbenchgroup]\n",
      "## set tb_fpgaconvnet_in_group [add_wave_group fpgaconvnet_in(axi_master) -into $tbcinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $tb_fpgaconvnet_in_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $tb_fpgaconvnet_in_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $tb_fpgaconvnet_in_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set tb_fpgaconvnet_wr_group [add_wave_group fpgaconvnet_wr(axi_master) -into $tbcinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $tb_fpgaconvnet_wr_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $tb_fpgaconvnet_wr_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $tb_fpgaconvnet_wr_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## save_wave_config fpgaconvnet_ip.wcfg\n",
      "## run all\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// Inter-Transaction Progress: Completed Transaction / Total Transaction\n",
      "// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n",
      "//\n",
      "// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// RTL Simulation : 0 / 1 [0.00%] @ \"113000\"\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// RTL Simulation : 1 / 1 [100.00%] @ \"12838000\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "$finish called at time : 12857500 ps : File \"/home/alex/fpgaconvnet-tutorial/partition_0/solution/sim/verilog/fpgaconvnet_ip.autotb.v\" Line 750\n",
      "run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1586.426 ; gain = 8.004 ; free physical = 1869 ; free virtual = 13718\n",
      "## quit\n",
      "INFO: [Common 17-206] Exiting xsim at Fri Aug 19 20:07:55 2022...\n",
      "INFO: [COSIM 212-316] Starting C post checking ...\n",
      "LOADING INPUT DATA \n",
      "RUNNING NETWORK \n",
      "PORT 0\n",
      "\t--- PASSED ---\n",
      "INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***\n",
      "INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Fri Aug 19 20:07:55 2022...\n"
     ]
    }
   ],
   "source": [
    "# run co-simulation\n",
    "gen_net.run_cosimulation(0, input_image)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "fpgaconvnet",
   "language": "python",
   "name": "fpgaconvnet"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.16"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
