
Vol_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d4c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003e0c  08003e0c  00013e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e3c  08003e3c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08003e3c  08003e3c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003e3c  08003e3c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e3c  08003e3c  00013e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e40  08003e40  00013e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003e44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000818  20000010  08003e54  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000828  08003e54  00020828  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cdc5  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d82  00000000  00000000  0002cdfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb0  00000000  00000000  0002eb80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc8  00000000  00000000  0002f830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001087d  00000000  00000000  000303f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e67a  00000000  00000000  00040c75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000650c3  00000000  00000000  0004f2ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b43b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002db0  00000000  00000000  000b4408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003df4 	.word	0x08003df4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08003df4 	.word	0x08003df4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ====== Init for Timer Trigger ADC ====== //
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dbb      	adds	r3, r7, #6
 800022a:	801a      	strh	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  if(GPIO_Pin == GPIO_PIN_0)
 800022c:	1dbb      	adds	r3, r7, #6
 800022e:	881b      	ldrh	r3, [r3, #0]
 8000230:	2b01      	cmp	r3, #1
 8000232:	d10d      	bne.n	8000250 <HAL_GPIO_EXTI_Callback+0x30>
  {
  	  HAL_ADCEx_Calibration_Start(&hadc);
 8000234:	4b08      	ldr	r3, [pc, #32]	; (8000258 <HAL_GPIO_EXTI_Callback+0x38>)
 8000236:	0018      	movs	r0, r3
 8000238:	f001 f9ac 	bl	8001594 <HAL_ADCEx_Calibration_Start>
  	  HAL_ADC_Start_DMA(&hadc, (uint32_t*)adc_dma_buf, 1);
 800023c:	4907      	ldr	r1, [pc, #28]	; (800025c <HAL_GPIO_EXTI_Callback+0x3c>)
 800023e:	4b06      	ldr	r3, [pc, #24]	; (8000258 <HAL_GPIO_EXTI_Callback+0x38>)
 8000240:	2201      	movs	r2, #1
 8000242:	0018      	movs	r0, r3
 8000244:	f000 ff16 	bl	8001074 <HAL_ADC_Start_DMA>
  	  HAL_TIM_Base_Start(&htim1);
 8000248:	4b05      	ldr	r3, [pc, #20]	; (8000260 <HAL_GPIO_EXTI_Callback+0x40>)
 800024a:	0018      	movs	r0, r3
 800024c:	f003 f99c 	bl	8003588 <HAL_TIM_Base_Start>
  }
}
 8000250:	46c0      	nop			; (mov r8, r8)
 8000252:	46bd      	mov	sp, r7
 8000254:	b002      	add	sp, #8
 8000256:	bd80      	pop	{r7, pc}
 8000258:	200007a0 	.word	0x200007a0
 800025c:	2000003c 	.word	0x2000003c
 8000260:	20000168 	.word	0x20000168

08000264 <ring_push>:

// ===== Ring buffer for data ===== //
static inline void ring_push(uint16_t sample)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b084      	sub	sp, #16
 8000268:	af00      	add	r7, sp, #0
 800026a:	0002      	movs	r2, r0
 800026c:	1dbb      	adds	r3, r7, #6
 800026e:	801a      	strh	r2, [r3, #0]
    uint16_t next = head + 1;
 8000270:	4b23      	ldr	r3, [pc, #140]	; (8000300 <ring_push+0x9c>)
 8000272:	881b      	ldrh	r3, [r3, #0]
 8000274:	b29a      	uxth	r2, r3
 8000276:	210e      	movs	r1, #14
 8000278:	187b      	adds	r3, r7, r1
 800027a:	3201      	adds	r2, #1
 800027c:	801a      	strh	r2, [r3, #0]
    if (next >= RING_SIZE) next = 0;
 800027e:	187b      	adds	r3, r7, r1
 8000280:	881a      	ldrh	r2, [r3, #0]
 8000282:	23a0      	movs	r3, #160	; 0xa0
 8000284:	009b      	lsls	r3, r3, #2
 8000286:	429a      	cmp	r2, r3
 8000288:	d302      	bcc.n	8000290 <ring_push+0x2c>
 800028a:	187b      	adds	r3, r7, r1
 800028c:	2200      	movs	r2, #0
 800028e:	801a      	strh	r2, [r3, #0]

    ring[head] = sample;
 8000290:	4b1b      	ldr	r3, [pc, #108]	; (8000300 <ring_push+0x9c>)
 8000292:	881b      	ldrh	r3, [r3, #0]
 8000294:	b29b      	uxth	r3, r3
 8000296:	001a      	movs	r2, r3
 8000298:	4b1a      	ldr	r3, [pc, #104]	; (8000304 <ring_push+0xa0>)
 800029a:	0052      	lsls	r2, r2, #1
 800029c:	1db9      	adds	r1, r7, #6
 800029e:	8809      	ldrh	r1, [r1, #0]
 80002a0:	52d1      	strh	r1, [r2, r3]
    head = next;
 80002a2:	4b17      	ldr	r3, [pc, #92]	; (8000300 <ring_push+0x9c>)
 80002a4:	220e      	movs	r2, #14
 80002a6:	18ba      	adds	r2, r7, r2
 80002a8:	8812      	ldrh	r2, [r2, #0]
 80002aa:	801a      	strh	r2, [r3, #0]

    if (ring_count < RING_SIZE)
 80002ac:	4b16      	ldr	r3, [pc, #88]	; (8000308 <ring_push+0xa4>)
 80002ae:	881b      	ldrh	r3, [r3, #0]
 80002b0:	b29a      	uxth	r2, r3
 80002b2:	23a0      	movs	r3, #160	; 0xa0
 80002b4:	009b      	lsls	r3, r3, #2
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d207      	bcs.n	80002ca <ring_push+0x66>
    {
        ring_count++;
 80002ba:	4b13      	ldr	r3, [pc, #76]	; (8000308 <ring_push+0xa4>)
 80002bc:	881b      	ldrh	r3, [r3, #0]
 80002be:	b29b      	uxth	r3, r3
 80002c0:	3301      	adds	r3, #1
 80002c2:	b29a      	uxth	r2, r3
 80002c4:	4b10      	ldr	r3, [pc, #64]	; (8000308 <ring_push+0xa4>)
 80002c6:	801a      	strh	r2, [r3, #0]
        {
        	tail = 0;
        	ring_overwrite++;
        }
    }
}
 80002c8:	e015      	b.n	80002f6 <ring_push+0x92>
        tail++;
 80002ca:	4b10      	ldr	r3, [pc, #64]	; (800030c <ring_push+0xa8>)
 80002cc:	881b      	ldrh	r3, [r3, #0]
 80002ce:	b29b      	uxth	r3, r3
 80002d0:	3301      	adds	r3, #1
 80002d2:	b29a      	uxth	r2, r3
 80002d4:	4b0d      	ldr	r3, [pc, #52]	; (800030c <ring_push+0xa8>)
 80002d6:	801a      	strh	r2, [r3, #0]
        if (tail >= RING_SIZE)
 80002d8:	4b0c      	ldr	r3, [pc, #48]	; (800030c <ring_push+0xa8>)
 80002da:	881b      	ldrh	r3, [r3, #0]
 80002dc:	b29a      	uxth	r2, r3
 80002de:	23a0      	movs	r3, #160	; 0xa0
 80002e0:	009b      	lsls	r3, r3, #2
 80002e2:	429a      	cmp	r2, r3
 80002e4:	d307      	bcc.n	80002f6 <ring_push+0x92>
        	tail = 0;
 80002e6:	4b09      	ldr	r3, [pc, #36]	; (800030c <ring_push+0xa8>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	801a      	strh	r2, [r3, #0]
        	ring_overwrite++;
 80002ec:	4b08      	ldr	r3, [pc, #32]	; (8000310 <ring_push+0xac>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	1c5a      	adds	r2, r3, #1
 80002f2:	4b07      	ldr	r3, [pc, #28]	; (8000310 <ring_push+0xac>)
 80002f4:	601a      	str	r2, [r3, #0]
}
 80002f6:	46c0      	nop			; (mov r8, r8)
 80002f8:	46bd      	mov	sp, r7
 80002fa:	b004      	add	sp, #16
 80002fc:	bd80      	pop	{r7, pc}
 80002fe:	46c0      	nop			; (mov r8, r8)
 8000300:	2000002c 	.word	0x2000002c
 8000304:	2000025c 	.word	0x2000025c
 8000308:	20000030 	.word	0x20000030
 800030c:	2000002e 	.word	0x2000002e
 8000310:	20000034 	.word	0x20000034

08000314 <ring_pop>:

static inline bool ring_pop(uint16_t *out)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b082      	sub	sp, #8
 8000318:	af00      	add	r7, sp, #0
 800031a:	6078      	str	r0, [r7, #4]
    if (ring_count == 0) return false;
 800031c:	4b16      	ldr	r3, [pc, #88]	; (8000378 <ring_pop+0x64>)
 800031e:	881b      	ldrh	r3, [r3, #0]
 8000320:	b29b      	uxth	r3, r3
 8000322:	2b00      	cmp	r3, #0
 8000324:	d101      	bne.n	800032a <ring_pop+0x16>
 8000326:	2300      	movs	r3, #0
 8000328:	e022      	b.n	8000370 <ring_pop+0x5c>
    *out = ring[tail];
 800032a:	4b14      	ldr	r3, [pc, #80]	; (800037c <ring_pop+0x68>)
 800032c:	881b      	ldrh	r3, [r3, #0]
 800032e:	b29b      	uxth	r3, r3
 8000330:	001a      	movs	r2, r3
 8000332:	4b13      	ldr	r3, [pc, #76]	; (8000380 <ring_pop+0x6c>)
 8000334:	0052      	lsls	r2, r2, #1
 8000336:	5ad3      	ldrh	r3, [r2, r3]
 8000338:	b29a      	uxth	r2, r3
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	801a      	strh	r2, [r3, #0]
    tail++;
 800033e:	4b0f      	ldr	r3, [pc, #60]	; (800037c <ring_pop+0x68>)
 8000340:	881b      	ldrh	r3, [r3, #0]
 8000342:	b29b      	uxth	r3, r3
 8000344:	3301      	adds	r3, #1
 8000346:	b29a      	uxth	r2, r3
 8000348:	4b0c      	ldr	r3, [pc, #48]	; (800037c <ring_pop+0x68>)
 800034a:	801a      	strh	r2, [r3, #0]
    if (tail >= RING_SIZE) tail = 0;
 800034c:	4b0b      	ldr	r3, [pc, #44]	; (800037c <ring_pop+0x68>)
 800034e:	881b      	ldrh	r3, [r3, #0]
 8000350:	b29a      	uxth	r2, r3
 8000352:	23a0      	movs	r3, #160	; 0xa0
 8000354:	009b      	lsls	r3, r3, #2
 8000356:	429a      	cmp	r2, r3
 8000358:	d302      	bcc.n	8000360 <ring_pop+0x4c>
 800035a:	4b08      	ldr	r3, [pc, #32]	; (800037c <ring_pop+0x68>)
 800035c:	2200      	movs	r2, #0
 800035e:	801a      	strh	r2, [r3, #0]
    ring_count--;
 8000360:	4b05      	ldr	r3, [pc, #20]	; (8000378 <ring_pop+0x64>)
 8000362:	881b      	ldrh	r3, [r3, #0]
 8000364:	b29b      	uxth	r3, r3
 8000366:	3b01      	subs	r3, #1
 8000368:	b29a      	uxth	r2, r3
 800036a:	4b03      	ldr	r3, [pc, #12]	; (8000378 <ring_pop+0x64>)
 800036c:	801a      	strh	r2, [r3, #0]
    return true;
 800036e:	2301      	movs	r3, #1
}
 8000370:	0018      	movs	r0, r3
 8000372:	46bd      	mov	sp, r7
 8000374:	b002      	add	sp, #8
 8000376:	bd80      	pop	{r7, pc}
 8000378:	20000030 	.word	0x20000030
 800037c:	2000002e 	.word	0x2000002e
 8000380:	2000025c 	.word	0x2000025c

08000384 <HAL_ADC_ConvCpltCallback>:


// ===== ADC callback every sample ===== //
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
	ring_push(adc_dma_buf[0]);
 800038c:	4b1b      	ldr	r3, [pc, #108]	; (80003fc <HAL_ADC_ConvCpltCallback+0x78>)
 800038e:	881b      	ldrh	r3, [r3, #0]
 8000390:	0018      	movs	r0, r3
 8000392:	f7ff ff67 	bl	8000264 <ring_push>
	// preload first sample for SPI
	if(flag == 1)
 8000396:	4b1a      	ldr	r3, [pc, #104]	; (8000400 <HAL_ADC_ConvCpltCallback+0x7c>)
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	b2db      	uxtb	r3, r3
 800039c:	2b01      	cmp	r3, #1
 800039e:	d118      	bne.n	80003d2 <HAL_ADC_ConvCpltCallback+0x4e>
	{
		flag = 0 ;
 80003a0:	4b17      	ldr	r3, [pc, #92]	; (8000400 <HAL_ADC_ConvCpltCallback+0x7c>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	701a      	strb	r2, [r3, #0]
		ring_pop(&s);
 80003a6:	4b17      	ldr	r3, [pc, #92]	; (8000404 <HAL_ADC_ConvCpltCallback+0x80>)
 80003a8:	0018      	movs	r0, r3
 80003aa:	f7ff ffb3 	bl	8000314 <ring_pop>
		tx[0] = (uint8_t)(s & 0xFF);
 80003ae:	4b15      	ldr	r3, [pc, #84]	; (8000404 <HAL_ADC_ConvCpltCallback+0x80>)
 80003b0:	881b      	ldrh	r3, [r3, #0]
 80003b2:	b2da      	uxtb	r2, r3
 80003b4:	4b14      	ldr	r3, [pc, #80]	; (8000408 <HAL_ADC_ConvCpltCallback+0x84>)
 80003b6:	701a      	strb	r2, [r3, #0]
		tx[1] = (uint8_t)(s >> 8);
 80003b8:	4b12      	ldr	r3, [pc, #72]	; (8000404 <HAL_ADC_ConvCpltCallback+0x80>)
 80003ba:	881b      	ldrh	r3, [r3, #0]
 80003bc:	0a1b      	lsrs	r3, r3, #8
 80003be:	b29b      	uxth	r3, r3
 80003c0:	b2da      	uxtb	r2, r3
 80003c2:	4b11      	ldr	r3, [pc, #68]	; (8000408 <HAL_ADC_ConvCpltCallback+0x84>)
 80003c4:	705a      	strb	r2, [r3, #1]
		HAL_SPI_TransmitReceive_DMA(&hspi1, tx, rx, 2);
 80003c6:	4a11      	ldr	r2, [pc, #68]	; (800040c <HAL_ADC_ConvCpltCallback+0x88>)
 80003c8:	490f      	ldr	r1, [pc, #60]	; (8000408 <HAL_ADC_ConvCpltCallback+0x84>)
 80003ca:	4811      	ldr	r0, [pc, #68]	; (8000410 <HAL_ADC_ConvCpltCallback+0x8c>)
 80003cc:	2302      	movs	r3, #2
 80003ce:	f002 fae5 	bl	800299c <HAL_SPI_TransmitReceive_DMA>
	}

	// interrupt for data ready
	itr++;
 80003d2:	4b10      	ldr	r3, [pc, #64]	; (8000414 <HAL_ADC_ConvCpltCallback+0x90>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	3301      	adds	r3, #1
 80003d8:	b2da      	uxtb	r2, r3
 80003da:	4b0e      	ldr	r3, [pc, #56]	; (8000414 <HAL_ADC_ConvCpltCallback+0x90>)
 80003dc:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 0);
 80003de:	2390      	movs	r3, #144	; 0x90
 80003e0:	05db      	lsls	r3, r3, #23
 80003e2:	2200      	movs	r2, #0
 80003e4:	2104      	movs	r1, #4
 80003e6:	0018      	movs	r0, r3
 80003e8:	f001 fda8 	bl	8001f3c <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start_IT(&htim3);
 80003ec:	4b0a      	ldr	r3, [pc, #40]	; (8000418 <HAL_ADC_ConvCpltCallback+0x94>)
 80003ee:	0018      	movs	r0, r3
 80003f0:	f003 f908 	bl	8003604 <HAL_TIM_Base_Start_IT>

}
 80003f4:	46c0      	nop			; (mov r8, r8)
 80003f6:	46bd      	mov	sp, r7
 80003f8:	b002      	add	sp, #8
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	2000003c 	.word	0x2000003c
 8000400:	20000000 	.word	0x20000000
 8000404:	200001b0 	.word	0x200001b0
 8000408:	20000100 	.word	0x20000100
 800040c:	20000050 	.word	0x20000050
 8000410:	200001b4 	.word	0x200001b4
 8000414:	20000038 	.word	0x20000038
 8000418:	200000b8 	.word	0x200000b8

0800041c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 1);
 8000424:	2390      	movs	r3, #144	; 0x90
 8000426:	05db      	lsls	r3, r3, #23
 8000428:	2201      	movs	r2, #1
 800042a:	2104      	movs	r1, #4
 800042c:	0018      	movs	r0, r3
 800042e:	f001 fd85 	bl	8001f3c <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim3);
 8000432:	4b04      	ldr	r3, [pc, #16]	; (8000444 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000434:	0018      	movs	r0, r3
 8000436:	f003 f92b 	bl	8003690 <HAL_TIM_Base_Stop_IT>
}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	46bd      	mov	sp, r7
 800043e:	b002      	add	sp, #8
 8000440:	bd80      	pop	{r7, pc}
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	200000b8 	.word	0x200000b8

08000448 <HAL_SPI_TxRxCpltCallback>:
// ===== SPI callback after transmitting ===== //
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]

	 if (ring_pop(&s))
 8000450:	4b11      	ldr	r3, [pc, #68]	; (8000498 <HAL_SPI_TxRxCpltCallback+0x50>)
 8000452:	0018      	movs	r0, r3
 8000454:	f7ff ff5e 	bl	8000314 <ring_pop>
 8000458:	1e03      	subs	r3, r0, #0
 800045a:	d00c      	beq.n	8000476 <HAL_SPI_TxRxCpltCallback+0x2e>
	 {
		 tx[0] = (uint8_t)(s & 0xFF);
 800045c:	4b0e      	ldr	r3, [pc, #56]	; (8000498 <HAL_SPI_TxRxCpltCallback+0x50>)
 800045e:	881b      	ldrh	r3, [r3, #0]
 8000460:	b2da      	uxtb	r2, r3
 8000462:	4b0e      	ldr	r3, [pc, #56]	; (800049c <HAL_SPI_TxRxCpltCallback+0x54>)
 8000464:	701a      	strb	r2, [r3, #0]
		 tx[1] = (uint8_t)(s >> 8);
 8000466:	4b0c      	ldr	r3, [pc, #48]	; (8000498 <HAL_SPI_TxRxCpltCallback+0x50>)
 8000468:	881b      	ldrh	r3, [r3, #0]
 800046a:	0a1b      	lsrs	r3, r3, #8
 800046c:	b29b      	uxth	r3, r3
 800046e:	b2da      	uxtb	r2, r3
 8000470:	4b0a      	ldr	r3, [pc, #40]	; (800049c <HAL_SPI_TxRxCpltCallback+0x54>)
 8000472:	705a      	strb	r2, [r3, #1]
 8000474:	e005      	b.n	8000482 <HAL_SPI_TxRxCpltCallback+0x3a>
	 }
	 else
	 {
		 tx[0] = 0;
 8000476:	4b09      	ldr	r3, [pc, #36]	; (800049c <HAL_SPI_TxRxCpltCallback+0x54>)
 8000478:	2200      	movs	r2, #0
 800047a:	701a      	strb	r2, [r3, #0]
		 tx[1] = 0;
 800047c:	4b07      	ldr	r3, [pc, #28]	; (800049c <HAL_SPI_TxRxCpltCallback+0x54>)
 800047e:	2200      	movs	r2, #0
 8000480:	705a      	strb	r2, [r3, #1]
	 }
	 // preload for next transmit
	 HAL_SPI_TransmitReceive_DMA(&hspi1, tx, rx, 2);
 8000482:	4a07      	ldr	r2, [pc, #28]	; (80004a0 <HAL_SPI_TxRxCpltCallback+0x58>)
 8000484:	4905      	ldr	r1, [pc, #20]	; (800049c <HAL_SPI_TxRxCpltCallback+0x54>)
 8000486:	4807      	ldr	r0, [pc, #28]	; (80004a4 <HAL_SPI_TxRxCpltCallback+0x5c>)
 8000488:	2302      	movs	r3, #2
 800048a:	f002 fa87 	bl	800299c <HAL_SPI_TransmitReceive_DMA>

}
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	46bd      	mov	sp, r7
 8000492:	b002      	add	sp, #8
 8000494:	bd80      	pop	{r7, pc}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	200001b0 	.word	0x200001b0
 800049c:	20000100 	.word	0x20000100
 80004a0:	20000050 	.word	0x20000050
 80004a4:	200001b4 	.word	0x200001b4

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 fc3e 	bl	8000d2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f80d 	bl	80004ce <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b4:	f000 f9c0 	bl	8000838 <MX_GPIO_Init>
  MX_DMA_Init();
 80004b8:	f000 f998 	bl	80007ec <MX_DMA_Init>
  MX_ADC_Init();
 80004bc:	f000 f84a 	bl	8000554 <MX_ADC_Init>
  MX_SPI1_Init();
 80004c0:	f000 f8b0 	bl	8000624 <MX_SPI1_Init>
  MX_TIM1_Init();
 80004c4:	f000 f8e8 	bl	8000698 <MX_TIM1_Init>
  MX_TIM3_Init();
 80004c8:	f000 f93c 	bl	8000744 <MX_TIM3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004cc:	e7fe      	b.n	80004cc <main+0x24>

080004ce <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ce:	b590      	push	{r4, r7, lr}
 80004d0:	b091      	sub	sp, #68	; 0x44
 80004d2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004d4:	2410      	movs	r4, #16
 80004d6:	193b      	adds	r3, r7, r4
 80004d8:	0018      	movs	r0, r3
 80004da:	2330      	movs	r3, #48	; 0x30
 80004dc:	001a      	movs	r2, r3
 80004de:	2100      	movs	r1, #0
 80004e0:	f003 fc80 	bl	8003de4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004e4:	003b      	movs	r3, r7
 80004e6:	0018      	movs	r0, r3
 80004e8:	2310      	movs	r3, #16
 80004ea:	001a      	movs	r2, r3
 80004ec:	2100      	movs	r1, #0
 80004ee:	f003 fc79 	bl	8003de4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 80004f2:	0021      	movs	r1, r4
 80004f4:	187b      	adds	r3, r7, r1
 80004f6:	2211      	movs	r2, #17
 80004f8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2205      	movs	r2, #5
 80004fe:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2201      	movs	r2, #1
 8000504:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2210      	movs	r2, #16
 800050a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2200      	movs	r2, #0
 8000510:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000512:	187b      	adds	r3, r7, r1
 8000514:	0018      	movs	r0, r3
 8000516:	f001 fd4b 	bl	8001fb0 <HAL_RCC_OscConfig>
 800051a:	1e03      	subs	r3, r0, #0
 800051c:	d001      	beq.n	8000522 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800051e:	f000 f9fd 	bl	800091c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000522:	003b      	movs	r3, r7
 8000524:	2207      	movs	r2, #7
 8000526:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000528:	003b      	movs	r3, r7
 800052a:	2201      	movs	r2, #1
 800052c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800052e:	003b      	movs	r3, r7
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000534:	003b      	movs	r3, r7
 8000536:	2200      	movs	r2, #0
 8000538:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800053a:	003b      	movs	r3, r7
 800053c:	2100      	movs	r1, #0
 800053e:	0018      	movs	r0, r3
 8000540:	f002 f850 	bl	80025e4 <HAL_RCC_ClockConfig>
 8000544:	1e03      	subs	r3, r0, #0
 8000546:	d001      	beq.n	800054c <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000548:	f000 f9e8 	bl	800091c <Error_Handler>
  }
}
 800054c:	46c0      	nop			; (mov r8, r8)
 800054e:	46bd      	mov	sp, r7
 8000550:	b011      	add	sp, #68	; 0x44
 8000552:	bd90      	pop	{r4, r7, pc}

08000554 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800055a:	1d3b      	adds	r3, r7, #4
 800055c:	0018      	movs	r0, r3
 800055e:	230c      	movs	r3, #12
 8000560:	001a      	movs	r2, r3
 8000562:	2100      	movs	r1, #0
 8000564:	f003 fc3e 	bl	8003de4 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000568:	4b2c      	ldr	r3, [pc, #176]	; (800061c <MX_ADC_Init+0xc8>)
 800056a:	4a2d      	ldr	r2, [pc, #180]	; (8000620 <MX_ADC_Init+0xcc>)
 800056c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800056e:	4b2b      	ldr	r3, [pc, #172]	; (800061c <MX_ADC_Init+0xc8>)
 8000570:	2200      	movs	r2, #0
 8000572:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000574:	4b29      	ldr	r3, [pc, #164]	; (800061c <MX_ADC_Init+0xc8>)
 8000576:	2200      	movs	r2, #0
 8000578:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800057a:	4b28      	ldr	r3, [pc, #160]	; (800061c <MX_ADC_Init+0xc8>)
 800057c:	2200      	movs	r2, #0
 800057e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000580:	4b26      	ldr	r3, [pc, #152]	; (800061c <MX_ADC_Init+0xc8>)
 8000582:	2201      	movs	r2, #1
 8000584:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000586:	4b25      	ldr	r3, [pc, #148]	; (800061c <MX_ADC_Init+0xc8>)
 8000588:	2204      	movs	r2, #4
 800058a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800058c:	4b23      	ldr	r3, [pc, #140]	; (800061c <MX_ADC_Init+0xc8>)
 800058e:	2200      	movs	r2, #0
 8000590:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000592:	4b22      	ldr	r3, [pc, #136]	; (800061c <MX_ADC_Init+0xc8>)
 8000594:	2200      	movs	r2, #0
 8000596:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000598:	4b20      	ldr	r3, [pc, #128]	; (800061c <MX_ADC_Init+0xc8>)
 800059a:	2200      	movs	r2, #0
 800059c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800059e:	4b1f      	ldr	r3, [pc, #124]	; (800061c <MX_ADC_Init+0xc8>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 80005a4:	4b1d      	ldr	r3, [pc, #116]	; (800061c <MX_ADC_Init+0xc8>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005aa:	4b1c      	ldr	r3, [pc, #112]	; (800061c <MX_ADC_Init+0xc8>)
 80005ac:	2280      	movs	r2, #128	; 0x80
 80005ae:	00d2      	lsls	r2, r2, #3
 80005b0:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80005b2:	4b1a      	ldr	r3, [pc, #104]	; (800061c <MX_ADC_Init+0xc8>)
 80005b4:	2224      	movs	r2, #36	; 0x24
 80005b6:	2101      	movs	r1, #1
 80005b8:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005ba:	4b18      	ldr	r3, [pc, #96]	; (800061c <MX_ADC_Init+0xc8>)
 80005bc:	2201      	movs	r2, #1
 80005be:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80005c0:	4b16      	ldr	r3, [pc, #88]	; (800061c <MX_ADC_Init+0xc8>)
 80005c2:	0018      	movs	r0, r3
 80005c4:	f000 fc16 	bl	8000df4 <HAL_ADC_Init>
 80005c8:	1e03      	subs	r3, r0, #0
 80005ca:	d001      	beq.n	80005d0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80005cc:	f000 f9a6 	bl	800091c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	2201      	movs	r2, #1
 80005d4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2280      	movs	r2, #128	; 0x80
 80005da:	0152      	lsls	r2, r2, #5
 80005dc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	2202      	movs	r2, #2
 80005e2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80005e4:	1d3a      	adds	r2, r7, #4
 80005e6:	4b0d      	ldr	r3, [pc, #52]	; (800061c <MX_ADC_Init+0xc8>)
 80005e8:	0011      	movs	r1, r2
 80005ea:	0018      	movs	r0, r3
 80005ec:	f000 fdd4 	bl	8001198 <HAL_ADC_ConfigChannel>
 80005f0:	1e03      	subs	r3, r0, #0
 80005f2:	d001      	beq.n	80005f8 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80005f4:	f000 f992 	bl	800091c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2203      	movs	r2, #3
 80005fc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80005fe:	1d3a      	adds	r2, r7, #4
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <MX_ADC_Init+0xc8>)
 8000602:	0011      	movs	r1, r2
 8000604:	0018      	movs	r0, r3
 8000606:	f000 fdc7 	bl	8001198 <HAL_ADC_ConfigChannel>
 800060a:	1e03      	subs	r3, r0, #0
 800060c:	d001      	beq.n	8000612 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 800060e:	f000 f985 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	46bd      	mov	sp, r7
 8000616:	b004      	add	sp, #16
 8000618:	bd80      	pop	{r7, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	200007a0 	.word	0x200007a0
 8000620:	40012400 	.word	0x40012400

08000624 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000628:	4b19      	ldr	r3, [pc, #100]	; (8000690 <MX_SPI1_Init+0x6c>)
 800062a:	4a1a      	ldr	r2, [pc, #104]	; (8000694 <MX_SPI1_Init+0x70>)
 800062c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800062e:	4b18      	ldr	r3, [pc, #96]	; (8000690 <MX_SPI1_Init+0x6c>)
 8000630:	2200      	movs	r2, #0
 8000632:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000634:	4b16      	ldr	r3, [pc, #88]	; (8000690 <MX_SPI1_Init+0x6c>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800063a:	4b15      	ldr	r3, [pc, #84]	; (8000690 <MX_SPI1_Init+0x6c>)
 800063c:	22e0      	movs	r2, #224	; 0xe0
 800063e:	00d2      	lsls	r2, r2, #3
 8000640:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000642:	4b13      	ldr	r3, [pc, #76]	; (8000690 <MX_SPI1_Init+0x6c>)
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000648:	4b11      	ldr	r3, [pc, #68]	; (8000690 <MX_SPI1_Init+0x6c>)
 800064a:	2200      	movs	r2, #0
 800064c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800064e:	4b10      	ldr	r3, [pc, #64]	; (8000690 <MX_SPI1_Init+0x6c>)
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000654:	4b0e      	ldr	r3, [pc, #56]	; (8000690 <MX_SPI1_Init+0x6c>)
 8000656:	2200      	movs	r2, #0
 8000658:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800065a:	4b0d      	ldr	r3, [pc, #52]	; (8000690 <MX_SPI1_Init+0x6c>)
 800065c:	2200      	movs	r2, #0
 800065e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000660:	4b0b      	ldr	r3, [pc, #44]	; (8000690 <MX_SPI1_Init+0x6c>)
 8000662:	2200      	movs	r2, #0
 8000664:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000666:	4b0a      	ldr	r3, [pc, #40]	; (8000690 <MX_SPI1_Init+0x6c>)
 8000668:	2207      	movs	r2, #7
 800066a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800066c:	4b08      	ldr	r3, [pc, #32]	; (8000690 <MX_SPI1_Init+0x6c>)
 800066e:	2200      	movs	r2, #0
 8000670:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000672:	4b07      	ldr	r3, [pc, #28]	; (8000690 <MX_SPI1_Init+0x6c>)
 8000674:	2200      	movs	r2, #0
 8000676:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000678:	4b05      	ldr	r3, [pc, #20]	; (8000690 <MX_SPI1_Init+0x6c>)
 800067a:	0018      	movs	r0, r3
 800067c:	f002 f8d6 	bl	800282c <HAL_SPI_Init>
 8000680:	1e03      	subs	r3, r0, #0
 8000682:	d001      	beq.n	8000688 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8000684:	f000 f94a 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000688:	46c0      	nop			; (mov r8, r8)
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	200001b4 	.word	0x200001b4
 8000694:	40013000 	.word	0x40013000

08000698 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800069e:	2308      	movs	r3, #8
 80006a0:	18fb      	adds	r3, r7, r3
 80006a2:	0018      	movs	r0, r3
 80006a4:	2310      	movs	r3, #16
 80006a6:	001a      	movs	r2, r3
 80006a8:	2100      	movs	r1, #0
 80006aa:	f003 fb9b 	bl	8003de4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006ae:	003b      	movs	r3, r7
 80006b0:	0018      	movs	r0, r3
 80006b2:	2308      	movs	r3, #8
 80006b4:	001a      	movs	r2, r3
 80006b6:	2100      	movs	r1, #0
 80006b8:	f003 fb94 	bl	8003de4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80006bc:	4b1f      	ldr	r3, [pc, #124]	; (800073c <MX_TIM1_Init+0xa4>)
 80006be:	4a20      	ldr	r2, [pc, #128]	; (8000740 <MX_TIM1_Init+0xa8>)
 80006c0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 99;
 80006c2:	4b1e      	ldr	r3, [pc, #120]	; (800073c <MX_TIM1_Init+0xa4>)
 80006c4:	2263      	movs	r2, #99	; 0x63
 80006c6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006c8:	4b1c      	ldr	r3, [pc, #112]	; (800073c <MX_TIM1_Init+0xa4>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 31;
 80006ce:	4b1b      	ldr	r3, [pc, #108]	; (800073c <MX_TIM1_Init+0xa4>)
 80006d0:	221f      	movs	r2, #31
 80006d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006d4:	4b19      	ldr	r3, [pc, #100]	; (800073c <MX_TIM1_Init+0xa4>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80006da:	4b18      	ldr	r3, [pc, #96]	; (800073c <MX_TIM1_Init+0xa4>)
 80006dc:	2200      	movs	r2, #0
 80006de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006e0:	4b16      	ldr	r3, [pc, #88]	; (800073c <MX_TIM1_Init+0xa4>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006e6:	4b15      	ldr	r3, [pc, #84]	; (800073c <MX_TIM1_Init+0xa4>)
 80006e8:	0018      	movs	r0, r3
 80006ea:	f002 fefd 	bl	80034e8 <HAL_TIM_Base_Init>
 80006ee:	1e03      	subs	r3, r0, #0
 80006f0:	d001      	beq.n	80006f6 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 80006f2:	f000 f913 	bl	800091c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006f6:	2108      	movs	r1, #8
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	2280      	movs	r2, #128	; 0x80
 80006fc:	0152      	lsls	r2, r2, #5
 80006fe:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000700:	187a      	adds	r2, r7, r1
 8000702:	4b0e      	ldr	r3, [pc, #56]	; (800073c <MX_TIM1_Init+0xa4>)
 8000704:	0011      	movs	r1, r2
 8000706:	0018      	movs	r0, r3
 8000708:	f003 f8de 	bl	80038c8 <HAL_TIM_ConfigClockSource>
 800070c:	1e03      	subs	r3, r0, #0
 800070e:	d001      	beq.n	8000714 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000710:	f000 f904 	bl	800091c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000714:	003b      	movs	r3, r7
 8000716:	2220      	movs	r2, #32
 8000718:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800071a:	003b      	movs	r3, r7
 800071c:	2280      	movs	r2, #128	; 0x80
 800071e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000720:	003a      	movs	r2, r7
 8000722:	4b06      	ldr	r3, [pc, #24]	; (800073c <MX_TIM1_Init+0xa4>)
 8000724:	0011      	movs	r1, r2
 8000726:	0018      	movs	r0, r3
 8000728:	f003 fad6 	bl	8003cd8 <HAL_TIMEx_MasterConfigSynchronization>
 800072c:	1e03      	subs	r3, r0, #0
 800072e:	d001      	beq.n	8000734 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000730:	f000 f8f4 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000734:	46c0      	nop			; (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	b006      	add	sp, #24
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20000168 	.word	0x20000168
 8000740:	40012c00 	.word	0x40012c00

08000744 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800074a:	2308      	movs	r3, #8
 800074c:	18fb      	adds	r3, r7, r3
 800074e:	0018      	movs	r0, r3
 8000750:	2310      	movs	r3, #16
 8000752:	001a      	movs	r2, r3
 8000754:	2100      	movs	r1, #0
 8000756:	f003 fb45 	bl	8003de4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800075a:	003b      	movs	r3, r7
 800075c:	0018      	movs	r0, r3
 800075e:	2308      	movs	r3, #8
 8000760:	001a      	movs	r2, r3
 8000762:	2100      	movs	r1, #0
 8000764:	f003 fb3e 	bl	8003de4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000768:	4b1e      	ldr	r3, [pc, #120]	; (80007e4 <MX_TIM3_Init+0xa0>)
 800076a:	4a1f      	ldr	r2, [pc, #124]	; (80007e8 <MX_TIM3_Init+0xa4>)
 800076c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9;
 800076e:	4b1d      	ldr	r3, [pc, #116]	; (80007e4 <MX_TIM3_Init+0xa0>)
 8000770:	2209      	movs	r2, #9
 8000772:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000774:	4b1b      	ldr	r3, [pc, #108]	; (80007e4 <MX_TIM3_Init+0xa0>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3;
 800077a:	4b1a      	ldr	r3, [pc, #104]	; (80007e4 <MX_TIM3_Init+0xa0>)
 800077c:	2203      	movs	r2, #3
 800077e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000780:	4b18      	ldr	r3, [pc, #96]	; (80007e4 <MX_TIM3_Init+0xa0>)
 8000782:	2200      	movs	r2, #0
 8000784:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000786:	4b17      	ldr	r3, [pc, #92]	; (80007e4 <MX_TIM3_Init+0xa0>)
 8000788:	2200      	movs	r2, #0
 800078a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800078c:	4b15      	ldr	r3, [pc, #84]	; (80007e4 <MX_TIM3_Init+0xa0>)
 800078e:	0018      	movs	r0, r3
 8000790:	f002 feaa 	bl	80034e8 <HAL_TIM_Base_Init>
 8000794:	1e03      	subs	r3, r0, #0
 8000796:	d001      	beq.n	800079c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000798:	f000 f8c0 	bl	800091c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800079c:	2108      	movs	r1, #8
 800079e:	187b      	adds	r3, r7, r1
 80007a0:	2280      	movs	r2, #128	; 0x80
 80007a2:	0152      	lsls	r2, r2, #5
 80007a4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007a6:	187a      	adds	r2, r7, r1
 80007a8:	4b0e      	ldr	r3, [pc, #56]	; (80007e4 <MX_TIM3_Init+0xa0>)
 80007aa:	0011      	movs	r1, r2
 80007ac:	0018      	movs	r0, r3
 80007ae:	f003 f88b 	bl	80038c8 <HAL_TIM_ConfigClockSource>
 80007b2:	1e03      	subs	r3, r0, #0
 80007b4:	d001      	beq.n	80007ba <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80007b6:	f000 f8b1 	bl	800091c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ba:	003b      	movs	r3, r7
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007c0:	003b      	movs	r3, r7
 80007c2:	2200      	movs	r2, #0
 80007c4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007c6:	003a      	movs	r2, r7
 80007c8:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <MX_TIM3_Init+0xa0>)
 80007ca:	0011      	movs	r1, r2
 80007cc:	0018      	movs	r0, r3
 80007ce:	f003 fa83 	bl	8003cd8 <HAL_TIMEx_MasterConfigSynchronization>
 80007d2:	1e03      	subs	r3, r0, #0
 80007d4:	d001      	beq.n	80007da <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80007d6:	f000 f8a1 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	46bd      	mov	sp, r7
 80007de:	b006      	add	sp, #24
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	200000b8 	.word	0x200000b8
 80007e8:	40000400 	.word	0x40000400

080007ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007f2:	4b10      	ldr	r3, [pc, #64]	; (8000834 <MX_DMA_Init+0x48>)
 80007f4:	695a      	ldr	r2, [r3, #20]
 80007f6:	4b0f      	ldr	r3, [pc, #60]	; (8000834 <MX_DMA_Init+0x48>)
 80007f8:	2101      	movs	r1, #1
 80007fa:	430a      	orrs	r2, r1
 80007fc:	615a      	str	r2, [r3, #20]
 80007fe:	4b0d      	ldr	r3, [pc, #52]	; (8000834 <MX_DMA_Init+0x48>)
 8000800:	695b      	ldr	r3, [r3, #20]
 8000802:	2201      	movs	r2, #1
 8000804:	4013      	ands	r3, r2
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800080a:	2200      	movs	r2, #0
 800080c:	2100      	movs	r1, #0
 800080e:	2009      	movs	r0, #9
 8000810:	f001 f814 	bl	800183c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000814:	2009      	movs	r0, #9
 8000816:	f001 f826 	bl	8001866 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800081a:	2200      	movs	r2, #0
 800081c:	2100      	movs	r1, #0
 800081e:	200a      	movs	r0, #10
 8000820:	f001 f80c 	bl	800183c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000824:	200a      	movs	r0, #10
 8000826:	f001 f81e 	bl	8001866 <HAL_NVIC_EnableIRQ>

}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	b002      	add	sp, #8
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	40021000 	.word	0x40021000

08000838 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b089      	sub	sp, #36	; 0x24
 800083c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083e:	240c      	movs	r4, #12
 8000840:	193b      	adds	r3, r7, r4
 8000842:	0018      	movs	r0, r3
 8000844:	2314      	movs	r3, #20
 8000846:	001a      	movs	r2, r3
 8000848:	2100      	movs	r1, #0
 800084a:	f003 facb 	bl	8003de4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800084e:	4b32      	ldr	r3, [pc, #200]	; (8000918 <MX_GPIO_Init+0xe0>)
 8000850:	695a      	ldr	r2, [r3, #20]
 8000852:	4b31      	ldr	r3, [pc, #196]	; (8000918 <MX_GPIO_Init+0xe0>)
 8000854:	2180      	movs	r1, #128	; 0x80
 8000856:	03c9      	lsls	r1, r1, #15
 8000858:	430a      	orrs	r2, r1
 800085a:	615a      	str	r2, [r3, #20]
 800085c:	4b2e      	ldr	r3, [pc, #184]	; (8000918 <MX_GPIO_Init+0xe0>)
 800085e:	695a      	ldr	r2, [r3, #20]
 8000860:	2380      	movs	r3, #128	; 0x80
 8000862:	03db      	lsls	r3, r3, #15
 8000864:	4013      	ands	r3, r2
 8000866:	60bb      	str	r3, [r7, #8]
 8000868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	4b2b      	ldr	r3, [pc, #172]	; (8000918 <MX_GPIO_Init+0xe0>)
 800086c:	695a      	ldr	r2, [r3, #20]
 800086e:	4b2a      	ldr	r3, [pc, #168]	; (8000918 <MX_GPIO_Init+0xe0>)
 8000870:	2180      	movs	r1, #128	; 0x80
 8000872:	0289      	lsls	r1, r1, #10
 8000874:	430a      	orrs	r2, r1
 8000876:	615a      	str	r2, [r3, #20]
 8000878:	4b27      	ldr	r3, [pc, #156]	; (8000918 <MX_GPIO_Init+0xe0>)
 800087a:	695a      	ldr	r2, [r3, #20]
 800087c:	2380      	movs	r3, #128	; 0x80
 800087e:	029b      	lsls	r3, r3, #10
 8000880:	4013      	ands	r3, r2
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000886:	2390      	movs	r3, #144	; 0x90
 8000888:	05db      	lsls	r3, r3, #23
 800088a:	2201      	movs	r2, #1
 800088c:	2104      	movs	r1, #4
 800088e:	0018      	movs	r0, r3
 8000890:	f001 fb54 	bl	8001f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000894:	193b      	adds	r3, r7, r4
 8000896:	2201      	movs	r2, #1
 8000898:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800089a:	193b      	adds	r3, r7, r4
 800089c:	2284      	movs	r2, #132	; 0x84
 800089e:	0392      	lsls	r2, r2, #14
 80008a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a8:	193a      	adds	r2, r7, r4
 80008aa:	2390      	movs	r3, #144	; 0x90
 80008ac:	05db      	lsls	r3, r3, #23
 80008ae:	0011      	movs	r1, r2
 80008b0:	0018      	movs	r0, r3
 80008b2:	f001 f9d3 	bl	8001c5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008b6:	193b      	adds	r3, r7, r4
 80008b8:	2204      	movs	r2, #4
 80008ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	2201      	movs	r2, #1
 80008c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	193b      	adds	r3, r7, r4
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ce:	193a      	adds	r2, r7, r4
 80008d0:	2390      	movs	r3, #144	; 0x90
 80008d2:	05db      	lsls	r3, r3, #23
 80008d4:	0011      	movs	r1, r2
 80008d6:	0018      	movs	r0, r3
 80008d8:	f001 f9c0 	bl	8001c5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008dc:	0021      	movs	r1, r4
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	22c0      	movs	r2, #192	; 0xc0
 80008e2:	00d2      	lsls	r2, r2, #3
 80008e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	2200      	movs	r2, #0
 80008ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	2200      	movs	r2, #0
 80008f0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f2:	187a      	adds	r2, r7, r1
 80008f4:	2390      	movs	r3, #144	; 0x90
 80008f6:	05db      	lsls	r3, r3, #23
 80008f8:	0011      	movs	r1, r2
 80008fa:	0018      	movs	r0, r3
 80008fc:	f001 f9ae 	bl	8001c5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000900:	2200      	movs	r2, #0
 8000902:	2100      	movs	r1, #0
 8000904:	2005      	movs	r0, #5
 8000906:	f000 ff99 	bl	800183c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800090a:	2005      	movs	r0, #5
 800090c:	f000 ffab 	bl	8001866 <HAL_NVIC_EnableIRQ>

}
 8000910:	46c0      	nop			; (mov r8, r8)
 8000912:	46bd      	mov	sp, r7
 8000914:	b009      	add	sp, #36	; 0x24
 8000916:	bd90      	pop	{r4, r7, pc}
 8000918:	40021000 	.word	0x40021000

0800091c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000920:	b672      	cpsid	i
}
 8000922:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000924:	e7fe      	b.n	8000924 <Error_Handler+0x8>
	...

08000928 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092e:	4b0f      	ldr	r3, [pc, #60]	; (800096c <HAL_MspInit+0x44>)
 8000930:	699a      	ldr	r2, [r3, #24]
 8000932:	4b0e      	ldr	r3, [pc, #56]	; (800096c <HAL_MspInit+0x44>)
 8000934:	2101      	movs	r1, #1
 8000936:	430a      	orrs	r2, r1
 8000938:	619a      	str	r2, [r3, #24]
 800093a:	4b0c      	ldr	r3, [pc, #48]	; (800096c <HAL_MspInit+0x44>)
 800093c:	699b      	ldr	r3, [r3, #24]
 800093e:	2201      	movs	r2, #1
 8000940:	4013      	ands	r3, r2
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	4b09      	ldr	r3, [pc, #36]	; (800096c <HAL_MspInit+0x44>)
 8000948:	69da      	ldr	r2, [r3, #28]
 800094a:	4b08      	ldr	r3, [pc, #32]	; (800096c <HAL_MspInit+0x44>)
 800094c:	2180      	movs	r1, #128	; 0x80
 800094e:	0549      	lsls	r1, r1, #21
 8000950:	430a      	orrs	r2, r1
 8000952:	61da      	str	r2, [r3, #28]
 8000954:	4b05      	ldr	r3, [pc, #20]	; (800096c <HAL_MspInit+0x44>)
 8000956:	69da      	ldr	r2, [r3, #28]
 8000958:	2380      	movs	r3, #128	; 0x80
 800095a:	055b      	lsls	r3, r3, #21
 800095c:	4013      	ands	r3, r2
 800095e:	603b      	str	r3, [r7, #0]
 8000960:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000962:	46c0      	nop			; (mov r8, r8)
 8000964:	46bd      	mov	sp, r7
 8000966:	b002      	add	sp, #8
 8000968:	bd80      	pop	{r7, pc}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	40021000 	.word	0x40021000

08000970 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000970:	b590      	push	{r4, r7, lr}
 8000972:	b08b      	sub	sp, #44	; 0x2c
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000978:	2414      	movs	r4, #20
 800097a:	193b      	adds	r3, r7, r4
 800097c:	0018      	movs	r0, r3
 800097e:	2314      	movs	r3, #20
 8000980:	001a      	movs	r2, r3
 8000982:	2100      	movs	r1, #0
 8000984:	f003 fa2e 	bl	8003de4 <memset>
  if(hadc->Instance==ADC1)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a2d      	ldr	r2, [pc, #180]	; (8000a44 <HAL_ADC_MspInit+0xd4>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d153      	bne.n	8000a3a <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000992:	4b2d      	ldr	r3, [pc, #180]	; (8000a48 <HAL_ADC_MspInit+0xd8>)
 8000994:	699a      	ldr	r2, [r3, #24]
 8000996:	4b2c      	ldr	r3, [pc, #176]	; (8000a48 <HAL_ADC_MspInit+0xd8>)
 8000998:	2180      	movs	r1, #128	; 0x80
 800099a:	0089      	lsls	r1, r1, #2
 800099c:	430a      	orrs	r2, r1
 800099e:	619a      	str	r2, [r3, #24]
 80009a0:	4b29      	ldr	r3, [pc, #164]	; (8000a48 <HAL_ADC_MspInit+0xd8>)
 80009a2:	699a      	ldr	r2, [r3, #24]
 80009a4:	2380      	movs	r3, #128	; 0x80
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	4013      	ands	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
 80009ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	4b26      	ldr	r3, [pc, #152]	; (8000a48 <HAL_ADC_MspInit+0xd8>)
 80009b0:	695a      	ldr	r2, [r3, #20]
 80009b2:	4b25      	ldr	r3, [pc, #148]	; (8000a48 <HAL_ADC_MspInit+0xd8>)
 80009b4:	2180      	movs	r1, #128	; 0x80
 80009b6:	0289      	lsls	r1, r1, #10
 80009b8:	430a      	orrs	r2, r1
 80009ba:	615a      	str	r2, [r3, #20]
 80009bc:	4b22      	ldr	r3, [pc, #136]	; (8000a48 <HAL_ADC_MspInit+0xd8>)
 80009be:	695a      	ldr	r2, [r3, #20]
 80009c0:	2380      	movs	r3, #128	; 0x80
 80009c2:	029b      	lsls	r3, r3, #10
 80009c4:	4013      	ands	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80009ca:	193b      	adds	r3, r7, r4
 80009cc:	220a      	movs	r2, #10
 80009ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009d0:	193b      	adds	r3, r7, r4
 80009d2:	2203      	movs	r2, #3
 80009d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	193b      	adds	r3, r7, r4
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009dc:	193a      	adds	r2, r7, r4
 80009de:	2390      	movs	r3, #144	; 0x90
 80009e0:	05db      	lsls	r3, r3, #23
 80009e2:	0011      	movs	r1, r2
 80009e4:	0018      	movs	r0, r3
 80009e6:	f001 f939 	bl	8001c5c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80009ea:	4b18      	ldr	r3, [pc, #96]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 80009ec:	4a18      	ldr	r2, [pc, #96]	; (8000a50 <HAL_ADC_MspInit+0xe0>)
 80009ee:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009f0:	4b16      	ldr	r3, [pc, #88]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80009f6:	4b15      	ldr	r3, [pc, #84]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80009fc:	4b13      	ldr	r3, [pc, #76]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 80009fe:	2280      	movs	r2, #128	; 0x80
 8000a00:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a02:	4b12      	ldr	r3, [pc, #72]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 8000a04:	2280      	movs	r2, #128	; 0x80
 8000a06:	0052      	lsls	r2, r2, #1
 8000a08:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a0a:	4b10      	ldr	r3, [pc, #64]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 8000a0c:	2280      	movs	r2, #128	; 0x80
 8000a0e:	00d2      	lsls	r2, r2, #3
 8000a10:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000a12:	4b0e      	ldr	r3, [pc, #56]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 8000a14:	2220      	movs	r2, #32
 8000a16:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000a18:	4b0c      	ldr	r3, [pc, #48]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000a1e:	4b0b      	ldr	r3, [pc, #44]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 8000a20:	0018      	movs	r0, r3
 8000a22:	f000 ff3d 	bl	80018a0 <HAL_DMA_Init>
 8000a26:	1e03      	subs	r3, r0, #0
 8000a28:	d001      	beq.n	8000a2e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8000a2a:	f7ff ff77 	bl	800091c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a06      	ldr	r2, [pc, #24]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 8000a32:	631a      	str	r2, [r3, #48]	; 0x30
 8000a34:	4b05      	ldr	r3, [pc, #20]	; (8000a4c <HAL_ADC_MspInit+0xdc>)
 8000a36:	687a      	ldr	r2, [r7, #4]
 8000a38:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	b00b      	add	sp, #44	; 0x2c
 8000a40:	bd90      	pop	{r4, r7, pc}
 8000a42:	46c0      	nop			; (mov r8, r8)
 8000a44:	40012400 	.word	0x40012400
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	2000075c 	.word	0x2000075c
 8000a50:	40020008 	.word	0x40020008

08000a54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a54:	b590      	push	{r4, r7, lr}
 8000a56:	b08b      	sub	sp, #44	; 0x2c
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5c:	2414      	movs	r4, #20
 8000a5e:	193b      	adds	r3, r7, r4
 8000a60:	0018      	movs	r0, r3
 8000a62:	2314      	movs	r3, #20
 8000a64:	001a      	movs	r2, r3
 8000a66:	2100      	movs	r1, #0
 8000a68:	f003 f9bc 	bl	8003de4 <memset>
  if(hspi->Instance==SPI1)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a47      	ldr	r2, [pc, #284]	; (8000b90 <HAL_SPI_MspInit+0x13c>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d000      	beq.n	8000a78 <HAL_SPI_MspInit+0x24>
 8000a76:	e086      	b.n	8000b86 <HAL_SPI_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a78:	4b46      	ldr	r3, [pc, #280]	; (8000b94 <HAL_SPI_MspInit+0x140>)
 8000a7a:	699a      	ldr	r2, [r3, #24]
 8000a7c:	4b45      	ldr	r3, [pc, #276]	; (8000b94 <HAL_SPI_MspInit+0x140>)
 8000a7e:	2180      	movs	r1, #128	; 0x80
 8000a80:	0149      	lsls	r1, r1, #5
 8000a82:	430a      	orrs	r2, r1
 8000a84:	619a      	str	r2, [r3, #24]
 8000a86:	4b43      	ldr	r3, [pc, #268]	; (8000b94 <HAL_SPI_MspInit+0x140>)
 8000a88:	699a      	ldr	r2, [r3, #24]
 8000a8a:	2380      	movs	r3, #128	; 0x80
 8000a8c:	015b      	lsls	r3, r3, #5
 8000a8e:	4013      	ands	r3, r2
 8000a90:	613b      	str	r3, [r7, #16]
 8000a92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a94:	4b3f      	ldr	r3, [pc, #252]	; (8000b94 <HAL_SPI_MspInit+0x140>)
 8000a96:	695a      	ldr	r2, [r3, #20]
 8000a98:	4b3e      	ldr	r3, [pc, #248]	; (8000b94 <HAL_SPI_MspInit+0x140>)
 8000a9a:	2180      	movs	r1, #128	; 0x80
 8000a9c:	0289      	lsls	r1, r1, #10
 8000a9e:	430a      	orrs	r2, r1
 8000aa0:	615a      	str	r2, [r3, #20]
 8000aa2:	4b3c      	ldr	r3, [pc, #240]	; (8000b94 <HAL_SPI_MspInit+0x140>)
 8000aa4:	695a      	ldr	r2, [r3, #20]
 8000aa6:	2380      	movs	r3, #128	; 0x80
 8000aa8:	029b      	lsls	r3, r3, #10
 8000aaa:	4013      	ands	r3, r2
 8000aac:	60fb      	str	r3, [r7, #12]
 8000aae:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000ab0:	0021      	movs	r1, r4
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	22f0      	movs	r2, #240	; 0xf0
 8000ab6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	2202      	movs	r2, #2
 8000abc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	187b      	adds	r3, r7, r1
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ac4:	187b      	adds	r3, r7, r1
 8000ac6:	2203      	movs	r2, #3
 8000ac8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000aca:	187b      	adds	r3, r7, r1
 8000acc:	2200      	movs	r2, #0
 8000ace:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad0:	187a      	adds	r2, r7, r1
 8000ad2:	2390      	movs	r3, #144	; 0x90
 8000ad4:	05db      	lsls	r3, r3, #23
 8000ad6:	0011      	movs	r1, r2
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f001 f8bf 	bl	8001c5c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000ade:	4b2e      	ldr	r3, [pc, #184]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000ae0:	4a2e      	ldr	r2, [pc, #184]	; (8000b9c <HAL_SPI_MspInit+0x148>)
 8000ae2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ae4:	4b2c      	ldr	r3, [pc, #176]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000ae6:	2210      	movs	r2, #16
 8000ae8:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aea:	4b2b      	ldr	r3, [pc, #172]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000af0:	4b29      	ldr	r3, [pc, #164]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000af2:	2280      	movs	r2, #128	; 0x80
 8000af4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000af6:	4b28      	ldr	r3, [pc, #160]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000afc:	4b26      	ldr	r3, [pc, #152]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000b02:	4b25      	ldr	r3, [pc, #148]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b08:	4b23      	ldr	r3, [pc, #140]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000b0e:	4b22      	ldr	r3, [pc, #136]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000b10:	0018      	movs	r0, r3
 8000b12:	f000 fec5 	bl	80018a0 <HAL_DMA_Init>
 8000b16:	1e03      	subs	r3, r0, #0
 8000b18:	d001      	beq.n	8000b1e <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8000b1a:	f7ff feff 	bl	800091c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4a1d      	ldr	r2, [pc, #116]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000b22:	655a      	str	r2, [r3, #84]	; 0x54
 8000b24:	4b1c      	ldr	r3, [pc, #112]	; (8000b98 <HAL_SPI_MspInit+0x144>)
 8000b26:	687a      	ldr	r2, [r7, #4]
 8000b28:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000b2a:	4b1d      	ldr	r3, [pc, #116]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b2c:	4a1d      	ldr	r2, [pc, #116]	; (8000ba4 <HAL_SPI_MspInit+0x150>)
 8000b2e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b30:	4b1b      	ldr	r3, [pc, #108]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b36:	4b1a      	ldr	r3, [pc, #104]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b3c:	4b18      	ldr	r3, [pc, #96]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b3e:	2280      	movs	r2, #128	; 0x80
 8000b40:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b42:	4b17      	ldr	r3, [pc, #92]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b48:	4b15      	ldr	r3, [pc, #84]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000b4e:	4b14      	ldr	r3, [pc, #80]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b54:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000b5a:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f000 fe9f 	bl	80018a0 <HAL_DMA_Init>
 8000b62:	1e03      	subs	r3, r0, #0
 8000b64:	d001      	beq.n	8000b6a <HAL_SPI_MspInit+0x116>
    {
      Error_Handler();
 8000b66:	f7ff fed9 	bl	800091c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4a0c      	ldr	r2, [pc, #48]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b6e:	659a      	str	r2, [r3, #88]	; 0x58
 8000b70:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <HAL_SPI_MspInit+0x14c>)
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2100      	movs	r1, #0
 8000b7a:	2019      	movs	r0, #25
 8000b7c:	f000 fe5e 	bl	800183c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000b80:	2019      	movs	r0, #25
 8000b82:	f000 fe70 	bl	8001866 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	b00b      	add	sp, #44	; 0x2c
 8000b8c:	bd90      	pop	{r4, r7, pc}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	40013000 	.word	0x40013000
 8000b94:	40021000 	.word	0x40021000
 8000b98:	200007e0 	.word	0x200007e0
 8000b9c:	40020030 	.word	0x40020030
 8000ba0:	20000218 	.word	0x20000218
 8000ba4:	4002001c 	.word	0x4002001c

08000ba8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a17      	ldr	r2, [pc, #92]	; (8000c14 <HAL_TIM_Base_MspInit+0x6c>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d10e      	bne.n	8000bd8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000bba:	4b17      	ldr	r3, [pc, #92]	; (8000c18 <HAL_TIM_Base_MspInit+0x70>)
 8000bbc:	699a      	ldr	r2, [r3, #24]
 8000bbe:	4b16      	ldr	r3, [pc, #88]	; (8000c18 <HAL_TIM_Base_MspInit+0x70>)
 8000bc0:	2180      	movs	r1, #128	; 0x80
 8000bc2:	0109      	lsls	r1, r1, #4
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	619a      	str	r2, [r3, #24]
 8000bc8:	4b13      	ldr	r3, [pc, #76]	; (8000c18 <HAL_TIM_Base_MspInit+0x70>)
 8000bca:	699a      	ldr	r2, [r3, #24]
 8000bcc:	2380      	movs	r3, #128	; 0x80
 8000bce:	011b      	lsls	r3, r3, #4
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000bd6:	e018      	b.n	8000c0a <HAL_TIM_Base_MspInit+0x62>
  else if(htim_base->Instance==TIM3)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a0f      	ldr	r2, [pc, #60]	; (8000c1c <HAL_TIM_Base_MspInit+0x74>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d113      	bne.n	8000c0a <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000be2:	4b0d      	ldr	r3, [pc, #52]	; (8000c18 <HAL_TIM_Base_MspInit+0x70>)
 8000be4:	69da      	ldr	r2, [r3, #28]
 8000be6:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <HAL_TIM_Base_MspInit+0x70>)
 8000be8:	2102      	movs	r1, #2
 8000bea:	430a      	orrs	r2, r1
 8000bec:	61da      	str	r2, [r3, #28]
 8000bee:	4b0a      	ldr	r3, [pc, #40]	; (8000c18 <HAL_TIM_Base_MspInit+0x70>)
 8000bf0:	69db      	ldr	r3, [r3, #28]
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	60bb      	str	r3, [r7, #8]
 8000bf8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	2010      	movs	r0, #16
 8000c00:	f000 fe1c 	bl	800183c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000c04:	2010      	movs	r0, #16
 8000c06:	f000 fe2e 	bl	8001866 <HAL_NVIC_EnableIRQ>
}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b004      	add	sp, #16
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	40012c00 	.word	0x40012c00
 8000c18:	40021000 	.word	0x40021000
 8000c1c:	40000400 	.word	0x40000400

08000c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c24:	e7fe      	b.n	8000c24 <NMI_Handler+0x4>

08000c26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c2a:	e7fe      	b.n	8000c2a <HardFault_Handler+0x4>

08000c2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c30:	46c0      	nop			; (mov r8, r8)
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}

08000c36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c36:	b580      	push	{r7, lr}
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c3a:	46c0      	nop			; (mov r8, r8)
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c44:	f000 f8ba 	bl	8000dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c48:	46c0      	nop			; (mov r8, r8)
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000c52:	2001      	movs	r0, #1
 8000c54:	f001 f990 	bl	8001f78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000c58:	46c0      	nop			; (mov r8, r8)
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000c64:	4b03      	ldr	r3, [pc, #12]	; (8000c74 <DMA1_Channel1_IRQHandler+0x14>)
 8000c66:	0018      	movs	r0, r3
 8000c68:	f000 ff0d 	bl	8001a86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c6c:	46c0      	nop			; (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	2000075c 	.word	0x2000075c

08000c78 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000c7c:	4b05      	ldr	r3, [pc, #20]	; (8000c94 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f000 ff01 	bl	8001a86 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000c84:	4b04      	ldr	r3, [pc, #16]	; (8000c98 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000c86:	0018      	movs	r0, r3
 8000c88:	f000 fefd 	bl	8001a86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000c8c:	46c0      	nop			; (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	20000218 	.word	0x20000218
 8000c98:	200007e0 	.word	0x200007e0

08000c9c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000ca0:	4b03      	ldr	r3, [pc, #12]	; (8000cb0 <TIM3_IRQHandler+0x14>)
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f002 fd22 	bl	80036ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000ca8:	46c0      	nop			; (mov r8, r8)
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	200000b8 	.word	0x200000b8

08000cb4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000cb8:	4b03      	ldr	r3, [pc, #12]	; (8000cc8 <SPI1_IRQHandler+0x14>)
 8000cba:	0018      	movs	r0, r3
 8000cbc:	f002 f82a 	bl	8002d14 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000cc0:	46c0      	nop			; (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	200001b4 	.word	0x200001b4

08000ccc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000cd0:	46c0      	nop			; (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
	...

08000cd8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cd8:	480d      	ldr	r0, [pc, #52]	; (8000d10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cda:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cdc:	f7ff fff6 	bl	8000ccc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ce0:	480c      	ldr	r0, [pc, #48]	; (8000d14 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ce2:	490d      	ldr	r1, [pc, #52]	; (8000d18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ce4:	4a0d      	ldr	r2, [pc, #52]	; (8000d1c <LoopForever+0xe>)
  movs r3, #0
 8000ce6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce8:	e002      	b.n	8000cf0 <LoopCopyDataInit>

08000cea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cee:	3304      	adds	r3, #4

08000cf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf4:	d3f9      	bcc.n	8000cea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf6:	4a0a      	ldr	r2, [pc, #40]	; (8000d20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cf8:	4c0a      	ldr	r4, [pc, #40]	; (8000d24 <LoopForever+0x16>)
  movs r3, #0
 8000cfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cfc:	e001      	b.n	8000d02 <LoopFillZerobss>

08000cfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d00:	3204      	adds	r2, #4

08000d02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d04:	d3fb      	bcc.n	8000cfe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d06:	f003 f849 	bl	8003d9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d0a:	f7ff fbcd 	bl	80004a8 <main>

08000d0e <LoopForever>:

LoopForever:
    b LoopForever
 8000d0e:	e7fe      	b.n	8000d0e <LoopForever>
  ldr   r0, =_estack
 8000d10:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000d14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d18:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000d1c:	08003e44 	.word	0x08003e44
  ldr r2, =_sbss
 8000d20:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000d24:	20000828 	.word	0x20000828

08000d28 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d28:	e7fe      	b.n	8000d28 <ADC1_IRQHandler>
	...

08000d2c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <HAL_Init+0x24>)
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	4b06      	ldr	r3, [pc, #24]	; (8000d50 <HAL_Init+0x24>)
 8000d36:	2110      	movs	r1, #16
 8000d38:	430a      	orrs	r2, r1
 8000d3a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000d3c:	2003      	movs	r0, #3
 8000d3e:	f000 f809 	bl	8000d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d42:	f7ff fdf1 	bl	8000928 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d46:	2300      	movs	r3, #0
}
 8000d48:	0018      	movs	r0, r3
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	40022000 	.word	0x40022000

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b590      	push	{r4, r7, lr}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <HAL_InitTick+0x5c>)
 8000d5e:	681c      	ldr	r4, [r3, #0]
 8000d60:	4b14      	ldr	r3, [pc, #80]	; (8000db4 <HAL_InitTick+0x60>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	0019      	movs	r1, r3
 8000d66:	23fa      	movs	r3, #250	; 0xfa
 8000d68:	0098      	lsls	r0, r3, #2
 8000d6a:	f7ff f9cd 	bl	8000108 <__udivsi3>
 8000d6e:	0003      	movs	r3, r0
 8000d70:	0019      	movs	r1, r3
 8000d72:	0020      	movs	r0, r4
 8000d74:	f7ff f9c8 	bl	8000108 <__udivsi3>
 8000d78:	0003      	movs	r3, r0
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f000 fd83 	bl	8001886 <HAL_SYSTICK_Config>
 8000d80:	1e03      	subs	r3, r0, #0
 8000d82:	d001      	beq.n	8000d88 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d84:	2301      	movs	r3, #1
 8000d86:	e00f      	b.n	8000da8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b03      	cmp	r3, #3
 8000d8c:	d80b      	bhi.n	8000da6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d8e:	6879      	ldr	r1, [r7, #4]
 8000d90:	2301      	movs	r3, #1
 8000d92:	425b      	negs	r3, r3
 8000d94:	2200      	movs	r2, #0
 8000d96:	0018      	movs	r0, r3
 8000d98:	f000 fd50 	bl	800183c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <HAL_InitTick+0x64>)
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000da2:	2300      	movs	r3, #0
 8000da4:	e000      	b.n	8000da8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
}
 8000da8:	0018      	movs	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	b003      	add	sp, #12
 8000dae:	bd90      	pop	{r4, r7, pc}
 8000db0:	20000004 	.word	0x20000004
 8000db4:	2000000c 	.word	0x2000000c
 8000db8:	20000008 	.word	0x20000008

08000dbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dc0:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <HAL_IncTick+0x1c>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	001a      	movs	r2, r3
 8000dc6:	4b05      	ldr	r3, [pc, #20]	; (8000ddc <HAL_IncTick+0x20>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	18d2      	adds	r2, r2, r3
 8000dcc:	4b03      	ldr	r3, [pc, #12]	; (8000ddc <HAL_IncTick+0x20>)
 8000dce:	601a      	str	r2, [r3, #0]
}
 8000dd0:	46c0      	nop			; (mov r8, r8)
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	2000000c 	.word	0x2000000c
 8000ddc:	20000824 	.word	0x20000824

08000de0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  return uwTick;
 8000de4:	4b02      	ldr	r3, [pc, #8]	; (8000df0 <HAL_GetTick+0x10>)
 8000de6:	681b      	ldr	r3, [r3, #0]
}
 8000de8:	0018      	movs	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	20000824 	.word	0x20000824

08000df4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dfc:	230f      	movs	r3, #15
 8000dfe:	18fb      	adds	r3, r7, r3
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000e04:	2300      	movs	r3, #0
 8000e06:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d101      	bne.n	8000e12 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e125      	b.n	800105e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d10a      	bne.n	8000e30 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2234      	movs	r2, #52	; 0x34
 8000e24:	2100      	movs	r1, #0
 8000e26:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f7ff fda0 	bl	8000970 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e34:	2210      	movs	r2, #16
 8000e36:	4013      	ands	r3, r2
 8000e38:	d000      	beq.n	8000e3c <HAL_ADC_Init+0x48>
 8000e3a:	e103      	b.n	8001044 <HAL_ADC_Init+0x250>
 8000e3c:	230f      	movs	r3, #15
 8000e3e:	18fb      	adds	r3, r7, r3
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d000      	beq.n	8000e48 <HAL_ADC_Init+0x54>
 8000e46:	e0fd      	b.n	8001044 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	2204      	movs	r2, #4
 8000e50:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000e52:	d000      	beq.n	8000e56 <HAL_ADC_Init+0x62>
 8000e54:	e0f6      	b.n	8001044 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e5a:	4a83      	ldr	r2, [pc, #524]	; (8001068 <HAL_ADC_Init+0x274>)
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	2202      	movs	r2, #2
 8000e60:	431a      	orrs	r2, r3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	4013      	ands	r3, r2
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d112      	bne.n	8000e9a <HAL_ADC_Init+0xa6>
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d009      	beq.n	8000e96 <HAL_ADC_Init+0xa2>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	68da      	ldr	r2, [r3, #12]
 8000e88:	2380      	movs	r3, #128	; 0x80
 8000e8a:	021b      	lsls	r3, r3, #8
 8000e8c:	401a      	ands	r2, r3
 8000e8e:	2380      	movs	r3, #128	; 0x80
 8000e90:	021b      	lsls	r3, r3, #8
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d101      	bne.n	8000e9a <HAL_ADC_Init+0xa6>
 8000e96:	2301      	movs	r3, #1
 8000e98:	e000      	b.n	8000e9c <HAL_ADC_Init+0xa8>
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d116      	bne.n	8000ece <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	68db      	ldr	r3, [r3, #12]
 8000ea6:	2218      	movs	r2, #24
 8000ea8:	4393      	bics	r3, r2
 8000eaa:	0019      	movs	r1, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	689a      	ldr	r2, [r3, #8]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	0899      	lsrs	r1, r3, #2
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685a      	ldr	r2, [r3, #4]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	430a      	orrs	r2, r1
 8000ecc:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	68da      	ldr	r2, [r3, #12]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4964      	ldr	r1, [pc, #400]	; (800106c <HAL_ADC_Init+0x278>)
 8000eda:	400a      	ands	r2, r1
 8000edc:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	7e1b      	ldrb	r3, [r3, #24]
 8000ee2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	7e5b      	ldrb	r3, [r3, #25]
 8000ee8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000eea:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	7e9b      	ldrb	r3, [r3, #26]
 8000ef0:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000ef2:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d002      	beq.n	8000f02 <HAL_ADC_Init+0x10e>
 8000efc:	2380      	movs	r3, #128	; 0x80
 8000efe:	015b      	lsls	r3, r3, #5
 8000f00:	e000      	b.n	8000f04 <HAL_ADC_Init+0x110>
 8000f02:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000f04:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000f0a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	691b      	ldr	r3, [r3, #16]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d101      	bne.n	8000f18 <HAL_ADC_Init+0x124>
 8000f14:	2304      	movs	r3, #4
 8000f16:	e000      	b.n	8000f1a <HAL_ADC_Init+0x126>
 8000f18:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000f1a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2124      	movs	r1, #36	; 0x24
 8000f20:	5c5b      	ldrb	r3, [r3, r1]
 8000f22:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000f24:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000f26:	68ba      	ldr	r2, [r7, #8]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	7edb      	ldrb	r3, [r3, #27]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d115      	bne.n	8000f60 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	7e9b      	ldrb	r3, [r3, #26]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d105      	bne.n	8000f48 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	2280      	movs	r2, #128	; 0x80
 8000f40:	0252      	lsls	r2, r2, #9
 8000f42:	4313      	orrs	r3, r2
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	e00b      	b.n	8000f60 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f4c:	2220      	movs	r2, #32
 8000f4e:	431a      	orrs	r2, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f58:	2201      	movs	r2, #1
 8000f5a:	431a      	orrs	r2, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	69da      	ldr	r2, [r3, #28]
 8000f64:	23c2      	movs	r3, #194	; 0xc2
 8000f66:	33ff      	adds	r3, #255	; 0xff
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d007      	beq.n	8000f7c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000f74:	4313      	orrs	r3, r2
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	68d9      	ldr	r1, [r3, #12]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	68ba      	ldr	r2, [r7, #8]
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f90:	2380      	movs	r3, #128	; 0x80
 8000f92:	055b      	lsls	r3, r3, #21
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d01b      	beq.n	8000fd0 <HAL_ADC_Init+0x1dc>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d017      	beq.n	8000fd0 <HAL_ADC_Init+0x1dc>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d013      	beq.n	8000fd0 <HAL_ADC_Init+0x1dc>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fac:	2b03      	cmp	r3, #3
 8000fae:	d00f      	beq.n	8000fd0 <HAL_ADC_Init+0x1dc>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb4:	2b04      	cmp	r3, #4
 8000fb6:	d00b      	beq.n	8000fd0 <HAL_ADC_Init+0x1dc>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fbc:	2b05      	cmp	r3, #5
 8000fbe:	d007      	beq.n	8000fd0 <HAL_ADC_Init+0x1dc>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc4:	2b06      	cmp	r3, #6
 8000fc6:	d003      	beq.n	8000fd0 <HAL_ADC_Init+0x1dc>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fcc:	2b07      	cmp	r3, #7
 8000fce:	d112      	bne.n	8000ff6 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	695a      	ldr	r2, [r3, #20]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2107      	movs	r1, #7
 8000fdc:	438a      	bics	r2, r1
 8000fde:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	6959      	ldr	r1, [r3, #20]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fea:	2207      	movs	r2, #7
 8000fec:	401a      	ands	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	4a1c      	ldr	r2, [pc, #112]	; (8001070 <HAL_ADC_Init+0x27c>)
 8000ffe:	4013      	ands	r3, r2
 8001000:	68ba      	ldr	r2, [r7, #8]
 8001002:	429a      	cmp	r2, r3
 8001004:	d10b      	bne.n	800101e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001010:	2203      	movs	r2, #3
 8001012:	4393      	bics	r3, r2
 8001014:	2201      	movs	r2, #1
 8001016:	431a      	orrs	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800101c:	e01c      	b.n	8001058 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001022:	2212      	movs	r2, #18
 8001024:	4393      	bics	r3, r2
 8001026:	2210      	movs	r2, #16
 8001028:	431a      	orrs	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001032:	2201      	movs	r2, #1
 8001034:	431a      	orrs	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800103a:	230f      	movs	r3, #15
 800103c:	18fb      	adds	r3, r7, r3
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001042:	e009      	b.n	8001058 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001048:	2210      	movs	r2, #16
 800104a:	431a      	orrs	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001050:	230f      	movs	r3, #15
 8001052:	18fb      	adds	r3, r7, r3
 8001054:	2201      	movs	r2, #1
 8001056:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001058:	230f      	movs	r3, #15
 800105a:	18fb      	adds	r3, r7, r3
 800105c:	781b      	ldrb	r3, [r3, #0]
}
 800105e:	0018      	movs	r0, r3
 8001060:	46bd      	mov	sp, r7
 8001062:	b004      	add	sp, #16
 8001064:	bd80      	pop	{r7, pc}
 8001066:	46c0      	nop			; (mov r8, r8)
 8001068:	fffffefd 	.word	0xfffffefd
 800106c:	fffe0219 	.word	0xfffe0219
 8001070:	833fffe7 	.word	0x833fffe7

08001074 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001074:	b590      	push	{r4, r7, lr}
 8001076:	b087      	sub	sp, #28
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001080:	2317      	movs	r3, #23
 8001082:	18fb      	adds	r3, r7, r3
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	2204      	movs	r2, #4
 8001090:	4013      	ands	r3, r2
 8001092:	d15e      	bne.n	8001152 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2234      	movs	r2, #52	; 0x34
 8001098:	5c9b      	ldrb	r3, [r3, r2]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d101      	bne.n	80010a2 <HAL_ADC_Start_DMA+0x2e>
 800109e:	2302      	movs	r3, #2
 80010a0:	e05e      	b.n	8001160 <HAL_ADC_Start_DMA+0xec>
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	2234      	movs	r2, #52	; 0x34
 80010a6:	2101      	movs	r1, #1
 80010a8:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	7e5b      	ldrb	r3, [r3, #25]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d007      	beq.n	80010c2 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80010b2:	2317      	movs	r3, #23
 80010b4:	18fc      	adds	r4, r7, r3
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	0018      	movs	r0, r3
 80010ba:	f000 f963 	bl	8001384 <ADC_Enable>
 80010be:	0003      	movs	r3, r0
 80010c0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80010c2:	2317      	movs	r3, #23
 80010c4:	18fb      	adds	r3, r7, r3
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d146      	bne.n	800115a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d0:	4a25      	ldr	r2, [pc, #148]	; (8001168 <HAL_ADC_Start_DMA+0xf4>)
 80010d2:	4013      	ands	r3, r2
 80010d4:	2280      	movs	r2, #128	; 0x80
 80010d6:	0052      	lsls	r2, r2, #1
 80010d8:	431a      	orrs	r2, r3
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	2200      	movs	r2, #0
 80010e2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	2234      	movs	r2, #52	; 0x34
 80010e8:	2100      	movs	r1, #0
 80010ea:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f0:	4a1e      	ldr	r2, [pc, #120]	; (800116c <HAL_ADC_Start_DMA+0xf8>)
 80010f2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f8:	4a1d      	ldr	r2, [pc, #116]	; (8001170 <HAL_ADC_Start_DMA+0xfc>)
 80010fa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001100:	4a1c      	ldr	r2, [pc, #112]	; (8001174 <HAL_ADC_Start_DMA+0x100>)
 8001102:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	221c      	movs	r2, #28
 800110a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	685a      	ldr	r2, [r3, #4]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2110      	movs	r1, #16
 8001118:	430a      	orrs	r2, r1
 800111a:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	68da      	ldr	r2, [r3, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2101      	movs	r1, #1
 8001128:	430a      	orrs	r2, r1
 800112a:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	3340      	adds	r3, #64	; 0x40
 8001136:	0019      	movs	r1, r3
 8001138:	68ba      	ldr	r2, [r7, #8]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f000 fbf8 	bl	8001930 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	689a      	ldr	r2, [r3, #8]
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2104      	movs	r1, #4
 800114c:	430a      	orrs	r2, r1
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	e003      	b.n	800115a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001152:	2317      	movs	r3, #23
 8001154:	18fb      	adds	r3, r7, r3
 8001156:	2202      	movs	r2, #2
 8001158:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 800115a:	2317      	movs	r3, #23
 800115c:	18fb      	adds	r3, r7, r3
 800115e:	781b      	ldrb	r3, [r3, #0]
}
 8001160:	0018      	movs	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	b007      	add	sp, #28
 8001166:	bd90      	pop	{r4, r7, pc}
 8001168:	fffff0fe 	.word	0xfffff0fe
 800116c:	0800148d 	.word	0x0800148d
 8001170:	08001541 	.word	0x08001541
 8001174:	0800155f 	.word	0x0800155f

08001178 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001180:	46c0      	nop			; (mov r8, r8)
 8001182:	46bd      	mov	sp, r7
 8001184:	b002      	add	sp, #8
 8001186:	bd80      	pop	{r7, pc}

08001188 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001190:	46c0      	nop			; (mov r8, r8)
 8001192:	46bd      	mov	sp, r7
 8001194:	b002      	add	sp, #8
 8001196:	bd80      	pop	{r7, pc}

08001198 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011a2:	230f      	movs	r3, #15
 80011a4:	18fb      	adds	r3, r7, r3
 80011a6:	2200      	movs	r2, #0
 80011a8:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80011aa:	2300      	movs	r3, #0
 80011ac:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011b2:	2380      	movs	r3, #128	; 0x80
 80011b4:	055b      	lsls	r3, r3, #21
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d011      	beq.n	80011de <HAL_ADC_ConfigChannel+0x46>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d00d      	beq.n	80011de <HAL_ADC_ConfigChannel+0x46>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c6:	2b02      	cmp	r3, #2
 80011c8:	d009      	beq.n	80011de <HAL_ADC_ConfigChannel+0x46>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ce:	2b03      	cmp	r3, #3
 80011d0:	d005      	beq.n	80011de <HAL_ADC_ConfigChannel+0x46>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d6:	2b04      	cmp	r3, #4
 80011d8:	d001      	beq.n	80011de <HAL_ADC_ConfigChannel+0x46>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2234      	movs	r2, #52	; 0x34
 80011e2:	5c9b      	ldrb	r3, [r3, r2]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d101      	bne.n	80011ec <HAL_ADC_ConfigChannel+0x54>
 80011e8:	2302      	movs	r3, #2
 80011ea:	e0bb      	b.n	8001364 <HAL_ADC_ConfigChannel+0x1cc>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2234      	movs	r2, #52	; 0x34
 80011f0:	2101      	movs	r1, #1
 80011f2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	2204      	movs	r2, #4
 80011fc:	4013      	ands	r3, r2
 80011fe:	d000      	beq.n	8001202 <HAL_ADC_ConfigChannel+0x6a>
 8001200:	e09f      	b.n	8001342 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	4a59      	ldr	r2, [pc, #356]	; (800136c <HAL_ADC_ConfigChannel+0x1d4>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d100      	bne.n	800120e <HAL_ADC_ConfigChannel+0x76>
 800120c:	e077      	b.n	80012fe <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2201      	movs	r2, #1
 800121a:	409a      	lsls	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	430a      	orrs	r2, r1
 8001222:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001228:	2380      	movs	r3, #128	; 0x80
 800122a:	055b      	lsls	r3, r3, #21
 800122c:	429a      	cmp	r2, r3
 800122e:	d037      	beq.n	80012a0 <HAL_ADC_ConfigChannel+0x108>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001234:	2b01      	cmp	r3, #1
 8001236:	d033      	beq.n	80012a0 <HAL_ADC_ConfigChannel+0x108>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800123c:	2b02      	cmp	r3, #2
 800123e:	d02f      	beq.n	80012a0 <HAL_ADC_ConfigChannel+0x108>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001244:	2b03      	cmp	r3, #3
 8001246:	d02b      	beq.n	80012a0 <HAL_ADC_ConfigChannel+0x108>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124c:	2b04      	cmp	r3, #4
 800124e:	d027      	beq.n	80012a0 <HAL_ADC_ConfigChannel+0x108>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001254:	2b05      	cmp	r3, #5
 8001256:	d023      	beq.n	80012a0 <HAL_ADC_ConfigChannel+0x108>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800125c:	2b06      	cmp	r3, #6
 800125e:	d01f      	beq.n	80012a0 <HAL_ADC_ConfigChannel+0x108>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001264:	2b07      	cmp	r3, #7
 8001266:	d01b      	beq.n	80012a0 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	689a      	ldr	r2, [r3, #8]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	2107      	movs	r1, #7
 8001274:	400b      	ands	r3, r1
 8001276:	429a      	cmp	r2, r3
 8001278:	d012      	beq.n	80012a0 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	695a      	ldr	r2, [r3, #20]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2107      	movs	r1, #7
 8001286:	438a      	bics	r2, r1
 8001288:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	6959      	ldr	r1, [r3, #20]
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	2207      	movs	r2, #7
 8001296:	401a      	ands	r2, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	430a      	orrs	r2, r1
 800129e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2b10      	cmp	r3, #16
 80012a6:	d003      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x118>
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b11      	cmp	r3, #17
 80012ae:	d152      	bne.n	8001356 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80012b0:	4b2f      	ldr	r3, [pc, #188]	; (8001370 <HAL_ADC_ConfigChannel+0x1d8>)
 80012b2:	6819      	ldr	r1, [r3, #0]
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b10      	cmp	r3, #16
 80012ba:	d102      	bne.n	80012c2 <HAL_ADC_ConfigChannel+0x12a>
 80012bc:	2380      	movs	r3, #128	; 0x80
 80012be:	041b      	lsls	r3, r3, #16
 80012c0:	e001      	b.n	80012c6 <HAL_ADC_ConfigChannel+0x12e>
 80012c2:	2380      	movs	r3, #128	; 0x80
 80012c4:	03db      	lsls	r3, r3, #15
 80012c6:	4a2a      	ldr	r2, [pc, #168]	; (8001370 <HAL_ADC_ConfigChannel+0x1d8>)
 80012c8:	430b      	orrs	r3, r1
 80012ca:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b10      	cmp	r3, #16
 80012d2:	d140      	bne.n	8001356 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012d4:	4b27      	ldr	r3, [pc, #156]	; (8001374 <HAL_ADC_ConfigChannel+0x1dc>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4927      	ldr	r1, [pc, #156]	; (8001378 <HAL_ADC_ConfigChannel+0x1e0>)
 80012da:	0018      	movs	r0, r3
 80012dc:	f7fe ff14 	bl	8000108 <__udivsi3>
 80012e0:	0003      	movs	r3, r0
 80012e2:	001a      	movs	r2, r3
 80012e4:	0013      	movs	r3, r2
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	189b      	adds	r3, r3, r2
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80012ee:	e002      	b.n	80012f6 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d1f9      	bne.n	80012f0 <HAL_ADC_ConfigChannel+0x158>
 80012fc:	e02b      	b.n	8001356 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2101      	movs	r1, #1
 800130a:	4099      	lsls	r1, r3
 800130c:	000b      	movs	r3, r1
 800130e:	43d9      	mvns	r1, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	400a      	ands	r2, r1
 8001316:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2b10      	cmp	r3, #16
 800131e:	d003      	beq.n	8001328 <HAL_ADC_ConfigChannel+0x190>
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b11      	cmp	r3, #17
 8001326:	d116      	bne.n	8001356 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001328:	4b11      	ldr	r3, [pc, #68]	; (8001370 <HAL_ADC_ConfigChannel+0x1d8>)
 800132a:	6819      	ldr	r1, [r3, #0]
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2b10      	cmp	r3, #16
 8001332:	d101      	bne.n	8001338 <HAL_ADC_ConfigChannel+0x1a0>
 8001334:	4a11      	ldr	r2, [pc, #68]	; (800137c <HAL_ADC_ConfigChannel+0x1e4>)
 8001336:	e000      	b.n	800133a <HAL_ADC_ConfigChannel+0x1a2>
 8001338:	4a11      	ldr	r2, [pc, #68]	; (8001380 <HAL_ADC_ConfigChannel+0x1e8>)
 800133a:	4b0d      	ldr	r3, [pc, #52]	; (8001370 <HAL_ADC_ConfigChannel+0x1d8>)
 800133c:	400a      	ands	r2, r1
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	e009      	b.n	8001356 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001346:	2220      	movs	r2, #32
 8001348:	431a      	orrs	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800134e:	230f      	movs	r3, #15
 8001350:	18fb      	adds	r3, r7, r3
 8001352:	2201      	movs	r2, #1
 8001354:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2234      	movs	r2, #52	; 0x34
 800135a:	2100      	movs	r1, #0
 800135c:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800135e:	230f      	movs	r3, #15
 8001360:	18fb      	adds	r3, r7, r3
 8001362:	781b      	ldrb	r3, [r3, #0]
}
 8001364:	0018      	movs	r0, r3
 8001366:	46bd      	mov	sp, r7
 8001368:	b004      	add	sp, #16
 800136a:	bd80      	pop	{r7, pc}
 800136c:	00001001 	.word	0x00001001
 8001370:	40012708 	.word	0x40012708
 8001374:	20000004 	.word	0x20000004
 8001378:	000f4240 	.word	0x000f4240
 800137c:	ff7fffff 	.word	0xff7fffff
 8001380:	ffbfffff 	.word	0xffbfffff

08001384 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001390:	2300      	movs	r3, #0
 8001392:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	2203      	movs	r2, #3
 800139c:	4013      	ands	r3, r2
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d112      	bne.n	80013c8 <ADC_Enable+0x44>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2201      	movs	r2, #1
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d009      	beq.n	80013c4 <ADC_Enable+0x40>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	68da      	ldr	r2, [r3, #12]
 80013b6:	2380      	movs	r3, #128	; 0x80
 80013b8:	021b      	lsls	r3, r3, #8
 80013ba:	401a      	ands	r2, r3
 80013bc:	2380      	movs	r3, #128	; 0x80
 80013be:	021b      	lsls	r3, r3, #8
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d101      	bne.n	80013c8 <ADC_Enable+0x44>
 80013c4:	2301      	movs	r3, #1
 80013c6:	e000      	b.n	80013ca <ADC_Enable+0x46>
 80013c8:	2300      	movs	r3, #0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d152      	bne.n	8001474 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	4a2a      	ldr	r2, [pc, #168]	; (8001480 <ADC_Enable+0xfc>)
 80013d6:	4013      	ands	r3, r2
 80013d8:	d00d      	beq.n	80013f6 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013de:	2210      	movs	r2, #16
 80013e0:	431a      	orrs	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013ea:	2201      	movs	r2, #1
 80013ec:	431a      	orrs	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e03f      	b.n	8001476 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	689a      	ldr	r2, [r3, #8]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2101      	movs	r1, #1
 8001402:	430a      	orrs	r2, r1
 8001404:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001406:	4b1f      	ldr	r3, [pc, #124]	; (8001484 <ADC_Enable+0x100>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	491f      	ldr	r1, [pc, #124]	; (8001488 <ADC_Enable+0x104>)
 800140c:	0018      	movs	r0, r3
 800140e:	f7fe fe7b 	bl	8000108 <__udivsi3>
 8001412:	0003      	movs	r3, r0
 8001414:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001416:	e002      	b.n	800141e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	3b01      	subs	r3, #1
 800141c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1f9      	bne.n	8001418 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001424:	f7ff fcdc 	bl	8000de0 <HAL_GetTick>
 8001428:	0003      	movs	r3, r0
 800142a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800142c:	e01b      	b.n	8001466 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800142e:	f7ff fcd7 	bl	8000de0 <HAL_GetTick>
 8001432:	0002      	movs	r2, r0
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d914      	bls.n	8001466 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2201      	movs	r2, #1
 8001444:	4013      	ands	r3, r2
 8001446:	2b01      	cmp	r3, #1
 8001448:	d00d      	beq.n	8001466 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800144e:	2210      	movs	r2, #16
 8001450:	431a      	orrs	r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800145a:	2201      	movs	r2, #1
 800145c:	431a      	orrs	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e007      	b.n	8001476 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2201      	movs	r2, #1
 800146e:	4013      	ands	r3, r2
 8001470:	2b01      	cmp	r3, #1
 8001472:	d1dc      	bne.n	800142e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001474:	2300      	movs	r3, #0
}
 8001476:	0018      	movs	r0, r3
 8001478:	46bd      	mov	sp, r7
 800147a:	b004      	add	sp, #16
 800147c:	bd80      	pop	{r7, pc}
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	80000017 	.word	0x80000017
 8001484:	20000004 	.word	0x20000004
 8001488:	000f4240 	.word	0x000f4240

0800148c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001498:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800149e:	2250      	movs	r2, #80	; 0x50
 80014a0:	4013      	ands	r3, r2
 80014a2:	d140      	bne.n	8001526 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014a8:	2280      	movs	r2, #128	; 0x80
 80014aa:	0092      	lsls	r2, r2, #2
 80014ac:	431a      	orrs	r2, r3
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	68da      	ldr	r2, [r3, #12]
 80014b8:	23c0      	movs	r3, #192	; 0xc0
 80014ba:	011b      	lsls	r3, r3, #4
 80014bc:	4013      	ands	r3, r2
 80014be:	d12d      	bne.n	800151c <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d129      	bne.n	800151c <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2208      	movs	r2, #8
 80014d0:	4013      	ands	r3, r2
 80014d2:	2b08      	cmp	r3, #8
 80014d4:	d122      	bne.n	800151c <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	2204      	movs	r2, #4
 80014de:	4013      	ands	r3, r2
 80014e0:	d110      	bne.n	8001504 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	685a      	ldr	r2, [r3, #4]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	210c      	movs	r1, #12
 80014ee:	438a      	bics	r2, r1
 80014f0:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014f6:	4a11      	ldr	r2, [pc, #68]	; (800153c <ADC_DMAConvCplt+0xb0>)
 80014f8:	4013      	ands	r3, r2
 80014fa:	2201      	movs	r2, #1
 80014fc:	431a      	orrs	r2, r3
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	639a      	str	r2, [r3, #56]	; 0x38
 8001502:	e00b      	b.n	800151c <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001508:	2220      	movs	r2, #32
 800150a:	431a      	orrs	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001514:	2201      	movs	r2, #1
 8001516:	431a      	orrs	r2, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	0018      	movs	r0, r3
 8001520:	f7fe ff30 	bl	8000384 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001524:	e005      	b.n	8001532 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	0010      	movs	r0, r2
 8001530:	4798      	blx	r3
}
 8001532:	46c0      	nop			; (mov r8, r8)
 8001534:	46bd      	mov	sp, r7
 8001536:	b004      	add	sp, #16
 8001538:	bd80      	pop	{r7, pc}
 800153a:	46c0      	nop			; (mov r8, r8)
 800153c:	fffffefe 	.word	0xfffffefe

08001540 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	0018      	movs	r0, r3
 8001552:	f7ff fe11 	bl	8001178 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001556:	46c0      	nop			; (mov r8, r8)
 8001558:	46bd      	mov	sp, r7
 800155a:	b004      	add	sp, #16
 800155c:	bd80      	pop	{r7, pc}

0800155e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b084      	sub	sp, #16
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001570:	2240      	movs	r2, #64	; 0x40
 8001572:	431a      	orrs	r2, r3
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800157c:	2204      	movs	r2, #4
 800157e:	431a      	orrs	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	0018      	movs	r0, r3
 8001588:	f7ff fdfe 	bl	8001188 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800158c:	46c0      	nop			; (mov r8, r8)
 800158e:	46bd      	mov	sp, r7
 8001590:	b004      	add	sp, #16
 8001592:	bd80      	pop	{r7, pc}

08001594 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800159c:	2317      	movs	r3, #23
 800159e:	18fb      	adds	r3, r7, r3
 80015a0:	2200      	movs	r2, #0
 80015a2:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80015a4:	2300      	movs	r3, #0
 80015a6:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2234      	movs	r2, #52	; 0x34
 80015b0:	5c9b      	ldrb	r3, [r3, r2]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d101      	bne.n	80015ba <HAL_ADCEx_Calibration_Start+0x26>
 80015b6:	2302      	movs	r3, #2
 80015b8:	e08d      	b.n	80016d6 <HAL_ADCEx_Calibration_Start+0x142>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2234      	movs	r2, #52	; 0x34
 80015be:	2101      	movs	r1, #1
 80015c0:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2203      	movs	r2, #3
 80015ca:	4013      	ands	r3, r2
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d112      	bne.n	80015f6 <HAL_ADCEx_Calibration_Start+0x62>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	2201      	movs	r2, #1
 80015d8:	4013      	ands	r3, r2
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d009      	beq.n	80015f2 <HAL_ADCEx_Calibration_Start+0x5e>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	68da      	ldr	r2, [r3, #12]
 80015e4:	2380      	movs	r3, #128	; 0x80
 80015e6:	021b      	lsls	r3, r3, #8
 80015e8:	401a      	ands	r2, r3
 80015ea:	2380      	movs	r3, #128	; 0x80
 80015ec:	021b      	lsls	r3, r3, #8
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d101      	bne.n	80015f6 <HAL_ADCEx_Calibration_Start+0x62>
 80015f2:	2301      	movs	r3, #1
 80015f4:	e000      	b.n	80015f8 <HAL_ADCEx_Calibration_Start+0x64>
 80015f6:	2300      	movs	r3, #0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d15b      	bne.n	80016b4 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001600:	4a37      	ldr	r2, [pc, #220]	; (80016e0 <HAL_ADCEx_Calibration_Start+0x14c>)
 8001602:	4013      	ands	r3, r2
 8001604:	2202      	movs	r2, #2
 8001606:	431a      	orrs	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	2203      	movs	r2, #3
 8001614:	4013      	ands	r3, r2
 8001616:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	68da      	ldr	r2, [r3, #12]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2103      	movs	r1, #3
 8001624:	438a      	bics	r2, r1
 8001626:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	689a      	ldr	r2, [r3, #8]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2180      	movs	r1, #128	; 0x80
 8001634:	0609      	lsls	r1, r1, #24
 8001636:	430a      	orrs	r2, r1
 8001638:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800163a:	f7ff fbd1 	bl	8000de0 <HAL_GetTick>
 800163e:	0003      	movs	r3, r0
 8001640:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001642:	e01d      	b.n	8001680 <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001644:	f7ff fbcc 	bl	8000de0 <HAL_GetTick>
 8001648:	0002      	movs	r2, r0
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	2b02      	cmp	r3, #2
 8001650:	d916      	bls.n	8001680 <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	0fdb      	lsrs	r3, r3, #31
 800165a:	07da      	lsls	r2, r3, #31
 800165c:	2380      	movs	r3, #128	; 0x80
 800165e:	061b      	lsls	r3, r3, #24
 8001660:	429a      	cmp	r2, r3
 8001662:	d10d      	bne.n	8001680 <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001668:	2212      	movs	r2, #18
 800166a:	4393      	bics	r3, r2
 800166c:	2210      	movs	r2, #16
 800166e:	431a      	orrs	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	639a      	str	r2, [r3, #56]	; 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2234      	movs	r2, #52	; 0x34
 8001678:	2100      	movs	r1, #0
 800167a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e02a      	b.n	80016d6 <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	0fdb      	lsrs	r3, r3, #31
 8001688:	07da      	lsls	r2, r3, #31
 800168a:	2380      	movs	r3, #128	; 0x80
 800168c:	061b      	lsls	r3, r3, #24
 800168e:	429a      	cmp	r2, r3
 8001690:	d0d8      	beq.n	8001644 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68d9      	ldr	r1, [r3, #12]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	430a      	orrs	r2, r1
 80016a0:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a6:	2203      	movs	r2, #3
 80016a8:	4393      	bics	r3, r2
 80016aa:	2201      	movs	r2, #1
 80016ac:	431a      	orrs	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	639a      	str	r2, [r3, #56]	; 0x38
 80016b2:	e009      	b.n	80016c8 <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016b8:	2220      	movs	r2, #32
 80016ba:	431a      	orrs	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80016c0:	2317      	movs	r3, #23
 80016c2:	18fb      	adds	r3, r7, r3
 80016c4:	2201      	movs	r2, #1
 80016c6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2234      	movs	r2, #52	; 0x34
 80016cc:	2100      	movs	r1, #0
 80016ce:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80016d0:	2317      	movs	r3, #23
 80016d2:	18fb      	adds	r3, r7, r3
 80016d4:	781b      	ldrb	r3, [r3, #0]
}
 80016d6:	0018      	movs	r0, r3
 80016d8:	46bd      	mov	sp, r7
 80016da:	b006      	add	sp, #24
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	fffffefd 	.word	0xfffffefd

080016e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	0002      	movs	r2, r0
 80016ec:	1dfb      	adds	r3, r7, #7
 80016ee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016f0:	1dfb      	adds	r3, r7, #7
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b7f      	cmp	r3, #127	; 0x7f
 80016f6:	d809      	bhi.n	800170c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f8:	1dfb      	adds	r3, r7, #7
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	001a      	movs	r2, r3
 80016fe:	231f      	movs	r3, #31
 8001700:	401a      	ands	r2, r3
 8001702:	4b04      	ldr	r3, [pc, #16]	; (8001714 <__NVIC_EnableIRQ+0x30>)
 8001704:	2101      	movs	r1, #1
 8001706:	4091      	lsls	r1, r2
 8001708:	000a      	movs	r2, r1
 800170a:	601a      	str	r2, [r3, #0]
  }
}
 800170c:	46c0      	nop			; (mov r8, r8)
 800170e:	46bd      	mov	sp, r7
 8001710:	b002      	add	sp, #8
 8001712:	bd80      	pop	{r7, pc}
 8001714:	e000e100 	.word	0xe000e100

08001718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001718:	b590      	push	{r4, r7, lr}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	0002      	movs	r2, r0
 8001720:	6039      	str	r1, [r7, #0]
 8001722:	1dfb      	adds	r3, r7, #7
 8001724:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001726:	1dfb      	adds	r3, r7, #7
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b7f      	cmp	r3, #127	; 0x7f
 800172c:	d828      	bhi.n	8001780 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800172e:	4a2f      	ldr	r2, [pc, #188]	; (80017ec <__NVIC_SetPriority+0xd4>)
 8001730:	1dfb      	adds	r3, r7, #7
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	b25b      	sxtb	r3, r3
 8001736:	089b      	lsrs	r3, r3, #2
 8001738:	33c0      	adds	r3, #192	; 0xc0
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	589b      	ldr	r3, [r3, r2]
 800173e:	1dfa      	adds	r2, r7, #7
 8001740:	7812      	ldrb	r2, [r2, #0]
 8001742:	0011      	movs	r1, r2
 8001744:	2203      	movs	r2, #3
 8001746:	400a      	ands	r2, r1
 8001748:	00d2      	lsls	r2, r2, #3
 800174a:	21ff      	movs	r1, #255	; 0xff
 800174c:	4091      	lsls	r1, r2
 800174e:	000a      	movs	r2, r1
 8001750:	43d2      	mvns	r2, r2
 8001752:	401a      	ands	r2, r3
 8001754:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	019b      	lsls	r3, r3, #6
 800175a:	22ff      	movs	r2, #255	; 0xff
 800175c:	401a      	ands	r2, r3
 800175e:	1dfb      	adds	r3, r7, #7
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	0018      	movs	r0, r3
 8001764:	2303      	movs	r3, #3
 8001766:	4003      	ands	r3, r0
 8001768:	00db      	lsls	r3, r3, #3
 800176a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800176c:	481f      	ldr	r0, [pc, #124]	; (80017ec <__NVIC_SetPriority+0xd4>)
 800176e:	1dfb      	adds	r3, r7, #7
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b25b      	sxtb	r3, r3
 8001774:	089b      	lsrs	r3, r3, #2
 8001776:	430a      	orrs	r2, r1
 8001778:	33c0      	adds	r3, #192	; 0xc0
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800177e:	e031      	b.n	80017e4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001780:	4a1b      	ldr	r2, [pc, #108]	; (80017f0 <__NVIC_SetPriority+0xd8>)
 8001782:	1dfb      	adds	r3, r7, #7
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	0019      	movs	r1, r3
 8001788:	230f      	movs	r3, #15
 800178a:	400b      	ands	r3, r1
 800178c:	3b08      	subs	r3, #8
 800178e:	089b      	lsrs	r3, r3, #2
 8001790:	3306      	adds	r3, #6
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	18d3      	adds	r3, r2, r3
 8001796:	3304      	adds	r3, #4
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	1dfa      	adds	r2, r7, #7
 800179c:	7812      	ldrb	r2, [r2, #0]
 800179e:	0011      	movs	r1, r2
 80017a0:	2203      	movs	r2, #3
 80017a2:	400a      	ands	r2, r1
 80017a4:	00d2      	lsls	r2, r2, #3
 80017a6:	21ff      	movs	r1, #255	; 0xff
 80017a8:	4091      	lsls	r1, r2
 80017aa:	000a      	movs	r2, r1
 80017ac:	43d2      	mvns	r2, r2
 80017ae:	401a      	ands	r2, r3
 80017b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	019b      	lsls	r3, r3, #6
 80017b6:	22ff      	movs	r2, #255	; 0xff
 80017b8:	401a      	ands	r2, r3
 80017ba:	1dfb      	adds	r3, r7, #7
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	0018      	movs	r0, r3
 80017c0:	2303      	movs	r3, #3
 80017c2:	4003      	ands	r3, r0
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017c8:	4809      	ldr	r0, [pc, #36]	; (80017f0 <__NVIC_SetPriority+0xd8>)
 80017ca:	1dfb      	adds	r3, r7, #7
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	001c      	movs	r4, r3
 80017d0:	230f      	movs	r3, #15
 80017d2:	4023      	ands	r3, r4
 80017d4:	3b08      	subs	r3, #8
 80017d6:	089b      	lsrs	r3, r3, #2
 80017d8:	430a      	orrs	r2, r1
 80017da:	3306      	adds	r3, #6
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	18c3      	adds	r3, r0, r3
 80017e0:	3304      	adds	r3, #4
 80017e2:	601a      	str	r2, [r3, #0]
}
 80017e4:	46c0      	nop			; (mov r8, r8)
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b003      	add	sp, #12
 80017ea:	bd90      	pop	{r4, r7, pc}
 80017ec:	e000e100 	.word	0xe000e100
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	1e5a      	subs	r2, r3, #1
 8001800:	2380      	movs	r3, #128	; 0x80
 8001802:	045b      	lsls	r3, r3, #17
 8001804:	429a      	cmp	r2, r3
 8001806:	d301      	bcc.n	800180c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001808:	2301      	movs	r3, #1
 800180a:	e010      	b.n	800182e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800180c:	4b0a      	ldr	r3, [pc, #40]	; (8001838 <SysTick_Config+0x44>)
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	3a01      	subs	r2, #1
 8001812:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001814:	2301      	movs	r3, #1
 8001816:	425b      	negs	r3, r3
 8001818:	2103      	movs	r1, #3
 800181a:	0018      	movs	r0, r3
 800181c:	f7ff ff7c 	bl	8001718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001820:	4b05      	ldr	r3, [pc, #20]	; (8001838 <SysTick_Config+0x44>)
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001826:	4b04      	ldr	r3, [pc, #16]	; (8001838 <SysTick_Config+0x44>)
 8001828:	2207      	movs	r2, #7
 800182a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800182c:	2300      	movs	r3, #0
}
 800182e:	0018      	movs	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	b002      	add	sp, #8
 8001834:	bd80      	pop	{r7, pc}
 8001836:	46c0      	nop			; (mov r8, r8)
 8001838:	e000e010 	.word	0xe000e010

0800183c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	60b9      	str	r1, [r7, #8]
 8001844:	607a      	str	r2, [r7, #4]
 8001846:	210f      	movs	r1, #15
 8001848:	187b      	adds	r3, r7, r1
 800184a:	1c02      	adds	r2, r0, #0
 800184c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800184e:	68ba      	ldr	r2, [r7, #8]
 8001850:	187b      	adds	r3, r7, r1
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	b25b      	sxtb	r3, r3
 8001856:	0011      	movs	r1, r2
 8001858:	0018      	movs	r0, r3
 800185a:	f7ff ff5d 	bl	8001718 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800185e:	46c0      	nop			; (mov r8, r8)
 8001860:	46bd      	mov	sp, r7
 8001862:	b004      	add	sp, #16
 8001864:	bd80      	pop	{r7, pc}

08001866 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b082      	sub	sp, #8
 800186a:	af00      	add	r7, sp, #0
 800186c:	0002      	movs	r2, r0
 800186e:	1dfb      	adds	r3, r7, #7
 8001870:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001872:	1dfb      	adds	r3, r7, #7
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	b25b      	sxtb	r3, r3
 8001878:	0018      	movs	r0, r3
 800187a:	f7ff ff33 	bl	80016e4 <__NVIC_EnableIRQ>
}
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	46bd      	mov	sp, r7
 8001882:	b002      	add	sp, #8
 8001884:	bd80      	pop	{r7, pc}

08001886 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b082      	sub	sp, #8
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	0018      	movs	r0, r3
 8001892:	f7ff ffaf 	bl	80017f4 <SysTick_Config>
 8001896:	0003      	movs	r3, r0
}
 8001898:	0018      	movs	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	b002      	add	sp, #8
 800189e:	bd80      	pop	{r7, pc}

080018a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d101      	bne.n	80018b6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e036      	b.n	8001924 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2221      	movs	r2, #33	; 0x21
 80018ba:	2102      	movs	r1, #2
 80018bc:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	4a18      	ldr	r2, [pc, #96]	; (800192c <HAL_DMA_Init+0x8c>)
 80018ca:	4013      	ands	r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80018d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	695b      	ldr	r3, [r3, #20]
 80018e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	69db      	ldr	r3, [r3, #28]
 80018f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	0018      	movs	r0, r3
 8001908:	f000 f98c 	bl	8001c24 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2221      	movs	r2, #33	; 0x21
 8001916:	2101      	movs	r1, #1
 8001918:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2220      	movs	r2, #32
 800191e:	2100      	movs	r1, #0
 8001920:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001922:	2300      	movs	r3, #0
}
 8001924:	0018      	movs	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	b004      	add	sp, #16
 800192a:	bd80      	pop	{r7, pc}
 800192c:	ffffc00f 	.word	0xffffc00f

08001930 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	607a      	str	r2, [r7, #4]
 800193c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800193e:	2317      	movs	r3, #23
 8001940:	18fb      	adds	r3, r7, r3
 8001942:	2200      	movs	r2, #0
 8001944:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2220      	movs	r2, #32
 800194a:	5c9b      	ldrb	r3, [r3, r2]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d101      	bne.n	8001954 <HAL_DMA_Start_IT+0x24>
 8001950:	2302      	movs	r3, #2
 8001952:	e04f      	b.n	80019f4 <HAL_DMA_Start_IT+0xc4>
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	2220      	movs	r2, #32
 8001958:	2101      	movs	r1, #1
 800195a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2221      	movs	r2, #33	; 0x21
 8001960:	5c9b      	ldrb	r3, [r3, r2]
 8001962:	b2db      	uxtb	r3, r3
 8001964:	2b01      	cmp	r3, #1
 8001966:	d13a      	bne.n	80019de <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	2221      	movs	r2, #33	; 0x21
 800196c:	2102      	movs	r1, #2
 800196e:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2200      	movs	r2, #0
 8001974:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2101      	movs	r1, #1
 8001982:	438a      	bics	r2, r1
 8001984:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	68b9      	ldr	r1, [r7, #8]
 800198c:	68f8      	ldr	r0, [r7, #12]
 800198e:	f000 f91c 	bl	8001bca <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001996:	2b00      	cmp	r3, #0
 8001998:	d008      	beq.n	80019ac <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	210e      	movs	r1, #14
 80019a6:	430a      	orrs	r2, r1
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	e00f      	b.n	80019cc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	210a      	movs	r1, #10
 80019b8:	430a      	orrs	r2, r1
 80019ba:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2104      	movs	r1, #4
 80019c8:	438a      	bics	r2, r1
 80019ca:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2101      	movs	r1, #1
 80019d8:	430a      	orrs	r2, r1
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	e007      	b.n	80019ee <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2220      	movs	r2, #32
 80019e2:	2100      	movs	r1, #0
 80019e4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80019e6:	2317      	movs	r3, #23
 80019e8:	18fb      	adds	r3, r7, r3
 80019ea:	2202      	movs	r2, #2
 80019ec:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80019ee:	2317      	movs	r3, #23
 80019f0:	18fb      	adds	r3, r7, r3
 80019f2:	781b      	ldrb	r3, [r3, #0]
}
 80019f4:	0018      	movs	r0, r3
 80019f6:	46bd      	mov	sp, r7
 80019f8:	b006      	add	sp, #24
 80019fa:	bd80      	pop	{r7, pc}

080019fc <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a04:	210f      	movs	r1, #15
 8001a06:	187b      	adds	r3, r7, r1
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2221      	movs	r2, #33	; 0x21
 8001a10:	5c9b      	ldrb	r3, [r3, r2]
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d006      	beq.n	8001a26 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2204      	movs	r2, #4
 8001a1c:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8001a1e:	187b      	adds	r3, r7, r1
 8001a20:	2201      	movs	r2, #1
 8001a22:	701a      	strb	r2, [r3, #0]
 8001a24:	e028      	b.n	8001a78 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	210e      	movs	r1, #14
 8001a32:	438a      	bics	r2, r1
 8001a34:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2101      	movs	r1, #1
 8001a42:	438a      	bics	r2, r1
 8001a44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a4e:	2101      	movs	r1, #1
 8001a50:	4091      	lsls	r1, r2
 8001a52:	000a      	movs	r2, r1
 8001a54:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2221      	movs	r2, #33	; 0x21
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2220      	movs	r2, #32
 8001a62:	2100      	movs	r1, #0
 8001a64:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d004      	beq.n	8001a78 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	0010      	movs	r0, r2
 8001a76:	4798      	blx	r3
    }
  }
  return status;
 8001a78:	230f      	movs	r3, #15
 8001a7a:	18fb      	adds	r3, r7, r3
 8001a7c:	781b      	ldrb	r3, [r3, #0]
}
 8001a7e:	0018      	movs	r0, r3
 8001a80:	46bd      	mov	sp, r7
 8001a82:	b004      	add	sp, #16
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b084      	sub	sp, #16
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa2:	2204      	movs	r2, #4
 8001aa4:	409a      	lsls	r2, r3
 8001aa6:	0013      	movs	r3, r2
 8001aa8:	68fa      	ldr	r2, [r7, #12]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	d024      	beq.n	8001af8 <HAL_DMA_IRQHandler+0x72>
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	2204      	movs	r2, #4
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	d020      	beq.n	8001af8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2220      	movs	r2, #32
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d107      	bne.n	8001ad2 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2104      	movs	r1, #4
 8001ace:	438a      	bics	r2, r1
 8001ad0:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ada:	2104      	movs	r1, #4
 8001adc:	4091      	lsls	r1, r2
 8001ade:	000a      	movs	r2, r1
 8001ae0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d100      	bne.n	8001aec <HAL_DMA_IRQHandler+0x66>
 8001aea:	e06a      	b.n	8001bc2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	0010      	movs	r0, r2
 8001af4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001af6:	e064      	b.n	8001bc2 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	2202      	movs	r2, #2
 8001afe:	409a      	lsls	r2, r3
 8001b00:	0013      	movs	r3, r2
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	4013      	ands	r3, r2
 8001b06:	d02b      	beq.n	8001b60 <HAL_DMA_IRQHandler+0xda>
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	d027      	beq.n	8001b60 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2220      	movs	r2, #32
 8001b18:	4013      	ands	r3, r2
 8001b1a:	d10b      	bne.n	8001b34 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	210a      	movs	r1, #10
 8001b28:	438a      	bics	r2, r1
 8001b2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2221      	movs	r2, #33	; 0x21
 8001b30:	2101      	movs	r1, #1
 8001b32:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b3c:	2102      	movs	r1, #2
 8001b3e:	4091      	lsls	r1, r2
 8001b40:	000a      	movs	r2, r1
 8001b42:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2220      	movs	r2, #32
 8001b48:	2100      	movs	r1, #0
 8001b4a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d036      	beq.n	8001bc2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	0010      	movs	r0, r2
 8001b5c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001b5e:	e030      	b.n	8001bc2 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b64:	2208      	movs	r2, #8
 8001b66:	409a      	lsls	r2, r3
 8001b68:	0013      	movs	r3, r2
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d028      	beq.n	8001bc2 <HAL_DMA_IRQHandler+0x13c>
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	2208      	movs	r2, #8
 8001b74:	4013      	ands	r3, r2
 8001b76:	d024      	beq.n	8001bc2 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	210e      	movs	r1, #14
 8001b84:	438a      	bics	r2, r1
 8001b86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b90:	2101      	movs	r1, #1
 8001b92:	4091      	lsls	r1, r2
 8001b94:	000a      	movs	r2, r1
 8001b96:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2221      	movs	r2, #33	; 0x21
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2220      	movs	r2, #32
 8001baa:	2100      	movs	r1, #0
 8001bac:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d005      	beq.n	8001bc2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	0010      	movs	r0, r2
 8001bbe:	4798      	blx	r3
    }
  }
}
 8001bc0:	e7ff      	b.n	8001bc2 <HAL_DMA_IRQHandler+0x13c>
 8001bc2:	46c0      	nop			; (mov r8, r8)
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	b004      	add	sp, #16
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b084      	sub	sp, #16
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	60f8      	str	r0, [r7, #12]
 8001bd2:	60b9      	str	r1, [r7, #8]
 8001bd4:	607a      	str	r2, [r7, #4]
 8001bd6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001be0:	2101      	movs	r1, #1
 8001be2:	4091      	lsls	r1, r2
 8001be4:	000a      	movs	r2, r1
 8001be6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	2b10      	cmp	r3, #16
 8001bf6:	d108      	bne.n	8001c0a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	68ba      	ldr	r2, [r7, #8]
 8001c06:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c08:	e007      	b.n	8001c1a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	60da      	str	r2, [r3, #12]
}
 8001c1a:	46c0      	nop			; (mov r8, r8)
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	b004      	add	sp, #16
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a08      	ldr	r2, [pc, #32]	; (8001c54 <DMA_CalcBaseAndBitshift+0x30>)
 8001c32:	4694      	mov	ip, r2
 8001c34:	4463      	add	r3, ip
 8001c36:	2114      	movs	r1, #20
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f7fe fa65 	bl	8000108 <__udivsi3>
 8001c3e:	0003      	movs	r3, r0
 8001c40:	009a      	lsls	r2, r3, #2
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a03      	ldr	r2, [pc, #12]	; (8001c58 <DMA_CalcBaseAndBitshift+0x34>)
 8001c4a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001c4c:	46c0      	nop			; (mov r8, r8)
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	b002      	add	sp, #8
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	bffdfff8 	.word	0xbffdfff8
 8001c58:	40020000 	.word	0x40020000

08001c5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c66:	2300      	movs	r3, #0
 8001c68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c6a:	e14f      	b.n	8001f0c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2101      	movs	r1, #1
 8001c72:	697a      	ldr	r2, [r7, #20]
 8001c74:	4091      	lsls	r1, r2
 8001c76:	000a      	movs	r2, r1
 8001c78:	4013      	ands	r3, r2
 8001c7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d100      	bne.n	8001c84 <HAL_GPIO_Init+0x28>
 8001c82:	e140      	b.n	8001f06 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2203      	movs	r2, #3
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d005      	beq.n	8001c9c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	2203      	movs	r2, #3
 8001c96:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d130      	bne.n	8001cfe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	2203      	movs	r2, #3
 8001ca8:	409a      	lsls	r2, r3
 8001caa:	0013      	movs	r3, r2
 8001cac:	43da      	mvns	r2, r3
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	68da      	ldr	r2, [r3, #12]
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	409a      	lsls	r2, r3
 8001cbe:	0013      	movs	r3, r2
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	409a      	lsls	r2, r3
 8001cd8:	0013      	movs	r3, r2
 8001cda:	43da      	mvns	r2, r3
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	091b      	lsrs	r3, r3, #4
 8001ce8:	2201      	movs	r2, #1
 8001cea:	401a      	ands	r2, r3
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	409a      	lsls	r2, r3
 8001cf0:	0013      	movs	r3, r2
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2203      	movs	r2, #3
 8001d04:	4013      	ands	r3, r2
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	d017      	beq.n	8001d3a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	2203      	movs	r2, #3
 8001d16:	409a      	lsls	r2, r3
 8001d18:	0013      	movs	r3, r2
 8001d1a:	43da      	mvns	r2, r3
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	689a      	ldr	r2, [r3, #8]
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	0013      	movs	r3, r2
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	2203      	movs	r2, #3
 8001d40:	4013      	ands	r3, r2
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d123      	bne.n	8001d8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	08da      	lsrs	r2, r3, #3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	3208      	adds	r2, #8
 8001d4e:	0092      	lsls	r2, r2, #2
 8001d50:	58d3      	ldr	r3, [r2, r3]
 8001d52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	2207      	movs	r2, #7
 8001d58:	4013      	ands	r3, r2
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	220f      	movs	r2, #15
 8001d5e:	409a      	lsls	r2, r3
 8001d60:	0013      	movs	r3, r2
 8001d62:	43da      	mvns	r2, r3
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	4013      	ands	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	691a      	ldr	r2, [r3, #16]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	2107      	movs	r1, #7
 8001d72:	400b      	ands	r3, r1
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	409a      	lsls	r2, r3
 8001d78:	0013      	movs	r3, r2
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	08da      	lsrs	r2, r3, #3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3208      	adds	r2, #8
 8001d88:	0092      	lsls	r2, r2, #2
 8001d8a:	6939      	ldr	r1, [r7, #16]
 8001d8c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	2203      	movs	r2, #3
 8001d9a:	409a      	lsls	r2, r3
 8001d9c:	0013      	movs	r3, r2
 8001d9e:	43da      	mvns	r2, r3
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2203      	movs	r2, #3
 8001dac:	401a      	ands	r2, r3
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	409a      	lsls	r2, r3
 8001db4:	0013      	movs	r3, r2
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685a      	ldr	r2, [r3, #4]
 8001dc6:	23c0      	movs	r3, #192	; 0xc0
 8001dc8:	029b      	lsls	r3, r3, #10
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d100      	bne.n	8001dd0 <HAL_GPIO_Init+0x174>
 8001dce:	e09a      	b.n	8001f06 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd0:	4b54      	ldr	r3, [pc, #336]	; (8001f24 <HAL_GPIO_Init+0x2c8>)
 8001dd2:	699a      	ldr	r2, [r3, #24]
 8001dd4:	4b53      	ldr	r3, [pc, #332]	; (8001f24 <HAL_GPIO_Init+0x2c8>)
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	619a      	str	r2, [r3, #24]
 8001ddc:	4b51      	ldr	r3, [pc, #324]	; (8001f24 <HAL_GPIO_Init+0x2c8>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	2201      	movs	r2, #1
 8001de2:	4013      	ands	r3, r2
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001de8:	4a4f      	ldr	r2, [pc, #316]	; (8001f28 <HAL_GPIO_Init+0x2cc>)
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	089b      	lsrs	r3, r3, #2
 8001dee:	3302      	adds	r3, #2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	589b      	ldr	r3, [r3, r2]
 8001df4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	2203      	movs	r2, #3
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	220f      	movs	r2, #15
 8001e00:	409a      	lsls	r2, r3
 8001e02:	0013      	movs	r3, r2
 8001e04:	43da      	mvns	r2, r3
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	2390      	movs	r3, #144	; 0x90
 8001e10:	05db      	lsls	r3, r3, #23
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d013      	beq.n	8001e3e <HAL_GPIO_Init+0x1e2>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a44      	ldr	r2, [pc, #272]	; (8001f2c <HAL_GPIO_Init+0x2d0>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d00d      	beq.n	8001e3a <HAL_GPIO_Init+0x1de>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a43      	ldr	r2, [pc, #268]	; (8001f30 <HAL_GPIO_Init+0x2d4>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d007      	beq.n	8001e36 <HAL_GPIO_Init+0x1da>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a42      	ldr	r2, [pc, #264]	; (8001f34 <HAL_GPIO_Init+0x2d8>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d101      	bne.n	8001e32 <HAL_GPIO_Init+0x1d6>
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e006      	b.n	8001e40 <HAL_GPIO_Init+0x1e4>
 8001e32:	2305      	movs	r3, #5
 8001e34:	e004      	b.n	8001e40 <HAL_GPIO_Init+0x1e4>
 8001e36:	2302      	movs	r3, #2
 8001e38:	e002      	b.n	8001e40 <HAL_GPIO_Init+0x1e4>
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e000      	b.n	8001e40 <HAL_GPIO_Init+0x1e4>
 8001e3e:	2300      	movs	r3, #0
 8001e40:	697a      	ldr	r2, [r7, #20]
 8001e42:	2103      	movs	r1, #3
 8001e44:	400a      	ands	r2, r1
 8001e46:	0092      	lsls	r2, r2, #2
 8001e48:	4093      	lsls	r3, r2
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e50:	4935      	ldr	r1, [pc, #212]	; (8001f28 <HAL_GPIO_Init+0x2cc>)
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	089b      	lsrs	r3, r3, #2
 8001e56:	3302      	adds	r3, #2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e5e:	4b36      	ldr	r3, [pc, #216]	; (8001f38 <HAL_GPIO_Init+0x2dc>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	43da      	mvns	r2, r3
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	2380      	movs	r3, #128	; 0x80
 8001e74:	035b      	lsls	r3, r3, #13
 8001e76:	4013      	ands	r3, r2
 8001e78:	d003      	beq.n	8001e82 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e82:	4b2d      	ldr	r3, [pc, #180]	; (8001f38 <HAL_GPIO_Init+0x2dc>)
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001e88:	4b2b      	ldr	r3, [pc, #172]	; (8001f38 <HAL_GPIO_Init+0x2dc>)
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	43da      	mvns	r2, r3
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	4013      	ands	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	2380      	movs	r3, #128	; 0x80
 8001e9e:	039b      	lsls	r3, r3, #14
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d003      	beq.n	8001eac <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001eac:	4b22      	ldr	r3, [pc, #136]	; (8001f38 <HAL_GPIO_Init+0x2dc>)
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001eb2:	4b21      	ldr	r3, [pc, #132]	; (8001f38 <HAL_GPIO_Init+0x2dc>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	43da      	mvns	r2, r3
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	2380      	movs	r3, #128	; 0x80
 8001ec8:	029b      	lsls	r3, r3, #10
 8001eca:	4013      	ands	r3, r2
 8001ecc:	d003      	beq.n	8001ed6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ed6:	4b18      	ldr	r3, [pc, #96]	; (8001f38 <HAL_GPIO_Init+0x2dc>)
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001edc:	4b16      	ldr	r3, [pc, #88]	; (8001f38 <HAL_GPIO_Init+0x2dc>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	43da      	mvns	r2, r3
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685a      	ldr	r2, [r3, #4]
 8001ef0:	2380      	movs	r3, #128	; 0x80
 8001ef2:	025b      	lsls	r3, r3, #9
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	d003      	beq.n	8001f00 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f00:	4b0d      	ldr	r3, [pc, #52]	; (8001f38 <HAL_GPIO_Init+0x2dc>)
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	40da      	lsrs	r2, r3
 8001f14:	1e13      	subs	r3, r2, #0
 8001f16:	d000      	beq.n	8001f1a <HAL_GPIO_Init+0x2be>
 8001f18:	e6a8      	b.n	8001c6c <HAL_GPIO_Init+0x10>
  } 
}
 8001f1a:	46c0      	nop			; (mov r8, r8)
 8001f1c:	46c0      	nop			; (mov r8, r8)
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b006      	add	sp, #24
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	40021000 	.word	0x40021000
 8001f28:	40010000 	.word	0x40010000
 8001f2c:	48000400 	.word	0x48000400
 8001f30:	48000800 	.word	0x48000800
 8001f34:	48000c00 	.word	0x48000c00
 8001f38:	40010400 	.word	0x40010400

08001f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	0008      	movs	r0, r1
 8001f46:	0011      	movs	r1, r2
 8001f48:	1cbb      	adds	r3, r7, #2
 8001f4a:	1c02      	adds	r2, r0, #0
 8001f4c:	801a      	strh	r2, [r3, #0]
 8001f4e:	1c7b      	adds	r3, r7, #1
 8001f50:	1c0a      	adds	r2, r1, #0
 8001f52:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f54:	1c7b      	adds	r3, r7, #1
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d004      	beq.n	8001f66 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f5c:	1cbb      	adds	r3, r7, #2
 8001f5e:	881a      	ldrh	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f64:	e003      	b.n	8001f6e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f66:	1cbb      	adds	r3, r7, #2
 8001f68:	881a      	ldrh	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f6e:	46c0      	nop			; (mov r8, r8)
 8001f70:	46bd      	mov	sp, r7
 8001f72:	b002      	add	sp, #8
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	0002      	movs	r2, r0
 8001f80:	1dbb      	adds	r3, r7, #6
 8001f82:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001f84:	4b09      	ldr	r3, [pc, #36]	; (8001fac <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001f86:	695b      	ldr	r3, [r3, #20]
 8001f88:	1dba      	adds	r2, r7, #6
 8001f8a:	8812      	ldrh	r2, [r2, #0]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d008      	beq.n	8001fa2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001f92:	1dba      	adds	r2, r7, #6
 8001f94:	8812      	ldrh	r2, [r2, #0]
 8001f96:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f98:	1dbb      	adds	r3, r7, #6
 8001f9a:	881b      	ldrh	r3, [r3, #0]
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f7fe f93f 	bl	8000220 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fa2:	46c0      	nop			; (mov r8, r8)
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	b002      	add	sp, #8
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	46c0      	nop			; (mov r8, r8)
 8001fac:	40010400 	.word	0x40010400

08001fb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b088      	sub	sp, #32
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d101      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e301      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d100      	bne.n	8001fce <HAL_RCC_OscConfig+0x1e>
 8001fcc:	e08d      	b.n	80020ea <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001fce:	4bc3      	ldr	r3, [pc, #780]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	220c      	movs	r2, #12
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d00e      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fda:	4bc0      	ldr	r3, [pc, #768]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	220c      	movs	r2, #12
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	2b08      	cmp	r3, #8
 8001fe4:	d116      	bne.n	8002014 <HAL_RCC_OscConfig+0x64>
 8001fe6:	4bbd      	ldr	r3, [pc, #756]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	2380      	movs	r3, #128	; 0x80
 8001fec:	025b      	lsls	r3, r3, #9
 8001fee:	401a      	ands	r2, r3
 8001ff0:	2380      	movs	r3, #128	; 0x80
 8001ff2:	025b      	lsls	r3, r3, #9
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d10d      	bne.n	8002014 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff8:	4bb8      	ldr	r3, [pc, #736]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	2380      	movs	r3, #128	; 0x80
 8001ffe:	029b      	lsls	r3, r3, #10
 8002000:	4013      	ands	r3, r2
 8002002:	d100      	bne.n	8002006 <HAL_RCC_OscConfig+0x56>
 8002004:	e070      	b.n	80020e8 <HAL_RCC_OscConfig+0x138>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d000      	beq.n	8002010 <HAL_RCC_OscConfig+0x60>
 800200e:	e06b      	b.n	80020e8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e2d8      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d107      	bne.n	800202c <HAL_RCC_OscConfig+0x7c>
 800201c:	4baf      	ldr	r3, [pc, #700]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	4bae      	ldr	r3, [pc, #696]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002022:	2180      	movs	r1, #128	; 0x80
 8002024:	0249      	lsls	r1, r1, #9
 8002026:	430a      	orrs	r2, r1
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	e02f      	b.n	800208c <HAL_RCC_OscConfig+0xdc>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10c      	bne.n	800204e <HAL_RCC_OscConfig+0x9e>
 8002034:	4ba9      	ldr	r3, [pc, #676]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	4ba8      	ldr	r3, [pc, #672]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 800203a:	49a9      	ldr	r1, [pc, #676]	; (80022e0 <HAL_RCC_OscConfig+0x330>)
 800203c:	400a      	ands	r2, r1
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	4ba6      	ldr	r3, [pc, #664]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	4ba5      	ldr	r3, [pc, #660]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002046:	49a7      	ldr	r1, [pc, #668]	; (80022e4 <HAL_RCC_OscConfig+0x334>)
 8002048:	400a      	ands	r2, r1
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	e01e      	b.n	800208c <HAL_RCC_OscConfig+0xdc>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	2b05      	cmp	r3, #5
 8002054:	d10e      	bne.n	8002074 <HAL_RCC_OscConfig+0xc4>
 8002056:	4ba1      	ldr	r3, [pc, #644]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	4ba0      	ldr	r3, [pc, #640]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 800205c:	2180      	movs	r1, #128	; 0x80
 800205e:	02c9      	lsls	r1, r1, #11
 8002060:	430a      	orrs	r2, r1
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	4b9d      	ldr	r3, [pc, #628]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	4b9c      	ldr	r3, [pc, #624]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 800206a:	2180      	movs	r1, #128	; 0x80
 800206c:	0249      	lsls	r1, r1, #9
 800206e:	430a      	orrs	r2, r1
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	e00b      	b.n	800208c <HAL_RCC_OscConfig+0xdc>
 8002074:	4b99      	ldr	r3, [pc, #612]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	4b98      	ldr	r3, [pc, #608]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 800207a:	4999      	ldr	r1, [pc, #612]	; (80022e0 <HAL_RCC_OscConfig+0x330>)
 800207c:	400a      	ands	r2, r1
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	4b96      	ldr	r3, [pc, #600]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	4b95      	ldr	r3, [pc, #596]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002086:	4997      	ldr	r1, [pc, #604]	; (80022e4 <HAL_RCC_OscConfig+0x334>)
 8002088:	400a      	ands	r2, r1
 800208a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d014      	beq.n	80020be <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002094:	f7fe fea4 	bl	8000de0 <HAL_GetTick>
 8002098:	0003      	movs	r3, r0
 800209a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800209e:	f7fe fe9f 	bl	8000de0 <HAL_GetTick>
 80020a2:	0002      	movs	r2, r0
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b64      	cmp	r3, #100	; 0x64
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e28a      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b0:	4b8a      	ldr	r3, [pc, #552]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	2380      	movs	r3, #128	; 0x80
 80020b6:	029b      	lsls	r3, r3, #10
 80020b8:	4013      	ands	r3, r2
 80020ba:	d0f0      	beq.n	800209e <HAL_RCC_OscConfig+0xee>
 80020bc:	e015      	b.n	80020ea <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020be:	f7fe fe8f 	bl	8000de0 <HAL_GetTick>
 80020c2:	0003      	movs	r3, r0
 80020c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020c8:	f7fe fe8a 	bl	8000de0 <HAL_GetTick>
 80020cc:	0002      	movs	r2, r0
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b64      	cmp	r3, #100	; 0x64
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e275      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020da:	4b80      	ldr	r3, [pc, #512]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	2380      	movs	r3, #128	; 0x80
 80020e0:	029b      	lsls	r3, r3, #10
 80020e2:	4013      	ands	r3, r2
 80020e4:	d1f0      	bne.n	80020c8 <HAL_RCC_OscConfig+0x118>
 80020e6:	e000      	b.n	80020ea <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020e8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2202      	movs	r2, #2
 80020f0:	4013      	ands	r3, r2
 80020f2:	d100      	bne.n	80020f6 <HAL_RCC_OscConfig+0x146>
 80020f4:	e069      	b.n	80021ca <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80020f6:	4b79      	ldr	r3, [pc, #484]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	220c      	movs	r2, #12
 80020fc:	4013      	ands	r3, r2
 80020fe:	d00b      	beq.n	8002118 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002100:	4b76      	ldr	r3, [pc, #472]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	220c      	movs	r2, #12
 8002106:	4013      	ands	r3, r2
 8002108:	2b08      	cmp	r3, #8
 800210a:	d11c      	bne.n	8002146 <HAL_RCC_OscConfig+0x196>
 800210c:	4b73      	ldr	r3, [pc, #460]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	2380      	movs	r3, #128	; 0x80
 8002112:	025b      	lsls	r3, r3, #9
 8002114:	4013      	ands	r3, r2
 8002116:	d116      	bne.n	8002146 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002118:	4b70      	ldr	r3, [pc, #448]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2202      	movs	r2, #2
 800211e:	4013      	ands	r3, r2
 8002120:	d005      	beq.n	800212e <HAL_RCC_OscConfig+0x17e>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	2b01      	cmp	r3, #1
 8002128:	d001      	beq.n	800212e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e24b      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800212e:	4b6b      	ldr	r3, [pc, #428]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	22f8      	movs	r2, #248	; 0xf8
 8002134:	4393      	bics	r3, r2
 8002136:	0019      	movs	r1, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	691b      	ldr	r3, [r3, #16]
 800213c:	00da      	lsls	r2, r3, #3
 800213e:	4b67      	ldr	r3, [pc, #412]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002140:	430a      	orrs	r2, r1
 8002142:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002144:	e041      	b.n	80021ca <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d024      	beq.n	8002198 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800214e:	4b63      	ldr	r3, [pc, #396]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	4b62      	ldr	r3, [pc, #392]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002154:	2101      	movs	r1, #1
 8002156:	430a      	orrs	r2, r1
 8002158:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215a:	f7fe fe41 	bl	8000de0 <HAL_GetTick>
 800215e:	0003      	movs	r3, r0
 8002160:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002164:	f7fe fe3c 	bl	8000de0 <HAL_GetTick>
 8002168:	0002      	movs	r2, r0
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e227      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002176:	4b59      	ldr	r3, [pc, #356]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2202      	movs	r2, #2
 800217c:	4013      	ands	r3, r2
 800217e:	d0f1      	beq.n	8002164 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002180:	4b56      	ldr	r3, [pc, #344]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	22f8      	movs	r2, #248	; 0xf8
 8002186:	4393      	bics	r3, r2
 8002188:	0019      	movs	r1, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	691b      	ldr	r3, [r3, #16]
 800218e:	00da      	lsls	r2, r3, #3
 8002190:	4b52      	ldr	r3, [pc, #328]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002192:	430a      	orrs	r2, r1
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	e018      	b.n	80021ca <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002198:	4b50      	ldr	r3, [pc, #320]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	4b4f      	ldr	r3, [pc, #316]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 800219e:	2101      	movs	r1, #1
 80021a0:	438a      	bics	r2, r1
 80021a2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a4:	f7fe fe1c 	bl	8000de0 <HAL_GetTick>
 80021a8:	0003      	movs	r3, r0
 80021aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021ae:	f7fe fe17 	bl	8000de0 <HAL_GetTick>
 80021b2:	0002      	movs	r2, r0
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e202      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021c0:	4b46      	ldr	r3, [pc, #280]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2202      	movs	r2, #2
 80021c6:	4013      	ands	r3, r2
 80021c8:	d1f1      	bne.n	80021ae <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2208      	movs	r2, #8
 80021d0:	4013      	ands	r3, r2
 80021d2:	d036      	beq.n	8002242 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	69db      	ldr	r3, [r3, #28]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d019      	beq.n	8002210 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021dc:	4b3f      	ldr	r3, [pc, #252]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 80021de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021e0:	4b3e      	ldr	r3, [pc, #248]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 80021e2:	2101      	movs	r1, #1
 80021e4:	430a      	orrs	r2, r1
 80021e6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e8:	f7fe fdfa 	bl	8000de0 <HAL_GetTick>
 80021ec:	0003      	movs	r3, r0
 80021ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021f0:	e008      	b.n	8002204 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021f2:	f7fe fdf5 	bl	8000de0 <HAL_GetTick>
 80021f6:	0002      	movs	r2, r0
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e1e0      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002204:	4b35      	ldr	r3, [pc, #212]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002208:	2202      	movs	r2, #2
 800220a:	4013      	ands	r3, r2
 800220c:	d0f1      	beq.n	80021f2 <HAL_RCC_OscConfig+0x242>
 800220e:	e018      	b.n	8002242 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002210:	4b32      	ldr	r3, [pc, #200]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002212:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002214:	4b31      	ldr	r3, [pc, #196]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002216:	2101      	movs	r1, #1
 8002218:	438a      	bics	r2, r1
 800221a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800221c:	f7fe fde0 	bl	8000de0 <HAL_GetTick>
 8002220:	0003      	movs	r3, r0
 8002222:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002226:	f7fe fddb 	bl	8000de0 <HAL_GetTick>
 800222a:	0002      	movs	r2, r0
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e1c6      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002238:	4b28      	ldr	r3, [pc, #160]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 800223a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223c:	2202      	movs	r2, #2
 800223e:	4013      	ands	r3, r2
 8002240:	d1f1      	bne.n	8002226 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2204      	movs	r2, #4
 8002248:	4013      	ands	r3, r2
 800224a:	d100      	bne.n	800224e <HAL_RCC_OscConfig+0x29e>
 800224c:	e0b4      	b.n	80023b8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800224e:	201f      	movs	r0, #31
 8002250:	183b      	adds	r3, r7, r0
 8002252:	2200      	movs	r2, #0
 8002254:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002256:	4b21      	ldr	r3, [pc, #132]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002258:	69da      	ldr	r2, [r3, #28]
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	055b      	lsls	r3, r3, #21
 800225e:	4013      	ands	r3, r2
 8002260:	d110      	bne.n	8002284 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002262:	4b1e      	ldr	r3, [pc, #120]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002264:	69da      	ldr	r2, [r3, #28]
 8002266:	4b1d      	ldr	r3, [pc, #116]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002268:	2180      	movs	r1, #128	; 0x80
 800226a:	0549      	lsls	r1, r1, #21
 800226c:	430a      	orrs	r2, r1
 800226e:	61da      	str	r2, [r3, #28]
 8002270:	4b1a      	ldr	r3, [pc, #104]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 8002272:	69da      	ldr	r2, [r3, #28]
 8002274:	2380      	movs	r3, #128	; 0x80
 8002276:	055b      	lsls	r3, r3, #21
 8002278:	4013      	ands	r3, r2
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800227e:	183b      	adds	r3, r7, r0
 8002280:	2201      	movs	r2, #1
 8002282:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002284:	4b18      	ldr	r3, [pc, #96]	; (80022e8 <HAL_RCC_OscConfig+0x338>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	2380      	movs	r3, #128	; 0x80
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	4013      	ands	r3, r2
 800228e:	d11a      	bne.n	80022c6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002290:	4b15      	ldr	r3, [pc, #84]	; (80022e8 <HAL_RCC_OscConfig+0x338>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4b14      	ldr	r3, [pc, #80]	; (80022e8 <HAL_RCC_OscConfig+0x338>)
 8002296:	2180      	movs	r1, #128	; 0x80
 8002298:	0049      	lsls	r1, r1, #1
 800229a:	430a      	orrs	r2, r1
 800229c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800229e:	f7fe fd9f 	bl	8000de0 <HAL_GetTick>
 80022a2:	0003      	movs	r3, r0
 80022a4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022a8:	f7fe fd9a 	bl	8000de0 <HAL_GetTick>
 80022ac:	0002      	movs	r2, r0
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b64      	cmp	r3, #100	; 0x64
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e185      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ba:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <HAL_RCC_OscConfig+0x338>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	2380      	movs	r3, #128	; 0x80
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	4013      	ands	r3, r2
 80022c4:	d0f0      	beq.n	80022a8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d10e      	bne.n	80022ec <HAL_RCC_OscConfig+0x33c>
 80022ce:	4b03      	ldr	r3, [pc, #12]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 80022d0:	6a1a      	ldr	r2, [r3, #32]
 80022d2:	4b02      	ldr	r3, [pc, #8]	; (80022dc <HAL_RCC_OscConfig+0x32c>)
 80022d4:	2101      	movs	r1, #1
 80022d6:	430a      	orrs	r2, r1
 80022d8:	621a      	str	r2, [r3, #32]
 80022da:	e035      	b.n	8002348 <HAL_RCC_OscConfig+0x398>
 80022dc:	40021000 	.word	0x40021000
 80022e0:	fffeffff 	.word	0xfffeffff
 80022e4:	fffbffff 	.word	0xfffbffff
 80022e8:	40007000 	.word	0x40007000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10c      	bne.n	800230e <HAL_RCC_OscConfig+0x35e>
 80022f4:	4bb6      	ldr	r3, [pc, #728]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80022f6:	6a1a      	ldr	r2, [r3, #32]
 80022f8:	4bb5      	ldr	r3, [pc, #724]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80022fa:	2101      	movs	r1, #1
 80022fc:	438a      	bics	r2, r1
 80022fe:	621a      	str	r2, [r3, #32]
 8002300:	4bb3      	ldr	r3, [pc, #716]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002302:	6a1a      	ldr	r2, [r3, #32]
 8002304:	4bb2      	ldr	r3, [pc, #712]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002306:	2104      	movs	r1, #4
 8002308:	438a      	bics	r2, r1
 800230a:	621a      	str	r2, [r3, #32]
 800230c:	e01c      	b.n	8002348 <HAL_RCC_OscConfig+0x398>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	2b05      	cmp	r3, #5
 8002314:	d10c      	bne.n	8002330 <HAL_RCC_OscConfig+0x380>
 8002316:	4bae      	ldr	r3, [pc, #696]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002318:	6a1a      	ldr	r2, [r3, #32]
 800231a:	4bad      	ldr	r3, [pc, #692]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800231c:	2104      	movs	r1, #4
 800231e:	430a      	orrs	r2, r1
 8002320:	621a      	str	r2, [r3, #32]
 8002322:	4bab      	ldr	r3, [pc, #684]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002324:	6a1a      	ldr	r2, [r3, #32]
 8002326:	4baa      	ldr	r3, [pc, #680]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002328:	2101      	movs	r1, #1
 800232a:	430a      	orrs	r2, r1
 800232c:	621a      	str	r2, [r3, #32]
 800232e:	e00b      	b.n	8002348 <HAL_RCC_OscConfig+0x398>
 8002330:	4ba7      	ldr	r3, [pc, #668]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002332:	6a1a      	ldr	r2, [r3, #32]
 8002334:	4ba6      	ldr	r3, [pc, #664]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002336:	2101      	movs	r1, #1
 8002338:	438a      	bics	r2, r1
 800233a:	621a      	str	r2, [r3, #32]
 800233c:	4ba4      	ldr	r3, [pc, #656]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800233e:	6a1a      	ldr	r2, [r3, #32]
 8002340:	4ba3      	ldr	r3, [pc, #652]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002342:	2104      	movs	r1, #4
 8002344:	438a      	bics	r2, r1
 8002346:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d014      	beq.n	800237a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002350:	f7fe fd46 	bl	8000de0 <HAL_GetTick>
 8002354:	0003      	movs	r3, r0
 8002356:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002358:	e009      	b.n	800236e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800235a:	f7fe fd41 	bl	8000de0 <HAL_GetTick>
 800235e:	0002      	movs	r2, r0
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	4a9b      	ldr	r2, [pc, #620]	; (80025d4 <HAL_RCC_OscConfig+0x624>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e12b      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800236e:	4b98      	ldr	r3, [pc, #608]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	2202      	movs	r2, #2
 8002374:	4013      	ands	r3, r2
 8002376:	d0f0      	beq.n	800235a <HAL_RCC_OscConfig+0x3aa>
 8002378:	e013      	b.n	80023a2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800237a:	f7fe fd31 	bl	8000de0 <HAL_GetTick>
 800237e:	0003      	movs	r3, r0
 8002380:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002382:	e009      	b.n	8002398 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002384:	f7fe fd2c 	bl	8000de0 <HAL_GetTick>
 8002388:	0002      	movs	r2, r0
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	4a91      	ldr	r2, [pc, #580]	; (80025d4 <HAL_RCC_OscConfig+0x624>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e116      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002398:	4b8d      	ldr	r3, [pc, #564]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800239a:	6a1b      	ldr	r3, [r3, #32]
 800239c:	2202      	movs	r2, #2
 800239e:	4013      	ands	r3, r2
 80023a0:	d1f0      	bne.n	8002384 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023a2:	231f      	movs	r3, #31
 80023a4:	18fb      	adds	r3, r7, r3
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d105      	bne.n	80023b8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023ac:	4b88      	ldr	r3, [pc, #544]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80023ae:	69da      	ldr	r2, [r3, #28]
 80023b0:	4b87      	ldr	r3, [pc, #540]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80023b2:	4989      	ldr	r1, [pc, #548]	; (80025d8 <HAL_RCC_OscConfig+0x628>)
 80023b4:	400a      	ands	r2, r1
 80023b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2210      	movs	r2, #16
 80023be:	4013      	ands	r3, r2
 80023c0:	d063      	beq.n	800248a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d12a      	bne.n	8002420 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80023ca:	4b81      	ldr	r3, [pc, #516]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80023cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023ce:	4b80      	ldr	r3, [pc, #512]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80023d0:	2104      	movs	r1, #4
 80023d2:	430a      	orrs	r2, r1
 80023d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80023d6:	4b7e      	ldr	r3, [pc, #504]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80023d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023da:	4b7d      	ldr	r3, [pc, #500]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80023dc:	2101      	movs	r1, #1
 80023de:	430a      	orrs	r2, r1
 80023e0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e2:	f7fe fcfd 	bl	8000de0 <HAL_GetTick>
 80023e6:	0003      	movs	r3, r0
 80023e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80023ec:	f7fe fcf8 	bl	8000de0 <HAL_GetTick>
 80023f0:	0002      	movs	r2, r0
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e0e3      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80023fe:	4b74      	ldr	r3, [pc, #464]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002402:	2202      	movs	r2, #2
 8002404:	4013      	ands	r3, r2
 8002406:	d0f1      	beq.n	80023ec <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002408:	4b71      	ldr	r3, [pc, #452]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800240a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800240c:	22f8      	movs	r2, #248	; 0xf8
 800240e:	4393      	bics	r3, r2
 8002410:	0019      	movs	r1, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	00da      	lsls	r2, r3, #3
 8002418:	4b6d      	ldr	r3, [pc, #436]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800241a:	430a      	orrs	r2, r1
 800241c:	635a      	str	r2, [r3, #52]	; 0x34
 800241e:	e034      	b.n	800248a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	695b      	ldr	r3, [r3, #20]
 8002424:	3305      	adds	r3, #5
 8002426:	d111      	bne.n	800244c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002428:	4b69      	ldr	r3, [pc, #420]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800242a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800242c:	4b68      	ldr	r3, [pc, #416]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800242e:	2104      	movs	r1, #4
 8002430:	438a      	bics	r2, r1
 8002432:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002434:	4b66      	ldr	r3, [pc, #408]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002438:	22f8      	movs	r2, #248	; 0xf8
 800243a:	4393      	bics	r3, r2
 800243c:	0019      	movs	r1, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	00da      	lsls	r2, r3, #3
 8002444:	4b62      	ldr	r3, [pc, #392]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002446:	430a      	orrs	r2, r1
 8002448:	635a      	str	r2, [r3, #52]	; 0x34
 800244a:	e01e      	b.n	800248a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800244c:	4b60      	ldr	r3, [pc, #384]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800244e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002450:	4b5f      	ldr	r3, [pc, #380]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002452:	2104      	movs	r1, #4
 8002454:	430a      	orrs	r2, r1
 8002456:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002458:	4b5d      	ldr	r3, [pc, #372]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800245a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800245c:	4b5c      	ldr	r3, [pc, #368]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800245e:	2101      	movs	r1, #1
 8002460:	438a      	bics	r2, r1
 8002462:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002464:	f7fe fcbc 	bl	8000de0 <HAL_GetTick>
 8002468:	0003      	movs	r3, r0
 800246a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800246c:	e008      	b.n	8002480 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800246e:	f7fe fcb7 	bl	8000de0 <HAL_GetTick>
 8002472:	0002      	movs	r2, r0
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e0a2      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002480:	4b53      	ldr	r3, [pc, #332]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002484:	2202      	movs	r2, #2
 8002486:	4013      	ands	r3, r2
 8002488:	d1f1      	bne.n	800246e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d100      	bne.n	8002494 <HAL_RCC_OscConfig+0x4e4>
 8002492:	e097      	b.n	80025c4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002494:	4b4e      	ldr	r3, [pc, #312]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	220c      	movs	r2, #12
 800249a:	4013      	ands	r3, r2
 800249c:	2b08      	cmp	r3, #8
 800249e:	d100      	bne.n	80024a2 <HAL_RCC_OscConfig+0x4f2>
 80024a0:	e06b      	b.n	800257a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d14c      	bne.n	8002544 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024aa:	4b49      	ldr	r3, [pc, #292]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	4b48      	ldr	r3, [pc, #288]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80024b0:	494a      	ldr	r1, [pc, #296]	; (80025dc <HAL_RCC_OscConfig+0x62c>)
 80024b2:	400a      	ands	r2, r1
 80024b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b6:	f7fe fc93 	bl	8000de0 <HAL_GetTick>
 80024ba:	0003      	movs	r3, r0
 80024bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024c0:	f7fe fc8e 	bl	8000de0 <HAL_GetTick>
 80024c4:	0002      	movs	r2, r0
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e079      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024d2:	4b3f      	ldr	r3, [pc, #252]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	2380      	movs	r3, #128	; 0x80
 80024d8:	049b      	lsls	r3, r3, #18
 80024da:	4013      	ands	r3, r2
 80024dc:	d1f0      	bne.n	80024c0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024de:	4b3c      	ldr	r3, [pc, #240]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80024e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e2:	220f      	movs	r2, #15
 80024e4:	4393      	bics	r3, r2
 80024e6:	0019      	movs	r1, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024ec:	4b38      	ldr	r3, [pc, #224]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80024ee:	430a      	orrs	r2, r1
 80024f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80024f2:	4b37      	ldr	r3, [pc, #220]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	4a3a      	ldr	r2, [pc, #232]	; (80025e0 <HAL_RCC_OscConfig+0x630>)
 80024f8:	4013      	ands	r3, r2
 80024fa:	0019      	movs	r1, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002504:	431a      	orrs	r2, r3
 8002506:	4b32      	ldr	r3, [pc, #200]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002508:	430a      	orrs	r2, r1
 800250a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800250c:	4b30      	ldr	r3, [pc, #192]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4b2f      	ldr	r3, [pc, #188]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002512:	2180      	movs	r1, #128	; 0x80
 8002514:	0449      	lsls	r1, r1, #17
 8002516:	430a      	orrs	r2, r1
 8002518:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800251a:	f7fe fc61 	bl	8000de0 <HAL_GetTick>
 800251e:	0003      	movs	r3, r0
 8002520:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002524:	f7fe fc5c 	bl	8000de0 <HAL_GetTick>
 8002528:	0002      	movs	r2, r0
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b02      	cmp	r3, #2
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e047      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002536:	4b26      	ldr	r3, [pc, #152]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	2380      	movs	r3, #128	; 0x80
 800253c:	049b      	lsls	r3, r3, #18
 800253e:	4013      	ands	r3, r2
 8002540:	d0f0      	beq.n	8002524 <HAL_RCC_OscConfig+0x574>
 8002542:	e03f      	b.n	80025c4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002544:	4b22      	ldr	r3, [pc, #136]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4b21      	ldr	r3, [pc, #132]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800254a:	4924      	ldr	r1, [pc, #144]	; (80025dc <HAL_RCC_OscConfig+0x62c>)
 800254c:	400a      	ands	r2, r1
 800254e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002550:	f7fe fc46 	bl	8000de0 <HAL_GetTick>
 8002554:	0003      	movs	r3, r0
 8002556:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002558:	e008      	b.n	800256c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800255a:	f7fe fc41 	bl	8000de0 <HAL_GetTick>
 800255e:	0002      	movs	r2, r0
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e02c      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800256c:	4b18      	ldr	r3, [pc, #96]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	2380      	movs	r3, #128	; 0x80
 8002572:	049b      	lsls	r3, r3, #18
 8002574:	4013      	ands	r3, r2
 8002576:	d1f0      	bne.n	800255a <HAL_RCC_OscConfig+0x5aa>
 8002578:	e024      	b.n	80025c4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d101      	bne.n	8002586 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e01f      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002586:	4b12      	ldr	r3, [pc, #72]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800258c:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <HAL_RCC_OscConfig+0x620>)
 800258e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002590:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	2380      	movs	r3, #128	; 0x80
 8002596:	025b      	lsls	r3, r3, #9
 8002598:	401a      	ands	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259e:	429a      	cmp	r2, r3
 80025a0:	d10e      	bne.n	80025c0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	220f      	movs	r2, #15
 80025a6:	401a      	ands	r2, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d107      	bne.n	80025c0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	23f0      	movs	r3, #240	; 0xf0
 80025b4:	039b      	lsls	r3, r3, #14
 80025b6:	401a      	ands	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80025bc:	429a      	cmp	r2, r3
 80025be:	d001      	beq.n	80025c4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e000      	b.n	80025c6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	0018      	movs	r0, r3
 80025c8:	46bd      	mov	sp, r7
 80025ca:	b008      	add	sp, #32
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	46c0      	nop			; (mov r8, r8)
 80025d0:	40021000 	.word	0x40021000
 80025d4:	00001388 	.word	0x00001388
 80025d8:	efffffff 	.word	0xefffffff
 80025dc:	feffffff 	.word	0xfeffffff
 80025e0:	ffc2ffff 	.word	0xffc2ffff

080025e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d101      	bne.n	80025f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e0b3      	b.n	8002760 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025f8:	4b5b      	ldr	r3, [pc, #364]	; (8002768 <HAL_RCC_ClockConfig+0x184>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2201      	movs	r2, #1
 80025fe:	4013      	ands	r3, r2
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	429a      	cmp	r2, r3
 8002604:	d911      	bls.n	800262a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002606:	4b58      	ldr	r3, [pc, #352]	; (8002768 <HAL_RCC_ClockConfig+0x184>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2201      	movs	r2, #1
 800260c:	4393      	bics	r3, r2
 800260e:	0019      	movs	r1, r3
 8002610:	4b55      	ldr	r3, [pc, #340]	; (8002768 <HAL_RCC_ClockConfig+0x184>)
 8002612:	683a      	ldr	r2, [r7, #0]
 8002614:	430a      	orrs	r2, r1
 8002616:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002618:	4b53      	ldr	r3, [pc, #332]	; (8002768 <HAL_RCC_ClockConfig+0x184>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2201      	movs	r2, #1
 800261e:	4013      	ands	r3, r2
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d001      	beq.n	800262a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e09a      	b.n	8002760 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2202      	movs	r2, #2
 8002630:	4013      	ands	r3, r2
 8002632:	d015      	beq.n	8002660 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2204      	movs	r2, #4
 800263a:	4013      	ands	r3, r2
 800263c:	d006      	beq.n	800264c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800263e:	4b4b      	ldr	r3, [pc, #300]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	4b4a      	ldr	r3, [pc, #296]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 8002644:	21e0      	movs	r1, #224	; 0xe0
 8002646:	00c9      	lsls	r1, r1, #3
 8002648:	430a      	orrs	r2, r1
 800264a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800264c:	4b47      	ldr	r3, [pc, #284]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	22f0      	movs	r2, #240	; 0xf0
 8002652:	4393      	bics	r3, r2
 8002654:	0019      	movs	r1, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	4b44      	ldr	r3, [pc, #272]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 800265c:	430a      	orrs	r2, r1
 800265e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2201      	movs	r2, #1
 8002666:	4013      	ands	r3, r2
 8002668:	d040      	beq.n	80026ec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d107      	bne.n	8002682 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002672:	4b3e      	ldr	r3, [pc, #248]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	2380      	movs	r3, #128	; 0x80
 8002678:	029b      	lsls	r3, r3, #10
 800267a:	4013      	ands	r3, r2
 800267c:	d114      	bne.n	80026a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e06e      	b.n	8002760 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b02      	cmp	r3, #2
 8002688:	d107      	bne.n	800269a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800268a:	4b38      	ldr	r3, [pc, #224]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	2380      	movs	r3, #128	; 0x80
 8002690:	049b      	lsls	r3, r3, #18
 8002692:	4013      	ands	r3, r2
 8002694:	d108      	bne.n	80026a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e062      	b.n	8002760 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800269a:	4b34      	ldr	r3, [pc, #208]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2202      	movs	r2, #2
 80026a0:	4013      	ands	r3, r2
 80026a2:	d101      	bne.n	80026a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e05b      	b.n	8002760 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026a8:	4b30      	ldr	r3, [pc, #192]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	2203      	movs	r2, #3
 80026ae:	4393      	bics	r3, r2
 80026b0:	0019      	movs	r1, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	4b2d      	ldr	r3, [pc, #180]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 80026b8:	430a      	orrs	r2, r1
 80026ba:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026bc:	f7fe fb90 	bl	8000de0 <HAL_GetTick>
 80026c0:	0003      	movs	r3, r0
 80026c2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026c4:	e009      	b.n	80026da <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c6:	f7fe fb8b 	bl	8000de0 <HAL_GetTick>
 80026ca:	0002      	movs	r2, r0
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	4a27      	ldr	r2, [pc, #156]	; (8002770 <HAL_RCC_ClockConfig+0x18c>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e042      	b.n	8002760 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026da:	4b24      	ldr	r3, [pc, #144]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	220c      	movs	r2, #12
 80026e0:	401a      	ands	r2, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d1ec      	bne.n	80026c6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026ec:	4b1e      	ldr	r3, [pc, #120]	; (8002768 <HAL_RCC_ClockConfig+0x184>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2201      	movs	r2, #1
 80026f2:	4013      	ands	r3, r2
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d211      	bcs.n	800271e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026fa:	4b1b      	ldr	r3, [pc, #108]	; (8002768 <HAL_RCC_ClockConfig+0x184>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2201      	movs	r2, #1
 8002700:	4393      	bics	r3, r2
 8002702:	0019      	movs	r1, r3
 8002704:	4b18      	ldr	r3, [pc, #96]	; (8002768 <HAL_RCC_ClockConfig+0x184>)
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800270c:	4b16      	ldr	r3, [pc, #88]	; (8002768 <HAL_RCC_ClockConfig+0x184>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2201      	movs	r2, #1
 8002712:	4013      	ands	r3, r2
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	429a      	cmp	r2, r3
 8002718:	d001      	beq.n	800271e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e020      	b.n	8002760 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2204      	movs	r2, #4
 8002724:	4013      	ands	r3, r2
 8002726:	d009      	beq.n	800273c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002728:	4b10      	ldr	r3, [pc, #64]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	4a11      	ldr	r2, [pc, #68]	; (8002774 <HAL_RCC_ClockConfig+0x190>)
 800272e:	4013      	ands	r3, r2
 8002730:	0019      	movs	r1, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	4b0d      	ldr	r3, [pc, #52]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 8002738:	430a      	orrs	r2, r1
 800273a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800273c:	f000 f820 	bl	8002780 <HAL_RCC_GetSysClockFreq>
 8002740:	0001      	movs	r1, r0
 8002742:	4b0a      	ldr	r3, [pc, #40]	; (800276c <HAL_RCC_ClockConfig+0x188>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	091b      	lsrs	r3, r3, #4
 8002748:	220f      	movs	r2, #15
 800274a:	4013      	ands	r3, r2
 800274c:	4a0a      	ldr	r2, [pc, #40]	; (8002778 <HAL_RCC_ClockConfig+0x194>)
 800274e:	5cd3      	ldrb	r3, [r2, r3]
 8002750:	000a      	movs	r2, r1
 8002752:	40da      	lsrs	r2, r3
 8002754:	4b09      	ldr	r3, [pc, #36]	; (800277c <HAL_RCC_ClockConfig+0x198>)
 8002756:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002758:	2003      	movs	r0, #3
 800275a:	f7fe fafb 	bl	8000d54 <HAL_InitTick>
  
  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	0018      	movs	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	b004      	add	sp, #16
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40022000 	.word	0x40022000
 800276c:	40021000 	.word	0x40021000
 8002770:	00001388 	.word	0x00001388
 8002774:	fffff8ff 	.word	0xfffff8ff
 8002778:	08003e0c 	.word	0x08003e0c
 800277c:	20000004 	.word	0x20000004

08002780 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
 800278a:	2300      	movs	r3, #0
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
 8002792:	2300      	movs	r3, #0
 8002794:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002796:	2300      	movs	r3, #0
 8002798:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800279a:	4b20      	ldr	r3, [pc, #128]	; (800281c <HAL_RCC_GetSysClockFreq+0x9c>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	220c      	movs	r2, #12
 80027a4:	4013      	ands	r3, r2
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	d002      	beq.n	80027b0 <HAL_RCC_GetSysClockFreq+0x30>
 80027aa:	2b08      	cmp	r3, #8
 80027ac:	d003      	beq.n	80027b6 <HAL_RCC_GetSysClockFreq+0x36>
 80027ae:	e02c      	b.n	800280a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027b0:	4b1b      	ldr	r3, [pc, #108]	; (8002820 <HAL_RCC_GetSysClockFreq+0xa0>)
 80027b2:	613b      	str	r3, [r7, #16]
      break;
 80027b4:	e02c      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	0c9b      	lsrs	r3, r3, #18
 80027ba:	220f      	movs	r2, #15
 80027bc:	4013      	ands	r3, r2
 80027be:	4a19      	ldr	r2, [pc, #100]	; (8002824 <HAL_RCC_GetSysClockFreq+0xa4>)
 80027c0:	5cd3      	ldrb	r3, [r2, r3]
 80027c2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80027c4:	4b15      	ldr	r3, [pc, #84]	; (800281c <HAL_RCC_GetSysClockFreq+0x9c>)
 80027c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c8:	220f      	movs	r2, #15
 80027ca:	4013      	ands	r3, r2
 80027cc:	4a16      	ldr	r2, [pc, #88]	; (8002828 <HAL_RCC_GetSysClockFreq+0xa8>)
 80027ce:	5cd3      	ldrb	r3, [r2, r3]
 80027d0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	2380      	movs	r3, #128	; 0x80
 80027d6:	025b      	lsls	r3, r3, #9
 80027d8:	4013      	ands	r3, r2
 80027da:	d009      	beq.n	80027f0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80027dc:	68b9      	ldr	r1, [r7, #8]
 80027de:	4810      	ldr	r0, [pc, #64]	; (8002820 <HAL_RCC_GetSysClockFreq+0xa0>)
 80027e0:	f7fd fc92 	bl	8000108 <__udivsi3>
 80027e4:	0003      	movs	r3, r0
 80027e6:	001a      	movs	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4353      	muls	r3, r2
 80027ec:	617b      	str	r3, [r7, #20]
 80027ee:	e009      	b.n	8002804 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80027f0:	6879      	ldr	r1, [r7, #4]
 80027f2:	000a      	movs	r2, r1
 80027f4:	0152      	lsls	r2, r2, #5
 80027f6:	1a52      	subs	r2, r2, r1
 80027f8:	0193      	lsls	r3, r2, #6
 80027fa:	1a9b      	subs	r3, r3, r2
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	185b      	adds	r3, r3, r1
 8002800:	021b      	lsls	r3, r3, #8
 8002802:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	613b      	str	r3, [r7, #16]
      break;
 8002808:	e002      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800280a:	4b05      	ldr	r3, [pc, #20]	; (8002820 <HAL_RCC_GetSysClockFreq+0xa0>)
 800280c:	613b      	str	r3, [r7, #16]
      break;
 800280e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002810:	693b      	ldr	r3, [r7, #16]
}
 8002812:	0018      	movs	r0, r3
 8002814:	46bd      	mov	sp, r7
 8002816:	b006      	add	sp, #24
 8002818:	bd80      	pop	{r7, pc}
 800281a:	46c0      	nop			; (mov r8, r8)
 800281c:	40021000 	.word	0x40021000
 8002820:	007a1200 	.word	0x007a1200
 8002824:	08003e1c 	.word	0x08003e1c
 8002828:	08003e2c 	.word	0x08003e2c

0800282c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e0a8      	b.n	8002990 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002842:	2b00      	cmp	r3, #0
 8002844:	d109      	bne.n	800285a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	2382      	movs	r3, #130	; 0x82
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	429a      	cmp	r2, r3
 8002850:	d009      	beq.n	8002866 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	61da      	str	r2, [r3, #28]
 8002858:	e005      	b.n	8002866 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	225d      	movs	r2, #93	; 0x5d
 8002870:	5c9b      	ldrb	r3, [r3, r2]
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b00      	cmp	r3, #0
 8002876:	d107      	bne.n	8002888 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	225c      	movs	r2, #92	; 0x5c
 800287c:	2100      	movs	r1, #0
 800287e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	0018      	movs	r0, r3
 8002884:	f7fe f8e6 	bl	8000a54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	225d      	movs	r2, #93	; 0x5d
 800288c:	2102      	movs	r1, #2
 800288e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2140      	movs	r1, #64	; 0x40
 800289c:	438a      	bics	r2, r1
 800289e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68da      	ldr	r2, [r3, #12]
 80028a4:	23e0      	movs	r3, #224	; 0xe0
 80028a6:	00db      	lsls	r3, r3, #3
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d902      	bls.n	80028b2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80028ac:	2300      	movs	r3, #0
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	e002      	b.n	80028b8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80028b2:	2380      	movs	r3, #128	; 0x80
 80028b4:	015b      	lsls	r3, r3, #5
 80028b6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68da      	ldr	r2, [r3, #12]
 80028bc:	23f0      	movs	r3, #240	; 0xf0
 80028be:	011b      	lsls	r3, r3, #4
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d008      	beq.n	80028d6 <HAL_SPI_Init+0xaa>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68da      	ldr	r2, [r3, #12]
 80028c8:	23e0      	movs	r3, #224	; 0xe0
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d002      	beq.n	80028d6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	2382      	movs	r3, #130	; 0x82
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	401a      	ands	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6899      	ldr	r1, [r3, #8]
 80028e4:	2384      	movs	r3, #132	; 0x84
 80028e6:	021b      	lsls	r3, r3, #8
 80028e8:	400b      	ands	r3, r1
 80028ea:	431a      	orrs	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	691b      	ldr	r3, [r3, #16]
 80028f0:	2102      	movs	r1, #2
 80028f2:	400b      	ands	r3, r1
 80028f4:	431a      	orrs	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	2101      	movs	r1, #1
 80028fc:	400b      	ands	r3, r1
 80028fe:	431a      	orrs	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6999      	ldr	r1, [r3, #24]
 8002904:	2380      	movs	r3, #128	; 0x80
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	400b      	ands	r3, r1
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	69db      	ldr	r3, [r3, #28]
 8002910:	2138      	movs	r1, #56	; 0x38
 8002912:	400b      	ands	r3, r1
 8002914:	431a      	orrs	r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	2180      	movs	r1, #128	; 0x80
 800291c:	400b      	ands	r3, r1
 800291e:	431a      	orrs	r2, r3
 8002920:	0011      	movs	r1, r2
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002926:	2380      	movs	r3, #128	; 0x80
 8002928:	019b      	lsls	r3, r3, #6
 800292a:	401a      	ands	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	430a      	orrs	r2, r1
 8002932:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	0c1b      	lsrs	r3, r3, #16
 800293a:	2204      	movs	r2, #4
 800293c:	401a      	ands	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002942:	2110      	movs	r1, #16
 8002944:	400b      	ands	r3, r1
 8002946:	431a      	orrs	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800294c:	2108      	movs	r1, #8
 800294e:	400b      	ands	r3, r1
 8002950:	431a      	orrs	r2, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68d9      	ldr	r1, [r3, #12]
 8002956:	23f0      	movs	r3, #240	; 0xf0
 8002958:	011b      	lsls	r3, r3, #4
 800295a:	400b      	ands	r3, r1
 800295c:	431a      	orrs	r2, r3
 800295e:	0011      	movs	r1, r2
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	2380      	movs	r3, #128	; 0x80
 8002964:	015b      	lsls	r3, r3, #5
 8002966:	401a      	ands	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	430a      	orrs	r2, r1
 800296e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	69da      	ldr	r2, [r3, #28]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4907      	ldr	r1, [pc, #28]	; (8002998 <HAL_SPI_Init+0x16c>)
 800297c:	400a      	ands	r2, r1
 800297e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	225d      	movs	r2, #93	; 0x5d
 800298a:	2101      	movs	r1, #1
 800298c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	0018      	movs	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	b004      	add	sp, #16
 8002996:	bd80      	pop	{r7, pc}
 8002998:	fffff7ff 	.word	0xfffff7ff

0800299c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800299c:	b590      	push	{r4, r7, lr}
 800299e:	b087      	sub	sp, #28
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
 80029a8:	001a      	movs	r2, r3
 80029aa:	1cbb      	adds	r3, r7, #2
 80029ac:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80029ae:	2317      	movs	r3, #23
 80029b0:	18fb      	adds	r3, r7, r3
 80029b2:	2200      	movs	r2, #0
 80029b4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	225c      	movs	r2, #92	; 0x5c
 80029ba:	5c9b      	ldrb	r3, [r3, r2]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_SPI_TransmitReceive_DMA+0x28>
 80029c0:	2302      	movs	r3, #2
 80029c2:	e190      	b.n	8002ce6 <HAL_SPI_TransmitReceive_DMA+0x34a>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	225c      	movs	r2, #92	; 0x5c
 80029c8:	2101      	movs	r1, #1
 80029ca:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80029cc:	2016      	movs	r0, #22
 80029ce:	183b      	adds	r3, r7, r0
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	215d      	movs	r1, #93	; 0x5d
 80029d4:	5c52      	ldrb	r2, [r2, r1]
 80029d6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80029de:	0001      	movs	r1, r0
 80029e0:	187b      	adds	r3, r7, r1
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d011      	beq.n	8002a0c <HAL_SPI_TransmitReceive_DMA+0x70>
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	2382      	movs	r3, #130	; 0x82
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d107      	bne.n	8002a02 <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d103      	bne.n	8002a02 <HAL_SPI_TransmitReceive_DMA+0x66>
 80029fa:	187b      	adds	r3, r7, r1
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b04      	cmp	r3, #4
 8002a00:	d004      	beq.n	8002a0c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8002a02:	2317      	movs	r3, #23
 8002a04:	18fb      	adds	r3, r7, r3
 8002a06:	2202      	movs	r2, #2
 8002a08:	701a      	strb	r2, [r3, #0]
    goto error;
 8002a0a:	e165      	b.n	8002cd8 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d006      	beq.n	8002a20 <HAL_SPI_TransmitReceive_DMA+0x84>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d003      	beq.n	8002a20 <HAL_SPI_TransmitReceive_DMA+0x84>
 8002a18:	1cbb      	adds	r3, r7, #2
 8002a1a:	881b      	ldrh	r3, [r3, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d104      	bne.n	8002a2a <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8002a20:	2317      	movs	r3, #23
 8002a22:	18fb      	adds	r3, r7, r3
 8002a24:	2201      	movs	r2, #1
 8002a26:	701a      	strb	r2, [r3, #0]
    goto error;
 8002a28:	e156      	b.n	8002cd8 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	225d      	movs	r2, #93	; 0x5d
 8002a2e:	5c9b      	ldrb	r3, [r3, r2]
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	2b04      	cmp	r3, #4
 8002a34:	d003      	beq.n	8002a3e <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	225d      	movs	r2, #93	; 0x5d
 8002a3a:	2105      	movs	r1, #5
 8002a3c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	68ba      	ldr	r2, [r7, #8]
 8002a48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	1cba      	adds	r2, r7, #2
 8002a4e:	8812      	ldrh	r2, [r2, #0]
 8002a50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	1cba      	adds	r2, r7, #2
 8002a56:	8812      	ldrh	r2, [r2, #0]
 8002a58:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	1cba      	adds	r2, r7, #2
 8002a64:	2144      	movs	r1, #68	; 0x44
 8002a66:	8812      	ldrh	r2, [r2, #0]
 8002a68:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	1cba      	adds	r2, r7, #2
 8002a6e:	2146      	movs	r1, #70	; 0x46
 8002a70:	8812      	ldrh	r2, [r2, #0]
 8002a72:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2200      	movs	r2, #0
 8002a78:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	651a      	str	r2, [r3, #80]	; 0x50
  }
#endif /* USE_SPI_CRC */

#if defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F051x8) || defined (STM32F058xx)
  /* Packing mode management is enabled by the DMA settings */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	68da      	ldr	r2, [r3, #12]
 8002a84:	23e0      	movs	r3, #224	; 0xe0
 8002a86:	00db      	lsls	r3, r3, #3
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d80b      	bhi.n	8002aa4 <HAL_SPI_TransmitReceive_DMA+0x108>
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a90:	695a      	ldr	r2, [r3, #20]
 8002a92:	2380      	movs	r3, #128	; 0x80
 8002a94:	00db      	lsls	r3, r3, #3
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d104      	bne.n	8002aa4 <HAL_SPI_TransmitReceive_DMA+0x108>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 8002a9a:	2317      	movs	r3, #23
 8002a9c:	18fb      	adds	r3, r7, r3
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	701a      	strb	r2, [r3, #0]
    goto error;
 8002aa2:	e119      	b.n	8002cd8 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }
#endif /* STM32F030x6 || STM32F030x8 || STM32F031x6 || STM32F038xx || STM32F051x8 || STM32F058xx */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	685a      	ldr	r2, [r3, #4]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4990      	ldr	r1, [pc, #576]	; (8002cf0 <HAL_SPI_TransmitReceive_DMA+0x354>)
 8002ab0:	400a      	ands	r2, r1
 8002ab2:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	68da      	ldr	r2, [r3, #12]
 8002ab8:	23e0      	movs	r3, #224	; 0xe0
 8002aba:	00db      	lsls	r3, r3, #3
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d908      	bls.n	8002ad2 <HAL_SPI_TransmitReceive_DMA+0x136>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	498a      	ldr	r1, [pc, #552]	; (8002cf4 <HAL_SPI_TransmitReceive_DMA+0x358>)
 8002acc:	400a      	ands	r2, r1
 8002ace:	605a      	str	r2, [r3, #4]
 8002ad0:	e074      	b.n	8002bbc <HAL_SPI_TransmitReceive_DMA+0x220>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2180      	movs	r1, #128	; 0x80
 8002ade:	0149      	lsls	r1, r1, #5
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ae8:	695a      	ldr	r2, [r3, #20]
 8002aea:	2380      	movs	r3, #128	; 0x80
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d127      	bne.n	8002b42 <HAL_SPI_TransmitReceive_DMA+0x1a6>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002af6:	001a      	movs	r2, r3
 8002af8:	2301      	movs	r3, #1
 8002afa:	4013      	ands	r3, r2
 8002afc:	d10f      	bne.n	8002b1e <HAL_SPI_TransmitReceive_DMA+0x182>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	497b      	ldr	r1, [pc, #492]	; (8002cf8 <HAL_SPI_TransmitReceive_DMA+0x35c>)
 8002b0a:	400a      	ands	r2, r1
 8002b0c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	085b      	lsrs	r3, r3, #1
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b1c:	e011      	b.n	8002b42 <HAL_SPI_TransmitReceive_DMA+0x1a6>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2180      	movs	r1, #128	; 0x80
 8002b2a:	01c9      	lsls	r1, r1, #7
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	085b      	lsrs	r3, r3, #1
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b46:	695a      	ldr	r2, [r3, #20]
 8002b48:	2380      	movs	r3, #128	; 0x80
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d135      	bne.n	8002bbc <HAL_SPI_TransmitReceive_DMA+0x220>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4966      	ldr	r1, [pc, #408]	; (8002cf4 <HAL_SPI_TransmitReceive_DMA+0x358>)
 8002b5c:	400a      	ands	r2, r1
 8002b5e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2246      	movs	r2, #70	; 0x46
 8002b64:	5a9b      	ldrh	r3, [r3, r2]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	001a      	movs	r2, r3
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	d111      	bne.n	8002b94 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4960      	ldr	r1, [pc, #384]	; (8002cfc <HAL_SPI_TransmitReceive_DMA+0x360>)
 8002b7c:	400a      	ands	r2, r1
 8002b7e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2246      	movs	r2, #70	; 0x46
 8002b84:	5a9b      	ldrh	r3, [r3, r2]
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	085b      	lsrs	r3, r3, #1
 8002b8a:	b299      	uxth	r1, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2246      	movs	r2, #70	; 0x46
 8002b90:	5299      	strh	r1, [r3, r2]
 8002b92:	e013      	b.n	8002bbc <HAL_SPI_TransmitReceive_DMA+0x220>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2180      	movs	r1, #128	; 0x80
 8002ba0:	0189      	lsls	r1, r1, #6
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2246      	movs	r2, #70	; 0x46
 8002baa:	5a9b      	ldrh	r3, [r3, r2]
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	085b      	lsrs	r3, r3, #1
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	b299      	uxth	r1, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2246      	movs	r2, #70	; 0x46
 8002bba:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	225d      	movs	r2, #93	; 0x5d
 8002bc0:	5c9b      	ldrb	r3, [r3, r2]
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b04      	cmp	r3, #4
 8002bc6:	d108      	bne.n	8002bda <HAL_SPI_TransmitReceive_DMA+0x23e>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bcc:	4a4c      	ldr	r2, [pc, #304]	; (8002d00 <HAL_SPI_TransmitReceive_DMA+0x364>)
 8002bce:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd4:	4a4b      	ldr	r2, [pc, #300]	; (8002d04 <HAL_SPI_TransmitReceive_DMA+0x368>)
 8002bd6:	629a      	str	r2, [r3, #40]	; 0x28
 8002bd8:	e007      	b.n	8002bea <HAL_SPI_TransmitReceive_DMA+0x24e>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bde:	4a4a      	ldr	r2, [pc, #296]	; (8002d08 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 8002be0:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002be6:	4a49      	ldr	r2, [pc, #292]	; (8002d0c <HAL_SPI_TransmitReceive_DMA+0x370>)
 8002be8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bee:	4a48      	ldr	r2, [pc, #288]	; (8002d10 <HAL_SPI_TransmitReceive_DMA+0x374>)
 8002bf0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	330c      	adds	r3, #12
 8002c04:	0019      	movs	r1, r3
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0a:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2246      	movs	r2, #70	; 0x46
 8002c10:	5a9b      	ldrh	r3, [r3, r2]
 8002c12:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002c14:	0022      	movs	r2, r4
 8002c16:	f7fe fe8b 	bl	8001930 <HAL_DMA_Start_IT>
 8002c1a:	1e03      	subs	r3, r0, #0
 8002c1c:	d00a      	beq.n	8002c34 <HAL_SPI_TransmitReceive_DMA+0x298>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c22:	2210      	movs	r2, #16
 8002c24:	431a      	orrs	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8002c2a:	2317      	movs	r3, #23
 8002c2c:	18fb      	adds	r3, r7, r3
 8002c2e:	2201      	movs	r2, #1
 8002c30:	701a      	strb	r2, [r3, #0]

    goto error;
 8002c32:	e051      	b.n	8002cd8 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	685a      	ldr	r2, [r3, #4]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2101      	movs	r1, #1
 8002c40:	430a      	orrs	r2, r1
 8002c42:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c48:	2200      	movs	r2, #0
 8002c4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c50:	2200      	movs	r2, #0
 8002c52:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c58:	2200      	movs	r2, #0
 8002c5a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c60:	2200      	movs	r2, #0
 8002c62:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c6c:	0019      	movs	r1, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	330c      	adds	r3, #12
 8002c74:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c7a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002c7c:	f7fe fe58 	bl	8001930 <HAL_DMA_Start_IT>
 8002c80:	1e03      	subs	r3, r0, #0
 8002c82:	d00a      	beq.n	8002c9a <HAL_SPI_TransmitReceive_DMA+0x2fe>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c88:	2210      	movs	r2, #16
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8002c90:	2317      	movs	r3, #23
 8002c92:	18fb      	adds	r3, r7, r3
 8002c94:	2201      	movs	r2, #1
 8002c96:	701a      	strb	r2, [r3, #0]

    goto error;
 8002c98:	e01e      	b.n	8002cd8 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2240      	movs	r2, #64	; 0x40
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	2b40      	cmp	r3, #64	; 0x40
 8002ca6:	d007      	beq.n	8002cb8 <HAL_SPI_TransmitReceive_DMA+0x31c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2140      	movs	r1, #64	; 0x40
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2120      	movs	r1, #32
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2102      	movs	r1, #2
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	225c      	movs	r2, #92	; 0x5c
 8002cdc:	2100      	movs	r1, #0
 8002cde:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002ce0:	2317      	movs	r3, #23
 8002ce2:	18fb      	adds	r3, r7, r3
 8002ce4:	781b      	ldrb	r3, [r3, #0]
}
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	b007      	add	sp, #28
 8002cec:	bd90      	pop	{r4, r7, pc}
 8002cee:	46c0      	nop			; (mov r8, r8)
 8002cf0:	ffff9fff 	.word	0xffff9fff
 8002cf4:	ffffefff 	.word	0xffffefff
 8002cf8:	ffffbfff 	.word	0xffffbfff
 8002cfc:	ffffdfff 	.word	0xffffdfff
 8002d00:	08003097 	.word	0x08003097
 8002d04:	08002f51 	.word	0x08002f51
 8002d08:	080030b5 	.word	0x080030b5
 8002d0c:	08003001 	.word	0x08003001
 8002d10:	080030d3 	.word	0x080030d3

08002d14 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b088      	sub	sp, #32
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	099b      	lsrs	r3, r3, #6
 8002d30:	001a      	movs	r2, r3
 8002d32:	2301      	movs	r3, #1
 8002d34:	4013      	ands	r3, r2
 8002d36:	d10f      	bne.n	8002d58 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002d3e:	d00b      	beq.n	8002d58 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	099b      	lsrs	r3, r3, #6
 8002d44:	001a      	movs	r2, r3
 8002d46:	2301      	movs	r3, #1
 8002d48:	4013      	ands	r3, r2
 8002d4a:	d005      	beq.n	8002d58 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	0010      	movs	r0, r2
 8002d54:	4798      	blx	r3
    return;
 8002d56:	e0d5      	b.n	8002f04 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	085b      	lsrs	r3, r3, #1
 8002d5c:	001a      	movs	r2, r3
 8002d5e:	2301      	movs	r3, #1
 8002d60:	4013      	ands	r3, r2
 8002d62:	d00b      	beq.n	8002d7c <HAL_SPI_IRQHandler+0x68>
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	09db      	lsrs	r3, r3, #7
 8002d68:	001a      	movs	r2, r3
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	d005      	beq.n	8002d7c <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	0010      	movs	r0, r2
 8002d78:	4798      	blx	r3
    return;
 8002d7a:	e0c3      	b.n	8002f04 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	095b      	lsrs	r3, r3, #5
 8002d80:	001a      	movs	r2, r3
 8002d82:	2301      	movs	r3, #1
 8002d84:	4013      	ands	r3, r2
 8002d86:	d10c      	bne.n	8002da2 <HAL_SPI_IRQHandler+0x8e>
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	099b      	lsrs	r3, r3, #6
 8002d8c:	001a      	movs	r2, r3
 8002d8e:	2301      	movs	r3, #1
 8002d90:	4013      	ands	r3, r2
 8002d92:	d106      	bne.n	8002da2 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	0a1b      	lsrs	r3, r3, #8
 8002d98:	001a      	movs	r2, r3
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	d100      	bne.n	8002da2 <HAL_SPI_IRQHandler+0x8e>
 8002da0:	e0b0      	b.n	8002f04 <HAL_SPI_IRQHandler+0x1f0>
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	095b      	lsrs	r3, r3, #5
 8002da6:	001a      	movs	r2, r3
 8002da8:	2301      	movs	r3, #1
 8002daa:	4013      	ands	r3, r2
 8002dac:	d100      	bne.n	8002db0 <HAL_SPI_IRQHandler+0x9c>
 8002dae:	e0a9      	b.n	8002f04 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	099b      	lsrs	r3, r3, #6
 8002db4:	001a      	movs	r2, r3
 8002db6:	2301      	movs	r3, #1
 8002db8:	4013      	ands	r3, r2
 8002dba:	d023      	beq.n	8002e04 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	225d      	movs	r2, #93	; 0x5d
 8002dc0:	5c9b      	ldrb	r3, [r3, r2]
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b03      	cmp	r3, #3
 8002dc6:	d011      	beq.n	8002dec <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dcc:	2204      	movs	r2, #4
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	617b      	str	r3, [r7, #20]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	617b      	str	r3, [r7, #20]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	617b      	str	r3, [r7, #20]
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	e00b      	b.n	8002e04 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dec:	2300      	movs	r3, #0
 8002dee:	613b      	str	r3, [r7, #16]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	613b      	str	r3, [r7, #16]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	613b      	str	r3, [r7, #16]
 8002e00:	693b      	ldr	r3, [r7, #16]
        return;
 8002e02:	e07f      	b.n	8002f04 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	095b      	lsrs	r3, r3, #5
 8002e08:	001a      	movs	r2, r3
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	d014      	beq.n	8002e3a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e14:	2201      	movs	r2, #1
 8002e16:	431a      	orrs	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	60fb      	str	r3, [r7, #12]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2140      	movs	r1, #64	; 0x40
 8002e34:	438a      	bics	r2, r1
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	0a1b      	lsrs	r3, r3, #8
 8002e3e:	001a      	movs	r2, r3
 8002e40:	2301      	movs	r3, #1
 8002e42:	4013      	ands	r3, r2
 8002e44:	d00c      	beq.n	8002e60 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e4a:	2208      	movs	r2, #8
 8002e4c:	431a      	orrs	r2, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002e52:	2300      	movs	r3, #0
 8002e54:	60bb      	str	r3, [r7, #8]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	60bb      	str	r3, [r7, #8]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d04c      	beq.n	8002f02 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	21e0      	movs	r1, #224	; 0xe0
 8002e74:	438a      	bics	r2, r1
 8002e76:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	225d      	movs	r2, #93	; 0x5d
 8002e7c:	2101      	movs	r1, #1
 8002e7e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	2202      	movs	r2, #2
 8002e84:	4013      	ands	r3, r2
 8002e86:	d103      	bne.n	8002e90 <HAL_SPI_IRQHandler+0x17c>
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	d032      	beq.n	8002ef6 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2103      	movs	r1, #3
 8002e9c:	438a      	bics	r2, r1
 8002e9e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d010      	beq.n	8002eca <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eac:	4a17      	ldr	r2, [pc, #92]	; (8002f0c <HAL_SPI_IRQHandler+0x1f8>)
 8002eae:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	f7fe fda1 	bl	80019fc <HAL_DMA_Abort_IT>
 8002eba:	1e03      	subs	r3, r0, #0
 8002ebc:	d005      	beq.n	8002eca <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ec2:	2240      	movs	r2, #64	; 0x40
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d016      	beq.n	8002f00 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed6:	4a0d      	ldr	r2, [pc, #52]	; (8002f0c <HAL_SPI_IRQHandler+0x1f8>)
 8002ed8:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ede:	0018      	movs	r0, r3
 8002ee0:	f7fe fd8c 	bl	80019fc <HAL_DMA_Abort_IT>
 8002ee4:	1e03      	subs	r3, r0, #0
 8002ee6:	d00b      	beq.n	8002f00 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eec:	2240      	movs	r2, #64	; 0x40
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8002ef4:	e004      	b.n	8002f00 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	0018      	movs	r0, r3
 8002efa:	f000 f821 	bl	8002f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002efe:	e000      	b.n	8002f02 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8002f00:	46c0      	nop			; (mov r8, r8)
    return;
 8002f02:	46c0      	nop			; (mov r8, r8)
  }
}
 8002f04:	46bd      	mov	sp, r7
 8002f06:	b008      	add	sp, #32
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	46c0      	nop			; (mov r8, r8)
 8002f0c:	08003115 	.word	0x08003115

08002f10 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8002f18:	46c0      	nop			; (mov r8, r8)
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	b002      	add	sp, #8
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8002f28:	46c0      	nop			; (mov r8, r8)
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	b002      	add	sp, #8
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8002f38:	46c0      	nop			; (mov r8, r8)
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	b002      	add	sp, #8
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002f48:	46c0      	nop			; (mov r8, r8)
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	b002      	add	sp, #8
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f5e:	f7fd ff3f 	bl	8000de0 <HAL_GetTick>
 8002f62:	0003      	movs	r3, r0
 8002f64:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2220      	movs	r2, #32
 8002f6e:	4013      	ands	r3, r2
 8002f70:	2b20      	cmp	r3, #32
 8002f72:	d03e      	beq.n	8002ff2 <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2120      	movs	r1, #32
 8002f80:	438a      	bics	r2, r1
 8002f82:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10e      	bne.n	8002faa <SPI_DMAReceiveCplt+0x5a>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	2382      	movs	r3, #130	; 0x82
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d108      	bne.n	8002faa <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2103      	movs	r1, #3
 8002fa4:	438a      	bics	r2, r1
 8002fa6:	605a      	str	r2, [r3, #4]
 8002fa8:	e007      	b.n	8002fba <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	685a      	ldr	r2, [r3, #4]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2101      	movs	r1, #1
 8002fb6:	438a      	bics	r2, r1
 8002fb8:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002fba:	68ba      	ldr	r2, [r7, #8]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2164      	movs	r1, #100	; 0x64
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f000 f9ed 	bl	80033a0 <SPI_EndRxTransaction>
 8002fc6:	1e03      	subs	r3, r0, #0
 8002fc8:	d002      	beq.n	8002fd0 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2220      	movs	r2, #32
 8002fce:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2246      	movs	r2, #70	; 0x46
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	225d      	movs	r2, #93	; 0x5d
 8002fdc:	2101      	movs	r1, #1
 8002fde:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d004      	beq.n	8002ff2 <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	0018      	movs	r0, r3
 8002fec:	f7ff ffa8 	bl	8002f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002ff0:	e003      	b.n	8002ffa <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f7ff ff8b 	bl	8002f10 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b004      	add	sp, #16
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800300e:	f7fd fee7 	bl	8000de0 <HAL_GetTick>
 8003012:	0003      	movs	r3, r0
 8003014:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2220      	movs	r2, #32
 800301e:	4013      	ands	r3, r2
 8003020:	2b20      	cmp	r3, #32
 8003022:	d031      	beq.n	8003088 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685a      	ldr	r2, [r3, #4]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2120      	movs	r1, #32
 8003030:	438a      	bics	r2, r1
 8003032:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003034:	68ba      	ldr	r2, [r7, #8]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2164      	movs	r1, #100	; 0x64
 800303a:	0018      	movs	r0, r3
 800303c:	f000 fa0e 	bl	800345c <SPI_EndRxTxTransaction>
 8003040:	1e03      	subs	r3, r0, #0
 8003042:	d005      	beq.n	8003050 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003048:	2220      	movs	r2, #32
 800304a:	431a      	orrs	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	685a      	ldr	r2, [r3, #4]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2103      	movs	r1, #3
 800305c:	438a      	bics	r2, r1
 800305e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2246      	movs	r2, #70	; 0x46
 800306a:	2100      	movs	r1, #0
 800306c:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	225d      	movs	r2, #93	; 0x5d
 8003072:	2101      	movs	r1, #1
 8003074:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800307a:	2b00      	cmp	r3, #0
 800307c:	d004      	beq.n	8003088 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	0018      	movs	r0, r3
 8003082:	f7ff ff5d 	bl	8002f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003086:	e003      	b.n	8003090 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	0018      	movs	r0, r3
 800308c:	f7fd f9dc 	bl	8000448 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003090:	46bd      	mov	sp, r7
 8003092:	b004      	add	sp, #16
 8003094:	bd80      	pop	{r7, pc}

08003096 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b084      	sub	sp, #16
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a2:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	0018      	movs	r0, r3
 80030a8:	f7ff ff3a 	bl	8002f20 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80030ac:	46c0      	nop			; (mov r8, r8)
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b004      	add	sp, #16
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	0018      	movs	r0, r3
 80030c6:	f7ff ff33 	bl	8002f30 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80030ca:	46c0      	nop			; (mov r8, r8)
 80030cc:	46bd      	mov	sp, r7
 80030ce:	b004      	add	sp, #16
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b084      	sub	sp, #16
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	685a      	ldr	r2, [r3, #4]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2103      	movs	r1, #3
 80030ec:	438a      	bics	r2, r1
 80030ee:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030f4:	2210      	movs	r2, #16
 80030f6:	431a      	orrs	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	225d      	movs	r2, #93	; 0x5d
 8003100:	2101      	movs	r1, #1
 8003102:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	0018      	movs	r0, r3
 8003108:	f7ff ff1a 	bl	8002f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800310c:	46c0      	nop			; (mov r8, r8)
 800310e:	46bd      	mov	sp, r7
 8003110:	b004      	add	sp, #16
 8003112:	bd80      	pop	{r7, pc}

08003114 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003120:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2246      	movs	r2, #70	; 0x46
 8003126:	2100      	movs	r1, #0
 8003128:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	0018      	movs	r0, r3
 8003134:	f7ff ff04 	bl	8002f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003138:	46c0      	nop			; (mov r8, r8)
 800313a:	46bd      	mov	sp, r7
 800313c:	b004      	add	sp, #16
 800313e:	bd80      	pop	{r7, pc}

08003140 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	603b      	str	r3, [r7, #0]
 800314c:	1dfb      	adds	r3, r7, #7
 800314e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003150:	f7fd fe46 	bl	8000de0 <HAL_GetTick>
 8003154:	0002      	movs	r2, r0
 8003156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003158:	1a9b      	subs	r3, r3, r2
 800315a:	683a      	ldr	r2, [r7, #0]
 800315c:	18d3      	adds	r3, r2, r3
 800315e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003160:	f7fd fe3e 	bl	8000de0 <HAL_GetTick>
 8003164:	0003      	movs	r3, r0
 8003166:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003168:	4b3a      	ldr	r3, [pc, #232]	; (8003254 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	015b      	lsls	r3, r3, #5
 800316e:	0d1b      	lsrs	r3, r3, #20
 8003170:	69fa      	ldr	r2, [r7, #28]
 8003172:	4353      	muls	r3, r2
 8003174:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003176:	e058      	b.n	800322a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	3301      	adds	r3, #1
 800317c:	d055      	beq.n	800322a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800317e:	f7fd fe2f 	bl	8000de0 <HAL_GetTick>
 8003182:	0002      	movs	r2, r0
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	69fa      	ldr	r2, [r7, #28]
 800318a:	429a      	cmp	r2, r3
 800318c:	d902      	bls.n	8003194 <SPI_WaitFlagStateUntilTimeout+0x54>
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d142      	bne.n	800321a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	685a      	ldr	r2, [r3, #4]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	21e0      	movs	r1, #224	; 0xe0
 80031a0:	438a      	bics	r2, r1
 80031a2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	2382      	movs	r3, #130	; 0x82
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d113      	bne.n	80031d8 <SPI_WaitFlagStateUntilTimeout+0x98>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	2380      	movs	r3, #128	; 0x80
 80031b6:	021b      	lsls	r3, r3, #8
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d005      	beq.n	80031c8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	2380      	movs	r3, #128	; 0x80
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d107      	bne.n	80031d8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2140      	movs	r1, #64	; 0x40
 80031d4:	438a      	bics	r2, r1
 80031d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031dc:	2380      	movs	r3, #128	; 0x80
 80031de:	019b      	lsls	r3, r3, #6
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d110      	bne.n	8003206 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	491a      	ldr	r1, [pc, #104]	; (8003258 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80031f0:	400a      	ands	r2, r1
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2180      	movs	r1, #128	; 0x80
 8003200:	0189      	lsls	r1, r1, #6
 8003202:	430a      	orrs	r2, r1
 8003204:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	225d      	movs	r2, #93	; 0x5d
 800320a:	2101      	movs	r1, #1
 800320c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	225c      	movs	r2, #92	; 0x5c
 8003212:	2100      	movs	r1, #0
 8003214:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e017      	b.n	800324a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003220:	2300      	movs	r3, #0
 8003222:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	3b01      	subs	r3, #1
 8003228:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	4013      	ands	r3, r2
 8003234:	68ba      	ldr	r2, [r7, #8]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	425a      	negs	r2, r3
 800323a:	4153      	adcs	r3, r2
 800323c:	b2db      	uxtb	r3, r3
 800323e:	001a      	movs	r2, r3
 8003240:	1dfb      	adds	r3, r7, #7
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	429a      	cmp	r2, r3
 8003246:	d197      	bne.n	8003178 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	0018      	movs	r0, r3
 800324c:	46bd      	mov	sp, r7
 800324e:	b008      	add	sp, #32
 8003250:	bd80      	pop	{r7, pc}
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	20000004 	.word	0x20000004
 8003258:	ffffdfff 	.word	0xffffdfff

0800325c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08a      	sub	sp, #40	; 0x28
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800326a:	2317      	movs	r3, #23
 800326c:	18fb      	adds	r3, r7, r3
 800326e:	2200      	movs	r2, #0
 8003270:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003272:	f7fd fdb5 	bl	8000de0 <HAL_GetTick>
 8003276:	0002      	movs	r2, r0
 8003278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800327a:	1a9b      	subs	r3, r3, r2
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	18d3      	adds	r3, r2, r3
 8003280:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003282:	f7fd fdad 	bl	8000de0 <HAL_GetTick>
 8003286:	0003      	movs	r3, r0
 8003288:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	330c      	adds	r3, #12
 8003290:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003292:	4b41      	ldr	r3, [pc, #260]	; (8003398 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	0013      	movs	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	189b      	adds	r3, r3, r2
 800329c:	00da      	lsls	r2, r3, #3
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	0d1b      	lsrs	r3, r3, #20
 80032a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032a4:	4353      	muls	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80032a8:	e068      	b.n	800337c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	23c0      	movs	r3, #192	; 0xc0
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d10a      	bne.n	80032ca <SPI_WaitFifoStateUntilTimeout+0x6e>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d107      	bne.n	80032ca <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	2117      	movs	r1, #23
 80032c2:	187b      	adds	r3, r7, r1
 80032c4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80032c6:	187b      	adds	r3, r7, r1
 80032c8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	3301      	adds	r3, #1
 80032ce:	d055      	beq.n	800337c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032d0:	f7fd fd86 	bl	8000de0 <HAL_GetTick>
 80032d4:	0002      	movs	r2, r0
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032dc:	429a      	cmp	r2, r3
 80032de:	d902      	bls.n	80032e6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80032e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d142      	bne.n	800336c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	21e0      	movs	r1, #224	; 0xe0
 80032f2:	438a      	bics	r2, r1
 80032f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	2382      	movs	r3, #130	; 0x82
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	429a      	cmp	r2, r3
 8003300:	d113      	bne.n	800332a <SPI_WaitFifoStateUntilTimeout+0xce>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	2380      	movs	r3, #128	; 0x80
 8003308:	021b      	lsls	r3, r3, #8
 800330a:	429a      	cmp	r2, r3
 800330c:	d005      	beq.n	800331a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	689a      	ldr	r2, [r3, #8]
 8003312:	2380      	movs	r3, #128	; 0x80
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	429a      	cmp	r2, r3
 8003318:	d107      	bne.n	800332a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2140      	movs	r1, #64	; 0x40
 8003326:	438a      	bics	r2, r1
 8003328:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800332e:	2380      	movs	r3, #128	; 0x80
 8003330:	019b      	lsls	r3, r3, #6
 8003332:	429a      	cmp	r2, r3
 8003334:	d110      	bne.n	8003358 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4916      	ldr	r1, [pc, #88]	; (800339c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003342:	400a      	ands	r2, r1
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2180      	movs	r1, #128	; 0x80
 8003352:	0189      	lsls	r1, r1, #6
 8003354:	430a      	orrs	r2, r1
 8003356:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	225d      	movs	r2, #93	; 0x5d
 800335c:	2101      	movs	r1, #1
 800335e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	225c      	movs	r2, #92	; 0x5c
 8003364:	2100      	movs	r1, #0
 8003366:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e010      	b.n	800338e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003372:	2300      	movs	r3, #0
 8003374:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	3b01      	subs	r3, #1
 800337a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	429a      	cmp	r2, r3
 800338a:	d18e      	bne.n	80032aa <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800338c:	2300      	movs	r3, #0
}
 800338e:	0018      	movs	r0, r3
 8003390:	46bd      	mov	sp, r7
 8003392:	b00a      	add	sp, #40	; 0x28
 8003394:	bd80      	pop	{r7, pc}
 8003396:	46c0      	nop			; (mov r8, r8)
 8003398:	20000004 	.word	0x20000004
 800339c:	ffffdfff 	.word	0xffffdfff

080033a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af02      	add	r7, sp, #8
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	2382      	movs	r3, #130	; 0x82
 80033b2:	005b      	lsls	r3, r3, #1
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d113      	bne.n	80033e0 <SPI_EndRxTransaction+0x40>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	2380      	movs	r3, #128	; 0x80
 80033be:	021b      	lsls	r3, r3, #8
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d005      	beq.n	80033d0 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	2380      	movs	r3, #128	; 0x80
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d107      	bne.n	80033e0 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2140      	movs	r1, #64	; 0x40
 80033dc:	438a      	bics	r2, r1
 80033de:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80033e0:	68ba      	ldr	r2, [r7, #8]
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	0013      	movs	r3, r2
 80033ea:	2200      	movs	r2, #0
 80033ec:	2180      	movs	r1, #128	; 0x80
 80033ee:	f7ff fea7 	bl	8003140 <SPI_WaitFlagStateUntilTimeout>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d007      	beq.n	8003406 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033fa:	2220      	movs	r2, #32
 80033fc:	431a      	orrs	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e026      	b.n	8003454 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	685a      	ldr	r2, [r3, #4]
 800340a:	2382      	movs	r3, #130	; 0x82
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	429a      	cmp	r2, r3
 8003410:	d11f      	bne.n	8003452 <SPI_EndRxTransaction+0xb2>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	2380      	movs	r3, #128	; 0x80
 8003418:	021b      	lsls	r3, r3, #8
 800341a:	429a      	cmp	r2, r3
 800341c:	d005      	beq.n	800342a <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	2380      	movs	r3, #128	; 0x80
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	429a      	cmp	r2, r3
 8003428:	d113      	bne.n	8003452 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	23c0      	movs	r3, #192	; 0xc0
 800342e:	00d9      	lsls	r1, r3, #3
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	0013      	movs	r3, r2
 8003438:	2200      	movs	r2, #0
 800343a:	f7ff ff0f 	bl	800325c <SPI_WaitFifoStateUntilTimeout>
 800343e:	1e03      	subs	r3, r0, #0
 8003440:	d007      	beq.n	8003452 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003446:	2220      	movs	r2, #32
 8003448:	431a      	orrs	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e000      	b.n	8003454 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8003452:	2300      	movs	r3, #0
}
 8003454:	0018      	movs	r0, r3
 8003456:	46bd      	mov	sp, r7
 8003458:	b004      	add	sp, #16
 800345a:	bd80      	pop	{r7, pc}

0800345c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b086      	sub	sp, #24
 8003460:	af02      	add	r7, sp, #8
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003468:	68ba      	ldr	r2, [r7, #8]
 800346a:	23c0      	movs	r3, #192	; 0xc0
 800346c:	0159      	lsls	r1, r3, #5
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	9300      	str	r3, [sp, #0]
 8003474:	0013      	movs	r3, r2
 8003476:	2200      	movs	r2, #0
 8003478:	f7ff fef0 	bl	800325c <SPI_WaitFifoStateUntilTimeout>
 800347c:	1e03      	subs	r3, r0, #0
 800347e:	d007      	beq.n	8003490 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003484:	2220      	movs	r2, #32
 8003486:	431a      	orrs	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e027      	b.n	80034e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003490:	68ba      	ldr	r2, [r7, #8]
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	0013      	movs	r3, r2
 800349a:	2200      	movs	r2, #0
 800349c:	2180      	movs	r1, #128	; 0x80
 800349e:	f7ff fe4f 	bl	8003140 <SPI_WaitFlagStateUntilTimeout>
 80034a2:	1e03      	subs	r3, r0, #0
 80034a4:	d007      	beq.n	80034b6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034aa:	2220      	movs	r2, #32
 80034ac:	431a      	orrs	r2, r3
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e014      	b.n	80034e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80034b6:	68ba      	ldr	r2, [r7, #8]
 80034b8:	23c0      	movs	r3, #192	; 0xc0
 80034ba:	00d9      	lsls	r1, r3, #3
 80034bc:	68f8      	ldr	r0, [r7, #12]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	9300      	str	r3, [sp, #0]
 80034c2:	0013      	movs	r3, r2
 80034c4:	2200      	movs	r2, #0
 80034c6:	f7ff fec9 	bl	800325c <SPI_WaitFifoStateUntilTimeout>
 80034ca:	1e03      	subs	r3, r0, #0
 80034cc:	d007      	beq.n	80034de <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034d2:	2220      	movs	r2, #32
 80034d4:	431a      	orrs	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e000      	b.n	80034e0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b004      	add	sp, #16
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d101      	bne.n	80034fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e042      	b.n	8003580 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	223d      	movs	r2, #61	; 0x3d
 80034fe:	5c9b      	ldrb	r3, [r3, r2]
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d107      	bne.n	8003516 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	223c      	movs	r2, #60	; 0x3c
 800350a:	2100      	movs	r1, #0
 800350c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	0018      	movs	r0, r3
 8003512:	f7fd fb49 	bl	8000ba8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	223d      	movs	r2, #61	; 0x3d
 800351a:	2102      	movs	r1, #2
 800351c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	3304      	adds	r3, #4
 8003526:	0019      	movs	r1, r3
 8003528:	0010      	movs	r0, r2
 800352a:	f000 fac1 	bl	8003ab0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2246      	movs	r2, #70	; 0x46
 8003532:	2101      	movs	r1, #1
 8003534:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	223e      	movs	r2, #62	; 0x3e
 800353a:	2101      	movs	r1, #1
 800353c:	5499      	strb	r1, [r3, r2]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	223f      	movs	r2, #63	; 0x3f
 8003542:	2101      	movs	r1, #1
 8003544:	5499      	strb	r1, [r3, r2]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2240      	movs	r2, #64	; 0x40
 800354a:	2101      	movs	r1, #1
 800354c:	5499      	strb	r1, [r3, r2]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2241      	movs	r2, #65	; 0x41
 8003552:	2101      	movs	r1, #1
 8003554:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2242      	movs	r2, #66	; 0x42
 800355a:	2101      	movs	r1, #1
 800355c:	5499      	strb	r1, [r3, r2]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2243      	movs	r2, #67	; 0x43
 8003562:	2101      	movs	r1, #1
 8003564:	5499      	strb	r1, [r3, r2]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2244      	movs	r2, #68	; 0x44
 800356a:	2101      	movs	r1, #1
 800356c:	5499      	strb	r1, [r3, r2]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2245      	movs	r2, #69	; 0x45
 8003572:	2101      	movs	r1, #1
 8003574:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	223d      	movs	r2, #61	; 0x3d
 800357a:	2101      	movs	r1, #1
 800357c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800357e:	2300      	movs	r3, #0
}
 8003580:	0018      	movs	r0, r3
 8003582:	46bd      	mov	sp, r7
 8003584:	b002      	add	sp, #8
 8003586:	bd80      	pop	{r7, pc}

08003588 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	223d      	movs	r2, #61	; 0x3d
 8003594:	5c9b      	ldrb	r3, [r3, r2]
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b01      	cmp	r3, #1
 800359a:	d001      	beq.n	80035a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e028      	b.n	80035f2 <HAL_TIM_Base_Start+0x6a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	223d      	movs	r2, #61	; 0x3d
 80035a4:	2102      	movs	r1, #2
 80035a6:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a13      	ldr	r2, [pc, #76]	; (80035fc <HAL_TIM_Base_Start+0x74>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d004      	beq.n	80035bc <HAL_TIM_Base_Start+0x34>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a12      	ldr	r2, [pc, #72]	; (8003600 <HAL_TIM_Base_Start+0x78>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d111      	bne.n	80035e0 <HAL_TIM_Base_Start+0x58>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	2207      	movs	r2, #7
 80035c4:	4013      	ands	r3, r2
 80035c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2b06      	cmp	r3, #6
 80035cc:	d010      	beq.n	80035f0 <HAL_TIM_Base_Start+0x68>
    {
      __HAL_TIM_ENABLE(htim);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2101      	movs	r1, #1
 80035da:	430a      	orrs	r2, r1
 80035dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035de:	e007      	b.n	80035f0 <HAL_TIM_Base_Start+0x68>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2101      	movs	r1, #1
 80035ec:	430a      	orrs	r2, r1
 80035ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	0018      	movs	r0, r3
 80035f4:	46bd      	mov	sp, r7
 80035f6:	b004      	add	sp, #16
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	46c0      	nop			; (mov r8, r8)
 80035fc:	40012c00 	.word	0x40012c00
 8003600:	40000400 	.word	0x40000400

08003604 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	223d      	movs	r2, #61	; 0x3d
 8003610:	5c9b      	ldrb	r3, [r3, r2]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	2b01      	cmp	r3, #1
 8003616:	d001      	beq.n	800361c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e030      	b.n	800367e <HAL_TIM_Base_Start_IT+0x7a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	223d      	movs	r2, #61	; 0x3d
 8003620:	2102      	movs	r1, #2
 8003622:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	68da      	ldr	r2, [r3, #12]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2101      	movs	r1, #1
 8003630:	430a      	orrs	r2, r1
 8003632:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a13      	ldr	r2, [pc, #76]	; (8003688 <HAL_TIM_Base_Start_IT+0x84>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d004      	beq.n	8003648 <HAL_TIM_Base_Start_IT+0x44>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a12      	ldr	r2, [pc, #72]	; (800368c <HAL_TIM_Base_Start_IT+0x88>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d111      	bne.n	800366c <HAL_TIM_Base_Start_IT+0x68>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	2207      	movs	r2, #7
 8003650:	4013      	ands	r3, r2
 8003652:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2b06      	cmp	r3, #6
 8003658:	d010      	beq.n	800367c <HAL_TIM_Base_Start_IT+0x78>
    {
      __HAL_TIM_ENABLE(htim);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2101      	movs	r1, #1
 8003666:	430a      	orrs	r2, r1
 8003668:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800366a:	e007      	b.n	800367c <HAL_TIM_Base_Start_IT+0x78>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2101      	movs	r1, #1
 8003678:	430a      	orrs	r2, r1
 800367a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	0018      	movs	r0, r3
 8003680:	46bd      	mov	sp, r7
 8003682:	b004      	add	sp, #16
 8003684:	bd80      	pop	{r7, pc}
 8003686:	46c0      	nop			; (mov r8, r8)
 8003688:	40012c00 	.word	0x40012c00
 800368c:	40000400 	.word	0x40000400

08003690 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	68da      	ldr	r2, [r3, #12]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2101      	movs	r1, #1
 80036a4:	438a      	bics	r2, r1
 80036a6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	4a0d      	ldr	r2, [pc, #52]	; (80036e4 <HAL_TIM_Base_Stop_IT+0x54>)
 80036b0:	4013      	ands	r3, r2
 80036b2:	d10d      	bne.n	80036d0 <HAL_TIM_Base_Stop_IT+0x40>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6a1b      	ldr	r3, [r3, #32]
 80036ba:	4a0b      	ldr	r2, [pc, #44]	; (80036e8 <HAL_TIM_Base_Stop_IT+0x58>)
 80036bc:	4013      	ands	r3, r2
 80036be:	d107      	bne.n	80036d0 <HAL_TIM_Base_Stop_IT+0x40>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2101      	movs	r1, #1
 80036cc:	438a      	bics	r2, r1
 80036ce:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	223d      	movs	r2, #61	; 0x3d
 80036d4:	2101      	movs	r1, #1
 80036d6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	0018      	movs	r0, r3
 80036dc:	46bd      	mov	sp, r7
 80036de:	b002      	add	sp, #8
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	46c0      	nop			; (mov r8, r8)
 80036e4:	00001111 	.word	0x00001111
 80036e8:	00000444 	.word	0x00000444

080036ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	2202      	movs	r2, #2
 8003708:	4013      	ands	r3, r2
 800370a:	d021      	beq.n	8003750 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2202      	movs	r2, #2
 8003710:	4013      	ands	r3, r2
 8003712:	d01d      	beq.n	8003750 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2203      	movs	r2, #3
 800371a:	4252      	negs	r2, r2
 800371c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2201      	movs	r2, #1
 8003722:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	2203      	movs	r2, #3
 800372c:	4013      	ands	r3, r2
 800372e:	d004      	beq.n	800373a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	0018      	movs	r0, r3
 8003734:	f000 f9a4 	bl	8003a80 <HAL_TIM_IC_CaptureCallback>
 8003738:	e007      	b.n	800374a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	0018      	movs	r0, r3
 800373e:	f000 f997 	bl	8003a70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	0018      	movs	r0, r3
 8003746:	f000 f9a3 	bl	8003a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	2204      	movs	r2, #4
 8003754:	4013      	ands	r3, r2
 8003756:	d022      	beq.n	800379e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2204      	movs	r2, #4
 800375c:	4013      	ands	r3, r2
 800375e:	d01e      	beq.n	800379e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2205      	movs	r2, #5
 8003766:	4252      	negs	r2, r2
 8003768:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2202      	movs	r2, #2
 800376e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	699a      	ldr	r2, [r3, #24]
 8003776:	23c0      	movs	r3, #192	; 0xc0
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	4013      	ands	r3, r2
 800377c:	d004      	beq.n	8003788 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	0018      	movs	r0, r3
 8003782:	f000 f97d 	bl	8003a80 <HAL_TIM_IC_CaptureCallback>
 8003786:	e007      	b.n	8003798 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	0018      	movs	r0, r3
 800378c:	f000 f970 	bl	8003a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	0018      	movs	r0, r3
 8003794:	f000 f97c 	bl	8003a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	2208      	movs	r2, #8
 80037a2:	4013      	ands	r3, r2
 80037a4:	d021      	beq.n	80037ea <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2208      	movs	r2, #8
 80037aa:	4013      	ands	r3, r2
 80037ac:	d01d      	beq.n	80037ea <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2209      	movs	r2, #9
 80037b4:	4252      	negs	r2, r2
 80037b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2204      	movs	r2, #4
 80037bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	69db      	ldr	r3, [r3, #28]
 80037c4:	2203      	movs	r2, #3
 80037c6:	4013      	ands	r3, r2
 80037c8:	d004      	beq.n	80037d4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	0018      	movs	r0, r3
 80037ce:	f000 f957 	bl	8003a80 <HAL_TIM_IC_CaptureCallback>
 80037d2:	e007      	b.n	80037e4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	0018      	movs	r0, r3
 80037d8:	f000 f94a 	bl	8003a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	0018      	movs	r0, r3
 80037e0:	f000 f956 	bl	8003a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	2210      	movs	r2, #16
 80037ee:	4013      	ands	r3, r2
 80037f0:	d022      	beq.n	8003838 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2210      	movs	r2, #16
 80037f6:	4013      	ands	r3, r2
 80037f8:	d01e      	beq.n	8003838 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2211      	movs	r2, #17
 8003800:	4252      	negs	r2, r2
 8003802:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2208      	movs	r2, #8
 8003808:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	69da      	ldr	r2, [r3, #28]
 8003810:	23c0      	movs	r3, #192	; 0xc0
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	4013      	ands	r3, r2
 8003816:	d004      	beq.n	8003822 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	0018      	movs	r0, r3
 800381c:	f000 f930 	bl	8003a80 <HAL_TIM_IC_CaptureCallback>
 8003820:	e007      	b.n	8003832 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	0018      	movs	r0, r3
 8003826:	f000 f923 	bl	8003a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	0018      	movs	r0, r3
 800382e:	f000 f92f 	bl	8003a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	2201      	movs	r2, #1
 800383c:	4013      	ands	r3, r2
 800383e:	d00c      	beq.n	800385a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2201      	movs	r2, #1
 8003844:	4013      	ands	r3, r2
 8003846:	d008      	beq.n	800385a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2202      	movs	r2, #2
 800384e:	4252      	negs	r2, r2
 8003850:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	0018      	movs	r0, r3
 8003856:	f7fc fde1 	bl	800041c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2280      	movs	r2, #128	; 0x80
 800385e:	4013      	ands	r3, r2
 8003860:	d00c      	beq.n	800387c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2280      	movs	r2, #128	; 0x80
 8003866:	4013      	ands	r3, r2
 8003868:	d008      	beq.n	800387c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2281      	movs	r2, #129	; 0x81
 8003870:	4252      	negs	r2, r2
 8003872:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	0018      	movs	r0, r3
 8003878:	f000 fa88 	bl	8003d8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	2240      	movs	r2, #64	; 0x40
 8003880:	4013      	ands	r3, r2
 8003882:	d00c      	beq.n	800389e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2240      	movs	r2, #64	; 0x40
 8003888:	4013      	ands	r3, r2
 800388a:	d008      	beq.n	800389e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2241      	movs	r2, #65	; 0x41
 8003892:	4252      	negs	r2, r2
 8003894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	0018      	movs	r0, r3
 800389a:	f000 f901 	bl	8003aa0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	2220      	movs	r2, #32
 80038a2:	4013      	ands	r3, r2
 80038a4:	d00c      	beq.n	80038c0 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2220      	movs	r2, #32
 80038aa:	4013      	ands	r3, r2
 80038ac:	d008      	beq.n	80038c0 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2221      	movs	r2, #33	; 0x21
 80038b4:	4252      	negs	r2, r2
 80038b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	0018      	movs	r0, r3
 80038bc:	f000 fa5e 	bl	8003d7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80038c0:	46c0      	nop			; (mov r8, r8)
 80038c2:	46bd      	mov	sp, r7
 80038c4:	b004      	add	sp, #16
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038d2:	230f      	movs	r3, #15
 80038d4:	18fb      	adds	r3, r7, r3
 80038d6:	2200      	movs	r2, #0
 80038d8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	223c      	movs	r2, #60	; 0x3c
 80038de:	5c9b      	ldrb	r3, [r3, r2]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d101      	bne.n	80038e8 <HAL_TIM_ConfigClockSource+0x20>
 80038e4:	2302      	movs	r3, #2
 80038e6:	e0bc      	b.n	8003a62 <HAL_TIM_ConfigClockSource+0x19a>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	223c      	movs	r2, #60	; 0x3c
 80038ec:	2101      	movs	r1, #1
 80038ee:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	223d      	movs	r2, #61	; 0x3d
 80038f4:	2102      	movs	r1, #2
 80038f6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2277      	movs	r2, #119	; 0x77
 8003904:	4393      	bics	r3, r2
 8003906:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	4a58      	ldr	r2, [pc, #352]	; (8003a6c <HAL_TIM_ConfigClockSource+0x1a4>)
 800390c:	4013      	ands	r3, r2
 800390e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2280      	movs	r2, #128	; 0x80
 800391e:	0192      	lsls	r2, r2, #6
 8003920:	4293      	cmp	r3, r2
 8003922:	d040      	beq.n	80039a6 <HAL_TIM_ConfigClockSource+0xde>
 8003924:	2280      	movs	r2, #128	; 0x80
 8003926:	0192      	lsls	r2, r2, #6
 8003928:	4293      	cmp	r3, r2
 800392a:	d900      	bls.n	800392e <HAL_TIM_ConfigClockSource+0x66>
 800392c:	e088      	b.n	8003a40 <HAL_TIM_ConfigClockSource+0x178>
 800392e:	2280      	movs	r2, #128	; 0x80
 8003930:	0152      	lsls	r2, r2, #5
 8003932:	4293      	cmp	r3, r2
 8003934:	d100      	bne.n	8003938 <HAL_TIM_ConfigClockSource+0x70>
 8003936:	e088      	b.n	8003a4a <HAL_TIM_ConfigClockSource+0x182>
 8003938:	2280      	movs	r2, #128	; 0x80
 800393a:	0152      	lsls	r2, r2, #5
 800393c:	4293      	cmp	r3, r2
 800393e:	d900      	bls.n	8003942 <HAL_TIM_ConfigClockSource+0x7a>
 8003940:	e07e      	b.n	8003a40 <HAL_TIM_ConfigClockSource+0x178>
 8003942:	2b70      	cmp	r3, #112	; 0x70
 8003944:	d018      	beq.n	8003978 <HAL_TIM_ConfigClockSource+0xb0>
 8003946:	d900      	bls.n	800394a <HAL_TIM_ConfigClockSource+0x82>
 8003948:	e07a      	b.n	8003a40 <HAL_TIM_ConfigClockSource+0x178>
 800394a:	2b60      	cmp	r3, #96	; 0x60
 800394c:	d04f      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0x126>
 800394e:	d900      	bls.n	8003952 <HAL_TIM_ConfigClockSource+0x8a>
 8003950:	e076      	b.n	8003a40 <HAL_TIM_ConfigClockSource+0x178>
 8003952:	2b50      	cmp	r3, #80	; 0x50
 8003954:	d03b      	beq.n	80039ce <HAL_TIM_ConfigClockSource+0x106>
 8003956:	d900      	bls.n	800395a <HAL_TIM_ConfigClockSource+0x92>
 8003958:	e072      	b.n	8003a40 <HAL_TIM_ConfigClockSource+0x178>
 800395a:	2b40      	cmp	r3, #64	; 0x40
 800395c:	d057      	beq.n	8003a0e <HAL_TIM_ConfigClockSource+0x146>
 800395e:	d900      	bls.n	8003962 <HAL_TIM_ConfigClockSource+0x9a>
 8003960:	e06e      	b.n	8003a40 <HAL_TIM_ConfigClockSource+0x178>
 8003962:	2b30      	cmp	r3, #48	; 0x30
 8003964:	d063      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x166>
 8003966:	d86b      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x178>
 8003968:	2b20      	cmp	r3, #32
 800396a:	d060      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x166>
 800396c:	d868      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x178>
 800396e:	2b00      	cmp	r3, #0
 8003970:	d05d      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x166>
 8003972:	2b10      	cmp	r3, #16
 8003974:	d05b      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x166>
 8003976:	e063      	b.n	8003a40 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6818      	ldr	r0, [r3, #0]
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	6899      	ldr	r1, [r3, #8]
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685a      	ldr	r2, [r3, #4]
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	f000 f986 	bl	8003c98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2277      	movs	r2, #119	; 0x77
 8003998:	4313      	orrs	r3, r2
 800399a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68ba      	ldr	r2, [r7, #8]
 80039a2:	609a      	str	r2, [r3, #8]
      break;
 80039a4:	e052      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6818      	ldr	r0, [r3, #0]
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	6899      	ldr	r1, [r3, #8]
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685a      	ldr	r2, [r3, #4]
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	f000 f96f 	bl	8003c98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689a      	ldr	r2, [r3, #8]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2180      	movs	r1, #128	; 0x80
 80039c6:	01c9      	lsls	r1, r1, #7
 80039c8:	430a      	orrs	r2, r1
 80039ca:	609a      	str	r2, [r3, #8]
      break;
 80039cc:	e03e      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6818      	ldr	r0, [r3, #0]
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	6859      	ldr	r1, [r3, #4]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	001a      	movs	r2, r3
 80039dc:	f000 f8e2 	bl	8003ba4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2150      	movs	r1, #80	; 0x50
 80039e6:	0018      	movs	r0, r3
 80039e8:	f000 f93c 	bl	8003c64 <TIM_ITRx_SetConfig>
      break;
 80039ec:	e02e      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6818      	ldr	r0, [r3, #0]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	6859      	ldr	r1, [r3, #4]
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	001a      	movs	r2, r3
 80039fc:	f000 f900 	bl	8003c00 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2160      	movs	r1, #96	; 0x60
 8003a06:	0018      	movs	r0, r3
 8003a08:	f000 f92c 	bl	8003c64 <TIM_ITRx_SetConfig>
      break;
 8003a0c:	e01e      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6818      	ldr	r0, [r3, #0]
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	6859      	ldr	r1, [r3, #4]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	001a      	movs	r2, r3
 8003a1c:	f000 f8c2 	bl	8003ba4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2140      	movs	r1, #64	; 0x40
 8003a26:	0018      	movs	r0, r3
 8003a28:	f000 f91c 	bl	8003c64 <TIM_ITRx_SetConfig>
      break;
 8003a2c:	e00e      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	0019      	movs	r1, r3
 8003a38:	0010      	movs	r0, r2
 8003a3a:	f000 f913 	bl	8003c64 <TIM_ITRx_SetConfig>
      break;
 8003a3e:	e005      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003a40:	230f      	movs	r3, #15
 8003a42:	18fb      	adds	r3, r7, r3
 8003a44:	2201      	movs	r2, #1
 8003a46:	701a      	strb	r2, [r3, #0]
      break;
 8003a48:	e000      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003a4a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	223d      	movs	r2, #61	; 0x3d
 8003a50:	2101      	movs	r1, #1
 8003a52:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	223c      	movs	r2, #60	; 0x3c
 8003a58:	2100      	movs	r1, #0
 8003a5a:	5499      	strb	r1, [r3, r2]

  return status;
 8003a5c:	230f      	movs	r3, #15
 8003a5e:	18fb      	adds	r3, r7, r3
 8003a60:	781b      	ldrb	r3, [r3, #0]
}
 8003a62:	0018      	movs	r0, r3
 8003a64:	46bd      	mov	sp, r7
 8003a66:	b004      	add	sp, #16
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	ffff00ff 	.word	0xffff00ff

08003a70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a78:	46c0      	nop			; (mov r8, r8)
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	b002      	add	sp, #8
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a88:	46c0      	nop			; (mov r8, r8)
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	b002      	add	sp, #8
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a98:	46c0      	nop			; (mov r8, r8)
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	b002      	add	sp, #8
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003aa8:	46c0      	nop			; (mov r8, r8)
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	b002      	add	sp, #8
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a32      	ldr	r2, [pc, #200]	; (8003b8c <TIM_Base_SetConfig+0xdc>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d003      	beq.n	8003ad0 <TIM_Base_SetConfig+0x20>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a31      	ldr	r2, [pc, #196]	; (8003b90 <TIM_Base_SetConfig+0xe0>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d108      	bne.n	8003ae2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2270      	movs	r2, #112	; 0x70
 8003ad4:	4393      	bics	r3, r2
 8003ad6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a29      	ldr	r2, [pc, #164]	; (8003b8c <TIM_Base_SetConfig+0xdc>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d00f      	beq.n	8003b0a <TIM_Base_SetConfig+0x5a>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a28      	ldr	r2, [pc, #160]	; (8003b90 <TIM_Base_SetConfig+0xe0>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d00b      	beq.n	8003b0a <TIM_Base_SetConfig+0x5a>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a27      	ldr	r2, [pc, #156]	; (8003b94 <TIM_Base_SetConfig+0xe4>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d007      	beq.n	8003b0a <TIM_Base_SetConfig+0x5a>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a26      	ldr	r2, [pc, #152]	; (8003b98 <TIM_Base_SetConfig+0xe8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d003      	beq.n	8003b0a <TIM_Base_SetConfig+0x5a>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a25      	ldr	r2, [pc, #148]	; (8003b9c <TIM_Base_SetConfig+0xec>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d108      	bne.n	8003b1c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	4a24      	ldr	r2, [pc, #144]	; (8003ba0 <TIM_Base_SetConfig+0xf0>)
 8003b0e:	4013      	ands	r3, r2
 8003b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2280      	movs	r2, #128	; 0x80
 8003b20:	4393      	bics	r3, r2
 8003b22:	001a      	movs	r2, r3
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a11      	ldr	r2, [pc, #68]	; (8003b8c <TIM_Base_SetConfig+0xdc>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d007      	beq.n	8003b5a <TIM_Base_SetConfig+0xaa>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a12      	ldr	r2, [pc, #72]	; (8003b98 <TIM_Base_SetConfig+0xe8>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d003      	beq.n	8003b5a <TIM_Base_SetConfig+0xaa>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a11      	ldr	r2, [pc, #68]	; (8003b9c <TIM_Base_SetConfig+0xec>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d103      	bne.n	8003b62 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	691a      	ldr	r2, [r3, #16]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	4013      	ands	r3, r2
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d106      	bne.n	8003b82 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	4393      	bics	r3, r2
 8003b7c:	001a      	movs	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	611a      	str	r2, [r3, #16]
  }
}
 8003b82:	46c0      	nop			; (mov r8, r8)
 8003b84:	46bd      	mov	sp, r7
 8003b86:	b004      	add	sp, #16
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	46c0      	nop			; (mov r8, r8)
 8003b8c:	40012c00 	.word	0x40012c00
 8003b90:	40000400 	.word	0x40000400
 8003b94:	40002000 	.word	0x40002000
 8003b98:	40014400 	.word	0x40014400
 8003b9c:	40014800 	.word	0x40014800
 8003ba0:	fffffcff 	.word	0xfffffcff

08003ba4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	4393      	bics	r3, r2
 8003bbe:	001a      	movs	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	22f0      	movs	r2, #240	; 0xf0
 8003bce:	4393      	bics	r3, r2
 8003bd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	011b      	lsls	r3, r3, #4
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	220a      	movs	r2, #10
 8003be0:	4393      	bics	r3, r2
 8003be2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	621a      	str	r2, [r3, #32]
}
 8003bf8:	46c0      	nop			; (mov r8, r8)
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	b006      	add	sp, #24
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6a1b      	ldr	r3, [r3, #32]
 8003c16:	2210      	movs	r2, #16
 8003c18:	4393      	bics	r3, r2
 8003c1a:	001a      	movs	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	4a0d      	ldr	r2, [pc, #52]	; (8003c60 <TIM_TI2_ConfigInputStage+0x60>)
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	031b      	lsls	r3, r3, #12
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	22a0      	movs	r2, #160	; 0xa0
 8003c3c:	4393      	bics	r3, r2
 8003c3e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	697a      	ldr	r2, [r7, #20]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	621a      	str	r2, [r3, #32]
}
 8003c56:	46c0      	nop			; (mov r8, r8)
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	b006      	add	sp, #24
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	46c0      	nop			; (mov r8, r8)
 8003c60:	ffff0fff 	.word	0xffff0fff

08003c64 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2270      	movs	r2, #112	; 0x70
 8003c78:	4393      	bics	r3, r2
 8003c7a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	2207      	movs	r2, #7
 8003c84:	4313      	orrs	r3, r2
 8003c86:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	609a      	str	r2, [r3, #8]
}
 8003c8e:	46c0      	nop			; (mov r8, r8)
 8003c90:	46bd      	mov	sp, r7
 8003c92:	b004      	add	sp, #16
 8003c94:	bd80      	pop	{r7, pc}
	...

08003c98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
 8003ca4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	4a09      	ldr	r2, [pc, #36]	; (8003cd4 <TIM_ETR_SetConfig+0x3c>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	021a      	lsls	r2, r3, #8
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	697a      	ldr	r2, [r7, #20]
 8003cca:	609a      	str	r2, [r3, #8]
}
 8003ccc:	46c0      	nop			; (mov r8, r8)
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	b006      	add	sp, #24
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	ffff00ff 	.word	0xffff00ff

08003cd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	223c      	movs	r2, #60	; 0x3c
 8003ce6:	5c9b      	ldrb	r3, [r3, r2]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d101      	bne.n	8003cf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003cec:	2302      	movs	r3, #2
 8003cee:	e03c      	b.n	8003d6a <HAL_TIMEx_MasterConfigSynchronization+0x92>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	223c      	movs	r2, #60	; 0x3c
 8003cf4:	2101      	movs	r1, #1
 8003cf6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	223d      	movs	r2, #61	; 0x3d
 8003cfc:	2102      	movs	r1, #2
 8003cfe:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2270      	movs	r2, #112	; 0x70
 8003d14:	4393      	bics	r3, r2
 8003d16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a11      	ldr	r2, [pc, #68]	; (8003d74 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d004      	beq.n	8003d3e <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a0f      	ldr	r2, [pc, #60]	; (8003d78 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d10c      	bne.n	8003d58 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	2280      	movs	r2, #128	; 0x80
 8003d42:	4393      	bics	r3, r2
 8003d44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68ba      	ldr	r2, [r7, #8]
 8003d56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	223d      	movs	r2, #61	; 0x3d
 8003d5c:	2101      	movs	r1, #1
 8003d5e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	223c      	movs	r2, #60	; 0x3c
 8003d64:	2100      	movs	r1, #0
 8003d66:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	0018      	movs	r0, r3
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	b004      	add	sp, #16
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	46c0      	nop			; (mov r8, r8)
 8003d74:	40012c00 	.word	0x40012c00
 8003d78:	40000400 	.word	0x40000400

08003d7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d84:	46c0      	nop			; (mov r8, r8)
 8003d86:	46bd      	mov	sp, r7
 8003d88:	b002      	add	sp, #8
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d94:	46c0      	nop			; (mov r8, r8)
 8003d96:	46bd      	mov	sp, r7
 8003d98:	b002      	add	sp, #8
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <__libc_init_array>:
 8003d9c:	b570      	push	{r4, r5, r6, lr}
 8003d9e:	2600      	movs	r6, #0
 8003da0:	4d0c      	ldr	r5, [pc, #48]	; (8003dd4 <__libc_init_array+0x38>)
 8003da2:	4c0d      	ldr	r4, [pc, #52]	; (8003dd8 <__libc_init_array+0x3c>)
 8003da4:	1b64      	subs	r4, r4, r5
 8003da6:	10a4      	asrs	r4, r4, #2
 8003da8:	42a6      	cmp	r6, r4
 8003daa:	d109      	bne.n	8003dc0 <__libc_init_array+0x24>
 8003dac:	2600      	movs	r6, #0
 8003dae:	f000 f821 	bl	8003df4 <_init>
 8003db2:	4d0a      	ldr	r5, [pc, #40]	; (8003ddc <__libc_init_array+0x40>)
 8003db4:	4c0a      	ldr	r4, [pc, #40]	; (8003de0 <__libc_init_array+0x44>)
 8003db6:	1b64      	subs	r4, r4, r5
 8003db8:	10a4      	asrs	r4, r4, #2
 8003dba:	42a6      	cmp	r6, r4
 8003dbc:	d105      	bne.n	8003dca <__libc_init_array+0x2e>
 8003dbe:	bd70      	pop	{r4, r5, r6, pc}
 8003dc0:	00b3      	lsls	r3, r6, #2
 8003dc2:	58eb      	ldr	r3, [r5, r3]
 8003dc4:	4798      	blx	r3
 8003dc6:	3601      	adds	r6, #1
 8003dc8:	e7ee      	b.n	8003da8 <__libc_init_array+0xc>
 8003dca:	00b3      	lsls	r3, r6, #2
 8003dcc:	58eb      	ldr	r3, [r5, r3]
 8003dce:	4798      	blx	r3
 8003dd0:	3601      	adds	r6, #1
 8003dd2:	e7f2      	b.n	8003dba <__libc_init_array+0x1e>
 8003dd4:	08003e3c 	.word	0x08003e3c
 8003dd8:	08003e3c 	.word	0x08003e3c
 8003ddc:	08003e3c 	.word	0x08003e3c
 8003de0:	08003e40 	.word	0x08003e40

08003de4 <memset>:
 8003de4:	0003      	movs	r3, r0
 8003de6:	1882      	adds	r2, r0, r2
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d100      	bne.n	8003dee <memset+0xa>
 8003dec:	4770      	bx	lr
 8003dee:	7019      	strb	r1, [r3, #0]
 8003df0:	3301      	adds	r3, #1
 8003df2:	e7f9      	b.n	8003de8 <memset+0x4>

08003df4 <_init>:
 8003df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003df6:	46c0      	nop			; (mov r8, r8)
 8003df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dfa:	bc08      	pop	{r3}
 8003dfc:	469e      	mov	lr, r3
 8003dfe:	4770      	bx	lr

08003e00 <_fini>:
 8003e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e02:	46c0      	nop			; (mov r8, r8)
 8003e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e06:	bc08      	pop	{r3}
 8003e08:	469e      	mov	lr, r3
 8003e0a:	4770      	bx	lr
