module ScalarRegFile(SreadA,SreadB,clk,Swrdata,Swraddr,Swren,Sa,Sb);
input [2:0] SreadA,SreadB,Swraddr;
input [15:0] Swrdata;
input clk,Swren;
output reg [15:0] Sa,Sb;
output reg Sdone;

reg [15:0] ScalarReg [7:0];
integer i;

always@(posedge clk)
begin
	Sa <= ScalarReg[SreadA];
	Sb <= ScalarReg[SreadB];
		if(Swren==1) begin
			ScalarReg[Swraddr] <= Swrdata;	
		end
		else begin
			ScalarReg[Swraddr] <= ScalarReg[Swraddr];
		end
end
endmodule
