#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jul  4 16:53:18 2023
# Process ID: 4540
# Current directory: C:/Users/c.eguzo/Desktop/EGUZO/Designing with Verilog/workbook/UART-loop-back/workbook.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/c.eguzo/Desktop/EGUZO/Designing with Verilog/workbook/UART-loop-back/workbook.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/c.eguzo/Desktop/EGUZO/Designing with Verilog/workbook/UART-loop-back/workbook.runs/synth_1\vivado.jou
# Running On: ZEL678, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 2, Host memory: 16827 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
