Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date         : Sat Jun 07 13:16:22 2014
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb
| Design       : system_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.853        0.000                      0                10991        0.074        0.000                      0                10949        1.100        0.000                       0                  4463  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
sys_clk_pin                                {0.000 2.500}        5.000           200.000         
  clk_out1_system_clk_wiz_1_0_1            {0.000 5.000}        10.000          100.000         
  clk_out2_system_clk_wiz_1_0_1            {0.000 10.000}       20.000          50.000          
  clkfbout_system_clk_wiz_1_0_1            {0.000 2.500}        5.000           200.000         
system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                                  1.100        0.000                       0                     4  
  clk_out1_system_clk_wiz_1_0_1                  1.853        0.000                      0                 9923        0.085        0.000                      0                 9907        4.232        0.000                       0                  3735  
  clk_out2_system_clk_wiz_1_0_1                 12.910        0.000                      0                  741        0.074        0.000                      0                  741        9.600        0.000                       0                   406  
  clkfbout_system_clk_wiz_1_0_1                                                                                                                                                              3.592        0.000                       0                     3  
system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         14.560        0.000                      0                  241        0.120        0.000                      0                  241       16.024        0.000                       0                   275  
system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       13.455        0.000                      0                   49        0.206        0.000                      0                   49       16.266        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_system_clk_wiz_1_0_1  clk_out1_system_clk_wiz_1_0_1       19.332        0.000                      0                   13                                                                        
clk_out1_system_clk_wiz_1_0_1  clk_out2_system_clk_wiz_1_0_1        9.382        0.000                      0                   13                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 ----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                          clk_out1_system_clk_wiz_1_0_1              clk_out1_system_clk_wiz_1_0_1                    8.891        0.000                      0                    7        0.292        0.000                      0                    7  
**async_default**                          clk_out2_system_clk_wiz_1_0_1              clk_out2_system_clk_wiz_1_0_1                   19.124        0.000                      0                    2        0.286        0.000                      0                    2  
**async_default**                          system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       15.336        0.000                      0                    2        0.515        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_1_0_1
  To Clock:  clk_out1_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_QUAD_MODE_NM_MEM_GEN.addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_1_0_1 fall@5.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.431ns (15.264%)  route 2.393ns (84.736%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 3.372 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3733, routed)        1.470    -2.180    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X20Y148                                                     r  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_QUAD_MODE_NM_MEM_GEN.addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y148        FDRE (Prop_fdre_C_Q)         0.259    -1.921 f  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_QUAD_MODE_NM_MEM_GEN.addr_cnt_reg[2]/Q
                         net (fo=8, routed)           0.572    -1.350    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_QUAD_MODE_NM_MEM_GEN.addr_cnt_reg__0[2]
    SLICE_X20Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.307 f  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.357    -0.950    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/n_0_RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_6
    SLICE_X20Y148        LUT6 (Prop_lut6_I1_O)        0.043    -0.907 r  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=4, routed)           0.301    -0.606    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/n_0_RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3
    SLICE_X19Y146        LUT2 (Prop_lut2_I0_O)        0.043    -0.563 r  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=22, routed)          0.739     0.176    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/n_0_RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_i_6
    SLICE_X37Y146        LUT4 (Prop_lut4_I0_O)        0.043     0.219 r  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1/O
                         net (fo=8, routed)           0.425     0.643    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/n_0_RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1
    SLICE_X37Y138        FDRE                                         r  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 f  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.721    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.038 f  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     1.967    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.050 f  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3733, routed)        1.322     3.372    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X37Y138                                                     r  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.613     2.760    
                         clock uncertainty           -0.066     2.693    
    SLICE_X37Y138        FDRE (Setup_fdre_C_CE)      -0.197     2.496    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[0]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  1.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/axi_hwicap_0/U0/ip2bus_data_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3733, routed)        0.641    -0.563    system_i/axi_hwicap_0/U0/s_axi_aclk
    SLICE_X19Y107                                                     r  system_i/axi_hwicap_0/U0/ip2bus_data_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  system_i/axi_hwicap_0/U0/ip2bus_data_i_reg[17]/Q
                         net (fo=1, routed)           0.055    -0.408    system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I7[14]
    SLICE_X18Y107        FDRE                                         r  system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3733, routed)        0.862    -0.595    system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y107                                                     r  system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism              0.044    -0.552    
    SLICE_X18Y107        FDRE (Hold_fdre_C_D)         0.059    -0.493    system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_1_0_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     10.000  8.161    RAMB36_X2Y25     system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X42Y132    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X22Y138    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_1_0_1
  To Clock:  clk_out2_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.910ns  (required time - arrival time)
  Source:                 system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out2_system_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_1_0_1 rise@20.000ns - clk_out2_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.223ns (16.003%)  route 1.170ns (83.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 18.403 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.873 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.743    system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=404, routed)         1.635    -2.015    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X28Y92                                                      r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDSE (Prop_fdse_C_Q)         0.223    -1.792 r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/Q
                         net (fo=7, routed)           1.170    -0.622    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/RDWRB
    ICAP_X0Y1            ICAPE2                                       r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000    20.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.721    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    14.962 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    16.967    system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.050 r  system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=404, routed)         1.352    18.403    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_clk
    ICAP_X0Y1                                                         r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                         clock pessimism             -0.686    17.717    
                         clock uncertainty           -0.073    17.644    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -5.356    12.288    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                 12.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_1_0_1 rise@0.000ns - clk_out2_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.100ns (26.371%)  route 0.279ns (73.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.170 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.230    system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=404, routed)         0.642    -0.562    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X21Y100                                                     r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[15]/Q
                         net (fo=2, routed)           0.279    -0.182    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/I18[16]
    SLICE_X21Y99         FDRE                                         r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.494 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.487    system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=404, routed)         0.935    -0.522    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/icap_clk
    SLICE_X21Y99                                                      r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[15]/C
                         clock pessimism              0.226    -0.297    
    SLICE_X21Y99         FDRE (Hold_fdre_C_D)         0.040    -0.257    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_clk_wiz_1_0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000    20.000  10.000   ICAP_X0Y1        system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.400     10.000  9.600    SLICE_X15Y106    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     10.000  9.650    SLICE_X19Y94     system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.abort_del1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_1_0_1
  To Clock:  clkfbout_system_clk_wiz_1_0_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_1_0_1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y4    system_i/clk_wiz_1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.560ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.841ns  (logic 0.306ns (16.624%)  route 1.535ns (83.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 37.363 - 33.333 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 21.330 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.099    19.765    system_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    19.858 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=274, routed)         1.472    21.330    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.263    21.593 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.313    21.907    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q51_in
    SLICE_X12Y148        LUT6 (Prop_lut6_I0_O)        0.043    21.950 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.221    23.171    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X12Y112        FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.615    35.948    system_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.031 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=274, routed)         1.332    37.363    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y112                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.582    37.945    
                         clock uncertainty           -0.035    37.909    
    SLICE_X12Y112        FDRE (Setup_fdre_C_CE)      -0.178    37.731    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         37.731    
                         arrival time                         -23.171    
  -------------------------------------------------------------------
                         slack                                 14.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.642     1.642    system_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.668 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=274, routed)         0.592     2.260    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y151                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDRE (Prop_fdre_C_Q)         0.100     2.360 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/Q
                         net (fo=2, routed)           0.090     2.450    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[11]
    SLICE_X14Y151        LUT6 (Prop_lut6_I1_O)        0.028     2.478 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     2.478    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_completion_status[10]_i_1
    SLICE_X14Y151        FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.933     1.933    system_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.963 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=274, routed)         0.792     2.755    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y151                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/C
                         clock pessimism             -0.484     2.271    
    SLICE_X14Y151        FDRE (Hold_fdre_C_D)         0.087     2.358    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408     33.333  31.924  BUFGCTRL_X0Y2  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642     16.666  16.024  SLICE_X16Y155  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642     16.666  16.024  SLICE_X16Y155  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.455ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.947ns  (logic 0.586ns (19.881%)  route 2.361ns (80.119%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 37.173 - 33.333 ) 
    Source Clock Delay      (SCD):    4.426ns = ( 21.092 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.861    19.527    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    19.620 f  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          1.472    21.092    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X12Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.263    21.355 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.781    22.136    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q_0
    SLICE_X14Y148        LUT3 (Prop_lut3_I1_O)        0.047    22.183 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.454    22.637    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y147        LUT4 (Prop_lut4_I1_O)        0.140    22.777 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[0]_i_2/O
                         net (fo=2, routed)           0.241    23.017    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[0]_i_2
    SLICE_X13Y147        LUT5 (Prop_lut5_I0_O)        0.136    23.153 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[0]_i_1/O
                         net (fo=9, routed)           0.886    24.040    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y139        FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.424    35.757    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.840 r  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          1.333    37.173    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y139                                                     r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.535    37.708    
                         clock uncertainty           -0.035    37.672    
    SLICE_X16Y139        FDCE (Setup_fdce_C_CE)      -0.178    37.494    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.494    
                         arrival time                         -24.040    
  -------------------------------------------------------------------
                         slack                                 13.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.109%)  route 0.138ns (51.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.521     1.521    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.547 r  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          0.644     2.191    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X15Y149                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.100     2.291 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.138     2.429    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X15Y149        LUT3 (Prop_lut3_I2_O)        0.028     2.457 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.457    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_completion_ctrl[0]_i_1
    SLICE_X15Y149        FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.785     1.785    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.815 r  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.679    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X15Y149                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.488     2.191    
    SLICE_X15Y149        FDRE (Hold_fdre_C_D)         0.060     2.251    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I    n/a            1.408     33.333  31.924  BUFGCTRL_X0Y3  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.400     16.666  16.266  SLICE_X15Y146  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Fast    FDCE/CLR  n/a            0.400     16.666  16.266  SLICE_X5Y147   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_1_0_1
  To Clock:  clk_out1_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.332ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.332ns  (required time - arrival time)
  Source:                 system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_1_0_1)
  Destination:            system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_1_0_1)
  Path Group:             clk_out1_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.658ns  (logic 0.259ns (39.344%)  route 0.399ns (60.656%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y140                                     0.000     0.000 r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X22Y140        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.399     0.658    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[3]
    SLICE_X21Y138        FDCE                                         r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X21Y138        FDCE (Setup_fdce_C_D)       -0.010    19.990    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                 19.332    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_1_0_1
  To Clock:  clk_out2_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.382ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.382ns  (required time - arrival time)
  Source:                 system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_1_0_1)
  Destination:            system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_1_0_1)
  Path Group:             clk_out2_system_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.546ns  (logic 0.236ns (43.206%)  route 0.310ns (56.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y140                                     0.000     0.000 r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X20Y140        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.310     0.546    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[4]
    SLICE_X20Y141        FDCE                                         r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y141        FDCE (Setup_fdce_C_D)       -0.072     9.928    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  9.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_1_0_1
  To Clock:  clk_out1_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@10.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.223ns (26.700%)  route 0.612ns (73.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 8.359 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3733, routed)        1.448    -2.202    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X41Y132                                                     r  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDPE (Prop_fdpe_C_Q)         0.223    -1.979 f  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.612    -1.367    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I1
    SLICE_X40Y125        FDPE                                         f  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000    10.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.050 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3733, routed)        1.309     8.359    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X40Y125                                                     r  system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.592     7.768    
                         clock uncertainty           -0.066     7.701    
    SLICE_X40Y125        FDPE (Recov_fdpe_C_PRE)     -0.178     7.523    system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.523    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  8.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0_1 rise@0.000ns - clk_out1_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.347%)  route 0.136ns (57.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3733, routed)        0.639    -0.565    system_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X13Y113                                                     r  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDSE (Prop_fdse_C_Q)         0.100    -0.465 f  system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.136    -0.328    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/I1
    SLICE_X13Y114        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3733, routed)        0.858    -0.599    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/S_AXI_ACLK
    SLICE_X13Y114                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.048    -0.552    
    SLICE_X13Y114        FDCE (Remov_fdce_C_CLR)     -0.069    -0.621    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_system_clk_wiz_1_0_1
  To Clock:  clk_out2_system_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.124ns  (required time - arrival time)
  Source:                 system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_1_0_1 rise@20.000ns - clk_out2_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.259ns (45.514%)  route 0.310ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 18.387 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.873 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.743    system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=404, routed)         1.472    -2.178    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X8Y104                                                      r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDPE (Prop_fdpe_C_Q)         0.259    -1.919 f  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.310    -1.609    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I1
    SLICE_X10Y103        FDPE                                         f  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000    20.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.721    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    14.962 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    16.967    system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.050 r  system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=404, routed)         1.337    18.387    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icap_clk
    SLICE_X10Y103                                                     r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.613    17.775    
                         clock uncertainty           -0.073    17.701    
    SLICE_X10Y103        FDPE (Recov_fdpe_C_PRE)     -0.187    17.514    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         17.514    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                 19.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_1_0_1 rise@0.000ns - clk_out2_system_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.186%)  route 0.149ns (55.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.170 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.230    system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=404, routed)         0.643    -0.561    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X8Y104                                                      r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDPE (Prop_fdpe_C_Q)         0.118    -0.443 f  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149    -0.294    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I1
    SLICE_X10Y103        FDPE                                         f  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  system_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    system_i/clk_wiz_1/inst/clk_in1_system_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.494 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.487    system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=404, routed)         0.864    -0.593    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icap_clk
    SLICE_X10Y103                                                     r  system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.066    -0.528    
    SLICE_X10Y103        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.580    system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       15.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.336ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.116ns  (logic 0.306ns (27.410%)  route 0.810ns (72.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 37.176 - 33.333 ) 
    Source Clock Delay      (SCD):    4.426ns = ( 21.092 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.861    19.527    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    19.620 f  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          1.472    21.092    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X12Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDCE (Prop_fdce_C_Q)         0.263    21.355 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.491    21.846    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q_0
    SLICE_X12Y149        LUT2 (Prop_lut2_I1_O)        0.043    21.889 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.319    22.209    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.execute_i_2
    SLICE_X12Y149        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.424    35.757    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.840 r  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          1.336    37.176    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X12Y149                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.558    37.734    
                         clock uncertainty           -0.035    37.698    
    SLICE_X12Y149        FDCE (Recov_fdce_C_CLR)     -0.154    37.544    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         37.544    
                         arrival time                         -22.209    
  -------------------------------------------------------------------
                         slack                                 15.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.135ns (26.777%)  route 0.369ns (73.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 19.345 - 16.667 ) 
    Source Clock Delay      (SCD):    2.190ns = ( 18.856 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.521    18.187    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    18.213 f  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          0.643    18.856    system_i/mdm_1/U0/MDM_Core_I1/Ext_JTAG_UPDATE
    SLICE_X11Y146                                                     r  system_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.107    18.963 f  system_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.179    19.142    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X12Y147        LUT5 (Prop_lut5_I1_O)        0.028    19.170 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.190    19.360    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X12Y148        FDCE                                         f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.785    18.451    system_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    18.481 f  system_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, routed)          0.864    19.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X12Y148                                                     r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.456    18.889    
    SLICE_X12Y148        FDCE (Remov_fdce_C_CLR)     -0.044    18.845    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.845    
                         arrival time                          19.360    
  -------------------------------------------------------------------
                         slack                                  0.515    





