<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p265" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_265{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_265{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_265{left:732px;bottom:1141px;letter-spacing:-0.16px;}
#t4_265{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t5_265{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_265{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_265{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t8_265{left:70px;bottom:1013px;letter-spacing:-0.12px;word-spacing:-0.97px;}
#t9_265{left:127px;bottom:1013px;letter-spacing:-0.16px;}
#ta_265{left:185px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tb_265{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tc_265{left:70px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#td_265{left:70px;bottom:962px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#te_265{left:70px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_265{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_265{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#th_265{left:70px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_265{left:70px;bottom:855px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#tj_265{left:70px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tk_265{left:70px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_265{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_265{left:70px;bottom:781px;letter-spacing:-0.29px;word-spacing:-0.43px;}
#tn_265{left:70px;bottom:764px;letter-spacing:-0.24px;word-spacing:-0.73px;}
#to_265{left:70px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tp_265{left:70px;bottom:730px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tq_265{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tr_265{left:70px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#ts_265{left:70px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tt_265{left:70px;bottom:655px;letter-spacing:-0.13px;}
#tu_265{left:70px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tv_265{left:70px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_265{left:70px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tx_265{left:70px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_265{left:70px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tz_265{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_265{left:70px;bottom:471px;letter-spacing:0.15px;}
#t11_265{left:151px;bottom:471px;letter-spacing:0.22px;word-spacing:-0.03px;}
#t12_265{left:70px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_265{left:70px;bottom:420px;}
#t14_265{left:96px;bottom:423px;letter-spacing:-0.25px;word-spacing:-0.41px;}
#t15_265{left:70px;bottom:397px;}
#t16_265{left:96px;bottom:400px;letter-spacing:-0.35px;word-spacing:-0.29px;}
#t17_265{left:70px;bottom:374px;}
#t18_265{left:96px;bottom:377px;letter-spacing:-0.3px;word-spacing:-0.35px;}
#t19_265{left:70px;bottom:351px;}
#t1a_265{left:96px;bottom:354px;letter-spacing:-0.42px;word-spacing:-0.22px;}
#t1b_265{left:70px;bottom:328px;}
#t1c_265{left:96px;bottom:331px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t1d_265{left:70px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_265{left:70px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1f_265{left:70px;bottom:232px;letter-spacing:0.12px;}
#t1g_265{left:152px;bottom:232px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1h_265{left:70px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_265{left:70px;bottom:191px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_265{left:70px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_265{left:70px;bottom:150px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1l_265{left:70px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.46px;}

.s1_265{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_265{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_265{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_265{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_265{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_265{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_265{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts265" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg265Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg265" style="-webkit-user-select: none;"><object width="935" height="1210" data="265/265.svg" type="image/svg+xml" id="pdf265" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_265" class="t s1_265">Vol. 3A </span><span id="t2_265" class="t s1_265">8-3 </span>
<span id="t3_265" class="t s2_265">TASK MANAGEMENT </span>
<span id="t4_265" class="t s3_265">to handle an interrupt or exception, the IDT entry for the interrupt or exception must contain a task gate that holds </span>
<span id="t5_265" class="t s3_265">the selector for the interrupt- or exception-handler TSS. </span>
<span id="t6_265" class="t s3_265">When a task is dispatched for execution, a task switch occurs between the currently running task and the </span>
<span id="t7_265" class="t s3_265">dispatched task. During a task switch, the execution environment of the currently executing task (called the task’s </span>
<span id="t8_265" class="t s3_265">state or </span><span id="t9_265" class="t s4_265">context</span><span id="ta_265" class="t s3_265">) is saved in its TSS and execution of the task is suspended. The context for the dispatched task is </span>
<span id="tb_265" class="t s3_265">then loaded into the processor and execution of that task begins with the instruction pointed to by the newly loaded </span>
<span id="tc_265" class="t s3_265">EIP register. If the task has not been run since the system was last initialized, the EIP will point to the first instruc- </span>
<span id="td_265" class="t s3_265">tion of the task’s code; otherwise, it will point to the next instruction after the last instruction that the task </span>
<span id="te_265" class="t s3_265">executed when it was last active. </span>
<span id="tf_265" class="t s3_265">If the currently executing task (the calling task) called the task being dispatched (the called task), the TSS </span>
<span id="tg_265" class="t s3_265">segment selector for the calling task is stored in the TSS of the called task to provide a link back to the calling task. </span>
<span id="th_265" class="t s3_265">For all IA-32 processors, tasks are not recursive. A task cannot call or jump to itself. </span>
<span id="ti_265" class="t s3_265">Interrupts and exceptions can be handled with a task switch to a handler task. Here, the processor performs a task </span>
<span id="tj_265" class="t s3_265">switch to handle the interrupt or exception and automatically switches back to the interrupted task upon returning </span>
<span id="tk_265" class="t s3_265">from the interrupt-handler task or exception-handler task. This mechanism can also handle interrupts that occur </span>
<span id="tl_265" class="t s3_265">during interrupt tasks. </span>
<span id="tm_265" class="t s3_265">As part of a task switch, the processor can also switch to another LDT, allowing each task to have a different logical- </span>
<span id="tn_265" class="t s3_265">to-physical address mapping for LDT-based segments. The page-directory base register (CR3) also is reloaded on a </span>
<span id="to_265" class="t s3_265">task switch, allowing each task to have its own set of page tables. These protection facilities help isolate tasks and </span>
<span id="tp_265" class="t s3_265">prevent them from interfering with one another. </span>
<span id="tq_265" class="t s3_265">If protection mechanisms are not used, the processor provides no protection between tasks. This is true even with </span>
<span id="tr_265" class="t s3_265">operating systems that use multiple privilege levels for protection. A task running at privilege level 3 that uses the </span>
<span id="ts_265" class="t s3_265">same LDT and page tables as other privilege-level-3 tasks can access code and corrupt data and the stack of other </span>
<span id="tt_265" class="t s3_265">tasks. </span>
<span id="tu_265" class="t s3_265">Use of task management facilities for handling multitasking applications is optional. Multitasking can be handled in </span>
<span id="tv_265" class="t s3_265">software, with each software defined task executed in the context of a single IA-32 architecture task. </span>
<span id="tw_265" class="t s3_265">If shadow stack is enabled, then the SSP of the task is located at the 4 bytes at offset 104 in the 32-bit TSS and is </span>
<span id="tx_265" class="t s3_265">used by the processor to establish the SSP when a task switch occurs from a task associated with this TSS. Note </span>
<span id="ty_265" class="t s3_265">that the processor does not write the SSP of the task initiating the task switch to the TSS of that task, and instead </span>
<span id="tz_265" class="t s3_265">the SSP of the previous task is pushed onto the shadow stack of the new task. </span>
<span id="t10_265" class="t s5_265">8.2 </span><span id="t11_265" class="t s5_265">TASK MANAGEMENT DATA STRUCTURES </span>
<span id="t12_265" class="t s3_265">The processor defines five data structures for handling task-related activities: </span>
<span id="t13_265" class="t s6_265">• </span><span id="t14_265" class="t s3_265">Task-state segment (TSS). </span>
<span id="t15_265" class="t s6_265">• </span><span id="t16_265" class="t s3_265">Task-gate descriptor. </span>
<span id="t17_265" class="t s6_265">• </span><span id="t18_265" class="t s3_265">TSS descriptor. </span>
<span id="t19_265" class="t s6_265">• </span><span id="t1a_265" class="t s3_265">Task register. </span>
<span id="t1b_265" class="t s6_265">• </span><span id="t1c_265" class="t s3_265">NT flag in the EFLAGS register. </span>
<span id="t1d_265" class="t s3_265">When operating in protected mode, a TSS and TSS descriptor must be created for at least one task, and the </span>
<span id="t1e_265" class="t s3_265">segment selector for the TSS must be loaded into the task register (using the LTR instruction). </span>
<span id="t1f_265" class="t s7_265">8.2.1 </span><span id="t1g_265" class="t s7_265">Task-State Segment (TSS) </span>
<span id="t1h_265" class="t s3_265">The processor state information needed to restore a task is saved in a system segment called the task-state </span>
<span id="t1i_265" class="t s3_265">segment (TSS). Figure 8-2 shows the format of a TSS for tasks designed for 32-bit CPUs. The fields of a TSS are </span>
<span id="t1j_265" class="t s3_265">divided into two main categories: dynamic fields and static fields. </span>
<span id="t1k_265" class="t s3_265">For information about 16-bit Intel 286 processor task structures, see Section 8.6, “16-Bit Task-State Segment </span>
<span id="t1l_265" class="t s3_265">(TSS).” For information about 64-bit mode task structures, see Section 8.7, “Task Management in 64-bit Mode.” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
