vendor_name = ModelSim
source_file = 1, /home/python/Documents/projects/lab_4/ex6/design6.sv
source_file = 1, /home/python/Documents/projects/lab_4/ex6/button.sv
source_file = 1, /home/python/Documents/projects/lab_4/ex6/quartus_test/Waveform.vwf
source_file = 1, /home/python/Documents/projects/lab_4/ex6/quartus_test/db/design6.cbx.xml
design_name = design6
instance = comp, \current_state.S4 , current_state.S4, design6, 1
instance = comp, \red_button|state.IDLE , red_button|state.IDLE, design6, 1
instance = comp, \current_state~15 , current_state~15, design6, 1
instance = comp, \current_state.S0 , current_state.S0, design6, 1
instance = comp, \current_state~16 , current_state~16, design6, 1
instance = comp, \current_state~17 , current_state~17, design6, 1
instance = comp, \current_state.S1 , current_state.S1, design6, 1
instance = comp, \red_button|state~6 , red_button|state~6, design6, 1
instance = comp, \current_state~21 , current_state~21, design6, 1
instance = comp, \current_state~22 , current_state~22, design6, 1
instance = comp, \current_state~23 , current_state~23, design6, 1
instance = comp, \current_state~24 , current_state~24, design6, 1
instance = comp, \current_state~25 , current_state~25, design6, 1
instance = comp, \clk~I , clk, design6, 1
instance = comp, \clk~clkctrl , clk~clkctrl, design6, 1
instance = comp, \rst~I , rst, design6, 1
instance = comp, \BLUE[0]~I , BLUE[0], design6, 1
instance = comp, \blue_button|state~6 , blue_button|state~6, design6, 1
instance = comp, \blue_button|state.IDLE , blue_button|state.IDLE, design6, 1
instance = comp, \blue_button|state~5 , blue_button|state~5, design6, 1
instance = comp, \blue_button|state.PRESS , blue_button|state.PRESS, design6, 1
instance = comp, \RED[0]~I , RED[0], design6, 1
instance = comp, \red_button|state~5 , red_button|state~5, design6, 1
instance = comp, \red_button|state.PRESS , red_button|state.PRESS, design6, 1
instance = comp, \current_state~11 , current_state~11, design6, 1
instance = comp, \current_state~12 , current_state~12, design6, 1
instance = comp, \current_state.S5 , current_state.S5, design6, 1
instance = comp, \current_state~19 , current_state~19, design6, 1
instance = comp, \current_state~18 , current_state~18, design6, 1
instance = comp, \current_state~20 , current_state~20, design6, 1
instance = comp, \current_state.S2 , current_state.S2, design6, 1
instance = comp, \current_state~13 , current_state~13, design6, 1
instance = comp, \current_state~14 , current_state~14, design6, 1
instance = comp, \current_state.S3 , current_state.S3, design6, 1
instance = comp, \FW[0]~I , FW[0], design6, 1
instance = comp, \FW[1]~I , FW[1], design6, 1
instance = comp, \present_state[0]~I , present_state[0], design6, 1
instance = comp, \present_state[1]~I , present_state[1], design6, 1
instance = comp, \present_state[2]~I , present_state[2], design6, 1
