Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Mar 12 21:12:22 2019
| Host         : tlf16.see.ed.ac.uk running 64-bit Scientific Linux release 7.5 (Nitrogen)
| Command      : report_control_sets -verbose -file VGA_control_sets_placed.rpt
| Design       : VGA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    22 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+------------------------+----------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | vga/HonSynCounter/E[0] | RESET_IBUF                       |                3 |              9 |
|  CLK_IBUF_BUFG | vga/Bit2Counter/E[0]   | RESET_IBUF                       |                3 |             10 |
|  CLK_IBUF_BUFG |                        |                                  |                6 |             11 |
|  CLK_IBUF_BUFG |                        | RESET_IBUF                       |                6 |             12 |
|  CLK_IBUF_BUFG |                        | vga/HonSynCounter/colour_reg[15] |                6 |             16 |
+----------------+------------------------+----------------------------------+------------------+----------------+


