{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750912838076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750912838077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 26 01:40:37 2025 " "Processing started: Thu Jun 26 01:40:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750912838077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750912838077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sad -c sad " "Command: quartus_map --read_settings_files=on --write_settings_files=off sad -c sad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750912838077 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750912838453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_register-behavior " "Found design unit 1: unsigned_register-behavior" {  } { { "unsigned_register.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/unsigned_register.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838849 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_register " "Found entity 1: unsigned_register" {  } { { "unsigned_register.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/unsigned_register.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750912838849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_adder-arch " "Found design unit 1: unsigned_adder-arch" {  } { { "unsigned_adder.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/unsigned_adder.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838851 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_adder " "Found entity 1: unsigned_adder" {  } { { "unsigned_adder.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/unsigned_adder.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750912838851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_subtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file signed_subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_subtractor-arch " "Found design unit 1: signed_subtractor-arch" {  } { { "signed_subtractor.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/signed_subtractor.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838853 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_subtractor " "Found entity 1: signed_subtractor" {  } { { "signed_subtractor.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/signed_subtractor.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750912838853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sad.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad-structure " "Found design unit 1: sad-structure" {  } { { "sad.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/sad.vhdl" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838856 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad " "Found entity 1: sad" {  } { { "sad.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/sad.vhdl" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750912838856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_pack.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file sad_pack.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_pack " "Found design unit 1: sad_pack" {  } { { "sad_pack.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/sad_pack.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838858 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sad_pack-body " "Found design unit 2: sad_pack-body" {  } { { "sad_pack.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/sad_pack.vhdl" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750912838858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_bo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sad_bo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_bo-structure " "Found design unit 1: sad_bo-structure" {  } { { "sad_bo.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/sad_bo.vhdl" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838861 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad_bo " "Found entity 1: sad_bo" {  } { { "sad_bo.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/sad_bo.vhdl" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750912838861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_bc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sad_bc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_bc-behavior " "Found design unit 1: sad_bc-behavior" {  } { { "sad_bc.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/sad_bc.vhdl" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838863 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad_bc " "Found entity 1: sad_bc" {  } { { "sad_bc.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/sad_bc.vhdl" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750912838863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "mux_2to1.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/mux_2to1.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838865 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/mux_2to1.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750912838865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750912838865 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "absolute_difference.vhdl " "Can't analyze file -- file absolute_difference.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1750912838870 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "square_difference work sad_bo.vhdl(115) " "VHDL Use Clause error at sad_bo.vhdl(115): design library \"work\" does not contain primary unit \"square_difference\"" {  } { { "sad_bo.vhdl" "" { Text "C:/Users/marcu/Documents/Softwares UFSC/Dupla_enviar (1)/SD_enviar/dupla-X/rtl/sad_bo.vhdl" 115 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750912838871 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750912838996 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 26 01:40:38 2025 " "Processing ended: Thu Jun 26 01:40:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750912838996 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750912838996 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750912838996 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750912838996 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750912839607 ""}
