============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Feb 02 2023  07:35:52 pm
  Module:                 adder_1b
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-201 ps) Path Delay Check
     Startpoint: (F) B[2]
       Endpoint: (R) Sum[3]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     201            
           Slack:=    -201            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       B[2]           
      7       7  INVX32_RVT  -       g52/Y          
     42      50  DEC24X1_RVT -       g54/Y3         
     69     119  OA21X1_RVT  -       g49_0/Y        
     49     168  NAND3X0_RVT -       g47/Y          
     33     201  NAND3X0_RVT -       g46/Y          
      0     201  (port)      -       Sum[3]         
#---------------------------------------------------



Path 2: VIOLATED (-200 ps) Path Delay Check
     Startpoint: (R) A[0]
       Endpoint: (F) Sum[2]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     200            
           Slack:=    -200            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       A[0]           
     72      72  AO22X1_RVT -       g1190/Y        
     72     143  OA21X1_RVT -       g6232/Y        
     57     200  XOR3X1_RVT -       g6231/Y        
      0     200  (port)     -       Sum[2]         
#--------------------------------------------------



Path 3: VIOLATED (-199 ps) Path Delay Check
     Startpoint: (F) B[2]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     199            
           Slack:=    -199            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       B[2]           
      7       7  INVX32_RVT  -       g52/Y          
     42      50  DEC24X1_RVT -       g54/Y3         
     69     119  OA21X1_RVT  -       g49_0/Y        
     52     170  OR2X1_RVT   -       g6228/Y        
     28     199  NAND3X0_RVT -       g6227/Y        
      0     199  (port)      -       Cout           
#---------------------------------------------------



Path 4: VIOLATED (-179 ps) Path Delay Check
     Startpoint: (R) B[0]
       Endpoint: (F) Sum[1]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     179            
           Slack:=    -179            

Exceptions/Constraints:
  max_delay              0              del_1 

#----------------------------------------------------
# Delay Arrival    Cell      Flags    Timing Point   
#  (ps)   (ps)                                       
#----------------------------------------------------
      0       0  (arrival)   -       B[0]            
     12      12  INVX2_RVT   -       g11/Y           
     27      38  NAND2X0_RVT -       g9/Y            
     75     114  AO21X1_RVT  -       g6193_0__6209/Y 
     66     179  XOR3X2_RVT  -       g6191__8428/Y   
      0     179  (port)      -       Sum[1]          
#----------------------------------------------------



Path 5: VIOLATED (-126 ps) Path Delay Check
     Startpoint: (R) A[0]
       Endpoint: (F) Sum[0]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     126            
           Slack:=    -126            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       A[0]           
    126     126  FADDX1_RVT -       g6194__6225/S  
      0     126  (port)     -       Sum[0]         
#--------------------------------------------------

