My implementation of RISC V ISA in Verilog

<p align="center">
  <img src="[https://github.com/paulhamsh/RISC-V-Verilog/RISC-V.jpg]" width="400">
</p>
