(pcb E:\cheroquee\cheroquee_kicad\cheroquee_kicad.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.2)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  92710 -118110  25400 -118110  25400 -39370  92710 -39370
            92710 -118110)
    )
    (plane +5V (polygon B.Cu 0  25400 -39370  92710 -39370  92710 -118110  25400 -118110
            25400 -39370))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place C1 52070 -45720 front 180 (PN 22μ))
      (place R1 80010 -64770 front 90 (PN 20k))
      (place R3 80010 -69850 front 90 (PN 20k))
      (place R6 80010 -77470 front 90 (PN 20k))
      (place R8 80010 -82550 front 90 (PN 20k))
      (place R10 80010 -96520 front 180 (PN 1k))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm::1
      (place C2 52070 -92710 front 180 (PN 22μ))
      (place R2 80010 -67310 front 90 (PN 20k))
      (place R4 80010 -72390 front 90 (PN 20k))
      (place R5 80010 -74930 front 90 (PN 20k))
      (place R7 80010 -80010 front 90 (PN 20k))
      (place R9 80010 -48260 front 180 (PN 1k))
    )
    (component cheroquee:8x8_LED
      (place DA1 35560 -50800 front 0 (PN LED_8x8_ROW_CATHODE))
    )
    (component cheroquee:8x8_LED::1
      (place DA2 35560 -71120 front 0 (PN LED_8x8_ROW_CATHODE))
      (place DA3 35560 -91440 front 0 (PN LED_8x8_ROW_CATHODE))
    )
    (component Socket_Strips:Socket_Strip_Straight_1x05_Pitch2.54mm
      (place J1 29210 -113030 front 90 (PN Conn_01x05))
    )
    (component cheroquee:stp16_breakout
      (place U1 66040 -57150 front 270 (PN STP16))
    )
    (component cheroquee:stp16_breakout::1
      (place U2 66040 -101600 front 270 (PN STP16))
    )
    (component cheroquee:breadboard_transistor
      (place Q1 88900 -43180 front 0 (PN 2N3906))
      (place Q3 88900 -58420 front 0 (PN 2N3906))
      (place Q5 88900 -73660 front 0 (PN 2N3906))
      (place Q7 88900 -88900 front 0 (PN 2N3906))
    )
    (component cheroquee:breadboard_transistor::1
      (place Q2 88900 -50800 front 0 (PN 2N3906))
      (place Q4 88900 -66040 front 0 (PN 2N3906))
      (place Q6 88900 -81280 front 0 (PN 2N3906))
      (place Q8 88900 -96520 front 0 (PN 2N3906))
    )
  )
  (library
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm::1
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image cheroquee:8x8_LED
      (outline (path signal 152.4  -10160 -10160  -10160 10160))
      (outline (path signal 152.4  10160 -10160  -10160 -10160))
      (outline (path signal 152.4  10160 10160  10160 -10160))
      (outline (path signal 152.4  -10160 10160  10160 10160))
      (pin Round[A]Pad_1778_um 16 7620 8890)
      (pin Round[A]Pad_1778_um 15 7620 6350)
      (pin Round[A]Pad_1778_um 14 7620 3810)
      (pin Round[A]Pad_1778_um 13 7620 1270)
      (pin Round[A]Pad_1778_um 12 7620 -1270)
      (pin Round[A]Pad_1778_um 11 7620 -3810)
      (pin Round[A]Pad_1778_um 10 7620 -6350)
      (pin Round[A]Pad_1778_um 9 7620 -8890)
      (pin Round[A]Pad_1778_um 8 -7620 -8890)
      (pin Round[A]Pad_1778_um 7 -7620 -6350)
      (pin Round[A]Pad_1778_um 6 -7620 -3810)
      (pin Round[A]Pad_1778_um 5 -7620 -1270)
      (pin Round[A]Pad_1778_um 4 -7620 1270)
      (pin Round[A]Pad_1778_um 3 -7620 3810)
      (pin Round[A]Pad_1778_um 2 -7620 6350)
      (pin Round[A]Pad_1778_um 1 -7620 8890)
    )
    (image cheroquee:8x8_LED::1
      (outline (path signal 152.4  -10160 10160  10160 10160))
      (outline (path signal 152.4  10160 10160  10160 -10160))
      (outline (path signal 152.4  10160 -10160  -10160 -10160))
      (outline (path signal 152.4  -10160 -10160  -10160 10160))
      (pin Round[A]Pad_1778_um 1 -7620 8890)
      (pin Round[A]Pad_1778_um 2 -7620 6350)
      (pin Round[A]Pad_1778_um 3 -7620 3810)
      (pin Round[A]Pad_1778_um 4 -7620 1270)
      (pin Round[A]Pad_1778_um 5 -7620 -1270)
      (pin Round[A]Pad_1778_um 6 -7620 -3810)
      (pin Round[A]Pad_1778_um 7 -7620 -6350)
      (pin Round[A]Pad_1778_um 8 -7620 -8890)
      (pin Round[A]Pad_1778_um 9 7620 -8890)
      (pin Round[A]Pad_1778_um 10 7620 -6350)
      (pin Round[A]Pad_1778_um 11 7620 -3810)
      (pin Round[A]Pad_1778_um 12 7620 -1270)
      (pin Round[A]Pad_1778_um 13 7620 1270)
      (pin Round[A]Pad_1778_um 14 7620 3810)
      (pin Round[A]Pad_1778_um 15 7620 6350)
      (pin Round[A]Pad_1778_um 16 7620 8890)
    )
    (image Socket_Strips:Socket_Strip_Straight_1x05_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -11950  1800 1800))
      (outline (path signal 50  -1800 -11950  1800 -11950))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1330 -1270  -1330 -1270))
      (outline (path signal 120  1330 -11490  1330 -1270))
      (outline (path signal 120  -1330 -11490  1330 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 100  1270 -11430  1270 1270))
      (outline (path signal 100  -1270 -11430  1270 -11430))
      (outline (path signal 100  -1270 1270  -1270 -11430))
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image cheroquee:stp16_breakout
      (outline (path signal 150  -15175 -8825  15240 -8825))
      (outline (path signal 150  15240 -8825  15240 8825))
      (outline (path signal 150  15240 8825  -15175 8825))
      (outline (path signal 150  -15175 8825  -15175 2941.67))
      (outline (path signal 150  -15175 2941.67  -14725 2941.67))
      (outline (path signal 150  -14725 2941.67  -14725 -2941.67))
      (outline (path signal 150  -14725 -2941.67  -15175 -2941.67))
      (outline (path signal 150  -15175 -2941.67  -15175 -8825))
      (outline (path signal 50  -15310 9000  15310 9000))
      (outline (path signal 50  15310 9000  15310 -9000))
      (outline (path signal 50  15310 -9000  -15310 -9000))
      (outline (path signal 50  -15310 -9000  -15310 9000))
      (pin Round[A]Pad_1410_um 1 -13970 -7620)
      (pin Round[A]Pad_1410_um 2 -11430 -7620)
      (pin Round[A]Pad_1410_um 3 -8890 -7620)
      (pin Round[A]Pad_1410_um 4 -6350 -7620)
      (pin Round[A]Pad_1410_um 24 -13970 7620)
      (pin Round[A]Pad_1410_um 5 -3810 -7620)
      (pin Round[A]Pad_1410_um 23 -11430 7620)
      (pin Round[A]Pad_1410_um 6 -1270 -7620)
      (pin Round[A]Pad_1410_um 22 -8890 7620)
      (pin Round[A]Pad_1410_um 7 1270 -7620)
      (pin Round[A]Pad_1410_um 21 -6350 7620)
      (pin Round[A]Pad_1410_um 8 3810 -7620)
      (pin Round[A]Pad_1410_um 20 -3810 7620)
      (pin Round[A]Pad_1410_um 9 6350 -7620)
      (pin Round[A]Pad_1410_um 19 -1270 7620)
      (pin Round[A]Pad_1410_um 10 8890 -7620)
      (pin Round[A]Pad_1410_um 18 1270 7620)
      (pin Round[A]Pad_1410_um 11 11430 -7620)
      (pin Round[A]Pad_1410_um 17 3810 7620)
      (pin Round[A]Pad_1410_um 12 13970 -7620)
      (pin Round[A]Pad_1410_um 16 6350 7620)
      (pin Round[A]Pad_1410_um 13 13970 7620)
      (pin Round[A]Pad_1410_um 15 8890 7620)
      (pin Round[A]Pad_1410_um 14 11430 7620)
    )
    (image cheroquee:stp16_breakout::1
      (outline (path signal 50  -15310 -9000  -15310 9000))
      (outline (path signal 50  15310 -9000  -15310 -9000))
      (outline (path signal 50  15310 9000  15310 -9000))
      (outline (path signal 50  -15310 9000  15310 9000))
      (outline (path signal 150  -15175 -2941.67  -15175 -8825))
      (outline (path signal 150  -14725 -2941.67  -15175 -2941.67))
      (outline (path signal 150  -14725 2941.67  -14725 -2941.67))
      (outline (path signal 150  -15175 2941.67  -14725 2941.67))
      (outline (path signal 150  -15175 8825  -15175 2941.67))
      (outline (path signal 150  15240 8825  -15175 8825))
      (outline (path signal 150  15240 -8825  15240 8825))
      (outline (path signal 150  -15175 -8825  15240 -8825))
      (pin Round[A]Pad_1410_um 14 11430 7620)
      (pin Round[A]Pad_1410_um 15 8890 7620)
      (pin Round[A]Pad_1410_um 13 13970 7620)
      (pin Round[A]Pad_1410_um 16 6350 7620)
      (pin Round[A]Pad_1410_um 12 13970 -7620)
      (pin Round[A]Pad_1410_um 17 3810 7620)
      (pin Round[A]Pad_1410_um 11 11430 -7620)
      (pin Round[A]Pad_1410_um 18 1270 7620)
      (pin Round[A]Pad_1410_um 10 8890 -7620)
      (pin Round[A]Pad_1410_um 19 -1270 7620)
      (pin Round[A]Pad_1410_um 9 6350 -7620)
      (pin Round[A]Pad_1410_um 20 -3810 7620)
      (pin Round[A]Pad_1410_um 8 3810 -7620)
      (pin Round[A]Pad_1410_um 21 -6350 7620)
      (pin Round[A]Pad_1410_um 7 1270 -7620)
      (pin Round[A]Pad_1410_um 22 -8890 7620)
      (pin Round[A]Pad_1410_um 6 -1270 -7620)
      (pin Round[A]Pad_1410_um 23 -11430 7620)
      (pin Round[A]Pad_1410_um 5 -3810 -7620)
      (pin Round[A]Pad_1410_um 24 -13970 7620)
      (pin Round[A]Pad_1410_um 4 -6350 -7620)
      (pin Round[A]Pad_1410_um 3 -8890 -7620)
      (pin Round[A]Pad_1410_um 2 -11430 -7620)
      (pin Round[A]Pad_1410_um 1 -13970 -7620)
    )
    (image cheroquee:breadboard_transistor
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 100  1270 -6350  1270 1270))
      (outline (path signal 100  -1270 -6350  1270 -6350))
      (outline (path signal 100  -1270 1270  -1270 -6350))
      (outline (path signal 150  0 -6350  -1270 -6350))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image cheroquee:breadboard_transistor::1
      (outline (path signal 150  0 -6350  -1270 -6350))
      (outline (path signal 100  -1270 1270  -1270 -6350))
      (outline (path signal 100  -1270 -6350  1270 -6350))
      (outline (path signal 100  1270 -6350  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (padstack Round[A]Pad_1410_um
      (shape (circle F.Cu 1410))
      (shape (circle B.Cu 1410))
      (attach off)
    )
    (padstack Round[A]Pad_1778_um
      (shape (circle F.Cu 1778))
      (shape (circle B.Cu 1778))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C1-1 C2-1 J1-1 R1-1 R2-1 R3-1 R4-1 R5-1 R6-1 R7-1 R8-1 U1-24 U2-24 Q1-1
        Q2-1 Q3-1 Q4-1 Q5-1 Q6-1 Q7-1 Q8-1)
    )
    (net GNDREF
      (pins C1-2 C2-2 J1-2 R9-1 R10-1 U1-1 U1-21 U2-21 U2-1)
    )
    (net C4
      (pins DA1-16 DA2-16 DA3-16 Q5-3)
    )
    (net C5
      (pins DA1-15 DA2-15 DA3-15 Q6-3)
    )
    (net C6
      (pins DA1-14 DA2-14 DA3-14 Q7-3)
    )
    (net C7
      (pins DA1-13 DA2-13 DA3-13 Q8-3)
    )
    (net R4
      (pins DA1-12 U1-17)
    )
    (net R5
      (pins DA1-11 U1-18)
    )
    (net R6
      (pins DA1-10 U1-19)
    )
    (net R7
      (pins DA1-9 U1-20)
    )
    (net C3
      (pins DA1-8 DA2-8 DA3-8 Q4-3)
    )
    (net C2
      (pins DA1-7 DA2-7 DA3-7 Q3-3)
    )
    (net C1
      (pins DA1-6 DA2-6 DA3-6 Q2-3)
    )
    (net C0
      (pins DA1-5 DA2-5 DA3-5 Q1-3)
    )
    (net R3
      (pins DA1-4 U1-16)
    )
    (net R2
      (pins DA1-3 U1-15)
    )
    (net R1
      (pins DA1-2 U1-14)
    )
    (net R0
      (pins DA1-1 U1-13)
    )
    (net R8
      (pins DA2-1 U2-5)
    )
    (net R9
      (pins DA2-2 U2-6)
    )
    (net RA
      (pins DA2-3 U2-7)
    )
    (net RB
      (pins DA2-4 U2-8)
    )
    (net RF
      (pins DA2-9 U2-12)
    )
    (net RE
      (pins DA2-10 U2-11)
    )
    (net RD
      (pins DA2-11 U2-10)
    )
    (net RC
      (pins DA2-12 U2-9)
    )
    (net R10
      (pins DA3-1 U2-13)
    )
    (net R11
      (pins DA3-2 U2-14)
    )
    (net R12
      (pins DA3-3 U2-15)
    )
    (net R13
      (pins DA3-4 U2-16)
    )
    (net R17
      (pins DA3-9 U2-20)
    )
    (net R16
      (pins DA3-10 U2-19)
    )
    (net R15
      (pins DA3-11 U2-18)
    )
    (net R14
      (pins DA3-12 U2-17)
    )
    (net ST
      (pins J1-5 U1-4 U2-4)
    )
    (net CLK
      (pins J1-4 U1-3 U2-3)
    )
    (net SDI
      (pins J1-3 U1-2)
    )
    (net en_C0
      (pins R1-2 U1-5 Q1-2)
    )
    (net en_C1
      (pins R2-2 U1-6 Q2-2)
    )
    (net en_C2
      (pins R3-2 U1-7 Q3-2)
    )
    (net en_C3
      (pins R4-2 U1-8 Q4-2)
    )
    (net en_C4
      (pins R5-2 U1-9 Q5-2)
    )
    (net en_C5
      (pins R6-2 U1-10 Q6-2)
    )
    (net en_C6
      (pins R7-2 U1-11 Q7-2)
    )
    (net en_C7
      (pins R8-2 U1-12 Q8-2)
    )
    (net "Net-(R9-Pad2)"
      (pins R9-2 U1-23)
    )
    (net "Net-(R10-Pad2)"
      (pins R10-2 U2-23)
    )
    (net SDO_1
      (pins U1-22 U2-2)
    )
    (net SDO_2
      (pins U2-22)
    )
    (class kicad_default "" +5V C0 C1 C2 C3 C4 C5 C6 C7 CLK GNDREF "Net-(R10-Pad2)"
      "Net-(R9-Pad2)" R0 R1 R10 R11 R12 R13 R14 R15 R16 R17 R2 R3 R4 R5 R6
      R7 R8 R9 RA RB RC RD RE RF SDI SDO_1 SDO_2 ST en_C0 en_C1 en_C2 en_C3
      en_C4 en_C5 en_C6 en_C7
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path B.Cu 250  54610 -87630  58420 -87630)(net GNDREF)(type protect))
    (wire (path B.Cu 250  52070 -90170  54610 -87630)(net GNDREF)(type protect))
    (wire (path B.Cu 250  52070 -43180  58420 -43180)(net GNDREF)(type protect))
    (wire (path F.Cu 250  27940 -54610  29210 -54610)(net C1)(type protect))
  )
)
