
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105188                       # Number of seconds simulated
sim_ticks                                105188131155                       # Number of ticks simulated
final_tick                               633132247167                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 175962                       # Simulator instruction rate (inst/s)
host_op_rate                                   227897                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5773034                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911128                       # Number of bytes of host memory used
host_seconds                                 18220.60                       # Real time elapsed on the host
sim_insts                                  3206137451                       # Number of instructions simulated
sim_ops                                    4152418694                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1142912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1526656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       536832                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3211648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1407872                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1407872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8929                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11927                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4194                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25091                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10999                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10999                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10865408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14513577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5103542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30532418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              49892                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13384324                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13384324                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13384324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10865408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14513577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5103542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43916742                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20663412                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16894559                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011315                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8481474                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8113431                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118711                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91530                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199010258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116095829                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20663412                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10232142                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24185981                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5582003                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4889447                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12190250                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231622782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.958451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207436801     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1161630      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1772137      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2420136      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2484024      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2076552      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183977      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1735231      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11352294      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231622782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081916                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460242                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196733794                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7184768                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24121695                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45672                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3536852                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3409570                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142236455                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3536852                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197290139                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1361856                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4419811                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23620372                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1393751                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142146315                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1301                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        315633                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1158                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197536358                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661554370                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661554370                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26787753                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39112                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22443                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4050205                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13493620                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7401789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131250                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1665819                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141951157                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134637925                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26811                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16141409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38341556                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5763                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231622782                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581281                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270192                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174639858     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23274087     10.05%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12020850      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9024894      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7022232      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2824445      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1793099      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908827      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114490      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231622782                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24111     10.16%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86904     36.63%     46.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126221     53.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112798751     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088497      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12388632      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7345376      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134637925                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533749                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237236                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001762                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501162675                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158132005                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132621932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134875161                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       316029                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2225749                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       179376                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          114                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3536852                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1088983                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       128075                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141990257                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13493620                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7401789                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22431                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142610                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315563                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132812467                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11682907                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1825454                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19026691                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18772877                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343784                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526512                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132622128                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132621932                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76337030                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204468133                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373344                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19094417                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044272                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228085930                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.387928                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177800549     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24810388     10.88%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9413186      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4546537      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3782172      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2248896      0.99%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888748      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       841604      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2753850      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228085930                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2753850                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367330552                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287534045                       # The number of ROB writes
system.switch_cpus0.timesIdled                3098519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20626934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.522497                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.522497                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396433                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396433                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598601338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184022382                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132386176                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18879151                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16759823                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1630898                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9939501                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9658257                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1202947                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47349                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    203411326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106845645                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18879151                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10861204                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21616857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4975275                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2139489                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12442836                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1625485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230503534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.772466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208886677     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          982707      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1828618      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1589397      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3192585      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3858992      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          929209      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          506596      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8728753      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230503534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074843                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.423571                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       201903409                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3663035                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21583319                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22286                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3331483                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1852887                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4368                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     120354725                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1339                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3331483                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       202147557                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1790801                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1137092                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21351765                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       744826                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     120253839                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78140                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       459409                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    158875651                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    543809669                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    543809669                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    131455575                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27420069                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16614                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8313                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2318244                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20863494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3717107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66995                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       831204                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119800087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113819712                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71574                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17983369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37717500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230503534                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.176860                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    181782784     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20443905      8.87%     87.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10469385      4.54%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6022650      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6710256      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3353322      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1347447      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       313509      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        60276      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230503534                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         211677     48.23%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159742     36.40%     84.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67452     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89401498     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       905104      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8301      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19806637     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3698172      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113819712                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.451218                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             438871                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003856                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    458653403                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137800344                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111194076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114258583                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       201679                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3447687                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          275                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93916                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3331483                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1260533                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58655                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119816702                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20863494                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3717107                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8313                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          483                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          275                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       738388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       978450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1716838                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112812237                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19561022                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1007475                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23259152                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17428893                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3698130                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447224                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111223613                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111194076                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63613304                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        147018320                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.440810                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432690                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89481252                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100871280                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18947871                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1634847                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227172051                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444030                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293866                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189345109     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14356856      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11187011      4.92%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2215952      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2802197      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       951097      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4042721      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       896917      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1374191      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227172051                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89481252                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100871280                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21038995                       # Number of memory references committed
system.switch_cpus1.commit.loads             17415804                       # Number of loads committed
system.switch_cpus1.commit.membars               8300                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15905111                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87762269                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1278875                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1374191                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           345617011                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          242969860                       # The number of ROB writes
system.switch_cpus1.timesIdled                5365420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21746182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89481252                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100871280                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89481252                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.819023                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.819023                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.354733                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.354733                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       522314151                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      145128664                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127220553                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16600                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22828456                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18502722                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101200                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8968416                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8611167                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2474298                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98581                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    197455900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127393221                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22828456                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11085465                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28012320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6435683                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3677855                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12203789                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2093658                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233453483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.670242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.031888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       205441163     88.00%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1940780      0.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3532806      1.51%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3275231      1.40%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2097672      0.90%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1700739      0.73%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          979633      0.42%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1017653      0.44%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13467806      5.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233453483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090499                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.505028                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       195437141                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5720338                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27944958                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49105                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4301935                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3965681                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5473                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156291664                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        43281                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4301935                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       195946437                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1284055                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3277339                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27454326                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1189386                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156157254                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        199334                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       511536                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221457599                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    727461787                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    727461787                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    182027997                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39429602                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35845                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17922                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4386674                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14738663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7627446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        86428                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1708711                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155136437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146371009                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       123543                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23614959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49907410                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    233453483                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626981                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.300087                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    170368164     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26674986     11.43%     84.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14356360      6.15%     90.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7312966      3.13%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8676653      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2814254      1.21%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2634487      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465303      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150310      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233453483                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         440707     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154104     20.80%     80.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       146004     19.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123088128     84.09%     84.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2097763      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17923      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13564030      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7603165      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146371009                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.580262                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             740815                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005061                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    527059859                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178787468                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143218627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147111824                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286718                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2872116                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       110002                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4301935                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         868365                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       121743                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155172281                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         9072                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14738663                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7627446                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17922                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        105526                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1111520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2286729                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144274943                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13085362                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2096066                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20688360                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20360288                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7602998                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.571953                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143218668                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143218627                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82616805                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230268525                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.567765                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358785                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    106012864                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130533090                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24639541                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2122611                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229151548                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569637                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.369359                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    174181601     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25306150     11.04%     87.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     13124095      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4216766      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5795639      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1942414      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1125287      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       994664      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2464932      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229151548                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    106012864                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130533090                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19383991                       # Number of memory references committed
system.switch_cpus2.commit.loads             11866547                       # Number of loads committed
system.switch_cpus2.commit.membars              17922                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18841046                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117600321                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2692255                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2464932                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           381859247                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          314647237                       # The number of ROB writes
system.switch_cpus2.timesIdled                3059233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18796233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          106012864                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130533090                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    106012864                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.379426                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.379426                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.420270                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.420270                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       648911232                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200395163                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144287691                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35844                       # number of misc regfile writes
system.l20.replacements                          8942                       # number of replacements
system.l20.tagsinuse                     10239.979820                       # Cycle average of tags in use
system.l20.total_refs                          552198                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19182                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.787301                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.031796                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.475332                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3830.060771                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5840.411920                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000730                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.374029                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.570353                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43679                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43679                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25500                       # number of Writeback hits
system.l20.Writeback_hits::total                25500                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43679                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43679                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43679                       # number of overall hits
system.l20.overall_hits::total                  43679                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8926                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8939                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8929                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8942                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8929                       # number of overall misses
system.l20.overall_misses::total                 8942                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2900443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2021366799                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2024267242                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       664638                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       664638                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2900443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2022031437                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2024931880                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2900443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2022031437                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2024931880                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52605                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52618                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25500                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25500                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52608                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52621                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52608                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52621                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169680                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169885                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169727                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169932                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169727                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169932                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       223111                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 226458.301479                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 226453.433494                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       221546                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       221546                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 226456.651025                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 226451.787072                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 226456.651025                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 226451.787072                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5908                       # number of writebacks
system.l20.writebacks::total                     5908                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8926                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8939                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8929                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8942                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8929                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8942                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1468772915                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1470869539                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       479014                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       479014                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1469251929                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1471348553                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1469251929                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1471348553                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169680                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169885                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169727                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169932                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169727                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169932                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164549.956868                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 164545.199575                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 159671.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 159671.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 164548.317729                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 164543.564415                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 164548.317729                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 164543.564415                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11941                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          184396                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22181                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.313241                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          292.373394                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.040294                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4962.826635                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4976.759676                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028552                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000785                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.484651                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.486012                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33800                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33800                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8366                       # number of Writeback hits
system.l21.Writeback_hits::total                 8366                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33800                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33800                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33800                       # number of overall hits
system.l21.overall_hits::total                  33800                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11927                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11941                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11927                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11941                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11927                       # number of overall misses
system.l21.overall_misses::total                11941                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2881729                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2721067000                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2723948729                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2881729                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2721067000                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2723948729                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2881729                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2721067000                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2723948729                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45727                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45741                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8366                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8366                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45727                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45741                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45727                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45741                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260831                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.261057                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260831                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.261057                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260831                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.261057                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 205837.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 228143.456024                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 228117.304162                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 205837.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 228143.456024                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 228117.304162                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 205837.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 228143.456024                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 228117.304162                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1909                       # number of writebacks
system.l21.writebacks::total                     1909                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11927                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11941                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11927                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11941                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11927                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11941                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2015623                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1982664452                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1984680075                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2015623                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1982664452                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1984680075                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2015623                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1982664452                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1984680075                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260831                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.261057                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260831                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.261057                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260831                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.261057                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143973.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166233.290182                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166207.191609                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 143973.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 166233.290182                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166207.191609                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 143973.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 166233.290182                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166207.191609                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4208                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          398542                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16496                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.159918                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          518.545595                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.683452                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2054.744817                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9702.026136                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.042199                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001032                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.167216                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.789553                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37164                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37164                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11155                       # number of Writeback hits
system.l22.Writeback_hits::total                11155                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37164                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37164                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37164                       # number of overall hits
system.l22.overall_hits::total                  37164                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4194                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4208                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4194                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4208                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4194                       # number of overall misses
system.l22.overall_misses::total                 4208                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2929044                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    991026318                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      993955362                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2929044                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    991026318                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       993955362                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2929044                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    991026318                       # number of overall miss cycles
system.l22.overall_miss_latency::total      993955362                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        41358                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              41372                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11155                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11155                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        41358                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               41372                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        41358                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              41372                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101407                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101711                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101407                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101711                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101407                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101711                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 209217.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 236296.213162                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 236206.122148                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 209217.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 236296.213162                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 236206.122148                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 209217.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 236296.213162                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 236206.122148                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3182                       # number of writebacks
system.l22.writebacks::total                     3182                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4194                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4208                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4194                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4208                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4194                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4208                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2062972                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    731413851                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    733476823                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2062972                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    731413851                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    733476823                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2062972                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    731413851                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    733476823                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101407                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101711                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101407                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101711                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101407                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101711                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 147355.142857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 174395.291130                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 174305.328660                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 147355.142857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 174395.291130                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 174305.328660                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 147355.142857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 174395.291130                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 174305.328660                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996193                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012197855                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053139.665314                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996193                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12190233                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12190233                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12190233                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12190233                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12190233                       # number of overall hits
system.cpu0.icache.overall_hits::total       12190233                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3955074                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3955074                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12190250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12190250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12190250                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12190250                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12190250                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12190250                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52608                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171840223                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52864                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3250.609545                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294278                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705722                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911306                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088694                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8572111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8572111                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185004                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185004                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17528                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17528                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15757115                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15757115                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15757115                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15757115                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149452                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3057                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3057                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152509                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152509                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17003847212                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17003847212                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    591003078                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    591003078                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17594850290                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17594850290                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17594850290                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17594850290                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8721563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8721563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15909624                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15909624                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15909624                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15909624                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017136                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017136                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000425                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000425                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009586                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009586                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009586                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009586                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113774.638091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113774.638091                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 193327.797841                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 193327.797841                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115369.258798                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115369.258798                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115369.258798                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115369.258798                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1201455                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 109223.181818                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25500                       # number of writebacks
system.cpu0.dcache.writebacks::total            25500                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        96847                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        96847                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3054                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        99901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        99901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        99901                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        99901                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52605                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52608                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52608                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4963336726                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4963336726                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4964026264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4964026264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4964026264                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4964026264                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94351.045072                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94351.045072                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94358.771746                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94358.771746                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94358.771746                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94358.771746                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.630970                       # Cycle average of tags in use
system.cpu1.icache.total_refs               923376394                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1706795.552680                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.630970                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021845                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866396                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12442822                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12442822                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12442822                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12442822                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12442822                       # number of overall hits
system.cpu1.icache.overall_hits::total       12442822                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3144929                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3144929                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3144929                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3144929                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3144929                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3144929                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12442836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12442836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12442836                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12442836                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12442836                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12442836                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 224637.785714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 224637.785714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 224637.785714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 224637.785714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 224637.785714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 224637.785714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2997929                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2997929                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2997929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2997929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2997929                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2997929                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 214137.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 214137.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45726                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227092877                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45982                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4938.734222                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.358704                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.641296                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.813901                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.186099                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17846782                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17846782                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3606540                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3606540                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8316                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8300                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21453322                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21453322                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21453322                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21453322                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       167151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       167151                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       167151                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        167151                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       167151                       # number of overall misses
system.cpu1.dcache.overall_misses::total       167151                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21704878498                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21704878498                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21704878498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21704878498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21704878498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21704878498                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18013933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18013933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3606540                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3606540                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8300                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8300                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21620473                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21620473                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21620473                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21620473                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009279                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007731                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007731                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007731                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007731                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129851.921305                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129851.921305                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 129851.921305                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129851.921305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 129851.921305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129851.921305                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8366                       # number of writebacks
system.cpu1.dcache.writebacks::total             8366                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       121424                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       121424                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       121424                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       121424                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       121424                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       121424                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45727                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45727                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45727                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45727                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45727                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45727                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5021981001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5021981001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5021981001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5021981001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5021981001                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5021981001                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002115                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002115                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109825.289238                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109825.289238                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109825.289238                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109825.289238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109825.289238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109825.289238                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996564                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011953300                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2185644.276458                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996564                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12203773                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12203773                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12203773                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12203773                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12203773                       # number of overall hits
system.cpu2.icache.overall_hits::total       12203773                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3590662                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3590662                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3590662                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3590662                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3590662                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3590662                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12203789                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12203789                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12203789                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12203789                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12203789                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12203789                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 224416.375000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 224416.375000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 224416.375000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 224416.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 224416.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 224416.375000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3059444                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3059444                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3059444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3059444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3059444                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3059444                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 218531.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 218531.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 218531.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 218531.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 218531.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 218531.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41358                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169035257                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41614                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4061.980511                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.723265                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.276735                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.909075                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.090925                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9830881                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9830881                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7483399                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7483399                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17922                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17922                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17922                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17922                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17314280                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17314280                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17314280                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17314280                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       124401                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       124401                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       124401                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        124401                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       124401                       # number of overall misses
system.cpu2.dcache.overall_misses::total       124401                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13445884580                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13445884580                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13445884580                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13445884580                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13445884580                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13445884580                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9955282                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9955282                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7483399                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7483399                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17438681                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17438681                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17438681                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17438681                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012496                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012496                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007134                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007134                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007134                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007134                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108085.020056                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108085.020056                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108085.020056                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108085.020056                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108085.020056                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108085.020056                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11155                       # number of writebacks
system.cpu2.dcache.writebacks::total            11155                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83043                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83043                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83043                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83043                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83043                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83043                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41358                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41358                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41358                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41358                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3445041578                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3445041578                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3445041578                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3445041578                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3445041578                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3445041578                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83298.069974                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83298.069974                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83298.069974                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83298.069974                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83298.069974                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83298.069974                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
