{
  "processor": "Zilog Z8016 DMA",
  "manufacturer": "Zilog",
  "year": 1981,
  "schema_version": "1.0",
  "source": "Z8016 datasheet, Zilog 1981",
  "instruction_count": 32,
  "notes": "DMA Transfer Controller for the Z8000 family. Not a general-purpose CPU -- operates as a programmable DMA controller with block, burst, and continuous transfer modes, plus hardware search-and-match. Cycle counts represent internal operation cycles at 4 MHz. Supports 4 independent DMA channels with chained (scatter-gather) transfers. 'Instructions' here represent controller operations/commands rather than a traditional ISA.",
  "instructions": [
    {"mnemonic": "TRANSFER_BYTE", "opcode": "0x00", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "", "notes": "Single byte DMA transfer cycle"},
    {"mnemonic": "TRANSFER_WORD", "opcode": "0x01", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "", "notes": "Single word DMA transfer cycle"},
    {"mnemonic": "TRANSFER_BLOCK", "opcode": "0x02", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "", "notes": "Block mode transfer per word; bus held continuously"},
    {"mnemonic": "TRANSFER_BURST", "opcode": "0x03", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "", "notes": "Burst mode transfer per word; bus released between bursts"},
    {"mnemonic": "TRANSFER_CONT", "opcode": "0x04", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "", "notes": "Continuous mode transfer; flyby operation"},
    {"mnemonic": "SETUP_CHAN_SRC", "opcode": "0x10", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "Configure source address for channel"},
    {"mnemonic": "SETUP_CHAN_DST", "opcode": "0x11", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "Configure destination address for channel"},
    {"mnemonic": "SETUP_CHAN_CNT", "opcode": "0x12", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "Configure transfer count for channel"},
    {"mnemonic": "SETUP_MODE", "opcode": "0x13", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "Set transfer mode (block/burst/continuous)"},
    {"mnemonic": "SETUP_PRIORITY", "opcode": "0x14", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "Set channel priority"},
    {"mnemonic": "SETUP_PORT", "opcode": "0x15", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "Configure port timing and type"},
    {"mnemonic": "ENABLE_CHAN", "opcode": "0x20", "bytes": 1, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Enable DMA channel"},
    {"mnemonic": "DISABLE_CHAN", "opcode": "0x21", "bytes": 1, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Disable DMA channel"},
    {"mnemonic": "SOFT_RESET", "opcode": "0x22", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Soft reset channel"},
    {"mnemonic": "READ_STATUS", "opcode": "0x23", "bytes": 1, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Read channel status register"},
    {"mnemonic": "READ_COUNT", "opcode": "0x24", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Read remaining transfer count"},
    {"mnemonic": "READ_ADDR", "opcode": "0x25", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Read current address"},
    {"mnemonic": "FORCE_READY", "opcode": "0x26", "bytes": 1, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Force ready state on channel"},
    {"mnemonic": "CHAIN_SETUP", "opcode": "0x30", "bytes": 4, "cycles": 8, "category": "memory", "addressing_mode": "immediate", "flags_affected": "", "notes": "Configure chained transfer descriptor address"},
    {"mnemonic": "CHAIN_LOAD", "opcode": "0x31", "bytes": 1, "cycles": 10, "category": "memory", "addressing_mode": "indirect", "flags_affected": "", "notes": "Load next chain descriptor from memory"},
    {"mnemonic": "CHAIN_LINK", "opcode": "0x32", "bytes": 1, "cycles": 8, "category": "memory", "addressing_mode": "indirect", "flags_affected": "", "notes": "Link to next descriptor in chain"},
    {"mnemonic": "CHAIN_DONE", "opcode": "0x33", "bytes": 1, "cycles": 4, "category": "memory", "addressing_mode": "implied", "flags_affected": "", "notes": "Chain transfer complete"},
    {"mnemonic": "CHAIN_AUTO", "opcode": "0x34", "bytes": 2, "cycles": 8, "category": "memory", "addressing_mode": "immediate", "flags_affected": "", "notes": "Automatic chain continuation"},
    {"mnemonic": "SEARCH_BYTE", "opcode": "0x40", "bytes": 2, "cycles": 4, "category": "special", "addressing_mode": "immediate", "flags_affected": "", "notes": "Search for byte pattern in transfer stream"},
    {"mnemonic": "SEARCH_WORD", "opcode": "0x41", "bytes": 3, "cycles": 5, "category": "special", "addressing_mode": "immediate", "flags_affected": "", "notes": "Search for word pattern"},
    {"mnemonic": "SEARCH_MATCH", "opcode": "0x42", "bytes": 3, "cycles": 6, "category": "special", "addressing_mode": "immediate", "flags_affected": "", "notes": "Search with mask and match"},
    {"mnemonic": "SEARCH_STOP", "opcode": "0x43", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Stop search operation"},
    {"mnemonic": "SEARCH_CONT", "opcode": "0x44", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Continue search from current position"},
    {"mnemonic": "SEARCH_STATUS", "opcode": "0x45", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Read search result status"},
    {"mnemonic": "INT_ENABLE", "opcode": "0x50", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "Enable interrupt on transfer complete/error"},
    {"mnemonic": "INT_DISABLE", "opcode": "0x51", "bytes": 1, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Disable channel interrupt"},
    {"mnemonic": "INT_ACK", "opcode": "0x52", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Acknowledge interrupt"}
  ]
}
