// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hyperloglog_top_fill_bucket_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        N_dout,
        N_empty_n,
        N_read,
        bucketMetaFifo_15_dout,
        bucketMetaFifo_15_empty_n,
        bucketMetaFifo_15_read,
        bucket_fifo_V_V_1_din,
        bucket_fifo_V_V_1_full_n,
        bucket_fifo_V_V_1_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_pp0_stage0 = 6'd4;
parameter    ap_ST_fsm_state9 = 6'd8;
parameter    ap_ST_fsm_pp1_stage0 = 6'd16;
parameter    ap_ST_fsm_state13 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] N_dout;
input   N_empty_n;
output   N_read;
input  [47:0] bucketMetaFifo_15_dout;
input   bucketMetaFifo_15_empty_n;
output   bucketMetaFifo_15_read;
output  [4:0] bucket_fifo_V_V_1_din;
input   bucket_fifo_V_V_1_full_n;
output   bucket_fifo_V_V_1_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg N_read;
reg bucketMetaFifo_15_read;
reg bucket_fifo_V_V_1_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] prev_bucketNum_V_15;
reg   [15:0] prev_prev_bucketNum_V_15;
reg   [15:0] prev_prev_prev_bucketNum_V_15;
reg   [15:0] prev_prev_prev_prev_bucketNum_V_15;
reg   [4:0] prev_prev_prev_prev_rank_V_15;
reg   [4:0] prev_prev_prev_rank_V_15;
reg   [4:0] prev_prev_rank_V_15;
reg   [4:0] prev_rank_V_15;
reg   [15:0] buckets_V_15_address0;
reg    buckets_V_15_ce0;
reg    buckets_V_15_we0;
reg   [4:0] buckets_V_15_d0;
reg   [15:0] buckets_V_15_address1;
reg    buckets_V_15_ce1;
wire   [4:0] buckets_V_15_q1;
reg    N_blk_n;
reg    bucketMetaFifo_15_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln58_9_reg_554;
reg    bucket_fifo_V_V_1_blk_n;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln122_reg_623;
reg   [0:0] icmp_ln122_reg_623_pp1_iter1_reg;
reg   [63:0] i_reg_131;
reg   [15:0] void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_reg_142;
reg   [15:0] void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_reg_152;
reg   [15:0] void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_reg_163;
reg   [15:0] void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_reg_174;
reg   [4:0] void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_reg_185;
reg   [4:0] void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_reg_195;
reg   [4:0] void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_prev_rank_reg_206;
reg   [16:0] i_V_reg_217;
reg   [4:0] reg_228;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln58_9_reg_554_pp0_iter2_reg;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_state10_pp1_stage0_iter0;
wire    ap_block_state11_pp1_stage0_iter1;
reg    ap_block_state12_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [63:0] N_read_reg_497;
wire   [0:0] icmp_ln58_fu_233_p2;
reg   [0:0] icmp_ln58_reg_503;
wire    ap_CS_fsm_state2;
wire   [63:0] i_25_fu_275_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln58_9_fu_281_p2;
reg   [0:0] icmp_ln58_9_reg_554_pp0_iter1_reg;
reg   [0:0] icmp_ln58_9_reg_554_pp0_iter3_reg;
reg   [0:0] icmp_ln58_9_reg_554_pp0_iter4_reg;
wire   [15:0] tmp_bucketNum_V_fu_286_p1;
reg   [15:0] tmp_bucketNum_V_reg_558;
reg   [15:0] tmp_bucketNum_V_reg_558_pp0_iter2_reg;
reg   [15:0] tmp_bucketNum_V_reg_558_pp0_iter3_reg;
reg   [4:0] tmp_numZeros_V_reg_568;
reg   [4:0] tmp_numZeros_V_reg_568_pp0_iter2_reg;
reg   [4:0] tmp_numZeros_V_reg_568_pp0_iter3_reg;
reg   [15:0] buckets_V_15_addr_reg_573;
reg   [15:0] buckets_V_15_addr_reg_573_pp0_iter3_reg;
reg   [15:0] buckets_V_15_addr_reg_573_pp0_iter4_reg;
wire   [0:0] icmp_ln870_fu_304_p2;
reg   [0:0] icmp_ln870_reg_579;
wire   [0:0] icmp_ln870_25_fu_309_p2;
reg   [0:0] icmp_ln870_25_reg_587;
wire   [0:0] icmp_ln870_26_fu_314_p2;
reg   [0:0] icmp_ln870_26_reg_593;
wire   [0:0] icmp_ln870_27_fu_319_p2;
reg   [0:0] icmp_ln870_27_reg_599;
reg   [4:0] current_rank_V_27_reg_604;
reg    ap_enable_reg_pp0_iter4;
wire   [4:0] rank_V_fu_327_p2;
reg   [4:0] rank_V_reg_609;
wire   [0:0] icmp_ln886_fu_421_p2;
reg   [0:0] icmp_ln886_reg_614;
wire   [16:0] i_V_10_fu_480_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln122_fu_486_p2;
reg   [15:0] buckets_V_15_addr_1_reg_627;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter4_state7;
reg    ap_enable_reg_pp0_iter5;
wire    ap_CS_fsm_state9;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state10;
reg   [15:0] ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_phi_fu_145_p4;
reg   [15:0] ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_phi_fu_156_p4;
reg   [15:0] ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_phi_fu_167_p4;
reg   [15:0] ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_phi_fu_178_p4;
reg   [4:0] ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_phi_fu_188_p4;
reg   [4:0] ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_phi_fu_198_p4;
reg   [4:0] ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_prev_rank_phi_fu_209_p4;
wire   [63:0] zext_ln534_9_fu_300_p1;
wire   [63:0] zext_ln534_fu_492_p1;
reg   [4:0] current_rank_V_fu_82;
reg    ap_block_state1;
reg    ap_block_pp1_stage0_01001;
wire   [0:0] xor_ln870_fu_332_p2;
wire   [0:0] or_ln870_fu_342_p2;
wire   [0:0] xor_ln870_17_fu_346_p2;
wire   [0:0] or_ln870_33_fu_357_p2;
wire   [0:0] xor_ln870_18_fu_362_p2;
wire   [0:0] and_ln870_18_fu_368_p2;
wire   [0:0] and_ln870_17_fu_352_p2;
wire   [0:0] and_ln870_fu_337_p2;
wire   [0:0] or_ln870_34_fu_380_p2;
wire   [4:0] select_ln870_fu_373_p3;
wire   [4:0] select_ln870_25_fu_385_p3;
wire   [0:0] or_ln870_35_fu_393_p2;
wire   [0:0] or_ln870_36_fu_407_p2;
wire   [4:0] select_ln870_26_fu_399_p3;
wire   [4:0] current_rank_V_29_fu_413_p3;
wire    ap_CS_fsm_state13;
reg   [5:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_block_pp1;
reg    ap_enable_operation_48;
reg    ap_enable_state5_pp0_iter2_stage0;
reg    ap_enable_operation_57;
reg    ap_enable_state6_pp0_iter3_stage0;
reg    ap_enable_operation_84;
reg    ap_enable_state8_pp0_iter5_stage0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 prev_bucketNum_V_15 = 16'd0;
#0 prev_prev_bucketNum_V_15 = 16'd0;
#0 prev_prev_prev_bucketNum_V_15 = 16'd0;
#0 prev_prev_prev_prev_bucketNum_V_15 = 16'd0;
#0 prev_prev_prev_prev_rank_V_15 = 5'd0;
#0 prev_prev_prev_rank_V_15 = 5'd0;
#0 prev_prev_rank_V_15 = 5'd0;
#0 prev_rank_V_15 = 5'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

hyperloglog_top_fill_bucket_0_s_buckets_V_8 #(
    .DataWidth( 5 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
buckets_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buckets_V_15_address0),
    .ce0(buckets_V_15_ce0),
    .we0(buckets_V_15_we0),
    .d0(buckets_V_15_d0),
    .address1(buckets_V_15_address1),
    .ce1(buckets_V_15_ce1),
    .q1(buckets_V_15_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter4_state7) & (ap_enable_reg_pp0_iter3 == 1'b0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0)))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter4_state7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state10)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
        current_rank_V_fu_82 <= prev_rank_V_15;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln886_fu_421_p2 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        current_rank_V_fu_82 <= rank_V_fu_327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln122_fu_486_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_V_reg_217 <= i_V_10_fu_480_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        i_V_reg_217 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln58_9_fu_281_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_131 <= i_25_fu_275_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
        i_reg_131 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_reg_174 <= tmp_bucketNum_V_reg_558_pp0_iter3_reg;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_reg_174 <= prev_bucketNum_V_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_reg_163 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_reg_174;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_reg_163 <= prev_prev_bucketNum_V_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_reg_152 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_reg_163;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_reg_152 <= prev_prev_prev_bucketNum_V_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_reg_142 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_reg_152;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_reg_142 <= prev_prev_prev_prev_bucketNum_V_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter4_reg == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_prev_rank_reg_206 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_reg_195;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_prev_rank_reg_206 <= prev_prev_prev_prev_rank_V_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter4_reg == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_reg_195 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_reg_185;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_reg_195 <= prev_prev_prev_rank_V_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter4_reg == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_reg_185 <= current_rank_V_27_reg_604;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
        void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_reg_185 <= prev_prev_rank_V_15;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        N_read_reg_497 <= N_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln122_fu_486_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buckets_V_15_addr_1_reg_627 <= zext_ln534_fu_492_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln58_9_reg_554_pp0_iter1_reg == 1'd0))) begin
        buckets_V_15_addr_reg_573 <= zext_ln534_9_fu_300_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        buckets_V_15_addr_reg_573_pp0_iter3_reg <= buckets_V_15_addr_reg_573;
        buckets_V_15_addr_reg_573_pp0_iter4_reg <= buckets_V_15_addr_reg_573_pp0_iter3_reg;
        icmp_ln58_9_reg_554_pp0_iter2_reg <= icmp_ln58_9_reg_554_pp0_iter1_reg;
        icmp_ln58_9_reg_554_pp0_iter3_reg <= icmp_ln58_9_reg_554_pp0_iter2_reg;
        icmp_ln58_9_reg_554_pp0_iter4_reg <= icmp_ln58_9_reg_554_pp0_iter3_reg;
        tmp_bucketNum_V_reg_558_pp0_iter2_reg <= tmp_bucketNum_V_reg_558;
        tmp_bucketNum_V_reg_558_pp0_iter3_reg <= tmp_bucketNum_V_reg_558_pp0_iter2_reg;
        tmp_numZeros_V_reg_568_pp0_iter2_reg <= tmp_numZeros_V_reg_568;
        tmp_numZeros_V_reg_568_pp0_iter3_reg <= tmp_numZeros_V_reg_568_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        current_rank_V_27_reg_604 <= current_rank_V_fu_82;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln122_reg_623 <= icmp_ln122_fu_486_p2;
        icmp_ln122_reg_623_pp1_iter1_reg <= icmp_ln122_reg_623;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln58_9_reg_554 <= icmp_ln58_9_fu_281_p2;
        icmp_ln58_9_reg_554_pp0_iter1_reg <= icmp_ln58_9_reg_554;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln58_reg_503 <= icmp_ln58_fu_233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln58_9_reg_554_pp0_iter2_reg == 1'd0))) begin
        icmp_ln870_25_reg_587 <= icmp_ln870_25_fu_309_p2;
        icmp_ln870_26_reg_593 <= icmp_ln870_26_fu_314_p2;
        icmp_ln870_27_reg_599 <= icmp_ln870_27_fu_319_p2;
        icmp_ln870_reg_579 <= icmp_ln870_fu_304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        icmp_ln886_reg_614 <= icmp_ln886_fu_421_p2;
        rank_V_reg_609 <= rank_V_fu_327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln58_reg_503 == 1'd0))) begin
        prev_bucketNum_V_15 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_reg_174;
        prev_prev_bucketNum_V_15 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_reg_163;
        prev_prev_prev_bucketNum_V_15 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_reg_152;
        prev_prev_prev_prev_bucketNum_V_15 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_reg_142;
        prev_prev_prev_prev_rank_V_15 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_prev_rank_reg_206;
        prev_prev_prev_rank_V_15 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_reg_195;
        prev_prev_rank_V_15 <= void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_reg_185;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln886_fu_421_p2 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        prev_rank_V_15 <= rank_V_fu_327_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln122_reg_623 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln58_9_reg_554_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_228 <= buckets_V_15_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_9_reg_554 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_bucketNum_V_reg_558 <= tmp_bucketNum_V_fu_286_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_9_reg_554 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_numZeros_V_reg_568 <= {{bucketMetaFifo_15_dout[20:16]}};
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        N_blk_n = N_empty_n;
    end else begin
        N_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == N_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        N_read = 1'b1;
    end else begin
        N_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_condition_pp0_exit_iter4_state7 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter4_state7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln58_9_fu_281_p2 == 1'd1))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln122_fu_486_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_phi_fu_178_p4 = tmp_bucketNum_V_reg_558_pp0_iter3_reg;
    end else begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_phi_fu_178_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_reg_174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_phi_fu_167_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_reg_174;
    end else begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_phi_fu_167_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_reg_163;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_phi_fu_156_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_reg_163;
    end else begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_phi_fu_156_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_reg_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_phi_fu_145_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_reg_152;
    end else begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_phi_fu_145_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_reg_142;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter4_reg == 1'd0))) begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_prev_rank_phi_fu_209_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_reg_195;
    end else begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_prev_rank_phi_fu_209_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_prev_rank_reg_206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter4_reg == 1'd0))) begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_phi_fu_198_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_reg_185;
    end else begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_phi_fu_198_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_reg_195;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln58_9_reg_554_pp0_iter4_reg == 1'd0))) begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_phi_fu_188_p4 = current_rank_V_27_reg_604;
    end else begin
        ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_phi_fu_188_p4 = void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_reg_185;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln58_9_reg_554 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucketMetaFifo_15_blk_n = bucketMetaFifo_15_empty_n;
    end else begin
        bucketMetaFifo_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln58_9_reg_554 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bucketMetaFifo_15_read = 1'b1;
    end else begin
        bucketMetaFifo_15_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_623_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        bucket_fifo_V_V_1_blk_n = bucket_fifo_V_V_1_full_n;
    end else begin
        bucket_fifo_V_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_623_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        bucket_fifo_V_V_1_write = 1'b1;
    end else begin
        bucket_fifo_V_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        buckets_V_15_address0 = buckets_V_15_addr_1_reg_627;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        buckets_V_15_address0 = buckets_V_15_addr_reg_573_pp0_iter4_reg;
    end else begin
        buckets_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buckets_V_15_address1 = zext_ln534_fu_492_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buckets_V_15_address1 = zext_ln534_9_fu_300_p1;
    end else begin
        buckets_V_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        buckets_V_15_ce0 = 1'b1;
    end else begin
        buckets_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        buckets_V_15_ce1 = 1'b1;
    end else begin
        buckets_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        buckets_V_15_d0 = 5'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        buckets_V_15_d0 = rank_V_reg_609;
    end else begin
        buckets_V_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln122_reg_623 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln886_reg_614 == 1'd1)))) begin
        buckets_V_15_we0 = 1'b1;
    end else begin
        buckets_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == N_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln58_fu_233_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln122_fu_486_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln122_fu_486_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln870_17_fu_352_p2 = (xor_ln870_17_fu_346_p2 & icmp_ln870_26_reg_593);

assign and_ln870_18_fu_368_p2 = (xor_ln870_18_fu_362_p2 & icmp_ln870_27_reg_599);

assign and_ln870_fu_337_p2 = (xor_ln870_fu_332_p2 & icmp_ln870_25_reg_587);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln58_9_reg_554 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (bucketMetaFifo_15_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln58_9_reg_554 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (bucketMetaFifo_15_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1 = ((ap_ST_fsm_pp1_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage0_subdone));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((icmp_ln122_reg_623_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (bucket_fifo_V_V_1_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((icmp_ln122_reg_623_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (bucket_fifo_V_V_1_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((icmp_ln122_reg_623_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (bucket_fifo_V_V_1_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == N_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp1_stage0_iter2 = ((icmp_ln122_reg_623_pp1_iter1_reg == 1'd0) & (bucket_fifo_V_V_1_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((icmp_ln58_9_reg_554 == 1'd0) & (bucketMetaFifo_15_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_48 = (icmp_ln58_9_reg_554_pp0_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_57 = (icmp_ln58_9_reg_554_pp0_iter2_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_84 = (icmp_ln886_reg_614 == 1'd1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_enable_state5_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state6_pp0_iter3_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_enable_state8_pp0_iter5_stage0 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign bucket_fifo_V_V_1_din = reg_228;

assign current_rank_V_29_fu_413_p3 = ((or_ln870_36_fu_407_p2[0:0] == 1'b1) ? select_ln870_26_fu_399_p3 : reg_228);

assign i_25_fu_275_p2 = (i_reg_131 + 64'd1);

assign i_V_10_fu_480_p2 = (i_V_reg_217 + 17'd1);

assign icmp_ln122_fu_486_p2 = ((i_V_reg_217 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln58_9_fu_281_p2 = ((i_reg_131 == N_read_reg_497) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_233_p2 = ((N_read_reg_497 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_25_fu_309_p2 = ((tmp_bucketNum_V_reg_558_pp0_iter2_reg == ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_bucketNum_phi_fu_167_p4) ? 1'b1 : 1'b0);

assign icmp_ln870_26_fu_314_p2 = ((tmp_bucketNum_V_reg_558_pp0_iter2_reg == ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_209_phi_fu_156_p4) ? 1'b1 : 1'b0);

assign icmp_ln870_27_fu_319_p2 = ((tmp_bucketNum_V_reg_558_pp0_iter2_reg == ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_bucketNum_phi_fu_145_p4) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_304_p2 = ((tmp_bucketNum_V_reg_558_pp0_iter2_reg == ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_bucketNum_phi_fu_178_p4) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_421_p2 = ((rank_V_fu_327_p2 > current_rank_V_29_fu_413_p3) ? 1'b1 : 1'b0);

assign or_ln870_33_fu_357_p2 = (or_ln870_fu_342_p2 | icmp_ln870_26_reg_593);

assign or_ln870_34_fu_380_p2 = (icmp_ln870_reg_579 | and_ln870_18_fu_368_p2);

assign or_ln870_35_fu_393_p2 = (and_ln870_fu_337_p2 | and_ln870_17_fu_352_p2);

assign or_ln870_36_fu_407_p2 = (or_ln870_35_fu_393_p2 | or_ln870_34_fu_380_p2);

assign or_ln870_fu_342_p2 = (icmp_ln870_reg_579 | icmp_ln870_25_reg_587);

assign rank_V_fu_327_p2 = (tmp_numZeros_V_reg_568_pp0_iter3_reg + 5'd1);

assign select_ln870_25_fu_385_p3 = ((and_ln870_17_fu_352_p2[0:0] == 1'b1) ? ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_rank_phi_fu_198_p4 : ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_rank_phi_fu_188_p4);

assign select_ln870_26_fu_399_p3 = ((or_ln870_34_fu_380_p2[0:0] == 1'b1) ? select_ln870_fu_373_p3 : select_ln870_25_fu_385_p3);

assign select_ln870_fu_373_p3 = ((icmp_ln870_reg_579[0:0] == 1'b1) ? current_rank_V_fu_82 : ap_phi_mux_void_fill_bucket_1_unsigned_long_hls_stream_bucketMeta_0_hls_stream_ap_uint_5_0_prev_prev_prev_prev_rank_phi_fu_209_p4);

assign tmp_bucketNum_V_fu_286_p1 = bucketMetaFifo_15_dout[15:0];

assign xor_ln870_17_fu_346_p2 = (or_ln870_fu_342_p2 ^ 1'd1);

assign xor_ln870_18_fu_362_p2 = (or_ln870_33_fu_357_p2 ^ 1'd1);

assign xor_ln870_fu_332_p2 = (icmp_ln870_reg_579 ^ 1'd1);

assign zext_ln534_9_fu_300_p1 = tmp_bucketNum_V_reg_558;

assign zext_ln534_fu_492_p1 = i_V_reg_217;

endmodule //hyperloglog_top_fill_bucket_1_s
