// Seed: 1316980716
module module_0;
  assign id_1 = id_1;
  function id_2;
    output id_3;
    if (id_1 ^ id_3) begin : LABEL_0
      @((id_3)) id_2 = id_1.id_2 - 1;
    end else;
  endfunction
  assign module_2.id_2 = 0;
endmodule
program module_1;
  wire id_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6 (-1),
        .id_7 (id_2),
        .id_8 ((id_4)),
        .id_9 (-1),
        .id_10(-1),
        .id_11(-1)
    ),
    id_12
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13, id_14;
  always id_6 <= 1;
  module_0 modCall_1 ();
endmodule
