#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bf6b208930 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001bf6b29ed90_0 .net "PC", 31 0, L_000001bf6b321c80;  1 drivers
v000001bf6b29e570_0 .net "cycles_consumed", 31 0, v000001bf6b29fbf0_0;  1 drivers
v000001bf6b29e610_0 .var "input_clk", 0 0;
v000001bf6b29e6b0_0 .var "rst", 0 0;
S_000001bf6afc9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001bf6b208930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001bf6b1da010 .functor NOR 1, v000001bf6b29e610_0, v000001bf6b28b840_0, C4<0>, C4<0>;
L_000001bf6b1d9360 .functor AND 1, v000001bf6b270d80_0, v000001bf6b271000_0, C4<1>, C4<1>;
L_000001bf6b1d8cd0 .functor AND 1, L_000001bf6b1d9360, L_000001bf6b29f470, C4<1>, C4<1>;
L_000001bf6b1d8b80 .functor AND 1, v000001bf6b25dda0_0, v000001bf6b25e840_0, C4<1>, C4<1>;
L_000001bf6b1d9600 .functor AND 1, L_000001bf6b1d8b80, L_000001bf6b29ee30, C4<1>, C4<1>;
L_000001bf6b1d8bf0 .functor AND 1, v000001bf6b28a6c0_0, v000001bf6b28a440_0, C4<1>, C4<1>;
L_000001bf6b1da080 .functor AND 1, L_000001bf6b1d8bf0, L_000001bf6b29ef70, C4<1>, C4<1>;
L_000001bf6b1d97c0 .functor AND 1, v000001bf6b270d80_0, v000001bf6b271000_0, C4<1>, C4<1>;
L_000001bf6b1d8db0 .functor AND 1, L_000001bf6b1d97c0, L_000001bf6b29f0b0, C4<1>, C4<1>;
L_000001bf6b1d8c60 .functor AND 1, v000001bf6b25dda0_0, v000001bf6b25e840_0, C4<1>, C4<1>;
L_000001bf6b1d8f00 .functor AND 1, L_000001bf6b1d8c60, L_000001bf6b29f150, C4<1>, C4<1>;
L_000001bf6b1d8f70 .functor AND 1, v000001bf6b28a6c0_0, v000001bf6b28a440_0, C4<1>, C4<1>;
L_000001bf6b1d9520 .functor AND 1, L_000001bf6b1d8f70, L_000001bf6b29f790, C4<1>, C4<1>;
L_000001bf6b2a5080 .functor NOT 1, L_000001bf6b1da010, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a5e10 .functor NOT 1, L_000001bf6b1da010, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bb6c0 .functor NOT 1, L_000001bf6b1da010, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bd100 .functor NOT 1, L_000001bf6b1da010, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bcf40 .functor NOT 1, L_000001bf6b1da010, C4<0>, C4<0>, C4<0>;
L_000001bf6b321c80 .functor BUFZ 32, v000001bf6b288320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf6b28ca60_0 .net "EX1_ALU_OPER1", 31 0, L_000001bf6b2a55c0;  1 drivers
v000001bf6b28c740_0 .net "EX1_ALU_OPER2", 31 0, L_000001bf6b2bc990;  1 drivers
v000001bf6b28d140_0 .net "EX1_PC", 31 0, v000001bf6b26ffc0_0;  1 drivers
v000001bf6b28c920_0 .net "EX1_PFC", 31 0, v000001bf6b26e8a0_0;  1 drivers
v000001bf6b28de60_0 .net "EX1_PFC_to_IF", 31 0, L_000001bf6b29c8b0;  1 drivers
v000001bf6b28cce0_0 .net "EX1_forward_to_B", 31 0, v000001bf6b26ee40_0;  1 drivers
v000001bf6b28df00_0 .net "EX1_is_beq", 0 0, v000001bf6b26f5c0_0;  1 drivers
v000001bf6b28db40_0 .net "EX1_is_bne", 0 0, v000001bf6b26fd40_0;  1 drivers
v000001bf6b28e0e0_0 .net "EX1_is_jal", 0 0, v000001bf6b26fde0_0;  1 drivers
v000001bf6b28bac0_0 .net "EX1_is_jr", 0 0, v000001bf6b26dd60_0;  1 drivers
v000001bf6b28d0a0_0 .net "EX1_is_oper2_immed", 0 0, v000001bf6b26fe80_0;  1 drivers
v000001bf6b28d820_0 .net "EX1_memread", 0 0, v000001bf6b270060_0;  1 drivers
v000001bf6b28d500_0 .net "EX1_memwrite", 0 0, v000001bf6b26f840_0;  1 drivers
v000001bf6b28cd80_0 .net "EX1_opcode", 11 0, v000001bf6b26eda0_0;  1 drivers
v000001bf6b28d320_0 .net "EX1_predicted", 0 0, v000001bf6b26eee0_0;  1 drivers
v000001bf6b28d640_0 .net "EX1_rd_ind", 4 0, v000001bf6b26f0c0_0;  1 drivers
v000001bf6b28c560_0 .net "EX1_rd_indzero", 0 0, v000001bf6b26e080_0;  1 drivers
v000001bf6b28c7e0_0 .net "EX1_regwrite", 0 0, v000001bf6b26ea80_0;  1 drivers
v000001bf6b28c9c0_0 .net "EX1_rs1", 31 0, v000001bf6b26e4e0_0;  1 drivers
v000001bf6b28d3c0_0 .net "EX1_rs1_ind", 4 0, v000001bf6b26e120_0;  1 drivers
v000001bf6b28d960_0 .net "EX1_rs2", 31 0, v000001bf6b26f020_0;  1 drivers
v000001bf6b28c600_0 .net "EX1_rs2_ind", 4 0, v000001bf6b26eb20_0;  1 drivers
v000001bf6b28cba0_0 .net "EX1_rs2_out", 31 0, L_000001bf6b2bc0d0;  1 drivers
v000001bf6b28e180_0 .net "EX2_ALU_OPER1", 31 0, v000001bf6b270880_0;  1 drivers
v000001bf6b28e220_0 .net "EX2_ALU_OPER2", 31 0, v000001bf6b271640_0;  1 drivers
v000001bf6b28bc00_0 .net "EX2_ALU_OUT", 31 0, L_000001bf6b29bff0;  1 drivers
v000001bf6b28d1e0_0 .net "EX2_PC", 31 0, v000001bf6b271500_0;  1 drivers
v000001bf6b28c100_0 .net "EX2_PFC_to_IF", 31 0, v000001bf6b2710a0_0;  1 drivers
v000001bf6b28bb60_0 .net "EX2_forward_to_B", 31 0, v000001bf6b270ba0_0;  1 drivers
v000001bf6b28bca0_0 .net "EX2_is_beq", 0 0, v000001bf6b270f60_0;  1 drivers
v000001bf6b28bd40_0 .net "EX2_is_bne", 0 0, v000001bf6b2707e0_0;  1 drivers
v000001bf6b28bde0_0 .net "EX2_is_jal", 0 0, v000001bf6b2709c0_0;  1 drivers
v000001bf6b28be80_0 .net "EX2_is_jr", 0 0, v000001bf6b271460_0;  1 drivers
v000001bf6b28bfc0_0 .net "EX2_is_oper2_immed", 0 0, v000001bf6b2702e0_0;  1 drivers
v000001bf6b28c060_0 .net "EX2_memread", 0 0, v000001bf6b270a60_0;  1 drivers
v000001bf6b28e040_0 .net "EX2_memwrite", 0 0, v000001bf6b270100_0;  1 drivers
v000001bf6b28cb00_0 .net "EX2_opcode", 11 0, v000001bf6b270b00_0;  1 drivers
v000001bf6b28d280_0 .net "EX2_predicted", 0 0, v000001bf6b270c40_0;  1 drivers
v000001bf6b28c1a0_0 .net "EX2_rd_ind", 4 0, v000001bf6b270ce0_0;  1 drivers
v000001bf6b28c240_0 .net "EX2_rd_indzero", 0 0, v000001bf6b271000_0;  1 drivers
v000001bf6b28d460_0 .net "EX2_regwrite", 0 0, v000001bf6b270d80_0;  1 drivers
v000001bf6b28d6e0_0 .net "EX2_rs1", 31 0, v000001bf6b270e20_0;  1 drivers
v000001bf6b28cc40_0 .net "EX2_rs1_ind", 4 0, v000001bf6b2715a0_0;  1 drivers
v000001bf6b28dfa0_0 .net "EX2_rs2_ind", 4 0, v000001bf6b2716e0_0;  1 drivers
v000001bf6b28d5a0_0 .net "EX2_rs2_out", 31 0, v000001bf6b271780_0;  1 drivers
v000001bf6b28c4c0_0 .net "ID_INST", 31 0, v000001bf6b27a110_0;  1 drivers
v000001bf6b28d780_0 .net "ID_PC", 31 0, v000001bf6b27a250_0;  1 drivers
v000001bf6b28c880_0 .net "ID_PFC_to_EX", 31 0, L_000001bf6b29b7d0;  1 drivers
v000001bf6b28da00_0 .net "ID_PFC_to_IF", 31 0, L_000001bf6b299110;  1 drivers
v000001bf6b28ce20_0 .net "ID_forward_to_B", 31 0, L_000001bf6b29aab0;  1 drivers
v000001bf6b28ddc0_0 .net "ID_is_beq", 0 0, L_000001bf6b29afb0;  1 drivers
v000001bf6b28c2e0_0 .net "ID_is_bne", 0 0, L_000001bf6b29b190;  1 drivers
v000001bf6b28c420_0 .net "ID_is_j", 0 0, L_000001bf6b29ae70;  1 drivers
v000001bf6b28c6a0_0 .net "ID_is_jal", 0 0, L_000001bf6b299390;  1 drivers
v000001bf6b28cec0_0 .net "ID_is_jr", 0 0, L_000001bf6b29a0b0;  1 drivers
v000001bf6b28dc80_0 .net "ID_is_oper2_immed", 0 0, L_000001bf6b2a5fd0;  1 drivers
v000001bf6b28cf60_0 .net "ID_memread", 0 0, L_000001bf6b29a330;  1 drivers
v000001bf6b28c380_0 .net "ID_memwrite", 0 0, L_000001bf6b29a470;  1 drivers
v000001bf6b28d000_0 .net "ID_opcode", 11 0, v000001bf6b288a00_0;  1 drivers
v000001bf6b28dd20_0 .net "ID_predicted", 0 0, v000001bf6b272730_0;  1 drivers
v000001bf6b28e680_0 .net "ID_rd_ind", 4 0, v000001bf6b287e20_0;  1 drivers
v000001bf6b28e7c0_0 .net "ID_regwrite", 0 0, L_000001bf6b299750;  1 drivers
v000001bf6b28e540_0 .net "ID_rs1", 31 0, v000001bf6b279990_0;  1 drivers
v000001bf6b28e860_0 .net "ID_rs1_ind", 4 0, v000001bf6b288000_0;  1 drivers
v000001bf6b28e4a0_0 .net "ID_rs2", 31 0, v000001bf6b279b70_0;  1 drivers
v000001bf6b28e720_0 .net "ID_rs2_ind", 4 0, v000001bf6b288780_0;  1 drivers
v000001bf6b28e900_0 .net "IF_INST", 31 0, L_000001bf6b2a66d0;  1 drivers
v000001bf6b28e9a0_0 .net "IF_pc", 31 0, v000001bf6b288320_0;  1 drivers
v000001bf6b28e2c0_0 .net "MEM_ALU_OUT", 31 0, v000001bf6b25eb60_0;  1 drivers
v000001bf6b28e360_0 .net "MEM_Data_mem_out", 31 0, v000001bf6b2897c0_0;  1 drivers
v000001bf6b28e400_0 .net "MEM_memread", 0 0, v000001bf6b25e7a0_0;  1 drivers
v000001bf6b28e5e0_0 .net "MEM_memwrite", 0 0, v000001bf6b25f380_0;  1 drivers
v000001bf6b2a00f0_0 .net "MEM_opcode", 11 0, v000001bf6b25f740_0;  1 drivers
v000001bf6b2a0230_0 .net "MEM_rd_ind", 4 0, v000001bf6b25e5c0_0;  1 drivers
v000001bf6b29f1f0_0 .net "MEM_rd_indzero", 0 0, v000001bf6b25e840_0;  1 drivers
v000001bf6b29e890_0 .net "MEM_regwrite", 0 0, v000001bf6b25dda0_0;  1 drivers
v000001bf6b29f6f0_0 .net "MEM_rs2", 31 0, v000001bf6b25fe20_0;  1 drivers
v000001bf6b29fa10_0 .net "PC", 31 0, L_000001bf6b321c80;  alias, 1 drivers
v000001bf6b29eb10_0 .net "STALL_ID1_FLUSH", 0 0, v000001bf6b273a90_0;  1 drivers
v000001bf6b29f290_0 .net "STALL_ID2_FLUSH", 0 0, v000001bf6b273b30_0;  1 drivers
v000001bf6b29ebb0_0 .net "STALL_IF_FLUSH", 0 0, v000001bf6b2761f0_0;  1 drivers
v000001bf6b29ffb0_0 .net "WB_ALU_OUT", 31 0, v000001bf6b28b700_0;  1 drivers
v000001bf6b29f3d0_0 .net "WB_Data_mem_out", 31 0, v000001bf6b28a260_0;  1 drivers
v000001bf6b29f5b0_0 .net "WB_memread", 0 0, v000001bf6b28a3a0_0;  1 drivers
v000001bf6b29f830_0 .net "WB_rd_ind", 4 0, v000001bf6b28af80_0;  1 drivers
v000001bf6b29fd30_0 .net "WB_rd_indzero", 0 0, v000001bf6b28a440_0;  1 drivers
v000001bf6b2a04b0_0 .net "WB_regwrite", 0 0, v000001bf6b28a6c0_0;  1 drivers
v000001bf6b29e930_0 .net "Wrong_prediction", 0 0, L_000001bf6b2bd170;  1 drivers
v000001bf6b2a0410_0 .net *"_ivl_1", 0 0, L_000001bf6b1d9360;  1 drivers
v000001bf6b2a02d0_0 .net *"_ivl_13", 0 0, L_000001bf6b1d8bf0;  1 drivers
v000001bf6b29f8d0_0 .net *"_ivl_14", 0 0, L_000001bf6b29ef70;  1 drivers
v000001bf6b29f970_0 .net *"_ivl_19", 0 0, L_000001bf6b1d97c0;  1 drivers
v000001bf6b29e750_0 .net *"_ivl_2", 0 0, L_000001bf6b29f470;  1 drivers
v000001bf6b29ff10_0 .net *"_ivl_20", 0 0, L_000001bf6b29f0b0;  1 drivers
v000001bf6b29f510_0 .net *"_ivl_25", 0 0, L_000001bf6b1d8c60;  1 drivers
v000001bf6b2a0370_0 .net *"_ivl_26", 0 0, L_000001bf6b29f150;  1 drivers
v000001bf6b29fb50_0 .net *"_ivl_31", 0 0, L_000001bf6b1d8f70;  1 drivers
v000001bf6b2a07d0_0 .net *"_ivl_32", 0 0, L_000001bf6b29f790;  1 drivers
v000001bf6b29e7f0_0 .net *"_ivl_40", 31 0, L_000001bf6b29a5b0;  1 drivers
L_000001bf6b2c0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b29e1b0_0 .net *"_ivl_43", 26 0, L_000001bf6b2c0c58;  1 drivers
L_000001bf6b2c0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b29e070_0 .net/2u *"_ivl_44", 31 0, L_000001bf6b2c0ca0;  1 drivers
v000001bf6b2a0550_0 .net *"_ivl_52", 31 0, L_000001bf6b313e10;  1 drivers
L_000001bf6b2c0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b29fab0_0 .net *"_ivl_55", 26 0, L_000001bf6b2c0d30;  1 drivers
L_000001bf6b2c0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b29eed0_0 .net/2u *"_ivl_56", 31 0, L_000001bf6b2c0d78;  1 drivers
v000001bf6b29e9d0_0 .net *"_ivl_7", 0 0, L_000001bf6b1d8b80;  1 drivers
v000001bf6b29e2f0_0 .net *"_ivl_8", 0 0, L_000001bf6b29ee30;  1 drivers
v000001bf6b29ea70_0 .net "alu_selA", 1 0, L_000001bf6b29f010;  1 drivers
v000001bf6b29fdd0_0 .net "alu_selB", 1 0, L_000001bf6b2a0eb0;  1 drivers
v000001bf6b2a0050_0 .net "clk", 0 0, L_000001bf6b1da010;  1 drivers
v000001bf6b29fbf0_0 .var "cycles_consumed", 31 0;
v000001bf6b29e110_0 .net "exhaz", 0 0, L_000001bf6b1d9600;  1 drivers
v000001bf6b29ec50_0 .net "exhaz2", 0 0, L_000001bf6b1d8f00;  1 drivers
v000001bf6b29fc90_0 .net "hlt", 0 0, v000001bf6b28b840_0;  1 drivers
v000001bf6b29f650_0 .net "idhaz", 0 0, L_000001bf6b1d8cd0;  1 drivers
v000001bf6b2a0190_0 .net "idhaz2", 0 0, L_000001bf6b1d8db0;  1 drivers
v000001bf6b29f330_0 .net "if_id_write", 0 0, v000001bf6b277370_0;  1 drivers
v000001bf6b2a05f0_0 .net "input_clk", 0 0, v000001bf6b29e610_0;  1 drivers
v000001bf6b2a0730_0 .net "is_branch_and_taken", 0 0, L_000001bf6b2a5400;  1 drivers
v000001bf6b2a0690_0 .net "memhaz", 0 0, L_000001bf6b1da080;  1 drivers
v000001bf6b29e250_0 .net "memhaz2", 0 0, L_000001bf6b1d9520;  1 drivers
v000001bf6b29fe70_0 .net "pc_src", 2 0, L_000001bf6b2994d0;  1 drivers
v000001bf6b29e390_0 .net "pc_write", 0 0, v000001bf6b2756b0_0;  1 drivers
v000001bf6b29e430_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  1 drivers
v000001bf6b29e4d0_0 .net "store_rs2_forward", 1 0, L_000001bf6b2a0910;  1 drivers
v000001bf6b29ecf0_0 .net "wdata_to_reg_file", 31 0, L_000001bf6b2bd1e0;  1 drivers
E_000001bf6b1fa3f0/0 .event negedge, v000001bf6b274a30_0;
E_000001bf6b1fa3f0/1 .event posedge, v000001bf6b25dc60_0;
E_000001bf6b1fa3f0 .event/or E_000001bf6b1fa3f0/0, E_000001bf6b1fa3f0/1;
L_000001bf6b29f470 .cmp/eq 5, v000001bf6b270ce0_0, v000001bf6b26e120_0;
L_000001bf6b29ee30 .cmp/eq 5, v000001bf6b25e5c0_0, v000001bf6b26e120_0;
L_000001bf6b29ef70 .cmp/eq 5, v000001bf6b28af80_0, v000001bf6b26e120_0;
L_000001bf6b29f0b0 .cmp/eq 5, v000001bf6b270ce0_0, v000001bf6b26eb20_0;
L_000001bf6b29f150 .cmp/eq 5, v000001bf6b25e5c0_0, v000001bf6b26eb20_0;
L_000001bf6b29f790 .cmp/eq 5, v000001bf6b28af80_0, v000001bf6b26eb20_0;
L_000001bf6b29a5b0 .concat [ 5 27 0 0], v000001bf6b287e20_0, L_000001bf6b2c0c58;
L_000001bf6b29a830 .cmp/ne 32, L_000001bf6b29a5b0, L_000001bf6b2c0ca0;
L_000001bf6b313e10 .concat [ 5 27 0 0], v000001bf6b270ce0_0, L_000001bf6b2c0d30;
L_000001bf6b313550 .cmp/ne 32, L_000001bf6b313e10, L_000001bf6b2c0d78;
S_000001bf6b0bd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001bf6b1d88e0 .functor NOT 1, L_000001bf6b1d9600, C4<0>, C4<0>, C4<0>;
L_000001bf6b1d98a0 .functor AND 1, L_000001bf6b1da080, L_000001bf6b1d88e0, C4<1>, C4<1>;
L_000001bf6b1d8e90 .functor OR 1, L_000001bf6b1d8cd0, L_000001bf6b1d98a0, C4<0>, C4<0>;
L_000001bf6b1d8950 .functor OR 1, L_000001bf6b1d8cd0, L_000001bf6b1d9600, C4<0>, C4<0>;
v000001bf6b1f6e20_0 .net *"_ivl_12", 0 0, L_000001bf6b1d8950;  1 drivers
v000001bf6b1f7d20_0 .net *"_ivl_2", 0 0, L_000001bf6b1d88e0;  1 drivers
v000001bf6b1f7640_0 .net *"_ivl_5", 0 0, L_000001bf6b1d98a0;  1 drivers
v000001bf6b1f7a00_0 .net *"_ivl_7", 0 0, L_000001bf6b1d8e90;  1 drivers
v000001bf6b1f6ec0_0 .net "alu_selA", 1 0, L_000001bf6b29f010;  alias, 1 drivers
v000001bf6b1f8540_0 .net "exhaz", 0 0, L_000001bf6b1d9600;  alias, 1 drivers
v000001bf6b1f6f60_0 .net "idhaz", 0 0, L_000001bf6b1d8cd0;  alias, 1 drivers
v000001bf6b1f7000_0 .net "memhaz", 0 0, L_000001bf6b1da080;  alias, 1 drivers
L_000001bf6b29f010 .concat8 [ 1 1 0 0], L_000001bf6b1d8e90, L_000001bf6b1d8950;
S_000001bf6b0bd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001bf6b1d9440 .functor NOT 1, L_000001bf6b1d8f00, C4<0>, C4<0>, C4<0>;
L_000001bf6b1d9590 .functor AND 1, L_000001bf6b1d9520, L_000001bf6b1d9440, C4<1>, C4<1>;
L_000001bf6b1d9670 .functor OR 1, L_000001bf6b1d8db0, L_000001bf6b1d9590, C4<0>, C4<0>;
L_000001bf6b1d9830 .functor NOT 1, v000001bf6b26fe80_0, C4<0>, C4<0>, C4<0>;
L_000001bf6b1d9910 .functor AND 1, L_000001bf6b1d9670, L_000001bf6b1d9830, C4<1>, C4<1>;
L_000001bf6b1d9980 .functor OR 1, L_000001bf6b1d8db0, L_000001bf6b1d8f00, C4<0>, C4<0>;
L_000001bf6b1d99f0 .functor NOT 1, v000001bf6b26fe80_0, C4<0>, C4<0>, C4<0>;
L_000001bf6b1d9a60 .functor AND 1, L_000001bf6b1d9980, L_000001bf6b1d99f0, C4<1>, C4<1>;
v000001bf6b1f73c0_0 .net "EX1_is_oper2_immed", 0 0, v000001bf6b26fe80_0;  alias, 1 drivers
v000001bf6b1f70a0_0 .net *"_ivl_11", 0 0, L_000001bf6b1d9910;  1 drivers
v000001bf6b1f7f00_0 .net *"_ivl_16", 0 0, L_000001bf6b1d9980;  1 drivers
v000001bf6b1f7140_0 .net *"_ivl_17", 0 0, L_000001bf6b1d99f0;  1 drivers
v000001bf6b1f7b40_0 .net *"_ivl_2", 0 0, L_000001bf6b1d9440;  1 drivers
v000001bf6b1f7dc0_0 .net *"_ivl_20", 0 0, L_000001bf6b1d9a60;  1 drivers
v000001bf6b1f6740_0 .net *"_ivl_5", 0 0, L_000001bf6b1d9590;  1 drivers
v000001bf6b1f80e0_0 .net *"_ivl_7", 0 0, L_000001bf6b1d9670;  1 drivers
v000001bf6b1f7460_0 .net *"_ivl_8", 0 0, L_000001bf6b1d9830;  1 drivers
v000001bf6b1f71e0_0 .net "alu_selB", 1 0, L_000001bf6b2a0eb0;  alias, 1 drivers
v000001bf6b1f7500_0 .net "exhaz", 0 0, L_000001bf6b1d8f00;  alias, 1 drivers
v000001bf6b1f75a0_0 .net "idhaz", 0 0, L_000001bf6b1d8db0;  alias, 1 drivers
v000001bf6b1f7780_0 .net "memhaz", 0 0, L_000001bf6b1d9520;  alias, 1 drivers
L_000001bf6b2a0eb0 .concat8 [ 1 1 0 0], L_000001bf6b1d9910, L_000001bf6b1d9a60;
S_000001bf6b0b69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001bf6b1da240 .functor NOT 1, L_000001bf6b1d8f00, C4<0>, C4<0>, C4<0>;
L_000001bf6b1da400 .functor AND 1, L_000001bf6b1d9520, L_000001bf6b1da240, C4<1>, C4<1>;
L_000001bf6b1da2b0 .functor OR 1, L_000001bf6b1d8db0, L_000001bf6b1da400, C4<0>, C4<0>;
L_000001bf6b1da390 .functor OR 1, L_000001bf6b1d8db0, L_000001bf6b1d8f00, C4<0>, C4<0>;
v000001bf6b1f7fa0_0 .net *"_ivl_12", 0 0, L_000001bf6b1da390;  1 drivers
v000001bf6b1f7820_0 .net *"_ivl_2", 0 0, L_000001bf6b1da240;  1 drivers
v000001bf6b1f7be0_0 .net *"_ivl_5", 0 0, L_000001bf6b1da400;  1 drivers
v000001bf6b1f8040_0 .net *"_ivl_7", 0 0, L_000001bf6b1da2b0;  1 drivers
v000001bf6b1f8180_0 .net "exhaz", 0 0, L_000001bf6b1d8f00;  alias, 1 drivers
v000001bf6b1f82c0_0 .net "idhaz", 0 0, L_000001bf6b1d8db0;  alias, 1 drivers
v000001bf6b182490_0 .net "memhaz", 0 0, L_000001bf6b1d9520;  alias, 1 drivers
v000001bf6b183cf0_0 .net "store_rs2_forward", 1 0, L_000001bf6b2a0910;  alias, 1 drivers
L_000001bf6b2a0910 .concat8 [ 1 1 0 0], L_000001bf6b1da2b0, L_000001bf6b1da390;
S_000001bf6b0b6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001bf6b183890_0 .net "EX_ALU_OUT", 31 0, L_000001bf6b29bff0;  alias, 1 drivers
v000001bf6b1827b0_0 .net "EX_memread", 0 0, v000001bf6b270a60_0;  alias, 1 drivers
v000001bf6b15ec30_0 .net "EX_memwrite", 0 0, v000001bf6b270100_0;  alias, 1 drivers
v000001bf6b15eeb0_0 .net "EX_opcode", 11 0, v000001bf6b270b00_0;  alias, 1 drivers
v000001bf6b25e8e0_0 .net "EX_rd_ind", 4 0, v000001bf6b270ce0_0;  alias, 1 drivers
v000001bf6b25f6a0_0 .net "EX_rd_indzero", 0 0, L_000001bf6b313550;  1 drivers
v000001bf6b25f600_0 .net "EX_regwrite", 0 0, v000001bf6b270d80_0;  alias, 1 drivers
v000001bf6b25db20_0 .net "EX_rs2_out", 31 0, v000001bf6b271780_0;  alias, 1 drivers
v000001bf6b25eb60_0 .var "MEM_ALU_OUT", 31 0;
v000001bf6b25e7a0_0 .var "MEM_memread", 0 0;
v000001bf6b25f380_0 .var "MEM_memwrite", 0 0;
v000001bf6b25f740_0 .var "MEM_opcode", 11 0;
v000001bf6b25e5c0_0 .var "MEM_rd_ind", 4 0;
v000001bf6b25e840_0 .var "MEM_rd_indzero", 0 0;
v000001bf6b25dda0_0 .var "MEM_regwrite", 0 0;
v000001bf6b25fe20_0 .var "MEM_rs2", 31 0;
v000001bf6b25eac0_0 .net "clk", 0 0, L_000001bf6b2bd100;  1 drivers
v000001bf6b25dc60_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
E_000001bf6b1fa430 .event posedge, v000001bf6b25dc60_0, v000001bf6b25eac0_0;
S_000001bf6afb9aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001bf6afa1490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6afa14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6afa1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6afa1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6afa1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6afa15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6afa15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6afa1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6afa1650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6afa1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6afa16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6afa16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6afa1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6afa1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6afa17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6afa17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6afa1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6afa1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6afa1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6afa18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6afa18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6afa1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6afa1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6afa1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6afa19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bf6b2bbdc0 .functor XOR 1, L_000001bf6b2bbce0, v000001bf6b270c40_0, C4<0>, C4<0>;
L_000001bf6b2bbf10 .functor NOT 1, L_000001bf6b2bbdc0, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bd020 .functor OR 1, v000001bf6b29e6b0_0, L_000001bf6b2bbf10, C4<0>, C4<0>;
L_000001bf6b2bd170 .functor NOT 1, L_000001bf6b2bd020, C4<0>, C4<0>, C4<0>;
v000001bf6b2636b0_0 .net "ALU_OP", 3 0, v000001bf6b261b30_0;  1 drivers
v000001bf6b264290_0 .net "BranchDecision", 0 0, L_000001bf6b2bbce0;  1 drivers
v000001bf6b263a70_0 .net "CF", 0 0, v000001bf6b263b10_0;  1 drivers
v000001bf6b263ed0_0 .net "EX_opcode", 11 0, v000001bf6b270b00_0;  alias, 1 drivers
v000001bf6b262ad0_0 .net "Wrong_prediction", 0 0, L_000001bf6b2bd170;  alias, 1 drivers
v000001bf6b261d10_0 .net "ZF", 0 0, L_000001bf6b2bc060;  1 drivers
L_000001bf6b2c0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bf6b2640b0_0 .net/2u *"_ivl_0", 31 0, L_000001bf6b2c0ce8;  1 drivers
v000001bf6b263070_0 .net *"_ivl_11", 0 0, L_000001bf6b2bd020;  1 drivers
v000001bf6b263110_0 .net *"_ivl_2", 31 0, L_000001bf6b29beb0;  1 drivers
v000001bf6b263930_0 .net *"_ivl_6", 0 0, L_000001bf6b2bbdc0;  1 drivers
v000001bf6b261bd0_0 .net *"_ivl_8", 0 0, L_000001bf6b2bbf10;  1 drivers
v000001bf6b2620d0_0 .net "alu_out", 31 0, L_000001bf6b29bff0;  alias, 1 drivers
v000001bf6b262a30_0 .net "alu_outw", 31 0, v000001bf6b263570_0;  1 drivers
v000001bf6b2622b0_0 .net "is_beq", 0 0, v000001bf6b270f60_0;  alias, 1 drivers
v000001bf6b262170_0 .net "is_bne", 0 0, v000001bf6b2707e0_0;  alias, 1 drivers
v000001bf6b262530_0 .net "is_jal", 0 0, v000001bf6b2709c0_0;  alias, 1 drivers
v000001bf6b264010_0 .net "oper1", 31 0, v000001bf6b270880_0;  alias, 1 drivers
v000001bf6b2632f0_0 .net "oper2", 31 0, v000001bf6b271640_0;  alias, 1 drivers
v000001bf6b2634d0_0 .net "pc", 31 0, v000001bf6b271500_0;  alias, 1 drivers
v000001bf6b263bb0_0 .net "predicted", 0 0, v000001bf6b270c40_0;  alias, 1 drivers
v000001bf6b262670_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
L_000001bf6b29beb0 .arith/sum 32, v000001bf6b271500_0, L_000001bf6b2c0ce8;
L_000001bf6b29bff0 .functor MUXZ 32, v000001bf6b263570_0, L_000001bf6b29beb0, v000001bf6b2709c0_0, C4<>;
S_000001bf6afb9c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001bf6afb9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001bf6b2bbb20 .functor AND 1, v000001bf6b270f60_0, L_000001bf6b2bbab0, C4<1>, C4<1>;
L_000001bf6b2bbb90 .functor NOT 1, L_000001bf6b2bbab0, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bbc00 .functor AND 1, v000001bf6b2707e0_0, L_000001bf6b2bbb90, C4<1>, C4<1>;
L_000001bf6b2bbce0 .functor OR 1, L_000001bf6b2bbb20, L_000001bf6b2bbc00, C4<0>, C4<0>;
v000001bf6b261e50_0 .net "BranchDecision", 0 0, L_000001bf6b2bbce0;  alias, 1 drivers
v000001bf6b261ef0_0 .net *"_ivl_2", 0 0, L_000001bf6b2bbb90;  1 drivers
v000001bf6b263f70_0 .net "is_beq", 0 0, v000001bf6b270f60_0;  alias, 1 drivers
v000001bf6b263e30_0 .net "is_beq_taken", 0 0, L_000001bf6b2bbb20;  1 drivers
v000001bf6b262030_0 .net "is_bne", 0 0, v000001bf6b2707e0_0;  alias, 1 drivers
v000001bf6b263430_0 .net "is_bne_taken", 0 0, L_000001bf6b2bbc00;  1 drivers
v000001bf6b262210_0 .net "is_eq", 0 0, L_000001bf6b2bbab0;  1 drivers
v000001bf6b2639d0_0 .net "oper1", 31 0, v000001bf6b270880_0;  alias, 1 drivers
v000001bf6b262350_0 .net "oper2", 31 0, v000001bf6b271640_0;  alias, 1 drivers
S_000001bf6b000140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001bf6afb9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001bf6b2bb420 .functor XOR 1, L_000001bf6b29c090, L_000001bf6b29c130, C4<0>, C4<0>;
L_000001bf6b2bc840 .functor XOR 1, L_000001bf6b29c270, L_000001bf6b29cbd0, C4<0>, C4<0>;
L_000001bf6b2bca00 .functor XOR 1, L_000001bf6b29c3b0, L_000001bf6b29d530, C4<0>, C4<0>;
L_000001bf6b2bbea0 .functor XOR 1, L_000001bf6b29cef0, L_000001bf6b29cc70, C4<0>, C4<0>;
L_000001bf6b2bcca0 .functor XOR 1, L_000001bf6b29d030, L_000001bf6b29c450, C4<0>, C4<0>;
L_000001bf6b2bc610 .functor XOR 1, L_000001bf6b29d5d0, L_000001bf6b29c590, C4<0>, C4<0>;
L_000001bf6b2bb500 .functor XOR 1, L_000001bf6b311750, L_000001bf6b311570, C4<0>, C4<0>;
L_000001bf6b2bca70 .functor XOR 1, L_000001bf6b3117f0, L_000001bf6b310030, C4<0>, C4<0>;
L_000001bf6b2bc530 .functor XOR 1, L_000001bf6b311ed0, L_000001bf6b3100d0, C4<0>, C4<0>;
L_000001bf6b2bc450 .functor XOR 1, L_000001bf6b3123d0, L_000001bf6b312290, C4<0>, C4<0>;
L_000001bf6b2bc4c0 .functor XOR 1, L_000001bf6b311e30, L_000001bf6b3107b0, C4<0>, C4<0>;
L_000001bf6b2bc5a0 .functor XOR 1, L_000001bf6b310530, L_000001bf6b310170, C4<0>, C4<0>;
L_000001bf6b2bb8f0 .functor XOR 1, L_000001bf6b310210, L_000001bf6b310cb0, C4<0>, C4<0>;
L_000001bf6b2bbd50 .functor XOR 1, L_000001bf6b310d50, L_000001bf6b311cf0, C4<0>, C4<0>;
L_000001bf6b2bcae0 .functor XOR 1, L_000001bf6b311f70, L_000001bf6b312150, C4<0>, C4<0>;
L_000001bf6b2bc6f0 .functor XOR 1, L_000001bf6b3114d0, L_000001bf6b310490, C4<0>, C4<0>;
L_000001bf6b2bc8b0 .functor XOR 1, L_000001bf6b312330, L_000001bf6b310c10, C4<0>, C4<0>;
L_000001bf6b2bc140 .functor XOR 1, L_000001bf6b311b10, L_000001bf6b311a70, C4<0>, C4<0>;
L_000001bf6b2bb570 .functor XOR 1, L_000001bf6b3111b0, L_000001bf6b311bb0, C4<0>, C4<0>;
L_000001bf6b2bb5e0 .functor XOR 1, L_000001bf6b311610, L_000001bf6b310990, C4<0>, C4<0>;
L_000001bf6b2bcb50 .functor XOR 1, L_000001bf6b3121f0, L_000001bf6b312510, C4<0>, C4<0>;
L_000001bf6b2bcbc0 .functor XOR 1, L_000001bf6b311930, L_000001bf6b3103f0, C4<0>, C4<0>;
L_000001bf6b2bbf80 .functor XOR 1, L_000001bf6b3102b0, L_000001bf6b310a30, C4<0>, C4<0>;
L_000001bf6b2bcd10 .functor XOR 1, L_000001bf6b312470, L_000001bf6b3125b0, C4<0>, C4<0>;
L_000001bf6b2bcd80 .functor XOR 1, L_000001bf6b312650, L_000001bf6b312010, C4<0>, C4<0>;
L_000001bf6b2bb730 .functor XOR 1, L_000001bf6b311c50, L_000001bf6b3126f0, C4<0>, C4<0>;
L_000001bf6b2bb880 .functor XOR 1, L_000001bf6b310850, L_000001bf6b311390, C4<0>, C4<0>;
L_000001bf6b2bcdf0 .functor XOR 1, L_000001bf6b311d90, L_000001bf6b310df0, C4<0>, C4<0>;
L_000001bf6b2bbc70 .functor XOR 1, L_000001bf6b3120b0, L_000001bf6b310ad0, C4<0>, C4<0>;
L_000001bf6b2bb7a0 .functor XOR 1, L_000001bf6b311890, L_000001bf6b310710, C4<0>, C4<0>;
L_000001bf6b2bb810 .functor XOR 1, L_000001bf6b310b70, L_000001bf6b3108f0, C4<0>, C4<0>;
L_000001bf6b2bb960 .functor XOR 1, L_000001bf6b311430, L_000001bf6b310e90, C4<0>, C4<0>;
L_000001bf6b2bbab0/0/0 .functor OR 1, L_000001bf6b310f30, L_000001bf6b310350, L_000001bf6b310670, L_000001bf6b3105d0;
L_000001bf6b2bbab0/0/4 .functor OR 1, L_000001bf6b3112f0, L_000001bf6b310fd0, L_000001bf6b311070, L_000001bf6b311110;
L_000001bf6b2bbab0/0/8 .functor OR 1, L_000001bf6b311250, L_000001bf6b3116b0, L_000001bf6b3119d0, L_000001bf6b313af0;
L_000001bf6b2bbab0/0/12 .functor OR 1, L_000001bf6b312970, L_000001bf6b312790, L_000001bf6b314ef0, L_000001bf6b312a10;
L_000001bf6b2bbab0/0/16 .functor OR 1, L_000001bf6b312830, L_000001bf6b312bf0, L_000001bf6b312ab0, L_000001bf6b314bd0;
L_000001bf6b2bbab0/0/20 .functor OR 1, L_000001bf6b312e70, L_000001bf6b312c90, L_000001bf6b3143b0, L_000001bf6b3135f0;
L_000001bf6b2bbab0/0/24 .functor OR 1, L_000001bf6b313690, L_000001bf6b313f50, L_000001bf6b3148b0, L_000001bf6b314310;
L_000001bf6b2bbab0/0/28 .functor OR 1, L_000001bf6b314b30, L_000001bf6b313d70, L_000001bf6b313c30, L_000001bf6b313730;
L_000001bf6b2bbab0/1/0 .functor OR 1, L_000001bf6b2bbab0/0/0, L_000001bf6b2bbab0/0/4, L_000001bf6b2bbab0/0/8, L_000001bf6b2bbab0/0/12;
L_000001bf6b2bbab0/1/4 .functor OR 1, L_000001bf6b2bbab0/0/16, L_000001bf6b2bbab0/0/20, L_000001bf6b2bbab0/0/24, L_000001bf6b2bbab0/0/28;
L_000001bf6b2bbab0 .functor NOR 1, L_000001bf6b2bbab0/1/0, L_000001bf6b2bbab0/1/4, C4<0>, C4<0>;
v000001bf6b25e0c0_0 .net *"_ivl_0", 0 0, L_000001bf6b2bb420;  1 drivers
v000001bf6b25e980_0 .net *"_ivl_101", 0 0, L_000001bf6b310c10;  1 drivers
v000001bf6b260280_0 .net *"_ivl_102", 0 0, L_000001bf6b2bc140;  1 drivers
v000001bf6b25dbc0_0 .net *"_ivl_105", 0 0, L_000001bf6b311b10;  1 drivers
v000001bf6b25e2a0_0 .net *"_ivl_107", 0 0, L_000001bf6b311a70;  1 drivers
v000001bf6b25fec0_0 .net *"_ivl_108", 0 0, L_000001bf6b2bb570;  1 drivers
v000001bf6b25f1a0_0 .net *"_ivl_11", 0 0, L_000001bf6b29cbd0;  1 drivers
v000001bf6b25ea20_0 .net *"_ivl_111", 0 0, L_000001bf6b3111b0;  1 drivers
v000001bf6b25e520_0 .net *"_ivl_113", 0 0, L_000001bf6b311bb0;  1 drivers
v000001bf6b25fc40_0 .net *"_ivl_114", 0 0, L_000001bf6b2bb5e0;  1 drivers
v000001bf6b25fb00_0 .net *"_ivl_117", 0 0, L_000001bf6b311610;  1 drivers
v000001bf6b25f100_0 .net *"_ivl_119", 0 0, L_000001bf6b310990;  1 drivers
v000001bf6b25e160_0 .net *"_ivl_12", 0 0, L_000001bf6b2bca00;  1 drivers
v000001bf6b25f240_0 .net *"_ivl_120", 0 0, L_000001bf6b2bcb50;  1 drivers
v000001bf6b25e020_0 .net *"_ivl_123", 0 0, L_000001bf6b3121f0;  1 drivers
v000001bf6b25ede0_0 .net *"_ivl_125", 0 0, L_000001bf6b312510;  1 drivers
v000001bf6b25f060_0 .net *"_ivl_126", 0 0, L_000001bf6b2bcbc0;  1 drivers
v000001bf6b25ec00_0 .net *"_ivl_129", 0 0, L_000001bf6b311930;  1 drivers
v000001bf6b25f880_0 .net *"_ivl_131", 0 0, L_000001bf6b3103f0;  1 drivers
v000001bf6b2601e0_0 .net *"_ivl_132", 0 0, L_000001bf6b2bbf80;  1 drivers
v000001bf6b260140_0 .net *"_ivl_135", 0 0, L_000001bf6b3102b0;  1 drivers
v000001bf6b25dd00_0 .net *"_ivl_137", 0 0, L_000001bf6b310a30;  1 drivers
v000001bf6b25eca0_0 .net *"_ivl_138", 0 0, L_000001bf6b2bcd10;  1 drivers
v000001bf6b25ed40_0 .net *"_ivl_141", 0 0, L_000001bf6b312470;  1 drivers
v000001bf6b25f420_0 .net *"_ivl_143", 0 0, L_000001bf6b3125b0;  1 drivers
v000001bf6b25f2e0_0 .net *"_ivl_144", 0 0, L_000001bf6b2bcd80;  1 drivers
v000001bf6b25de40_0 .net *"_ivl_147", 0 0, L_000001bf6b312650;  1 drivers
v000001bf6b25fa60_0 .net *"_ivl_149", 0 0, L_000001bf6b312010;  1 drivers
v000001bf6b25ff60_0 .net *"_ivl_15", 0 0, L_000001bf6b29c3b0;  1 drivers
v000001bf6b25ee80_0 .net *"_ivl_150", 0 0, L_000001bf6b2bb730;  1 drivers
v000001bf6b25dee0_0 .net *"_ivl_153", 0 0, L_000001bf6b311c50;  1 drivers
v000001bf6b260000_0 .net *"_ivl_155", 0 0, L_000001bf6b3126f0;  1 drivers
v000001bf6b25df80_0 .net *"_ivl_156", 0 0, L_000001bf6b2bb880;  1 drivers
v000001bf6b25e200_0 .net *"_ivl_159", 0 0, L_000001bf6b310850;  1 drivers
v000001bf6b25e340_0 .net *"_ivl_161", 0 0, L_000001bf6b311390;  1 drivers
v000001bf6b25e3e0_0 .net *"_ivl_162", 0 0, L_000001bf6b2bcdf0;  1 drivers
v000001bf6b25e480_0 .net *"_ivl_165", 0 0, L_000001bf6b311d90;  1 drivers
v000001bf6b25f920_0 .net *"_ivl_167", 0 0, L_000001bf6b310df0;  1 drivers
v000001bf6b25f7e0_0 .net *"_ivl_168", 0 0, L_000001bf6b2bbc70;  1 drivers
v000001bf6b25e660_0 .net *"_ivl_17", 0 0, L_000001bf6b29d530;  1 drivers
v000001bf6b25fd80_0 .net *"_ivl_171", 0 0, L_000001bf6b3120b0;  1 drivers
v000001bf6b25e700_0 .net *"_ivl_173", 0 0, L_000001bf6b310ad0;  1 drivers
v000001bf6b25ef20_0 .net *"_ivl_174", 0 0, L_000001bf6b2bb7a0;  1 drivers
v000001bf6b25efc0_0 .net *"_ivl_177", 0 0, L_000001bf6b311890;  1 drivers
v000001bf6b25f4c0_0 .net *"_ivl_179", 0 0, L_000001bf6b310710;  1 drivers
v000001bf6b25f560_0 .net *"_ivl_18", 0 0, L_000001bf6b2bbea0;  1 drivers
v000001bf6b25f9c0_0 .net *"_ivl_180", 0 0, L_000001bf6b2bb810;  1 drivers
v000001bf6b25fba0_0 .net *"_ivl_183", 0 0, L_000001bf6b310b70;  1 drivers
v000001bf6b25fce0_0 .net *"_ivl_185", 0 0, L_000001bf6b3108f0;  1 drivers
v000001bf6b261680_0 .net *"_ivl_186", 0 0, L_000001bf6b2bb960;  1 drivers
v000001bf6b261720_0 .net *"_ivl_190", 0 0, L_000001bf6b311430;  1 drivers
v000001bf6b261400_0 .net *"_ivl_192", 0 0, L_000001bf6b310e90;  1 drivers
v000001bf6b260820_0 .net *"_ivl_194", 0 0, L_000001bf6b310f30;  1 drivers
v000001bf6b260aa0_0 .net *"_ivl_196", 0 0, L_000001bf6b310350;  1 drivers
v000001bf6b2614a0_0 .net *"_ivl_198", 0 0, L_000001bf6b310670;  1 drivers
v000001bf6b261220_0 .net *"_ivl_200", 0 0, L_000001bf6b3105d0;  1 drivers
v000001bf6b260320_0 .net *"_ivl_202", 0 0, L_000001bf6b3112f0;  1 drivers
v000001bf6b2612c0_0 .net *"_ivl_204", 0 0, L_000001bf6b310fd0;  1 drivers
v000001bf6b261540_0 .net *"_ivl_206", 0 0, L_000001bf6b311070;  1 drivers
v000001bf6b260dc0_0 .net *"_ivl_208", 0 0, L_000001bf6b311110;  1 drivers
v000001bf6b260c80_0 .net *"_ivl_21", 0 0, L_000001bf6b29cef0;  1 drivers
v000001bf6b2615e0_0 .net *"_ivl_210", 0 0, L_000001bf6b311250;  1 drivers
v000001bf6b2603c0_0 .net *"_ivl_212", 0 0, L_000001bf6b3116b0;  1 drivers
v000001bf6b260a00_0 .net *"_ivl_214", 0 0, L_000001bf6b3119d0;  1 drivers
v000001bf6b2605a0_0 .net *"_ivl_216", 0 0, L_000001bf6b313af0;  1 drivers
v000001bf6b260780_0 .net *"_ivl_218", 0 0, L_000001bf6b312970;  1 drivers
v000001bf6b2617c0_0 .net *"_ivl_220", 0 0, L_000001bf6b312790;  1 drivers
v000001bf6b260d20_0 .net *"_ivl_222", 0 0, L_000001bf6b314ef0;  1 drivers
v000001bf6b2606e0_0 .net *"_ivl_224", 0 0, L_000001bf6b312a10;  1 drivers
v000001bf6b2608c0_0 .net *"_ivl_226", 0 0, L_000001bf6b312830;  1 drivers
v000001bf6b260960_0 .net *"_ivl_228", 0 0, L_000001bf6b312bf0;  1 drivers
v000001bf6b260b40_0 .net *"_ivl_23", 0 0, L_000001bf6b29cc70;  1 drivers
v000001bf6b261360_0 .net *"_ivl_230", 0 0, L_000001bf6b312ab0;  1 drivers
v000001bf6b260e60_0 .net *"_ivl_232", 0 0, L_000001bf6b314bd0;  1 drivers
v000001bf6b261860_0 .net *"_ivl_234", 0 0, L_000001bf6b312e70;  1 drivers
v000001bf6b261900_0 .net *"_ivl_236", 0 0, L_000001bf6b312c90;  1 drivers
v000001bf6b260f00_0 .net *"_ivl_238", 0 0, L_000001bf6b3143b0;  1 drivers
v000001bf6b260be0_0 .net *"_ivl_24", 0 0, L_000001bf6b2bcca0;  1 drivers
v000001bf6b2619a0_0 .net *"_ivl_240", 0 0, L_000001bf6b3135f0;  1 drivers
v000001bf6b260460_0 .net *"_ivl_242", 0 0, L_000001bf6b313690;  1 drivers
v000001bf6b260fa0_0 .net *"_ivl_244", 0 0, L_000001bf6b313f50;  1 drivers
v000001bf6b260500_0 .net *"_ivl_246", 0 0, L_000001bf6b3148b0;  1 drivers
v000001bf6b260640_0 .net *"_ivl_248", 0 0, L_000001bf6b314310;  1 drivers
v000001bf6b261040_0 .net *"_ivl_250", 0 0, L_000001bf6b314b30;  1 drivers
v000001bf6b2610e0_0 .net *"_ivl_252", 0 0, L_000001bf6b313d70;  1 drivers
v000001bf6b261180_0 .net *"_ivl_254", 0 0, L_000001bf6b313c30;  1 drivers
v000001bf6b183390_0 .net *"_ivl_256", 0 0, L_000001bf6b313730;  1 drivers
v000001bf6b2648d0_0 .net *"_ivl_27", 0 0, L_000001bf6b29d030;  1 drivers
v000001bf6b264d30_0 .net *"_ivl_29", 0 0, L_000001bf6b29c450;  1 drivers
v000001bf6b264650_0 .net *"_ivl_3", 0 0, L_000001bf6b29c090;  1 drivers
v000001bf6b265370_0 .net *"_ivl_30", 0 0, L_000001bf6b2bc610;  1 drivers
v000001bf6b2646f0_0 .net *"_ivl_33", 0 0, L_000001bf6b29d5d0;  1 drivers
v000001bf6b2643d0_0 .net *"_ivl_35", 0 0, L_000001bf6b29c590;  1 drivers
v000001bf6b264790_0 .net *"_ivl_36", 0 0, L_000001bf6b2bb500;  1 drivers
v000001bf6b264470_0 .net *"_ivl_39", 0 0, L_000001bf6b311750;  1 drivers
v000001bf6b2652d0_0 .net *"_ivl_41", 0 0, L_000001bf6b311570;  1 drivers
v000001bf6b265230_0 .net *"_ivl_42", 0 0, L_000001bf6b2bca70;  1 drivers
v000001bf6b2650f0_0 .net *"_ivl_45", 0 0, L_000001bf6b3117f0;  1 drivers
v000001bf6b264510_0 .net *"_ivl_47", 0 0, L_000001bf6b310030;  1 drivers
v000001bf6b264c90_0 .net *"_ivl_48", 0 0, L_000001bf6b2bc530;  1 drivers
v000001bf6b264330_0 .net *"_ivl_5", 0 0, L_000001bf6b29c130;  1 drivers
v000001bf6b2659b0_0 .net *"_ivl_51", 0 0, L_000001bf6b311ed0;  1 drivers
v000001bf6b265410_0 .net *"_ivl_53", 0 0, L_000001bf6b3100d0;  1 drivers
v000001bf6b264dd0_0 .net *"_ivl_54", 0 0, L_000001bf6b2bc450;  1 drivers
v000001bf6b264b50_0 .net *"_ivl_57", 0 0, L_000001bf6b3123d0;  1 drivers
v000001bf6b2657d0_0 .net *"_ivl_59", 0 0, L_000001bf6b312290;  1 drivers
v000001bf6b265550_0 .net *"_ivl_6", 0 0, L_000001bf6b2bc840;  1 drivers
v000001bf6b265910_0 .net *"_ivl_60", 0 0, L_000001bf6b2bc4c0;  1 drivers
v000001bf6b265190_0 .net *"_ivl_63", 0 0, L_000001bf6b311e30;  1 drivers
v000001bf6b264e70_0 .net *"_ivl_65", 0 0, L_000001bf6b3107b0;  1 drivers
v000001bf6b264f10_0 .net *"_ivl_66", 0 0, L_000001bf6b2bc5a0;  1 drivers
v000001bf6b2654b0_0 .net *"_ivl_69", 0 0, L_000001bf6b310530;  1 drivers
v000001bf6b264fb0_0 .net *"_ivl_71", 0 0, L_000001bf6b310170;  1 drivers
v000001bf6b2645b0_0 .net *"_ivl_72", 0 0, L_000001bf6b2bb8f0;  1 drivers
v000001bf6b265050_0 .net *"_ivl_75", 0 0, L_000001bf6b310210;  1 drivers
v000001bf6b2655f0_0 .net *"_ivl_77", 0 0, L_000001bf6b310cb0;  1 drivers
v000001bf6b264830_0 .net *"_ivl_78", 0 0, L_000001bf6b2bbd50;  1 drivers
v000001bf6b264970_0 .net *"_ivl_81", 0 0, L_000001bf6b310d50;  1 drivers
v000001bf6b265690_0 .net *"_ivl_83", 0 0, L_000001bf6b311cf0;  1 drivers
v000001bf6b264a10_0 .net *"_ivl_84", 0 0, L_000001bf6b2bcae0;  1 drivers
v000001bf6b265730_0 .net *"_ivl_87", 0 0, L_000001bf6b311f70;  1 drivers
v000001bf6b264ab0_0 .net *"_ivl_89", 0 0, L_000001bf6b312150;  1 drivers
v000001bf6b264bf0_0 .net *"_ivl_9", 0 0, L_000001bf6b29c270;  1 drivers
v000001bf6b265870_0 .net *"_ivl_90", 0 0, L_000001bf6b2bc6f0;  1 drivers
v000001bf6b261db0_0 .net *"_ivl_93", 0 0, L_000001bf6b3114d0;  1 drivers
v000001bf6b2641f0_0 .net *"_ivl_95", 0 0, L_000001bf6b310490;  1 drivers
v000001bf6b263250_0 .net *"_ivl_96", 0 0, L_000001bf6b2bc8b0;  1 drivers
v000001bf6b262e90_0 .net *"_ivl_99", 0 0, L_000001bf6b312330;  1 drivers
v000001bf6b262990_0 .net "a", 31 0, v000001bf6b270880_0;  alias, 1 drivers
v000001bf6b262fd0_0 .net "b", 31 0, v000001bf6b271640_0;  alias, 1 drivers
v000001bf6b261f90_0 .net "out", 0 0, L_000001bf6b2bbab0;  alias, 1 drivers
v000001bf6b264150_0 .net "temp", 31 0, L_000001bf6b30ff90;  1 drivers
L_000001bf6b29c090 .part v000001bf6b270880_0, 0, 1;
L_000001bf6b29c130 .part v000001bf6b271640_0, 0, 1;
L_000001bf6b29c270 .part v000001bf6b270880_0, 1, 1;
L_000001bf6b29cbd0 .part v000001bf6b271640_0, 1, 1;
L_000001bf6b29c3b0 .part v000001bf6b270880_0, 2, 1;
L_000001bf6b29d530 .part v000001bf6b271640_0, 2, 1;
L_000001bf6b29cef0 .part v000001bf6b270880_0, 3, 1;
L_000001bf6b29cc70 .part v000001bf6b271640_0, 3, 1;
L_000001bf6b29d030 .part v000001bf6b270880_0, 4, 1;
L_000001bf6b29c450 .part v000001bf6b271640_0, 4, 1;
L_000001bf6b29d5d0 .part v000001bf6b270880_0, 5, 1;
L_000001bf6b29c590 .part v000001bf6b271640_0, 5, 1;
L_000001bf6b311750 .part v000001bf6b270880_0, 6, 1;
L_000001bf6b311570 .part v000001bf6b271640_0, 6, 1;
L_000001bf6b3117f0 .part v000001bf6b270880_0, 7, 1;
L_000001bf6b310030 .part v000001bf6b271640_0, 7, 1;
L_000001bf6b311ed0 .part v000001bf6b270880_0, 8, 1;
L_000001bf6b3100d0 .part v000001bf6b271640_0, 8, 1;
L_000001bf6b3123d0 .part v000001bf6b270880_0, 9, 1;
L_000001bf6b312290 .part v000001bf6b271640_0, 9, 1;
L_000001bf6b311e30 .part v000001bf6b270880_0, 10, 1;
L_000001bf6b3107b0 .part v000001bf6b271640_0, 10, 1;
L_000001bf6b310530 .part v000001bf6b270880_0, 11, 1;
L_000001bf6b310170 .part v000001bf6b271640_0, 11, 1;
L_000001bf6b310210 .part v000001bf6b270880_0, 12, 1;
L_000001bf6b310cb0 .part v000001bf6b271640_0, 12, 1;
L_000001bf6b310d50 .part v000001bf6b270880_0, 13, 1;
L_000001bf6b311cf0 .part v000001bf6b271640_0, 13, 1;
L_000001bf6b311f70 .part v000001bf6b270880_0, 14, 1;
L_000001bf6b312150 .part v000001bf6b271640_0, 14, 1;
L_000001bf6b3114d0 .part v000001bf6b270880_0, 15, 1;
L_000001bf6b310490 .part v000001bf6b271640_0, 15, 1;
L_000001bf6b312330 .part v000001bf6b270880_0, 16, 1;
L_000001bf6b310c10 .part v000001bf6b271640_0, 16, 1;
L_000001bf6b311b10 .part v000001bf6b270880_0, 17, 1;
L_000001bf6b311a70 .part v000001bf6b271640_0, 17, 1;
L_000001bf6b3111b0 .part v000001bf6b270880_0, 18, 1;
L_000001bf6b311bb0 .part v000001bf6b271640_0, 18, 1;
L_000001bf6b311610 .part v000001bf6b270880_0, 19, 1;
L_000001bf6b310990 .part v000001bf6b271640_0, 19, 1;
L_000001bf6b3121f0 .part v000001bf6b270880_0, 20, 1;
L_000001bf6b312510 .part v000001bf6b271640_0, 20, 1;
L_000001bf6b311930 .part v000001bf6b270880_0, 21, 1;
L_000001bf6b3103f0 .part v000001bf6b271640_0, 21, 1;
L_000001bf6b3102b0 .part v000001bf6b270880_0, 22, 1;
L_000001bf6b310a30 .part v000001bf6b271640_0, 22, 1;
L_000001bf6b312470 .part v000001bf6b270880_0, 23, 1;
L_000001bf6b3125b0 .part v000001bf6b271640_0, 23, 1;
L_000001bf6b312650 .part v000001bf6b270880_0, 24, 1;
L_000001bf6b312010 .part v000001bf6b271640_0, 24, 1;
L_000001bf6b311c50 .part v000001bf6b270880_0, 25, 1;
L_000001bf6b3126f0 .part v000001bf6b271640_0, 25, 1;
L_000001bf6b310850 .part v000001bf6b270880_0, 26, 1;
L_000001bf6b311390 .part v000001bf6b271640_0, 26, 1;
L_000001bf6b311d90 .part v000001bf6b270880_0, 27, 1;
L_000001bf6b310df0 .part v000001bf6b271640_0, 27, 1;
L_000001bf6b3120b0 .part v000001bf6b270880_0, 28, 1;
L_000001bf6b310ad0 .part v000001bf6b271640_0, 28, 1;
L_000001bf6b311890 .part v000001bf6b270880_0, 29, 1;
L_000001bf6b310710 .part v000001bf6b271640_0, 29, 1;
L_000001bf6b310b70 .part v000001bf6b270880_0, 30, 1;
L_000001bf6b3108f0 .part v000001bf6b271640_0, 30, 1;
LS_000001bf6b30ff90_0_0 .concat8 [ 1 1 1 1], L_000001bf6b2bb420, L_000001bf6b2bc840, L_000001bf6b2bca00, L_000001bf6b2bbea0;
LS_000001bf6b30ff90_0_4 .concat8 [ 1 1 1 1], L_000001bf6b2bcca0, L_000001bf6b2bc610, L_000001bf6b2bb500, L_000001bf6b2bca70;
LS_000001bf6b30ff90_0_8 .concat8 [ 1 1 1 1], L_000001bf6b2bc530, L_000001bf6b2bc450, L_000001bf6b2bc4c0, L_000001bf6b2bc5a0;
LS_000001bf6b30ff90_0_12 .concat8 [ 1 1 1 1], L_000001bf6b2bb8f0, L_000001bf6b2bbd50, L_000001bf6b2bcae0, L_000001bf6b2bc6f0;
LS_000001bf6b30ff90_0_16 .concat8 [ 1 1 1 1], L_000001bf6b2bc8b0, L_000001bf6b2bc140, L_000001bf6b2bb570, L_000001bf6b2bb5e0;
LS_000001bf6b30ff90_0_20 .concat8 [ 1 1 1 1], L_000001bf6b2bcb50, L_000001bf6b2bcbc0, L_000001bf6b2bbf80, L_000001bf6b2bcd10;
LS_000001bf6b30ff90_0_24 .concat8 [ 1 1 1 1], L_000001bf6b2bcd80, L_000001bf6b2bb730, L_000001bf6b2bb880, L_000001bf6b2bcdf0;
LS_000001bf6b30ff90_0_28 .concat8 [ 1 1 1 1], L_000001bf6b2bbc70, L_000001bf6b2bb7a0, L_000001bf6b2bb810, L_000001bf6b2bb960;
LS_000001bf6b30ff90_1_0 .concat8 [ 4 4 4 4], LS_000001bf6b30ff90_0_0, LS_000001bf6b30ff90_0_4, LS_000001bf6b30ff90_0_8, LS_000001bf6b30ff90_0_12;
LS_000001bf6b30ff90_1_4 .concat8 [ 4 4 4 4], LS_000001bf6b30ff90_0_16, LS_000001bf6b30ff90_0_20, LS_000001bf6b30ff90_0_24, LS_000001bf6b30ff90_0_28;
L_000001bf6b30ff90 .concat8 [ 16 16 0 0], LS_000001bf6b30ff90_1_0, LS_000001bf6b30ff90_1_4;
L_000001bf6b311430 .part v000001bf6b270880_0, 31, 1;
L_000001bf6b310e90 .part v000001bf6b271640_0, 31, 1;
L_000001bf6b310f30 .part L_000001bf6b30ff90, 0, 1;
L_000001bf6b310350 .part L_000001bf6b30ff90, 1, 1;
L_000001bf6b310670 .part L_000001bf6b30ff90, 2, 1;
L_000001bf6b3105d0 .part L_000001bf6b30ff90, 3, 1;
L_000001bf6b3112f0 .part L_000001bf6b30ff90, 4, 1;
L_000001bf6b310fd0 .part L_000001bf6b30ff90, 5, 1;
L_000001bf6b311070 .part L_000001bf6b30ff90, 6, 1;
L_000001bf6b311110 .part L_000001bf6b30ff90, 7, 1;
L_000001bf6b311250 .part L_000001bf6b30ff90, 8, 1;
L_000001bf6b3116b0 .part L_000001bf6b30ff90, 9, 1;
L_000001bf6b3119d0 .part L_000001bf6b30ff90, 10, 1;
L_000001bf6b313af0 .part L_000001bf6b30ff90, 11, 1;
L_000001bf6b312970 .part L_000001bf6b30ff90, 12, 1;
L_000001bf6b312790 .part L_000001bf6b30ff90, 13, 1;
L_000001bf6b314ef0 .part L_000001bf6b30ff90, 14, 1;
L_000001bf6b312a10 .part L_000001bf6b30ff90, 15, 1;
L_000001bf6b312830 .part L_000001bf6b30ff90, 16, 1;
L_000001bf6b312bf0 .part L_000001bf6b30ff90, 17, 1;
L_000001bf6b312ab0 .part L_000001bf6b30ff90, 18, 1;
L_000001bf6b314bd0 .part L_000001bf6b30ff90, 19, 1;
L_000001bf6b312e70 .part L_000001bf6b30ff90, 20, 1;
L_000001bf6b312c90 .part L_000001bf6b30ff90, 21, 1;
L_000001bf6b3143b0 .part L_000001bf6b30ff90, 22, 1;
L_000001bf6b3135f0 .part L_000001bf6b30ff90, 23, 1;
L_000001bf6b313690 .part L_000001bf6b30ff90, 24, 1;
L_000001bf6b313f50 .part L_000001bf6b30ff90, 25, 1;
L_000001bf6b3148b0 .part L_000001bf6b30ff90, 26, 1;
L_000001bf6b314310 .part L_000001bf6b30ff90, 27, 1;
L_000001bf6b314b30 .part L_000001bf6b30ff90, 28, 1;
L_000001bf6b313d70 .part L_000001bf6b30ff90, 29, 1;
L_000001bf6b313c30 .part L_000001bf6b30ff90, 30, 1;
L_000001bf6b313730 .part L_000001bf6b30ff90, 31, 1;
S_000001bf6b0002d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001bf6afb9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001bf6b1f9f30 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001bf6b2bc060 .functor NOT 1, L_000001bf6b29d490, C4<0>, C4<0>, C4<0>;
v000001bf6b262d50_0 .net "A", 31 0, v000001bf6b270880_0;  alias, 1 drivers
v000001bf6b2623f0_0 .net "ALUOP", 3 0, v000001bf6b261b30_0;  alias, 1 drivers
v000001bf6b262490_0 .net "B", 31 0, v000001bf6b271640_0;  alias, 1 drivers
v000001bf6b263b10_0 .var "CF", 0 0;
v000001bf6b2625d0_0 .net "ZF", 0 0, L_000001bf6b2bc060;  alias, 1 drivers
v000001bf6b261c70_0 .net *"_ivl_1", 0 0, L_000001bf6b29d490;  1 drivers
v000001bf6b263570_0 .var "res", 31 0;
E_000001bf6b1fa470 .event anyedge, v000001bf6b2623f0_0, v000001bf6b262990_0, v000001bf6b262fd0_0, v000001bf6b263b10_0;
L_000001bf6b29d490 .reduce/or v000001bf6b263570_0;
S_000001bf6affd8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001bf6afb9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001bf6b2662f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b266328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b266360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b266398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b2663d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b266408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b266440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b266478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b2664b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b2664e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b266520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b266558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b266590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b2665c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b266600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b266638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b266670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b2666a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b2666e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b266718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b266750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b266788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b2667c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b2667f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b266830 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf6b261b30_0 .var "ALU_OP", 3 0;
v000001bf6b263610_0 .net "opcode", 11 0, v000001bf6b270b00_0;  alias, 1 drivers
E_000001bf6b1fa9b0 .event anyedge, v000001bf6b15eeb0_0;
S_000001bf6affda30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001bf6b26f520_0 .net "EX1_forward_to_B", 31 0, v000001bf6b26ee40_0;  alias, 1 drivers
v000001bf6b26fc00_0 .net "EX_PFC", 31 0, v000001bf6b26e8a0_0;  alias, 1 drivers
v000001bf6b26dea0_0 .net "EX_PFC_to_IF", 31 0, L_000001bf6b29c8b0;  alias, 1 drivers
v000001bf6b26f3e0_0 .net "alu_selA", 1 0, L_000001bf6b29f010;  alias, 1 drivers
v000001bf6b26ebc0_0 .net "alu_selB", 1 0, L_000001bf6b2a0eb0;  alias, 1 drivers
v000001bf6b26ff20_0 .net "ex_haz", 31 0, v000001bf6b25eb60_0;  alias, 1 drivers
v000001bf6b26e800_0 .net "id_haz", 31 0, L_000001bf6b29bff0;  alias, 1 drivers
v000001bf6b26f7a0_0 .net "is_jr", 0 0, v000001bf6b26dd60_0;  alias, 1 drivers
v000001bf6b26dae0_0 .net "mem_haz", 31 0, L_000001bf6b2bd1e0;  alias, 1 drivers
v000001bf6b26db80_0 .net "oper1", 31 0, L_000001bf6b2a55c0;  alias, 1 drivers
v000001bf6b26fac0_0 .net "oper2", 31 0, L_000001bf6b2bc990;  alias, 1 drivers
v000001bf6b26dc20_0 .net "pc", 31 0, v000001bf6b26ffc0_0;  alias, 1 drivers
v000001bf6b26e9e0_0 .net "rs1", 31 0, v000001bf6b26e4e0_0;  alias, 1 drivers
v000001bf6b26d900_0 .net "rs2_in", 31 0, v000001bf6b26f020_0;  alias, 1 drivers
v000001bf6b26fca0_0 .net "rs2_out", 31 0, L_000001bf6b2bc0d0;  alias, 1 drivers
v000001bf6b26ef80_0 .net "store_rs2_forward", 1 0, L_000001bf6b2a0910;  alias, 1 drivers
L_000001bf6b29c8b0 .functor MUXZ 32, v000001bf6b26e8a0_0, L_000001bf6b2a55c0, v000001bf6b26dd60_0, C4<>;
S_000001bf6afb8200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001bf6affda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bf6b1f9f70 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bf6b2a65f0 .functor NOT 1, L_000001bf6b29de90, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a54e0 .functor NOT 1, L_000001bf6b29dc10, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a6820 .functor NOT 1, L_000001bf6b29d990, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a6510 .functor NOT 1, L_000001bf6b29d8f0, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a6660 .functor AND 32, L_000001bf6b2a5e80, v000001bf6b26e4e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2a6ac0 .functor AND 32, L_000001bf6b2a5cc0, L_000001bf6b2bd1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2a6b30 .functor OR 32, L_000001bf6b2a6660, L_000001bf6b2a6ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf6b2a6890 .functor AND 32, L_000001bf6b2a5710, v000001bf6b25eb60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2a6ba0 .functor OR 32, L_000001bf6b2a6b30, L_000001bf6b2a6890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf6b2a5550 .functor AND 32, L_000001bf6b2a6580, L_000001bf6b29bff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2a55c0 .functor OR 32, L_000001bf6b2a6ba0, L_000001bf6b2a5550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf6b2631b0_0 .net *"_ivl_1", 0 0, L_000001bf6b29de90;  1 drivers
v000001bf6b263390_0 .net *"_ivl_13", 0 0, L_000001bf6b29d990;  1 drivers
v000001bf6b2637f0_0 .net *"_ivl_14", 0 0, L_000001bf6b2a6820;  1 drivers
v000001bf6b263cf0_0 .net *"_ivl_19", 0 0, L_000001bf6b29bd70;  1 drivers
v000001bf6b263d90_0 .net *"_ivl_2", 0 0, L_000001bf6b2a65f0;  1 drivers
v000001bf6b26a0e0_0 .net *"_ivl_23", 0 0, L_000001bf6b29d850;  1 drivers
v000001bf6b26a180_0 .net *"_ivl_27", 0 0, L_000001bf6b29d8f0;  1 drivers
v000001bf6b26b6c0_0 .net *"_ivl_28", 0 0, L_000001bf6b2a6510;  1 drivers
v000001bf6b26a4a0_0 .net *"_ivl_33", 0 0, L_000001bf6b29da30;  1 drivers
v000001bf6b26a220_0 .net *"_ivl_37", 0 0, L_000001bf6b29dad0;  1 drivers
v000001bf6b26b580_0 .net *"_ivl_40", 31 0, L_000001bf6b2a6660;  1 drivers
v000001bf6b26b300_0 .net *"_ivl_42", 31 0, L_000001bf6b2a6ac0;  1 drivers
v000001bf6b26a860_0 .net *"_ivl_44", 31 0, L_000001bf6b2a6b30;  1 drivers
v000001bf6b26b1c0_0 .net *"_ivl_46", 31 0, L_000001bf6b2a6890;  1 drivers
v000001bf6b26a9a0_0 .net *"_ivl_48", 31 0, L_000001bf6b2a6ba0;  1 drivers
v000001bf6b26a2c0_0 .net *"_ivl_50", 31 0, L_000001bf6b2a5550;  1 drivers
v000001bf6b26a360_0 .net *"_ivl_7", 0 0, L_000001bf6b29dc10;  1 drivers
v000001bf6b26aae0_0 .net *"_ivl_8", 0 0, L_000001bf6b2a54e0;  1 drivers
v000001bf6b26aa40_0 .net "ina", 31 0, v000001bf6b26e4e0_0;  alias, 1 drivers
v000001bf6b26b120_0 .net "inb", 31 0, L_000001bf6b2bd1e0;  alias, 1 drivers
v000001bf6b26a400_0 .net "inc", 31 0, v000001bf6b25eb60_0;  alias, 1 drivers
v000001bf6b26a540_0 .net "ind", 31 0, L_000001bf6b29bff0;  alias, 1 drivers
v000001bf6b26b260_0 .net "out", 31 0, L_000001bf6b2a55c0;  alias, 1 drivers
v000001bf6b26a5e0_0 .net "s0", 31 0, L_000001bf6b2a5e80;  1 drivers
v000001bf6b26a680_0 .net "s1", 31 0, L_000001bf6b2a5cc0;  1 drivers
v000001bf6b26a720_0 .net "s2", 31 0, L_000001bf6b2a5710;  1 drivers
v000001bf6b26a7c0_0 .net "s3", 31 0, L_000001bf6b2a6580;  1 drivers
v000001bf6b26b3a0_0 .net "sel", 1 0, L_000001bf6b29f010;  alias, 1 drivers
L_000001bf6b29de90 .part L_000001bf6b29f010, 1, 1;
LS_000001bf6b29ba50_0_0 .concat [ 1 1 1 1], L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0;
LS_000001bf6b29ba50_0_4 .concat [ 1 1 1 1], L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0;
LS_000001bf6b29ba50_0_8 .concat [ 1 1 1 1], L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0;
LS_000001bf6b29ba50_0_12 .concat [ 1 1 1 1], L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0;
LS_000001bf6b29ba50_0_16 .concat [ 1 1 1 1], L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0;
LS_000001bf6b29ba50_0_20 .concat [ 1 1 1 1], L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0;
LS_000001bf6b29ba50_0_24 .concat [ 1 1 1 1], L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0;
LS_000001bf6b29ba50_0_28 .concat [ 1 1 1 1], L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0, L_000001bf6b2a65f0;
LS_000001bf6b29ba50_1_0 .concat [ 4 4 4 4], LS_000001bf6b29ba50_0_0, LS_000001bf6b29ba50_0_4, LS_000001bf6b29ba50_0_8, LS_000001bf6b29ba50_0_12;
LS_000001bf6b29ba50_1_4 .concat [ 4 4 4 4], LS_000001bf6b29ba50_0_16, LS_000001bf6b29ba50_0_20, LS_000001bf6b29ba50_0_24, LS_000001bf6b29ba50_0_28;
L_000001bf6b29ba50 .concat [ 16 16 0 0], LS_000001bf6b29ba50_1_0, LS_000001bf6b29ba50_1_4;
L_000001bf6b29dc10 .part L_000001bf6b29f010, 0, 1;
LS_000001bf6b29db70_0_0 .concat [ 1 1 1 1], L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0;
LS_000001bf6b29db70_0_4 .concat [ 1 1 1 1], L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0;
LS_000001bf6b29db70_0_8 .concat [ 1 1 1 1], L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0;
LS_000001bf6b29db70_0_12 .concat [ 1 1 1 1], L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0;
LS_000001bf6b29db70_0_16 .concat [ 1 1 1 1], L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0;
LS_000001bf6b29db70_0_20 .concat [ 1 1 1 1], L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0;
LS_000001bf6b29db70_0_24 .concat [ 1 1 1 1], L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0;
LS_000001bf6b29db70_0_28 .concat [ 1 1 1 1], L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0, L_000001bf6b2a54e0;
LS_000001bf6b29db70_1_0 .concat [ 4 4 4 4], LS_000001bf6b29db70_0_0, LS_000001bf6b29db70_0_4, LS_000001bf6b29db70_0_8, LS_000001bf6b29db70_0_12;
LS_000001bf6b29db70_1_4 .concat [ 4 4 4 4], LS_000001bf6b29db70_0_16, LS_000001bf6b29db70_0_20, LS_000001bf6b29db70_0_24, LS_000001bf6b29db70_0_28;
L_000001bf6b29db70 .concat [ 16 16 0 0], LS_000001bf6b29db70_1_0, LS_000001bf6b29db70_1_4;
L_000001bf6b29d990 .part L_000001bf6b29f010, 1, 1;
LS_000001bf6b29cd10_0_0 .concat [ 1 1 1 1], L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820;
LS_000001bf6b29cd10_0_4 .concat [ 1 1 1 1], L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820;
LS_000001bf6b29cd10_0_8 .concat [ 1 1 1 1], L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820;
LS_000001bf6b29cd10_0_12 .concat [ 1 1 1 1], L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820;
LS_000001bf6b29cd10_0_16 .concat [ 1 1 1 1], L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820;
LS_000001bf6b29cd10_0_20 .concat [ 1 1 1 1], L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820;
LS_000001bf6b29cd10_0_24 .concat [ 1 1 1 1], L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820;
LS_000001bf6b29cd10_0_28 .concat [ 1 1 1 1], L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820, L_000001bf6b2a6820;
LS_000001bf6b29cd10_1_0 .concat [ 4 4 4 4], LS_000001bf6b29cd10_0_0, LS_000001bf6b29cd10_0_4, LS_000001bf6b29cd10_0_8, LS_000001bf6b29cd10_0_12;
LS_000001bf6b29cd10_1_4 .concat [ 4 4 4 4], LS_000001bf6b29cd10_0_16, LS_000001bf6b29cd10_0_20, LS_000001bf6b29cd10_0_24, LS_000001bf6b29cd10_0_28;
L_000001bf6b29cd10 .concat [ 16 16 0 0], LS_000001bf6b29cd10_1_0, LS_000001bf6b29cd10_1_4;
L_000001bf6b29bd70 .part L_000001bf6b29f010, 0, 1;
LS_000001bf6b29c630_0_0 .concat [ 1 1 1 1], L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70;
LS_000001bf6b29c630_0_4 .concat [ 1 1 1 1], L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70;
LS_000001bf6b29c630_0_8 .concat [ 1 1 1 1], L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70;
LS_000001bf6b29c630_0_12 .concat [ 1 1 1 1], L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70;
LS_000001bf6b29c630_0_16 .concat [ 1 1 1 1], L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70;
LS_000001bf6b29c630_0_20 .concat [ 1 1 1 1], L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70;
LS_000001bf6b29c630_0_24 .concat [ 1 1 1 1], L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70;
LS_000001bf6b29c630_0_28 .concat [ 1 1 1 1], L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70, L_000001bf6b29bd70;
LS_000001bf6b29c630_1_0 .concat [ 4 4 4 4], LS_000001bf6b29c630_0_0, LS_000001bf6b29c630_0_4, LS_000001bf6b29c630_0_8, LS_000001bf6b29c630_0_12;
LS_000001bf6b29c630_1_4 .concat [ 4 4 4 4], LS_000001bf6b29c630_0_16, LS_000001bf6b29c630_0_20, LS_000001bf6b29c630_0_24, LS_000001bf6b29c630_0_28;
L_000001bf6b29c630 .concat [ 16 16 0 0], LS_000001bf6b29c630_1_0, LS_000001bf6b29c630_1_4;
L_000001bf6b29d850 .part L_000001bf6b29f010, 1, 1;
LS_000001bf6b29d350_0_0 .concat [ 1 1 1 1], L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850;
LS_000001bf6b29d350_0_4 .concat [ 1 1 1 1], L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850;
LS_000001bf6b29d350_0_8 .concat [ 1 1 1 1], L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850;
LS_000001bf6b29d350_0_12 .concat [ 1 1 1 1], L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850;
LS_000001bf6b29d350_0_16 .concat [ 1 1 1 1], L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850;
LS_000001bf6b29d350_0_20 .concat [ 1 1 1 1], L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850;
LS_000001bf6b29d350_0_24 .concat [ 1 1 1 1], L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850;
LS_000001bf6b29d350_0_28 .concat [ 1 1 1 1], L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850, L_000001bf6b29d850;
LS_000001bf6b29d350_1_0 .concat [ 4 4 4 4], LS_000001bf6b29d350_0_0, LS_000001bf6b29d350_0_4, LS_000001bf6b29d350_0_8, LS_000001bf6b29d350_0_12;
LS_000001bf6b29d350_1_4 .concat [ 4 4 4 4], LS_000001bf6b29d350_0_16, LS_000001bf6b29d350_0_20, LS_000001bf6b29d350_0_24, LS_000001bf6b29d350_0_28;
L_000001bf6b29d350 .concat [ 16 16 0 0], LS_000001bf6b29d350_1_0, LS_000001bf6b29d350_1_4;
L_000001bf6b29d8f0 .part L_000001bf6b29f010, 0, 1;
LS_000001bf6b29dcb0_0_0 .concat [ 1 1 1 1], L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510;
LS_000001bf6b29dcb0_0_4 .concat [ 1 1 1 1], L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510;
LS_000001bf6b29dcb0_0_8 .concat [ 1 1 1 1], L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510;
LS_000001bf6b29dcb0_0_12 .concat [ 1 1 1 1], L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510;
LS_000001bf6b29dcb0_0_16 .concat [ 1 1 1 1], L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510;
LS_000001bf6b29dcb0_0_20 .concat [ 1 1 1 1], L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510;
LS_000001bf6b29dcb0_0_24 .concat [ 1 1 1 1], L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510;
LS_000001bf6b29dcb0_0_28 .concat [ 1 1 1 1], L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510, L_000001bf6b2a6510;
LS_000001bf6b29dcb0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29dcb0_0_0, LS_000001bf6b29dcb0_0_4, LS_000001bf6b29dcb0_0_8, LS_000001bf6b29dcb0_0_12;
LS_000001bf6b29dcb0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29dcb0_0_16, LS_000001bf6b29dcb0_0_20, LS_000001bf6b29dcb0_0_24, LS_000001bf6b29dcb0_0_28;
L_000001bf6b29dcb0 .concat [ 16 16 0 0], LS_000001bf6b29dcb0_1_0, LS_000001bf6b29dcb0_1_4;
L_000001bf6b29da30 .part L_000001bf6b29f010, 1, 1;
LS_000001bf6b29c9f0_0_0 .concat [ 1 1 1 1], L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30;
LS_000001bf6b29c9f0_0_4 .concat [ 1 1 1 1], L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30;
LS_000001bf6b29c9f0_0_8 .concat [ 1 1 1 1], L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30;
LS_000001bf6b29c9f0_0_12 .concat [ 1 1 1 1], L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30;
LS_000001bf6b29c9f0_0_16 .concat [ 1 1 1 1], L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30;
LS_000001bf6b29c9f0_0_20 .concat [ 1 1 1 1], L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30;
LS_000001bf6b29c9f0_0_24 .concat [ 1 1 1 1], L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30;
LS_000001bf6b29c9f0_0_28 .concat [ 1 1 1 1], L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30, L_000001bf6b29da30;
LS_000001bf6b29c9f0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29c9f0_0_0, LS_000001bf6b29c9f0_0_4, LS_000001bf6b29c9f0_0_8, LS_000001bf6b29c9f0_0_12;
LS_000001bf6b29c9f0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29c9f0_0_16, LS_000001bf6b29c9f0_0_20, LS_000001bf6b29c9f0_0_24, LS_000001bf6b29c9f0_0_28;
L_000001bf6b29c9f0 .concat [ 16 16 0 0], LS_000001bf6b29c9f0_1_0, LS_000001bf6b29c9f0_1_4;
L_000001bf6b29dad0 .part L_000001bf6b29f010, 0, 1;
LS_000001bf6b29ca90_0_0 .concat [ 1 1 1 1], L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0;
LS_000001bf6b29ca90_0_4 .concat [ 1 1 1 1], L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0;
LS_000001bf6b29ca90_0_8 .concat [ 1 1 1 1], L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0;
LS_000001bf6b29ca90_0_12 .concat [ 1 1 1 1], L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0;
LS_000001bf6b29ca90_0_16 .concat [ 1 1 1 1], L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0;
LS_000001bf6b29ca90_0_20 .concat [ 1 1 1 1], L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0;
LS_000001bf6b29ca90_0_24 .concat [ 1 1 1 1], L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0;
LS_000001bf6b29ca90_0_28 .concat [ 1 1 1 1], L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0, L_000001bf6b29dad0;
LS_000001bf6b29ca90_1_0 .concat [ 4 4 4 4], LS_000001bf6b29ca90_0_0, LS_000001bf6b29ca90_0_4, LS_000001bf6b29ca90_0_8, LS_000001bf6b29ca90_0_12;
LS_000001bf6b29ca90_1_4 .concat [ 4 4 4 4], LS_000001bf6b29ca90_0_16, LS_000001bf6b29ca90_0_20, LS_000001bf6b29ca90_0_24, LS_000001bf6b29ca90_0_28;
L_000001bf6b29ca90 .concat [ 16 16 0 0], LS_000001bf6b29ca90_1_0, LS_000001bf6b29ca90_1_4;
S_000001bf6afb8390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bf6afb8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2a5e80 .functor AND 32, L_000001bf6b29ba50, L_000001bf6b29db70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b262710_0 .net "in1", 31 0, L_000001bf6b29ba50;  1 drivers
v000001bf6b263890_0 .net "in2", 31 0, L_000001bf6b29db70;  1 drivers
v000001bf6b2627b0_0 .net "out", 31 0, L_000001bf6b2a5e80;  alias, 1 drivers
S_000001bf6aff0940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bf6afb8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2a5cc0 .functor AND 32, L_000001bf6b29cd10, L_000001bf6b29c630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b262cb0_0 .net "in1", 31 0, L_000001bf6b29cd10;  1 drivers
v000001bf6b262850_0 .net "in2", 31 0, L_000001bf6b29c630;  1 drivers
v000001bf6b2628f0_0 .net "out", 31 0, L_000001bf6b2a5cc0;  alias, 1 drivers
S_000001bf6aff0ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bf6afb8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2a5710 .functor AND 32, L_000001bf6b29d350, L_000001bf6b29dcb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b263750_0 .net "in1", 31 0, L_000001bf6b29d350;  1 drivers
v000001bf6b262b70_0 .net "in2", 31 0, L_000001bf6b29dcb0;  1 drivers
v000001bf6b263c50_0 .net "out", 31 0, L_000001bf6b2a5710;  alias, 1 drivers
S_000001bf6b2676d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bf6afb8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2a6580 .functor AND 32, L_000001bf6b29c9f0, L_000001bf6b29ca90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b262c10_0 .net "in1", 31 0, L_000001bf6b29c9f0;  1 drivers
v000001bf6b262df0_0 .net "in2", 31 0, L_000001bf6b29ca90;  1 drivers
v000001bf6b262f30_0 .net "out", 31 0, L_000001bf6b2a6580;  alias, 1 drivers
S_000001bf6b267540 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001bf6affda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bf6b1fa830 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bf6b2a5d30 .functor NOT 1, L_000001bf6b29d210, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a5780 .functor NOT 1, L_000001bf6b29dd50, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a5940 .functor NOT 1, L_000001bf6b29d710, C4<0>, C4<0>, C4<0>;
L_000001bf6b1d8fe0 .functor NOT 1, L_000001bf6b29cf90, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bc220 .functor AND 32, L_000001bf6b2a56a0, v000001bf6b26ee40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2bc300 .functor AND 32, L_000001bf6b2a6040, L_000001bf6b2bd1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2bc290 .functor OR 32, L_000001bf6b2bc220, L_000001bf6b2bc300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf6b2bbff0 .functor AND 32, L_000001bf6b2a59b0, v000001bf6b25eb60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2bce60 .functor OR 32, L_000001bf6b2bc290, L_000001bf6b2bbff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf6b2bb340 .functor AND 32, L_000001bf6b2bc7d0, L_000001bf6b29bff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2bc990 .functor OR 32, L_000001bf6b2bce60, L_000001bf6b2bb340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf6b26af40_0 .net *"_ivl_1", 0 0, L_000001bf6b29d210;  1 drivers
v000001bf6b26b080_0 .net *"_ivl_13", 0 0, L_000001bf6b29d710;  1 drivers
v000001bf6b268740_0 .net *"_ivl_14", 0 0, L_000001bf6b2a5940;  1 drivers
v000001bf6b268c40_0 .net *"_ivl_19", 0 0, L_000001bf6b29cb30;  1 drivers
v000001bf6b268240_0 .net *"_ivl_2", 0 0, L_000001bf6b2a5d30;  1 drivers
v000001bf6b269dc0_0 .net *"_ivl_23", 0 0, L_000001bf6b29be10;  1 drivers
v000001bf6b269be0_0 .net *"_ivl_27", 0 0, L_000001bf6b29cf90;  1 drivers
v000001bf6b2693c0_0 .net *"_ivl_28", 0 0, L_000001bf6b1d8fe0;  1 drivers
v000001bf6b268ba0_0 .net *"_ivl_33", 0 0, L_000001bf6b29d670;  1 drivers
v000001bf6b269f00_0 .net *"_ivl_37", 0 0, L_000001bf6b29d3f0;  1 drivers
v000001bf6b2687e0_0 .net *"_ivl_40", 31 0, L_000001bf6b2bc220;  1 drivers
v000001bf6b269000_0 .net *"_ivl_42", 31 0, L_000001bf6b2bc300;  1 drivers
v000001bf6b267f20_0 .net *"_ivl_44", 31 0, L_000001bf6b2bc290;  1 drivers
v000001bf6b2678e0_0 .net *"_ivl_46", 31 0, L_000001bf6b2bbff0;  1 drivers
v000001bf6b267980_0 .net *"_ivl_48", 31 0, L_000001bf6b2bce60;  1 drivers
v000001bf6b26a040_0 .net *"_ivl_50", 31 0, L_000001bf6b2bb340;  1 drivers
v000001bf6b268060_0 .net *"_ivl_7", 0 0, L_000001bf6b29dd50;  1 drivers
v000001bf6b269c80_0 .net *"_ivl_8", 0 0, L_000001bf6b2a5780;  1 drivers
v000001bf6b268f60_0 .net "ina", 31 0, v000001bf6b26ee40_0;  alias, 1 drivers
v000001bf6b2686a0_0 .net "inb", 31 0, L_000001bf6b2bd1e0;  alias, 1 drivers
v000001bf6b2682e0_0 .net "inc", 31 0, v000001bf6b25eb60_0;  alias, 1 drivers
v000001bf6b269820_0 .net "ind", 31 0, L_000001bf6b29bff0;  alias, 1 drivers
v000001bf6b268920_0 .net "out", 31 0, L_000001bf6b2bc990;  alias, 1 drivers
v000001bf6b269d20_0 .net "s0", 31 0, L_000001bf6b2a56a0;  1 drivers
v000001bf6b269140_0 .net "s1", 31 0, L_000001bf6b2a6040;  1 drivers
v000001bf6b268380_0 .net "s2", 31 0, L_000001bf6b2a59b0;  1 drivers
v000001bf6b268e20_0 .net "s3", 31 0, L_000001bf6b2bc7d0;  1 drivers
v000001bf6b2681a0_0 .net "sel", 1 0, L_000001bf6b2a0eb0;  alias, 1 drivers
L_000001bf6b29d210 .part L_000001bf6b2a0eb0, 1, 1;
LS_000001bf6b29baf0_0_0 .concat [ 1 1 1 1], L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30;
LS_000001bf6b29baf0_0_4 .concat [ 1 1 1 1], L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30;
LS_000001bf6b29baf0_0_8 .concat [ 1 1 1 1], L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30;
LS_000001bf6b29baf0_0_12 .concat [ 1 1 1 1], L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30;
LS_000001bf6b29baf0_0_16 .concat [ 1 1 1 1], L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30;
LS_000001bf6b29baf0_0_20 .concat [ 1 1 1 1], L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30;
LS_000001bf6b29baf0_0_24 .concat [ 1 1 1 1], L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30;
LS_000001bf6b29baf0_0_28 .concat [ 1 1 1 1], L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30, L_000001bf6b2a5d30;
LS_000001bf6b29baf0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29baf0_0_0, LS_000001bf6b29baf0_0_4, LS_000001bf6b29baf0_0_8, LS_000001bf6b29baf0_0_12;
LS_000001bf6b29baf0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29baf0_0_16, LS_000001bf6b29baf0_0_20, LS_000001bf6b29baf0_0_24, LS_000001bf6b29baf0_0_28;
L_000001bf6b29baf0 .concat [ 16 16 0 0], LS_000001bf6b29baf0_1_0, LS_000001bf6b29baf0_1_4;
L_000001bf6b29dd50 .part L_000001bf6b2a0eb0, 0, 1;
LS_000001bf6b29d0d0_0_0 .concat [ 1 1 1 1], L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780;
LS_000001bf6b29d0d0_0_4 .concat [ 1 1 1 1], L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780;
LS_000001bf6b29d0d0_0_8 .concat [ 1 1 1 1], L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780;
LS_000001bf6b29d0d0_0_12 .concat [ 1 1 1 1], L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780;
LS_000001bf6b29d0d0_0_16 .concat [ 1 1 1 1], L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780;
LS_000001bf6b29d0d0_0_20 .concat [ 1 1 1 1], L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780;
LS_000001bf6b29d0d0_0_24 .concat [ 1 1 1 1], L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780;
LS_000001bf6b29d0d0_0_28 .concat [ 1 1 1 1], L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780, L_000001bf6b2a5780;
LS_000001bf6b29d0d0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29d0d0_0_0, LS_000001bf6b29d0d0_0_4, LS_000001bf6b29d0d0_0_8, LS_000001bf6b29d0d0_0_12;
LS_000001bf6b29d0d0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29d0d0_0_16, LS_000001bf6b29d0d0_0_20, LS_000001bf6b29d0d0_0_24, LS_000001bf6b29d0d0_0_28;
L_000001bf6b29d0d0 .concat [ 16 16 0 0], LS_000001bf6b29d0d0_1_0, LS_000001bf6b29d0d0_1_4;
L_000001bf6b29d710 .part L_000001bf6b2a0eb0, 1, 1;
LS_000001bf6b29c1d0_0_0 .concat [ 1 1 1 1], L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940;
LS_000001bf6b29c1d0_0_4 .concat [ 1 1 1 1], L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940;
LS_000001bf6b29c1d0_0_8 .concat [ 1 1 1 1], L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940;
LS_000001bf6b29c1d0_0_12 .concat [ 1 1 1 1], L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940;
LS_000001bf6b29c1d0_0_16 .concat [ 1 1 1 1], L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940;
LS_000001bf6b29c1d0_0_20 .concat [ 1 1 1 1], L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940;
LS_000001bf6b29c1d0_0_24 .concat [ 1 1 1 1], L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940;
LS_000001bf6b29c1d0_0_28 .concat [ 1 1 1 1], L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940, L_000001bf6b2a5940;
LS_000001bf6b29c1d0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29c1d0_0_0, LS_000001bf6b29c1d0_0_4, LS_000001bf6b29c1d0_0_8, LS_000001bf6b29c1d0_0_12;
LS_000001bf6b29c1d0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29c1d0_0_16, LS_000001bf6b29c1d0_0_20, LS_000001bf6b29c1d0_0_24, LS_000001bf6b29c1d0_0_28;
L_000001bf6b29c1d0 .concat [ 16 16 0 0], LS_000001bf6b29c1d0_1_0, LS_000001bf6b29c1d0_1_4;
L_000001bf6b29cb30 .part L_000001bf6b2a0eb0, 0, 1;
LS_000001bf6b29c6d0_0_0 .concat [ 1 1 1 1], L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30;
LS_000001bf6b29c6d0_0_4 .concat [ 1 1 1 1], L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30;
LS_000001bf6b29c6d0_0_8 .concat [ 1 1 1 1], L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30;
LS_000001bf6b29c6d0_0_12 .concat [ 1 1 1 1], L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30;
LS_000001bf6b29c6d0_0_16 .concat [ 1 1 1 1], L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30;
LS_000001bf6b29c6d0_0_20 .concat [ 1 1 1 1], L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30;
LS_000001bf6b29c6d0_0_24 .concat [ 1 1 1 1], L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30;
LS_000001bf6b29c6d0_0_28 .concat [ 1 1 1 1], L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30, L_000001bf6b29cb30;
LS_000001bf6b29c6d0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29c6d0_0_0, LS_000001bf6b29c6d0_0_4, LS_000001bf6b29c6d0_0_8, LS_000001bf6b29c6d0_0_12;
LS_000001bf6b29c6d0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29c6d0_0_16, LS_000001bf6b29c6d0_0_20, LS_000001bf6b29c6d0_0_24, LS_000001bf6b29c6d0_0_28;
L_000001bf6b29c6d0 .concat [ 16 16 0 0], LS_000001bf6b29c6d0_1_0, LS_000001bf6b29c6d0_1_4;
L_000001bf6b29be10 .part L_000001bf6b2a0eb0, 1, 1;
LS_000001bf6b29bb90_0_0 .concat [ 1 1 1 1], L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10;
LS_000001bf6b29bb90_0_4 .concat [ 1 1 1 1], L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10;
LS_000001bf6b29bb90_0_8 .concat [ 1 1 1 1], L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10;
LS_000001bf6b29bb90_0_12 .concat [ 1 1 1 1], L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10;
LS_000001bf6b29bb90_0_16 .concat [ 1 1 1 1], L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10;
LS_000001bf6b29bb90_0_20 .concat [ 1 1 1 1], L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10;
LS_000001bf6b29bb90_0_24 .concat [ 1 1 1 1], L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10;
LS_000001bf6b29bb90_0_28 .concat [ 1 1 1 1], L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10, L_000001bf6b29be10;
LS_000001bf6b29bb90_1_0 .concat [ 4 4 4 4], LS_000001bf6b29bb90_0_0, LS_000001bf6b29bb90_0_4, LS_000001bf6b29bb90_0_8, LS_000001bf6b29bb90_0_12;
LS_000001bf6b29bb90_1_4 .concat [ 4 4 4 4], LS_000001bf6b29bb90_0_16, LS_000001bf6b29bb90_0_20, LS_000001bf6b29bb90_0_24, LS_000001bf6b29bb90_0_28;
L_000001bf6b29bb90 .concat [ 16 16 0 0], LS_000001bf6b29bb90_1_0, LS_000001bf6b29bb90_1_4;
L_000001bf6b29cf90 .part L_000001bf6b2a0eb0, 0, 1;
LS_000001bf6b29dfd0_0_0 .concat [ 1 1 1 1], L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0;
LS_000001bf6b29dfd0_0_4 .concat [ 1 1 1 1], L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0;
LS_000001bf6b29dfd0_0_8 .concat [ 1 1 1 1], L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0;
LS_000001bf6b29dfd0_0_12 .concat [ 1 1 1 1], L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0;
LS_000001bf6b29dfd0_0_16 .concat [ 1 1 1 1], L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0;
LS_000001bf6b29dfd0_0_20 .concat [ 1 1 1 1], L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0;
LS_000001bf6b29dfd0_0_24 .concat [ 1 1 1 1], L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0;
LS_000001bf6b29dfd0_0_28 .concat [ 1 1 1 1], L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0, L_000001bf6b1d8fe0;
LS_000001bf6b29dfd0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29dfd0_0_0, LS_000001bf6b29dfd0_0_4, LS_000001bf6b29dfd0_0_8, LS_000001bf6b29dfd0_0_12;
LS_000001bf6b29dfd0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29dfd0_0_16, LS_000001bf6b29dfd0_0_20, LS_000001bf6b29dfd0_0_24, LS_000001bf6b29dfd0_0_28;
L_000001bf6b29dfd0 .concat [ 16 16 0 0], LS_000001bf6b29dfd0_1_0, LS_000001bf6b29dfd0_1_4;
L_000001bf6b29d670 .part L_000001bf6b2a0eb0, 1, 1;
LS_000001bf6b29c770_0_0 .concat [ 1 1 1 1], L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670;
LS_000001bf6b29c770_0_4 .concat [ 1 1 1 1], L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670;
LS_000001bf6b29c770_0_8 .concat [ 1 1 1 1], L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670;
LS_000001bf6b29c770_0_12 .concat [ 1 1 1 1], L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670;
LS_000001bf6b29c770_0_16 .concat [ 1 1 1 1], L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670;
LS_000001bf6b29c770_0_20 .concat [ 1 1 1 1], L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670;
LS_000001bf6b29c770_0_24 .concat [ 1 1 1 1], L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670;
LS_000001bf6b29c770_0_28 .concat [ 1 1 1 1], L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670, L_000001bf6b29d670;
LS_000001bf6b29c770_1_0 .concat [ 4 4 4 4], LS_000001bf6b29c770_0_0, LS_000001bf6b29c770_0_4, LS_000001bf6b29c770_0_8, LS_000001bf6b29c770_0_12;
LS_000001bf6b29c770_1_4 .concat [ 4 4 4 4], LS_000001bf6b29c770_0_16, LS_000001bf6b29c770_0_20, LS_000001bf6b29c770_0_24, LS_000001bf6b29c770_0_28;
L_000001bf6b29c770 .concat [ 16 16 0 0], LS_000001bf6b29c770_1_0, LS_000001bf6b29c770_1_4;
L_000001bf6b29d3f0 .part L_000001bf6b2a0eb0, 0, 1;
LS_000001bf6b29ddf0_0_0 .concat [ 1 1 1 1], L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0;
LS_000001bf6b29ddf0_0_4 .concat [ 1 1 1 1], L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0;
LS_000001bf6b29ddf0_0_8 .concat [ 1 1 1 1], L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0;
LS_000001bf6b29ddf0_0_12 .concat [ 1 1 1 1], L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0;
LS_000001bf6b29ddf0_0_16 .concat [ 1 1 1 1], L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0;
LS_000001bf6b29ddf0_0_20 .concat [ 1 1 1 1], L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0;
LS_000001bf6b29ddf0_0_24 .concat [ 1 1 1 1], L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0;
LS_000001bf6b29ddf0_0_28 .concat [ 1 1 1 1], L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0, L_000001bf6b29d3f0;
LS_000001bf6b29ddf0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29ddf0_0_0, LS_000001bf6b29ddf0_0_4, LS_000001bf6b29ddf0_0_8, LS_000001bf6b29ddf0_0_12;
LS_000001bf6b29ddf0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29ddf0_0_16, LS_000001bf6b29ddf0_0_20, LS_000001bf6b29ddf0_0_24, LS_000001bf6b29ddf0_0_28;
L_000001bf6b29ddf0 .concat [ 16 16 0 0], LS_000001bf6b29ddf0_1_0, LS_000001bf6b29ddf0_1_4;
S_000001bf6b2668c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bf6b267540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2a56a0 .functor AND 32, L_000001bf6b29baf0, L_000001bf6b29d0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b26a900_0 .net "in1", 31 0, L_000001bf6b29baf0;  1 drivers
v000001bf6b26afe0_0 .net "in2", 31 0, L_000001bf6b29d0d0;  1 drivers
v000001bf6b26b440_0 .net "out", 31 0, L_000001bf6b2a56a0;  alias, 1 drivers
S_000001bf6b266a50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bf6b267540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2a6040 .functor AND 32, L_000001bf6b29c1d0, L_000001bf6b29c6d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b26ab80_0 .net "in1", 31 0, L_000001bf6b29c1d0;  1 drivers
v000001bf6b26b4e0_0 .net "in2", 31 0, L_000001bf6b29c6d0;  1 drivers
v000001bf6b26ac20_0 .net "out", 31 0, L_000001bf6b2a6040;  alias, 1 drivers
S_000001bf6b266be0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bf6b267540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2a59b0 .functor AND 32, L_000001bf6b29bb90, L_000001bf6b29dfd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b26acc0_0 .net "in1", 31 0, L_000001bf6b29bb90;  1 drivers
v000001bf6b26b620_0 .net "in2", 31 0, L_000001bf6b29dfd0;  1 drivers
v000001bf6b26b760_0 .net "out", 31 0, L_000001bf6b2a59b0;  alias, 1 drivers
S_000001bf6b266d70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bf6b267540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2bc7d0 .functor AND 32, L_000001bf6b29c770, L_000001bf6b29ddf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b26ad60_0 .net "in1", 31 0, L_000001bf6b29c770;  1 drivers
v000001bf6b26ae00_0 .net "in2", 31 0, L_000001bf6b29ddf0;  1 drivers
v000001bf6b26aea0_0 .net "out", 31 0, L_000001bf6b2bc7d0;  alias, 1 drivers
S_000001bf6b267220 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001bf6affda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bf6b1fa1b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bf6b2bc370 .functor NOT 1, L_000001bf6b29c4f0, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bb650 .functor NOT 1, L_000001bf6b29bf50, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bcc30 .functor NOT 1, L_000001bf6b29df30, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bb3b0 .functor NOT 1, L_000001bf6b29d2b0, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bb490 .functor AND 32, L_000001bf6b2bc680, v000001bf6b26f020_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2bc3e0 .functor AND 32, L_000001bf6b2bc760, L_000001bf6b2bd1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2bc1b0 .functor OR 32, L_000001bf6b2bb490, L_000001bf6b2bc3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf6b2bc920 .functor AND 32, L_000001bf6b2bbe30, v000001bf6b25eb60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2bb9d0 .functor OR 32, L_000001bf6b2bc1b0, L_000001bf6b2bc920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf6b2bba40 .functor AND 32, L_000001bf6b2bced0, L_000001bf6b29bff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2bc0d0 .functor OR 32, L_000001bf6b2bb9d0, L_000001bf6b2bba40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf6b269780_0 .net *"_ivl_1", 0 0, L_000001bf6b29c4f0;  1 drivers
v000001bf6b267b60_0 .net *"_ivl_13", 0 0, L_000001bf6b29df30;  1 drivers
v000001bf6b267c00_0 .net *"_ivl_14", 0 0, L_000001bf6b2bcc30;  1 drivers
v000001bf6b2689c0_0 .net *"_ivl_19", 0 0, L_000001bf6b29b870;  1 drivers
v000001bf6b268100_0 .net *"_ivl_2", 0 0, L_000001bf6b2bc370;  1 drivers
v000001bf6b267ca0_0 .net *"_ivl_23", 0 0, L_000001bf6b29b9b0;  1 drivers
v000001bf6b269a00_0 .net *"_ivl_27", 0 0, L_000001bf6b29d2b0;  1 drivers
v000001bf6b269640_0 .net *"_ivl_28", 0 0, L_000001bf6b2bb3b0;  1 drivers
v000001bf6b268420_0 .net *"_ivl_33", 0 0, L_000001bf6b29b910;  1 drivers
v000001bf6b2684c0_0 .net *"_ivl_37", 0 0, L_000001bf6b29c310;  1 drivers
v000001bf6b269960_0 .net *"_ivl_40", 31 0, L_000001bf6b2bb490;  1 drivers
v000001bf6b268600_0 .net *"_ivl_42", 31 0, L_000001bf6b2bc3e0;  1 drivers
v000001bf6b267d40_0 .net *"_ivl_44", 31 0, L_000001bf6b2bc1b0;  1 drivers
v000001bf6b268880_0 .net *"_ivl_46", 31 0, L_000001bf6b2bc920;  1 drivers
v000001bf6b269500_0 .net *"_ivl_48", 31 0, L_000001bf6b2bb9d0;  1 drivers
v000001bf6b268a60_0 .net *"_ivl_50", 31 0, L_000001bf6b2bba40;  1 drivers
v000001bf6b267de0_0 .net *"_ivl_7", 0 0, L_000001bf6b29bf50;  1 drivers
v000001bf6b269aa0_0 .net *"_ivl_8", 0 0, L_000001bf6b2bb650;  1 drivers
v000001bf6b268d80_0 .net "ina", 31 0, v000001bf6b26f020_0;  alias, 1 drivers
v000001bf6b2691e0_0 .net "inb", 31 0, L_000001bf6b2bd1e0;  alias, 1 drivers
v000001bf6b2695a0_0 .net "inc", 31 0, v000001bf6b25eb60_0;  alias, 1 drivers
v000001bf6b267e80_0 .net "ind", 31 0, L_000001bf6b29bff0;  alias, 1 drivers
v000001bf6b269280_0 .net "out", 31 0, L_000001bf6b2bc0d0;  alias, 1 drivers
v000001bf6b269320_0 .net "s0", 31 0, L_000001bf6b2bc680;  1 drivers
v000001bf6b2696e0_0 .net "s1", 31 0, L_000001bf6b2bc760;  1 drivers
v000001bf6b2698c0_0 .net "s2", 31 0, L_000001bf6b2bbe30;  1 drivers
v000001bf6b26dfe0_0 .net "s3", 31 0, L_000001bf6b2bced0;  1 drivers
v000001bf6b26da40_0 .net "sel", 1 0, L_000001bf6b2a0910;  alias, 1 drivers
L_000001bf6b29c4f0 .part L_000001bf6b2a0910, 1, 1;
LS_000001bf6b29bc30_0_0 .concat [ 1 1 1 1], L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370;
LS_000001bf6b29bc30_0_4 .concat [ 1 1 1 1], L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370;
LS_000001bf6b29bc30_0_8 .concat [ 1 1 1 1], L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370;
LS_000001bf6b29bc30_0_12 .concat [ 1 1 1 1], L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370;
LS_000001bf6b29bc30_0_16 .concat [ 1 1 1 1], L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370;
LS_000001bf6b29bc30_0_20 .concat [ 1 1 1 1], L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370;
LS_000001bf6b29bc30_0_24 .concat [ 1 1 1 1], L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370;
LS_000001bf6b29bc30_0_28 .concat [ 1 1 1 1], L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370, L_000001bf6b2bc370;
LS_000001bf6b29bc30_1_0 .concat [ 4 4 4 4], LS_000001bf6b29bc30_0_0, LS_000001bf6b29bc30_0_4, LS_000001bf6b29bc30_0_8, LS_000001bf6b29bc30_0_12;
LS_000001bf6b29bc30_1_4 .concat [ 4 4 4 4], LS_000001bf6b29bc30_0_16, LS_000001bf6b29bc30_0_20, LS_000001bf6b29bc30_0_24, LS_000001bf6b29bc30_0_28;
L_000001bf6b29bc30 .concat [ 16 16 0 0], LS_000001bf6b29bc30_1_0, LS_000001bf6b29bc30_1_4;
L_000001bf6b29bf50 .part L_000001bf6b2a0910, 0, 1;
LS_000001bf6b29cdb0_0_0 .concat [ 1 1 1 1], L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650;
LS_000001bf6b29cdb0_0_4 .concat [ 1 1 1 1], L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650;
LS_000001bf6b29cdb0_0_8 .concat [ 1 1 1 1], L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650;
LS_000001bf6b29cdb0_0_12 .concat [ 1 1 1 1], L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650;
LS_000001bf6b29cdb0_0_16 .concat [ 1 1 1 1], L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650;
LS_000001bf6b29cdb0_0_20 .concat [ 1 1 1 1], L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650;
LS_000001bf6b29cdb0_0_24 .concat [ 1 1 1 1], L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650;
LS_000001bf6b29cdb0_0_28 .concat [ 1 1 1 1], L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650, L_000001bf6b2bb650;
LS_000001bf6b29cdb0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29cdb0_0_0, LS_000001bf6b29cdb0_0_4, LS_000001bf6b29cdb0_0_8, LS_000001bf6b29cdb0_0_12;
LS_000001bf6b29cdb0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29cdb0_0_16, LS_000001bf6b29cdb0_0_20, LS_000001bf6b29cdb0_0_24, LS_000001bf6b29cdb0_0_28;
L_000001bf6b29cdb0 .concat [ 16 16 0 0], LS_000001bf6b29cdb0_1_0, LS_000001bf6b29cdb0_1_4;
L_000001bf6b29df30 .part L_000001bf6b2a0910, 1, 1;
LS_000001bf6b29d7b0_0_0 .concat [ 1 1 1 1], L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30;
LS_000001bf6b29d7b0_0_4 .concat [ 1 1 1 1], L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30;
LS_000001bf6b29d7b0_0_8 .concat [ 1 1 1 1], L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30;
LS_000001bf6b29d7b0_0_12 .concat [ 1 1 1 1], L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30;
LS_000001bf6b29d7b0_0_16 .concat [ 1 1 1 1], L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30;
LS_000001bf6b29d7b0_0_20 .concat [ 1 1 1 1], L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30;
LS_000001bf6b29d7b0_0_24 .concat [ 1 1 1 1], L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30;
LS_000001bf6b29d7b0_0_28 .concat [ 1 1 1 1], L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30, L_000001bf6b2bcc30;
LS_000001bf6b29d7b0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29d7b0_0_0, LS_000001bf6b29d7b0_0_4, LS_000001bf6b29d7b0_0_8, LS_000001bf6b29d7b0_0_12;
LS_000001bf6b29d7b0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29d7b0_0_16, LS_000001bf6b29d7b0_0_20, LS_000001bf6b29d7b0_0_24, LS_000001bf6b29d7b0_0_28;
L_000001bf6b29d7b0 .concat [ 16 16 0 0], LS_000001bf6b29d7b0_1_0, LS_000001bf6b29d7b0_1_4;
L_000001bf6b29b870 .part L_000001bf6b2a0910, 0, 1;
LS_000001bf6b29c950_0_0 .concat [ 1 1 1 1], L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870;
LS_000001bf6b29c950_0_4 .concat [ 1 1 1 1], L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870;
LS_000001bf6b29c950_0_8 .concat [ 1 1 1 1], L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870;
LS_000001bf6b29c950_0_12 .concat [ 1 1 1 1], L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870;
LS_000001bf6b29c950_0_16 .concat [ 1 1 1 1], L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870;
LS_000001bf6b29c950_0_20 .concat [ 1 1 1 1], L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870;
LS_000001bf6b29c950_0_24 .concat [ 1 1 1 1], L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870;
LS_000001bf6b29c950_0_28 .concat [ 1 1 1 1], L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870, L_000001bf6b29b870;
LS_000001bf6b29c950_1_0 .concat [ 4 4 4 4], LS_000001bf6b29c950_0_0, LS_000001bf6b29c950_0_4, LS_000001bf6b29c950_0_8, LS_000001bf6b29c950_0_12;
LS_000001bf6b29c950_1_4 .concat [ 4 4 4 4], LS_000001bf6b29c950_0_16, LS_000001bf6b29c950_0_20, LS_000001bf6b29c950_0_24, LS_000001bf6b29c950_0_28;
L_000001bf6b29c950 .concat [ 16 16 0 0], LS_000001bf6b29c950_1_0, LS_000001bf6b29c950_1_4;
L_000001bf6b29b9b0 .part L_000001bf6b2a0910, 1, 1;
LS_000001bf6b29c810_0_0 .concat [ 1 1 1 1], L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0;
LS_000001bf6b29c810_0_4 .concat [ 1 1 1 1], L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0;
LS_000001bf6b29c810_0_8 .concat [ 1 1 1 1], L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0;
LS_000001bf6b29c810_0_12 .concat [ 1 1 1 1], L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0;
LS_000001bf6b29c810_0_16 .concat [ 1 1 1 1], L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0;
LS_000001bf6b29c810_0_20 .concat [ 1 1 1 1], L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0;
LS_000001bf6b29c810_0_24 .concat [ 1 1 1 1], L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0;
LS_000001bf6b29c810_0_28 .concat [ 1 1 1 1], L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0, L_000001bf6b29b9b0;
LS_000001bf6b29c810_1_0 .concat [ 4 4 4 4], LS_000001bf6b29c810_0_0, LS_000001bf6b29c810_0_4, LS_000001bf6b29c810_0_8, LS_000001bf6b29c810_0_12;
LS_000001bf6b29c810_1_4 .concat [ 4 4 4 4], LS_000001bf6b29c810_0_16, LS_000001bf6b29c810_0_20, LS_000001bf6b29c810_0_24, LS_000001bf6b29c810_0_28;
L_000001bf6b29c810 .concat [ 16 16 0 0], LS_000001bf6b29c810_1_0, LS_000001bf6b29c810_1_4;
L_000001bf6b29d2b0 .part L_000001bf6b2a0910, 0, 1;
LS_000001bf6b29d170_0_0 .concat [ 1 1 1 1], L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0;
LS_000001bf6b29d170_0_4 .concat [ 1 1 1 1], L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0;
LS_000001bf6b29d170_0_8 .concat [ 1 1 1 1], L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0;
LS_000001bf6b29d170_0_12 .concat [ 1 1 1 1], L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0;
LS_000001bf6b29d170_0_16 .concat [ 1 1 1 1], L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0;
LS_000001bf6b29d170_0_20 .concat [ 1 1 1 1], L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0;
LS_000001bf6b29d170_0_24 .concat [ 1 1 1 1], L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0;
LS_000001bf6b29d170_0_28 .concat [ 1 1 1 1], L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0, L_000001bf6b2bb3b0;
LS_000001bf6b29d170_1_0 .concat [ 4 4 4 4], LS_000001bf6b29d170_0_0, LS_000001bf6b29d170_0_4, LS_000001bf6b29d170_0_8, LS_000001bf6b29d170_0_12;
LS_000001bf6b29d170_1_4 .concat [ 4 4 4 4], LS_000001bf6b29d170_0_16, LS_000001bf6b29d170_0_20, LS_000001bf6b29d170_0_24, LS_000001bf6b29d170_0_28;
L_000001bf6b29d170 .concat [ 16 16 0 0], LS_000001bf6b29d170_1_0, LS_000001bf6b29d170_1_4;
L_000001bf6b29b910 .part L_000001bf6b2a0910, 1, 1;
LS_000001bf6b29ce50_0_0 .concat [ 1 1 1 1], L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910;
LS_000001bf6b29ce50_0_4 .concat [ 1 1 1 1], L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910;
LS_000001bf6b29ce50_0_8 .concat [ 1 1 1 1], L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910;
LS_000001bf6b29ce50_0_12 .concat [ 1 1 1 1], L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910;
LS_000001bf6b29ce50_0_16 .concat [ 1 1 1 1], L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910;
LS_000001bf6b29ce50_0_20 .concat [ 1 1 1 1], L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910;
LS_000001bf6b29ce50_0_24 .concat [ 1 1 1 1], L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910;
LS_000001bf6b29ce50_0_28 .concat [ 1 1 1 1], L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910, L_000001bf6b29b910;
LS_000001bf6b29ce50_1_0 .concat [ 4 4 4 4], LS_000001bf6b29ce50_0_0, LS_000001bf6b29ce50_0_4, LS_000001bf6b29ce50_0_8, LS_000001bf6b29ce50_0_12;
LS_000001bf6b29ce50_1_4 .concat [ 4 4 4 4], LS_000001bf6b29ce50_0_16, LS_000001bf6b29ce50_0_20, LS_000001bf6b29ce50_0_24, LS_000001bf6b29ce50_0_28;
L_000001bf6b29ce50 .concat [ 16 16 0 0], LS_000001bf6b29ce50_1_0, LS_000001bf6b29ce50_1_4;
L_000001bf6b29c310 .part L_000001bf6b2a0910, 0, 1;
LS_000001bf6b29bcd0_0_0 .concat [ 1 1 1 1], L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310;
LS_000001bf6b29bcd0_0_4 .concat [ 1 1 1 1], L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310;
LS_000001bf6b29bcd0_0_8 .concat [ 1 1 1 1], L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310;
LS_000001bf6b29bcd0_0_12 .concat [ 1 1 1 1], L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310;
LS_000001bf6b29bcd0_0_16 .concat [ 1 1 1 1], L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310;
LS_000001bf6b29bcd0_0_20 .concat [ 1 1 1 1], L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310;
LS_000001bf6b29bcd0_0_24 .concat [ 1 1 1 1], L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310;
LS_000001bf6b29bcd0_0_28 .concat [ 1 1 1 1], L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310, L_000001bf6b29c310;
LS_000001bf6b29bcd0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29bcd0_0_0, LS_000001bf6b29bcd0_0_4, LS_000001bf6b29bcd0_0_8, LS_000001bf6b29bcd0_0_12;
LS_000001bf6b29bcd0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29bcd0_0_16, LS_000001bf6b29bcd0_0_20, LS_000001bf6b29bcd0_0_24, LS_000001bf6b29bcd0_0_28;
L_000001bf6b29bcd0 .concat [ 16 16 0 0], LS_000001bf6b29bcd0_1_0, LS_000001bf6b29bcd0_1_4;
S_000001bf6b266f00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bf6b267220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2bc680 .functor AND 32, L_000001bf6b29bc30, L_000001bf6b29cdb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b269e60_0 .net "in1", 31 0, L_000001bf6b29bc30;  1 drivers
v000001bf6b268b00_0 .net "in2", 31 0, L_000001bf6b29cdb0;  1 drivers
v000001bf6b269fa0_0 .net "out", 31 0, L_000001bf6b2bc680;  alias, 1 drivers
S_000001bf6b267090 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bf6b267220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2bc760 .functor AND 32, L_000001bf6b29d7b0, L_000001bf6b29c950, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b268560_0 .net "in1", 31 0, L_000001bf6b29d7b0;  1 drivers
v000001bf6b269460_0 .net "in2", 31 0, L_000001bf6b29c950;  1 drivers
v000001bf6b267a20_0 .net "out", 31 0, L_000001bf6b2bc760;  alias, 1 drivers
S_000001bf6b2673b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bf6b267220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2bbe30 .functor AND 32, L_000001bf6b29c810, L_000001bf6b29d170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b268ce0_0 .net "in1", 31 0, L_000001bf6b29c810;  1 drivers
v000001bf6b268ec0_0 .net "in2", 31 0, L_000001bf6b29d170;  1 drivers
v000001bf6b267fc0_0 .net "out", 31 0, L_000001bf6b2bbe30;  alias, 1 drivers
S_000001bf6b26bc00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bf6b267220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bf6b2bced0 .functor AND 32, L_000001bf6b29ce50, L_000001bf6b29bcd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bf6b2690a0_0 .net "in1", 31 0, L_000001bf6b29ce50;  1 drivers
v000001bf6b267ac0_0 .net "in2", 31 0, L_000001bf6b29bcd0;  1 drivers
v000001bf6b269b40_0 .net "out", 31 0, L_000001bf6b2bced0;  alias, 1 drivers
S_000001bf6b26c0b0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001bf6b2718b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b2718e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b271920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b271958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b271990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b2719c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b271a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b271a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b271a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b271aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b271ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b271b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b271b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b271b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b271bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b271bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b271c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b271c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b271ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b271cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b271d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b271d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b271d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b271db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b271df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf6b26ffc0_0 .var "EX1_PC", 31 0;
v000001bf6b26e8a0_0 .var "EX1_PFC", 31 0;
v000001bf6b26ee40_0 .var "EX1_forward_to_B", 31 0;
v000001bf6b26f5c0_0 .var "EX1_is_beq", 0 0;
v000001bf6b26fd40_0 .var "EX1_is_bne", 0 0;
v000001bf6b26fde0_0 .var "EX1_is_jal", 0 0;
v000001bf6b26dd60_0 .var "EX1_is_jr", 0 0;
v000001bf6b26fe80_0 .var "EX1_is_oper2_immed", 0 0;
v000001bf6b270060_0 .var "EX1_memread", 0 0;
v000001bf6b26f840_0 .var "EX1_memwrite", 0 0;
v000001bf6b26eda0_0 .var "EX1_opcode", 11 0;
v000001bf6b26eee0_0 .var "EX1_predicted", 0 0;
v000001bf6b26f0c0_0 .var "EX1_rd_ind", 4 0;
v000001bf6b26e080_0 .var "EX1_rd_indzero", 0 0;
v000001bf6b26ea80_0 .var "EX1_regwrite", 0 0;
v000001bf6b26e4e0_0 .var "EX1_rs1", 31 0;
v000001bf6b26e120_0 .var "EX1_rs1_ind", 4 0;
v000001bf6b26f020_0 .var "EX1_rs2", 31 0;
v000001bf6b26eb20_0 .var "EX1_rs2_ind", 4 0;
v000001bf6b26f700_0 .net "FLUSH", 0 0, v000001bf6b273a90_0;  alias, 1 drivers
v000001bf6b26e760_0 .net "ID_PC", 31 0, v000001bf6b27a250_0;  alias, 1 drivers
v000001bf6b26e1c0_0 .net "ID_PFC_to_EX", 31 0, L_000001bf6b29b7d0;  alias, 1 drivers
v000001bf6b26f980_0 .net "ID_forward_to_B", 31 0, L_000001bf6b29aab0;  alias, 1 drivers
v000001bf6b26e3a0_0 .net "ID_is_beq", 0 0, L_000001bf6b29afb0;  alias, 1 drivers
v000001bf6b26d9a0_0 .net "ID_is_bne", 0 0, L_000001bf6b29b190;  alias, 1 drivers
v000001bf6b26e940_0 .net "ID_is_jal", 0 0, L_000001bf6b299390;  alias, 1 drivers
v000001bf6b26ec60_0 .net "ID_is_jr", 0 0, L_000001bf6b29a0b0;  alias, 1 drivers
v000001bf6b26f8e0_0 .net "ID_is_oper2_immed", 0 0, L_000001bf6b2a5fd0;  alias, 1 drivers
v000001bf6b26f340_0 .net "ID_memread", 0 0, L_000001bf6b29a330;  alias, 1 drivers
v000001bf6b26ed00_0 .net "ID_memwrite", 0 0, L_000001bf6b29a470;  alias, 1 drivers
v000001bf6b26f160_0 .net "ID_opcode", 11 0, v000001bf6b288a00_0;  alias, 1 drivers
v000001bf6b26fa20_0 .net "ID_predicted", 0 0, v000001bf6b272730_0;  alias, 1 drivers
v000001bf6b26fb60_0 .net "ID_rd_ind", 4 0, v000001bf6b287e20_0;  alias, 1 drivers
v000001bf6b26e580_0 .net "ID_rd_indzero", 0 0, L_000001bf6b29a830;  1 drivers
v000001bf6b26dcc0_0 .net "ID_regwrite", 0 0, L_000001bf6b299750;  alias, 1 drivers
v000001bf6b26de00_0 .net "ID_rs1", 31 0, v000001bf6b279990_0;  alias, 1 drivers
v000001bf6b26df40_0 .net "ID_rs1_ind", 4 0, v000001bf6b288000_0;  alias, 1 drivers
v000001bf6b26f660_0 .net "ID_rs2", 31 0, v000001bf6b279b70_0;  alias, 1 drivers
v000001bf6b26e6c0_0 .net "ID_rs2_ind", 4 0, v000001bf6b288780_0;  alias, 1 drivers
v000001bf6b26e260_0 .net "clk", 0 0, L_000001bf6b2a5e10;  1 drivers
v000001bf6b26e300_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
E_000001bf6b1fa570 .event posedge, v000001bf6b25dc60_0, v000001bf6b26e260_0;
S_000001bf6b26d050 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001bf6b271e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b271e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b271ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b271ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b271f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b271f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b271f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b271fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b271ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b272028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b272060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b272098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b2720d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b272108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b272140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b272178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b2721b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b2721e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b272220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b272258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b272290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b2722c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b272300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b272338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b272370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf6b26f480_0 .net "EX1_ALU_OPER1", 31 0, L_000001bf6b2a55c0;  alias, 1 drivers
v000001bf6b26e440_0 .net "EX1_ALU_OPER2", 31 0, L_000001bf6b2bc990;  alias, 1 drivers
v000001bf6b26e620_0 .net "EX1_PC", 31 0, v000001bf6b26ffc0_0;  alias, 1 drivers
v000001bf6b26f200_0 .net "EX1_PFC_to_IF", 31 0, L_000001bf6b29c8b0;  alias, 1 drivers
v000001bf6b26f2a0_0 .net "EX1_forward_to_B", 31 0, v000001bf6b26ee40_0;  alias, 1 drivers
v000001bf6b2706a0_0 .net "EX1_is_beq", 0 0, v000001bf6b26f5c0_0;  alias, 1 drivers
v000001bf6b270ec0_0 .net "EX1_is_bne", 0 0, v000001bf6b26fd40_0;  alias, 1 drivers
v000001bf6b2701a0_0 .net "EX1_is_jal", 0 0, v000001bf6b26fde0_0;  alias, 1 drivers
v000001bf6b270420_0 .net "EX1_is_jr", 0 0, v000001bf6b26dd60_0;  alias, 1 drivers
v000001bf6b271140_0 .net "EX1_is_oper2_immed", 0 0, v000001bf6b26fe80_0;  alias, 1 drivers
v000001bf6b2713c0_0 .net "EX1_memread", 0 0, v000001bf6b270060_0;  alias, 1 drivers
v000001bf6b2704c0_0 .net "EX1_memwrite", 0 0, v000001bf6b26f840_0;  alias, 1 drivers
v000001bf6b270380_0 .net "EX1_opcode", 11 0, v000001bf6b26eda0_0;  alias, 1 drivers
v000001bf6b270560_0 .net "EX1_predicted", 0 0, v000001bf6b26eee0_0;  alias, 1 drivers
v000001bf6b270240_0 .net "EX1_rd_ind", 4 0, v000001bf6b26f0c0_0;  alias, 1 drivers
v000001bf6b270600_0 .net "EX1_rd_indzero", 0 0, v000001bf6b26e080_0;  alias, 1 drivers
v000001bf6b271280_0 .net "EX1_regwrite", 0 0, v000001bf6b26ea80_0;  alias, 1 drivers
v000001bf6b270740_0 .net "EX1_rs1", 31 0, v000001bf6b26e4e0_0;  alias, 1 drivers
v000001bf6b270920_0 .net "EX1_rs1_ind", 4 0, v000001bf6b26e120_0;  alias, 1 drivers
v000001bf6b2711e0_0 .net "EX1_rs2_ind", 4 0, v000001bf6b26eb20_0;  alias, 1 drivers
v000001bf6b271320_0 .net "EX1_rs2_out", 31 0, L_000001bf6b2bc0d0;  alias, 1 drivers
v000001bf6b270880_0 .var "EX2_ALU_OPER1", 31 0;
v000001bf6b271640_0 .var "EX2_ALU_OPER2", 31 0;
v000001bf6b271500_0 .var "EX2_PC", 31 0;
v000001bf6b2710a0_0 .var "EX2_PFC_to_IF", 31 0;
v000001bf6b270ba0_0 .var "EX2_forward_to_B", 31 0;
v000001bf6b270f60_0 .var "EX2_is_beq", 0 0;
v000001bf6b2707e0_0 .var "EX2_is_bne", 0 0;
v000001bf6b2709c0_0 .var "EX2_is_jal", 0 0;
v000001bf6b271460_0 .var "EX2_is_jr", 0 0;
v000001bf6b2702e0_0 .var "EX2_is_oper2_immed", 0 0;
v000001bf6b270a60_0 .var "EX2_memread", 0 0;
v000001bf6b270100_0 .var "EX2_memwrite", 0 0;
v000001bf6b270b00_0 .var "EX2_opcode", 11 0;
v000001bf6b270c40_0 .var "EX2_predicted", 0 0;
v000001bf6b270ce0_0 .var "EX2_rd_ind", 4 0;
v000001bf6b271000_0 .var "EX2_rd_indzero", 0 0;
v000001bf6b270d80_0 .var "EX2_regwrite", 0 0;
v000001bf6b270e20_0 .var "EX2_rs1", 31 0;
v000001bf6b2715a0_0 .var "EX2_rs1_ind", 4 0;
v000001bf6b2716e0_0 .var "EX2_rs2_ind", 4 0;
v000001bf6b271780_0 .var "EX2_rs2_out", 31 0;
v000001bf6b2736d0_0 .net "FLUSH", 0 0, v000001bf6b273b30_0;  alias, 1 drivers
v000001bf6b273450_0 .net "clk", 0 0, L_000001bf6b2bb6c0;  1 drivers
v000001bf6b2743f0_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
E_000001bf6b1fa670 .event posedge, v000001bf6b25dc60_0, v000001bf6b273450_0;
S_000001bf6b26ca10 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001bf6b27a3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b27a3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b27a430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b27a468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b27a4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b27a4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b27a510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b27a548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b27a580 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b27a5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b27a5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b27a628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b27a660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b27a698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b27a6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b27a708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b27a740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b27a778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b27a7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b27a7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b27a820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b27a858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b27a890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b27a8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b27a900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bf6b2a6c10 .functor OR 1, L_000001bf6b29afb0, L_000001bf6b29b190, C4<0>, C4<0>;
L_000001bf6b2a5400 .functor AND 1, L_000001bf6b2a6c10, L_000001bf6b2a5da0, C4<1>, C4<1>;
L_000001bf6b2a60b0 .functor OR 1, L_000001bf6b29afb0, L_000001bf6b29b190, C4<0>, C4<0>;
L_000001bf6b2a52b0 .functor AND 1, L_000001bf6b2a60b0, L_000001bf6b2a5da0, C4<1>, C4<1>;
L_000001bf6b2a6970 .functor OR 1, L_000001bf6b29afb0, L_000001bf6b29b190, C4<0>, C4<0>;
L_000001bf6b2a6120 .functor AND 1, L_000001bf6b2a6970, v000001bf6b272730_0, C4<1>, C4<1>;
v000001bf6b278c70_0 .net "EX1_memread", 0 0, v000001bf6b270060_0;  alias, 1 drivers
v000001bf6b278db0_0 .net "EX1_opcode", 11 0, v000001bf6b26eda0_0;  alias, 1 drivers
v000001bf6b2784f0_0 .net "EX1_rd_ind", 4 0, v000001bf6b26f0c0_0;  alias, 1 drivers
v000001bf6b277c30_0 .net "EX1_rd_indzero", 0 0, v000001bf6b26e080_0;  alias, 1 drivers
v000001bf6b277410_0 .net "EX2_memread", 0 0, v000001bf6b270a60_0;  alias, 1 drivers
v000001bf6b278810_0 .net "EX2_opcode", 11 0, v000001bf6b270b00_0;  alias, 1 drivers
v000001bf6b2783b0_0 .net "EX2_rd_ind", 4 0, v000001bf6b270ce0_0;  alias, 1 drivers
v000001bf6b278e50_0 .net "EX2_rd_indzero", 0 0, v000001bf6b271000_0;  alias, 1 drivers
v000001bf6b2795d0_0 .net "ID_EX1_flush", 0 0, v000001bf6b273a90_0;  alias, 1 drivers
v000001bf6b279210_0 .net "ID_EX2_flush", 0 0, v000001bf6b273b30_0;  alias, 1 drivers
v000001bf6b278270_0 .net "ID_is_beq", 0 0, L_000001bf6b29afb0;  alias, 1 drivers
v000001bf6b278130_0 .net "ID_is_bne", 0 0, L_000001bf6b29b190;  alias, 1 drivers
v000001bf6b2792b0_0 .net "ID_is_j", 0 0, L_000001bf6b29ae70;  alias, 1 drivers
v000001bf6b279490_0 .net "ID_is_jal", 0 0, L_000001bf6b299390;  alias, 1 drivers
v000001bf6b278ef0_0 .net "ID_is_jr", 0 0, L_000001bf6b29a0b0;  alias, 1 drivers
v000001bf6b2798f0_0 .net "ID_opcode", 11 0, v000001bf6b288a00_0;  alias, 1 drivers
v000001bf6b277550_0 .net "ID_rs1_ind", 4 0, v000001bf6b288000_0;  alias, 1 drivers
v000001bf6b278310_0 .net "ID_rs2_ind", 4 0, v000001bf6b288780_0;  alias, 1 drivers
v000001bf6b279350_0 .net "IF_ID_flush", 0 0, v000001bf6b2761f0_0;  alias, 1 drivers
v000001bf6b278f90_0 .net "IF_ID_write", 0 0, v000001bf6b277370_0;  alias, 1 drivers
v000001bf6b278590_0 .net "PC_src", 2 0, L_000001bf6b2994d0;  alias, 1 drivers
v000001bf6b279ad0_0 .net "PFC_to_EX", 31 0, L_000001bf6b29b7d0;  alias, 1 drivers
v000001bf6b277d70_0 .net "PFC_to_IF", 31 0, L_000001bf6b299110;  alias, 1 drivers
v000001bf6b279030_0 .net "WB_rd_ind", 4 0, v000001bf6b28af80_0;  alias, 1 drivers
v000001bf6b277690_0 .net "Wrong_prediction", 0 0, L_000001bf6b2bd170;  alias, 1 drivers
v000001bf6b277730_0 .net *"_ivl_11", 0 0, L_000001bf6b2a52b0;  1 drivers
v000001bf6b277f50_0 .net *"_ivl_13", 9 0, L_000001bf6b299890;  1 drivers
v000001bf6b2777d0_0 .net *"_ivl_15", 9 0, L_000001bf6b29aa10;  1 drivers
v000001bf6b277af0_0 .net *"_ivl_16", 9 0, L_000001bf6b29a1f0;  1 drivers
v000001bf6b277910_0 .net *"_ivl_19", 9 0, L_000001bf6b29b730;  1 drivers
v000001bf6b2793f0_0 .net *"_ivl_20", 9 0, L_000001bf6b29b410;  1 drivers
v000001bf6b2775f0_0 .net *"_ivl_25", 0 0, L_000001bf6b2a6970;  1 drivers
v000001bf6b278450_0 .net *"_ivl_27", 0 0, L_000001bf6b2a6120;  1 drivers
v000001bf6b2790d0_0 .net *"_ivl_29", 9 0, L_000001bf6b29b050;  1 drivers
v000001bf6b2774b0_0 .net *"_ivl_3", 0 0, L_000001bf6b2a6c10;  1 drivers
L_000001bf6b2c01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001bf6b2789f0_0 .net/2u *"_ivl_30", 9 0, L_000001bf6b2c01f0;  1 drivers
v000001bf6b2779b0_0 .net *"_ivl_32", 9 0, L_000001bf6b299a70;  1 drivers
v000001bf6b2788b0_0 .net *"_ivl_35", 9 0, L_000001bf6b29a970;  1 drivers
v000001bf6b277e10_0 .net *"_ivl_37", 9 0, L_000001bf6b29a150;  1 drivers
v000001bf6b278630_0 .net *"_ivl_38", 9 0, L_000001bf6b299bb0;  1 drivers
v000001bf6b277a50_0 .net *"_ivl_40", 9 0, L_000001bf6b29b550;  1 drivers
L_000001bf6b2c0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b279670_0 .net/2s *"_ivl_45", 21 0, L_000001bf6b2c0238;  1 drivers
L_000001bf6b2c0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b277b90_0 .net/2s *"_ivl_50", 21 0, L_000001bf6b2c0280;  1 drivers
v000001bf6b277cd0_0 .net *"_ivl_9", 0 0, L_000001bf6b2a60b0;  1 drivers
v000001bf6b277eb0_0 .net "clk", 0 0, L_000001bf6b1da010;  alias, 1 drivers
v000001bf6b277ff0_0 .net "forward_to_B", 31 0, L_000001bf6b29aab0;  alias, 1 drivers
v000001bf6b278090_0 .net "imm", 31 0, v000001bf6b276970_0;  1 drivers
v000001bf6b2781d0_0 .net "inst", 31 0, v000001bf6b27a110_0;  alias, 1 drivers
v000001bf6b2786d0_0 .net "is_branch_and_taken", 0 0, L_000001bf6b2a5400;  alias, 1 drivers
v000001bf6b278950_0 .net "is_oper2_immed", 0 0, L_000001bf6b2a5fd0;  alias, 1 drivers
v000001bf6b278a90_0 .net "mem_read", 0 0, L_000001bf6b29a330;  alias, 1 drivers
v000001bf6b279710_0 .net "mem_write", 0 0, L_000001bf6b29a470;  alias, 1 drivers
v000001bf6b27a2f0_0 .net "pc", 31 0, v000001bf6b27a250_0;  alias, 1 drivers
v000001bf6b279d50_0 .net "pc_write", 0 0, v000001bf6b2756b0_0;  alias, 1 drivers
v000001bf6b279c10_0 .net "predicted", 0 0, L_000001bf6b2a5da0;  1 drivers
v000001bf6b279cb0_0 .net "predicted_to_EX", 0 0, v000001bf6b272730_0;  alias, 1 drivers
v000001bf6b27a070_0 .net "reg_write", 0 0, L_000001bf6b299750;  alias, 1 drivers
v000001bf6b27a1b0_0 .net "reg_write_from_wb", 0 0, v000001bf6b28a6c0_0;  alias, 1 drivers
v000001bf6b279e90_0 .net "rs1", 31 0, v000001bf6b279990_0;  alias, 1 drivers
v000001bf6b279f30_0 .net "rs2", 31 0, v000001bf6b279b70_0;  alias, 1 drivers
v000001bf6b279df0_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
v000001bf6b279fd0_0 .net "wr_reg_data", 31 0, L_000001bf6b2bd1e0;  alias, 1 drivers
L_000001bf6b29aab0 .functor MUXZ 32, v000001bf6b279b70_0, v000001bf6b276970_0, L_000001bf6b2a5fd0, C4<>;
L_000001bf6b299890 .part v000001bf6b27a250_0, 0, 10;
L_000001bf6b29aa10 .part v000001bf6b27a110_0, 0, 10;
L_000001bf6b29a1f0 .arith/sum 10, L_000001bf6b299890, L_000001bf6b29aa10;
L_000001bf6b29b730 .part v000001bf6b27a110_0, 0, 10;
L_000001bf6b29b410 .functor MUXZ 10, L_000001bf6b29b730, L_000001bf6b29a1f0, L_000001bf6b2a52b0, C4<>;
L_000001bf6b29b050 .part v000001bf6b27a250_0, 0, 10;
L_000001bf6b299a70 .arith/sum 10, L_000001bf6b29b050, L_000001bf6b2c01f0;
L_000001bf6b29a970 .part v000001bf6b27a250_0, 0, 10;
L_000001bf6b29a150 .part v000001bf6b27a110_0, 0, 10;
L_000001bf6b299bb0 .arith/sum 10, L_000001bf6b29a970, L_000001bf6b29a150;
L_000001bf6b29b550 .functor MUXZ 10, L_000001bf6b299bb0, L_000001bf6b299a70, L_000001bf6b2a6120, C4<>;
L_000001bf6b299110 .concat8 [ 10 22 0 0], L_000001bf6b29b410, L_000001bf6b2c0238;
L_000001bf6b29b7d0 .concat8 [ 10 22 0 0], L_000001bf6b29b550, L_000001bf6b2c0280;
S_000001bf6b26d690 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001bf6b26ca10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001bf6b27a940 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b27a978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b27a9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b27a9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b27aa20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b27aa58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b27aa90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b27aac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b27ab00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b27ab38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b27ab70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b27aba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b27abe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b27ac18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b27ac50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b27ac88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b27acc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b27acf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b27ad30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b27ad68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b27ada0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b27add8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b27ae10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b27ae48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b27ae80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bf6b2a62e0 .functor OR 1, L_000001bf6b2a5da0, L_000001bf6b299250, C4<0>, C4<0>;
L_000001bf6b2a57f0 .functor OR 1, L_000001bf6b2a62e0, L_000001bf6b2992f0, C4<0>, C4<0>;
v000001bf6b2748f0_0 .net "EX1_opcode", 11 0, v000001bf6b26eda0_0;  alias, 1 drivers
v000001bf6b274ad0_0 .net "EX2_opcode", 11 0, v000001bf6b270b00_0;  alias, 1 drivers
v000001bf6b274b70_0 .net "ID_opcode", 11 0, v000001bf6b288a00_0;  alias, 1 drivers
v000001bf6b2734f0_0 .net "PC_src", 2 0, L_000001bf6b2994d0;  alias, 1 drivers
v000001bf6b272c30_0 .net "Wrong_prediction", 0 0, L_000001bf6b2bd170;  alias, 1 drivers
L_000001bf6b2c03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001bf6b272b90_0 .net/2u *"_ivl_0", 2 0, L_000001bf6b2c03e8;  1 drivers
v000001bf6b273950_0 .net *"_ivl_10", 0 0, L_000001bf6b29b4b0;  1 drivers
L_000001bf6b2c0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001bf6b272410_0 .net/2u *"_ivl_12", 2 0, L_000001bf6b2c0508;  1 drivers
L_000001bf6b2c0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b272870_0 .net/2u *"_ivl_14", 11 0, L_000001bf6b2c0550;  1 drivers
v000001bf6b272910_0 .net *"_ivl_16", 0 0, L_000001bf6b299250;  1 drivers
v000001bf6b272cd0_0 .net *"_ivl_19", 0 0, L_000001bf6b2a62e0;  1 drivers
L_000001bf6b2c0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b274170_0 .net/2u *"_ivl_2", 11 0, L_000001bf6b2c0430;  1 drivers
L_000001bf6b2c0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b273f90_0 .net/2u *"_ivl_20", 11 0, L_000001bf6b2c0598;  1 drivers
v000001bf6b2724b0_0 .net *"_ivl_22", 0 0, L_000001bf6b2992f0;  1 drivers
v000001bf6b2733b0_0 .net *"_ivl_25", 0 0, L_000001bf6b2a57f0;  1 drivers
L_000001bf6b2c05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001bf6b273310_0 .net/2u *"_ivl_26", 2 0, L_000001bf6b2c05e0;  1 drivers
L_000001bf6b2c0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001bf6b274030_0 .net/2u *"_ivl_28", 2 0, L_000001bf6b2c0628;  1 drivers
v000001bf6b274670_0 .net *"_ivl_30", 2 0, L_000001bf6b299cf0;  1 drivers
v000001bf6b272eb0_0 .net *"_ivl_32", 2 0, L_000001bf6b29a290;  1 drivers
v000001bf6b274710_0 .net *"_ivl_34", 2 0, L_000001bf6b29b2d0;  1 drivers
v000001bf6b273130_0 .net *"_ivl_4", 0 0, L_000001bf6b299c50;  1 drivers
L_000001bf6b2c0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001bf6b272d70_0 .net/2u *"_ivl_6", 2 0, L_000001bf6b2c0478;  1 drivers
L_000001bf6b2c04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bf6b272f50_0 .net/2u *"_ivl_8", 11 0, L_000001bf6b2c04c0;  1 drivers
v000001bf6b272ff0_0 .net "clk", 0 0, L_000001bf6b1da010;  alias, 1 drivers
v000001bf6b2739f0_0 .net "predicted", 0 0, L_000001bf6b2a5da0;  alias, 1 drivers
v000001bf6b2731d0_0 .net "predicted_to_EX", 0 0, v000001bf6b272730_0;  alias, 1 drivers
v000001bf6b273590_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
v000001bf6b273630_0 .net "state", 1 0, v000001bf6b273270_0;  1 drivers
L_000001bf6b299c50 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0430;
L_000001bf6b29b4b0 .cmp/eq 12, v000001bf6b26eda0_0, L_000001bf6b2c04c0;
L_000001bf6b299250 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0550;
L_000001bf6b2992f0 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0598;
L_000001bf6b299cf0 .functor MUXZ 3, L_000001bf6b2c0628, L_000001bf6b2c05e0, L_000001bf6b2a57f0, C4<>;
L_000001bf6b29a290 .functor MUXZ 3, L_000001bf6b299cf0, L_000001bf6b2c0508, L_000001bf6b29b4b0, C4<>;
L_000001bf6b29b2d0 .functor MUXZ 3, L_000001bf6b29a290, L_000001bf6b2c0478, L_000001bf6b299c50, C4<>;
L_000001bf6b2994d0 .functor MUXZ 3, L_000001bf6b29b2d0, L_000001bf6b2c03e8, L_000001bf6b2bd170, C4<>;
S_000001bf6b26ba70 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001bf6b26d690;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001bf6b27aec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b27aef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b27af30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b27af68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b27afa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b27afd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b27b010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b27b048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b27b080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b27b0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b27b0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b27b128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b27b160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b27b198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b27b1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b27b208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b27b240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b27b278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b27b2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b27b2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b27b320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b27b358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b27b390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b27b3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b27b400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bf6b2a69e0 .functor OR 1, L_000001bf6b29a3d0, L_000001bf6b29b230, C4<0>, C4<0>;
L_000001bf6b2a5be0 .functor OR 1, L_000001bf6b2991b0, L_000001bf6b29ad30, C4<0>, C4<0>;
L_000001bf6b2a63c0 .functor AND 1, L_000001bf6b2a69e0, L_000001bf6b2a5be0, C4<1>, C4<1>;
L_000001bf6b2a5ef0 .functor NOT 1, L_000001bf6b2a63c0, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a5f60 .functor OR 1, v000001bf6b29e6b0_0, L_000001bf6b2a5ef0, C4<0>, C4<0>;
L_000001bf6b2a5da0 .functor NOT 1, L_000001bf6b2a5f60, C4<0>, C4<0>, C4<0>;
v000001bf6b273e50_0 .net "EX_opcode", 11 0, v000001bf6b270b00_0;  alias, 1 drivers
v000001bf6b272550_0 .net "ID_opcode", 11 0, v000001bf6b288a00_0;  alias, 1 drivers
v000001bf6b274990_0 .net "Wrong_prediction", 0 0, L_000001bf6b2bd170;  alias, 1 drivers
L_000001bf6b2c02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b273ef0_0 .net/2u *"_ivl_0", 11 0, L_000001bf6b2c02c8;  1 drivers
L_000001bf6b2c0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001bf6b2745d0_0 .net/2u *"_ivl_10", 1 0, L_000001bf6b2c0358;  1 drivers
v000001bf6b274490_0 .net *"_ivl_12", 0 0, L_000001bf6b2991b0;  1 drivers
L_000001bf6b2c03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001bf6b274530_0 .net/2u *"_ivl_14", 1 0, L_000001bf6b2c03a0;  1 drivers
v000001bf6b273090_0 .net *"_ivl_16", 0 0, L_000001bf6b29ad30;  1 drivers
v000001bf6b272690_0 .net *"_ivl_19", 0 0, L_000001bf6b2a5be0;  1 drivers
v000001bf6b2725f0_0 .net *"_ivl_2", 0 0, L_000001bf6b29a3d0;  1 drivers
v000001bf6b2729b0_0 .net *"_ivl_21", 0 0, L_000001bf6b2a63c0;  1 drivers
v000001bf6b272a50_0 .net *"_ivl_22", 0 0, L_000001bf6b2a5ef0;  1 drivers
v000001bf6b273c70_0 .net *"_ivl_25", 0 0, L_000001bf6b2a5f60;  1 drivers
L_000001bf6b2c0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b2727d0_0 .net/2u *"_ivl_4", 11 0, L_000001bf6b2c0310;  1 drivers
v000001bf6b2742b0_0 .net *"_ivl_6", 0 0, L_000001bf6b29b230;  1 drivers
v000001bf6b272af0_0 .net *"_ivl_9", 0 0, L_000001bf6b2a69e0;  1 drivers
v000001bf6b274a30_0 .net "clk", 0 0, L_000001bf6b1da010;  alias, 1 drivers
v000001bf6b273bd0_0 .net "predicted", 0 0, L_000001bf6b2a5da0;  alias, 1 drivers
v000001bf6b272730_0 .var "predicted_to_EX", 0 0;
v000001bf6b272e10_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
v000001bf6b273270_0 .var "state", 1 0;
E_000001bf6b1fa6f0 .event posedge, v000001bf6b274a30_0, v000001bf6b25dc60_0;
L_000001bf6b29a3d0 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c02c8;
L_000001bf6b29b230 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0310;
L_000001bf6b2991b0 .cmp/eq 2, v000001bf6b273270_0, L_000001bf6b2c0358;
L_000001bf6b29ad30 .cmp/eq 2, v000001bf6b273270_0, L_000001bf6b2c03a0;
S_000001bf6b26d500 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001bf6b26ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001bf6b27d450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b27d488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b27d4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b27d4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b27d530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b27d568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b27d5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b27d5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b27d610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b27d648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b27d680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b27d6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b27d6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b27d728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b27d760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b27d798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b27d7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b27d808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b27d840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b27d878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b27d8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b27d8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b27d920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b27d958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b27d990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf6b273770_0 .net "EX1_memread", 0 0, v000001bf6b270060_0;  alias, 1 drivers
v000001bf6b273810_0 .net "EX1_rd_ind", 4 0, v000001bf6b26f0c0_0;  alias, 1 drivers
v000001bf6b2747b0_0 .net "EX1_rd_indzero", 0 0, v000001bf6b26e080_0;  alias, 1 drivers
v000001bf6b2738b0_0 .net "EX2_memread", 0 0, v000001bf6b270a60_0;  alias, 1 drivers
v000001bf6b274210_0 .net "EX2_rd_ind", 4 0, v000001bf6b270ce0_0;  alias, 1 drivers
v000001bf6b274850_0 .net "EX2_rd_indzero", 0 0, v000001bf6b271000_0;  alias, 1 drivers
v000001bf6b273a90_0 .var "ID_EX1_flush", 0 0;
v000001bf6b273b30_0 .var "ID_EX2_flush", 0 0;
v000001bf6b273d10_0 .net "ID_opcode", 11 0, v000001bf6b288a00_0;  alias, 1 drivers
v000001bf6b2740d0_0 .net "ID_rs1_ind", 4 0, v000001bf6b288000_0;  alias, 1 drivers
v000001bf6b273db0_0 .net "ID_rs2_ind", 4 0, v000001bf6b288780_0;  alias, 1 drivers
v000001bf6b277370_0 .var "IF_ID_Write", 0 0;
v000001bf6b2761f0_0 .var "IF_ID_flush", 0 0;
v000001bf6b2756b0_0 .var "PC_Write", 0 0;
v000001bf6b275110_0 .net "Wrong_prediction", 0 0, L_000001bf6b2bd170;  alias, 1 drivers
E_000001bf6b1fa7b0/0 .event anyedge, v000001bf6b262ad0_0, v000001bf6b270060_0, v000001bf6b26e080_0, v000001bf6b26df40_0;
E_000001bf6b1fa7b0/1 .event anyedge, v000001bf6b26f0c0_0, v000001bf6b26e6c0_0, v000001bf6b1827b0_0, v000001bf6b271000_0;
E_000001bf6b1fa7b0/2 .event anyedge, v000001bf6b25e8e0_0, v000001bf6b26f160_0;
E_000001bf6b1fa7b0 .event/or E_000001bf6b1fa7b0/0, E_000001bf6b1fa7b0/1, E_000001bf6b1fa7b0/2;
S_000001bf6b26b8e0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001bf6b26ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001bf6b27d9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b27da08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b27da40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b27da78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b27dab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b27dae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b27db20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b27db58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b27db90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b27dbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b27dc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b27dc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b27dc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b27dca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b27dce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b27dd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b27dd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b27dd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b27ddc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b27ddf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b27de30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b27de68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b27dea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b27ded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b27df10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bf6b2a5470 .functor OR 1, L_000001bf6b2997f0, L_000001bf6b299d90, C4<0>, C4<0>;
L_000001bf6b2a6900 .functor OR 1, L_000001bf6b2a5470, L_000001bf6b29af10, C4<0>, C4<0>;
L_000001bf6b2a5630 .functor OR 1, L_000001bf6b2a6900, L_000001bf6b299610, C4<0>, C4<0>;
L_000001bf6b2a5320 .functor OR 1, L_000001bf6b2a5630, L_000001bf6b29ab50, C4<0>, C4<0>;
L_000001bf6b2a6350 .functor OR 1, L_000001bf6b2a5320, L_000001bf6b29add0, C4<0>, C4<0>;
L_000001bf6b2a6740 .functor OR 1, L_000001bf6b2a6350, L_000001bf6b29abf0, C4<0>, C4<0>;
L_000001bf6b2a6270 .functor OR 1, L_000001bf6b2a6740, L_000001bf6b29b0f0, C4<0>, C4<0>;
L_000001bf6b2a5fd0 .functor OR 1, L_000001bf6b2a6270, L_000001bf6b29a010, C4<0>, C4<0>;
L_000001bf6b2a64a0 .functor OR 1, L_000001bf6b29a510, L_000001bf6b299570, C4<0>, C4<0>;
L_000001bf6b2a67b0 .functor OR 1, L_000001bf6b2a64a0, L_000001bf6b29b370, C4<0>, C4<0>;
L_000001bf6b2a58d0 .functor OR 1, L_000001bf6b2a67b0, L_000001bf6b2996b0, C4<0>, C4<0>;
L_000001bf6b2a5a20 .functor OR 1, L_000001bf6b2a58d0, L_000001bf6b29a8d0, C4<0>, C4<0>;
v000001bf6b276f10_0 .net "ID_opcode", 11 0, v000001bf6b288a00_0;  alias, 1 drivers
L_000001bf6b2c0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b276fb0_0 .net/2u *"_ivl_0", 11 0, L_000001bf6b2c0670;  1 drivers
L_000001bf6b2c0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b276bf0_0 .net/2u *"_ivl_10", 11 0, L_000001bf6b2c0700;  1 drivers
L_000001bf6b2c0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b275430_0 .net/2u *"_ivl_102", 11 0, L_000001bf6b2c0bc8;  1 drivers
L_000001bf6b2c0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b2766f0_0 .net/2u *"_ivl_106", 11 0, L_000001bf6b2c0c10;  1 drivers
v000001bf6b275390_0 .net *"_ivl_12", 0 0, L_000001bf6b29af10;  1 drivers
v000001bf6b275cf0_0 .net *"_ivl_15", 0 0, L_000001bf6b2a6900;  1 drivers
L_000001bf6b2c0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b2757f0_0 .net/2u *"_ivl_16", 11 0, L_000001bf6b2c0748;  1 drivers
v000001bf6b2754d0_0 .net *"_ivl_18", 0 0, L_000001bf6b299610;  1 drivers
v000001bf6b275750_0 .net *"_ivl_2", 0 0, L_000001bf6b2997f0;  1 drivers
v000001bf6b276d30_0 .net *"_ivl_21", 0 0, L_000001bf6b2a5630;  1 drivers
L_000001bf6b2c0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b275a70_0 .net/2u *"_ivl_22", 11 0, L_000001bf6b2c0790;  1 drivers
v000001bf6b275570_0 .net *"_ivl_24", 0 0, L_000001bf6b29ab50;  1 drivers
v000001bf6b274e90_0 .net *"_ivl_27", 0 0, L_000001bf6b2a5320;  1 drivers
L_000001bf6b2c07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b275610_0 .net/2u *"_ivl_28", 11 0, L_000001bf6b2c07d8;  1 drivers
v000001bf6b276c90_0 .net *"_ivl_30", 0 0, L_000001bf6b29add0;  1 drivers
v000001bf6b276650_0 .net *"_ivl_33", 0 0, L_000001bf6b2a6350;  1 drivers
L_000001bf6b2c0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b274c10_0 .net/2u *"_ivl_34", 11 0, L_000001bf6b2c0820;  1 drivers
v000001bf6b276790_0 .net *"_ivl_36", 0 0, L_000001bf6b29abf0;  1 drivers
v000001bf6b277190_0 .net *"_ivl_39", 0 0, L_000001bf6b2a6740;  1 drivers
L_000001bf6b2c06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b276830_0 .net/2u *"_ivl_4", 11 0, L_000001bf6b2c06b8;  1 drivers
L_000001bf6b2c0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001bf6b275d90_0 .net/2u *"_ivl_40", 11 0, L_000001bf6b2c0868;  1 drivers
v000001bf6b2772d0_0 .net *"_ivl_42", 0 0, L_000001bf6b29b0f0;  1 drivers
v000001bf6b276dd0_0 .net *"_ivl_45", 0 0, L_000001bf6b2a6270;  1 drivers
L_000001bf6b2c08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b276e70_0 .net/2u *"_ivl_46", 11 0, L_000001bf6b2c08b0;  1 drivers
v000001bf6b275890_0 .net *"_ivl_48", 0 0, L_000001bf6b29a010;  1 drivers
L_000001bf6b2c08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b274f30_0 .net/2u *"_ivl_52", 11 0, L_000001bf6b2c08f8;  1 drivers
L_000001bf6b2c0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b274df0_0 .net/2u *"_ivl_56", 11 0, L_000001bf6b2c0940;  1 drivers
v000001bf6b274fd0_0 .net *"_ivl_6", 0 0, L_000001bf6b299d90;  1 drivers
L_000001bf6b2c0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bf6b276290_0 .net/2u *"_ivl_60", 11 0, L_000001bf6b2c0988;  1 drivers
L_000001bf6b2c09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b276470_0 .net/2u *"_ivl_64", 11 0, L_000001bf6b2c09d0;  1 drivers
L_000001bf6b2c0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b2751b0_0 .net/2u *"_ivl_68", 11 0, L_000001bf6b2c0a18;  1 drivers
L_000001bf6b2c0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bf6b275250_0 .net/2u *"_ivl_72", 11 0, L_000001bf6b2c0a60;  1 drivers
v000001bf6b277230_0 .net *"_ivl_74", 0 0, L_000001bf6b29a510;  1 drivers
L_000001bf6b2c0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b2752f0_0 .net/2u *"_ivl_76", 11 0, L_000001bf6b2c0aa8;  1 drivers
v000001bf6b274d50_0 .net *"_ivl_78", 0 0, L_000001bf6b299570;  1 drivers
v000001bf6b275930_0 .net *"_ivl_81", 0 0, L_000001bf6b2a64a0;  1 drivers
L_000001bf6b2c0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b275b10_0 .net/2u *"_ivl_82", 11 0, L_000001bf6b2c0af0;  1 drivers
v000001bf6b2768d0_0 .net *"_ivl_84", 0 0, L_000001bf6b29b370;  1 drivers
v000001bf6b275f70_0 .net *"_ivl_87", 0 0, L_000001bf6b2a67b0;  1 drivers
L_000001bf6b2c0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b2760b0_0 .net/2u *"_ivl_88", 11 0, L_000001bf6b2c0b38;  1 drivers
v000001bf6b277050_0 .net *"_ivl_9", 0 0, L_000001bf6b2a5470;  1 drivers
v000001bf6b2770f0_0 .net *"_ivl_90", 0 0, L_000001bf6b2996b0;  1 drivers
v000001bf6b2759d0_0 .net *"_ivl_93", 0 0, L_000001bf6b2a58d0;  1 drivers
L_000001bf6b2c0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b274cb0_0 .net/2u *"_ivl_94", 11 0, L_000001bf6b2c0b80;  1 drivers
v000001bf6b275070_0 .net *"_ivl_96", 0 0, L_000001bf6b29a8d0;  1 drivers
v000001bf6b275ed0_0 .net *"_ivl_99", 0 0, L_000001bf6b2a5a20;  1 drivers
v000001bf6b275bb0_0 .net "is_beq", 0 0, L_000001bf6b29afb0;  alias, 1 drivers
v000001bf6b275c50_0 .net "is_bne", 0 0, L_000001bf6b29b190;  alias, 1 drivers
v000001bf6b275e30_0 .net "is_j", 0 0, L_000001bf6b29ae70;  alias, 1 drivers
v000001bf6b276010_0 .net "is_jal", 0 0, L_000001bf6b299390;  alias, 1 drivers
v000001bf6b276330_0 .net "is_jr", 0 0, L_000001bf6b29a0b0;  alias, 1 drivers
v000001bf6b276150_0 .net "is_oper2_immed", 0 0, L_000001bf6b2a5fd0;  alias, 1 drivers
v000001bf6b2763d0_0 .net "memread", 0 0, L_000001bf6b29a330;  alias, 1 drivers
v000001bf6b276510_0 .net "memwrite", 0 0, L_000001bf6b29a470;  alias, 1 drivers
v000001bf6b2765b0_0 .net "regwrite", 0 0, L_000001bf6b299750;  alias, 1 drivers
L_000001bf6b2997f0 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0670;
L_000001bf6b299d90 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c06b8;
L_000001bf6b29af10 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0700;
L_000001bf6b299610 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0748;
L_000001bf6b29ab50 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0790;
L_000001bf6b29add0 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c07d8;
L_000001bf6b29abf0 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0820;
L_000001bf6b29b0f0 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0868;
L_000001bf6b29a010 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c08b0;
L_000001bf6b29afb0 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c08f8;
L_000001bf6b29b190 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0940;
L_000001bf6b29a0b0 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0988;
L_000001bf6b299390 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c09d0;
L_000001bf6b29ae70 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0a18;
L_000001bf6b29a510 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0a60;
L_000001bf6b299570 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0aa8;
L_000001bf6b29b370 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0af0;
L_000001bf6b2996b0 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0b38;
L_000001bf6b29a8d0 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0b80;
L_000001bf6b299750 .reduce/nor L_000001bf6b2a5a20;
L_000001bf6b29a330 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0bc8;
L_000001bf6b29a470 .cmp/eq 12, v000001bf6b288a00_0, L_000001bf6b2c0c10;
S_000001bf6b26bd90 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001bf6b26ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001bf6b285f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b285f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b285fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b286008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b286040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b286078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b2860b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b2860e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b286120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b286158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b286190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b2861c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b286200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b286238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b286270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b2862a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b2862e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b286318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b286350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b286388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b2863c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b2863f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b286430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b286468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b2864a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf6b276970_0 .var "Immed", 31 0;
v000001bf6b276a10_0 .net "Inst", 31 0, v000001bf6b27a110_0;  alias, 1 drivers
v000001bf6b276ab0_0 .net "opcode", 11 0, v000001bf6b288a00_0;  alias, 1 drivers
E_000001bf6b1fb4f0 .event anyedge, v000001bf6b26f160_0, v000001bf6b276a10_0;
S_000001bf6b26c6f0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001bf6b26ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001bf6b279990_0 .var "Read_data1", 31 0;
v000001bf6b279b70_0 .var "Read_data2", 31 0;
v000001bf6b277870_0 .net "Read_reg1", 4 0, v000001bf6b288000_0;  alias, 1 drivers
v000001bf6b279a30_0 .net "Read_reg2", 4 0, v000001bf6b288780_0;  alias, 1 drivers
v000001bf6b278770_0 .net "Write_data", 31 0, L_000001bf6b2bd1e0;  alias, 1 drivers
v000001bf6b279530_0 .net "Write_en", 0 0, v000001bf6b28a6c0_0;  alias, 1 drivers
v000001bf6b279170_0 .net "Write_reg", 4 0, v000001bf6b28af80_0;  alias, 1 drivers
v000001bf6b279850_0 .net "clk", 0 0, L_000001bf6b1da010;  alias, 1 drivers
v000001bf6b2797b0_0 .var/i "i", 31 0;
v000001bf6b278bd0 .array "reg_file", 0 31, 31 0;
v000001bf6b278d10_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
E_000001bf6b1faaf0 .event posedge, v000001bf6b274a30_0;
S_000001bf6b26bf20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001bf6b26c6f0;
 .timescale 0 0;
v000001bf6b278b30_0 .var/i "i", 31 0;
S_000001bf6b26cd30 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001bf6b2864e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b286518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b286550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b286588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b2865c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b2865f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b286630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b286668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b2866a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b2866d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b286710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b286748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b286780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b2867b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b2867f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b286828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b286860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b286898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b2868d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b286908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b286940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b286978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b2869b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b2869e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b286a20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf6b27a110_0 .var "ID_INST", 31 0;
v000001bf6b27a250_0 .var "ID_PC", 31 0;
v000001bf6b288a00_0 .var "ID_opcode", 11 0;
v000001bf6b287e20_0 .var "ID_rd_ind", 4 0;
v000001bf6b288000_0 .var "ID_rs1_ind", 4 0;
v000001bf6b288780_0 .var "ID_rs2_ind", 4 0;
v000001bf6b2872e0_0 .net "IF_FLUSH", 0 0, v000001bf6b2761f0_0;  alias, 1 drivers
v000001bf6b288dc0_0 .net "IF_INST", 31 0, L_000001bf6b2a66d0;  alias, 1 drivers
v000001bf6b288280_0 .net "IF_PC", 31 0, v000001bf6b288320_0;  alias, 1 drivers
v000001bf6b2871a0_0 .net "clk", 0 0, L_000001bf6b2a5080;  1 drivers
v000001bf6b288960_0 .net "if_id_Write", 0 0, v000001bf6b277370_0;  alias, 1 drivers
v000001bf6b287f60_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
E_000001bf6b1fb8f0 .event posedge, v000001bf6b25dc60_0, v000001bf6b2871a0_0;
S_000001bf6b26c880 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001bf6b289a40_0 .net "EX1_PFC", 31 0, L_000001bf6b29c8b0;  alias, 1 drivers
v000001bf6b28a760_0 .net "EX2_PFC", 31 0, v000001bf6b2710a0_0;  alias, 1 drivers
v000001bf6b28a580_0 .net "ID_PFC", 31 0, L_000001bf6b299110;  alias, 1 drivers
v000001bf6b28b5c0_0 .net "PC_src", 2 0, L_000001bf6b2994d0;  alias, 1 drivers
v000001bf6b28aee0_0 .net "PC_write", 0 0, v000001bf6b2756b0_0;  alias, 1 drivers
L_000001bf6b2c0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bf6b289400_0 .net/2u *"_ivl_0", 31 0, L_000001bf6b2c0088;  1 drivers
v000001bf6b28a940_0 .net "clk", 0 0, L_000001bf6b1da010;  alias, 1 drivers
v000001bf6b289540_0 .net "inst", 31 0, L_000001bf6b2a66d0;  alias, 1 drivers
v000001bf6b289ae0_0 .net "inst_mem_in", 31 0, v000001bf6b288320_0;  alias, 1 drivers
v000001bf6b28b200_0 .net "pc_reg_in", 31 0, L_000001bf6b2a5160;  1 drivers
v000001bf6b28a620_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
L_000001bf6b29a790 .arith/sum 32, v000001bf6b288320_0, L_000001bf6b2c0088;
S_000001bf6b26c3d0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001bf6b26c880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001bf6b2a66d0 .functor BUFZ 32, L_000001bf6b299930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf6b286c00_0 .net "Data_Out", 31 0, L_000001bf6b2a66d0;  alias, 1 drivers
v000001bf6b286d40 .array "InstMem", 0 1023, 31 0;
v000001bf6b288820_0 .net *"_ivl_0", 31 0, L_000001bf6b299930;  1 drivers
v000001bf6b288500_0 .net *"_ivl_3", 9 0, L_000001bf6b299ed0;  1 drivers
v000001bf6b286ac0_0 .net *"_ivl_4", 11 0, L_000001bf6b2999d0;  1 drivers
L_000001bf6b2c01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bf6b287920_0 .net *"_ivl_7", 1 0, L_000001bf6b2c01a8;  1 drivers
v000001bf6b2885a0_0 .net "addr", 31 0, v000001bf6b288320_0;  alias, 1 drivers
v000001bf6b287c40_0 .net "clk", 0 0, L_000001bf6b1da010;  alias, 1 drivers
v000001bf6b2879c0_0 .var/i "i", 31 0;
L_000001bf6b299930 .array/port v000001bf6b286d40, L_000001bf6b2999d0;
L_000001bf6b299ed0 .part v000001bf6b288320_0, 0, 10;
L_000001bf6b2999d0 .concat [ 10 2 0 0], L_000001bf6b299ed0, L_000001bf6b2c01a8;
S_000001bf6b26cba0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001bf6b26c880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001bf6b1fb3b0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001bf6b286e80_0 .net "DataIn", 31 0, L_000001bf6b2a5160;  alias, 1 drivers
v000001bf6b288320_0 .var "DataOut", 31 0;
v000001bf6b288fa0_0 .net "PC_Write", 0 0, v000001bf6b2756b0_0;  alias, 1 drivers
v000001bf6b287060_0 .net "clk", 0 0, L_000001bf6b1da010;  alias, 1 drivers
v000001bf6b286ca0_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
S_000001bf6b26cec0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001bf6b26c880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001bf6b1faff0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001bf6b1da320 .functor NOT 1, L_000001bf6b2a0af0, C4<0>, C4<0>, C4<0>;
L_000001bf6b1da470 .functor NOT 1, L_000001bf6b2a0b90, C4<0>, C4<0>, C4<0>;
L_000001bf6b1da4e0 .functor AND 1, L_000001bf6b1da320, L_000001bf6b1da470, C4<1>, C4<1>;
L_000001bf6b1da550 .functor NOT 1, L_000001bf6b2a0d70, C4<0>, C4<0>, C4<0>;
L_000001bf6b16cde0 .functor AND 1, L_000001bf6b1da4e0, L_000001bf6b1da550, C4<1>, C4<1>;
L_000001bf6b16c750 .functor AND 32, L_000001bf6b2a0e10, L_000001bf6b29a790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b16cf30 .functor NOT 1, L_000001bf6b2a09b0, C4<0>, C4<0>, C4<0>;
L_000001bf6b16c4b0 .functor NOT 1, L_000001bf6b2a0a50, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a6cf0 .functor AND 1, L_000001bf6b16cf30, L_000001bf6b16c4b0, C4<1>, C4<1>;
L_000001bf6b2a6c80 .functor AND 1, L_000001bf6b2a6cf0, L_000001bf6b2a0f50, C4<1>, C4<1>;
L_000001bf6b2a6f90 .functor AND 32, L_000001bf6b2a0870, L_000001bf6b299110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2a6eb0 .functor OR 32, L_000001bf6b16c750, L_000001bf6b2a6f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf6b2a6d60 .functor NOT 1, L_000001bf6b2a0c30, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a6f20 .functor AND 1, L_000001bf6b2a6d60, L_000001bf6b2a0cd0, C4<1>, C4<1>;
L_000001bf6b2a6dd0 .functor NOT 1, L_000001bf6b299b10, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a6e40 .functor AND 1, L_000001bf6b2a6f20, L_000001bf6b2a6dd0, C4<1>, C4<1>;
L_000001bf6b2a6190 .functor AND 32, L_000001bf6b299f70, v000001bf6b288320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2a5240 .functor OR 32, L_000001bf6b2a6eb0, L_000001bf6b2a6190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf6b2a6200 .functor NOT 1, L_000001bf6b29a650, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a5860 .functor AND 1, L_000001bf6b2a6200, L_000001bf6b299430, C4<1>, C4<1>;
L_000001bf6b2a5a90 .functor AND 1, L_000001bf6b2a5860, L_000001bf6b299e30, C4<1>, C4<1>;
L_000001bf6b2a5390 .functor AND 32, L_000001bf6b29ac90, L_000001bf6b29c8b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2a6430 .functor OR 32, L_000001bf6b2a5240, L_000001bf6b2a5390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf6b2a5b00 .functor NOT 1, L_000001bf6b29b690, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a51d0 .functor AND 1, L_000001bf6b29a6f0, L_000001bf6b2a5b00, C4<1>, C4<1>;
L_000001bf6b2a50f0 .functor NOT 1, L_000001bf6b299070, C4<0>, C4<0>, C4<0>;
L_000001bf6b2a5c50 .functor AND 1, L_000001bf6b2a51d0, L_000001bf6b2a50f0, C4<1>, C4<1>;
L_000001bf6b2a5b70 .functor AND 32, L_000001bf6b29b5f0, v000001bf6b2710a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2a5160 .functor OR 32, L_000001bf6b2a6430, L_000001bf6b2a5b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf6b2880a0_0 .net *"_ivl_1", 0 0, L_000001bf6b2a0af0;  1 drivers
v000001bf6b287ce0_0 .net *"_ivl_11", 0 0, L_000001bf6b2a0d70;  1 drivers
v000001bf6b288e60_0 .net *"_ivl_12", 0 0, L_000001bf6b1da550;  1 drivers
v000001bf6b286b60_0 .net *"_ivl_14", 0 0, L_000001bf6b16cde0;  1 drivers
v000001bf6b288140_0 .net *"_ivl_16", 31 0, L_000001bf6b2a0e10;  1 drivers
v000001bf6b287740_0 .net *"_ivl_18", 31 0, L_000001bf6b16c750;  1 drivers
v000001bf6b2888c0_0 .net *"_ivl_2", 0 0, L_000001bf6b1da320;  1 drivers
v000001bf6b289180_0 .net *"_ivl_21", 0 0, L_000001bf6b2a09b0;  1 drivers
v000001bf6b2890e0_0 .net *"_ivl_22", 0 0, L_000001bf6b16cf30;  1 drivers
v000001bf6b2881e0_0 .net *"_ivl_25", 0 0, L_000001bf6b2a0a50;  1 drivers
v000001bf6b288640_0 .net *"_ivl_26", 0 0, L_000001bf6b16c4b0;  1 drivers
v000001bf6b2877e0_0 .net *"_ivl_28", 0 0, L_000001bf6b2a6cf0;  1 drivers
v000001bf6b289220_0 .net *"_ivl_31", 0 0, L_000001bf6b2a0f50;  1 drivers
v000001bf6b288f00_0 .net *"_ivl_32", 0 0, L_000001bf6b2a6c80;  1 drivers
v000001bf6b286fc0_0 .net *"_ivl_34", 31 0, L_000001bf6b2a0870;  1 drivers
v000001bf6b286de0_0 .net *"_ivl_36", 31 0, L_000001bf6b2a6f90;  1 drivers
v000001bf6b286f20_0 .net *"_ivl_38", 31 0, L_000001bf6b2a6eb0;  1 drivers
v000001bf6b287100_0 .net *"_ivl_41", 0 0, L_000001bf6b2a0c30;  1 drivers
v000001bf6b289040_0 .net *"_ivl_42", 0 0, L_000001bf6b2a6d60;  1 drivers
v000001bf6b287240_0 .net *"_ivl_45", 0 0, L_000001bf6b2a0cd0;  1 drivers
v000001bf6b288c80_0 .net *"_ivl_46", 0 0, L_000001bf6b2a6f20;  1 drivers
v000001bf6b287d80_0 .net *"_ivl_49", 0 0, L_000001bf6b299b10;  1 drivers
v000001bf6b2883c0_0 .net *"_ivl_5", 0 0, L_000001bf6b2a0b90;  1 drivers
v000001bf6b287380_0 .net *"_ivl_50", 0 0, L_000001bf6b2a6dd0;  1 drivers
v000001bf6b288be0_0 .net *"_ivl_52", 0 0, L_000001bf6b2a6e40;  1 drivers
v000001bf6b288aa0_0 .net *"_ivl_54", 31 0, L_000001bf6b299f70;  1 drivers
v000001bf6b287420_0 .net *"_ivl_56", 31 0, L_000001bf6b2a6190;  1 drivers
v000001bf6b288d20_0 .net *"_ivl_58", 31 0, L_000001bf6b2a5240;  1 drivers
v000001bf6b2874c0_0 .net *"_ivl_6", 0 0, L_000001bf6b1da470;  1 drivers
v000001bf6b287560_0 .net *"_ivl_61", 0 0, L_000001bf6b29a650;  1 drivers
v000001bf6b287600_0 .net *"_ivl_62", 0 0, L_000001bf6b2a6200;  1 drivers
v000001bf6b2876a0_0 .net *"_ivl_65", 0 0, L_000001bf6b299430;  1 drivers
v000001bf6b288460_0 .net *"_ivl_66", 0 0, L_000001bf6b2a5860;  1 drivers
v000001bf6b287880_0 .net *"_ivl_69", 0 0, L_000001bf6b299e30;  1 drivers
v000001bf6b287b00_0 .net *"_ivl_70", 0 0, L_000001bf6b2a5a90;  1 drivers
v000001bf6b287ba0_0 .net *"_ivl_72", 31 0, L_000001bf6b29ac90;  1 drivers
v000001bf6b287ec0_0 .net *"_ivl_74", 31 0, L_000001bf6b2a5390;  1 drivers
v000001bf6b2886e0_0 .net *"_ivl_76", 31 0, L_000001bf6b2a6430;  1 drivers
v000001bf6b288b40_0 .net *"_ivl_79", 0 0, L_000001bf6b29a6f0;  1 drivers
v000001bf6b289b80_0 .net *"_ivl_8", 0 0, L_000001bf6b1da4e0;  1 drivers
v000001bf6b289fe0_0 .net *"_ivl_81", 0 0, L_000001bf6b29b690;  1 drivers
v000001bf6b28b020_0 .net *"_ivl_82", 0 0, L_000001bf6b2a5b00;  1 drivers
v000001bf6b28ad00_0 .net *"_ivl_84", 0 0, L_000001bf6b2a51d0;  1 drivers
v000001bf6b2892c0_0 .net *"_ivl_87", 0 0, L_000001bf6b299070;  1 drivers
v000001bf6b28ada0_0 .net *"_ivl_88", 0 0, L_000001bf6b2a50f0;  1 drivers
v000001bf6b28b0c0_0 .net *"_ivl_90", 0 0, L_000001bf6b2a5c50;  1 drivers
v000001bf6b28a4e0_0 .net *"_ivl_92", 31 0, L_000001bf6b29b5f0;  1 drivers
v000001bf6b28a1c0_0 .net *"_ivl_94", 31 0, L_000001bf6b2a5b70;  1 drivers
v000001bf6b28b2a0_0 .net "ina", 31 0, L_000001bf6b29a790;  1 drivers
v000001bf6b289360_0 .net "inb", 31 0, L_000001bf6b299110;  alias, 1 drivers
v000001bf6b289cc0_0 .net "inc", 31 0, v000001bf6b288320_0;  alias, 1 drivers
v000001bf6b28ab20_0 .net "ind", 31 0, L_000001bf6b29c8b0;  alias, 1 drivers
v000001bf6b289e00_0 .net "ine", 31 0, v000001bf6b2710a0_0;  alias, 1 drivers
L_000001bf6b2c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b289680_0 .net "inf", 31 0, L_000001bf6b2c00d0;  1 drivers
L_000001bf6b2c0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b2899a0_0 .net "ing", 31 0, L_000001bf6b2c0118;  1 drivers
L_000001bf6b2c0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf6b289720_0 .net "inh", 31 0, L_000001bf6b2c0160;  1 drivers
v000001bf6b28b160_0 .net "out", 31 0, L_000001bf6b2a5160;  alias, 1 drivers
v000001bf6b2894a0_0 .net "sel", 2 0, L_000001bf6b2994d0;  alias, 1 drivers
L_000001bf6b2a0af0 .part L_000001bf6b2994d0, 2, 1;
L_000001bf6b2a0b90 .part L_000001bf6b2994d0, 1, 1;
L_000001bf6b2a0d70 .part L_000001bf6b2994d0, 0, 1;
LS_000001bf6b2a0e10_0_0 .concat [ 1 1 1 1], L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0;
LS_000001bf6b2a0e10_0_4 .concat [ 1 1 1 1], L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0;
LS_000001bf6b2a0e10_0_8 .concat [ 1 1 1 1], L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0;
LS_000001bf6b2a0e10_0_12 .concat [ 1 1 1 1], L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0;
LS_000001bf6b2a0e10_0_16 .concat [ 1 1 1 1], L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0;
LS_000001bf6b2a0e10_0_20 .concat [ 1 1 1 1], L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0;
LS_000001bf6b2a0e10_0_24 .concat [ 1 1 1 1], L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0;
LS_000001bf6b2a0e10_0_28 .concat [ 1 1 1 1], L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0, L_000001bf6b16cde0;
LS_000001bf6b2a0e10_1_0 .concat [ 4 4 4 4], LS_000001bf6b2a0e10_0_0, LS_000001bf6b2a0e10_0_4, LS_000001bf6b2a0e10_0_8, LS_000001bf6b2a0e10_0_12;
LS_000001bf6b2a0e10_1_4 .concat [ 4 4 4 4], LS_000001bf6b2a0e10_0_16, LS_000001bf6b2a0e10_0_20, LS_000001bf6b2a0e10_0_24, LS_000001bf6b2a0e10_0_28;
L_000001bf6b2a0e10 .concat [ 16 16 0 0], LS_000001bf6b2a0e10_1_0, LS_000001bf6b2a0e10_1_4;
L_000001bf6b2a09b0 .part L_000001bf6b2994d0, 2, 1;
L_000001bf6b2a0a50 .part L_000001bf6b2994d0, 1, 1;
L_000001bf6b2a0f50 .part L_000001bf6b2994d0, 0, 1;
LS_000001bf6b2a0870_0_0 .concat [ 1 1 1 1], L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80;
LS_000001bf6b2a0870_0_4 .concat [ 1 1 1 1], L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80;
LS_000001bf6b2a0870_0_8 .concat [ 1 1 1 1], L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80;
LS_000001bf6b2a0870_0_12 .concat [ 1 1 1 1], L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80;
LS_000001bf6b2a0870_0_16 .concat [ 1 1 1 1], L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80;
LS_000001bf6b2a0870_0_20 .concat [ 1 1 1 1], L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80;
LS_000001bf6b2a0870_0_24 .concat [ 1 1 1 1], L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80;
LS_000001bf6b2a0870_0_28 .concat [ 1 1 1 1], L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80, L_000001bf6b2a6c80;
LS_000001bf6b2a0870_1_0 .concat [ 4 4 4 4], LS_000001bf6b2a0870_0_0, LS_000001bf6b2a0870_0_4, LS_000001bf6b2a0870_0_8, LS_000001bf6b2a0870_0_12;
LS_000001bf6b2a0870_1_4 .concat [ 4 4 4 4], LS_000001bf6b2a0870_0_16, LS_000001bf6b2a0870_0_20, LS_000001bf6b2a0870_0_24, LS_000001bf6b2a0870_0_28;
L_000001bf6b2a0870 .concat [ 16 16 0 0], LS_000001bf6b2a0870_1_0, LS_000001bf6b2a0870_1_4;
L_000001bf6b2a0c30 .part L_000001bf6b2994d0, 2, 1;
L_000001bf6b2a0cd0 .part L_000001bf6b2994d0, 1, 1;
L_000001bf6b299b10 .part L_000001bf6b2994d0, 0, 1;
LS_000001bf6b299f70_0_0 .concat [ 1 1 1 1], L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40;
LS_000001bf6b299f70_0_4 .concat [ 1 1 1 1], L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40;
LS_000001bf6b299f70_0_8 .concat [ 1 1 1 1], L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40;
LS_000001bf6b299f70_0_12 .concat [ 1 1 1 1], L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40;
LS_000001bf6b299f70_0_16 .concat [ 1 1 1 1], L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40;
LS_000001bf6b299f70_0_20 .concat [ 1 1 1 1], L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40;
LS_000001bf6b299f70_0_24 .concat [ 1 1 1 1], L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40;
LS_000001bf6b299f70_0_28 .concat [ 1 1 1 1], L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40, L_000001bf6b2a6e40;
LS_000001bf6b299f70_1_0 .concat [ 4 4 4 4], LS_000001bf6b299f70_0_0, LS_000001bf6b299f70_0_4, LS_000001bf6b299f70_0_8, LS_000001bf6b299f70_0_12;
LS_000001bf6b299f70_1_4 .concat [ 4 4 4 4], LS_000001bf6b299f70_0_16, LS_000001bf6b299f70_0_20, LS_000001bf6b299f70_0_24, LS_000001bf6b299f70_0_28;
L_000001bf6b299f70 .concat [ 16 16 0 0], LS_000001bf6b299f70_1_0, LS_000001bf6b299f70_1_4;
L_000001bf6b29a650 .part L_000001bf6b2994d0, 2, 1;
L_000001bf6b299430 .part L_000001bf6b2994d0, 1, 1;
L_000001bf6b299e30 .part L_000001bf6b2994d0, 0, 1;
LS_000001bf6b29ac90_0_0 .concat [ 1 1 1 1], L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90;
LS_000001bf6b29ac90_0_4 .concat [ 1 1 1 1], L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90;
LS_000001bf6b29ac90_0_8 .concat [ 1 1 1 1], L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90;
LS_000001bf6b29ac90_0_12 .concat [ 1 1 1 1], L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90;
LS_000001bf6b29ac90_0_16 .concat [ 1 1 1 1], L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90;
LS_000001bf6b29ac90_0_20 .concat [ 1 1 1 1], L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90;
LS_000001bf6b29ac90_0_24 .concat [ 1 1 1 1], L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90;
LS_000001bf6b29ac90_0_28 .concat [ 1 1 1 1], L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90, L_000001bf6b2a5a90;
LS_000001bf6b29ac90_1_0 .concat [ 4 4 4 4], LS_000001bf6b29ac90_0_0, LS_000001bf6b29ac90_0_4, LS_000001bf6b29ac90_0_8, LS_000001bf6b29ac90_0_12;
LS_000001bf6b29ac90_1_4 .concat [ 4 4 4 4], LS_000001bf6b29ac90_0_16, LS_000001bf6b29ac90_0_20, LS_000001bf6b29ac90_0_24, LS_000001bf6b29ac90_0_28;
L_000001bf6b29ac90 .concat [ 16 16 0 0], LS_000001bf6b29ac90_1_0, LS_000001bf6b29ac90_1_4;
L_000001bf6b29a6f0 .part L_000001bf6b2994d0, 2, 1;
L_000001bf6b29b690 .part L_000001bf6b2994d0, 1, 1;
L_000001bf6b299070 .part L_000001bf6b2994d0, 0, 1;
LS_000001bf6b29b5f0_0_0 .concat [ 1 1 1 1], L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50;
LS_000001bf6b29b5f0_0_4 .concat [ 1 1 1 1], L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50;
LS_000001bf6b29b5f0_0_8 .concat [ 1 1 1 1], L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50;
LS_000001bf6b29b5f0_0_12 .concat [ 1 1 1 1], L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50;
LS_000001bf6b29b5f0_0_16 .concat [ 1 1 1 1], L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50;
LS_000001bf6b29b5f0_0_20 .concat [ 1 1 1 1], L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50;
LS_000001bf6b29b5f0_0_24 .concat [ 1 1 1 1], L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50;
LS_000001bf6b29b5f0_0_28 .concat [ 1 1 1 1], L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50, L_000001bf6b2a5c50;
LS_000001bf6b29b5f0_1_0 .concat [ 4 4 4 4], LS_000001bf6b29b5f0_0_0, LS_000001bf6b29b5f0_0_4, LS_000001bf6b29b5f0_0_8, LS_000001bf6b29b5f0_0_12;
LS_000001bf6b29b5f0_1_4 .concat [ 4 4 4 4], LS_000001bf6b29b5f0_0_16, LS_000001bf6b29b5f0_0_20, LS_000001bf6b29b5f0_0_24, LS_000001bf6b29b5f0_0_28;
L_000001bf6b29b5f0 .concat [ 16 16 0 0], LS_000001bf6b29b5f0_1_0, LS_000001bf6b29b5f0_1_4;
S_000001bf6b26d1e0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001bf6b289c20_0 .net "Write_Data", 31 0, v000001bf6b25fe20_0;  alias, 1 drivers
v000001bf6b28a120_0 .net "addr", 31 0, v000001bf6b25eb60_0;  alias, 1 drivers
v000001bf6b28b660_0 .net "clk", 0 0, L_000001bf6b1da010;  alias, 1 drivers
v000001bf6b28b980_0 .net "mem_out", 31 0, v000001bf6b2897c0_0;  alias, 1 drivers
v000001bf6b289860_0 .net "mem_read", 0 0, v000001bf6b25e7a0_0;  alias, 1 drivers
v000001bf6b289ea0_0 .net "mem_write", 0 0, v000001bf6b25f380_0;  alias, 1 drivers
S_000001bf6b26c240 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001bf6b26d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001bf6b28a9e0 .array "DataMem", 1023 0, 31 0;
v000001bf6b28aa80_0 .net "Data_In", 31 0, v000001bf6b25fe20_0;  alias, 1 drivers
v000001bf6b2897c0_0 .var "Data_Out", 31 0;
v000001bf6b28a300_0 .net "Write_en", 0 0, v000001bf6b25f380_0;  alias, 1 drivers
v000001bf6b28b340_0 .net "addr", 31 0, v000001bf6b25eb60_0;  alias, 1 drivers
v000001bf6b28a8a0_0 .net "clk", 0 0, L_000001bf6b1da010;  alias, 1 drivers
v000001bf6b28abc0_0 .var/i "i", 31 0;
S_000001bf6b26c560 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001bf6b290a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bf6b290ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bf6b290af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bf6b290b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bf6b290b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bf6b290b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bf6b290bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bf6b290c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bf6b290c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bf6b290c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bf6b290cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bf6b290ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bf6b290d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bf6b290d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bf6b290d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bf6b290dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bf6b290e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bf6b290e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bf6b290e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bf6b290ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bf6b290ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bf6b290f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bf6b290f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bf6b290f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bf6b290fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bf6b289d60_0 .net "MEM_ALU_OUT", 31 0, v000001bf6b25eb60_0;  alias, 1 drivers
v000001bf6b28ac60_0 .net "MEM_Data_mem_out", 31 0, v000001bf6b2897c0_0;  alias, 1 drivers
v000001bf6b289f40_0 .net "MEM_memread", 0 0, v000001bf6b25e7a0_0;  alias, 1 drivers
v000001bf6b28b7a0_0 .net "MEM_opcode", 11 0, v000001bf6b25f740_0;  alias, 1 drivers
v000001bf6b289900_0 .net "MEM_rd_ind", 4 0, v000001bf6b25e5c0_0;  alias, 1 drivers
v000001bf6b28a080_0 .net "MEM_rd_indzero", 0 0, v000001bf6b25e840_0;  alias, 1 drivers
v000001bf6b28b3e0_0 .net "MEM_regwrite", 0 0, v000001bf6b25dda0_0;  alias, 1 drivers
v000001bf6b28b700_0 .var "WB_ALU_OUT", 31 0;
v000001bf6b28a260_0 .var "WB_Data_mem_out", 31 0;
v000001bf6b28a3a0_0 .var "WB_memread", 0 0;
v000001bf6b28af80_0 .var "WB_rd_ind", 4 0;
v000001bf6b28a440_0 .var "WB_rd_indzero", 0 0;
v000001bf6b28a6c0_0 .var "WB_regwrite", 0 0;
v000001bf6b28a800_0 .net "clk", 0 0, L_000001bf6b2bcf40;  1 drivers
v000001bf6b28b840_0 .var "hlt", 0 0;
v000001bf6b28b480_0 .net "rst", 0 0, v000001bf6b29e6b0_0;  alias, 1 drivers
E_000001bf6b1fab30 .event posedge, v000001bf6b25dc60_0, v000001bf6b28a800_0;
S_000001bf6b26d370 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001bf6afc9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001bf6b2bcfb0 .functor AND 32, v000001bf6b28a260_0, L_000001bf6b314950, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2bd250 .functor NOT 1, v000001bf6b28a3a0_0, C4<0>, C4<0>, C4<0>;
L_000001bf6b2bd090 .functor AND 32, v000001bf6b28b700_0, L_000001bf6b312b50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bf6b2bd1e0 .functor OR 32, L_000001bf6b2bcfb0, L_000001bf6b2bd090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf6b28ba20_0 .net "Write_Data_RegFile", 31 0, L_000001bf6b2bd1e0;  alias, 1 drivers
v000001bf6b28b8e0_0 .net *"_ivl_0", 31 0, L_000001bf6b314950;  1 drivers
v000001bf6b28ae40_0 .net *"_ivl_2", 31 0, L_000001bf6b2bcfb0;  1 drivers
v000001bf6b2895e0_0 .net *"_ivl_4", 0 0, L_000001bf6b2bd250;  1 drivers
v000001bf6b28b520_0 .net *"_ivl_6", 31 0, L_000001bf6b312b50;  1 drivers
v000001bf6b28d8c0_0 .net *"_ivl_8", 31 0, L_000001bf6b2bd090;  1 drivers
v000001bf6b28bf20_0 .net "alu_out", 31 0, v000001bf6b28b700_0;  alias, 1 drivers
v000001bf6b28dbe0_0 .net "mem_out", 31 0, v000001bf6b28a260_0;  alias, 1 drivers
v000001bf6b28daa0_0 .net "mem_read", 0 0, v000001bf6b28a3a0_0;  alias, 1 drivers
LS_000001bf6b314950_0_0 .concat [ 1 1 1 1], v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0;
LS_000001bf6b314950_0_4 .concat [ 1 1 1 1], v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0;
LS_000001bf6b314950_0_8 .concat [ 1 1 1 1], v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0;
LS_000001bf6b314950_0_12 .concat [ 1 1 1 1], v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0;
LS_000001bf6b314950_0_16 .concat [ 1 1 1 1], v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0;
LS_000001bf6b314950_0_20 .concat [ 1 1 1 1], v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0;
LS_000001bf6b314950_0_24 .concat [ 1 1 1 1], v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0;
LS_000001bf6b314950_0_28 .concat [ 1 1 1 1], v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0, v000001bf6b28a3a0_0;
LS_000001bf6b314950_1_0 .concat [ 4 4 4 4], LS_000001bf6b314950_0_0, LS_000001bf6b314950_0_4, LS_000001bf6b314950_0_8, LS_000001bf6b314950_0_12;
LS_000001bf6b314950_1_4 .concat [ 4 4 4 4], LS_000001bf6b314950_0_16, LS_000001bf6b314950_0_20, LS_000001bf6b314950_0_24, LS_000001bf6b314950_0_28;
L_000001bf6b314950 .concat [ 16 16 0 0], LS_000001bf6b314950_1_0, LS_000001bf6b314950_1_4;
LS_000001bf6b312b50_0_0 .concat [ 1 1 1 1], L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250;
LS_000001bf6b312b50_0_4 .concat [ 1 1 1 1], L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250;
LS_000001bf6b312b50_0_8 .concat [ 1 1 1 1], L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250;
LS_000001bf6b312b50_0_12 .concat [ 1 1 1 1], L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250;
LS_000001bf6b312b50_0_16 .concat [ 1 1 1 1], L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250;
LS_000001bf6b312b50_0_20 .concat [ 1 1 1 1], L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250;
LS_000001bf6b312b50_0_24 .concat [ 1 1 1 1], L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250;
LS_000001bf6b312b50_0_28 .concat [ 1 1 1 1], L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250, L_000001bf6b2bd250;
LS_000001bf6b312b50_1_0 .concat [ 4 4 4 4], LS_000001bf6b312b50_0_0, LS_000001bf6b312b50_0_4, LS_000001bf6b312b50_0_8, LS_000001bf6b312b50_0_12;
LS_000001bf6b312b50_1_4 .concat [ 4 4 4 4], LS_000001bf6b312b50_0_16, LS_000001bf6b312b50_0_20, LS_000001bf6b312b50_0_24, LS_000001bf6b312b50_0_28;
L_000001bf6b312b50 .concat [ 16 16 0 0], LS_000001bf6b312b50_1_0, LS_000001bf6b312b50_1_4;
    .scope S_000001bf6b26cba0;
T_0 ;
    %wait E_000001bf6b1fa6f0;
    %load/vec4 v000001bf6b286ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bf6b288320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bf6b288fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bf6b286e80_0;
    %assign/vec4 v000001bf6b288320_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bf6b26c3d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf6b2879c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001bf6b2879c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bf6b2879c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %load/vec4 v000001bf6b2879c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf6b2879c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b286d40, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001bf6b26cd30;
T_2 ;
    %wait E_000001bf6b1fb8f0;
    %load/vec4 v000001bf6b287f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bf6b27a250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b27a110_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b287e20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b288780_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b288000_0, 0;
    %assign/vec4 v000001bf6b288a00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bf6b288960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001bf6b2872e0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bf6b27a250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b27a110_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b287e20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b288780_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b288000_0, 0;
    %assign/vec4 v000001bf6b288a00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001bf6b288960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001bf6b288dc0_0;
    %assign/vec4 v000001bf6b27a110_0, 0;
    %load/vec4 v000001bf6b288280_0;
    %assign/vec4 v000001bf6b27a250_0, 0;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bf6b288780_0, 0;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bf6b288a00_0, 4, 5;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bf6b288a00_0, 4, 5;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001bf6b288000_0, 0;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001bf6b287e20_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001bf6b287e20_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001bf6b288dc0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bf6b287e20_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bf6b26c6f0;
T_3 ;
    %wait E_000001bf6b1fa6f0;
    %load/vec4 v000001bf6b278d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf6b2797b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001bf6b2797b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bf6b2797b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b278bd0, 0, 4;
    %load/vec4 v000001bf6b2797b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf6b2797b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bf6b279170_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001bf6b279530_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001bf6b278770_0;
    %load/vec4 v000001bf6b279170_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b278bd0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b278bd0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bf6b26c6f0;
T_4 ;
    %wait E_000001bf6b1faaf0;
    %load/vec4 v000001bf6b279170_0;
    %load/vec4 v000001bf6b277870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001bf6b279170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001bf6b279530_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001bf6b278770_0;
    %assign/vec4 v000001bf6b279990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bf6b277870_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bf6b278bd0, 4;
    %assign/vec4 v000001bf6b279990_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bf6b26c6f0;
T_5 ;
    %wait E_000001bf6b1faaf0;
    %load/vec4 v000001bf6b279170_0;
    %load/vec4 v000001bf6b279a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001bf6b279170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001bf6b279530_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001bf6b278770_0;
    %assign/vec4 v000001bf6b279b70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bf6b279a30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bf6b278bd0, 4;
    %assign/vec4 v000001bf6b279b70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bf6b26c6f0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001bf6b26bf20;
    %jmp t_0;
    .scope S_000001bf6b26bf20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf6b278b30_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001bf6b278b30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001bf6b278b30_0;
    %ix/getv/s 4, v000001bf6b278b30_0;
    %load/vec4a v000001bf6b278bd0, 4;
    %ix/getv/s 4, v000001bf6b278b30_0;
    %load/vec4a v000001bf6b278bd0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bf6b278b30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf6b278b30_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001bf6b26c6f0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001bf6b26bd90;
T_7 ;
    %wait E_000001bf6b1fb4f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf6b276970_0, 0, 32;
    %load/vec4 v000001bf6b276ab0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf6b276ab0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bf6b276a10_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bf6b276970_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bf6b276ab0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf6b276ab0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf6b276ab0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bf6b276a10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bf6b276970_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001bf6b276a10_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001bf6b276a10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bf6b276970_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001bf6b26ba70;
T_8 ;
    %wait E_000001bf6b1fa6f0;
    %load/vec4 v000001bf6b272e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bf6b273270_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bf6b273e50_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bf6b273e50_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001bf6b273270_0;
    %load/vec4 v000001bf6b274990_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bf6b273270_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bf6b273270_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bf6b273270_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001bf6b273270_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bf6b273270_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bf6b273270_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bf6b26ba70;
T_9 ;
    %wait E_000001bf6b1fa6f0;
    %load/vec4 v000001bf6b272e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b272730_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bf6b273bd0_0;
    %assign/vec4 v000001bf6b272730_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001bf6b26d500;
T_10 ;
    %wait E_000001bf6b1fa7b0;
    %load/vec4 v000001bf6b275110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf6b2756b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf6b277370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b2761f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf6b273a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf6b273b30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bf6b273770_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001bf6b2747b0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001bf6b2740d0_0;
    %load/vec4 v000001bf6b273810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001bf6b273db0_0;
    %load/vec4 v000001bf6b273810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001bf6b2738b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001bf6b274850_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001bf6b2740d0_0;
    %load/vec4 v000001bf6b274210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001bf6b273db0_0;
    %load/vec4 v000001bf6b274210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b2756b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b277370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b2761f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf6b273a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b273b30_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001bf6b273d10_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b2756b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf6b277370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf6b2761f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b273a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b273b30_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf6b2756b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf6b277370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b2761f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b273a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b273b30_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001bf6b26c0b0;
T_11 ;
    %wait E_000001bf6b1fa570;
    %load/vec4 v000001bf6b26e300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26e080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b26ee40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26dd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26fd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26f5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26fe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26eee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b26e8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26f840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26ea80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b26f020_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b26e4e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b26ffc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b26f0c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b26eb20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b26e120_0, 0;
    %assign/vec4 v000001bf6b26eda0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001bf6b26f700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001bf6b26f160_0;
    %assign/vec4 v000001bf6b26eda0_0, 0;
    %load/vec4 v000001bf6b26df40_0;
    %assign/vec4 v000001bf6b26e120_0, 0;
    %load/vec4 v000001bf6b26e6c0_0;
    %assign/vec4 v000001bf6b26eb20_0, 0;
    %load/vec4 v000001bf6b26fb60_0;
    %assign/vec4 v000001bf6b26f0c0_0, 0;
    %load/vec4 v000001bf6b26e760_0;
    %assign/vec4 v000001bf6b26ffc0_0, 0;
    %load/vec4 v000001bf6b26de00_0;
    %assign/vec4 v000001bf6b26e4e0_0, 0;
    %load/vec4 v000001bf6b26f660_0;
    %assign/vec4 v000001bf6b26f020_0, 0;
    %load/vec4 v000001bf6b26dcc0_0;
    %assign/vec4 v000001bf6b26ea80_0, 0;
    %load/vec4 v000001bf6b26f340_0;
    %assign/vec4 v000001bf6b270060_0, 0;
    %load/vec4 v000001bf6b26ed00_0;
    %assign/vec4 v000001bf6b26f840_0, 0;
    %load/vec4 v000001bf6b26e1c0_0;
    %assign/vec4 v000001bf6b26e8a0_0, 0;
    %load/vec4 v000001bf6b26fa20_0;
    %assign/vec4 v000001bf6b26eee0_0, 0;
    %load/vec4 v000001bf6b26f8e0_0;
    %assign/vec4 v000001bf6b26fe80_0, 0;
    %load/vec4 v000001bf6b26e3a0_0;
    %assign/vec4 v000001bf6b26f5c0_0, 0;
    %load/vec4 v000001bf6b26d9a0_0;
    %assign/vec4 v000001bf6b26fd40_0, 0;
    %load/vec4 v000001bf6b26ec60_0;
    %assign/vec4 v000001bf6b26dd60_0, 0;
    %load/vec4 v000001bf6b26e940_0;
    %assign/vec4 v000001bf6b26fde0_0, 0;
    %load/vec4 v000001bf6b26f980_0;
    %assign/vec4 v000001bf6b26ee40_0, 0;
    %load/vec4 v000001bf6b26e580_0;
    %assign/vec4 v000001bf6b26e080_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26e080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b26ee40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26dd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26fd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26f5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26fe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26eee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b26e8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26f840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b26ea80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b26f020_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b26e4e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b26ffc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b26f0c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b26eb20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b26e120_0, 0;
    %assign/vec4 v000001bf6b26eda0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001bf6b26d050;
T_12 ;
    %wait E_000001bf6b1fa670;
    %load/vec4 v000001bf6b2743f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bf6b271000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b2710a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b270ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b2709c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b271460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b2707e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b2702e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b271780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b270e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b271500_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b270ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b2716e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b2715a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bf6b270b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b271640_0, 0;
    %assign/vec4 v000001bf6b270880_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001bf6b2736d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001bf6b26f480_0;
    %assign/vec4 v000001bf6b270880_0, 0;
    %load/vec4 v000001bf6b26e440_0;
    %assign/vec4 v000001bf6b271640_0, 0;
    %load/vec4 v000001bf6b270380_0;
    %assign/vec4 v000001bf6b270b00_0, 0;
    %load/vec4 v000001bf6b270920_0;
    %assign/vec4 v000001bf6b2715a0_0, 0;
    %load/vec4 v000001bf6b2711e0_0;
    %assign/vec4 v000001bf6b2716e0_0, 0;
    %load/vec4 v000001bf6b270240_0;
    %assign/vec4 v000001bf6b270ce0_0, 0;
    %load/vec4 v000001bf6b26e620_0;
    %assign/vec4 v000001bf6b271500_0, 0;
    %load/vec4 v000001bf6b270740_0;
    %assign/vec4 v000001bf6b270e20_0, 0;
    %load/vec4 v000001bf6b271320_0;
    %assign/vec4 v000001bf6b271780_0, 0;
    %load/vec4 v000001bf6b271280_0;
    %assign/vec4 v000001bf6b270d80_0, 0;
    %load/vec4 v000001bf6b2713c0_0;
    %assign/vec4 v000001bf6b270a60_0, 0;
    %load/vec4 v000001bf6b2704c0_0;
    %assign/vec4 v000001bf6b270100_0, 0;
    %load/vec4 v000001bf6b270560_0;
    %assign/vec4 v000001bf6b270c40_0, 0;
    %load/vec4 v000001bf6b271140_0;
    %assign/vec4 v000001bf6b2702e0_0, 0;
    %load/vec4 v000001bf6b2706a0_0;
    %assign/vec4 v000001bf6b270f60_0, 0;
    %load/vec4 v000001bf6b270ec0_0;
    %assign/vec4 v000001bf6b2707e0_0, 0;
    %load/vec4 v000001bf6b270420_0;
    %assign/vec4 v000001bf6b271460_0, 0;
    %load/vec4 v000001bf6b2701a0_0;
    %assign/vec4 v000001bf6b2709c0_0, 0;
    %load/vec4 v000001bf6b26f2a0_0;
    %assign/vec4 v000001bf6b270ba0_0, 0;
    %load/vec4 v000001bf6b26f200_0;
    %assign/vec4 v000001bf6b2710a0_0, 0;
    %load/vec4 v000001bf6b270600_0;
    %assign/vec4 v000001bf6b271000_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bf6b271000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b2710a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b270ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b2709c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b271460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b2707e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b2702e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b270d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b271780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b270e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b271500_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b270ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b2716e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b2715a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bf6b270b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b271640_0, 0;
    %assign/vec4 v000001bf6b270880_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bf6affd8a0;
T_13 ;
    %wait E_000001bf6b1fa9b0;
    %load/vec4 v000001bf6b263610_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bf6b261b30_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001bf6b0002d0;
T_14 ;
    %wait E_000001bf6b1fa470;
    %load/vec4 v000001bf6b2623f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001bf6b262d50_0;
    %pad/u 33;
    %load/vec4 v000001bf6b262490_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001bf6b263570_0, 0;
    %assign/vec4 v000001bf6b263b10_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001bf6b262d50_0;
    %pad/u 33;
    %load/vec4 v000001bf6b262490_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001bf6b263570_0, 0;
    %assign/vec4 v000001bf6b263b10_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001bf6b262d50_0;
    %pad/u 33;
    %load/vec4 v000001bf6b262490_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001bf6b263570_0, 0;
    %assign/vec4 v000001bf6b263b10_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001bf6b262d50_0;
    %pad/u 33;
    %load/vec4 v000001bf6b262490_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001bf6b263570_0, 0;
    %assign/vec4 v000001bf6b263b10_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001bf6b262d50_0;
    %pad/u 33;
    %load/vec4 v000001bf6b262490_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001bf6b263570_0, 0;
    %assign/vec4 v000001bf6b263b10_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001bf6b262d50_0;
    %pad/u 33;
    %load/vec4 v000001bf6b262490_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001bf6b263570_0, 0;
    %assign/vec4 v000001bf6b263b10_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001bf6b262490_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001bf6b263b10_0;
    %load/vec4 v000001bf6b262490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bf6b262d50_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001bf6b262490_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001bf6b262490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001bf6b263b10_0, 0;
    %load/vec4 v000001bf6b262d50_0;
    %ix/getv 4, v000001bf6b262490_0;
    %shiftl 4;
    %assign/vec4 v000001bf6b263570_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001bf6b262490_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001bf6b263b10_0;
    %load/vec4 v000001bf6b262490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bf6b262d50_0;
    %load/vec4 v000001bf6b262490_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001bf6b262490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001bf6b263b10_0, 0;
    %load/vec4 v000001bf6b262d50_0;
    %ix/getv 4, v000001bf6b262490_0;
    %shiftr 4;
    %assign/vec4 v000001bf6b263570_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b263b10_0, 0;
    %load/vec4 v000001bf6b262d50_0;
    %load/vec4 v000001bf6b262490_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001bf6b263570_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf6b263b10_0, 0;
    %load/vec4 v000001bf6b262490_0;
    %load/vec4 v000001bf6b262d50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001bf6b263570_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001bf6b0b6b50;
T_15 ;
    %wait E_000001bf6b1fa430;
    %load/vec4 v000001bf6b25dc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001bf6b25e840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b25dda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b25f380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b25e7a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bf6b25f740_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b25e5c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b25fe20_0, 0;
    %assign/vec4 v000001bf6b25eb60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001bf6b183890_0;
    %assign/vec4 v000001bf6b25eb60_0, 0;
    %load/vec4 v000001bf6b25db20_0;
    %assign/vec4 v000001bf6b25fe20_0, 0;
    %load/vec4 v000001bf6b25e8e0_0;
    %assign/vec4 v000001bf6b25e5c0_0, 0;
    %load/vec4 v000001bf6b15eeb0_0;
    %assign/vec4 v000001bf6b25f740_0, 0;
    %load/vec4 v000001bf6b1827b0_0;
    %assign/vec4 v000001bf6b25e7a0_0, 0;
    %load/vec4 v000001bf6b15ec30_0;
    %assign/vec4 v000001bf6b25f380_0, 0;
    %load/vec4 v000001bf6b25f600_0;
    %assign/vec4 v000001bf6b25dda0_0, 0;
    %load/vec4 v000001bf6b25f6a0_0;
    %assign/vec4 v000001bf6b25e840_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001bf6b26c240;
T_16 ;
    %wait E_000001bf6b1faaf0;
    %load/vec4 v000001bf6b28a300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001bf6b28aa80_0;
    %load/vec4 v000001bf6b28b340_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b28a9e0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001bf6b26c240;
T_17 ;
    %wait E_000001bf6b1faaf0;
    %load/vec4 v000001bf6b28b340_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bf6b28a9e0, 4;
    %assign/vec4 v000001bf6b2897c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001bf6b26c240;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf6b28abc0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001bf6b28abc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bf6b28abc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf6b28a9e0, 0, 4;
    %load/vec4 v000001bf6b28abc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf6b28abc0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001bf6b26c240;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf6b28abc0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001bf6b28abc0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001bf6b28abc0_0;
    %load/vec4a v000001bf6b28a9e0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001bf6b28abc0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bf6b28abc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf6b28abc0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001bf6b26c560;
T_20 ;
    %wait E_000001bf6b1fab30;
    %load/vec4 v000001bf6b28b480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001bf6b28a440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b28b840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b28a6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf6b28a3a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bf6b28af80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bf6b28a260_0, 0;
    %assign/vec4 v000001bf6b28b700_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001bf6b289d60_0;
    %assign/vec4 v000001bf6b28b700_0, 0;
    %load/vec4 v000001bf6b28ac60_0;
    %assign/vec4 v000001bf6b28a260_0, 0;
    %load/vec4 v000001bf6b289f40_0;
    %assign/vec4 v000001bf6b28a3a0_0, 0;
    %load/vec4 v000001bf6b289900_0;
    %assign/vec4 v000001bf6b28af80_0, 0;
    %load/vec4 v000001bf6b28b3e0_0;
    %assign/vec4 v000001bf6b28a6c0_0, 0;
    %load/vec4 v000001bf6b28a080_0;
    %assign/vec4 v000001bf6b28a440_0, 0;
    %load/vec4 v000001bf6b28b7a0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001bf6b28b840_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001bf6afc9f50;
T_21 ;
    %wait E_000001bf6b1fa3f0;
    %load/vec4 v000001bf6b29e430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bf6b29fbf0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001bf6b29fbf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bf6b29fbf0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001bf6b208930;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf6b29e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf6b29e6b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001bf6b208930;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001bf6b29e610_0;
    %inv;
    %assign/vec4 v000001bf6b29e610_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001bf6b208930;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf6b29e6b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf6b29e6b0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001bf6b29e570_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
