{"sha": "0d158b6e40709be6c0f9e25c5406e3f303e4744c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MGQxNThiNmU0MDcwOWJlNmMwZjllMjVjNTQwNmUzZjMwM2U0NzQ0Yw==", "commit": {"author": {"name": "Ben Elliston", "email": "bje@au.ibm.com", "date": "2008-02-26T20:10:40Z"}, "committer": {"name": "Ben Elliston", "email": "bje@gcc.gnu.org", "date": "2008-02-26T20:10:40Z"}, "message": "rs6000.c: Annotate cache line size field in all instances of struct processor_costs.\n\n\t* config/rs6000/rs6000.c: Annotate cache line size field in all\n\tinstances of struct processor_costs.\n\nFrom-SVN: r132685", "tree": {"sha": "0bdfb694fc2f51a442b7075df831f3c6b659b184", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0bdfb694fc2f51a442b7075df831f3c6b659b184"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0d158b6e40709be6c0f9e25c5406e3f303e4744c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0d158b6e40709be6c0f9e25c5406e3f303e4744c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0d158b6e40709be6c0f9e25c5406e3f303e4744c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0d158b6e40709be6c0f9e25c5406e3f303e4744c/comments", "author": null, "committer": null, "parents": [{"sha": "7d817ebc0d283639a4659b388c074aff1accc3b3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7d817ebc0d283639a4659b388c074aff1accc3b3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7d817ebc0d283639a4659b388c074aff1accc3b3"}], "stats": {"total": 43, "additions": 24, "deletions": 19}, "files": [{"sha": "0a16590a3c1c1043b986b03327d092957aef2245", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0d158b6e40709be6c0f9e25c5406e3f303e4744c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0d158b6e40709be6c0f9e25c5406e3f303e4744c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0d158b6e40709be6c0f9e25c5406e3f303e4744c", "patch": "@@ -1,3 +1,8 @@\n+2008-02-27  Ben Elliston  <bje@au.ibm.com>\n+\n+\t* config/rs6000/rs6000.c: Annotate cache line size field in all\n+\tinstances of struct processor_costs.\n+\n 2008-02-26  David Edelsohn  <edelsohn@gnu.org>\n \n \t* dbgcnt.def (cfg_cleanup, cprop1, cprop2, dce_fast, dce_ud, dse1,"}, {"sha": "30f226bf46e257b7171f7a71debc561a46a90968", "filename": "gcc/config/rs6000/rs6000.c", "status": "modified", "additions": 19, "deletions": 19, "changes": 38, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0d158b6e40709be6c0f9e25c5406e3f303e4744c/gcc%2Fconfig%2Frs6000%2Frs6000.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0d158b6e40709be6c0f9e25c5406e3f303e4744c/gcc%2Fconfig%2Frs6000%2Frs6000.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.c?ref=0d158b6e40709be6c0f9e25c5406e3f303e4744c", "patch": "@@ -358,7 +358,7 @@ struct processor_costs rios1_cost = {\n   COSTS_N_INSNS (2),    /* dmul */\n   COSTS_N_INSNS (19),   /* sdiv */\n   COSTS_N_INSNS (19),   /* ddiv */\n-  128,\n+  128,\t\t\t/* cache line size */\n   64,\t\t\t/* l1 cache */\n   512,\t\t\t/* l2 cache */\n   0,\t\t\t/* streams */\n@@ -377,7 +377,7 @@ struct processor_costs rios2_cost = {\n   COSTS_N_INSNS (2),    /* dmul */\n   COSTS_N_INSNS (17),   /* sdiv */\n   COSTS_N_INSNS (17),   /* ddiv */\n-  256,\n+  256,\t\t\t/* cache line size */\n   256,\t\t\t/* l1 cache */\n   1024,\t\t\t/* l2 cache */\n   0,\t\t\t/* streams */\n@@ -396,7 +396,7 @@ struct processor_costs rs64a_cost = {\n   COSTS_N_INSNS (4),    /* dmul */\n   COSTS_N_INSNS (31),   /* sdiv */\n   COSTS_N_INSNS (31),   /* ddiv */\n-  128,\n+  128,\t\t\t/* cache line size */\n   128,\t\t\t/* l1 cache */\n   2048,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -415,7 +415,7 @@ struct processor_costs mpccore_cost = {\n   COSTS_N_INSNS (5),    /* dmul */\n   COSTS_N_INSNS (10),   /* sdiv */\n   COSTS_N_INSNS (17),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   4,\t\t\t/* l1 cache */\n   16,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -434,7 +434,7 @@ struct processor_costs ppc403_cost = {\n   COSTS_N_INSNS (11),   /* dmul */\n   COSTS_N_INSNS (11),   /* sdiv */\n   COSTS_N_INSNS (11),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   4,\t\t\t/* l1 cache */\n   16,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -453,7 +453,7 @@ struct processor_costs ppc405_cost = {\n   COSTS_N_INSNS (11),   /* dmul */\n   COSTS_N_INSNS (11),   /* sdiv */\n   COSTS_N_INSNS (11),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   16,\t\t\t/* l1 cache */\n   128,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -472,7 +472,7 @@ struct processor_costs ppc440_cost = {\n   COSTS_N_INSNS (5),    /* dmul */\n   COSTS_N_INSNS (19),   /* sdiv */\n   COSTS_N_INSNS (33),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   32,\t\t\t/* l1 cache */\n   256,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -491,7 +491,7 @@ struct processor_costs ppc601_cost = {\n   COSTS_N_INSNS (5),    /* dmul */\n   COSTS_N_INSNS (17),   /* sdiv */\n   COSTS_N_INSNS (31),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   32,\t\t\t/* l1 cache */\n   256,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -510,7 +510,7 @@ struct processor_costs ppc603_cost = {\n   COSTS_N_INSNS (4),    /* dmul */\n   COSTS_N_INSNS (18),   /* sdiv */\n   COSTS_N_INSNS (33),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   8,\t\t\t/* l1 cache */\n   64,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -529,7 +529,7 @@ struct processor_costs ppc604_cost = {\n   COSTS_N_INSNS (3),    /* dmul */\n   COSTS_N_INSNS (18),   /* sdiv */\n   COSTS_N_INSNS (32),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   16,\t\t\t/* l1 cache */\n   512,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -548,7 +548,7 @@ struct processor_costs ppc604e_cost = {\n   COSTS_N_INSNS (3),    /* dmul */\n   COSTS_N_INSNS (18),   /* sdiv */\n   COSTS_N_INSNS (32),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   32,\t\t\t/* l1 cache */\n   1024,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -567,7 +567,7 @@ struct processor_costs ppc620_cost = {\n   COSTS_N_INSNS (3),    /* dmul */\n   COSTS_N_INSNS (18),   /* sdiv */\n   COSTS_N_INSNS (32),   /* ddiv */\n-  128,\n+  128,\t\t\t/* cache line size */\n   32,\t\t\t/* l1 cache */\n   1024,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -586,7 +586,7 @@ struct processor_costs ppc630_cost = {\n   COSTS_N_INSNS (3),    /* dmul */\n   COSTS_N_INSNS (17),   /* sdiv */\n   COSTS_N_INSNS (21),   /* ddiv */\n-  128,\n+  128,\t\t\t/* cache line size */\n   64,\t\t\t/* l1 cache */\n   1024,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -606,7 +606,7 @@ struct processor_costs ppccell_cost = {\n   COSTS_N_INSNS (10/2),   /* dmul */\n   COSTS_N_INSNS (74/2),   /* sdiv */\n   COSTS_N_INSNS (74/2),   /* ddiv */\n-  128,\n+  128,\t\t\t/* cache line size */\n   32,\t\t\t/* l1 cache */\n   512,\t\t\t/* l2 cache */\n   6,\t\t\t/* streams */\n@@ -625,7 +625,7 @@ struct processor_costs ppc750_cost = {\n   COSTS_N_INSNS (3),    /* dmul */\n   COSTS_N_INSNS (17),   /* sdiv */\n   COSTS_N_INSNS (31),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   32,\t\t\t/* l1 cache */\n   512,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -644,7 +644,7 @@ struct processor_costs ppc7450_cost = {\n   COSTS_N_INSNS (5),    /* dmul */\n   COSTS_N_INSNS (21),   /* sdiv */\n   COSTS_N_INSNS (35),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   32,\t\t\t/* l1 cache */\n   1024,\t\t\t/* l2 cache */\n   1,\t\t\t/* streams */\n@@ -663,7 +663,7 @@ struct processor_costs ppc8540_cost = {\n   COSTS_N_INSNS (4),    /* dmul */\n   COSTS_N_INSNS (29),   /* sdiv */\n   COSTS_N_INSNS (29),   /* ddiv */\n-  32,\n+  32,\t\t\t/* cache line size */\n   32,\t\t\t/* l1 cache */\n   256,\t\t\t/* l2 cache */\n   1,\t\t\t/* prefetch streams /*/\n@@ -701,7 +701,7 @@ struct processor_costs power4_cost = {\n   COSTS_N_INSNS (3),    /* dmul */\n   COSTS_N_INSNS (17),   /* sdiv */\n   COSTS_N_INSNS (17),   /* ddiv */\n-  128,\n+  128,\t\t\t/* cache line size */\n   32,\t\t\t/* l1 cache */\n   1024,\t\t\t/* l2 cache */\n   8,\t\t\t/* prefetch streams /*/\n@@ -720,7 +720,7 @@ struct processor_costs power6_cost = {\n   COSTS_N_INSNS (3),    /* dmul */\n   COSTS_N_INSNS (13),   /* sdiv */\n   COSTS_N_INSNS (16),   /* ddiv */\n-  128,\n+  128,\t\t\t/* cache line size */\n   64,\t\t\t/* l1 cache */\n   2048,\t\t\t/* l2 cache */\n   16,\t\t\t/* prefetch streams */"}]}