{"kind":"article","identifier":{"url":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/Comparable-Implementations","interfaceLanguage":"swift"},"schemaVersion":{"major":0,"patch":0,"minor":3},"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmodelchecker\/verificationstore\/comparable-implementations"]}],"hierarchy":{"paths":[["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore"]]},"topicSections":[{"identifiers":["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/...(_:)-5sp2","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/...(_:)-jdq1","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/...(_:_:)","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/.._(_:)","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/.._(_:_:)","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/_(_:_:)-99g8j","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/_=(_:_:)-3v7v5","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/_=(_:_:)-4l30a"],"generated":true,"title":"Operators"}],"metadata":{"roleHeading":"API Collection","modules":[{"name":"VHDLModelChecker"}],"role":"collectionGroup","title":"Comparable Implementations"},"references":{"doc://VHDLModelChecker/documentation/VHDLModelChecker/VerificationStore/_=(_:_:)-4l30a":{"title":">=(_:_:)","type":"topic","url":"\/documentation\/vhdlmodelchecker\/verificationstore\/_=(_:_:)-4l30a","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/_=(_:_:)-4l30a","abstract":[],"role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":">="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VerificationStore":{"url":"\/documentation\/vhdlmodelchecker\/verificationstore","type":"topic","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore","kind":"symbol","abstract":[{"text":"Defines the different types of verification stores that can be used.","type":"text"}],"role":"symbol","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VerificationStore","kind":"identifier"}],"navigatorTitle":[{"text":"VerificationStore","kind":"identifier"}],"title":"VerificationStore"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VerificationStore/_(_:_:)-99g8j":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/_(_:_:)-99g8j","url":"\/documentation\/vhdlmodelchecker\/verificationstore\/_(_:_:)-99g8j","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":">"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"abstract":[],"type":"topic","title":">(_:_:)","role":"symbol"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VerificationStore/...(_:)-5sp2":{"url":"\/documentation\/vhdlmodelchecker\/verificationstore\/'...(_:)-5sp2","type":"topic","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/...(_:)-5sp2","kind":"symbol","abstract":[],"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"...","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:s19PartialRangeThroughV","kind":"typeIdentifier","text":"PartialRangeThrough"},{"kind":"text","text":"<"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":">"}],"title":"...(_:)"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VerificationStore/.._(_:_:)":{"role":"symbol","type":"topic","kind":"symbol","abstract":[],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"text":"..<","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Range","kind":"typeIdentifier","preciseIdentifier":"s:Sn"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/.._(_:_:)","title":"..<(_:_:)","url":"\/documentation\/vhdlmodelchecker\/verificationstore\/'.._(_:_:)"},"doc://VHDLModelChecker/documentation/VHDLModelChecker":{"url":"\/documentation\/vhdlmodelchecker","type":"topic","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","kind":"symbol","abstract":[],"role":"collection","title":"VHDLModelChecker"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VerificationStore/.._(_:)":{"role":"symbol","type":"topic","kind":"symbol","abstract":[],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"text":"..<","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"PartialRangeUpTo","kind":"typeIdentifier","preciseIdentifier":"s:s16PartialRangeUpToV"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/.._(_:)","title":"..<(_:)","url":"\/documentation\/vhdlmodelchecker\/verificationstore\/'.._(_:)"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VerificationStore/_=(_:_:)-3v7v5":{"kind":"symbol","url":"\/documentation\/vhdlmodelchecker\/verificationstore\/_=(_:_:)-3v7v5","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"text":" ","kind":"text"},{"text":"<=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/_=(_:_:)-3v7v5","abstract":[],"title":"<=(_:_:)","role":"symbol"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VerificationStore/...(_:)-jdq1":{"kind":"symbol","url":"\/documentation\/vhdlmodelchecker\/verificationstore\/'...(_:)-jdq1","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"text":" ","kind":"text"},{"text":"...","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"PartialRangeFrom","kind":"typeIdentifier","preciseIdentifier":"s:s16PartialRangeFromV"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/...(_:)-jdq1","abstract":[],"title":"...(_:)","role":"symbol"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VerificationStore/...(_:_:)":{"kind":"symbol","url":"\/documentation\/vhdlmodelchecker\/verificationstore\/'...(_:_:)","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"text":" ","kind":"text"},{"text":"...","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"ClosedRange","kind":"typeIdentifier","preciseIdentifier":"s:SN"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VerificationStore\/...(_:_:)","abstract":[],"title":"...(_:_:)","role":"symbol"}}}