$date
	Mon Jun  8 16:01:57 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module COMP_TEST $end
$var wire 1 ! EQ $end
$var wire 1 " LG $end
$var wire 1 # RG $end
$var reg 4 $ X [3:0] $end
$var reg 4 % Y [3:0] $end
$scope module COMP $end
$var wire 3 & EQ [2:0] $end
$var wire 1 ! EQ_OUT $end
$var wire 3 ' LG [2:0] $end
$var wire 1 " LG_OUT $end
$var wire 3 ( RG [2:0] $end
$var wire 1 # RG_OUT $end
$var wire 4 ) X [3:0] $end
$var wire 4 * Y [3:0] $end
$scope module COMP0 $end
$var wire 1 + EQ_IN $end
$var wire 1 , EQ_OUT $end
$var wire 1 - LG_IN $end
$var wire 1 . LG_OUT $end
$var wire 1 / RG_IN $end
$var wire 1 0 RG_OUT $end
$var wire 1 1 X $end
$var wire 1 2 Y $end
$scope function FUNC_COMP $end
$var reg 1 3 EQ_IN $end
$var reg 3 4 FUNC_COMP [2:0] $end
$var reg 1 5 LG_IN $end
$var reg 1 6 RG_IN $end
$var reg 1 7 X $end
$var reg 1 8 Y $end
$upscope $end
$upscope $end
$scope module COMP1 $end
$var wire 1 9 EQ_IN $end
$var wire 1 : EQ_OUT $end
$var wire 1 ; LG_IN $end
$var wire 1 < LG_OUT $end
$var wire 1 = RG_IN $end
$var wire 1 > RG_OUT $end
$var wire 1 ? X $end
$var wire 1 @ Y $end
$scope function FUNC_COMP $end
$var reg 1 A EQ_IN $end
$var reg 3 B FUNC_COMP [2:0] $end
$var reg 1 C LG_IN $end
$var reg 1 D RG_IN $end
$var reg 1 E X $end
$var reg 1 F Y $end
$upscope $end
$upscope $end
$scope module COMP2 $end
$var wire 1 G EQ_IN $end
$var wire 1 H EQ_OUT $end
$var wire 1 I LG_IN $end
$var wire 1 J LG_OUT $end
$var wire 1 K RG_IN $end
$var wire 1 L RG_OUT $end
$var wire 1 M X $end
$var wire 1 N Y $end
$scope function FUNC_COMP $end
$var reg 1 O EQ_IN $end
$var reg 3 P FUNC_COMP [2:0] $end
$var reg 1 Q LG_IN $end
$var reg 1 R RG_IN $end
$var reg 1 S X $end
$var reg 1 T Y $end
$upscope $end
$upscope $end
$scope module COMP3 $end
$var wire 1 U EQ_IN $end
$var wire 1 ! EQ_OUT $end
$var wire 1 V LG_IN $end
$var wire 1 " LG_OUT $end
$var wire 1 W RG_IN $end
$var wire 1 # RG_OUT $end
$var wire 1 X X $end
$var wire 1 Y Y $end
$scope function FUNC_COMP $end
$var reg 1 Z EQ_IN $end
$var reg 3 [ FUNC_COMP [2:0] $end
$var reg 1 \ LG_IN $end
$var reg 1 ] RG_IN $end
$var reg 1 ^ X $end
$var reg 1 _ Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1_
0^
0]
0\
b1 [
1Z
1Y
0X
0W
0V
1U
0T
0S
0R
0Q
b10 P
1O
0N
0M
0L
0K
0J
0I
1H
1G
0F
0E
0D
0C
b10 B
1A
0@
0?
0>
0=
0<
0;
1:
19
08
07
06
05
b10 4
13
02
01
00
0/
0.
0-
1,
1+
b1000 *
b0 )
b0 (
b0 '
b111 &
b1000 %
b0 $
1#
0"
0!
$end
#50
0Z
1\
0U
1V
0H
1J
b100 P
0O
1Q
0G
1I
0:
1<
b100 B
0A
1C
09
1;
0,
b0 &
1.
b111 '
b100 4
17
11
b1 $
b1 )
#100
1A
0C
19
0;
1,
b1 &
0.
b110 '
b10 4
07
1E
01
1?
b10 $
b10 )
#150
0A
1C
09
1;
0,
b0 &
1.
b111 '
b100 4
17
11
b11 $
b11 )
#200
1O
0Q
1G
0I
1:
0<
b10 B
1A
0C
19
0;
1,
b11 &
0.
b100 '
b10 4
07
0E
1S
01
0?
1M
b100 $
b100 )
#250
0O
1Q
0G
1I
0:
1<
b100 B
0A
1C
09
1;
0,
b0 &
1.
b111 '
b100 4
17
11
b101 $
b101 )
#300
1A
0C
19
0;
1,
b1 &
0.
b110 '
b10 4
07
1E
01
1?
b110 $
b110 )
#350
0A
1C
09
1;
0,
b0 &
1.
b111 '
b100 4
17
11
b111 $
b111 )
#400
1!
1Z
0\
1U
0V
1H
0J
b10 P
1O
0Q
1G
0I
1:
0<
b10 B
1A
0C
19
0;
1,
b111 &
0.
b0 '
0#
0"
b10 4
07
0E
0S
b10 [
1^
01
0?
0M
1X
b1000 $
b1000 )
#450
0!
1"
b100 [
0Z
1\
0U
1V
0H
1J
b100 P
0O
1Q
0G
1I
0:
1<
b100 B
0A
1C
09
1;
0,
b0 &
1.
b111 '
b100 4
17
11
b1001 $
b1001 )
#500
1A
0C
19
0;
1,
b1 &
0.
b110 '
b10 4
07
1E
01
1?
b1010 $
b1010 )
#550
0A
1C
09
1;
0,
b0 &
1.
b111 '
b100 4
17
11
b1011 $
b1011 )
#600
1O
0Q
1G
0I
1:
0<
b10 B
1A
0C
19
0;
1,
b11 &
0.
b100 '
b10 4
07
0E
1S
01
0?
1M
b1100 $
b1100 )
#650
0O
1Q
0G
1I
0:
1<
b100 B
0A
1C
09
1;
0,
b0 &
1.
b111 '
b100 4
17
11
b1101 $
b1101 )
#700
1A
0C
19
0;
1,
b1 &
0.
b110 '
b10 4
07
1E
01
1?
b1110 $
b1110 )
#750
0A
1C
09
1;
0,
b0 &
1.
b111 '
b100 4
17
11
b1111 $
b1111 )
#800
1Z
0\
1U
0V
1H
0J
b10 P
1O
0Q
1G
0I
1:
0<
b10 B
1A
0C
19
0;
1,
b111 &
0.
b0 '
1#
0"
b10 4
07
0E
0S
b1 [
0^
01
0?
0M
0X
b0 $
b0 )
