// Seed: 3405511996
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  assign id_3 = id_2;
  assign module_1.id_4 = 0;
  id_5 :
  assert property (@(-1) ~id_2);
  id_6 :
  assert property (@(posedge id_1 or posedge -1) -1 == id_6 >= id_6) if (-1 - -1);
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = -1;
  assign id_3 = id_9[-1];
  wire id_10, id_11;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_10,
      id_7
  );
endmodule
