#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 20 17:04:46 2024
# Process ID: 7228
# Current directory: F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25540 F:\Git_Repository\FPGA_myself\DVB-S\Mul_Wave\Mul_Wave.xpr
# Log file: F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/vivado.log
# Journal file: F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
start_gui
open_project F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.xpr
update_compile_order -fileset sources_1
launch_simulation
source top_tb.tcl
run 10 us
run 10 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 ms
restart
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 ms
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd}
synth_design -top top_wrapper -part xc7z020clg400-3 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd}
run 100 ms
run 1000 ms
update_module_reference top_dataGen_0_0
connect_bd_net [get_bd_ports clk_0] [get_bd_pins dataGen_0/CountEN]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 ms
update_module_reference top_dataGen_0_0
generate_target all [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
synth_design -top top_wrapper -part xc7z020clg400-3 -lint 
relaunch_sim
reset_proj
reset_project
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
step
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/top_tb_behav.wcfg
set_property xsim.view F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/top_tb_behav.wcfg [get_filesets sim_1]
run 100 ms
restart
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
restart
run 10000 us
restart
run 10000 us
run 10000 us
update_module_reference top_dataGen_0_0
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
restart
relaunch_sim
run 10000 us
run 10000 us
delete_bd_objs [get_bd_nets clk_0_1] [get_bd_ports clk_0]
delete_bd_objs [get_bd_nets reset_0_1] [get_bd_ports reset_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins dataGen_0/clk]
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn] [get_bd_cells rst_clk_wiz_100M]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins dataGen_0/clk]
connect_bd_net [get_bd_pins dataGen_0/reset] [get_bd_pins sim_clk_gen_0/sync_rst]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/top_tb_behav.wcfg}
close_sim
launch_simulation
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
current_fileset -simset [ get_filesets sim_2 ]
set_property top top_tb [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
launch_simulation -simset [get_filesets sim_2 ]
source mulWave.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_wrapper [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
relaunch_sim
launch_simulation -simset [get_filesets sim_2 ]
source top_wrapper.tcl
restart
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk] [get_bd_nets sim_clk_gen_0_sync_rst] [get_bd_cells sim_clk_gen_0]
startgroup
make_bd_pins_external  [get_bd_cells dataGen_0]
make_bd_intf_pins_external  [get_bd_cells dataGen_0]
endgroup
current_fileset -simset [ get_filesets sim_1 ]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property source_mgmt_mode DisplayOnly [current_project]
update_module_reference top_dataGen_0_0
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/top_tb_behav.wcfg
source top_tb.tcl
current_sim simulation_2
close_sim
close_sim
restart
run 100 us
run 100 us
run 100 us
run 100 us
restart
relaunch_sim
run 100 ms
run 100 ms
set_property location {2.5 385 81} [get_bd_cells dataGen_0]
relaunch_sim
run 100 ms
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_module_reference top_dataGen_0_0
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
update_module_reference top_dataGen_0_0
generate_target all [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
refresh_design
relaunch_sim
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
delete_bd_objs [get_bd_nets clk_0_1] [get_bd_ports clk_0]
delete_bd_objs [get_bd_nets reset_0_1] [get_bd_ports reset_0]
delete_bd_objs [get_bd_nets clk_enable_0_1] [get_bd_ports clk_enable_0]
delete_bd_objs [get_bd_nets dataGen_0_ce_out] [get_bd_ports ce_out_0]
delete_bd_objs [get_bd_nets dataGen_0_Out1] [get_bd_ports Out1_0]
delete_bd_objs [get_bd_cells dataGen_0]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_0
endgroup
set_property location {2.5 495 147} [get_bd_cells mult_gen_0]
set_property location {0.5 87 29} [get_bd_cells dds_compiler_0]
set_property location {1.5 334 137} [get_bd_cells mult_gen_0]
set_property -dict [list \
  CONFIG.Has_Phase_Out {false} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Noise_Shaping {Auto} \
  CONFIG.Output_Frequency1 {10} \
  CONFIG.Output_Selection {Sine} \
  CONFIG.Output_Width {10} \
  CONFIG.PINC1 {1100110011001100110011001} \
  CONFIG.Phase_Width {28} \
  CONFIG.Spurious_Free_Dynamic_Range {60} \
] [get_bd_cells dds_compiler_0]
set_property -dict [list CONFIG.PortAWidth.VALUE_SRC USER CONFIG.PortBWidth.VALUE_SRC USER] [get_bd_cells mult_gen_0]
set_property -dict [list \
  CONFIG.Multiplier_Construction {Use_Mults} \
  CONFIG.PortAWidth {16} \
  CONFIG.PortBWidth {2} \
] [get_bd_cells mult_gen_0]
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tdata] [get_bd_pins mult_gen_0/A]
startgroup
make_bd_pins_external  [get_bd_cells dds_compiler_0]
make_bd_intf_pins_external  [get_bd_cells dds_compiler_0]
endgroup
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA]
connect_bd_net [get_bd_ports aclk_0] [get_bd_pins mult_gen_0/CLK]
startgroup
make_bd_pins_external  [get_bd_pins mult_gen_0/B]
endgroup
delete_bd_objs [get_bd_intf_ports M_AXIS_DATA_0]
startgroup
make_bd_pins_external  [get_bd_cells mult_gen_0]
make_bd_intf_pins_external  [get_bd_cells mult_gen_0]
endgroup
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property source_mgmt_mode DisplayOnly [current_project]
relaunch_sim
reset_project
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_project
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
reset_project
reset_project
set_property synth_checkpoint_mode Hierarchical [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_0] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/Mul_Wave.srcs/sources_1/bd/top/top.bd]
launch_runs top_dds_compiler_0_0_synth_1 top_mult_gen_0_0_synth_1 -jobs 8
relaunch_sim
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Mul_Wave/top_tb_behav.wcfg}
close_sim
