## This is a most popular repository list for SystemVerilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 6862 | 510 | 20 | 3 months ago | [tiny-gpu](https://github.com/adam-maj/tiny-gpu)/1 | A minimal GPU design in Verilog to learn how GPUs work from the ground up |
| 2483 | 740 | 1451 | a day ago | [opentitan](https://github.com/lowRISC/opentitan)/2 | OpenTitan: Open source silicon root of trust |
| 1322 | 511 | 208 | 14 days ago | [ibex](https://github.com/lowRISC/ibex)/3 | Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. |
| 1101 | 24 | 10 | 3 years ago | [MinecraftHDL](https://github.com/itsfrank/MinecraftHDL)/4 | A Verilog synthesis flow for Minecraft redstone circuits |
| 1065 | 112 | 13 | 6 months ago | [hdmi](https://github.com/hdl-util/hdmi)/5 | Send video/audio over HDMI on an FPGA |
| 1034 | 252 | 52 | 27 days ago | [axi](https://github.com/pulp-platform/axi)/6 | AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication |
| 946 | 97 | 15 | a month ago | [rsd](https://github.com/rsd-devel/rsd)/7 | RSD: RISC-V Out-of-Order Superscalar Processor |
| 916 | 404 | 60 | a month ago | [cv32e40p](https://github.com/openhwgroup/cv32e40p)/8 | CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform |
| 852 | 130 | 11 | 4 years ago | [swerv_eh1](https://github.com/westerndigitalcorporation/swerv_eh1)/9 | A directory of Western Digital‚Äôs RISC-V SweRV Cores |
| 822 | 267 | 0 | 3 months ago | [scr1](https://github.com/syntacore/scr1)/10 | SCR1 is a high-quality open-source RISC-V MCU core in Verilog |
| 799 | 217 | 19 | 1 year, 8 months ago | [Cores-VeeR-EH1](https://github.com/chipsalliance/Cores-VeeR-EH1)/11 | VeeR EH1 core |
| 759 | 86 | 11 | 2 months ago | [VeriGPU](https://github.com/hughperkins/VeriGPU)/12 | OpenSource GPU, in Verilog, loosely based on RISC-V ISA |
| 639 | 60 | 3 | 6 months ago | [lets-prove-leftpad](https://github.com/hwayne/lets-prove-leftpad)/13 | Proving leftpad correct two-dozen different ways |
| 593 | 148 | 49 | 1 year, 26 days ago | [lowrisc-chip](https://github.com/lowRISC/lowrisc-chip)/14 | The root repo for lowRISC project and FPGA demos. |
| 587 | 180 | 72 | 6 months ago | [black-parrot](https://github.com/black-parrot/black-parrot)/15 | A Linux-capable RISC-V multicore for and by the world |
| 563 | 96 | 0 | 4 years ago | [nontrivial-mips](https://github.com/trivialmips/nontrivial-mips)/16 | NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux. |
| 559 | 51 | 9 | 2 months ago | [projf-explore](https://github.com/projf/projf-explore)/17 | Project F brings FPGAs to life with exciting open-source designs you can build on. |
| 490 | 96 | 167 | 17 hours ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/18 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 483 | 138 | 29 | 3 hours ago | [common_cells](https://github.com/pulp-platform/common_cells)/19 | Common SystemVerilog components |
| 469 | 200 | 0 | 3 years ago | [uvmprimer](https://github.com/raysalemi/uvmprimer)/20 | Contains the code examples from The UVM Primer Book sorted by chapters. |
| 435 | 114 | 34 | 1 year, 10 months ago | [pulp](https://github.com/pulp-platform/pulp)/21 | This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores. |
| 408 | 111 | 47 | 25 days ago | [cvfpu](https://github.com/openhwgroup/cvfpu)/22 | Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats. |
| 389 | 173 | 5 | 7 years ago | [SystemVerilogReference](https://github.com/VerificationExcellence/SystemVerilogReference)/23 | training labs and examples |
| 388 | 38 | 6 | 5 years ago | [deepfloat](https://github.com/facebookresearch/deepfloat)/24 | An exploration of log domain "alternative floating point" for hardware ML/AI accelerators. |
| 371 | 163 | 123 | 2 months ago | [pulpissimo](https://github.com/pulp-platform/pulpissimo)/25 | This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster. |
| 348 | 101 | 8 | a month ago | [tvip-axi](https://github.com/taichi-ishitani/tvip-axi)/26 | AMBA AXI VIP |
| 344 | 71 | 6 | 11 months ago | [USTC-RVSoC](https://github.com/WangXuan95/USTC-RVSoC)/27 | An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. Âü∫‰∫éFPGAÁöÑRISC-V CPU+SoCÔºåÂåÖÂê´‰∏Ä‰∏™ÁÆÄÂçï‰∏îÂèØÊâ©Â±ïÁöÑÂ§ñËÆæÊÄªÁ∫ø„ÄÇ |
| 335 | 38 | 24 | a month ago | [nestang](https://github.com/nand2mario/nestang)/28 | NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards |
| 319 | 97 | 0 | 1 year, 7 months ago | [100DaysOfRTL](https://github.com/raulbehl/100DaysOfRTL)/29 | 100 Days of RTL |
| 280 | 72 | 65 | 15 hours ago | [sv-tests](https://github.com/chipsalliance/sv-tests)/30 | Test suite designed to check compliance with the SystemVerilog standard. |
| 279 | 49 | 4 | 2 months ago | [RV12](https://github.com/RoaLogic/RV12)/31 | RISC-V CPU Core |
| 265 | 69 | 14 | 1 year, 1 month ago | [NiteFury-and-LiteFury](https://github.com/RHSResearchLLC/NiteFury-and-LiteFury)/32 | Public repository for Litefury & Nitefury |
| 265 | 56 | 0 | 6 years ago | [logic](https://github.com/tymonx/logic)/33 | CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs. |
| 251 | 90 | 51 | a month ago | [verilog-mode](https://github.com/veripool/verilog-mode)/34 | Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org. |
| 249 | 148 | 2 | 5 years ago | [UVMReference](https://github.com/VerificationExcellence/UVMReference)/35 | Reference examples and short projects using UVM Methodology |
| 242 | 70 | 35 | 6 days ago | [Cores-VeeR-EL2](https://github.com/chipsalliance/Cores-VeeR-EL2)/36 | VeeR EL2 Core |
| 218 | 58 | 98 | a month ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/37 | Tile based architecture designed for computing efficiency, scalability and generality |
| 216 | 52 | 0 | 9 months ago | [snitch](https://github.com/pulp-platform/snitch)/38 | ‚õî DEPRECATED ‚õî Lean but mean RISC-V system! |
| 211 | 71 | 31 | a month ago | [riscv-dbg](https://github.com/pulp-platform/riscv-dbg)/39 | RISC-V Debug Support for our PULP RISC-V Cores |
| 209 | 56 | 13 | 1 year, 8 months ago | [Cores-VeeR-EH2](https://github.com/chipsalliance/Cores-VeeR-EH2)/40 | None |
| 204 | 63 | 15 | a day ago | [Coyote](https://github.com/fpgasystems/Coyote)/41 | Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms. |
| 200 | 48 | 32 | 19 days ago | [cv32e40x](https://github.com/openhwgroup/cv32e40x)/42 | 4 stage, in-order, compute RISC-V core based on the CV32E40P |
| 195 | 41 | 2 | 4 years ago | [SuperScalar-RISCV-CPU](https://github.com/risclite/SuperScalar-RISCV-CPU)/43 | SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz. |
| 189 | 7 | 9 | 10 months ago | [openfpga-NES](https://github.com/agg23/openfpga-NES)/44 | NES for the Analogue Pocket |
| 180 | 59 | 101 | 2 months ago | [svunit](https://github.com/svunit/svunit)/45 | None |
| 177 | 10 | 3 | a month ago | [eurorack-pmod](https://github.com/apfelaudio/eurorack-pmod)/46 | A eurorack-friendly audio frontend compatible with many FPGA boards, based on the AK4619VN audio CODEC. |
| 172 | 94 | 2 | 7 years ago | [uvm-tutorial-for-candy-lovers](https://github.com/cluelogic/uvm-tutorial-for-candy-lovers)/47 | Source code repo for UVM Tutorial for Candy Lovers |
| 169 | 73 | 44 | 16 days ago | [NES_MiSTer](https://github.com/MiSTer-devel/NES_MiSTer)/48 | None |
| 168 | 41 | 8 | 6 months ago | [coolgirl-famicom-multicart](https://github.com/ClusterM/coolgirl-famicom-multicart)/49 | Ultimate multigame cartridge for Nintendo Famicom |
| 164 | 28 | 0 | 7 years ago | [systemverilog.io](https://github.com/subbdue/systemverilog.io)/50 | Code used in |
| 163 | 50 | 78 | 7 months ago | [core-v-mcu](https://github.com/openhwgroup/core-v-mcu)/51 | This is the CORE-V MCU project, hosting CORE-V's embedded-class cores. |
| 162 | 18 | 0 | 2 years ago | [riscv-simple-sv](https://github.com/tilk/riscv-simple-sv)/52 | A simple RISC V core for teaching |
| 158 | 15 | 15 | 10 months ago | [Saturn_MiSTer](https://github.com/srg320/Saturn_MiSTer)/53 | None |
| 150 | 17 | 6 | 5 days ago | [verilog-eval](https://github.com/NVlabs/verilog-eval)/54 | Verilog evaluation benchmark for large language model |
| 150 | 44 | 5 | 2 years ago | [tnoc](https://github.com/taichi-ishitani/tnoc)/55 | Network on Chip Implementation written in SytemVerilog |
| 146 | 56 | 0 | 6 years ago | [AMBA_APB_SRAM](https://github.com/courageheart/AMBA_APB_SRAM)/56 | AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).  |
| 142 | 63 | 1 | 8 years ago | [AHB2](https://github.com/GodelMachine/AHB2)/57 | AMBA AHB 2.0 VIP in SystemVerilog UVM |
| 141 | 22 | 4 | 4 months ago | [starshipraider](https://github.com/azonenberg/starshipraider)/58 | Open hardware test equipment |
| 137 | 31 | 4 | 3 years ago | [fx68k](https://github.com/ijor/fx68k)/59 | FX68K 68000 cycle accurate SystemVerilog core |
| 136 | 28 | 1 | 1 year, 2 months ago | [ravenoc](https://github.com/aignacio/ravenoc)/60 | RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications |
| 127 | 8 | 1 | a month ago | [SoomRV](https://github.com/mathis-s/SoomRV)/61 | A simple superscalar out of order RISC-V (micro)processor |
| 125 | 21 | 2 | 11 days ago | [cv32e40s](https://github.com/openhwgroup/cv32e40s)/62 | 4 stage, in-order, secure RISC-V core based on the CV32E40P |
| 123 | 27 | 0 | 3 months ago | [FPGA-Application-Development-and-Simulation](https://github.com/loykylewong/FPGA-Application-Development-and-Simulation)/63 | „ÄäFPGAÂ∫îÁî®ÂºÄÂèëÂíå‰ªøÁúü„ÄãÔºàÊú∫Ê¢∞Â∑•‰∏öÂá∫ÁâàÁ§æ2018Âπ¥Á¨¨1Áâà ISBN:9787111582786ÔºâÁöÑÊ∫êÁ†Å„ÄÇSource Code of the book FPGA Application Development and Simulation(CHS). |
| 120 | 15 | 9 | a month ago | [MiSTeryNano](https://github.com/harbaum/MiSTeryNano)/64 | Atari STE MiSTery core for the Tang Nano 20k FPGA |
| 120 | 26 | 0 | 4 years ago | [CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2](https://github.com/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2)/65 | A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator |
| 117 | 46 | 3 | 3 years ago | [zcash-fpga](https://github.com/ZcashFoundation/zcash-fpga)/66 | Zcash FPGA acceleration engine |
| 117 | 66 | 1 | 5 years ago | [UVM-Examples](https://github.com/mayurkubavat/UVM-Examples)/67 | UVM examples and projects |
| 113 | 17 | 14 | a month ago | [FlooNoC](https://github.com/pulp-platform/FlooNoC)/68 | A Fast, Low-Overhead On-chip Network |
| 111 | 27 | 1 | 8 months ago | [sv-tutorial](https://github.com/ARC-Lab-UF/sv-tutorial)/69 | SystemVerilog Tutorial |
| 111 | 4 | 1 | 1 year, 17 days ago | [analogue-pocket-utils](https://github.com/agg23/analogue-pocket-utils)/70 | Collection of IP and information on how to develop for openFPGA and Analogue Pocket |
| 111 | 37 | 2 | 4 hours ago | [APS](https://github.com/MPSU/APS)/71 | –ú–µ—Ç–æ–¥–∏—á–µ—Å–∫–∏–µ –º–∞—Ç–µ—Ä–∏–∞–ª—ã –ø–æ —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–µ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä—ã RISC-V |
| 109 | 24 | 7 | 3 months ago | [axi-crossbar](https://github.com/dpretet/axi-crossbar)/72 | An AXI4 crossbar implementation in SystemVerilog |
| 108 | 6 | 1 | 17 days ago | [tiny-tpu](https://github.com/eevaain/tiny-tpu)/73 | A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1. |
| 105 | 1 | 1 | 3 months ago | [fpga-tamagotchi](https://github.com/agg23/fpga-tamagotchi)/74 | Tamagotchi P1 for Analogue Pocket and MiSTer |
| 103 | 24 | 0 | 3 years ago | [RISC-V-Vector](https://github.com/ic-lab-duth/RISC-V-Vector)/75 | Vector processor for RISC-V vector ISA |
| 103 | 32 | 4 | 1 year, 24 days ago | [intel-fpga-bbb](https://github.com/OPAE/intel-fpga-bbb)/76 | Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs |
| 103 | 28 | 1 | 4 months ago | [fpga-npu](https://github.com/intel/fpga-npu)/77 | None |
| 102 | 32 | 0 | 5 years ago | [TrivialMIPS](https://github.com/trivialmips/TrivialMIPS)/78 | MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support |
| 102 | 18 | 2 | 1 year, 11 months ago | [AXI-SDCard-High-Speed-Controller](https://github.com/lizhirui/AXI-SDCard-High-Speed-Controller)/79 | A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s) |
| 102 | 49 | 0 | 6 years ago | [axi-uvm](https://github.com/marcoz001/axi-uvm)/80 | yet another AXI testbench repo. ;)  This is for my UVM practice.  https://marcoz001.github.io/axi-uvm/ |
| 100 | 36 | 0 | 6 years ago | [NoCRouter](https://github.com/agalimberti/NoCRouter)/81 | RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni |
| 98 | 29 | 2 | 5 years ago | [parallella-riscv](https://github.com/eliaskousk/parallella-riscv)/82 | RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards |
| 98 | 28 | 5 | 3 years ago | [AXI](https://github.com/kumarrishav14/AXI)/83 | VIP for AXI Protocol |
| 96 | 65 | 14 | 1 year, 2 months ago | [open-nic-shell](https://github.com/Xilinx/open-nic-shell)/84 | AMD OpenNIC Shell includes the HDL source files |
| 96 | 46 | 1 | 6 years ago | [Deep-Neural-Network-Hardware-Accelerator](https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator)/85 | SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software |
| 95 | 21 | 2 | 5 months ago | [register_interface](https://github.com/pulp-platform/register_interface)/86 | Generic Register Interface (contains various adapters) |
| 94 | 10 | 3 | 5 years ago | [tiny-synth](https://github.com/gundy/tiny-synth)/87 | Verilog code for a simple synth module; developed on TinyFPGA BX |
| 94 | 37 | 2 | 3 years ago | [wav-lpddr-hw](https://github.com/waviousllc/wav-lpddr-hw)/88 | Wavious DDR (WDDR) Physical interface (PHY) Hardware |
| 93 | 16 | 5 | 1 year, 6 months ago | [pspin](https://github.com/spcl/pspin)/89 | PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing |
| 92 | 24 | 3 | 1 year, 4 months ago | [hero](https://github.com/pulp-platform/hero)/90 | Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware. |
| 90 | 16 | 1 | a month ago | [RecoNIC](https://github.com/Xilinx/RecoNIC)/91 | RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing. |
| 90 | 20 | 2 | 11 months ago | [Shuhai](https://github.com/RC4ML/Shuhai)/92 | Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA |
| 89 | 20 | 2 | 4 years ago | [AXI4_Interconnect](https://github.com/Verdvana/AXI4_Interconnect)/93 | AXIÊÄªÁ∫øËøûÊé•Âô® |
| 87 | 37 | 0 | 6 years ago | [ISP_UVM](https://github.com/nelsoncsc/ISP_UVM)/94 | A Framework for Design and Verification of Image Processing Applications using UVM |
| 87 | 17 | 3 | 10 months ago | [EDN8-PRO](https://github.com/krikzz/EDN8-PRO)/95 | EverDrive N8 PRO dev sources |
| 86 | 40 | 1 | 3 months ago | [fpga-partial-reconfig](https://github.com/intel/fpga-partial-reconfig)/96 | Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow |
| 86 | 13 | 1 | 10 months ago | [reDIP-SID](https://github.com/daglem/reDIP-SID)/97 | MOS 6581 / 8580 SID FPGA emulation platform |
| 83 | 39 | 9 | 2 months ago | [kria-vitis-platforms](https://github.com/Xilinx/kria-vitis-platforms)/98 | Kria KV260 Vitis platforms and overlays |
| 83 | 24 | 13 | a month ago | [iDMA](https://github.com/pulp-platform/iDMA)/99 | A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA) |
| 82 | 49 | 0 | 7 years ago | [SystemVerilogAssertions](https://github.com/VerificationExcellence/SystemVerilogAssertions)/100 | Examples and reference for System Verilog Assertions |
| 82 | 14 | 0 | 11 months ago | [UH-JLS](https://github.com/WangXuan95/UH-JLS)/101 | FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. ‰∏Ä‰∏™Ë∂ÖÈ´òÊÄßËÉΩÁöÑFPGA JPEG-LSÁºñÁ†ÅÂô®ÔºåÁî®Êù•ËøõË°åÊó†ÊçüÂõæÂÉèÂéãÁº©„ÄÇ |
| 81 | 27 | 2 | 2 months ago | [FEC](https://github.com/dshekhalev/FEC)/102 | FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo) |
| 81 | 28 | 0 | 3 years ago | [axi4-interface](https://github.com/mmxsrup/axi4-interface)/103 | AXI4 and AXI4-Lite interface definitions |
| 80 | 26 | 1 | 3 months ago | [ahb3lite_interconnect](https://github.com/RoaLogic/ahb3lite_interconnect)/104 | AHB3-Lite Interconnect |
| 79 | 25 | 0 | 11 months ago | [FPGA-SATA-HBA](https://github.com/WangXuan95/FPGA-SATA-HBA)/105 | A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. ‰∏Ä‰∏™Âü∫‰∫éXilinx FPGA‰∏≠ÁöÑGTHÁöÑSATA hostÊéßÂà∂Âô®ÔºåÁî®Êù•ËØªÂÜôÁ°¨Áõò„ÄÇ |
| 75 | 18 | 1 | 2 years ago | [yuu_ahb](https://github.com/seabeam/yuu_ahb)/106 | UVM AHB VIP |
| 73 | 35 | 3 | 7 years ago | [uvm_agents](https://github.com/dovstamler/uvm_agents)/107 | UVM agents |
| 73 | 14 | 4 | 3 days ago | [cheriot-ibex](https://github.com/microsoft/cheriot-ibex)/108 | cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core. |
| 73 | 25 | 0 | 6 years ago | [SystemVerilogSHA256](https://github.com/unixb0y/SystemVerilogSHA256)/109 | SHA256 in (System-) Verilog / Open Source FPGA Miner |
| 73 | 19 | 2 | 6 years ago | [svaunit](https://github.com/amiq-consulting/svaunit)/110 | SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA) |
| 73 | 10 | 0 | 3 months ago | [muntjac](https://github.com/lowRISC/muntjac)/111 | 64-bit multicore RISC-V processor |
| 73 | 26 | 15 | 3 years ago | [LM-RISCV-DV](https://github.com/Lampro-Mellon/LM-RISCV-DV)/112 | An Open-Source Design and Verification Environment for RISC-V |
| 70 | 13 | 18 | 2 years ago | [prjuray](https://github.com/f4pga/prjuray)/113 | Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format. |
| 69 | 12 | 2 | 1 year, 4 months ago | [nerv](https://github.com/YosysHQ/nerv)/114 | Naive Educational RISC V processor |
| 69 | 4 | 0 | 8 months ago | [sargantana](https://github.com/bsc-loca/sargantana)/115 | None |
| 68 | 12 | 14 | 2 months ago | [riscv-iommu](https://github.com/zero-day-labs/riscv-iommu)/116 | IOMMU IP compliant with the RISC-V IOMMU Specification v1.0 |
| 68 | 30 | 0 | 4 months ago | [BrianHG-DDR3-Controller](https://github.com/BrianHGinc/BrianHG-DDR3-Controller)/117 | DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port.  VGA/HDMI multiwindow video controller with alpha-blended layers.  Docs & TBs included. |
| 68 | 24 | 2 | 5 years ago | [System-Verilog-Packet-Library](https://github.com/sach/System-Verilog-Packet-Library)/118 | System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers |
| 68 | 7 | 1 | 8 months ago | [ViT-FPGA-TPU](https://github.com/gnodipac886/ViT-FPGA-TPU)/119 | FPGA based Vision Transformer accelerator (Harvard CS205) |
| 67 | 27 | 0 | 7 months ago | [SystemVerilogCourse](https://github.com/mbits-mirafra/SystemVerilogCourse)/120 | This is a detailed SystemVerilog course  |
| 67 | 18 | 3 | 5 years ago | [chipfail-glitcher](https://github.com/chipfail/chipfail-glitcher)/121 | None |
| 66 | 4 | 0 | a month ago | [FazyRV](https://github.com/meiniKi/FazyRV)/122 | A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants. |
| 66 | 7 | 4 | 7 days ago | [enso](https://github.com/crossroadsfpga/enso)/123 | Ens≈ç is a high-performance streaming interface for NIC-application communication. |
| 66 | 12 | 15 | 3 months ago | [CX](https://github.com/grayresearch/CX)/124 | Proposed RISC-V Composable Custom Extensions Specification |
| 65 | 9 | 15 | 1 year, 8 months ago | [kronos](https://github.com/SonalPinto/kronos)/125 | Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations |
| 64 | 29 | 8 | 9 years ago | [amiq_apb](https://github.com/amiq-consulting/amiq_apb)/126 | SystemVerilog VIP for AMBA APB protocol |
| 64 | 15 | 0 | 11 months ago | [uvm-verilator](https://github.com/chipsalliance/uvm-verilator)/127 | None |
| 64 | 29 | 0 | 6 years ago | [DDR4MemoryController](https://github.com/ananthbhat94/DDR4MemoryController)/128 | HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution. |
| 63 | 16 | 0 | 4 years ago | [mipi-csi-2](https://github.com/hdl-util/mipi-csi-2)/129 | Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA |
| 62 | 34 | 69 | 14 hours ago | [caliptra-rtl](https://github.com/chipsalliance/caliptra-rtl)/130 | HW Design Collateral  for Caliptra RoT IP |
| 61 | 37 | 0 | 2 years ago | [h265_decoder](https://github.com/tishi43/h265_decoder)/131 | H265 decoder write in verilog, verified on Xilinx ZYNQ7035 |
| 61 | 11 | 1 | 1 year, 1 month ago | [AHB-to-APB-Bridge-Verification](https://github.com/Siddhi-95/AHB-to-APB-Bridge-Verification)/132 | Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology. |
| 59 | 24 | 17 | 3 months ago | [core-v-xif](https://github.com/openhwgroup/core-v-xif)/133 | RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions |
| 59 | 28 | 4 | 2 years ago | [davos](https://github.com/fpgasystems/davos)/134 | Distributed Accelerator OS |
| 58 | 7 | 148 | 2 months ago | [silver](https://github.com/melt-umn/silver)/135 | An attribute grammar-based programming language for composable language extensions |
| 58 | 15 | 4 | a day ago | [axi_riscv_atomics](https://github.com/pulp-platform/axi_riscv_atomics)/136 | AXI Adapter(s) for RISC-V Atomic Operations |
| 57 | 61 | 3 | 23 days ago | [basics-graphics-music](https://github.com/yuri-panchul/basics-graphics-music)/137 | FPGA exercise for beginners |
| 57 | 2 | 7 | 10 months ago | [fpga-gameandwatch](https://github.com/agg23/fpga-gameandwatch)/138 | Game and Watch for Analogue Pocket and MiSTer |
| 56 | 6 | 0 | a month ago | [writeups](https://github.com/Pusty/writeups)/139 | Writeups for CTFs |
| 56 | 8 | 1 | 24 days ago | [cgra4ml](https://github.com/KastnerRG/cgra4ml)/140 | An Open Workflow to Build Custom SoCs and run Deep Models at the Edge |
| 55 | 37 | 3 | 3 years ago | [axi4_vip](https://github.com/muneebullashariff/axi4_vip)/141 | Verification IP for APB protocol |
| 55 | 14 | 10 | 4 months ago | [cva5](https://github.com/openhwgroup/cva5)/142 | The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations. |
| 55 | 13 | 4 | 6 days ago | [antikernel-ipcores](https://github.com/azonenberg/antikernel-ipcores)/143 | FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations |
| 54 | 21 | 7 | 6 months ago | [pulp_cluster](https://github.com/pulp-platform/pulp_cluster)/144 | The multi-core cluster of a PULP system. |
| 54 | 19 | 12 | 4 months ago | [S32X_MiSTer](https://github.com/MiSTer-devel/S32X_MiSTer)/145 | Sega 32X implementation for MiSTer |
| 54 | 13 | 39 | 3 days ago | [Saturn_MiSTer](https://github.com/MiSTer-devel/Saturn_MiSTer)/146 | Sega Saturn for MiSTer |
| 53 | 30 | 12 | 3 years ago | [riscv-vip](https://github.com/jerralph/riscv-vip)/147 | For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug |
| 53 | 7 | 0 | 7 months ago | [Verilog-SystemVerilog-Guide](https://github.com/mikeroyal/Verilog-SystemVerilog-Guide)/148 | Verilog/SystemVerilog Guide |
| 53 | 2 | 0 | 1 year, 6 months ago | [Design-Pattern-in-SV](https://github.com/hanysalah/Design-Pattern-in-SV)/149 | This repo is created to include illustrative examples on object oriented design pattern in SV |
| 52 | 9 | 2 | 2 years ago | [fwrisc](https://github.com/Featherweight-IP/fwrisc)/150 | Featherweight RISC-V implementation |
| 52 | 16 | 1 | 7 years ago | [clarvi](https://github.com/ucam-comparch/clarvi)/151 | Clarvi simple RISC-V processor for teaching |
| 52 | 17 | 0 | 4 years ago | [fpga_snark_prover](https://github.com/bsdevlin/fpga_snark_prover)/152 | An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs |
| 52 | 19 | 0 | 11 months ago | [PCXT_MiSTer](https://github.com/spark2k06/PCXT_MiSTer)/153 | PCXT port for MiSTer by spark2k06. |
| 51 | 7 | 5 | 11 days ago | [zerosoc](https://github.com/siliconcompiler/zerosoc)/154 | Demo SoC for SiliconCompiler. |
| 50 | 16 | 8 | 2 years ago | [bigpulp](https://github.com/pulp-platform/bigpulp)/155 | ‚õî DEPRECATED ‚õî RISC-V manycore accelerator for HERO, bigPULP hardware platform |
| 50 | 15 | 0 | 10 months ago | [async_FIFO](https://github.com/dadongshangu/async_FIFO)/156 | This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me.  The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng) |
| 50 | 5 | 0 | 3 years ago | [ctf-writeups](https://github.com/hyperreality/ctf-writeups)/157 | Detailed writeups of how I solved infosec Capture The Flag (CTF) challenges |
| 50 | 17 | 0 | 2 years ago | [eth_vlg](https://github.com/hypernyan/eth_vlg)/158 | None |
| 49 | 8 | 0 | 4 years ago | [cdc](https://github.com/dpretet/cdc)/159 | Repository gathering basic modules for CDC purpose |
| 49 | 37 | 0 | 10 years ago | [combinator-uvm](https://github.com/doswellf/combinator-uvm)/160 | UVM Testbench For SystemVerilog Combinator Implementation |
| 48 | 9 | 0 | 5 years ago | [zynq-sandbox](https://github.com/swetland/zynq-sandbox)/161 | a playground for xilinx zynq fpga experiments |
| 48 | 36 | 3 | 2 months ago | [LUMOS](https://github.com/IUST-Computer-Organization/LUMOS)/162 | Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor |
| 47 | 25 | 1 | 8 years ago | [fpga-hash-table](https://github.com/johan92/fpga-hash-table)/163 | Simple hash table on Verilog (SystemVerilog) |
| 47 | 13 | 0 | 4 years ago | [vdf-fpga](https://github.com/supranational/vdf-fpga)/164 | Implementation of an RSA VDF evaluator targeting FPGAs. |
| 47 | 7 | 1 | 2 years ago | [sigma_delta_converters](https://github.com/davemuscle/sigma_delta_converters)/165 | Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components |
| 46 | 12 | 0 | 4 years ago | [Async_FIFO_Verification](https://github.com/akzare/Async_FIFO_Verification)/166 | Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM. |
| 46 | 10 | 1 | 6 years ago | [virtio](https://github.com/tymonx/virtio)/167 | Virtio implementation in SystemVerilog |
| 46 | 16 | 2 | 7 days ago | [cv-hpdcache](https://github.com/openhwgroup/cv-hpdcache)/168 | RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores |
| 45 | 29 | 0 | 8 years ago | [FM_Radio](https://github.com/pbing/FM_Radio)/169 | Simple mono FM Radio. |
| 45 | 13 | 0 | 3 years ago | [ahb2apb-bridge](https://github.com/Travissss/ahb2apb-bridge)/170 | An  uvm verification env for ahb2apb bridge |
| 45 | 0 | 0 | 4 years ago | [gateware](https://github.com/swetland/gateware)/171 | A collection of little open source FPGA hobby projects |
| 44 | 21 | 3 | 7 months ago | [labs-with-cva6](https://github.com/sifferman/labs-with-cva6)/172 | Advanced Architecture Labs with CVA6 |
| 44 | 11 | 1 | 8 years ago | [openhmc](https://github.com/unihd-cag/openhmc)/173 | openHMC - an open source Hybrid Memory Cube Controller |
| 44 | 12 | 0 | 3 years ago | [DDR4_controller](https://github.com/oprecomp/DDR4_controller)/174 | None |
| 44 | 5 | 0 | 3 years ago | [Superscalar-HIT-Core-NSCSCC2020](https://github.com/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020)/175 | a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog |
| 43 | 22 | 3 | 11 months ago | [uvm_gen](https://github.com/hjking/uvm_gen)/176 | UVM Generator |
| 43 | 27 | 1 | 9 years ago | [amba3-vip](https://github.com/luuvish/amba3-vip)/177 | amba3 apb/axi vip |
| 42 | 9 | 0 | 3 months ago | [axi_dma](https://github.com/aignacio/axi_dma)/178 | General Purpose AXI Direct Memory Access |
| 42 | 12 | 1 | 4 years ago | [altera-pcie](https://github.com/makestuff/altera-pcie)/179 | Simple framework for building PCIe-based solutions for Altera FPGAs |
| 42 | 8 | 6 | 3 years ago | [svreal](https://github.com/sgherbst/svreal)/180 | Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats |
| 42 | 15 | 0 | 5 years ago | [example_uvm](https://github.com/emwzq/example_uvm)/181 | UVMÂÆûÊàòÈöè‰π¶Ê∫êÁ†Å |
| 42 | 6 | 3 | 2 years ago | [croyde-riscv](https://github.com/ben-marshall/croyde-riscv)/182 | A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions. |
| 42 | 12 | 3 | 1 year, 11 months ago | [common_verification](https://github.com/pulp-platform/common_verification)/183 | SystemVerilog modules and classes commonly used for verification |
| 41 | 13 | 1 | 2 years ago | [JSONinSV](https://github.com/zhouchuanrui/JSONinSV)/184 | JSON lib in Systemverilog |
| 41 | 9 | 1 | 3 years ago | [SNN-FPGA](https://github.com/jasha64/SNN-FPGA)/185 | Spiking Neural Network RTL Implementation |
| 41 | 21 | 1 | 5 months ago | [ddr5_phy](https://github.com/Shehab-Naga/ddr5_phy)/186 | DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision |
| 40 | 3 | 0 | 4 years ago | [FDU1.1-NSCSCC](https://github.com/NSCSCC-2020-Fudan/FDU1.1-NSCSCC)/187 | Â§çÊó¶Â§ßÂ≠¶FDU1.1ÈòüÂú®Á¨¨ÂõõÂ±ä‚ÄúÈæôËäØÊùØ‚ÄùÁöÑÂèÇËµõ‰ΩúÂìÅ |
| 40 | 14 | 1 | 2 months ago | [uvm-core](https://github.com/accellera-official/uvm-core)/188 | None |
| 40 | 47 | 1 | a day ago | [systemverilog-homework](https://github.com/yuri-panchul/systemverilog-homework)/189 | SystemVerilog language-oriented exercises |
| 40 | 19 | 2 | 3 months ago | [ahb3lite_apb_bridge](https://github.com/RoaLogic/ahb3lite_apb_bridge)/190 | Parameterised Asynchronous AHB3-Lite to APB4 Bridge. |
| 39 | 4 | 0 | 14 days ago | [esnet-smartnic-hw](https://github.com/esnet/esnet-smartnic-hw)/191 | ESnet SmartNIC hardware design repository. |
| 39 | 7 | 0 | 1 year, 3 months ago | [UnarySim](https://github.com/diwu1990/UnarySim)/192 | This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top Pick for 2020. |
| 39 | 9 | 0 | 6 years ago | [fpga-virtual-console](https://github.com/Harry-Chen/fpga-virtual-console)/193 | VT220-compatible console on Cyclone IV EP4CE55F23I7 |
| 38 | 6 | 2 | 4 years ago | [CHIPKIT](https://github.com/whatmough/CHIPKIT)/194 | CHIPKIT: An agile, reusable open-source framework for rapid test chip development |
| 38 | 24 | 1 | 11 years ago | [uvm](https://github.com/accellera/uvm)/195 | None |
| 38 | 10 | 0 | 1 year, 11 months ago | [DUA](https://github.com/microsoft/DUA)/196 | DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing. |
| 38 | 19 | 0 | 4 years ago | [DeepFreeze](https://github.com/ARM-software/DeepFreeze)/197 | None |
| 38 | 13 | 0 | 9 years ago | [aes128-hdl](https://github.com/mbgh/aes128-hdl)/198 | A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process. |
| 38 | 6 | 0 | 21 days ago | [Toolbox](https://github.com/HDLForBeginners/Toolbox)/199 | None |
| 38 | 6 | 1 | 5 years ago | [fpga-flight-controller](https://github.com/kvablack/fpga-flight-controller)/200 | Final project for CS 429H (computer architecture), fall freshman year. Built over the course of 2 weeks. |
| 38 | 16 | 1 | 5 years ago | [UART](https://github.com/darthsider/UART)/201 | UART design in SV and verification using UVM and SV |
| 38 | 15 | 2 | 3 years ago | [pp-sp-reference-design](https://github.com/j-marjanovic/pp-sp-reference-design)/202 | None |
| 38 | 15 | 1 | 1 year, 1 month ago | [100-Days-of-RTL-code](https://github.com/KOTHAVANI/100-Days-of-RTL-code)/203 | None |
| 38 | 8 | 0 | 1 year, 11 months ago | [Hands-on-FPGA-class](https://github.com/tinyvision-ai-inc/Hands-on-FPGA-class)/204 | None |
| 37 | 12 | 0 | 2 years ago | [uvm_example](https://github.com/howard789/uvm_example)/205 | This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/ |
| 37 | 6 | 0 | 3 years ago | [justctf-2019](https://github.com/justcatthefish/justctf-2019)/206 | justCTF 2019 challenges sources |
| 37 | 15 | 1 | 1 year, 2 months ago | [intel-training-modules](https://github.com/ARC-Lab-UF/intel-training-modules)/207 | None |
| 37 | 8 | 0 | 3 years ago | [tinyGPU](https://github.com/shehanmunasinghe/tinyGPU)/208 | tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog |
| 36 | 28 | 4 | 7 months ago | [cva6-softcore-contest](https://github.com/ThalesGroup/cva6-softcore-contest)/209 | National RISC-V student contest CV32A6 |
| 36 | 25 | 4 | 2 years ago | [axi_mem_if](https://github.com/pulp-platform/axi_mem_if)/210 | Simple single-port AXI memory interface |
| 36 | 15 | 1 | 7 years ago | [easyUVM](https://github.com/nelsoncsc/easyUVM)/211 | A simple UVM example with DPI  |
| 36 | 71 | 4 | 2 years ago | [i2c_vip](https://github.com/muneebullashariff/i2c_vip)/212 | Verification IP for I2C protocol |
| 36 | 11 | 2 | 7 years ago | [NAND-Flash-Memory-Controller-verification](https://github.com/vinodsake/NAND-Flash-Memory-Controller-verification)/213 | None |
| 35 | 7 | 0 | 1 year, 3 months ago | [PDPU](https://github.com/qleenju/PDPU)/214 | PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications |
| 35 | 15 | 0 | 1 year, 10 months ago | [nes_ecp5](https://github.com/ironsteel/nes_ecp5)/215 | NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board |
| 35 | 11 | 1 | 2 years ago | [XS-Verilog-Library](https://github.com/OpenXiangShan/XS-Verilog-Library)/216 | None |
| 35 | 9 | 0 | 5 years ago | [PIEO-Scheduler](https://github.com/vishal1303/PIEO-Scheduler)/217 | A Fast, Scalable and Programmable Packet Scheduler in Hardware |
| 35 | 8 | 0 | 7 years ago | [zedboard_axi4_master_burst_example](https://github.com/k0nze/zedboard_axi4_master_burst_example)/218 | Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard) |
| 35 | 42 | 0 | 7 years ago | [Sampling-Model](https://github.com/MatrixAINetwork/Sampling-Model)/219 | Hardware of sampling model |
| 35 | 9 | 0 | 8 years ago | [systemverilog-design-patterns](https://github.com/tenthousandfailures/systemverilog-design-patterns)/220 | None |
| 35 | 8 | 2 | 4 years ago | [custom_uvm_report_server](https://github.com/kaushalmodi/custom_uvm_report_server)/221 | Customized UVM Report Server |
| 35 | 8 | 0 | 4 months ago | [OpenC910_Modified](https://github.com/Advanced-Microelectronics-Group/OpenC910_Modified)/222 | commit rtl and build cosim env |
| 34 | 1 | 0 | 2 years ago | [Pathsy](https://github.com/NotCamelCase/Pathsy)/223 | Simple Path Tracer on an FPGA |
| 34 | 16 | 0 | 6 years ago | [AES](https://github.com/cjdrake/AES)/224 | Advanced Encryption Standard (AES) SystemVerilog Core |
| 34 | 3 | 0 | 2 months ago | [pzbcm](https://github.com/pezy-computing/pzbcm)/225 | Basic Common Modules |
| 34 | 21 | 4 | 6 years ago | [fpu](https://github.com/pulp-platform/fpu)/226 | None |
| 34 | 12 | 0 | 5 years ago | [Sirius](https://github.com/name1e5s/Sirius)/227 | Asymmetric dual issue in-order microprocessor. |
| 34 | 7 | 1 | 8 years ago | [fpga_fast_serial_sort](https://github.com/Poofjunior/fpga_fast_serial_sort)/228 |  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially |
| 34 | 13 | 5 | 3 months ago | [plic](https://github.com/RoaLogic/plic)/229 | Platform Level Interrupt Controller |
| 34 | 1 | 3 | 1 year, 9 months ago | [openfpga-pokemonmini](https://github.com/agg23/openfpga-pokemonmini)/230 | None |
| 33 | 9 | 0 | 5 years ago | [ahb3_uvm_tb](https://github.com/designsolver/ahb3_uvm_tb)/231 | AMBA 3 AHB UVM TB |
| 33 | 14 | 0 | 4 years ago | [SPI-Interface](https://github.com/Anjali-287/SPI-Interface)/232 | UVM Testbench to verify serial transmission of data between SPI master and slave |
| 33 | 8 | 0 | 7 years ago | [sv_image](https://github.com/nelsoncsc/sv_image)/233 | Reusable image processing modules in SystemVerilog |
| 33 | 13 | 4 | 3 years ago | [apb-uart-uvm-env](https://github.com/Lampro-Mellon/apb-uart-uvm-env)/234 | None |
| 33 | 12 | 1 | 3 years ago | [sv-1800-2012](https://github.com/gvekony/sv-1800-2012)/235 | IEEE Std 1800‚Ñ¢-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definition for VS Code |
| 33 | 17 | 0 | 4 years ago | [UVM-APB_RAL](https://github.com/JoseIuri/UVM-APB_RAL)/236 | This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT. |
| 32 | 5 | 0 | 3 years ago | [FPGA-OS](https://github.com/WukLab/FPGA-OS)/237 | None |
| 32 | 12 | 0 | 5 years ago | [usb20dev](https://github.com/esynr3z/usb20dev)/238 | USB 2.0 FS Device controller IP core written in SystemVerilog |
| 32 | 0 | 0 | 1 year, 10 months ago | [openfpga-spacerace](https://github.com/ericlewis/openfpga-spacerace)/239 | FPGA implementation of Arcade Space Race (Atari, 1973) for Analogue Pocket. |
| 32 | 12 | 4 | 5 months ago | [redmule](https://github.com/pulp-platform/redmule)/240 | None |
| 31 | 9 | 0 | 9 years ago | [USBCore](https://github.com/ObKo/USBCore)/241 | USB Full-Speed/Hi-Speed Device Controller core for FPGA |
| 31 | 13 | 1 | 1 year, 1 month ago | [10g-low-latency-ethernet](https://github.com/ttchisholm/10g-low-latency-ethernet)/242 | 10G Low Latency Ethernet |
| 31 | 12 | 0 | 11 years ago | [UVM](https://github.com/chiggs/UVM)/243 | Mirror of the Universal Verification Methodology from sourceforge |
| 31 | 7 | 1 | 3 years ago | [proto245](https://github.com/esynr3z/proto245)/244 | üî¥ SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol) |
| 31 | 14 | 0 | 7 years ago | [uvm_debug](https://github.com/uvmdebug/uvm_debug)/245 | UVM interactive debug library |
| 31 | 14 | 0 | 7 years ago | [AMBA_AXI3](https://github.com/yvnr4you/AMBA_AXI3)/246 | System Verilog and Emulation. Written all the five channels. |
| 31 | 10 | 0 | 1 year, 11 months ago | [DDR5_PHY_WriteOperation](https://github.com/abdelrhman-oun/DDR5_PHY_WriteOperation)/247 | None |
| 31 | 10 | 0 | 7 months ago | [UVMCourse](https://github.com/mbits-mirafra/UVMCourse)/248 | Structured UVM Course |
| 31 | 3 | 0 | 2 years ago | [AES](https://github.com/Open-Source-Hardware-Initiative/AES)/249 | Open Source AES |
| 30 | 10 | 1 | 1 year, 2 months ago | [tarsier](https://github.com/raiker/tarsier)/250 | None |
| 30 | 10 | 0 | 10 years ago | [DDR4Sim](https://github.com/bhunt2/DDR4Sim)/251 | DDR4 Simulation Project in System Verilog |
| 30 | 18 | 2 | 4 years ago | [ZX_Spectrum-128K_MIST](https://github.com/sorgelig/ZX_Spectrum-128K_MIST)/252 | ZX Spectrum 128K for MIST Board |
| 30 | 11 | 0 | 1 year, 3 months ago | [fpga-ethernet-udp](https://github.com/adamchristiansen/fpga-ethernet-udp)/253 | An HDL design for sending data over Ethernet |
| 30 | 3 | 0 | 2 months ago | [CDIM](https://github.com/Maxpicca-Li/CDIM)/254 | CQU Dual Issue Machine |
| 29 | 6 | 0 | 1 year, 5 days ago | [fpga_practice](https://github.com/wdxm657/fpga_practice)/255 | None |
| 29 | 5 | 1 | 1 year, 6 months ago | [SVA-AXI4-FVIP](https://github.com/YosysHQ-GmbH/SVA-AXI4-FVIP)/256 | YosysHQ SVA AXI Properties |
| 29 | 7 | 0 | 4 days ago | [riscv-tests-intro](https://github.com/riscv-tests-intro/riscv-tests-intro)/257 | –û—Ç–∫—Ä—ã—Ç—ã–π –æ–∑–Ω–∞–∫–æ–º–∏—Ç–µ–ª—å–Ω—ã–π –∫—É—Ä—Å "–í–≤–µ–¥–µ–Ω–∏–µ –≤ —Ñ—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω—É—é –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏—é RISC-V —è–¥–µ—Ä" |
| 29 | 16 | 0 | 5 years ago | [anycore-riscv-src](https://github.com/anycore/anycore-riscv-src)/258 | The RTL source for AnyCore RISC-V |
| 29 | 6 | 0 | 3 years ago | [axi_vip_demo](https://github.com/esynr3z/axi_vip_demo)/259 | Xilinx AXI VIP example of use |
| 29 | 5 | 1 | 4 months ago | [my_verilog_projects](https://github.com/dumpo/my_verilog_projects)/260 | Êï∞Â≠óICÁßãÊãõÈ°πÁõÆ„ÄÅÊâãÊíï‰ª£Á†Å |
| 28 | 12 | 0 | 5 years ago | [ahb2apb_bridge_vip](https://github.com/designsolver/ahb2apb_bridge_vip)/261 | AHB to APB Bridge VIP |
| 28 | 7 | 4 | 1 year, 2 months ago | [riscv-multi-core-lotr](https://github.com/amichai-bd/riscv-multi-core-lotr)/262 | RISCV core RV32I/E.4 threads in a ring architecture   |
| 28 | 1 | 0 | 2 years ago | [wd65c02](https://github.com/CompuSAR/wd65c02)/263 | Cycle accurate FPGA implementation of various 6502 CPU variants |
| 28 | 13 | 2 | 3 years ago | [GPCore](https://github.com/alaasal/GPCore)/264 | This is the base repo for our graduation project in AlexU 21 |
| 28 | 11 | 1 | 3 years ago | [ava-core](https://github.com/AI-Vector-Accelerator/ava-core)/265 | A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8) |
| 28 | 5 | 0 | 3 years ago | [NekoIchi](https://github.com/ecilasun/NekoIchi)/266 | A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board |
| 28 | 15 | 1 | 6 years ago | [combinational-bnn](https://github.com/EEESlab/combinational-bnn)/267 | System Verilog code describing a fully combinational binarized neural network. |
| 28 | 3 | 0 | a month ago | [pequeno_riscv](https://github.com/iammituraj/pequeno_riscv)/268 | Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA. |
| 28 | 9 | 1 | 4 years ago | [csi2_rx](https://github.com/hellgate202/csi2_rx)/269 | MIPI CSI-2 RX |
| 28 | 29 | 6 | 11 months ago | [tech_cells_generic](https://github.com/pulp-platform/tech_cells_generic)/270 | Technology dependent cells instantiated in the design for generic process (simulation, FPGA) |
| 28 | 4 | 0 | 10 months ago | [DRIM-S](https://github.com/ic-lab-duth/DRIM-S)/271 | DUTH RISC-V Superscalar Microprocessor |
| 28 | 2 | 3 | 5 years ago | [nanoFOX](https://github.com/Dmitriy0111/nanoFOX)/272 | A small RISC-V core (SystemVerilog) |
| 27 | 8 | 1 | 4 years ago | [UVM_Verification](https://github.com/avashist003/UVM_Verification)/273 | Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence |
| 27 | 4 | 0 | 2 years ago | [SystemVerilog-Bitmap-Library-AXI-Image-VIP](https://github.com/Aperture-Electronic/SystemVerilog-Bitmap-Library-AXI-Image-VIP)/274 | Bitmap Processing Library & AXI-Stream Video Image VIP |
| 27 | 3 | 0 | 2 years ago | [rtl-fuzz-lab](https://github.com/ekiwi/rtl-fuzz-lab)/275 | A Modular Open-Source Hardware Fuzzing Framework |
| 27 | 10 | 0 | 4 years ago | [yuu_apb](https://github.com/seabeam/yuu_apb)/276 | UVM APB VIP, part of AMBA3&AMBA4 feature supported |
| 27 | 5 | 0 | 2 years ago | [axi_vip_master](https://github.com/nahidrn/axi_vip_master)/277 | Sample UVM code for axi ram dut |
| 26 | 5 | 2 | 6 years ago | [micro-besm](https://github.com/besm6/micro-besm)/278 | Replica of micro-BESM computer |
| 26 | 9 | 1 | 7 years ago | [RFNoC-HLS-ATSC-RX](https://github.com/Xilinx/RFNoC-HLS-ATSC-RX)/279 | None |
| 26 | 3 | 0 | 5 years ago | [fpga-guitar-pedal](https://github.com/carsonrobles/fpga-guitar-pedal)/280 | FPGA based guitar effect station. |
| 26 | 15 | 0 | 1 year, 8 months ago | [axi-bfm](https://github.com/muzafferkal/axi-bfm)/281 | AXI3 Bus Functional Models (Initiator & Target)  |
| 26 | 11 | 6 | 9 years ago | [HardwareModules](https://github.com/Poofjunior/HardwareModules)/282 | A collection of portable hardware modules |
| 26 | 7 | 1 | a month ago | [riscv-aia](https://github.com/zero-day-labs/riscv-aia)/283 | AIA IP compliant with the RISC-V AIA spec |
| 26 | 10 | 0 | 3 months ago | [uvm_tb_cross_bar](https://github.com/yuravg/uvm_tb_cross_bar)/284 | SystemVerilog UVM testbench example |
| 26 | 4 | 0 | 3 years ago | [de10lite-hdl](https://github.com/hildebrandmw/de10lite-hdl)/285 | Verilog for interacting with components of the DE10-Lite board. |
| 26 | 15 | 0 | 6 years ago | [uvm-components](https://github.com/pulp-platform/uvm-components)/286 | Contains commonly used UVM components (agents, environments and tests). |
| 26 | 3 | 0 | 1 year, 9 months ago | [100DaysofRTL](https://github.com/snbk001/100DaysofRTL)/287 | 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Counter, Mux using case, JK flip flop, T flip flop, positive edge detection, Priority encoder, Barrel shifter, Signed Magnitude adder, Free Running Counter, Mod-m Counter, Edge Detector mealy Moore |
| 26 | 5 | 0 | 5 years ago | [mil1553-spi](https://github.com/zhelnio/mil1553-spi)/288 | MIL-STD-1553 <-> SPI bridge |
| 26 | 22 | 2 | 2 months ago | [Hamming-ECC](https://github.com/RoaLogic/Hamming-ECC)/289 | Hamming ECC Encoder and Decoder to protect memories |
| 25 | 19 | 0 | 4 years ago | [sdio_linux_fpga](https://github.com/balmerdx/sdio_linux_fpga)/290 | Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S) |
| 25 | 14 | 2 | 8 years ago | [jtag_dpi](https://github.com/pulp-platform/jtag_dpi)/291 | JTAG DPI module for SystemVerilog RTL simulations |
| 25 | 4 | 0 | 2 years ago | [tot6502](https://github.com/krikzz/tot6502)/292 | None |
| 25 | 7 | 0 | 9 years ago | [system-verilog-patterns](https://github.com/luuvish/system-verilog-patterns)/293 | SystemVerilog Design Patterns |
| 25 | 16 | 2 | 1 year, 5 months ago | [yamm](https://github.com/amiq-consulting/yamm)/294 | YAMM package repository |
| 25 | 14 | 0 | a day ago | [MPSoC-DV](https://github.com/PacoReinaCampo/MPSoC-DV)/295 | Multi-Processor System on Chip verified with UVM/OSVVM/FV |
| 25 | 10 | 0 | 6 years ago | [ahb_sramc](https://github.com/flyskywalker/ahb_sramc)/296 | ahb scram controller, design and verification |
| 25 | 14 | 8 | 20 days ago | [zynq-parrot](https://github.com/black-parrot-hdk/zynq-parrot)/297 | BlackParrot on Zynq |
| 25 | 1 | 0 | 1 year, 4 months ago | [100daysofRTL](https://github.com/hughbyrne10/100daysofRTL)/298 | 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field. |
| 25 | 10 | 11 | 1 year, 11 days ago | [cv32e41p](https://github.com/openhwgroup/cv32e41p)/299 | 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions |
| 25 | 5 | 1 | 2 years ago | [riscv-proc](https://github.com/NAvi349/riscv-proc)/300 | 32-bit 5-Stage Pipelined RISC V RV32I Core |
| 25 | 4 | 1 | 1 year, 4 months ago | [nim-systemverilog-dpic](https://github.com/kaushalmodi/nim-systemverilog-dpic)/301 | Using Nim to interface with SystemVerilog test benches via DPI-C |
| 25 | 3 | 0 | 1 year, 6 months ago | [risc-v-single-cycle](https://github.com/martinKindall/risc-v-single-cycle)/302 | A Single Cycle Risc-V 32 bit CPU |
| 25 | 10 | 2 | 2 years ago | [axi4_avip](https://github.com/muneeb-mbytes/axi4_avip)/303 | Development of AXI4 Accelerated VIP |
| 24 | 3 | 0 | 6 years ago | [verilog-sid-mos6581](https://github.com/thomask77/verilog-sid-mos6581)/304 | MOS6581 SID chip emulator in SystemVerilog |
| 24 | 0 | 0 | 3 months ago | [aura-core](https://github.com/tastynoob/aura-core)/305 | "aura" my super-scalar O3 cpu core |
| 24 | 14 | 0 | 7 years ago | [second_edition](https://github.com/advanced-uvm/second_edition)/306 | Code for the second edition of Advanced UVM. |
| 24 | 15 | 0 | 4 years ago | [ExtremeDV_UVM](https://github.com/zhajio1988/ExtremeDV_UVM)/307 | UVM resource from github, run simulation use YASAsim flow |
| 24 | 5 | 1 | 8 years ago | [sv_csv_parser](https://github.com/Mochenx/sv_csv_parser)/308 | A CSV file parser, written in SystemVerilog |
| 24 | 14 | 0 | 2 years ago | [ece_4305](https://github.com/aseddin/ece_4305)/309 | Code associated with Cal Poly Pomona's ECE 4305 |
| 24 | 1 | 0 | 4 years ago | [soff-hardware-opae](https://github.com/mcrl/soff-hardware-opae)/310 | None |
| 24 | 7 | 0 | 3 years ago | [virtio-fpga-bridge](https://github.com/RSPwFPGAs/virtio-fpga-bridge)/311 | Virtio front-end and back-end bridge, implemented with FPGA. |
| 24 | 11 | 0 | 3 years ago | [virtio-fpga](https://github.com/RSPwFPGAs/virtio-fpga)/312 | A platform for emulating Virtio devices with FPGAs |
| 24 | 11 | 5 | 1 year, 5 months ago | [azadi-soc](https://github.com/merledu/azadi-soc)/313 | Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip. |
| 23 | 7 | 0 | a day ago | [MPSoC-NoC](https://github.com/PacoReinaCampo/MPSoC-NoC)/314 | Network on Chip for MPSoC |
| 23 | 12 | 1 | 8 months ago | [LimeADPD](https://github.com/myriadrf/LimeADPD)/315 | Lime Adaptive Digital Predistortion |
| 23 | 9 | 0 | 4 years ago | [basic_cache_core](https://github.com/ljgibbslf/basic_cache_core)/316 | None |
| 23 | 2 | 0 | 2 years ago | [SystemVerilog_Design_Verification](https://github.com/avashist003/SystemVerilog_Design_Verification)/317 | Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog |
| 23 | 6 | 0 | a day ago | [SoC-DV](https://github.com/PacoReinaCampo/SoC-DV)/318 | System on Chip verified with UVM/OSVVM/FV |
| 23 | 3 | 0 | 3 years ago | [RISC-V-Vector-Processor](https://github.com/martinriis/RISC-V-Vector-Processor)/319 | 256-bit vector processor based on the RISC-V vector (V) extension |
| 23 | 2 | 0 | 3 years ago | [nerv](https://github.com/SymbioticEDA/nerv)/320 | Naive Educational RISC-V -- A simple single-stage RV32I processor |
| 23 | 6 | 1 | 9 months ago | [tvip-apb](https://github.com/taichi-ishitani/tvip-apb)/321 | Verification IP for AMBA APB Protocol |
| 23 | 5 | 0 | 1 year, 9 months ago | [SSRL_work](https://github.com/wenxuan-hu/SSRL_work)/322 | work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework |
| 23 | 9 | 1 | 4 years ago | [stream-ebpc](https://github.com/pulp-platform/stream-ebpc)/323 | Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini. |
| 23 | 9 | 0 | 4 years ago | [fpga-webinar-2020](https://github.com/stcmtk/fpga-webinar-2020)/324 | None |
| 23 | 10 | 0 | 7 months ago | [Tiny_But_Mighty_I2C_Master_Verilog](https://github.com/0xArt/Tiny_But_Mighty_I2C_Master_Verilog)/325 | I2C Master Verilog module |
| 23 | 23 | 2 | 3 years ago | [apb_vip](https://github.com/muneebullashariff/apb_vip)/326 | Verification IP for APB protocol |
| 22 | 13 | 3 | 8 years ago | [JetStream-hardware](https://github.com/maltevesper/JetStream-hardware)/327 | None |
| 22 | 2 | 0 | 4 years ago | [FPGA_Gameboy_Watch](https://github.com/dovoto/FPGA_Gameboy_Watch)/328 | Full gameboy and gameboy color Verilog Implenentation |
| 22 | 0 | 0 | a month ago | [wireguard-fpga](https://github.com/chili-chips-ba/wireguard-fpga)/329 | Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum! |
| 22 | 4 | 0 | 8 months ago | [tiny5](https://github.com/xerpi/tiny5)/330 | RISC-V Processor Implementation (RV32IM, TileLink-UL) |
| 22 | 6 | 0 | 1 year, 24 days ago | [clint](https://github.com/pulp-platform/clint)/331 | RISC-V Core Local Interrupt Controller (CLINT) |
| 22 | 1 | 0 | a month ago | [LainCore](https://github.com/LainChip/LainCore)/332 | Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven. |
| 22 | 8 | 0 | 9 months ago | [riscvISACOV](https://github.com/riscv-verification/riscvISACOV)/333 | SystemVerilog Functional Coverage for RISC-V ISA |
| 22 | 7 | 0 | 6 months ago | [aib-protocols](https://github.com/chipsalliance/aib-protocols)/334 | None |
| 22 | 7 | 0 | 5 years ago | [cortex-m0-soft-microcontroller](https://github.com/vfinotti/cortex-m0-soft-microcontroller)/335 | Soft-microcontroller implementation of an ARM Cortex-M0 |
| 22 | 16 | 10 | 2 years ago | [spi_avip](https://github.com/muneeb-mbytes/spi_avip)/336 | SPI protocol Accelerated VIP  |
| 22 | 39 | 5 | 1 year, 11 months ago | [ivl_uvm](https://github.com/svenka3/ivl_uvm)/337 | Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach. |
| 22 | 6 | 1 | 2 years ago | [System-Verilog-bootcamp](https://github.com/Suntrakanesh/System-Verilog-bootcamp)/338 | System Verilog BootCamp |
| 21 | 4 | 0 | 3 years ago | [digital_ic_verification](https://github.com/programer-guan/digital_ic_verification)/339 | Êï∞Â≠óICÈ™åËØÅÊ°à‰æãÔºàSV and UVMÔºâ |
| 21 | 12 | 3 | 2 years ago | [apb_avip](https://github.com/muneeb-mbytes/apb_avip)/340 | ABP Accelerated VIP |
| 21 | 4 | 0 | 4 years ago | [mipi-ccs](https://github.com/hdl-util/mipi-ccs)/341 | Control a MIPI Camera over I2C |
| 21 | 2 | 37 | 3 years ago | [dragonphy2](https://github.com/StanfordVLSI/dragonphy2)/342 | Open Source PHY v2 |
| 21 | 5 | 0 | 5 years ago | [RISC_VERIF_DEMO_0](https://github.com/MushroomZQ/RISC_VERIF_DEMO_0)/343 | a very simple risc_cpu verification demo with uvm |
| 21 | 3 | 0 | 2 years ago | [FPGA-Video-Processing](https://github.com/georgeyhere/FPGA-Video-Processing)/344 | Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA |
| 21 | 7 | 0 | 3 years ago | [uart2bustestbench](https://github.com/hanysalah/uart2bustestbench)/345 | UVM Verification IP to uart2bus IP.  |
| 21 | 30 | 6 | 8 years ago | [axi_spi_slave](https://github.com/pulp-platform/axi_spi_slave)/346 | None |
| 21 | 5 | 0 | 1 year, 5 months ago | [Realtime-Bicubic-16X-SuperResolution-IP](https://github.com/Aperture-Electronic/Realtime-Bicubic-16X-SuperResolution-IP)/347 | APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS |
| 21 | 14 | 26 | 2 days ago | [sonata-system](https://github.com/lowRISC/sonata-system)/348 | A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI |
| 21 | 8 | 0 | 5 years ago | [Verification-of-FIFO-using-SystemVerilog](https://github.com/gokulbalagopal/Verification-of-FIFO-using-SystemVerilog)/349 | Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog. Created components like generator, driver, monitor, scoreboard, interface, environment, and testbench.  |
| 21 | 21 | 41 | 5 months ago | [axi4_avip](https://github.com/mbits-mirafra/axi4_avip)/350 | None |
| 21 | 13 | 0 | 6 years ago | [uvm_auto](https://github.com/mingzhang952/uvm_auto)/351 | uvm auto generator |
| 20 | 4 | 5 | 3 months ago | [libsv](https://github.com/bensampson5/libsv)/352 | An open source, parameterized SystemVerilog digital hardware IP library |
| 20 | 3 | 0 | 3 years ago | [uvm_sin_cos_table](https://github.com/vlotnik/uvm_sin_cos_table)/353 | Contains source code for sin/cos table verification using UVM |
| 20 | 5 | 0 | a month ago | [svx](https://github.com/mxg/svx)/354 | SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity |
| 20 | 11 | 1 | 11 months ago | [evsoc](https://github.com/Efinix-Inc/evsoc)/355 | This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions. |
| 20 | 3 | 0 | 4 years ago | [adapter](https://github.com/NetTLP/adapter)/356 | An FPGA-based NetTLP adapter  |
| 20 | 7 | 2 | 3 years ago | [AXI-DMA-master-verification](https://github.com/letitbe0201/AXI-DMA-master-verification)/357 | None |
| 20 | 4 | 1 | a month ago | [tue](https://github.com/taichi-ishitani/tue)/358 | Useful UVM extensions |
| 20 | 15 | 0 | 7 years ago | [hw_interview_questions](https://github.com/pengwubj/hw_interview_questions)/359 | A collection of commonly asked RTL design interview questions |
| 20 | 2 | 0 | 7 months ago | [veriloglabs](https://github.com/chenshuo/veriloglabs)/360 | Undergraduate digital circuit laboratory |
| 20 | 7 | 1 | 4 months ago | [pfr-wilson-city](https://github.com/intel/pfr-wilson-city)/361 | None |
| 20 | 4 | 1 | 4 years ago | [hardware](https://github.com/supranational/hardware)/362 | Low level arithmetic primitives in RTL |
| 20 | 6 | 1 | 4 years ago | [Gaia](https://github.com/isuckatdrifting/Gaia)/363 | Generate UVM testbench framework template files with Python 3 |
| 20 | 4 | 0 | 1 year, 7 months ago | [uvm_code_gen](https://github.com/antoinemadec/uvm_code_gen)/364 | Simple template-based UVM code generator |
| 20 | 2 | 0 | 7 years ago | [AMBA](https://github.com/rgwan/AMBA)/365 | Collection of IPs based on AMBA (AHB, APB, AXI) protocols |
| 20 | 7 | 0 | 8 years ago | [AMBA-3-AHB--LITE-Protocol-Design-and-Verification](https://github.com/bvnirliptha/AMBA-3-AHB--LITE-Protocol-Design-and-Verification)/366 | -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the bus and check for protocol violations. -Implemented constraint randomization and OOPs verification techniques. |
| 20 | 2 | 0 | 1 year, 9 months ago | [verilog-format](https://github.com/jiegec/verilog-format)/367 | A naive verilog/systemverilog formatter |
| 20 | 5 | 1 | 11 months ago | [damo_ctl_cham](https://github.com/alibaba-damo-academy/damo_ctl_cham)/368 | None |
| 19 | 4 | 0 | 3 years ago | [pcieledblink](https://github.com/racerxdl/pcieledblink)/369 | Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards) |
| 19 | 3 | 0 | 5 years ago | [Single-Cycle-Processor](https://github.com/tianrenz2/Single-Cycle-Processor)/370 | Single-Cycle RISC-V Processor in systemverylog |
| 19 | 2 | 0 | 4 years ago | [i2c](https://github.com/hdl-util/i2c)/371 | Fully featured implementation of Inter-IC (I2C) bus master for FPGAs |
| 19 | 10 | 0 | a day ago | [SoC-RISCV](https://github.com/PacoReinaCampo/SoC-RISCV)/372 | System on Chip with RISCV-32 / RISCV-64 / RISCV-128 |
| 19 | 7 | 2 | 2 years ago | [pulpino__spi_master__ip_verification](https://github.com/muneeb-mbytes/pulpino__spi_master__ip_verification)/373 | To verify the SPI Master IP using the APB and SPI AVIPs |
| 19 | 5 | 12 | a month ago | [openeye-CamSI](https://github.com/chili-chips-ba/openeye-CamSI)/374 | A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the lesser-known EU boards. |
| 19 | 12 | 0 | 6 years ago | [mil-std-1553b-soc](https://github.com/fpga-soc/mil-std-1553b-soc)/375 | development interface mil-std-1553b for system on chip |
| 19 | 14 | 0 | 6 years ago | [FPGA-CNN](https://github.com/brianhill11/FPGA-CNN)/376 | This repo is for ECE44x (Fall2015-Spring2016) |
| 19 | 35 | 6 | 4 years ago | [axi_node](https://github.com/pulp-platform/axi_node)/377 | AXI X-Bar |
| 19 | 3 | 2 | 4 years ago | [DMA8237A](https://github.com/srishis/DMA8237A)/378 | System Verilog based RTL design of DMA controller for 8086 microprocessor based systems. |
| 19 | 8 | 0 | 5 years ago | [uvm-1.2](https://github.com/gchinna/uvm-1.2)/379 | uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz |
| 19 | 2 | 5 | 4 days ago | [neureka](https://github.com/pulp-platform/neureka)/380 | 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters |
| 19 | 5 | 7 | 1 year, 8 months ago | [pito_riscv](https://github.com/hossein1387/pito_riscv)/381 | A Barrel design of RV32I |
| 19 | 5 | 0 | 4 years ago | [AXI_SRAM](https://github.com/Verdvana/AXI_SRAM)/382 | ÊîØÊåÅAXIÊÄªÁ∫øÂçèËÆÆÁöÑ8k√ó8 SP SRAM |
| 19 | 6 | 0 | 4 years ago | [svlib](https://github.com/recogni/svlib)/383 | svlib from http://www.verilab.com/resources/svlib/ |
| 19 | 1 | 0 | 5 years ago | [rastrgrafx](https://github.com/toivoh/rastrgrafx)/384 | FPGA implementation of a simple scanline based 2d graphics engine |
| 19 | 3 | 1 | 2 years ago | [AXI-Ethernet-UVM](https://github.com/kkenshin1/AXI-Ethernet-UVM)/385 | A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM |
| 19 | 2 | 0 | 3 years ago | [A_Formal_Tale_Chapter_I_AMBA](https://github.com/dh73/A_Formal_Tale_Chapter_I_AMBA)/386 | AXI Formal Verification IP |
| 19 | 7 | 0 | 6 years ago | [Cryptography-in-Systemverilog](https://github.com/zhouchuanrui/Cryptography-in-Systemverilog)/387 | A collection of cryptographic algorthms implemented in SystemVerilog |
| 19 | 23 | 1 | 1 year, 4 months ago | [go2uvm](https://github.com/go2uvm/go2uvm)/388 | Main repo for Go2UVM source code, examples and apps |
| 19 | 4 | 0 | 11 months ago | [ascon-verilog](https://github.com/rprimas/ascon-verilog)/389 | Verilog Hardware Design of Ascon v1.2 |
| 19 | 25 | 4 | 6 years ago | [axi_spi_master](https://github.com/pulp-platform/axi_spi_master)/390 | None |
| 19 | 4 | 0 | 3 years ago | [UVM_Verification_for_P2S_Data_Converter](https://github.com/Dongtata2020/UVM_Verification_for_P2S_Data_Converter)/391 | ‰∏∫‰∫ÜÂ≠¶‰π†UVMÈ™åËØÅÁõ∏ÂÖ≥Áü•ËØÜÔºåÈúÄË¶ÅÂä®ÊâãÂ∞ùËØïÂÆûÈôÖÁöÑÈ°πÁõÆ„ÄÇ‰Ωú‰∏∫‰∏Ä‰∏™ÂàùÂ≠¶ËÄÖÔºåÈöæ‰ª•Êé•Ëß¶Âà∞ÂÆûÈôÖÁöÑÈ°πÁõÆÔºå‰∫éÊòØÊàë‰ªéÂ§èÂÆáÈóªËÄÅÂ∏àÁöÑ„ÄäVerilogÊï∞Â≠óÁ≥ªÁªüËÆæËÆ°ÊïôÁ®ã„Äã‰∏Ä‰π¶‰∏≠ÔºåÊåëÈÄâÂá∫‰∏Ä‰∏™ÁÆÄÂçïÁöÑÂ∞èËÆæËÆ°Ôºå‰Ωú‰∏∫ÊàëÁöÑÈ™åËØÅÂØπË±°ÔºåÂπ∂Âõ¥ÁªïÂÆÉÁºñÂÜô‰∫ÜUVMÈ™åËØÅÁéØÂ¢É„ÄÇ |
| 19 | 6 | 1 | 3 years ago | [fasthash](https://github.com/pgroupATusc/fasthash)/392 | Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020 |
| 19 | 7 | 0 | a day ago | [PU-RISCV](https://github.com/PacoReinaCampo/PU-RISCV)/393 | Processing Unit with RISCV-32 / RISCV-64 / RISCV-128 |
| 19 | 8 | 0 | 4 years ago | [chronos](https://github.com/SwarmArch/chronos)/394 | The Chronos FPGA Framework to accelerate ordered applications |
| 19 | 16 | 0 | 3 months ago | [ahb3lite_memory](https://github.com/RoaLogic/ahb3lite_memory)/395 | Multi-Technology RAM with AHB3Lite interface |
| 18 | 4 | 0 | 3 years ago | [DRIM](https://github.com/ic-lab-duth/DRIM)/396 | DUTH RISC-V Microprocessor |
| 18 | 1 | 0 | 1 year, 6 months ago | [RISCV-LAB](https://github.com/wenqi-wang20/RISCV-LAB)/397 | Ê∏ÖÂçéÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫Á≥ªÈõ∂Â≠óÁè≠ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂ§ßÂÆûÈ™å‰Ωú‰∏ö„ÄÇ |
| 18 | 7 | 0 | 10 years ago | [Drexel-ECEC575](https://github.com/JulianKemmerer/Drexel-ECEC575)/398 | None |
| 18 | 3 | 10 | 1 year, 2 months ago | [clic](https://github.com/pulp-platform/clic)/399 | RISC-V fast interrupt controller |
| 18 | 5 | 1 | 9 years ago | [AHB-SystemVerilog](https://github.com/forever-gk/AHB-SystemVerilog)/400 | None |
| 18 | 2 | 0 | 1 year, 7 months ago | [softcoreA](https://github.com/ForwardCom/softcoreA)/401 | softcore for ForwardCom |
| 18 | 8 | 0 | 5 years ago | [dma-driver](https://github.com/fpgasystems/dma-driver)/402 | None |
| 18 | 2 | 3 | 3 months ago | [hyperbus](https://github.com/pulp-platform/hyperbus)/403 | None |
| 18 | 17 | 6 | 2 months ago | [hwpe-stream](https://github.com/pulp-platform/hwpe-stream)/404 | IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system |
| 18 | 11 | 0 | 6 years ago | [simple-alu-uvm](https://github.com/A-T-Kristensen/simple-alu-uvm)/405 | This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit |
| 18 | 1 | 0 | 9 years ago | [uvm-utest](https://github.com/nosnhojn/uvm-utest)/406 | None |
| 18 | 13 | 0 | 7 years ago | [fpgasimulation](https://github.com/raysalemi/fpgasimulation)/407 | Example files for the book FPGA SIMULATION |
| 18 | 4 | 0 | 4 years ago | [UvmEnvUartApb](https://github.com/nguyenquanicd/UvmEnvUartApb)/408 | This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetigating the UVM env. |
| 18 | 1 | 0 | 4 years ago | [tn_serv](https://github.com/ciniml/tn_serv)/409 | SERV RISC-V sample for Tang Nano FPGA board |
| 18 | 1 | 0 | 2 years ago | [sar6502](https://github.com/CompuSAR/sar6502)/410 | 6502 FPGA implementation |
| 18 | 1 | 0 | 2 months ago | [iceboy](https://github.com/msinger/iceboy)/411 | Game Boy clone for Lattice iCE40 FPGAs |
| 18 | 2 | 0 | 7 years ago | [uvm_apb](https://github.com/smartfoxdata/uvm_apb)/412 | uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol |
| 18 | 14 | 1 | 6 years ago | [Design-and-Verification-of-DDR3-Memory-Controller](https://github.com/tej-chavan/Design-and-Verification-of-DDR3-Memory-Controller)/413 | The memory model was leveraged from micron.  |
| 17 | 2 | 0 | 6 years ago | [lzrw1-compression-core](https://github.com/pbridd/lzrw1-compression-core)/414 | This is the repository for a verilog implementation of a lzrw1 compression core |
| 17 | 6 | 0 | 8 years ago | [physical_coding_library](https://github.com/amiq-consulting/physical_coding_library)/415 | None |
| 17 | 9 | 0 | 5 years ago | [SystemVerilog-UART](https://github.com/medalotte/SystemVerilog-UART)/416 | Simple UART transmitter and receiver |
| 17 | 1 | 0 | 3 years ago | [RISC-V-Pipelined-Processor](https://github.com/AkeelMedina22/RISC-V-Pipelined-Processor)/417 | A Verilog based 5-stage fully functional pipelined RISC-V Processor code. |
| 17 | 29 | 0 | 5 months ago | [Projeto_IH_RISC-V](https://github.com/nathaliafab/Projeto_IH_RISC-V)/418 | Arquivos base para o projeto da disciplina Infraestrutura de Hardware (IF674) no CIn-UFPE. |
| 17 | 1 | 0 | 4 years ago | [MNIST_Classification_FPGA](https://github.com/grant4001/MNIST_Classification_FPGA)/419 | None |
| 17 | 4 | 0 | 9 years ago | [AHB-APB_Bridge_UVM_Env](https://github.com/Gateway91/AHB-APB_Bridge_UVM_Env)/420 | AHB-APB UVM Verification Environment |
| 17 | 0 | 0 | 11 months ago | [mill](https://github.com/CircuitCoder/mill)/421 | RV32I by cats |
| 17 | 3 | 0 | 4 months ago | [SystemVerilog-For-Verification](https://github.com/karimmahmoud22/SystemVerilog-For-Verification)/422 | None |
| 17 | 5 | 0 | 4 years ago | [sv_practice](https://github.com/harpreetbhatia/sv_practice)/423 | Practice exercises for SystemVerilog, UVM .. |
| 16 | 6 | 0 | 5 years ago | [tinyfpga-bx-demos](https://github.com/gundy/tinyfpga-bx-demos)/424 | Some simple demo routines for the TinyFPGA BX |
| 16 | 11 | 0 | 3 months ago | [adv_dbg_if](https://github.com/RoaLogic/adv_dbg_if)/425 | Universal Advanced JTAG Debug Interface |
| 16 | 14 | 9 | 1 year, 4 months ago | [axi_llc](https://github.com/pulp-platform/axi_llc)/426 | None |
| 16 | 10 | 0 | 9 years ago | [SystemVerilog](https://github.com/yuxuanZh/SystemVerilog)/427 | This is a code repo for previous projects in Digital Design & Verification |
| 16 | 8 | 0 | 4 years ago | [HFRC](https://github.com/yamnchalich/HFRC)/428 | High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board |
| 16 | 3 | 0 | 3 years ago | [sva-demos](https://github.com/SymbioticEDA/sva-demos)/429 | SVA examples and demonstration |
| 16 | 0 | 0 | 1 year, 5 months ago | [GenshinCPU](https://github.com/gilgamsh/GenshinCPU)/430 | Our repository for NSCSCC |
| 16 | 12 | 11 | 5 years ago | [osd-hw](https://github.com/opensocdebug/osd-hw)/431 | Open SoC Debug Hardware Reference Implementation |
| 16 | 1 | 0 | 4 years ago | [alibabacloud-fpga](https://github.com/aliyun/alibabacloud-fpga)/432 | None |
| 16 | 7 | 0 | 10 months ago | [Saturn](https://github.com/srg320/Saturn)/433 | None |
| 16 | 21 | 61 | 5 months ago | [pyslint](https://github.com/AsFigo/pyslint)/434 | SystemVerilog Linter based on pyslang |
| 16 | 3 | 0 | 3 years ago | [NF5](https://github.com/NUDT-NF5/NF5)/435 | A simple 5-stage Pipeline RISC-V core |
| 16 | 6 | 2 | 5 months ago | [trace_debugger](https://github.com/pulp-platform/trace_debugger)/436 | Capture retired instructions of a RISC-V Core and compress them to a sequence of packets. |
| 16 | 5 | 0 | 4 years ago | [yuu_vip_gen](https://github.com/seabeam/yuu_vip_gen)/437 | UVM VIP architecture generator |
| 16 | 8 | 6 | 2 months ago | [FPGA_pract](https://github.com/MPSU/FPGA_pract)/438 | –ú–µ—Ç–æ–¥–∏—á–µ—Å–∫–∏–µ –º–∞—Ç–µ—Ä–∏–∞–ª—ã –∫—É—Ä—Å–∞ "–ü—Ä–∞–∫—Ç–∏–∫—É–º –ø–æ –ü–õ–ò–°" |
| 16 | 5 | 0 | 14 days ago | [esp-caches](https://github.com/sld-columbia/esp-caches)/439 | SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol |
| 16 | 0 | 0 | 1 year, 8 months ago | [mips_cpu](https://github.com/martinKindall/mips_cpu)/440 | Single Cycle 32 bit MIPS |
| 16 | 1 | 0 | 3 months ago | [ApogeoRV](https://github.com/GabbedT/ApogeoRV)/441 | A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions. |
| 16 | 3 | 0 | 2 years ago | [iommu-rtl](https://github.com/ved-rivos/iommu-rtl)/442 | RISC-V IOMMU in verilog |
| 16 | 3 | 0 | 7 months ago | [100-Days-of-RTL](https://github.com/karribharathi/100-Days-of-RTL)/443 | None |
| 16 | 6 | 6 | 4 years ago | [hackdac_2018_beta](https://github.com/hackdac/hackdac_2018_beta)/444 | The SoC used for the beta phase of Hack@DAC 2018. |
| 16 | 4 | 1 | 5 years ago | [EllipticCurves_SystemVerilog](https://github.com/ljhsiun2/EllipticCurves_SystemVerilog)/445 | Elgamal's over Elliptic Curves |
| 16 | 13 | 4 | 4 years ago | [spi_vip](https://github.com/muneebullashariff/spi_vip)/446 | Verification IP for SPI protocol |
| 16 | 5 | 0 | 5 months ago | [multi_power_sequencer](https://github.com/intel/multi_power_sequencer)/447 | Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, such as dynamic adjustments and debug via PMBus, adjustable timing, power rail grouping, etc. |
| 16 | 2 | 0 | 5 years ago | [AHB2APB-bridge-IP-core-verification](https://github.com/deekshithkrishnegowda/AHB2APB-bridge-IP-core-verification)/448 | Maven Silicon Project |
| 16 | 1 | 0 | 1 year, 9 months ago | [svlogger](https://github.com/dpretet/svlogger)/449 | SystemVerilog Logger  |
| 16 | 7 | 16 | a month ago | [core-v-mcu-uvm](https://github.com/openhwgroup/core-v-mcu-uvm)/450 | CORE-V MCU UVM Environment and Test Bench |
| 16 | 2 | 0 | 5 years ago | [sva_basics](https://github.com/openformal/sva_basics)/451 | This repository is compilation of basics of System Verilog Assertions in context of formal verification |
| 15 | 8 | 0 | 7 years ago | [uvm_reg_to_ipxact](https://github.com/amiq-consulting/uvm_reg_to_ipxact)/452 | None |
| 15 | 4 | 12 | 5 years ago | [svmock](https://github.com/svunit/svmock)/453 | A mock framework for use with SVUnit |
| 15 | 11 | 3 | 5 years ago | [uart_vip](https://github.com/muneebullashariff/uart_vip)/454 | Verification IP for UART protocol |
| 15 | 8 | 0 | 2 months ago | [serial_link](https://github.com/pulp-platform/serial_link)/455 | A simple, scalable, source-synchronous, all-digital DDR link |
| 15 | 2 | 6 | 2 years ago | [mycpu](https://github.com/HITSZ-NSCSCC22/mycpu)/456 | HITSZ 404 NOT FOUND NSCSCC22 project |
| 15 | 5 | 1 | 3 years ago | [rbe](https://github.com/pulp-platform/rbe)/457 | Reconfigurable Binary Engine |
| 15 | 2 | 0 | 8 years ago | [bsodomizer-hd-c5g](https://github.com/joegrand/bsodomizer-hd-c5g)/458 | BSODomizer HD: HDL for Cyclone V GX Starter Kit |
| 15 | 4 | 0 | 7 years ago | [uvm_axi](https://github.com/smartfoxdata/uvm_axi)/459 | uvm_axi is a uvm package for modeling and verifying AXI protocol |
| 15 | 6 | 0 | 4 years ago | [uvm_candy_lover](https://github.com/zhajio1988/uvm_candy_lover)/460 | :candy:UVM candy lover testbench  which uses YASA as simulation script |
| 15 | 21 | 2 | 4 years ago | [axi2apb](https://github.com/pulp-platform/axi2apb)/461 | None |
| 15 | 6 | 0 | 7 years ago | [BASYS3-PONG](https://github.com/CynicalApe/BASYS3-PONG)/462 | BASYS 3 - PONG GAME |
| 15 | 0 | 0 | 3 years ago | [SPI-UVM-Testbench](https://github.com/Mohamed-Younis/SPI-UVM-Testbench)/463 | None |
| 15 | 4 | 0 | 4 years ago | [radio_modulation](https://github.com/da-steve101/radio_modulation)/464 | Classify modulation of signals |
| 15 | 1 | 0 | 3 years ago | [jarvisuk](https://github.com/shady831213/jarvisuk)/465 | Just A Really Very Impressive Systemverilog UVM Kit |
| 15 | 3 | 0 | 6 years ago | [tia-infrastructure](https://github.com/arcade-lab/tia-infrastructure)/466 | None |
| 15 | 3 | 1 | a day ago | [verilog2vhdl](https://github.com/PacoReinaCampo/verilog2vhdl)/467 | Hardware Description Language Translator |
| 15 | 5 | 0 | 1 year, 6 months ago | [gpu](https://github.com/nockieboy/gpu)/468 | Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer. |
| 15 | 3 | 0 | 4 years ago | [AxiCores](https://github.com/Cognoscan/AxiCores)/469 | AXI4-Compatible Verilog Cores, along with some helper modules. |
| 15 | 3 | 0 | 2 years ago | [FINN_MatrixVector_RTL](https://github.com/asadalam/FINN_MatrixVector_RTL)/470 | Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/ |
| 15 | 15 | 17 | 10 months ago | [fpu_div_sqrt_mvp](https://github.com/pulp-platform/fpu_div_sqrt_mvp)/471 | [UNRELEASED] FP div/sqrt unit for transprecision |
| 15 | 4 | 0 | 3 years ago | [AMBA_APB](https://github.com/kumarrishav14/AMBA_APB)/472 | To design test bench of the APB protocol |
| 15 | 1 | 0 | 6 months ago | [usb_pd_monitor](https://github.com/charkster/usb_pd_monitor)/473 | USB PD cc pin monitor implemented in a Tang Nano 9K FPGA. |
| 15 | 0 | 0 | 2 years ago | [uvm-mcdf](https://github.com/KafCoppelia/uvm-mcdf)/474 | Mirror of william_william/uvm-mcdf on Gitee |
| 15 | 7 | 0 | 1 year, 10 months ago | [QuadSPI](https://github.com/WajahatRiaz/QuadSPI)/475 | RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog. |
| 15 | 5 | 1 | 5 years ago | [ariane-ethernet](https://github.com/lowRISC/ariane-ethernet)/476 | open-source Ethenet media access controller for Ariane on Genesys-2 |
| 15 | 3 | 0 | 5 years ago | [axi4lite2uart](https://github.com/JoseIuri/axi4lite2uart)/477 | This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA¬Æ) AXI4 Lite interface. |
| 15 | 4 | 0 | 7 years ago | [sms](https://github.com/celesteneary/sms)/478 | Sega Master System in SystemVerilog |
| 15 | 8 | 0 | 4 months ago | [ARM-Lab](https://github.com/BaylorComputerEngineering/ARM-Lab)/479 | ELC 3338 ARM lab files for students |
| 15 | 5 | 0 | 2 months ago | [hardware-bugbase](https://github.com/efeslab/hardware-bugbase)/480 | None |
| 14 | 0 | 0 | 22 days ago | [ebrick-demo](https://github.com/zeroasiccorp/ebrick-demo)/481 | Demo: how to create a custom EBRICK |
| 14 | 9 | 0 | 6 days ago | [verilator_ext_tests](https://github.com/verilator/verilator_ext_tests)/482 | Extended and external tests for Verilator testing |
| 14 | 1 | 0 | 11 months ago | [simcommand](https://github.com/euphoric-hardware/simcommand)/483 | SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest. |
| 14 | 6 | 0 | 7 years ago | [fpga-projects](https://github.com/alisemi/fpga-projects)/484 | FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders. |
| 14 | 5 | 0 | 9 years ago | [constraintlayering](https://github.com/tenthousandfailures/constraintlayering)/485 | SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples |
| 14 | 1 | 2 | 7 months ago | [epGB](https://github.com/ep2k/epGB)/486 | Game Boy / Game Boy Color emulator running on an FPGA |
| 14 | 9 | 0 | 4 months ago | [ahb3lite_pkg](https://github.com/RoaLogic/ahb3lite_pkg)/487 | Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces |
| 14 | 3 | 0 | 6 years ago | [FFT](https://github.com/nelsoncsc/FFT)/488 | Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm |
| 14 | 4 | 1 | 4 years ago | [Synchronous-FIFO-UVM-TB](https://github.com/Anjali-287/Synchronous-FIFO-UVM-TB)/489 | UVM Testbench for synchronus fifo |
| 14 | 9 | 1 | 3 years ago | [UVM_UART_Example](https://github.com/WeiChungWu/UVM_UART_Example)/490 | An UVM example of UART |
| 14 | 9 | 0 | 5 years ago | [R2FFT](https://github.com/yoonisi/R2FFT)/491 | R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC. |
| 14 | 1 | 0 | 11 months ago | [MSD-FCCM23](https://github.com/CASR-HKU/MSD-FCCM23)/492 | Open-source of MSD framework |
| 14 | 5 | 0 | 16 days ago | [FIFOs](https://github.com/iammituraj/FIFOs)/493 | Register-based and RAM-based FIFOs designed in Verilog/System Verilog. |
| 14 | 1 | 0 | 1 year, 9 months ago | [tinylabs-cores](https://github.com/tinylabs/tinylabs-cores)/494 | Fusesoc compatible rtl cores |
| 14 | 9 | 0 | 7 years ago | [AES-Processor](https://github.com/kinap/AES-Processor)/495 | AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016. |
| 14 | 3 | 0 | 7 years ago | [uvm_axi4lite](https://github.com/smartfoxdata/uvm_axi4lite)/496 | uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol |
| 14 | 1 | 0 | 1 year, 22 days ago | [RISC-V_Microprogrammed](https://github.com/AliLRS/RISC-V_Microprogrammed)/497 | None |
| 14 | 0 | 0 | 1 year, 9 months ago | [sne](https://github.com/pulp-platform/sne)/498 | None |
| 14 | 1 | 0 | 2 years ago | [uvm_modem](https://github.com/vlotnik/uvm_modem)/499 | UVM components for DSP tasks (MODulation/DEModulation) |
| 14 | 1 | 5 | 3 months ago | [arcade-irem_m92](https://github.com/opengateware/arcade-irem_m92)/500 | Irem M92 Arcade Compatible Gateware IP Core |
| 14 | 8 | 0 | 1 year, 11 months ago | [apb_avip](https://github.com/mbits-mirafra/apb_avip)/501 | None |
| 14 | 4 | 1 | a month ago | [sauria](https://github.com/bsc-loca/sauria)/502 | SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator based on a GeMM systolic array engine. |
| 14 | 11 | 0 | 7 years ago | [gpio_agent](https://github.com/imokanj/gpio_agent)/503 | General Purpose I/O agent written in UVM |
| 14 | 2 | 0 | 6 years ago | [A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM](https://github.com/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM)/504 | A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence generates addresses and allows the driver to tell the BFM which slave to choose. Subsequently four monitors and scoreboards record each slave‚Äôs test results. |
| 14 | 1 | 1 | 4 years ago | [Shenjing-RTL](https://github.com/Angela-WangBo/Shenjing-RTL)/505 | This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator |
| 14 | 3 | 0 | 5 years ago | [WbXbc](https://github.com/hotwolf/WbXbc)/506 | HDL components to build a customized Wishbone crossbar switch  |
| 13 | 5 | 0 | 3 months ago | [apb4_mux](https://github.com/RoaLogic/apb4_mux)/507 | APB4 Multiplexor |
| 13 | 1 | 0 | 11 months ago | [FPGA-Mandelbrot](https://github.com/Rain92/FPGA-Mandelbrot)/508 | A fast, parametrized Mandelbrot generator written in SystemVerilog. |
| 13 | 1 | 0 | 6 years ago | [AXI_Verification](https://github.com/muguang123/AXI_Verification)/509 | Verification AXI-4 bus standard using UVM and System Verilog |
| 13 | 4 | 8 | 1 year, 3 months ago | [diablo](https://github.com/skudlur/diablo)/510 | diablo is an Out-Of-Order 64-bit RISC-V processor.  |
| 13 | 82 | 8 | 5 months ago | [AXI_FIFO_BFM](https://github.com/apriya-ram/AXI_FIFO_BFM)/511 | AXI4 with a FIFO integrated with VIP |
| 13 | 9 | 0 | 11 months ago | [resnet_fpga](https://github.com/nikulshr/resnet_fpga)/512 | UCSD CSE 237D Spring '20 Course Project |
| 13 | 3 | 0 | 4 hours ago | [BRISKI](https://github.com/riadhbenabdelhamid/BRISKI)/513 | BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput and compute density to increase the amount of cores in many-core design without sacrificing performance. |
| 13 | 3 | 0 | 2 years ago | [systemverilog_design_pattern](https://github.com/holdenQWER/systemverilog_design_pattern)/514 | The source code of blog |
| 13 | 5 | 0 | 5 years ago | [rv32cpu](https://github.com/bwitherspoon/rv32cpu)/515 | A RISC-V processor |
| 13 | 9 | 1 | 4 days ago | [ofs-platform-afu-bbb](https://github.com/OFS/ofs-platform-afu-bbb)/516 | OFS Platform Components |
| 13 | 2 | 2 | 8 years ago | [nand2tetris_fpga](https://github.com/theapi/nand2tetris_fpga)/517 | nand2tetris on an fpga |
| 13 | 2 | 0 | 4 years ago | [andes-vector-riscv-dv](https://github.com/chad-q/andes-vector-riscv-dv)/518 | Andes Vector Extension support added to riscv-dv |
| 13 | 0 | 0 | 17 days ago | [wired](https://github.com/gmlayer0/wired)/519 | Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor. |
| 13 | 3 | 0 | 5 months ago | [Pre_Silicon-AHB-to_APB-Verification](https://github.com/Ghonimo/Pre_Silicon-AHB-to_APB-Verification)/520 | Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. üåâüöÄ |
| 13 | 8 | 0 | 1 year, 10 months ago | [vck190-base-trd](https://github.com/Xilinx/vck190-base-trd)/521 | None |
| 13 | 4 | 0 | 4 years ago | [YasaUvk](https://github.com/zhajio1988/YasaUvk)/522 | :bug:UVM verification kits which uses YASA as simulation script |
| 13 | 5 | 21 | 4 days ago | [fpga_mafia](https://github.com/FPGA-MAFIA/fpga_mafia)/523 | Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.  |
| 13 | 5 | 0 | a day ago | [vhdl2verilog](https://github.com/PacoReinaCampo/vhdl2verilog)/524 | Hardware Description Language Translator |
| 13 | 1 | 0 | 3 years ago | [DE10-GPU](https://github.com/Quaker762/DE10-GPU)/525 | GPU for OENG1167 in Verilog HDL for DE10 series boards |
| 13 | 1 | 5 | 5 years ago | [verilog-c](https://github.com/rajdeep87/verilog-c)/526 | ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.   |
| 13 | 2 | 11 | a month ago | [dekatronpc](https://github.com/radiolok/dekatronpc)/527 | DekatronPC - vacuum tube and cold-cathode tube based computer |
| 13 | 3 | 7 | 18 hours ago | [megaboom](https://github.com/The-OpenROAD-Project/megaboom)/528 | None |
| 13 | 6 | 3 | a month ago | [i3c_avip](https://github.com/mbits-mirafra/i3c_avip)/529 | Verification IP project for I3C protocol  |
| 13 | 1 | 0 | 9 months ago | [cod22-grp64](https://github.com/c7w/cod22-grp64)/530 | >>> ÂºÇÂ∏∏‰∏≠Êñ≠ + ËôöÂ≠òÈ°µË°® + ÂàÜÊîØÈ¢ÑÊµã + TLB + Cache + Flash + VGA + uCore |
| 13 | 1 | 0 | 1 year, 9 months ago | [KFPC-XT](https://github.com/kitune-san/KFPC-XT)/531 | XT-like PC written in SystemVerilog  |
| 13 | 3 | 0 | 5 years ago | [ahb_lite_bus](https://github.com/aignacio/ahb_lite_bus)/532 | AHB Bus lite v3.0 |
| 13 | 4 | 2 | 2 years ago | [UVM_AXI4-Stream](https://github.com/makararasi/UVM_AXI4-Stream)/533 | None |
| 13 | 8 | 15 | 1 year, 7 months ago | [UVMF](https://github.com/muneeb-mbytes/UVMF)/534 | None |
| 13 | 1 | 0 | 2 years ago | [RISCV-CPU](https://github.com/Weierstras-s/RISCV-CPU)/535 | None |
| 13 | 12 | 0 | 6 years ago | [DecisionTrees](https://github.com/fpgasystems/DecisionTrees)/536 | Decision Trees Inference |
| 13 | 4 | 0 | 2 years ago | [bster](https://github.com/dpretet/bster)/537 | Implementation of a binary search tree algorithm in a FPGA/ASIC IP |
| 13 | 4 | 0 | 10 months ago | [SH](https://github.com/srg320/SH)/538 | None |
| 12 | 2 | 7 | 3 years ago | [reflection](https://github.com/tudortimi/reflection)/539 | Reflection API for SystemVerilog |
| 12 | 8 | 1 | 5 years ago | [wb2axi](https://github.com/wallento/wb2axi)/540 | Wishbone to ARM AMBA 4 AXI |
| 12 | 1 | 0 | 5 years ago | [crc_calc](https://github.com/hellgate202/crc_calc)/541 | Simple and effective parallel CRC calculator written in synthesizable SystemVerilog |
| 12 | 4 | 0 | 4 years ago | [UVM_Python_UVMC](https://github.com/JoseIuri/UVM_Python_UVMC)/542 | This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor¬Æ. |
| 12 | 9 | 0 | 3 months ago | [apb4_gpio](https://github.com/RoaLogic/apb4_gpio)/543 | General Purpose IO with APB4 interface |
| 12 | 4 | 1 | 2 years ago | [Spiking-Neural-Network-Accelerator-EE552-project](https://github.com/zwhexplorer/Spiking-Neural-Network-Accelerator-EE552-project)/544 | Spiking Neural Network Accelerator |
| 12 | 1 | 1 | 3 years ago | [HDR-Imaging-with-FPGA](https://github.com/ChienKaiMa/HDR-Imaging-with-FPGA)/545 | High Dynamic Range imaging with Altera DE2-115. |
| 12 | 2 | 0 | 2 years ago | [falco](https://github.com/eisl-nctu/falco)/546 | A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs. |
| 12 | 3 | 0 | 1 year, 11 months ago | [dpll](https://github.com/jsloan256/dpll)/547 | A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment. |
| 12 | 2 | 0 | 1 year, 9 months ago | [ne16](https://github.com/pulp-platform/ne16)/548 | Neural Engine, 16 input channels |
| 12 | 5 | 0 | 13 days ago | [VGK-DMA-BYPASS](https://github.com/kilmu1337/VGK-DMA-BYPASS)/549 | None |
| 12 | 4 | 0 | 6 years ago | [regModel](https://github.com/briandong/regModel)/550 | This script builds the UVM register model, based on pre-defined address map in markdown (mk) style |
| 12 | 7 | 0 | 3 months ago | [ahb3lite_timer](https://github.com/RoaLogic/ahb3lite_timer)/551 | RISC-V compliant Timer IP |
| 12 | 0 | 0 | 2 years ago | [sata-sniffer](https://github.com/azonenberg/sata-sniffer)/552 | SATA sniffing |
| 12 | 22 | 3 | 4 years ago | [apb_timer](https://github.com/pulp-platform/apb_timer)/553 | APB Timer Unit |
| 12 | 4 | 0 | 6 years ago | [zero-riscy](https://github.com/tom01h/zero-riscy)/554 | zero-riscy CPU Core |
| 12 | 5 | 0 | 1 year, 9 months ago | [BTHOWeN](https://github.com/ZSusskind/BTHOWeN)/555 | Code to accompany "Weightless Neural Networks for Efficient Edge Inference", PACT 2022 |
| 12 | 6 | 0 | a day ago | [MPSoC-DMA](https://github.com/PacoReinaCampo/MPSoC-DMA)/556 | Direct Access Memory for MPSoC |
| 12 | 5 | 1 | 5 years ago | [Serial-Multiplier](https://github.com/flasonil/Serial-Multiplier)/557 | 16 bit serial multiplier in SystemVerilog |
| 12 | 0 | 2 | 15 days ago | [CedarSim.jl](https://github.com/CedarEDA/CedarSim.jl)/558 | Analog Circuit Simulator |
| 12 | 0 | 0 | 4 years ago | [fpga-blit](https://github.com/aiju/fpga-blit)/559 | FPGA implementation of the Blit terminal |
| 12 | 1 | 0 | 6 months ago | [15DaysofUVM](https://github.com/Artityagi123456789/15DaysofUVM)/560 | None |
| 12 | 5 | 0 | 5 days ago | [skid_buffer](https://github.com/iammituraj/skid_buffer)/561 | Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog. |
| 12 | 2 | 0 | 9 years ago | [USB-Host](https://github.com/kkudrolli/USB-Host)/562 | Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus. |
| 12 | 4 | 3 | 3 years ago | [DPU-TRD-ZCU104](https://github.com/luunguyen97/DPU-TRD-ZCU104)/563 | None |
| 12 | 9 | 1 | 1 year, 3 months ago | [apb](https://github.com/pulp-platform/apb)/564 | APB Logic |
| 12 | 5 | 0 | 3 years ago | [PS-GPU](https://github.com/Laxer3a/PS-GPU)/565 | GPU Re-Implementation for PS1 Game Console. |
| 12 | 17 | 0 | 4 years ago | [Simple_UVM](https://github.com/JoseIuri/Simple_UVM)/566 | Implements a simple UVM based testbench for a simple memory DUT. |
| 12 | 6 | 0 | 7 years ago | [clk_rst_agent](https://github.com/imokanj/clk_rst_agent)/567 | UVM Clock and Reset Agent |
| 12 | 9 | 0 | 3 years ago | [sv-digital-design](https://github.com/fcayci/sv-digital-design)/568 | SystemVerilog examples for a digital design course |
| 12 | 5 | 2 | 2 years ago | [riscv](https://github.com/QmppmQ/riscv)/569 | None |
| 12 | 3 | 0 | 4 years ago | [pic16f-antastic](https://github.com/kiwih/pic16f-antastic)/570 | A synthesizable picmicro-midrange clone for FPGAs |
| 12 | 6 | 0 | 29 days ago | [synth_school_verif_tasks](https://github.com/serge0699/synth_school_verif_tasks)/571 | –†–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π –∑–∞–¥–∞–Ω–∏–π –∏ –ø—Ä–∏–º–µ—Ä–æ–≤ –Ω–∞–ø—Ä–∞–≤–ª–µ–Ω–∏—è —Ñ—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω–æ–π –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏–∏ –®–∫–æ–ª—ã —Å–∏–Ω—Ç–µ–∑–∞ —Ü–∏—Ñ—Ä–æ–≤—ã—Ö —Å—Ö–µ–º  |
| 12 | 1 | 0 | 3 years ago | [SNN-FPGA-Implementation](https://github.com/oshears/SNN-FPGA-Implementation)/572 | None |
| 12 | 3 | 0 | 3 years ago | [vpi](https://github.com/tudortimi/vpi)/573 | SystemVerilog wrapper over the Verilog Programming Interface (VPI) |
| 12 | 4 | 0 | 10 months ago | [VerilogPolarCodes](https://github.com/j1s1e1/VerilogPolarCodes)/574 | Polar coding, decoding, and testing |
| 12 | 5 | 0 | 10 hours ago | [verilator-verification-features-tests](https://github.com/antmicro/verilator-verification-features-tests)/575 | None |
| 12 | 7 | 0 | 4 years ago | [pulpino_soc_uvm_testbench](https://github.com/muneebullashariff/pulpino_soc_uvm_testbench)/576 | UVM testbench for verifying the Pulpino SoC   |
| 12 | 0 | 0 | a month ago | [spiking-neural-networks-hardware](https://github.com/NikhilMukraj/spiking-neural-networks-hardware)/577 | An FPGA design for simulating biological neurons |
| 12 | 5 | 0 | 1 year, 4 months ago | [procyon](https://github.com/0ctobyte/procyon)/578 | Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor. |
| 12 | 2 | 0 | a day ago | [MPSoC-NTM](https://github.com/PacoReinaCampo/MPSoC-NTM)/579 | Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV |
| 12 | 2 | 1 | 4 months ago | [BBQ](https://github.com/cmu-snap/BBQ)/580 | Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24. |
| 12 | 16 | 3 | 1 year, 3 months ago | [adv_dbg_if](https://github.com/pulp-platform/adv_dbg_if)/581 | Advanced Debug Interface |
| 11 | 0 | 0 | 9 months ago | [AGNA-FCCM2023](https://github.com/CASR-HKU/AGNA-FCCM2023)/582 | None |
| 11 | 6 | 5 | 1 year, 5 days ago | [MathLib](https://github.com/AsFigo/MathLib)/583 | MathLib DAC 2023 version |
| 11 | 9 | 0 | 9 months ago | [gnn-acceleration-framework-with-FPGA](https://github.com/I-Doctor/gnn-acceleration-framework-with-FPGA)/584 | including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA |
| 11 | 4 | 0 | 2 months ago | [tvip-common](https://github.com/taichi-ishitani/tvip-common)/585 | None |
| 11 | 0 | 0 | 2 years ago | [RISC-V-SoC-Design](https://github.com/nietzhuang/RISC-V-SoC-Design)/586 | Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories. |
| 11 | 1 | 0 | 10 months ago | [methane](https://github.com/enkerewpo/methane)/587 | A polyphonic synthesizer built on fpga and esp32 |
| 11 | 0 | 3 | 2 years ago | [waveform-generator](https://github.com/semify-eda/waveform-generator)/588 | Waveform Generator |
| 11 | 1 | 0 | 11 months ago | [fpga_dsp](https://github.com/ghz-ws/fpga_dsp)/589 | DSP by FPGA |
| 11 | 1 | 0 | 5 years ago | [loac-tirinhas](https://github.com/GustavoDinizMonteiro/loac-tirinhas)/590 | None |
| 11 | 2 | 0 | 3 years ago | [Correlator](https://github.com/Jefferson-Lopes/Correlator)/591 | Autocorrelation and cross-correlation signal  |
| 11 | 1 | 0 | 7 years ago | [Ethernet_switch_verification](https://github.com/rakeshgehalot/Ethernet_switch_verification)/592 | Verification of Ethernet Switch System Verilog |
| 11 | 0 | 0 | 1 year, 11 months ago | [CDIM-SoC](https://github.com/cyyself/CDIM-SoC)/593 | SoC for CQU Dual Issue Machine |
| 11 | 10 | 7 | a month ago | [hci](https://github.com/pulp-platform/hci)/594 | Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores |
| 11 | 3 | 0 | 9 months ago | [apb_uvc_verilator](https://github.com/AsFigo/apb_uvc_verilator)/595 | APB UVC ported to Verilator |
| 11 | 1 | 0 | 5 years ago | [NN_Network_On_Chip](https://github.com/eanchlia/NN_Network_On_Chip)/596 | Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC. |
| 11 | 7 | 1 | 1 year, 4 months ago | [asfigo_sva_verilator](https://github.com/svenka3/asfigo_sva_verilator)/597 | Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.  |
| 11 | 2 | 1 | 2 years ago | [TerraCresta](https://github.com/va7deo/TerraCresta)/598 | Nichibutsu Terra Cresta for MiSTerFPGA |
| 11 | 1 | 1 | 8 years ago | [nasti-ddrx-mc](https://github.com/diadatp/nasti-ddrx-mc)/599 | NASTI slave compliant DDRx memory controller. |
| 11 | 4 | 0 | 4 years ago | [Hastlayer-Hardware-Framework---Catapult](https://github.com/Lombiq/Hastlayer-Hardware-Framework---Catapult)/600 | Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details. |
| 11 | 14 | 2 | 7 years ago | [apb_uart_sv](https://github.com/pulp-platform/apb_uart_sv)/601 | None |
| 11 | 4 | 1 | 6 months ago | [PeakRDL-verilog](https://github.com/hughjackson/PeakRDL-verilog)/602 | Generate verilog register file from systemRDL description |
| 11 | 0 | 0 | 2 years ago | [AXI2APB-Bridge-Design-and-Verification](https://github.com/mahmutefil/AXI2APB-Bridge-Design-and-Verification)/603 | In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide.  |
| 11 | 1 | 0 | 4 years ago | [wiphy](https://github.com/bwitherspoon/wiphy)/604 | Software-defined radio (SDR) IEEE 802.11 baseband in SystemVerilog |
| 11 | 3 | 0 | 3 years ago | [FIFO_SystemVerilog_Assertion](https://github.com/avashist003/FIFO_SystemVerilog_Assertion)/605 | Synchronous FIFO design & verification using systemVerilog Assertions |
| 11 | 1 | 0 | 9 months ago | [SystemVerilog-Tutorials](https://github.com/muhammedkocaoglu/SystemVerilog-Tutorials)/606 | SystemVerilog derslerinde yazdƒ±ƒüƒ±m kodlarƒ± i√ßermektedir. |
| 11 | 1 | 0 | 3 years ago | [RISC-V-core](https://github.com/yoshi-ki/RISC-V-core)/607 | None |
| 11 | 4 | 0 | 8 years ago | [UVM-Verification-Testbench-For-FIFO](https://github.com/rdou/UVM-Verification-Testbench-For-FIFO)/608 | A complete UVM verification testbench for FIFO |
| 11 | 1 | 0 | 6 months ago | [Digital-Circuits-and-Systems](https://github.com/krz-max/Digital-Circuits-and-Systems)/609 | [NYCU 2021 Spring] Digital Circuits and Systems |
| 11 | 7 | 3 | 5 years ago | [Verification-of-APB-Protocol-using-UVM](https://github.com/gokulbalagopal/Verification-of-APB-Protocol-using-UVM)/610 | Built a test environment using UVM Methodology to verify APB Protocol. |
| 11 | 10 | 0 | 2 years ago | [iob-interconnect](https://github.com/IObundle/iob-interconnect)/611 | handle bus interconnection |
| 11 | 5 | 0 | 9 years ago | [cagt](https://github.com/amiq-consulting/cagt)/612 | Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol. |
| 11 | 0 | 0 | 5 years ago | [configgpgpu](https://github.com/gjlies/configgpgpu)/613 | A configurable general purpose graphics processing unit for  |
| 11 | 6 | 0 | 5 years ago | [ROUTER-1-3](https://github.com/kumarswamy12/ROUTER-1-3)/614 | verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL |
| 11 | 5 | 0 | 5 years ago | [apb_vip](https://github.com/asveske/apb_vip)/615 | APB VIP (UVM) |
| 10 | 0 | 1 | 4 years ago | [leg](https://github.com/Matt8898/leg)/616 | None |
| 10 | 1 | 0 | 3 years ago | [Ria](https://github.com/UMJI-VE450-21SU/Ria)/617 | UM-SJTU JI VE450 2021 Summer Capstone Design Project |
| 10 | 5 | 0 | 4 years ago | [UVM-example](https://github.com/chenyangbing/UVM-example)/618 | UVM  |
| 10 | 1 | 0 | 2 years ago | [mips-cpu](https://github.com/kang-0909/mips-cpu)/619 | MIPS CPU in verilog |
| 10 | 2 | 0 | 11 months ago | [SVNES](https://github.com/zhiyb/SVNES)/620 | NES implementation using SystemVerilog (WIP) |
| 10 | 4 | 0 | a month ago | [ofs-agx7-pcie-attach](https://github.com/OFS/ofs-agx7-pcie-attach)/621 | None |
| 10 | 1 | 0 | 3 years ago | [I2C_UVM_APB](https://github.com/Harshil1995/I2C_UVM_APB)/622 | Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface |
| 10 | 1 | 0 | 1 year, 1 month ago | [tinyvers](https://github.com/KULeuven-MICAS/tinyvers)/623 | TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system. |
| 10 | 0 | 0 | 29 days ago | [SUSTech_CS202_MineCPU](https://github.com/wLUOw/SUSTech_CS202_MineCPU)/624 | SUSTech 2024 Spring CS202 Course Project RISC-V 5-Stage-Pipeline CPU |
| 10 | 5 | 0 | 4 years ago | [SpikingNeuralNet](https://github.com/nikitabuzov/SpikingNeuralNet)/625 | Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons |
| 10 | 1 | 0 | 2 years ago | [RiSC-16](https://github.com/Ashwin-Rajesh/RiSC-16)/626 | RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python |
| 10 | 4 | 0 | 4 years ago | [vdf-fpga-round1-results](https://github.com/supranational/vdf-fpga-round1-results)/627 | None |
| 10 | 2 | 0 | 1 year, 3 months ago | [pci-edu](https://github.com/JasonBrave/pci-edu)/628 | SystemVerilog implemention of QEMU PCI edu device |
| 10 | 1 | 0 | 4 years ago | [fpga-filter-implementation](https://github.com/nmikstas/fpga-filter-implementation)/629 | FIR and LMS filter implementations in FPGAs |
| 10 | 0 | 0 | a month ago | [SVK-AMBA-VIP](https://github.com/JakodYuan/SVK-AMBA-VIP)/630 | Simple AMBA VIP, Include axi/ahb/apb |
| 10 | 2 | 1 | 1 year, 5 months ago | [6th-AI-Edge-Contest](https://github.com/shin-yamashita/6th-AI-Edge-Contest)/631 | RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds. |
| 10 | 3 | 0 | 8 years ago | [UVM-Verification-Testbench-For-SimpleBus](https://github.com/rdou/UVM-Verification-Testbench-For-SimpleBus)/632 | None |
| 10 | 1 | 0 | 12 days ago | [verilog-basic](https://github.com/OpenEDF/verilog-basic)/633 | learn the combinational and sequential logic circuit. |
| 10 | 1 | 0 | 2 years ago | [fpga_cnn](https://github.com/liuch00/fpga_cnn)/634 | Âü∫‰∫éFPGAÁöÑCNNÂõæÂÉèÂàÜÁ±ªÁ≥ªÁªü |
| 10 | 0 | 0 | 2 months ago | [Design-and-UVM-TB-of-RISC-V-Microprocessor](https://github.com/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor)/635 | Design and UVM-TB of RISC -V Microprocessor |
| 10 | 5 | 0 | 3 years ago | [cpubook-code](https://github.com/amane-uehara/cpubook-code)/636 | Êõ∏Á±ç„Äå‰Ωú„Çç„ÅÜÔºÅCPU„Äç„ÅÆ„Çµ„É≥„Éó„É´„Ç≥„Éº„Éâ |
| 10 | 5 | 0 | a day ago | [MPSoC-RISCV](https://github.com/PacoReinaCampo/MPSoC-RISCV)/637 | Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128 |
| 10 | 2 | 0 | 1 year, 6 months ago | [e32e](https://github.com/ecilasun/e32e)/638 | Latest in the line of the E32 processors with better/generic cache placement |
| 10 | 0 | 0 | 6 years ago | [VLSI_Lab2](https://github.com/mediaic/VLSI_Lab2)/639 | RTL + Verfication + Synthesis + APR |
| 10 | 0 | 0 | 10 months ago | [SV_Examples](https://github.com/jnestor/SV_Examples)/640 | SystemVerilog examples - common building blocks |
| 10 | 3 | 5 | 11 years ago | [freecellera-uvm](https://github.com/Freecellera/freecellera-uvm)/641 | Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org) |
| 10 | 1 | 0 | 7 years ago | [uvm_starter](https://github.com/smartfoxdata/uvm_starter)/642 | uvm_starter is a simple template for starting uvm projects |
| 10 | 9 | 0 | 6 years ago | [Tri-Mode-Ethernet-MAC-10-100-1000-](https://github.com/jomonkjoy/Tri-Mode-Ethernet-MAC-10-100-1000-)/643 | Ethernet-MAC System verilog |
| 10 | 2 | 0 | 2 years ago | [go.debug](https://github.com/semify-eda/go.debug)/644 | Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster |
| 10 | 1 | 0 | 6 years ago | [BPSKModem](https://github.com/stephanosio/BPSKModem)/645 | Binary Phase Shift Keying (BPSK) Modem |
| 10 | 4 | 0 | 7 years ago | [Last-Level-Cache-Simulator](https://github.com/vinodsake/Last-Level-Cache-Simulator)/646 | None |
| 10 | 2 | 0 | 3 months ago | [rggen-sv-rtl](https://github.com/rggen/rggen-sv-rtl)/647 | Common SystemVerilog RTL modules for RgGen |
| 10 | 1 | 3 | 6 months ago | [mapache64](https://github.com/ucsbieee/mapache64)/648 | Custom 6502 Video Game Console |
| 10 | 1 | 0 | 4 years ago | [yuu_clock](https://github.com/seabeam/yuu_clock)/649 | UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available |
| 10 | 2 | 0 | 8 years ago | [Func_Verif_MMU_Code_Source](https://github.com/GuiZhaoCodeSource/Func_Verif_MMU_Code_Source)/650 | Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache |
| 10 | 4 | 1 | 5 years ago | [NaplesPU](https://github.com/AlessandroCilardo/NaplesPU)/651 | The official NaplesPU hardware code repository |
| 10 | 1 | 0 | 3 years ago | [config_policy_pattern](https://github.com/jmcneal/config_policy_pattern)/652 | Support code for DVCon 2021 paper submission |
| 10 | 2 | 0 | 7 years ago | [MAC_BFM](https://github.com/jchengX/MAC_BFM)/653 | wifi |
| 10 | 2 | 0 | 3 years ago | [meduram](https://github.com/dpretet/meduram)/654 | Multi-port BRAM IP for ASIC and FPGA |
| 10 | 7 | 0 | 2 months ago | [Async_FIFO](https://github.com/Verdvana/Async_FIFO)/655 | ‰ΩçÂÆΩÂíåÊ∑±Â∫¶ÂèØÂÆöÂà∂ÁöÑÂºÇÊ≠•FIFO |
| 10 | 3 | 0 | 17 days ago | [esnet-fpga-library](https://github.com/esnet/esnet-fpga-library)/656 | ESnet general-purpose FPGA design library. |
| 10 | 1 | 1 | 2 years ago | [FabricHDL](https://github.com/MinecraftMachina/FabricHDL)/657 | A Verilog synthesis flow for Minecraft redstone circuits |
| 10 | 1 | 1 | 2 years ago | [cherrycore](https://github.com/evanmays/cherrycore)/658 | AI Training Chip |
| 10 | 1 | 0 | 2 years ago | [SE-VGA](https://github.com/techav-homebrew/SE-VGA)/659 | Mirror the Mac SE video over VGA |
| 10 | 13 | 4 | 3 days ago | [verif_elective_miet](https://github.com/serge0699/verif_elective_miet)/660 | –†–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π —Ñ–∞–∫—É–ª—å—Ç–∞—Ç–∏–≤–∞ –ø–æ —Ñ—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω–æ–π –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏–∏ –ù–ò–£ –ú–ò–≠–¢ |
| 9 | 4 | 0 | 5 years ago | [uvmBasics](https://github.com/adibis/uvmBasics)/661 | Basics of UVM via an APB slave |
| 9 | 3 | 0 | 4 years ago | [image-processing](https://github.com/hdl-util/image-processing)/662 | SystemVerilog code for image processing tasks like demosaicing |
| 9 | 2 | 0 | 1 year, 6 months ago | [sim_3do](https://github.com/ElectronAsh/sim_3do)/663 | Verilator / Imgui sim for 3DO FPGA core attempt |
| 9 | 1 | 0 | 2 months ago | [nscscc2023](https://github.com/rand-fly/nscscc2023)/664 | None |
| 9 | 4 | 3 | 1 year, 2 months ago | [gpio](https://github.com/pulp-platform/gpio)/665 | Parametric GPIO Peripheral  |
| 9 | 1 | 0 | 7 years ago | [basic_uvmc_oct](https://github.com/nelsoncsc/basic_uvmc_oct)/666 | A simple UVM testbench using UVM Connect and Octave |
| 9 | 2 | 0 | 1 year, 30 days ago | [FlexRV32](https://github.com/andreili/FlexRV32)/667 | The second implementation of RISC-V architecture, step-by-step. |
| 9 | 4 | 0 | 1 year, 11 months ago | [spi_avip](https://github.com/mbits-mirafra/spi_avip)/668 | None |
| 9 | 2 | 0 | 3 years ago | [vga_interface](https://github.com/Rain92/vga_interface)/669 | None |
| 9 | 1 | 0 | 4 months ago | [-100dasofSystemVerilog](https://github.com/Artityagi123456789/-100dasofSystemVerilog)/670 | System Verilog using Functional Verification |
| 9 | 5 | 0 | 10 months ago | [VerilogTurboCodeMaxProduct](https://github.com/j1s1e1/VerilogTurboCodeMaxProduct)/671 | Turbo coder and decoder |
| 9 | 1 | 0 | 4 years ago | [SystemVerilog-Assertions](https://github.com/chandanpalai/SystemVerilog-Assertions)/672 | Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas |
| 9 | 9 | 0 | 6 years ago | [Implementation-of-AMBA-AXI3-protocol](https://github.com/HunterBitos/Implementation-of-AMBA-AXI3-protocol)/673 | Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator. |
| 9 | 2 | 0 | 1 year, 4 days ago | [fpga_screensaver](https://github.com/sifferman/fpga_screensaver)/674 | This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board. |
| 9 | 0 | 0 | 1 year, 6 months ago | [LeNet-Verilog-Simulate-FP16](https://github.com/SuperLiaoXH/LeNet-Verilog-Simulate-FP16)/675 | ÁõÆÂâçÂú®ËøõË°åÂç∑ÁßØÁ•ûÁªèÁΩëÁªúÁöÑÁÆóÂ≠êËÆæËÆ°ÔºåËØ•ÁâàÊú¨‰∏∫Âü∫‰∫éLeNetÁΩëÁªúÁöÑÁ∫Ø‰ªøÁúüÁâàÊú¨ |
| 9 | 1 | 0 | 1 year, 10 months ago | [EECS-470-FinalProject](https://github.com/wshenyi/EECS-470-FinalProject)/676 | A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture. |
| 9 | 4 | 0 | 7 years ago | [sva_traces](https://github.com/go2uvm/sva_traces)/677 | Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors |
| 9 | 1 | 0 | 4 years ago | [NUSADC](https://github.com/USCPOSH/NUSADC)/678 | Repository for ISSCC 2020 paper. |
| 9 | 3 | 0 | a month ago | [verilog_library](https://github.com/hyf6661669/verilog_library)/679 | HYF's high quality verilog codes |
| 9 | 2 | 0 | 13 days ago | [env-xs-ov-00-bpu](https://github.com/XS-MLVP/env-xs-ov-00-bpu)/680 | È¶ôÂ±±ÂæÆÊû∂ÊûÑÂºÄÊîæÈ™åËØÅÁ¨¨‰∏ÄÊúüÔºöÊòÜÊòéÊπñBPUÊ®°ÂùóUTÊµãËØïÊ®°ÂùóÂèäÁéØÂ¢É |
| 9 | 4 | 0 | 7 years ago | [systemverilog](https://github.com/zstechly/systemverilog)/681 | System Verilog Presentation / example code I wrote to use as a template for future test benches |
| 9 | 2 | 0 | 2 years ago | [adsbenchmark](https://github.com/Infineon/adsbenchmark)/682 | Benchmark circuits for analog defect simulation including P2427 standard validation |
| 9 | 6 | 9 | 10 years ago | [NetEmulation](https://github.com/UCLONG/NetEmulation)/683 | Software Simulation and Hardware Synthesis of Electrical and Optical Interconnection Networks |
| 9 | 13 | 2 | 1 year, 6 months ago | [hwpe-mac-engine](https://github.com/pulp-platform/hwpe-mac-engine)/684 | An example Hardware Processing Engine |
| 9 | 0 | 0 | 8 years ago | [stack](https://github.com/drom/stack)/685 | Stack machine blocks. |
| 9 | 12 | 1 | 6 months ago | [memory](https://github.com/RoaLogic/memory)/686 | Generic memory implementations |
| 9 | 5 | 1 | 4 years ago | [pulpissimo-zcu102](https://github.com/cmcmicrosystems/pulpissimo-zcu102)/687 | Implementation of a 32-bit single core risc-v platfrom  for Xilinx zcu102 board |
| 9 | 3 | 0 | 1 year, 8 months ago | [Universal_Verification_Methodology](https://github.com/Psichico/Universal_Verification_Methodology)/688 | None |
| 9 | 2 | 0 | 3 years ago | [manila-ice](https://github.com/joshtyler/manila-ice)/689 | Lattice iCE HX4K Development Board |
| 9 | 6 | 0 | 5 years ago | [QCM](https://github.com/yeehui1988/QCM)/690 | Quantum Circuit Modelling Using State Vector and Heisenberg Representations |
| 9 | 5 | 0 | 3 months ago | [universal_jtag_tap](https://github.com/RoaLogic/universal_jtag_tap)/691 | Universal JTAG TAP Controller |
| 9 | 0 | 0 | 2 years ago | [rv5stage](https://github.com/monkey2000/rv5stage)/692 | My very first attempt on pipelined RV32I processor |
| 9 | 1 | 0 | 5 years ago | [ahb3lite_dma](https://github.com/vfinotti/ahb3lite_dma)/693 | DMA core compatible with AHB3-Lite  |
| 9 | 0 | 1 | 8 months ago | [CS202-CS214-Computer-Organization-Project](https://github.com/IskXCr/CS202-CS214-Computer-Organization-Project)/694 | SUSTech CS202/CS214 Computer Organization Project. Streams Bad Apple. |
| 9 | 6 | 0 | 4 years ago | [System-Verilog-Practice](https://github.com/AbhishekTaur/System-Verilog-Practice)/695 | Repository for system verilog labs from cadence |
| 9 | 1 | 0 | 2 years ago | [axi4_lib](https://github.com/hellgate202/axi4_lib)/696 | AXI4 Interface Library |
| 9 | 3 | 8 | 1 year, 3 months ago | [rvc_asap](https://github.com/amichai-bd/rvc_asap)/697 | riscv-core-as-simple-as-passible |
| 9 | 21 | 1 | 6 years ago | [apb_spi_master](https://github.com/pulp-platform/apb_spi_master)/698 | None |
| 9 | 0 | 0 | 9 months ago | [PocketAlphaMission](https://github.com/RndMnkIII/PocketAlphaMission)/699 | SNK ASO/Alpha Mission gateware IP Core |
| 9 | 2 | 0 | 7 years ago | [axi4lite_gpio](https://github.com/smartfoxdata/axi4lite_gpio)/700 | General purpose IO port with AXI4-Lite interface |
| 9 | 3 | 2 | 3 years ago | [arm_watchdog](https://github.com/kumarrishav14/arm_watchdog)/701 | Verification IP for Watchdog |
| 9 | 0 | 0 | 11 months ago | [AMBA](https://github.com/tom-urkin/AMBA)/702 | AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog |
| 9 | 6 | 0 | 5 years ago | [amba_sys_ip](https://github.com/mballance/amba_sys_ip)/703 | AMBA-protocol system IP |
| 9 | 3 | 13 | 6 years ago | [hardcloud](https://github.com/omphardcloud/hardcloud)/704 | FPGA as an OpenMP Offloading Device. |
| 9 | 1 | 0 | 1 year, 11 months ago | [tbcm](https://github.com/taichi-ishitani/tbcm)/705 | Basic Common Modules |
| 9 | 3 | 0 | 10 years ago | [aes_decrypt_fpga](https://github.com/freecores/aes_decrypt_fpga)/706 | AES Decryption Core for FPGA |
| 9 | 3 | 2 | 1 year, 3 months ago | [sigasi_demos](https://github.com/sigasi/sigasi_demos)/707 | None |
| 9 | 10 | 2 | 3 years ago | [hier-icache](https://github.com/pulp-platform/hier-icache)/708 | None |
| 9 | 9 | 0 | 9 years ago | [802.15.4](https://github.com/jkopanski/802.15.4)/709 | Medium Access Control layer of 802.15.4 |
| 9 | 3 | 0 | 2 years ago | [hdl_common](https://github.com/joshtyler/hdl_common)/710 | None |
| 9 | 2 | 0 | 2 years ago | [riscv-processor](https://github.com/mmxsrup/riscv-processor)/711 | RV32I Single Cycle Processor (CPU) |
| 9 | 1 | 0 | 4 years ago | [twn_generator](https://github.com/da-steve101/twn_generator)/712 | Generate an FPGA design for a TWN |
| 9 | 2 | 1 | 9 months ago | [sv_waveterm](https://github.com/PeterMonsson/sv_waveterm)/713 | None |
| 9 | 3 | 0 | 5 years ago | [wishbone](https://github.com/semahawk/wishbone)/714 | Trying to learn Wishbone by implementing few master/slave devices |
| 9 | 15 | 3 | 2 months ago | [cluster_interconnect](https://github.com/pulp-platform/cluster_interconnect)/715 | None |
| 9 | 3 | 0 | 2 years ago | [JSON.sv](https://github.com/milestone12/JSON.sv)/716 | SystemVerilog package for reading, manipulating, and writing JSON-formatted data |
| 8 | 0 | 0 | 7 years ago | [LC3-Verification](https://github.com/kbbuch/LC3-Verification)/717 | Verification of a 5 stage LC3 pipelined CPU with System Verilog and Mentor Graphics ModelSim |
| 8 | 4 | 0 | 8 years ago | [GNSS-verilog-signal-simulator](https://github.com/iDoka/GNSS-verilog-signal-simulator)/718 | GNSS Signal Generator writen on Verilog HDL for SDR platform (currently BladeRF) |
| 8 | 3 | 0 | 3 years ago | [router_verification](https://github.com/Mr-southerly/router_verification)/719 | Ë∑ØÁßëÈ™åËØÅV0ÂÆûÈ™åÔºåÂÆåÊàê‰∏Ä‰∏™routerËÆæËÆ°ÁöÑÈ™åËØÅÂ∑•‰Ωú |
| 8 | 4 | 0 | 6 years ago | [alu_tb](https://github.com/adibis/alu_tb)/720 | Basic ALU testbench written in UVM for experiments |
| 8 | 1 | 0 | 3 years ago | [MIPS-CPU](https://github.com/hakula139/MIPS-CPU)/721 | A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog |
| 8 | 4 | 5 | 5 months ago | [Helios_scalable_QEC](https://github.com/NamiLiy/Helios_scalable_QEC)/722 | FPGA implementation of distributed union find algorithm |
| 8 | 3 | 0 | 7 years ago | [FP51_fast_core](https://github.com/PulseRain/FP51_fast_core)/723 | PulseRain FP51-1T MCU core |
| 8 | 4 | 0 | 5 years ago | [Distributed-DecisionTrees](https://github.com/fpgasystems/Distributed-DecisionTrees)/724 | None |
| 8 | 2 | 0 | 3 years ago | [ez-risc-v-cpu](https://github.com/risc-v-cpu/ez-risc-v-cpu)/725 | risc-v cpu core and soc |
| 8 | 2 | 0 | 3 years ago | [SRAM_UVM](https://github.com/kumarrishav14/SRAM_UVM)/726 | UVM Testbench for a SRAM |
| 8 | 4 | 0 | 1 year, 11 months ago | [pulpino__spi_master__subsystem_verification](https://github.com/mbits-mirafra/pulpino__spi_master__subsystem_verification)/727 | None |
| 8 | 4 | 0 | 4 hours ago | [wolv-z7](https://github.com/taneroksuz/wolv-z7)/728 | Wolv Z7 is a RISC-V CPU core with floating point unit |
| 8 | 1 | 0 | 4 years ago | [MLP-FeedForward-RTL-Acceleration](https://github.com/Mehdi0xC/MLP-FeedForward-RTL-Acceleration)/729 | Register Transfer Level Acceleration of FeedForward Propagation in 2-Layer Perceptron Networks (My B.Sc. Thesis, Phase 3/3) |
| 8 | 2 | 0 | 8 months ago | [Verilog_TCP](https://github.com/ZiyangYE/Verilog_TCP)/730 | Highly specialized TCP module. Simple and high-performance. No ARP support. |
| 8 | 8 | 6 | 1 year, 6 months ago | [ibex_super_system](https://github.com/GregAC/ibex_super_system)/731 | Ibex Super System is DEPRECATED, and has become the Ibex Demo System: https://github.com/lowRISC/ibex-demo-system which is maintained by lowRISC. |
| 8 | 2 | 0 | 5 years ago | [Matrix-MAC-Unit](https://github.com/AleksandarKostovic/Matrix-MAC-Unit)/732 | Matrix Multiply and Accumulate unit written in System Verilog |
| 8 | 1 | 0 | 4 years ago | [ARM-Single-Cycle-Processor](https://github.com/GeorgeSangillo/ARM-Single-Cycle-Processor)/733 | Design and simulate a simplified ARM single-cycle processor using SystemVerilog. |
| 8 | 1 | 0 | 3 years ago | [MultilevelTLB](https://github.com/NazerkeT/MultilevelTLB)/734 | Multilevel TLB implementation workspace for (CVA6) Ariane Core during summer GSoC'21 |
| 8 | 9 | 2 | 3 years ago | [keccak-verilog](https://github.com/jmoles/keccak-verilog)/735 | A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak. |
| 8 | 4 | 1 | 6 years ago | [CDC_FIFO_Design](https://github.com/jomonkjoy/CDC_FIFO_Design)/736 | Multi-bit Synchronization across Clock Domains |
| 8 | 1 | 0 | 5 years ago | [AHB_APB-Bridge](https://github.com/Shivanagender123/AHB_APB-Bridge)/737 | This is normal basic UVM testbench for AMBA Bridge AHB_APB |
| 8 | 0 | 0 | 3 years ago | [ECE385-Tank-World-on-FPGA](https://github.com/TaoHeyi/ECE385-Tank-World-on-FPGA)/738 | Repos for ECE385 final project |
| 8 | 4 | 0 | 2 years ago | [wav-d2d-hw](https://github.com/waviousllc/wav-d2d-hw)/739 | Wavious High Speed Die-to-die |
| 8 | 5 | 0 | 3 years ago | [minimal-risc-v-cpu](https://github.com/Ludini1/minimal-risc-v-cpu)/740 | None |
| 8 | 3 | 2 | 3 years ago | [vsdfpga](https://github.com/shivanishah269/vsdfpga)/741 | Implementation of Mixed Signal SoC (RISCV based Core + PLL) on FPGA |
| 8 | 2 | 0 | 2 years ago | [G76-Mini](https://github.com/mtabini/G76-Mini)/742 | An inexpensive VGA circuit designed specifically for homebrew 8-bit computers |
| 8 | 0 | 0 | 1 year, 7 days ago | [simple_loong_cpu](https://github.com/LainChip/simple_loong_cpu)/743 | simple version of Lain Core, loongarch32r cpu core |
| 8 | 1 | 0 | 2 years ago | [SystemVerilog-Codes](https://github.com/Hazem-ali/SystemVerilog-Codes)/744 | System Verilog codes with their testbench |
| 8 | 2 | 0 | 2 months ago | [ELAU](https://github.com/pulp-platform/ELAU)/745 | None |
| 8 | 0 | 0 | 4 years ago | [zedboard_cnn](https://github.com/ZivFung/zedboard_cnn)/746 | Vivado project of hardware Implementation of CNN on Xilinx Zedboard.   |
| 8 | 15 | 3 | 1 year, 8 months ago | [udma_core](https://github.com/pulp-platform/udma_core)/747 | None |
| 8 | 1 | 2 | 8 months ago | [core_tile](https://github.com/bsc-loca/core_tile)/748 | None |
| 8 | 1 | 15 | 4 years ago | [DMA8237A_VERIF](https://github.com/srishis/DMA8237A_VERIF)/749 | Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench |
| 8 | 0 | 0 | 3 years ago | [stBlitter](https://github.com/ijor/stBlitter)/750 | None |
| 8 | 8 | 1 | 10 months ago | [fpu_ss](https://github.com/pulp-platform/fpu_ss)/751 | CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor |
| 8 | 2 | 0 | 2 years ago | [UVM_RAL_DMA](https://github.com/Nimausfi/UVM_RAL_DMA)/752 | None |
| 8 | 3 | 1 | 11 months ago | [rp32](https://github.com/jeras/rp32)/753 | RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle). |
| 8 | 9 | 1 | 3 years ago | [azadi](https://github.com/merledu/azadi)/754 | [Deprecated] Azadi is an SoC with 32 bit RISC-V CPU core. |
| 8 | 3 | 0 | 2 years ago | [UVM](https://github.com/XinlueLiu/UVM)/755 | Learn UVM by small projects |
| 8 | 3 | 1 | 5 months ago | [ace](https://github.com/pulp-platform/ace)/756 | None |
| 8 | 1 | 0 | 4 years ago | [FPGA_AudioVisualizer](https://github.com/kennych418/FPGA_AudioVisualizer)/757 | Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA display. |
| 8 | 3 | 0 | 16 years ago | [i2c_master_slave_core](https://github.com/freecores/i2c_master_slave_core)/758 | I2C master/slave Core |
| 8 | 0 | 0 | 10 days ago | [tcore-rv32imc](https://github.com/kerimturak/tcore-rv32imc)/759 | None |
| 8 | 2 | 0 | 6 months ago | [RISCV-SuperScalar--BLAZE-CORE](https://github.com/haydenbeames/RISCV-SuperScalar--BLAZE-CORE)/760 | A completely configurable RISC-V Out of Order Core with a base model geared towards maximizing performance |
| 8 | 2 | 0 | 2 years ago | [sgbm](https://github.com/tishi43/sgbm)/761 | implementation of opencv sgbm(disparity map extract) on FPGA |
| 8 | 1 | 0 | 2 years ago | [RISC-V-vector-processor](https://github.com/Nikola2444/RISC-V-vector-processor)/762 | None |
| 8 | 2 | 0 | 6 years ago | [dnn-rtl](https://github.com/Csuk0914/dnn-rtl)/763 | Verilog RTL Implementation of DNN |
| 8 | 4 | 0 | a day ago | [UVM](https://github.com/PacoReinaCampo/UVM)/764 | Standard Universal Verification Methodology |
| 8 | 0 | 0 | 3 years ago | [UART_UVM_Project](https://github.com/mehaltalukder/UART_UVM_Project)/765 | Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog |
| 8 | 0 | 0 | 6 years ago | [FPGABreakout](https://github.com/lewis262626/FPGABreakout)/766 | ES3B2 Breakout/Pong clone |
| 8 | 0 | 0 | 4 years ago | [fpnew-wrapper](https://github.com/jiegec/fpnew-wrapper)/767 | A chisel3 wrapper for pulp-platform/fpnew |
| 8 | 0 | 0 | 3 years ago | [tage-predictor](https://github.com/aaronshappell/tage-predictor)/768 | SystemVerilog implemention of the TAGE branch predictor |
| 8 | 19 | 10 | 11 months ago | [testbenches](https://github.com/analogdevicesinc/testbenches)/769 | Testbenches for HDL projects |
| 8 | 1 | 0 | 4 years ago | [Karatsuba_multiplier_HDL](https://github.com/JC-S/Karatsuba_multiplier_HDL)/770 | This is a SystemVerilog HDL implementation of Karatsuba multiplier. |
| 8 | 2 | 0 | 4 years ago | [SV_I2S_RX_CORE](https://github.com/rubinsteina13/SV_I2S_RX_CORE)/771 | Synthesizable SystemVerilog IP-Core of the I2S Receiver |
| 8 | 1 | 0 | 12 days ago | [riscv-iopmp](https://github.com/zero-day-labs/riscv-iopmp)/772 | IOPMP IP  |
| 8 | 0 | 0 | 6 months ago | [MiSTer-Discrete](https://github.com/jopdorp/MiSTer-Discrete)/773 | None |
| 8 | 2 | 0 | 7 years ago | [DualCoreProcessor](https://github.com/ghosh17/DualCoreProcessor)/774 | ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor |
| 8 | 0 | 0 | 1 year, 9 months ago | [UART-Design-simulation-using-verilog](https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog)/775 | None |
| 8 | 5 | 0 | 4 years ago | [yuu_common](https://github.com/seabeam/yuu_common)/776 | Common SV utils library |
| 8 | 1 | 0 | 2 years ago | [DPU_DAG_Processing_Unit](https://github.com/nimish15shah/DPU_DAG_Processing_Unit)/777 | RTL code for the DPU chip designed for irregular graphs |
| 8 | 2 | 0 | 9 years ago | [Bloom_pattern_search](https://github.com/m1a1x1/Bloom_pattern_search)/778 | Pattern searche based on Bloom algorithm. |
| 8 | 1 | 0 | 3 years ago | [riscv-processor](https://github.com/hashi0203/riscv-processor)/779 | None |
| 8 | 7 | 5 | 8 days ago | [redundancy_cells](https://github.com/pulp-platform/redundancy_cells)/780 | SystemVerilog IPs and Modules for architectural redundancy designs. |
| 8 | 0 | 0 | 8 months ago | [Encoder_JPEG](https://github.com/BigPig-Bro/Encoder_JPEG)/781 | Âú®FPGAÁ´ØÂÆûÁé∞JPEGÁºñÁ†ÅÔºàÂºÄÂèë‰∏≠‚Ä¶‚Ä¶ |
| 8 | 2 | 0 | 3 months ago | [CIMulator](https://github.com/adervay1/CIMulator)/782 | a Computing In Memory emULATOR framework |
| 8 | 0 | 0 | 6 months ago | [GDD_MCU](https://github.com/AndreyyTs/GDD_MCU)/783 | None |
| 8 | 2 | 0 | 2 years ago | [MIPSVerification_UVM](https://github.com/Elias-Rosales/MIPSVerification_UVM)/784 | Verification of a MIPS Multi-Cycle Microprocessor using UVM |
| 8 | 2 | 0 | 5 years ago | [AES_GCM](https://github.com/Yucao42/AES_GCM)/785 | Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software. |
| 8 | 0 | 0 | 3 years ago | [HDLBits](https://github.com/HDLForBeginners/HDLBits)/786 | None |
| 7 | 5 | 0 | 4 years ago | [RISCV_MCU_CYCLONEV](https://github.com/rafafigueredoviana/RISCV_MCU_CYCLONEV)/787 | A basic implementation of the RISCV core into a DE10nano FPGA board. |
| 7 | 0 | 1 | 6 months ago | [LaunchMIPS](https://github.com/Maxpicca-Li/LaunchMIPS)/788 | None |
| 7 | 1 | 0 | 3 years ago | [RNN_Accelerator](https://github.com/CPEN-391-TEAM-7/RNN_Accelerator)/789 | Verilog Code for RNN accelerator module/submodules |
| 7 | 0 | 0 | 4 years ago | [risc-uproc](https://github.com/stong/risc-uproc)/790 | Toy RISC microprocessor in Verilog for Altera FPGA |
| 7 | 0 | 0 | 1 year, 3 months ago | [AMBA-SVA](https://github.com/xiaochuang-lxc/AMBA-SVA)/791 | ARM AMBA 4 AXI4,AXI4-lite,AXI4-stream SVAs (BP063) MiscellaneousBP063 |
| 7 | 0 | 0 | 3 years ago | [pipeline](https://github.com/Menci/pipeline)/792 | Pipelined MIPS processor in Verilog |
| 7 | 4 | 2 | 10 months ago | [PokemonMini_MiSTer](https://github.com/MiSTer-devel/PokemonMini_MiSTer)/793 | Pokemon Mini for MiSTer |
| 7 | 22 | 3 | 3 years ago | [rv_plic](https://github.com/lowRISC/rv_plic)/794 | Implementation of a RISC-V-compatible Platform Interrupt Controller (PLIC). DEPRECATED in favour of the OpenTitan PLIC: https://github.com/lowRISC/opentitan/tree/master/hw/ip/rv_plic |
| 7 | 1 | 0 | 2 years ago | [apb_watchdog-](https://github.com/flashbangout/apb_watchdog-)/795 | apb_watchdogÁöÑuvmÈ™åËØÅ‰ª£Á†Å |
| 7 | 2 | 0 | 6 years ago | [fpga-ssd1306-to-vga](https://github.com/afiskon/fpga-ssd1306-to-vga)/796 | ICE40 FPGA configuration: SSD1306 to VGA converter |
| 7 | 1 | 0 | 1 year, 7 months ago | [RISC-pipelined-processor](https://github.com/SarahElzayat/RISC-pipelined-processor)/797 | 5 stages RISC pipelined processor with multiple instructions implemented in verilog including ALU Operations, Interrupts as a state machine, Jumps and branching instructions, Memory operations and more.. following Harvard architecture. |
| 7 | 2 | 1 | 1 year, 3 days ago | [svlint-action](https://github.com/dalance/svlint-action)/798 | None |
| 7 | 0 | 0 | 1 year, 3 months ago | [HIT-CS32201-Assignments-Fall-2022](https://github.com/vonbrank/HIT-CS32201-Assignments-Fall-2022)/799 | ÂìàÂ∑•Â§ß„ÄäËÆ°ÁÆóÊú∫ÁªÑÁªá‰∏é‰ΩìÁ≥ªÁªìÊûÑ„ÄãÂÆûÈ™å - 2022Âπ¥Áßã | HIT Computer Architecture Course Assignments - Fall 2022 |
| 7 | 8 | 1 | 4 years ago | [OpenIP](https://github.com/nbdd0121/OpenIP)/800 | Open source IP collection |
| 7 | 0 | 0 | 1 year, 1 month ago | [ARM-SingleCycle-Instructions-Implementation](https://github.com/hewertonfl/ARM-SingleCycle-Instructions-Implementation)/801 | None |
| 7 | 0 | 0 | a month ago | [pztb-core](https://github.com/pezy-computing/pztb-core)/802 | None |
| 7 | 0 | 2 | 3 days ago | [sar6502-sync](https://github.com/CompuSAR/sar6502-sync)/803 | A synchronous bus version of the cycle and bus accurate 6502 |
| 7 | 2 | 0 | 15 days ago | [tree-sitter-systemverilog](https://github.com/gmlarumbe/tree-sitter-systemverilog)/804 | Rewrite of tree-sitter-verilog |
| 7 | 0 | 0 | 4 years ago | [UVM_Python](https://github.com/JoseIuri/UVM_Python)/805 | This repository contains an example of the connection between an UVM Testbench and a Python reference model. |
| 7 | 0 | 0 | 9 years ago | [rp8](https://github.com/jeras/rp8)/806 | RISC processor 8bit (AVR ISA), RTL based on 'navre' |
| 7 | 0 | 0 | 1 year, 4 months ago | [GA](https://github.com/Space-Odie/GA)/807 | Genetic Algo - Verilog |
| 7 | 5 | 1 | 6 years ago | [Portable-Stimulus](https://github.com/kariannekk/Portable-Stimulus)/808 | None |
| 7 | 0 | 0 | 3 years ago | [vitis_rtl](https://github.com/carljohnsen/vitis_rtl)/809 | Examples of Vitis projects, which utilize RTL kernels. |
| 7 | 1 | 0 | 6 years ago | [APB_PWM](https://github.com/flasonil/APB_PWM)/810 | Pulse Width Modulator programmed through an Advanced Peripheral Bus interface |
| 7 | 1 | 0 | 4 years ago | [SimpleAdder-UVM](https://github.com/tamannarupani/SimpleAdder-UVM)/811 | A simple adder implementation and verification using UVM 1.2 |
| 7 | 1 | 2 | 12 days ago | [obi](https://github.com/pulp-platform/obi)/812 | OBI SystemVerilog synthesizable interconnect IPs for on-chip communication |
| 7 | 16 | 1 | 8 years ago | [apb_i2c](https://github.com/pulp-platform/apb_i2c)/813 | None |
| 7 | 9 | 0 | 6 years ago | [DDR4-Memory-Controller](https://github.com/sriramvb/DDR4-Memory-Controller)/814 | None |
| 7 | 1 | 0 | 3 years ago | [Kotsu2Risc](https://github.com/U-Ar/Kotsu2Risc)/815 | system verilog implementation of RISC-V ISA for FPGA |
| 7 | 7 | 0 | 4 years ago | [PulseRain_RISCV_MCU](https://github.com/PulseRain/PulseRain_RISCV_MCU)/816 | PulseRain RISC-V MCU |
| 7 | 0 | 0 | 2 years ago | [uvm-mcdf_v2](https://github.com/KafCoppelia/uvm-mcdf_v2)/817 | Mirror of william_william/uvm-mcdf_v2 on Gitee |
| 7 | 1 | 16 | 2 years ago | [RV32I-MAF-project](https://github.com/ChrisShakkour/RV32I-MAF-project)/818 | Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF |
| 7 | 0 | 0 | 1 year, 5 months ago | [SystemVerilog](https://github.com/suisuisi/SystemVerilog)/819 | SystemVerilog of syntax and Practices |
| 7 | 3 | 0 | 6 years ago | [Neural-Network-Layer-Generator](https://github.com/SalomeDevkule7/Neural-Network-Layer-Generator)/820 | Application Specific Integrated Circuit(ASIC) |
| 7 | 2 | 0 | 3 years ago | [UVM_TestBench_For_Single_Port_RAM](https://github.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM)/821 | A complete UVM TB for verification of single port 64KB RAM |
| 7 | 2 | 0 | 1 year, 11 months ago | [ahb-tl-bridge](https://github.com/antmicro/ahb-tl-bridge)/822 | SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge |
| 7 | 1 | 0 | 2 years ago | [OoO_processor](https://github.com/guanzetong/OoO_processor)/823 | An R10K-style Out-of-Order, Arbitrary-way Superscalar, Simultaneous Multithreading RISC-V Processor in SystemVerilog |
| 7 | 2 | 0 | 7 years ago | [apb_uvm](https://github.com/chan-henry/apb_uvm)/824 | Advanced Peripheral Bus (APB) UVM testbench project |
| 7 | 5 | 1 | 5 years ago | [shared-buffer-hw](https://github.com/apsarras/shared-buffer-hw)/825 | A multi-queue buffer with dynamic buffer space allocation and its Formal Verification TB |
| 7 | 18 | 0 | 3 years ago | [apb_gpio](https://github.com/pulp-platform/apb_gpio)/826 | None |
| 7 | 8 | 3 | 6 months ago | [verible-formatter-action](https://github.com/chipsalliance/verible-formatter-action)/827 | None |
| 7 | 3 | 1 | 3 years ago | [digital_circuits](https://github.com/anthonyabeo/digital_circuits)/828 | A collection of digital logic circuits |
| 7 | 1 | 0 | 6 months ago | [Songs](https://github.com/ridvancelikcs/Songs)/829 | monophonic songs on the fpga board (BASYS3) |
| 7 | 1 | 0 | 7 months ago | [udma_uart_vip](https://github.com/accelr-net/udma_uart_vip)/830 | VIP and simulation scripts for PULP's UDMA UART module |
| 7 | 0 | 0 | 5 years ago | [Router1x3-Design-Verification](https://github.com/deekshithkrishnegowda/Router1x3-Design-Verification)/831 | Maven Silicon Project |
| 7 | 0 | 7 | 4 months ago | [rip-cpu](https://github.com/Reservoir-In-Processor/rip-cpu)/832 | "Reservoir in Processor" implemented in SystemVerilog based on RISC-V ISA |
| 7 | 0 | 0 | a day ago | [SoC-FinTech](https://github.com/PacoReinaCampo/SoC-FinTech)/833 | Financial Technology with SoC-NTM verified with UVM/OSVVM/FV |
| 7 | 10 | 1 | a month ago | [realtek-wifi-bar-controller](https://github.com/yxlnqs/realtek-wifi-bar-controller)/834 | sounds ud idk  |
| 7 | 3 | 0 | 8 years ago | [hawkins](https://github.com/advanced-uvm/hawkins)/835 | None |
| 7 | 2 | 0 | 5 years ago | [4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased](https://github.com/cheimu/4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased)/836 | None |
| 7 | 4 | 0 | 4 years ago | [uvm-phase-jumping](https://github.com/PedroHSCavalcante/uvm-phase-jumping)/837 | Simple UVM phase jumping |
| 7 | 2 | 0 | 4 years ago | [FPGA_UNDERWAY_SALES_MACHINE](https://github.com/scp10086/FPGA_UNDERWAY_SALES_MACHINE)/838 | ËøôÊòØ‰∏úÂçóÂ§ßÂ≠¶‰ø°ÊÅØÁßëÂ≠¶‰∏éÂ∑•Á®ãÂ≠¶Èô¢Â§ß‰∏âÁü≠Â≠¶ÊúüÁöÑFPGAÂºÄÂèëÔºåÊàë‰ª¨Ë¶ÅÂÅö‰∏Ä‰∏™Âçó‰∫¨Âú∞ÈìÅÂîÆÁ•®Êú∫ |
| 7 | 1 | 0 | 2 years ago | [uCodedRiscV](https://github.com/andmiele/uCodedRiscV)/839 | A simple micro-coded (micro-programmed control unit) multi-cycle 32-bit RISC-V CPU written in System Verilog |
| 7 | 2 | 1 | 2 years ago | [nekoyon](https://github.com/ecilasun/nekoyon)/840 | Fourth iteration of the Neko series of SoC |
| 7 | 5 | 1 | 2 years ago | [FIFO_UVM_Verification](https://github.com/ishfaqahmed29/FIFO_UVM_Verification)/841 | Synchronous FIFO Testbench  |
| 7 | 0 | 0 | 1 year, 2 days ago | [EE405-Advanced-Digital-Systems-Design](https://github.com/stellagarden/EE405-Advanced-Digital-Systems-Design)/842 | Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator |
| 7 | 2 | 0 | 6 years ago | [nnFPGA](https://github.com/elegz/nnFPGA)/843 | RTL for neural nets |
| 7 | 4 | 0 | 5 years ago | [fpga_cnn_train](https://github.com/GkyHub/fpga_cnn_train)/844 | None |
| 7 | 6 | 1 | a month ago | [cheriot-safe](https://github.com/microsoft/cheriot-safe)/845 | Repo for CHERI development system |
| 7 | 0 | 0 | 3 years ago | [CORDIC-UART-Artix-7](https://github.com/grant4001/CORDIC-UART-Artix-7)/846 | None |
| 7 | 3 | 0 | 4 years ago | [AXI_BFM](https://github.com/C-L-G/AXI_BFM)/847 | AXI ÊÄªÁ∫øÈ™åËØÅ Ê®°Âùó |
| 7 | 0 | 0 | 24 days ago | [apb](https://github.com/iammituraj/apb)/848 | APB master and slave developed in RTL. |
| 7 | 2 | 0 | 8 months ago | [iir_filter](https://github.com/hdlguy/iir_filter)/849 | IIR digital filter implemented using Vivado HLS and C++ |
| 7 | 4 | 0 | 1 year, 7 months ago | [advanced-riscv-verification-methodologies](https://github.com/openhwgroup/advanced-riscv-verification-methodologies)/850 | Advanced Verification Methodologies for RISC-V and related IP |
| 7 | 1 | 0 | 2 years ago | [amiq_fifo](https://github.com/amiq-consulting/amiq_fifo)/851 | Functional Coverage Patterns for FIFO |
| 7 | 1 | 0 | a month ago | [dram_rtl_sim](https://github.com/pulp-platform/dram_rtl_sim)/852 | None |
| 7 | 2 | 0 | 4 years ago | [Memory](https://github.com/chenyangbing/Memory)/853 | None |
| 7 | 2 | 0 | 6 years ago | [sv_math](https://github.com/nelsoncsc/sv_math)/854 | Reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog |
| 7 | 3 | 0 | 2 years ago | [Phigent_Heimdallr](https://github.com/PhigentRobotics/Phigent_Heimdallr)/855 | Phigent Heimdallr project use the SOM develop kits implemented a stereo application which can be deployed in the automotive vehicles etc. |
| 7 | 1 | 0 | 21 days ago | [437_OoO](https://github.com/zlagpacan/437_OoO)/856 | None |
| 7 | 2 | 1 | 4 years ago | [tlrb_aib_phy](https://github.com/lmco/tlrb_aib_phy)/857 | TLRB AIB PHY RTL |
| 7 | 1 | 0 | 1 year, 4 months ago | [rfPhoenix](https://github.com/robfinch/rfPhoenix)/858 | rfPhoenix CPU / GPGPU core |
| 7 | 2 | 2 | 3 years ago | [fpga-vr-remap](https://github.com/colinpate/fpga-vr-remap)/859 | None |
| 7 | 0 | 0 | 1 year, 5 months ago | [KF8259](https://github.com/kitune-san/KF8259)/860 | 8259/8259A-like Interrupt Controller written in SystemVerilog |
| 7 | 0 | 0 | 1 year, 5 months ago | [ALU-Verification-using-SystemVerilog](https://github.com/tonyalfred/ALU-Verification-using-SystemVerilog)/861 | Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was verified using QuestaSim. |
| 7 | 7 | 0 | 6 years ago | [UPF](https://github.com/mayurkubavat/UPF)/862 | Constructs for Unified Low Power Format (UPF) with Verilog/SystemVeriog designs |
| 7 | 1 | 0 | 2 months ago | [muntjac-soc](https://github.com/nbdd0121/muntjac-soc)/863 | SoC for muntjac |
| 7 | 1 | 1 | 1 year, 8 days ago | [ethernet_w5300](https://github.com/zhang-stephen/ethernet_w5300)/864 | Wiznet w5300 driver code, powered by SystemVerilog |
| 7 | 3 | 0 | 8 years ago | [jtag_vip_uvm](https://github.com/emmanouil-komninos/jtag_vip_uvm)/865 | None |
| 7 | 4 | 0 | 5 years ago | [uvm_study](https://github.com/kdurant/uvm_study)/866 | study uvm step by step |
| 7 | 3 | 0 | 5 years ago | [HDLBits](https://github.com/kenzhang82/HDLBits)/867 | None |
| 7 | 1 | 0 | 2 years ago | [SystemVerilog-HDMI-encoder-serializer-PLL-generator](https://github.com/BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator)/868 | SystemVerilog HDMI encoder, serializer & PLL generator.  Tested on Cyclone IV-E, Compatible with Quartus 13.0 through Quartus Prime 20.1. |
| 7 | 4 | 0 | 8 years ago | [verification-gentleman-blog-code](https://github.com/tudortimi/verification-gentleman-blog-code)/869 | Example code for Verification Gentleman blog |
| 7 | 2 | 2 | 2 years ago | [axi-io-pmp](https://github.com/pulp-platform/axi-io-pmp)/870 | Input / Output Physical Memory Protection Unit for RISC-V |
| 7 | 2 | 0 | 5 years ago | [verilog_ips](https://github.com/GuzTech/verilog_ips)/871 | Various IPs implemented in Verilog |
| 7 | 0 | 0 | 5 months ago | [SUSTech_CS202-Organization_2023s_Project-CPU](https://github.com/OctCarp/SUSTech_CS202-Organization_2023s_Project-CPU)/872 | (Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof. Jin ZHANG. |
| 7 | 5 | 0 | 3 years ago | [APB-SPI-Controller-Verification](https://github.com/VimfulDang/APB-SPI-Controller-Verification)/873 | UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC24xx microcontroller specification. |
| 7 | 3 | 0 | 5 years ago | [zpu-avalanche](https://github.com/sergev/zpu-avalanche)/874 | Implementation of ZPU processor in Verilog |
| 7 | 2 | 0 | 3 years ago | [pynq-audio](https://github.com/reed-foster/pynq-audio)/875 | RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL |
| 7 | 2 | 0 | 11 months ago | [rice](https://github.com/taichi-ishitani/rice)/876 | None |
| 7 | 1 | 0 | 6 days ago | [croc](https://github.com/pulp-platform/croc)/877 | A PULP SoC for education, easy to understand and extend with a full flow for a physical design. |
| 6 | 0 | 0 | 6 years ago | [NibblerCPU](https://github.com/bchangip/NibblerCPU)/878 | 4-bit CPU written in SystemVerilog |
| 6 | 0 | 0 | 4 years ago | [optimus-intel-fpga-bbb](https://github.com/efeslab/optimus-intel-fpga-bbb)/879 | Forked from OPAE/intel-fpga-bbb, modified for Optimus FPGA Hypervisor |
| 6 | 0 | 0 | 8 years ago | [uvm](https://github.com/kippy620/uvm)/880 | Learning uvm step by step. |
| 6 | 1 | 13 | 3 months ago | [AI-Robotics](https://github.com/angelus9/AI-Robotics)/881 | The vision of this group is to create a Forth based AI Computer where you can communicate with the system using an English conversational approach.  We will add many high level Words for string manipulation, arrays, and other structures as we develop this computer.  We will extend Forth to include AI words too.  All of this will be built into FPGAs which are really parallel computers written in Behavioral System Verilog (the Assembler). |
| 6 | 2 | 0 | 5 years ago | [YM2149](https://github.com/EisernSchild/YM2149)/882 | Yamaha YM2149 / General Instrument AY-3-8910 Sound Chip HDL core |
| 6 | 1 | 1 | 4 years ago | [Design-and-Verification-of-DDR3-SDRAM-memory-controller](https://github.com/gvsrmk/Design-and-Verification-of-DDR3-SDRAM-memory-controller)/883 | Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for setting up the interfaces and writing tasks for various operations. Performed randomized, Constrained, and directed test cases to validate our DUT. |
| 6 | 0 | 0 | 2 years ago | [icesugar-playground](https://github.com/yodalee/icesugar-playground)/884 | repository to store some of my icesugar-pro verilog project |
| 6 | 2 | 0 | 5 months ago | [soc_model_rt_analysis](https://github.com/pulp-platform/soc_model_rt_analysis)/885 | None |
| 6 | 4 | 0 | 2 years ago | [PSMA-benchmark](https://github.com/KULeuven-MICAS/PSMA-benchmark)/886 | Benchmark fo state-of-the-art Precision Scalable MAC Arrays (PSMAs) |
| 6 | 3 | 0 | 13 hours ago | [elec3608-lab](https://github.com/phwl/elec3608-lab)/887 | None |
| 6 | 1 | 0 | 7 years ago | [LEGv8-ISA](https://github.com/miguelangelo78/LEGv8-ISA)/888 | Implementation of the ARMv8's subset Instruction Set Architecture from the Book "Computer Organization and Design: The Hardware Software Interface: ARM Edition" by David A. Patterson and John L. Hennessy |
| 6 | 3 | 0 | 3 years ago | [amiq_reg_agt](https://github.com/amiq-consulting/amiq_reg_agt)/889 | Register Agent |
| 6 | 0 | 0 | 8 months ago | [RippleCarryAdder](https://github.com/SahilPrabhu/RippleCarryAdder)/890 | Project For Computer Aided Digital Design Course - UE22EC252A |
| 6 | 0 | 0 | 1 year, 10 months ago | [otherverify](https://github.com/chiselverify/otherverify)/891 |  Examples of verification solutions (e.g., UVM, cocotb,...) |
| 6 | 0 | 0 | 1 year, 2 months ago | [BHG_I2C_init_RS232_debugger](https://github.com/BrianHGinc/BHG_I2C_init_RS232_debugger)/892 | A Verilog I2C initializer with integrated RS232 debugger. *** New v1.1 Supports I2C CLK stretch and separate IO buffers for driving Efinix's IO primitive. |
| 6 | 3 | 0 | 2 years ago | [tl-ahb-bridge](https://github.com/antmicro/tl-ahb-bridge)/893 | This project contains a SystemVerilog implementation of the TileLink UL (Uncached Lightweight) to AHB bridge. |
| 6 | 1 | 0 | 6 months ago | [rggen-sv-ral](https://github.com/rggen/rggen-sv-ral)/894 | UVM RAL class package for RgGen |
| 6 | 15 | 0 | 4 years ago | [axi_slice](https://github.com/pulp-platform/axi_slice)/895 | Pipelines the AXI path with FIFOs |
| 6 | 2 | 0 | 2 years ago | [timer](https://github.com/joselcuevam/timer)/896 | Timer implemented in verilog |
| 6 | 2 | 0 | 8 years ago | [JZ-Wentworth-Cache-Now](https://github.com/ObviouslyGreen/JZ-Wentworth-Cache-Now)/897 | None |
| 6 | 0 | 0 | 3 years ago | [UVM_AMBA3_APB_FUNCTIONAL-COVERAGE](https://github.com/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE)/898 | None |
| 6 | 1 | 0 | 7 years ago | [ECE-385-Final-Project](https://github.com/ministrike3/ECE-385-Final-Project)/899 | System Verilog code to create a basic side scrolling, coin collecting mario-styled game for ECE 385 at UIUC |
| 6 | 2 | 0 | 9 years ago | [ADCinterface](https://github.com/ericgineer/ADCinterface)/900 | A Qsys project for interfacing to the BeMicro CV FPGA development board and BeScope ADC development board |
| 6 | 1 | 0 | 7 years ago | [aes128](https://github.com/smartfoxdata/aes128)/901 | The aes128 is a SystemVerilog implementation of the AES algorithm with 128-bit key |
| 6 | 8 | 1 | 3 years ago | [vBlake-RTL](https://github.com/VeriBlock/vBlake-RTL)/902 | vBlake-RTL |
| 6 | 2 | 1 | 3 years ago | [easy_fifo](https://github.com/QianfengClarkShen/easy_fifo)/903 | a low latency FIFO wrote in systemverilog |
| 6 | 1 | 0 | 3 years ago | [APB-Verification](https://github.com/shashwat2707/APB-Verification)/904 | verification of APB bus on System Verilog. creating a testbench consisting of modules to check and improve the functional coverage. |
| 6 | 4 | 2 | 3 years ago | [x-ava-core](https://github.com/AI-Vector-Accelerator/x-ava-core)/905 | None |
| 6 | 1 | 1 | 3 years ago | [ahb_pkg](https://github.com/gchinna/ahb_pkg)/906 | AHB package with UVM master and slave agents. |
| 6 | 17 | 0 | 4 years ago | [apb_node](https://github.com/pulp-platform/apb_node)/907 | None |
| 6 | 1 | 2 | 1 year, 10 months ago | [ProcessORC](https://github.com/LTDS-Capo/ProcessORC)/908 | None |
| 6 | 1 | 0 | 4 years ago | [AHB-with-FIFO](https://github.com/Emi-Pushpam/AHB-with-FIFO)/909 | UVM methodology |
| 6 | 3 | 0 | 5 years ago | [uvm_ahb_lite](https://github.com/zhelnio/uvm_ahb_lite)/910 | uvm ahb lite environment |
| 6 | 2 | 0 | 9 months ago | [ml4dv](https://github.com/ZixiBenZhang/ml4dv)/911 | LLM4DV |
| 6 | 0 | 0 | 1 year, 10 months ago | [UVM_example-amplifier](https://github.com/TooyamaYuuouji/UVM_example-amplifier)/912 | A simple UVM project. The DUT(RTL) is a simple amplifier. |
| 6 | 2 | 0 | 6 years ago | [ahb2apb_bridge_verification](https://github.com/bharathp04/ahb2apb_bridge_verification)/913 | Verification using Mentor Veloce Emulator in TBX mode |
| 6 | 0 | 0 | 4 years ago | [xc7a50t_microblaze_FDAF](https://github.com/ZivFung/xc7a50t_microblaze_FDAF)/914 | Vivado project of frequency domain adaptive filter. Implemented on Xilinx xc7a50t FPGA |
| 6 | 0 | 1 | 2 years ago | [MiSTer_KonixMultisystem](https://github.com/SavourySnaX/MiSTer_KonixMultisystem)/915 | MiSTer Implementation of the Konix Multi System - Based on the original Net Lists - And a new 8088 core based on https://www.reenigne.org/blog/8086-microcode-disassembled/ |
| 6 | 0 | 0 | 1 year, 1 month ago | [100-days-of-rtl](https://github.com/Sulekha231/100-days-of-rtl)/916 | None |
| 6 | 1 | 0 | 1 year, 7 months ago | [SPI](https://github.com/tom-urkin/SPI)/917 | SPI protocol modules in SystemVerilog |
| 6 | 4 | 0 | 11 months ago | [Super_SPI_Master_Verilog](https://github.com/0xArt/Super_SPI_Master_Verilog)/918 | SPI Master Verilog module |
| 6 | 1 | 1 | 9 months ago | [GettingVerilatorStartedWithUVM](https://github.com/MikeCovrado/GettingVerilatorStartedWithUVM)/919 | Simple UVM environment for experimenting with Verilator. |
| 6 | 2 | 4 | 2 years ago | [iceberg](https://github.com/erickahmed/iceberg)/920 | Iceberg is a virtual FPGA computer built from scratch using Systemverilog |
| 6 | 1 | 1 | 3 months ago | [openFPGA-Athena](https://github.com/rolandking/openFPGA-Athena)/921 | None |
| 6 | 1 | 0 | 6 years ago | [mips-CPU54](https://github.com/Harrypotterrrr/mips-CPU54)/922 | The project is the final target for Computer composition class of Department of Computer science in Tongji Univerity |
| 6 | 1 | 0 | 1 year, 10 months ago | [XLR8_VGA_HDMI_XB](https://github.com/PaulZC/XLR8_VGA_HDMI_XB)/923 | An XLR8 XB which will run on the Alorium Technology Sno FPGA board and produce a VGA text display over HDMI. Includes dual-port video memory. |
| 6 | 4 | 0 | 2 years ago | [hdl_generics](https://github.com/hypernyan/hdl_generics)/924 | Generic HDL components to be used in different projects |
| 6 | 1 | 0 | 6 years ago | [Verilog-PS2-LCD-Interface](https://github.com/EliasManj/Verilog-PS2-LCD-Interface)/925 | Quartus II project for a basic interface for writing in a LCD screen using a PS2 keyboard using Altera DE2-70 board |
| 6 | 0 | 0 | 8 months ago | [DCD_MultiBankMemory](https://github.com/Vor-Art/DCD_MultiBankMemory)/926 | SystemVerilog implementation of a multi-bank memory as part of "[F23] Digital Circuit Design" course |
| 6 | 0 | 0 | 1 year, 6 months ago | [AXI4-UVM-Verification-](https://github.com/samarth-py/AXI4-UVM-Verification-)/927 | None |
| 6 | 0 | 19 | 9 days ago | [common](https://github.com/squared-studio/common)/928 | SystemVerilog IP design & verification |
| 6 | 0 | 0 | 4 years ago | [FLOG_BFLOAT16](https://github.com/artemglukhov/FLOG_BFLOAT16)/929 | SystemVerilog implementation of the natural logarithm for a Floating Point Unit (FPU) employing the 16-bit brain-inspired floating-point format (bFloat). |
| 6 | 1 | 0 | 6 years ago | [Dual-issue-Pipelined-Multimedia-Processor-Architecture-](https://github.com/sanketkkeni/Dual-issue-Pipelined-Multimedia-Processor-Architecture-)/930 | Developed a Dual-issue Pipelined Multimedia Processor based on SONY Cell SIMD ISA with 2 block direct mapped cache. ‚Ä¢ The functional design was created in System Verilog and parser script in PERL that converts Assembly language to 32 bit of instructions. ‚Ä¢ Successfully detected and resolved all the hazards like Data Hazards (RAW & WAW), Structural Hazards and Control hazards |
| 6 | 1 | 0 | 2 years ago | [SystemVerilog_Coursework](https://github.com/zli87/SystemVerilog_Coursework)/931 | These are some coursework related to SystemVerilog Design & Verification in a graduate-level course, Integrated_Circuit_Design_Laboratory_IC_Lab, at NCTU. |
| 6 | 3 | 0 | 6 years ago | [NAND-Flash-Controller](https://github.com/jomonkjoy/NAND-Flash-Controller)/932 | 2, 4, 8Gb: x8/x16 Multiplexed NAND Flash Memory |
| 6 | 5 | 0 | 4 months ago | [ZX8X_MiST](https://github.com/gyurco/ZX8X_MiST)/933 | ZX80-ZX81 core for the MiST board |
| 6 | 0 | 1 | a month ago | [sram](https://github.com/oscc-ip/sram)/934 | An AXI4-based SRAM Controller |
| 6 | 4 | 0 | 6 years ago | [PCIe-Controller](https://github.com/jomonkjoy/PCIe-Controller)/935 | PCI Express ¬Æ Base Specification  Revision 3.0  |
| 6 | 0 | 1 | 1 year, 7 months ago | [AccelGraph](https://github.com/atmughrabi/AccelGraph)/936 | Graph Processing Framework that supports || OpenMP || CAPI |
| 6 | 1 | 0 | 4 years ago | [PandaZero](https://github.com/Panda-Cores/PandaZero)/937 | A pipelined, in-order implementation of the RV32I ISA |
| 6 | 3 | 0 | 9 months ago | [HWMgmt-Module-DCSCM-LTPI](https://github.com/opencomputeproject/HWMgmt-Module-DCSCM-LTPI)/938 | DC-SCM LTPI Reference Implementation |
| 6 | 3 | 0 | 1 year, 4 months ago | [cayde](https://github.com/skudlur/cayde)/939 | cayde is 32-bit RISC-V core written in SystemVerilog |
| 6 | 1 | 0 | 2 years ago | [Apple2plus](https://github.com/CompuSAR/Apple2plus)/940 | Apple 2 plus compatible implementation on an FPGA |
| 6 | 1 | 0 | 10 months ago | [cnn_base_fpga](https://github.com/TRILLER599/cnn_base_fpga)/941 | None |
| 6 | 0 | 0 | 2 years ago | [KFPS2KB](https://github.com/kitune-san/KFPS2KB)/942 | Simple PS/2 keyboard controller written in SystemVerilog |
| 6 | 1 | 0 | 1 year, 10 months ago | [cmod_a7_spi_sram](https://github.com/charkster/cmod_a7_spi_sram)/943 | SPI slave to External SRAM interface for Cmod A7 |
| 6 | 1 | 2 | 2 months ago | [dmg-sim](https://github.com/msinger/dmg-sim)/944 | SystemVerilog files for simulating a complete Game Boy system with DMG-CPU B chip |
| 6 | 1 | 0 | 8 years ago | [wishbone_uvc](https://github.com/alexzhang007/wishbone_uvc)/945 | Wishbone protocol open source universal verification component (UVC). It is easy to be used in UVM verification environment for opencpu.  |
| 6 | 1 | 0 | 1 year, 27 days ago | [UVM-30DAYS](https://github.com/asimkhan8107/UVM-30DAYS)/946 | 30 days of UVM to cover all-most all concept of UVM  |
| 6 | 0 | 0 | 1 year, 11 months ago | [pokemon_mini](https://github.com/Grieverheart/pokemon_mini)/947 | Attempt to implement Pokemon Mini in Verilog |
| 6 | 2 | 0 | 4 years ago | [FirstX2P](https://github.com/nguyenquanicd/FirstX2P)/948 | This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit |
| 6 | 0 | 0 | a day ago | [tnCart](https://github.com/buppu3/tnCart)/949 | FPGA cartridge for MSX |
| 6 | 1 | 0 | 3 years ago | [Sudoku-SV](https://github.com/david-fong/Sudoku-SV)/950 | Goal: Write an even higher performing solution generator |
| 6 | 0 | 5 | a month ago | [svjson](https://github.com/esynr3z/svjson)/951 | üáØ JSON encoder and decoder in pure SystemVerilog |
| 6 | 1 | 1 | 4 months ago | [CNN-FC-accelerator](https://github.com/bautistasch/CNN-FC-accelerator)/952 | Basic convolutional neural network and fully connected layer accelerator |
| 6 | 4 | 1 | 10 months ago | [VerilogFarrowFilter](https://github.com/j1s1e1/VerilogFarrowFilter)/953 | Fractional interpolation using a Farrow structure |
| 6 | 1 | 0 | 3 years ago | [adapters](https://github.com/Yummot/adapters)/954 | Common SOC interconnect protocols adapters for learning |
| 6 | 2 | 0 | 6 years ago | [AHB5](https://github.com/aunics/AHB5)/955 | AMBA AHB 5.0 VIP in SystemVerilog based on UVM |
| 6 | 1 | 0 | 3 years ago | [100BT1_DV](https://github.com/Travissss/100BT1_DV)/956 | An uvm environment for 100Base-T1 (IEEE 802.3bw) Phy |
| 6 | 1 | 0 | 3 months ago | [mlp-ondevice-training](https://github.com/souryadey/mlp-ondevice-training)/957 | FPGA on-device training and inference of a MLP neural network |
| 6 | 0 | 0 | 1 year, 6 months ago | [SystolicArray-1D-FP16](https://github.com/SuperLiaoXH/SystolicArray-1D-FP16)/958 | Âü∫‰∫éFP16ÁöÑ‰∏ÄÁª¥ËÑâÂä®ÈòµÂàóËÆæËÆ° |
| 6 | 2 | 0 | 6 months ago | [Float](https://github.com/robfinch/Float)/959 | Floating point code in System Verilog |
| 6 | 1 | 0 | 3 years ago | [memory_verification_using_system_verilog](https://github.com/teekamkhandelwal/memory_verification_using_system_verilog)/960 | In this respiratory having two verification methods first have without scoreboard and monitor and second with includes all component |
| 6 | 0 | 0 | 3 years ago | [gemmm2s](https://github.com/sthornington/gemmm2s)/961 | Verilog module for converting from AXI4 MM of Zynq GEM Ethernet DMA to AXI-Stream with packet boundaries |
| 6 | 3 | 0 | 4 years ago | [yuu_amba](https://github.com/seabeam/yuu_amba)/962 | UVM amba infrastructure |
| 6 | 0 | 0 | 8 months ago | [SPI_Protocol](https://github.com/Kholoud-Ebrahim/SPI_Protocol)/963 | UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol. |
| 6 | 2 | 0 | 6 years ago | [svReadWrite_pcap](https://github.com/theSergeyGusev/svReadWrite_pcap)/964 | simple read/write pcap tasks for SystemVerilog test |
| 6 | 0 | 0 | 3 years ago | [DCLab](https://github.com/victoresque/DCLab)/965 | Digital Circuits Lab (2017 Spring) @ National Taiwan University |
| 6 | 4 | 0 | 5 years ago | [i2c_wb_sv_uvm](https://github.com/rajkumarraval/i2c_wb_sv_uvm)/966 | None |
| 6 | 2 | 1 | 1 year, 8 months ago | [RISCV-32I-Single-Cycle-Processor](https://github.com/Ammar-10xe/RISCV-32I-Single-Cycle-Processor)/967 | Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U). |
| 6 | 16 | 7 | 6 months ago | [hwpe-ctrl](https://github.com/pulp-platform/hwpe-ctrl)/968 | IPs for control-plane integration of Hardware Processing Engines (HWPEs) within a PULP system |
| 6 | 1 | 1 | 6 months ago | [scy](https://github.com/YosysHQ/scy)/969 | Sequence of Covers with Yosys |
| 6 | 3 | 0 | 5 years ago | [axi4_aib_bridge](https://github.com/lmco/axi4_aib_bridge)/970 | AXI4/AIB Bridge RTL |
| 6 | 3 | 1 | 4 months ago | [spif](https://github.com/SpiNNakerManchester/spif)/971 | SpiNNaker peripheral interface |
| 6 | 0 | 0 | 8 months ago | [Tiny-TPU](https://github.com/guanrenyang/Tiny-TPU)/972 | None |
| 6 | 16 | 0 | 3 years ago | [SVGameBoy](https://github.com/kitsuneh/SVGameBoy)/973 | A systemVerilog implementation of Game Boy on DE1-SoC |
| 6 | 2 | 0 | 3 years ago | [ip_amba_ahb_ms_rtl_v](https://github.com/PXVI/ip_amba_ahb_ms_rtl_v)/974 | RTL design for the AMBA AHB protocol. |
| 6 | 0 | 1 | 1 year, 3 months ago | [xsofs](https://github.com/parsa-epfl/xsofs)/975 | XiangShan over FireSim |
| 6 | 0 | 0 | 3 years ago | [sdhci](https://github.com/nbdd0121/sdhci)/976 | Open-source SD host controller interface |
| 6 | 3 | 0 | 4 years ago | [riffa_arria10_stratix5](https://github.com/saleh1204/riffa_arria10_stratix5)/977 | RIFFA Interface for Intel (Altera) Arria 10 GX & Stratix V GS Development Boards |
| 6 | 5 | 0 | 5 years ago | [sv_bfms](https://github.com/mballance/sv_bfms)/978 | SystemVerilog BFMs with bindings for UVM, etc |
| 6 | 5 | 0 | 5 years ago | [Design-verification](https://github.com/AkshayXPatil/Design-verification)/979 | UVM  and Systemverilog based test benches for functional verification of a RAM module |
| 6 | 1 | 0 | 3 years ago | [axi-vip](https://github.com/SymbiFlow/axi-vip)/980 | None |
| 6 | 1 | 0 | 1 year, 2 months ago | [verilog_UDP](https://github.com/ZiyangYE/verilog_UDP)/981 | None |
| 6 | 8 | 0 | 9 years ago | [uvm_agent_gen](https://github.com/blargony/uvm_agent_gen)/982 | UVM Agent Generator |
| 6 | 1 | 0 | 3 years ago | [w8086](https://github.com/openx86/w8086)/983 | 8086-compatible cpu |
| 6 | 0 | 0 | 7 years ago | [SonyCellSPU](https://github.com/ppujari24/SonyCellSPU)/984 | Implementation of a Dual Issue Pipelined Multimedia Processor Architecture (SONY Cell SPU) in SystemVerilog |
| 6 | 14 | 1 | 8 years ago | [core2axi](https://github.com/pulp-platform/core2axi)/985 | Core protocol to AXI bridge |
| 6 | 0 | 0 | 18 days ago | [simply5](https://github.com/kasun-buddhi/simply5)/986 | This is simple 64 bit RISC-V core.  |
| 6 | 1 | 0 | 4 years ago | [sound](https://github.com/hdl-util/sound)/987 | Various sound waves and audio mixing capabilities |
| 6 | 2 | 1 | 2 years ago | [RISCV_Formal_Verification](https://github.com/shrutiprakashgupta/RISCV_Formal_Verification)/988 | Formal Verification of RISC V IM Processor  |
| 6 | 0 | 0 | 7 years ago | [tiny8v1](https://github.com/mgoldio/tiny8v1)/989 | None |
| 6 | 0 | 0 | 4 years ago | [Enc8b10b](https://github.com/Verdvana/Enc8b10b)/990 | Âü∫‰∫éLUTÁöÑ8B/10BÁºñÁ†ÅÂô® |
| 6 | 1 | 0 | 1 year, 3 months ago | [Coyote-CIRCT](https://github.com/fpgasystems/Coyote-CIRCT)/991 | Deploy CIRCT generated circuits with a streaming abstraction (circt-stream) effortlessly through Coyote. |
| 6 | 2 | 0 | 4 years ago | [core-v-isg](https://github.com/neofangnv/core-v-isg)/992 | RISC-V Random Instruction Stream Generator |
| 5 | 3 | 0 | 5 years ago | [giraffe](https://github.com/pepper-project/giraffe)/993 | An implementation of "Full accounting for verifiable outsourcing" (CCS17) |
| 5 | 0 | 0 | 5 years ago | [riscv-cpu](https://github.com/mrLSD/riscv-cpu)/994 | RISC-V five stage pipline CPU |
| 5 | 1 | 1 | 5 years ago | [Purple_Jade](https://github.com/chaseemory/Purple_Jade)/995 | the best processor ever designed |
| 5 | 0 | 0 | 3 years ago | [nekoichiarticle](https://github.com/ecilasun/nekoichiarticle)/996 | Files for each part of the article |
| 5 | 1 | 1 | 5 months ago | [FSSD](https://github.com/UIUC-ChenLab/FSSD)/997 | None |
| 5 | 0 | 0 | 4 years ago | [hdmi_tx](https://github.com/hellgate202/hdmi_tx)/998 | HDMI Transmitter |
| 5 | 0 | 0 | 2 months ago | [riscv32-cosim-model](https://github.com/ssayin/riscv32-cosim-model)/999 | RISC-V processor co-simulation using SystemVerilog HDL and UVM. |
| 5 | 4 | 0 | 6 years ago | [socip](https://github.com/lowRISC/socip)/1000 | Collection of IP cores usable to lowRISC SoC |