// WR: tile0/bank29/512, RD: tile0/bank27/512
2
00
WR 0 29 131000 0
1
512
1
1
testvectors/512_v0.dat
RD 0 27 131000 0
1
512
1
1
testvectors/512_v1.dat
