
projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009728  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000284bc  080098c8  080098c8  000198c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08031d84  08031d84  000501e0  2**0
                  CONTENTS
  4 .ARM          00000000  08031d84  08031d84  000501e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08031d84  08031d84  000501e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08031d84  08031d84  00041d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08031d88  08031d88  00041d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08031d8c  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000501e0  2**0
                  CONTENTS
 10 .bss          00000214  200001e0  200001e0  000501e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003f4  200003f4  000501e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000501e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013c02  00000000  00000000  00050210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d4c  00000000  00000000  00063e12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a8  00000000  00000000  00066b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f60  00000000  00000000  00067c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021f70  00000000  00000000  00068b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015e8e  00000000  00000000  0008aad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdfe9  00000000  00000000  000a0966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016e94f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054e0  00000000  00000000  0016e9a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080098b0 	.word	0x080098b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080098b0 	.word	0x080098b0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <MX_DMA_Init+0x38>)
 8000bc0:	695b      	ldr	r3, [r3, #20]
 8000bc2:	4a0b      	ldr	r2, [pc, #44]	; (8000bf0 <MX_DMA_Init+0x38>)
 8000bc4:	f043 0301 	orr.w	r3, r3, #1
 8000bc8:	6153      	str	r3, [r2, #20]
 8000bca:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <MX_DMA_Init+0x38>)
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	f003 0301 	and.w	r3, r3, #1
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2100      	movs	r1, #0
 8000bda:	200f      	movs	r0, #15
 8000bdc:	f001 f98b 	bl	8001ef6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000be0:	200f      	movs	r0, #15
 8000be2:	f001 f9a4 	bl	8001f2e <HAL_NVIC_EnableIRQ>

}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40021000 	.word	0x40021000

08000bf4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08a      	sub	sp, #40	; 0x28
 8000bf8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfa:	f107 0314 	add.w	r3, r7, #20
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
 8000c02:	605a      	str	r2, [r3, #4]
 8000c04:	609a      	str	r2, [r3, #8]
 8000c06:	60da      	str	r2, [r3, #12]
 8000c08:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c0a:	4b36      	ldr	r3, [pc, #216]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	4a35      	ldr	r2, [pc, #212]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000c14:	6153      	str	r3, [r2, #20]
 8000c16:	4b33      	ldr	r3, [pc, #204]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c18:	695b      	ldr	r3, [r3, #20]
 8000c1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c22:	4b30      	ldr	r3, [pc, #192]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c24:	695b      	ldr	r3, [r3, #20]
 8000c26:	4a2f      	ldr	r2, [pc, #188]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c28:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c2c:	6153      	str	r3, [r2, #20]
 8000c2e:	4b2d      	ldr	r3, [pc, #180]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	4b2a      	ldr	r3, [pc, #168]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c3c:	695b      	ldr	r3, [r3, #20]
 8000c3e:	4a29      	ldr	r2, [pc, #164]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c44:	6153      	str	r3, [r2, #20]
 8000c46:	4b27      	ldr	r3, [pc, #156]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c48:	695b      	ldr	r3, [r3, #20]
 8000c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c4e:	60bb      	str	r3, [r7, #8]
 8000c50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c52:	4b24      	ldr	r3, [pc, #144]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c54:	695b      	ldr	r3, [r3, #20]
 8000c56:	4a23      	ldr	r2, [pc, #140]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c5c:	6153      	str	r3, [r2, #20]
 8000c5e:	4b21      	ldr	r3, [pc, #132]	; (8000ce4 <MX_GPIO_Init+0xf0>)
 8000c60:	695b      	ldr	r3, [r3, #20]
 8000c62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2120      	movs	r1, #32
 8000c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c72:	f001 fc27 	bl	80024c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	f641 0104 	movw	r1, #6148	; 0x1804
 8000c7c:	481a      	ldr	r0, [pc, #104]	; (8000ce8 <MX_GPIO_Init+0xf4>)
 8000c7e:	f001 fc21 	bl	80024c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c88:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000c8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c92:	f107 0314 	add.w	r3, r7, #20
 8000c96:	4619      	mov	r1, r3
 8000c98:	4814      	ldr	r0, [pc, #80]	; (8000cec <MX_GPIO_Init+0xf8>)
 8000c9a:	f001 fa89 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c9e:	2320      	movs	r3, #32
 8000ca0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000caa:	2300      	movs	r3, #0
 8000cac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000cae:	f107 0314 	add.w	r3, r7, #20
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cb8:	f001 fa7a 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin;
 8000cbc:	f641 0304 	movw	r3, #6148	; 0x1804
 8000cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4804      	ldr	r0, [pc, #16]	; (8000ce8 <MX_GPIO_Init+0xf4>)
 8000cd6:	f001 fa6b 	bl	80021b0 <HAL_GPIO_Init>

}
 8000cda:	bf00      	nop
 8000cdc:	3728      	adds	r7, #40	; 0x28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	48000400 	.word	0x48000400
 8000cec:	48000800 	.word	0x48000800

08000cf0 <calc_pulse>:

static volatile uint32_t received_value;
static int received_bits;

static pulse_t calc_pulse(uint32_t time)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	if (time < 250)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2bf9      	cmp	r3, #249	; 0xf9
 8000cfc:	d801      	bhi.n	8000d02 <calc_pulse+0x12>
		return PULSE_ERROR;
 8000cfe:	2305      	movs	r3, #5
 8000d00:	e021      	b.n	8000d46 <calc_pulse+0x56>
	else if (time < 1200)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8000d08:	d201      	bcs.n	8000d0e <calc_pulse+0x1e>
		return PULSE_SHORT;
 8000d0a:	2304      	movs	r3, #4
 8000d0c:	e01b      	b.n	8000d46 <calc_pulse+0x56>
	else if (time < 2000)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000d14:	d201      	bcs.n	8000d1a <calc_pulse+0x2a>
		return PULSE_LONG;
 8000d16:	2303      	movs	r3, #3
 8000d18:	e015      	b.n	8000d46 <calc_pulse+0x56>
	else if (time < 3000)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d801      	bhi.n	8000d28 <calc_pulse+0x38>
		return PULSE_2MS;
 8000d24:	2302      	movs	r3, #2
 8000d26:	e00e      	b.n	8000d46 <calc_pulse+0x56>
	else if (time < 6000)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f241 726f 	movw	r2, #5999	; 0x176f
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d801      	bhi.n	8000d36 <calc_pulse+0x46>
		return PULSE_4MS;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e007      	b.n	8000d46 <calc_pulse+0x56>
	else if (time < 12000)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f642 62df 	movw	r2, #11999	; 0x2edf
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d801      	bhi.n	8000d44 <calc_pulse+0x54>
		return PULSE_9MS;
 8000d40:	2300      	movs	r3, #0
 8000d42:	e000      	b.n	8000d46 <calc_pulse+0x56>
	else
		return PULSE_ERROR;
 8000d44:	2305      	movs	r3, #5
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
	...

08000d54 <ir_tim_interrupt>:

void ir_tim_interrupt(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
	pulse_t pulse;

	if (received_bits >= 32)
 8000d5a:	4b19      	ldr	r3, [pc, #100]	; (8000dc0 <ir_tim_interrupt+0x6c>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	2b1f      	cmp	r3, #31
 8000d60:	dc2a      	bgt.n	8000db8 <ir_tim_interrupt+0x64>
		return;

	pulse = calc_pulse(HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1));
 8000d62:	2100      	movs	r1, #0
 8000d64:	4817      	ldr	r0, [pc, #92]	; (8000dc4 <ir_tim_interrupt+0x70>)
 8000d66:	f004 fc9d 	bl	80056a4 <HAL_TIM_ReadCapturedValue>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff ffbf 	bl	8000cf0 <calc_pulse>
 8000d72:	4603      	mov	r3, r0
 8000d74:	71fb      	strb	r3, [r7, #7]

	switch (pulse) {
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	2b03      	cmp	r3, #3
 8000d7a:	d00c      	beq.n	8000d96 <ir_tim_interrupt+0x42>
 8000d7c:	2b04      	cmp	r3, #4
 8000d7e:	d117      	bne.n	8000db0 <ir_tim_interrupt+0x5c>
	case PULSE_SHORT:
		received_value = received_value >> 1;
 8000d80:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <ir_tim_interrupt+0x74>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	085b      	lsrs	r3, r3, #1
 8000d86:	4a10      	ldr	r2, [pc, #64]	; (8000dc8 <ir_tim_interrupt+0x74>)
 8000d88:	6013      	str	r3, [r2, #0]
		received_bits++;
 8000d8a:	4b0d      	ldr	r3, [pc, #52]	; (8000dc0 <ir_tim_interrupt+0x6c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	4a0b      	ldr	r2, [pc, #44]	; (8000dc0 <ir_tim_interrupt+0x6c>)
 8000d92:	6013      	str	r3, [r2, #0]
		break;
 8000d94:	e011      	b.n	8000dba <ir_tim_interrupt+0x66>
	case PULSE_LONG:
		received_value = (received_value >> 1) | 0x80000000;
 8000d96:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <ir_tim_interrupt+0x74>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	085b      	lsrs	r3, r3, #1
 8000d9c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000da0:	4a09      	ldr	r2, [pc, #36]	; (8000dc8 <ir_tim_interrupt+0x74>)
 8000da2:	6013      	str	r3, [r2, #0]
		received_bits++;
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <ir_tim_interrupt+0x6c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	3301      	adds	r3, #1
 8000daa:	4a05      	ldr	r2, [pc, #20]	; (8000dc0 <ir_tim_interrupt+0x6c>)
 8000dac:	6013      	str	r3, [r2, #0]
		break;
 8000dae:	e004      	b.n	8000dba <ir_tim_interrupt+0x66>
//	case PULSE_2MS:
//		if (received_bits == 0)
//			received_bits = 32;
//		break;
	default:
		received_bits = 0;
 8000db0:	4b03      	ldr	r3, [pc, #12]	; (8000dc0 <ir_tim_interrupt+0x6c>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
		break;
 8000db6:	e000      	b.n	8000dba <ir_tim_interrupt+0x66>
		return;
 8000db8:	bf00      	nop
	}
}
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000200 	.word	0x20000200
 8000dc4:	200002c4 	.word	0x200002c4
 8000dc8:	200001fc 	.word	0x200001fc

08000dcc <ir_init>:

void ir_init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Start(&htim2);
 8000dd0:	4804      	ldr	r0, [pc, #16]	; (8000de4 <ir_init+0x18>)
 8000dd2:	f003 fc0d 	bl	80045f0 <HAL_TIM_Base_Start>
	  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4802      	ldr	r0, [pc, #8]	; (8000de4 <ir_init+0x18>)
 8000dda:	f003 ff3d 	bl	8004c58 <HAL_TIM_IC_Start_IT>
}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	200002c4 	.word	0x200002c4

08000de8 <ir_read>:

int ir_read(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
	if (received_bits != 32)
 8000dee:	4b0a      	ldr	r3, [pc, #40]	; (8000e18 <ir_read+0x30>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2b20      	cmp	r3, #32
 8000df4:	d002      	beq.n	8000dfc <ir_read+0x14>
		return -1;
 8000df6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000dfa:	e007      	b.n	8000e0c <ir_read+0x24>

	uint8_t value = received_value >> 16;
 8000dfc:	4b07      	ldr	r3, [pc, #28]	; (8000e1c <ir_read+0x34>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	0c1b      	lsrs	r3, r3, #16
 8000e02:	71fb      	strb	r3, [r7, #7]
	received_bits = 0;
 8000e04:	4b04      	ldr	r3, [pc, #16]	; (8000e18 <ir_read+0x30>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
	return value;
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	20000200 	.word	0x20000200
 8000e1c:	200001fc 	.word	0x200001fc

08000e20 <lcd_cmd>:
#define ST7735S_GAMCTRN1		0xe1

static uint16_t frame_buffer[LCD_WIDTH * LCD_HEIGHT];

static void lcd_cmd(uint8_t cmd)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e30:	480c      	ldr	r0, [pc, #48]	; (8000e64 <lcd_cmd+0x44>)
 8000e32:	f001 fb47 	bl	80024c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e3c:	4809      	ldr	r0, [pc, #36]	; (8000e64 <lcd_cmd+0x44>)
 8000e3e:	f001 fb41 	bl	80024c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 8000e42:	1df9      	adds	r1, r7, #7
 8000e44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e48:	2201      	movs	r2, #1
 8000e4a:	4807      	ldr	r0, [pc, #28]	; (8000e68 <lcd_cmd+0x48>)
 8000e4c:	f003 f8a5 	bl	8003f9a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000e50:	2201      	movs	r2, #1
 8000e52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e56:	4803      	ldr	r0, [pc, #12]	; (8000e64 <lcd_cmd+0x44>)
 8000e58:	f001 fb34 	bl	80024c4 <HAL_GPIO_WritePin>
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	48000400 	.word	0x48000400
 8000e68:	20000218 	.word	0x20000218

08000e6c <lcd_data>:

static void lcd_data(uint8_t data)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000e76:	2201      	movs	r2, #1
 8000e78:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e7c:	480c      	ldr	r0, [pc, #48]	; (8000eb0 <lcd_data+0x44>)
 8000e7e:	f001 fb21 	bl	80024c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000e82:	2200      	movs	r2, #0
 8000e84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e88:	4809      	ldr	r0, [pc, #36]	; (8000eb0 <lcd_data+0x44>)
 8000e8a:	f001 fb1b 	bl	80024c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 8000e8e:	1df9      	adds	r1, r7, #7
 8000e90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e94:	2201      	movs	r2, #1
 8000e96:	4807      	ldr	r0, [pc, #28]	; (8000eb4 <lcd_data+0x48>)
 8000e98:	f003 f87f 	bl	8003f9a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ea2:	4803      	ldr	r0, [pc, #12]	; (8000eb0 <lcd_data+0x44>)
 8000ea4:	f001 fb0e 	bl	80024c4 <HAL_GPIO_WritePin>
}
 8000ea8:	bf00      	nop
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	48000400 	.word	0x48000400
 8000eb4:	20000218 	.word	0x20000218

08000eb8 <lcd_send>:
//ALBO NA ODWRÓT

#define CMD(x)			((x) | 0x100)

static void lcd_send(uint16_t value)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d005      	beq.n	8000ed8 <lcd_send+0x20>
		lcd_cmd(value);
 8000ecc:	88fb      	ldrh	r3, [r7, #6]
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ffa5 	bl	8000e20 <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 8000ed6:	e004      	b.n	8000ee2 <lcd_send+0x2a>
		lcd_data(value);
 8000ed8:	88fb      	ldrh	r3, [r7, #6]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff ffc5 	bl	8000e6c <lcd_data>
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <lcd_init>:
  CMD(ST7735S_COLMOD), 0x05,
  CMD(ST7735S_MADCTL), 0xa0,
};

void lcd_init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
  int i;

  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2104      	movs	r1, #4
 8000ef6:	4817      	ldr	r0, [pc, #92]	; (8000f54 <lcd_init+0x68>)
 8000ef8:	f001 fae4 	bl	80024c4 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000efc:	2064      	movs	r0, #100	; 0x64
 8000efe:	f000 fefb 	bl	8001cf8 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8000f02:	2201      	movs	r2, #1
 8000f04:	2104      	movs	r1, #4
 8000f06:	4813      	ldr	r0, [pc, #76]	; (8000f54 <lcd_init+0x68>)
 8000f08:	f001 fadc 	bl	80024c4 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000f0c:	2064      	movs	r0, #100	; 0x64
 8000f0e:	f000 fef3 	bl	8001cf8 <HAL_Delay>

  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000f12:	2300      	movs	r3, #0
 8000f14:	607b      	str	r3, [r7, #4]
 8000f16:	e009      	b.n	8000f2c <lcd_init+0x40>
    lcd_send(init_table[i]);
 8000f18:	4a0f      	ldr	r2, [pc, #60]	; (8000f58 <lcd_init+0x6c>)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ffc9 	bl	8000eb8 <lcd_send>
  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	607b      	str	r3, [r7, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2b4b      	cmp	r3, #75	; 0x4b
 8000f30:	d9f2      	bls.n	8000f18 <lcd_init+0x2c>
  }

  HAL_Delay(200);
 8000f32:	20c8      	movs	r0, #200	; 0xc8
 8000f34:	f000 fee0 	bl	8001cf8 <HAL_Delay>

  lcd_cmd(ST7735S_SLPOUT);
 8000f38:	2011      	movs	r0, #17
 8000f3a:	f7ff ff71 	bl	8000e20 <lcd_cmd>
  HAL_Delay(120);
 8000f3e:	2078      	movs	r0, #120	; 0x78
 8000f40:	f000 feda 	bl	8001cf8 <HAL_Delay>

  lcd_cmd(ST7735S_DISPON);
 8000f44:	2029      	movs	r0, #41	; 0x29
 8000f46:	f7ff ff6b 	bl	8000e20 <lcd_cmd>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	48000400 	.word	0x48000400
 8000f58:	080098dc 	.word	0x080098dc

08000f5c <lcd_data16>:

static void lcd_data16(uint16_t value)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8000f66:	88fb      	ldrh	r3, [r7, #6]
 8000f68:	0a1b      	lsrs	r3, r3, #8
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff ff7c 	bl	8000e6c <lcd_data>
	lcd_data(value);
 8000f74:	88fb      	ldrh	r3, [r7, #6]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff ff77 	bl	8000e6c <lcd_data>
}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <lcd_set_window>:
//
//
static void lcd_set_window(int x, int y, int width, int height)
{
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b084      	sub	sp, #16
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	60f8      	str	r0, [r7, #12]
 8000f8e:	60b9      	str	r1, [r7, #8]
 8000f90:	607a      	str	r2, [r7, #4]
 8000f92:	603b      	str	r3, [r7, #0]
  lcd_cmd(ST7735S_CASET);
 8000f94:	202a      	movs	r0, #42	; 0x2a
 8000f96:	f7ff ff43 	bl	8000e20 <lcd_cmd>
  lcd_data16(x);
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff ffdc 	bl	8000f5c <lcd_data16>
  lcd_data16(x + width - 1);
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	4413      	add	r3, r2
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	3b01      	subs	r3, #1
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff ffd1 	bl	8000f5c <lcd_data16>

  lcd_cmd(ST7735S_RASET);
 8000fba:	202b      	movs	r0, #43	; 0x2b
 8000fbc:	f7ff ff30 	bl	8000e20 <lcd_cmd>
  lcd_data16(y);
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff ffc9 	bl	8000f5c <lcd_data16>
  lcd_data16(y + height- 1);
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	4413      	add	r3, r2
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	3b01      	subs	r3, #1
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff ffbe 	bl	8000f5c <lcd_data16>
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <lcd_draw_image_optimized>:
	for (int i = 0; i < width * height * 2; i++)
		lcd_data(data[i]);
}

void lcd_draw_image_optimized(int x, int y, int width, int height, const uint8_t* data)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
 8000ff4:	603b      	str	r3, [r7, #0]
	lcd_set_window(x, y, width, height);
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	68b9      	ldr	r1, [r7, #8]
 8000ffc:	68f8      	ldr	r0, [r7, #12]
 8000ffe:	f7ff ffc2 	bl	8000f86 <lcd_set_window>
	lcd_cmd(ST7735S_RAMWR);
 8001002:	202c      	movs	r0, #44	; 0x2c
 8001004:	f7ff ff0c 	bl	8000e20 <lcd_cmd>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8001008:	2201      	movs	r2, #1
 800100a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800100e:	4811      	ldr	r0, [pc, #68]	; (8001054 <lcd_draw_image_optimized+0x6c>)
 8001010:	f001 fa58 	bl	80024c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001014:	2200      	movs	r2, #0
 8001016:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800101a:	480e      	ldr	r0, [pc, #56]	; (8001054 <lcd_draw_image_optimized+0x6c>)
 800101c:	f001 fa52 	bl	80024c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)data, width * height * 2, HAL_MAX_DELAY);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	b29a      	uxth	r2, r3
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	b29b      	uxth	r3, r3
 8001028:	fb12 f303 	smulbb	r3, r2, r3
 800102c:	b29b      	uxth	r3, r3
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	b29a      	uxth	r2, r3
 8001032:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001036:	69b9      	ldr	r1, [r7, #24]
 8001038:	4807      	ldr	r0, [pc, #28]	; (8001058 <lcd_draw_image_optimized+0x70>)
 800103a:	f002 ffae 	bl	8003f9a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800103e:	2201      	movs	r2, #1
 8001040:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001044:	4803      	ldr	r0, [pc, #12]	; (8001054 <lcd_draw_image_optimized+0x6c>)
 8001046:	f001 fa3d 	bl	80024c4 <HAL_GPIO_WritePin>
}
 800104a:	bf00      	nop
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	48000400 	.word	0x48000400
 8001058:	20000218 	.word	0x20000218

0800105c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2b0a      	cmp	r3, #10
 8001068:	d102      	bne.n	8001070 <__io_putchar+0x14>
    __io_putchar('\r');
 800106a:	200d      	movs	r0, #13
 800106c:	f7ff fff6 	bl	800105c <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001070:	1d39      	adds	r1, r7, #4
 8001072:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001076:	2201      	movs	r2, #1
 8001078:	4803      	ldr	r0, [pc, #12]	; (8001088 <__io_putchar+0x2c>)
 800107a:	f005 fa9f 	bl	80065bc <HAL_UART_Transmit>

  return 1;
 800107e:	2301      	movs	r3, #1
}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	2000035c 	.word	0x2000035c

0800108c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001092:	f000 fdcb 	bl	8001c2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001096:	f000 f8ab 	bl	80011f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800109a:	f7ff fdab 	bl	8000bf4 <MX_GPIO_Init>
  MX_DMA_Init();
 800109e:	f7ff fd8b 	bl	8000bb8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80010a2:	f000 fd27 	bl	8001af4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80010a6:	f000 fb4d 	bl	8001744 <MX_TIM2_Init>
  MX_SPI2_Init();
 80010aa:	f000 f965 	bl	8001378 <MX_SPI2_Init>
  MX_TIM4_Init();
 80010ae:	f000 fbd5 	bl	800185c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 80010b2:	f7ff ff1b 	bl	8000eec <lcd_init>

  ir_init();
 80010b6:	f7ff fe89 	bl	8000dcc <ir_init>

  HAL_TIM_IC_Start(&htim4, TIM_CHANNEL_1);
 80010ba:	2100      	movs	r1, #0
 80010bc:	4846      	ldr	r0, [pc, #280]	; (80011d8 <main+0x14c>)
 80010be:	f003 fccf 	bl	8004a60 <HAL_TIM_IC_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80010c2:	2104      	movs	r1, #4
 80010c4:	4844      	ldr	r0, [pc, #272]	; (80011d8 <main+0x14c>)
 80010c6:	f003 fb5d 	bl	8004784 <HAL_TIM_PWM_Start>
  HAL_Delay(1000);
 80010ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010ce:	f000 fe13 	bl	8001cf8 <HAL_Delay>

  keypad();
 80010d2:	f000 f921 	bl	8001318 <keypad>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t value_echo = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 80010d6:	2100      	movs	r1, #0
 80010d8:	483f      	ldr	r0, [pc, #252]	; (80011d8 <main+0x14c>)
 80010da:	f004 fae3 	bl	80056a4 <HAL_TIM_ReadCapturedValue>
 80010de:	6078      	str	r0, [r7, #4]

	  if (value_echo<3000){
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d805      	bhi.n	80010f6 <main+0x6a>
		  type_new_lcd();
 80010ea:	f000 f8e5 	bl	80012b8 <type_new_lcd>
		  access=false;
 80010ee:	4b3b      	ldr	r3, [pc, #236]	; (80011dc <main+0x150>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	701a      	strb	r2, [r3, #0]
 80010f4:	e004      	b.n	8001100 <main+0x74>
	  }
	  else{
		  keypad();
 80010f6:	f000 f90f 	bl	8001318 <keypad>
		  access=true;
 80010fa:	4b38      	ldr	r3, [pc, #224]	; (80011dc <main+0x150>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	701a      	strb	r2, [r3, #0]
	  }
	  if (!access){
 8001100:	4b36      	ldr	r3, [pc, #216]	; (80011dc <main+0x150>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	f083 0301 	eor.w	r3, r3, #1
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0e3      	beq.n	80010d6 <main+0x4a>
		  int value = ir_read();
 800110e:	f7ff fe6b 	bl	8000de8 <ir_read>
 8001112:	6038      	str	r0, [r7, #0]
		  if (value != -1) {
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800111a:	d019      	beq.n	8001150 <main+0xc4>
			printf("code = %02x\n", value);
 800111c:	6839      	ldr	r1, [r7, #0]
 800111e:	4830      	ldr	r0, [pc, #192]	; (80011e0 <main+0x154>)
 8001120:	f006 fb02 	bl	8007728 <iprintf>
			values[values_it%4]=value;
 8001124:	4b2f      	ldr	r3, [pc, #188]	; (80011e4 <main+0x158>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	425a      	negs	r2, r3
 800112a:	f003 0303 	and.w	r3, r3, #3
 800112e:	f002 0203 	and.w	r2, r2, #3
 8001132:	bf58      	it	pl
 8001134:	4253      	negpl	r3, r2
 8001136:	492c      	ldr	r1, [pc, #176]	; (80011e8 <main+0x15c>)
 8001138:	683a      	ldr	r2, [r7, #0]
 800113a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			printf("%d\n",value);
 800113e:	6839      	ldr	r1, [r7, #0]
 8001140:	482a      	ldr	r0, [pc, #168]	; (80011ec <main+0x160>)
 8001142:	f006 faf1 	bl	8007728 <iprintf>
			values_it++;
 8001146:	4b27      	ldr	r3, [pc, #156]	; (80011e4 <main+0x158>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	3301      	adds	r3, #1
 800114c:	4a25      	ldr	r2, [pc, #148]	; (80011e4 <main+0x158>)
 800114e:	6013      	str	r3, [r2, #0]

		  }

		  if (values_it==4){
 8001150:	4b24      	ldr	r3, [pc, #144]	; (80011e4 <main+0x158>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2b04      	cmp	r3, #4
 8001156:	d1be      	bne.n	80010d6 <main+0x4a>
			  if (values[0]==IR_CODE_1 && values[1]==IR_CODE_2 && values[2]==IR_CODE_3 && values[3]==IR_CODE_4){
 8001158:	4b23      	ldr	r3, [pc, #140]	; (80011e8 <main+0x15c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2b0c      	cmp	r3, #12
 800115e:	d123      	bne.n	80011a8 <main+0x11c>
 8001160:	4b21      	ldr	r3, [pc, #132]	; (80011e8 <main+0x15c>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	2b18      	cmp	r3, #24
 8001166:	d11f      	bne.n	80011a8 <main+0x11c>
 8001168:	4b1f      	ldr	r3, [pc, #124]	; (80011e8 <main+0x15c>)
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	2b5e      	cmp	r3, #94	; 0x5e
 800116e:	d11b      	bne.n	80011a8 <main+0x11c>
 8001170:	4b1d      	ldr	r3, [pc, #116]	; (80011e8 <main+0x15c>)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	2b08      	cmp	r3, #8
 8001176:	d117      	bne.n	80011a8 <main+0x11c>
			  access_granted_lcd();
 8001178:	f000 f8ae 	bl	80012d8 <access_granted_lcd>
				access=true;
 800117c:	4b17      	ldr	r3, [pc, #92]	; (80011dc <main+0x150>)
 800117e:	2201      	movs	r2, #1
 8001180:	701a      	strb	r2, [r3, #0]
				for (int i=0;i<4;i++){
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	e007      	b.n	8001198 <main+0x10c>
					values[i]=0;
 8001188:	4a17      	ldr	r2, [pc, #92]	; (80011e8 <main+0x15c>)
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2100      	movs	r1, #0
 800118e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int i=0;i<4;i++){
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	3301      	adds	r3, #1
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2b03      	cmp	r3, #3
 800119c:	ddf4      	ble.n	8001188 <main+0xfc>
				}
				HAL_Delay(5000);
 800119e:	f241 3088 	movw	r0, #5000	; 0x1388
 80011a2:	f000 fda9 	bl	8001cf8 <HAL_Delay>
			  if (values[0]==IR_CODE_1 && values[1]==IR_CODE_2 && values[2]==IR_CODE_3 && values[3]==IR_CODE_4){
 80011a6:	e013      	b.n	80011d0 <main+0x144>
			}
			else{
				try_again_lcd();
 80011a8:	f000 f8a6 	bl	80012f8 <try_again_lcd>
				for (int i=0;i<4;i++){
 80011ac:	2300      	movs	r3, #0
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	e007      	b.n	80011c2 <main+0x136>
					values[i]=0;
 80011b2:	4a0d      	ldr	r2, [pc, #52]	; (80011e8 <main+0x15c>)
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	2100      	movs	r1, #0
 80011b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int i=0;i<4;i++){
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	3301      	adds	r3, #1
 80011c0:	60bb      	str	r3, [r7, #8]
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	2b03      	cmp	r3, #3
 80011c6:	ddf4      	ble.n	80011b2 <main+0x126>
				}
				HAL_Delay(1000);
 80011c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011cc:	f000 fd94 	bl	8001cf8 <HAL_Delay>
			}
			values_it=0;
 80011d0:	4b04      	ldr	r3, [pc, #16]	; (80011e4 <main+0x158>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
  {
 80011d6:	e77e      	b.n	80010d6 <main+0x4a>
 80011d8:	20000310 	.word	0x20000310
 80011dc:	20000000 	.word	0x20000000
 80011e0:	080098c8 	.word	0x080098c8
 80011e4:	20000214 	.word	0x20000214
 80011e8:	20000204 	.word	0x20000204
 80011ec:	080098d8 	.word	0x080098d8

080011f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b0a6      	sub	sp, #152	; 0x98
 80011f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80011fa:	2228      	movs	r2, #40	; 0x28
 80011fc:	2100      	movs	r1, #0
 80011fe:	4618      	mov	r0, r3
 8001200:	f005 fe20 	bl	8006e44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001204:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
 8001212:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	2258      	movs	r2, #88	; 0x58
 8001218:	2100      	movs	r1, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f005 fe12 	bl	8006e44 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001220:	2302      	movs	r3, #2
 8001222:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001224:	2301      	movs	r3, #1
 8001226:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001228:	2310      	movs	r3, #16
 800122a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122e:	2302      	movs	r3, #2
 8001230:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001234:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001238:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800123c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001240:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001244:	2300      	movs	r3, #0
 8001246:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800124a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800124e:	4618      	mov	r0, r3
 8001250:	f001 f950 	bl	80024f4 <HAL_RCC_OscConfig>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800125a:	f000 f887 	bl	800136c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125e:	230f      	movs	r3, #15
 8001260:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001262:	2302      	movs	r3, #2
 8001264:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001266:	2300      	movs	r3, #0
 8001268:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800126a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800126e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001270:	2300      	movs	r3, #0
 8001272:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001274:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001278:	2102      	movs	r1, #2
 800127a:	4618      	mov	r0, r3
 800127c:	f002 f98e 	bl	800359c <HAL_RCC_ClockConfig>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001286:	f000 f871 	bl	800136c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM2
 800128a:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <SystemClock_Config+0xc4>)
 800128c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8001292:	2300      	movs	r3, #0
 8001294:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001296:	2300      	movs	r3, #0
 8001298:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800129a:	1d3b      	adds	r3, r7, #4
 800129c:	4618      	mov	r0, r3
 800129e:	f002 fbb3 	bl	8003a08 <HAL_RCCEx_PeriphCLKConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80012a8:	f000 f860 	bl	800136c <Error_Handler>
  }
}
 80012ac:	bf00      	nop
 80012ae:	3798      	adds	r7, #152	; 0x98
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	00300002 	.word	0x00300002

080012b8 <type_new_lcd>:

/* USER CODE BEGIN 4 */
void type_new_lcd(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af02      	add	r7, sp, #8
	 lcd_draw_image_optimized(0, 0, 160, 128, type_new);
 80012be:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <type_new_lcd+0x1c>)
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	2380      	movs	r3, #128	; 0x80
 80012c4:	22a0      	movs	r2, #160	; 0xa0
 80012c6:	2100      	movs	r1, #0
 80012c8:	2000      	movs	r0, #0
 80012ca:	f7ff fe8d 	bl	8000fe8 <lcd_draw_image_optimized>

}
 80012ce:	bf00      	nop
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	08009974 	.word	0x08009974

080012d8 <access_granted_lcd>:

void access_granted_lcd(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af02      	add	r7, sp, #8
	 lcd_draw_image_optimized(0, 0, 160, 128, access_granted);
 80012de:	4b05      	ldr	r3, [pc, #20]	; (80012f4 <access_granted_lcd+0x1c>)
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	2380      	movs	r3, #128	; 0x80
 80012e4:	22a0      	movs	r2, #160	; 0xa0
 80012e6:	2100      	movs	r1, #0
 80012e8:	2000      	movs	r0, #0
 80012ea:	f7ff fe7d 	bl	8000fe8 <lcd_draw_image_optimized>

}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	08013974 	.word	0x08013974

080012f8 <try_again_lcd>:

void try_again_lcd(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af02      	add	r7, sp, #8
	 lcd_draw_image_optimized(0, 0, 160, 128, try_again);
 80012fe:	4b05      	ldr	r3, [pc, #20]	; (8001314 <try_again_lcd+0x1c>)
 8001300:	9300      	str	r3, [sp, #0]
 8001302:	2380      	movs	r3, #128	; 0x80
 8001304:	22a0      	movs	r2, #160	; 0xa0
 8001306:	2100      	movs	r1, #0
 8001308:	2000      	movs	r0, #0
 800130a:	f7ff fe6d 	bl	8000fe8 <lcd_draw_image_optimized>

}
 800130e:	bf00      	nop
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	0801d974 	.word	0x0801d974

08001318 <keypad>:

void keypad(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af02      	add	r7, sp, #8
	 lcd_draw_image_optimized(0, 0, 160, 128, key_pad);
 800131e:	4b05      	ldr	r3, [pc, #20]	; (8001334 <keypad+0x1c>)
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	2380      	movs	r3, #128	; 0x80
 8001324:	22a0      	movs	r2, #160	; 0xa0
 8001326:	2100      	movs	r1, #0
 8001328:	2000      	movs	r0, #0
 800132a:	f7ff fe5d 	bl	8000fe8 <lcd_draw_image_optimized>

}
 800132e:	bf00      	nop
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	08027974 	.word	0x08027974

08001338 <HAL_TIM_IC_CaptureCallback>:
	{
		lcd_transfer_done();
	}
}
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  if (htim == &htim2)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4a09      	ldr	r2, [pc, #36]	; (8001368 <HAL_TIM_IC_CaptureCallback+0x30>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d108      	bne.n	800135a <HAL_TIM_IC_CaptureCallback+0x22>
  {
    switch (HAL_TIM_GetActiveChannel(&htim2))
 8001348:	4807      	ldr	r0, [pc, #28]	; (8001368 <HAL_TIM_IC_CaptureCallback+0x30>)
 800134a:	f004 fa17 	bl	800577c <HAL_TIM_GetActiveChannel>
 800134e:	4603      	mov	r3, r0
 8001350:	2b01      	cmp	r3, #1
 8001352:	d104      	bne.n	800135e <HAL_TIM_IC_CaptureCallback+0x26>
    {
      case HAL_TIM_ACTIVE_CHANNEL_1:
        ir_tim_interrupt();
 8001354:	f7ff fcfe 	bl	8000d54 <ir_tim_interrupt>
        break;
 8001358:	e002      	b.n	8001360 <HAL_TIM_IC_CaptureCallback+0x28>
      default:
        break;
    }
  }
 800135a:	bf00      	nop
 800135c:	e000      	b.n	8001360 <HAL_TIM_IC_CaptureCallback+0x28>
        break;
 800135e:	bf00      	nop
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	200002c4 	.word	0x200002c4

0800136c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001370:	b672      	cpsid	i
}
 8001372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001374:	e7fe      	b.n	8001374 <Error_Handler+0x8>
	...

08001378 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800137c:	4b1b      	ldr	r3, [pc, #108]	; (80013ec <MX_SPI2_Init+0x74>)
 800137e:	4a1c      	ldr	r2, [pc, #112]	; (80013f0 <MX_SPI2_Init+0x78>)
 8001380:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001382:	4b1a      	ldr	r3, [pc, #104]	; (80013ec <MX_SPI2_Init+0x74>)
 8001384:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001388:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800138a:	4b18      	ldr	r3, [pc, #96]	; (80013ec <MX_SPI2_Init+0x74>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001390:	4b16      	ldr	r3, [pc, #88]	; (80013ec <MX_SPI2_Init+0x74>)
 8001392:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001396:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001398:	4b14      	ldr	r3, [pc, #80]	; (80013ec <MX_SPI2_Init+0x74>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800139e:	4b13      	ldr	r3, [pc, #76]	; (80013ec <MX_SPI2_Init+0x74>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80013a4:	4b11      	ldr	r3, [pc, #68]	; (80013ec <MX_SPI2_Init+0x74>)
 80013a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013aa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80013ac:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <MX_SPI2_Init+0x74>)
 80013ae:	2210      	movs	r2, #16
 80013b0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013b2:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <MX_SPI2_Init+0x74>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013b8:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <MX_SPI2_Init+0x74>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013be:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <MX_SPI2_Init+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80013c4:	4b09      	ldr	r3, [pc, #36]	; (80013ec <MX_SPI2_Init+0x74>)
 80013c6:	2207      	movs	r2, #7
 80013c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013ca:	4b08      	ldr	r3, [pc, #32]	; (80013ec <MX_SPI2_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80013d0:	4b06      	ldr	r3, [pc, #24]	; (80013ec <MX_SPI2_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <MX_SPI2_Init+0x74>)
 80013d8:	f002 fd34 	bl	8003e44 <HAL_SPI_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80013e2:	f7ff ffc3 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000218 	.word	0x20000218
 80013f0:	40003800 	.word	0x40003800

080013f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08a      	sub	sp, #40	; 0x28
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
 8001406:	609a      	str	r2, [r3, #8]
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a2a      	ldr	r2, [pc, #168]	; (80014bc <HAL_SPI_MspInit+0xc8>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d14e      	bne.n	80014b4 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001416:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <HAL_SPI_MspInit+0xcc>)
 8001418:	69db      	ldr	r3, [r3, #28]
 800141a:	4a29      	ldr	r2, [pc, #164]	; (80014c0 <HAL_SPI_MspInit+0xcc>)
 800141c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001420:	61d3      	str	r3, [r2, #28]
 8001422:	4b27      	ldr	r3, [pc, #156]	; (80014c0 <HAL_SPI_MspInit+0xcc>)
 8001424:	69db      	ldr	r3, [r3, #28]
 8001426:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800142a:	613b      	str	r3, [r7, #16]
 800142c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800142e:	4b24      	ldr	r3, [pc, #144]	; (80014c0 <HAL_SPI_MspInit+0xcc>)
 8001430:	695b      	ldr	r3, [r3, #20]
 8001432:	4a23      	ldr	r2, [pc, #140]	; (80014c0 <HAL_SPI_MspInit+0xcc>)
 8001434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001438:	6153      	str	r3, [r2, #20]
 800143a:	4b21      	ldr	r3, [pc, #132]	; (80014c0 <HAL_SPI_MspInit+0xcc>)
 800143c:	695b      	ldr	r3, [r3, #20]
 800143e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001446:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800144a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144c:	2302      	movs	r3, #2
 800144e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001454:	2303      	movs	r3, #3
 8001456:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001458:	2305      	movs	r3, #5
 800145a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	4619      	mov	r1, r3
 8001462:	4818      	ldr	r0, [pc, #96]	; (80014c4 <HAL_SPI_MspInit+0xd0>)
 8001464:	f000 fea4 	bl	80021b0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001468:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 800146a:	4a18      	ldr	r2, [pc, #96]	; (80014cc <HAL_SPI_MspInit+0xd8>)
 800146c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800146e:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 8001470:	2210      	movs	r2, #16
 8001472:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001474:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800147a:	4b13      	ldr	r3, [pc, #76]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 800147c:	2280      	movs	r2, #128	; 0x80
 800147e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001480:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 8001482:	2200      	movs	r2, #0
 8001484:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001486:	4b10      	ldr	r3, [pc, #64]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 8001488:	2200      	movs	r2, #0
 800148a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800148c:	4b0e      	ldr	r3, [pc, #56]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 800148e:	2200      	movs	r2, #0
 8001490:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001492:	4b0d      	ldr	r3, [pc, #52]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 8001494:	2200      	movs	r2, #0
 8001496:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001498:	480b      	ldr	r0, [pc, #44]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 800149a:	f000 fd62 	bl	8001f62 <HAL_DMA_Init>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 80014a4:	f7ff ff62 	bl	800136c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4a07      	ldr	r2, [pc, #28]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 80014ac:	655a      	str	r2, [r3, #84]	; 0x54
 80014ae:	4a06      	ldr	r2, [pc, #24]	; (80014c8 <HAL_SPI_MspInit+0xd4>)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80014b4:	bf00      	nop
 80014b6:	3728      	adds	r7, #40	; 0x28
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40003800 	.word	0x40003800
 80014c0:	40021000 	.word	0x40021000
 80014c4:	48000400 	.word	0x48000400
 80014c8:	2000027c 	.word	0x2000027c
 80014cc:	40020058 	.word	0x40020058

080014d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d6:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <HAL_MspInit+0x44>)
 80014d8:	699b      	ldr	r3, [r3, #24]
 80014da:	4a0e      	ldr	r2, [pc, #56]	; (8001514 <HAL_MspInit+0x44>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	6193      	str	r3, [r2, #24]
 80014e2:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <HAL_MspInit+0x44>)
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ee:	4b09      	ldr	r3, [pc, #36]	; (8001514 <HAL_MspInit+0x44>)
 80014f0:	69db      	ldr	r3, [r3, #28]
 80014f2:	4a08      	ldr	r2, [pc, #32]	; (8001514 <HAL_MspInit+0x44>)
 80014f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014f8:	61d3      	str	r3, [r2, #28]
 80014fa:	4b06      	ldr	r3, [pc, #24]	; (8001514 <HAL_MspInit+0x44>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001502:	603b      	str	r3, [r7, #0]
 8001504:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001506:	2007      	movs	r0, #7
 8001508:	f000 fcea 	bl	8001ee0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40021000 	.word	0x40021000

08001518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800151c:	e7fe      	b.n	800151c <NMI_Handler+0x4>

0800151e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001522:	e7fe      	b.n	8001522 <HardFault_Handler+0x4>

08001524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001528:	e7fe      	b.n	8001528 <MemManage_Handler+0x4>

0800152a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152e:	e7fe      	b.n	800152e <BusFault_Handler+0x4>

08001530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001534:	e7fe      	b.n	8001534 <UsageFault_Handler+0x4>

08001536 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr

08001552 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001552:	b480      	push	{r7}
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001564:	f000 fba8 	bl	8001cb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001568:	bf00      	nop
 800156a:	bd80      	pop	{r7, pc}

0800156c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001570:	4802      	ldr	r0, [pc, #8]	; (800157c <DMA1_Channel5_IRQHandler+0x10>)
 8001572:	f000 fd3d 	bl	8001ff0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	2000027c 	.word	0x2000027c

08001580 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001584:	4802      	ldr	r0, [pc, #8]	; (8001590 <TIM2_IRQHandler+0x10>)
 8001586:	f003 fcb1 	bl	8004eec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200002c4 	.word	0x200002c4

08001594 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return 1;
 8001598:	2301      	movs	r3, #1
}
 800159a:	4618      	mov	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <_kill>:

int _kill(int pid, int sig)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015ae:	f005 fc1f 	bl	8006df0 <__errno>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2216      	movs	r2, #22
 80015b6:	601a      	str	r2, [r3, #0]
  return -1;
 80015b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <_exit>:

void _exit (int status)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff ffe7 	bl	80015a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015d6:	e7fe      	b.n	80015d6 <_exit+0x12>

080015d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	e00a      	b.n	8001600 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015ea:	f3af 8000 	nop.w
 80015ee:	4601      	mov	r1, r0
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	60ba      	str	r2, [r7, #8]
 80015f6:	b2ca      	uxtb	r2, r1
 80015f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	3301      	adds	r3, #1
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	697a      	ldr	r2, [r7, #20]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	429a      	cmp	r2, r3
 8001606:	dbf0      	blt.n	80015ea <_read+0x12>
  }

  return len;
 8001608:	687b      	ldr	r3, [r7, #4]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b086      	sub	sp, #24
 8001616:	af00      	add	r7, sp, #0
 8001618:	60f8      	str	r0, [r7, #12]
 800161a:	60b9      	str	r1, [r7, #8]
 800161c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
 8001622:	e009      	b.n	8001638 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	1c5a      	adds	r2, r3, #1
 8001628:	60ba      	str	r2, [r7, #8]
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fd15 	bl	800105c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	3301      	adds	r3, #1
 8001636:	617b      	str	r3, [r7, #20]
 8001638:	697a      	ldr	r2, [r7, #20]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	429a      	cmp	r2, r3
 800163e:	dbf1      	blt.n	8001624 <_write+0x12>
  }
  return len;
 8001640:	687b      	ldr	r3, [r7, #4]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <_close>:

int _close(int file)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001652:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001656:	4618      	mov	r0, r3
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001672:	605a      	str	r2, [r3, #4]
  return 0;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <_isatty>:

int _isatty(int file)
{
 8001682:	b480      	push	{r7}
 8001684:	b083      	sub	sp, #12
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800168a:	2301      	movs	r3, #1
}
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3714      	adds	r7, #20
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
	...

080016b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016bc:	4a14      	ldr	r2, [pc, #80]	; (8001710 <_sbrk+0x5c>)
 80016be:	4b15      	ldr	r3, [pc, #84]	; (8001714 <_sbrk+0x60>)
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016c8:	4b13      	ldr	r3, [pc, #76]	; (8001718 <_sbrk+0x64>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d102      	bne.n	80016d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016d0:	4b11      	ldr	r3, [pc, #68]	; (8001718 <_sbrk+0x64>)
 80016d2:	4a12      	ldr	r2, [pc, #72]	; (800171c <_sbrk+0x68>)
 80016d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016d6:	4b10      	ldr	r3, [pc, #64]	; (8001718 <_sbrk+0x64>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d207      	bcs.n	80016f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016e4:	f005 fb84 	bl	8006df0 <__errno>
 80016e8:	4603      	mov	r3, r0
 80016ea:	220c      	movs	r2, #12
 80016ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016f2:	e009      	b.n	8001708 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016f4:	4b08      	ldr	r3, [pc, #32]	; (8001718 <_sbrk+0x64>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016fa:	4b07      	ldr	r3, [pc, #28]	; (8001718 <_sbrk+0x64>)
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4413      	add	r3, r2
 8001702:	4a05      	ldr	r2, [pc, #20]	; (8001718 <_sbrk+0x64>)
 8001704:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001706:	68fb      	ldr	r3, [r7, #12]
}
 8001708:	4618      	mov	r0, r3
 800170a:	3718      	adds	r7, #24
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20010000 	.word	0x20010000
 8001714:	00000400 	.word	0x00000400
 8001718:	200002c0 	.word	0x200002c0
 800171c:	200003f8 	.word	0x200003f8

08001720 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001724:	4b06      	ldr	r3, [pc, #24]	; (8001740 <SystemInit+0x20>)
 8001726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800172a:	4a05      	ldr	r2, [pc, #20]	; (8001740 <SystemInit+0x20>)
 800172c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001730:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b090      	sub	sp, #64	; 0x40
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800174a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001758:	f107 031c 	add.w	r3, r7, #28
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001768:	f107 0310 	add.w	r3, r7, #16
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001774:	463b      	mov	r3, r7
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001780:	4b35      	ldr	r3, [pc, #212]	; (8001858 <MX_TIM2_Init+0x114>)
 8001782:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001786:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001788:	4b33      	ldr	r3, [pc, #204]	; (8001858 <MX_TIM2_Init+0x114>)
 800178a:	2247      	movs	r2, #71	; 0x47
 800178c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178e:	4b32      	ldr	r3, [pc, #200]	; (8001858 <MX_TIM2_Init+0x114>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001794:	4b30      	ldr	r3, [pc, #192]	; (8001858 <MX_TIM2_Init+0x114>)
 8001796:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800179a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179c:	4b2e      	ldr	r3, [pc, #184]	; (8001858 <MX_TIM2_Init+0x114>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a2:	4b2d      	ldr	r3, [pc, #180]	; (8001858 <MX_TIM2_Init+0x114>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017a8:	482b      	ldr	r0, [pc, #172]	; (8001858 <MX_TIM2_Init+0x114>)
 80017aa:	f002 fec9 	bl	8004540 <HAL_TIM_Base_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80017b4:	f7ff fdda 	bl	800136c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017bc:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017c2:	4619      	mov	r1, r3
 80017c4:	4824      	ldr	r0, [pc, #144]	; (8001858 <MX_TIM2_Init+0x114>)
 80017c6:	f003 fe61 	bl	800548c <HAL_TIM_ConfigClockSource>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80017d0:	f7ff fdcc 	bl	800136c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80017d4:	4820      	ldr	r0, [pc, #128]	; (8001858 <MX_TIM2_Init+0x114>)
 80017d6:	f003 f8e1 	bl	800499c <HAL_TIM_IC_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80017e0:	f7ff fdc4 	bl	800136c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80017e4:	2304      	movs	r3, #4
 80017e6:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 80017e8:	2340      	movs	r3, #64	; 0x40
 80017ea:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80017ec:	2300      	movs	r3, #0
 80017ee:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80017f4:	f107 031c 	add.w	r3, r7, #28
 80017f8:	4619      	mov	r1, r3
 80017fa:	4817      	ldr	r0, [pc, #92]	; (8001858 <MX_TIM2_Init+0x114>)
 80017fc:	f003 ff0f 	bl	800561e <HAL_TIM_SlaveConfigSynchro>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8001806:	f7ff fdb1 	bl	800136c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800180e:	2300      	movs	r3, #0
 8001810:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001812:	f107 0310 	add.w	r3, r7, #16
 8001816:	4619      	mov	r1, r3
 8001818:	480f      	ldr	r0, [pc, #60]	; (8001858 <MX_TIM2_Init+0x114>)
 800181a:	f004 fdd7 	bl	80063cc <HAL_TIMEx_MasterConfigSynchronization>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8001824:	f7ff fda2 	bl	800136c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001828:	2302      	movs	r3, #2
 800182a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800182c:	2301      	movs	r3, #1
 800182e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001830:	2300      	movs	r3, #0
 8001832:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001838:	463b      	mov	r3, r7
 800183a:	2200      	movs	r2, #0
 800183c:	4619      	mov	r1, r3
 800183e:	4806      	ldr	r0, [pc, #24]	; (8001858 <MX_TIM2_Init+0x114>)
 8001840:	f003 fc73 	bl	800512a <HAL_TIM_IC_ConfigChannel>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 800184a:	f7ff fd8f 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800184e:	bf00      	nop
 8001850:	3740      	adds	r7, #64	; 0x40
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	200002c4 	.word	0x200002c4

0800185c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b092      	sub	sp, #72	; 0x48
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001862:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001870:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800187c:	f107 031c 	add.w	r3, r7, #28
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800188a:	463b      	mov	r3, r7
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
 8001898:	615a      	str	r2, [r3, #20]
 800189a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800189c:	4b3a      	ldr	r3, [pc, #232]	; (8001988 <MX_TIM4_Init+0x12c>)
 800189e:	4a3b      	ldr	r2, [pc, #236]	; (800198c <MX_TIM4_Init+0x130>)
 80018a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 80018a2:	4b39      	ldr	r3, [pc, #228]	; (8001988 <MX_TIM4_Init+0x12c>)
 80018a4:	2247      	movs	r2, #71	; 0x47
 80018a6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a8:	4b37      	ldr	r3, [pc, #220]	; (8001988 <MX_TIM4_Init+0x12c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 80018ae:	4b36      	ldr	r3, [pc, #216]	; (8001988 <MX_TIM4_Init+0x12c>)
 80018b0:	f242 720f 	movw	r2, #9999	; 0x270f
 80018b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018b6:	4b34      	ldr	r3, [pc, #208]	; (8001988 <MX_TIM4_Init+0x12c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018bc:	4b32      	ldr	r3, [pc, #200]	; (8001988 <MX_TIM4_Init+0x12c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80018c2:	4831      	ldr	r0, [pc, #196]	; (8001988 <MX_TIM4_Init+0x12c>)
 80018c4:	f002 fe3c 	bl	8004540 <HAL_TIM_Base_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80018ce:	f7ff fd4d 	bl	800136c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018d6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80018d8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018dc:	4619      	mov	r1, r3
 80018de:	482a      	ldr	r0, [pc, #168]	; (8001988 <MX_TIM4_Init+0x12c>)
 80018e0:	f003 fdd4 	bl	800548c <HAL_TIM_ConfigClockSource>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80018ea:	f7ff fd3f 	bl	800136c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80018ee:	4826      	ldr	r0, [pc, #152]	; (8001988 <MX_TIM4_Init+0x12c>)
 80018f0:	f003 f854 	bl	800499c <HAL_TIM_IC_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 80018fa:	f7ff fd37 	bl	800136c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80018fe:	4822      	ldr	r0, [pc, #136]	; (8001988 <MX_TIM4_Init+0x12c>)
 8001900:	f002 fede 	bl	80046c0 <HAL_TIM_PWM_Init>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800190a:	f7ff fd2f 	bl	800136c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800190e:	2300      	movs	r3, #0
 8001910:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001912:	2300      	movs	r3, #0
 8001914:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001916:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800191a:	4619      	mov	r1, r3
 800191c:	481a      	ldr	r0, [pc, #104]	; (8001988 <MX_TIM4_Init+0x12c>)
 800191e:	f004 fd55 	bl	80063cc <HAL_TIMEx_MasterConfigSynchronization>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8001928:	f7ff fd20 	bl	800136c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800192c:	2302      	movs	r3, #2
 800192e:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001930:	2301      	movs	r3, #1
 8001932:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001934:	2300      	movs	r3, #0
 8001936:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 0;
 8001938:	2300      	movs	r3, #0
 800193a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800193c:	f107 031c 	add.w	r3, r7, #28
 8001940:	2200      	movs	r2, #0
 8001942:	4619      	mov	r1, r3
 8001944:	4810      	ldr	r0, [pc, #64]	; (8001988 <MX_TIM4_Init+0x12c>)
 8001946:	f003 fbf0 	bl	800512a <HAL_TIM_IC_ConfigChannel>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM4_Init+0xf8>
  {
    Error_Handler();
 8001950:	f7ff fd0c 	bl	800136c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001954:	2360      	movs	r3, #96	; 0x60
 8001956:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8001958:	230a      	movs	r3, #10
 800195a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800195c:	2300      	movs	r3, #0
 800195e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001960:	2300      	movs	r3, #0
 8001962:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001964:	463b      	mov	r3, r7
 8001966:	2204      	movs	r2, #4
 8001968:	4619      	mov	r1, r3
 800196a:	4807      	ldr	r0, [pc, #28]	; (8001988 <MX_TIM4_Init+0x12c>)
 800196c:	f003 fc7a 	bl	8005264 <HAL_TIM_PWM_ConfigChannel>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_TIM4_Init+0x11e>
  {
    Error_Handler();
 8001976:	f7ff fcf9 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800197a:	4803      	ldr	r0, [pc, #12]	; (8001988 <MX_TIM4_Init+0x12c>)
 800197c:	f000 f882 	bl	8001a84 <HAL_TIM_MspPostInit>

}
 8001980:	bf00      	nop
 8001982:	3748      	adds	r7, #72	; 0x48
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000310 	.word	0x20000310
 800198c:	40000800 	.word	0x40000800

08001990 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08c      	sub	sp, #48	; 0x30
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 031c 	add.w	r3, r7, #28
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019b0:	d131      	bne.n	8001a16 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019b2:	4b31      	ldr	r3, [pc, #196]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	4a30      	ldr	r2, [pc, #192]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	61d3      	str	r3, [r2, #28]
 80019be:	4b2e      	ldr	r3, [pc, #184]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	61bb      	str	r3, [r7, #24]
 80019c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ca:	4b2b      	ldr	r3, [pc, #172]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	4a2a      	ldr	r2, [pc, #168]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 80019d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019d4:	6153      	str	r3, [r2, #20]
 80019d6:	4b28      	ldr	r3, [pc, #160]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019e2:	2301      	movs	r3, #1
 80019e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e6:	2302      	movs	r3, #2
 80019e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ee:	2300      	movs	r3, #0
 80019f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019f2:	2301      	movs	r3, #1
 80019f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	f107 031c 	add.w	r3, r7, #28
 80019fa:	4619      	mov	r1, r3
 80019fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a00:	f000 fbd6 	bl	80021b0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a04:	2200      	movs	r2, #0
 8001a06:	2100      	movs	r1, #0
 8001a08:	201c      	movs	r0, #28
 8001a0a:	f000 fa74 	bl	8001ef6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a0e:	201c      	movs	r0, #28
 8001a10:	f000 fa8d 	bl	8001f2e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001a14:	e02c      	b.n	8001a70 <HAL_TIM_Base_MspInit+0xe0>
  else if(tim_baseHandle->Instance==TIM4)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a18      	ldr	r2, [pc, #96]	; (8001a7c <HAL_TIM_Base_MspInit+0xec>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d127      	bne.n	8001a70 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a20:	4b15      	ldr	r3, [pc, #84]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 8001a22:	69db      	ldr	r3, [r3, #28]
 8001a24:	4a14      	ldr	r2, [pc, #80]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	61d3      	str	r3, [r2, #28]
 8001a2c:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 8001a2e:	69db      	ldr	r3, [r3, #28]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a38:	4b0f      	ldr	r3, [pc, #60]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 8001a3a:	695b      	ldr	r3, [r3, #20]
 8001a3c:	4a0e      	ldr	r2, [pc, #56]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 8001a3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a42:	6153      	str	r3, [r2, #20]
 8001a44:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <HAL_TIM_Base_MspInit+0xe8>)
 8001a46:	695b      	ldr	r3, [r3, #20]
 8001a48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a50:	2340      	movs	r3, #64	; 0x40
 8001a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a54:	2302      	movs	r3, #2
 8001a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001a60:	2302      	movs	r3, #2
 8001a62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a64:	f107 031c 	add.w	r3, r7, #28
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4805      	ldr	r0, [pc, #20]	; (8001a80 <HAL_TIM_Base_MspInit+0xf0>)
 8001a6c:	f000 fba0 	bl	80021b0 <HAL_GPIO_Init>
}
 8001a70:	bf00      	nop
 8001a72:	3730      	adds	r7, #48	; 0x30
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	40000800 	.word	0x40000800
 8001a80:	48000400 	.word	0x48000400

08001a84 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b088      	sub	sp, #32
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8c:	f107 030c 	add.w	r3, r7, #12
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	60da      	str	r2, [r3, #12]
 8001a9a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a11      	ldr	r2, [pc, #68]	; (8001ae8 <HAL_TIM_MspPostInit+0x64>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d11b      	bne.n	8001ade <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa6:	4b11      	ldr	r3, [pc, #68]	; (8001aec <HAL_TIM_MspPostInit+0x68>)
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	4a10      	ldr	r2, [pc, #64]	; (8001aec <HAL_TIM_MspPostInit+0x68>)
 8001aac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ab0:	6153      	str	r3, [r2, #20]
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <HAL_TIM_MspPostInit+0x68>)
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001aba:	60bb      	str	r3, [r7, #8]
 8001abc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001abe:	2380      	movs	r3, #128	; 0x80
 8001ac0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad2:	f107 030c 	add.w	r3, r7, #12
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4805      	ldr	r0, [pc, #20]	; (8001af0 <HAL_TIM_MspPostInit+0x6c>)
 8001ada:	f000 fb69 	bl	80021b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001ade:	bf00      	nop
 8001ae0:	3720      	adds	r7, #32
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40000800 	.word	0x40000800
 8001aec:	40021000 	.word	0x40021000
 8001af0:	48000400 	.word	0x48000400

08001af4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001af8:	4b14      	ldr	r3, [pc, #80]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001afa:	4a15      	ldr	r2, [pc, #84]	; (8001b50 <MX_USART2_UART_Init+0x5c>)
 8001afc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001afe:	4b13      	ldr	r3, [pc, #76]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001b00:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001b04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b06:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b0c:	4b0f      	ldr	r3, [pc, #60]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b12:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b18:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001b1a:	220c      	movs	r2, #12
 8001b1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b24:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b2a:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b30:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b36:	4805      	ldr	r0, [pc, #20]	; (8001b4c <MX_USART2_UART_Init+0x58>)
 8001b38:	f004 fcf2 	bl	8006520 <HAL_UART_Init>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b42:	f7ff fc13 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	2000035c 	.word	0x2000035c
 8001b50:	40004400 	.word	0x40004400

08001b54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08a      	sub	sp, #40	; 0x28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a17      	ldr	r2, [pc, #92]	; (8001bd0 <HAL_UART_MspInit+0x7c>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d128      	bne.n	8001bc8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b76:	4b17      	ldr	r3, [pc, #92]	; (8001bd4 <HAL_UART_MspInit+0x80>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	4a16      	ldr	r2, [pc, #88]	; (8001bd4 <HAL_UART_MspInit+0x80>)
 8001b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b80:	61d3      	str	r3, [r2, #28]
 8001b82:	4b14      	ldr	r3, [pc, #80]	; (8001bd4 <HAL_UART_MspInit+0x80>)
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8a:	613b      	str	r3, [r7, #16]
 8001b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8e:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <HAL_UART_MspInit+0x80>)
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	4a10      	ldr	r2, [pc, #64]	; (8001bd4 <HAL_UART_MspInit+0x80>)
 8001b94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b98:	6153      	str	r3, [r2, #20]
 8001b9a:	4b0e      	ldr	r3, [pc, #56]	; (8001bd4 <HAL_UART_MspInit+0x80>)
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ba6:	230c      	movs	r3, #12
 8001ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001baa:	2302      	movs	r3, #2
 8001bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bb6:	2307      	movs	r3, #7
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bba:	f107 0314 	add.w	r3, r7, #20
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bc4:	f000 faf4 	bl	80021b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001bc8:	bf00      	nop
 8001bca:	3728      	adds	r7, #40	; 0x28
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40004400 	.word	0x40004400
 8001bd4:	40021000 	.word	0x40021000

08001bd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001bd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c10 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bdc:	480d      	ldr	r0, [pc, #52]	; (8001c14 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bde:	490e      	ldr	r1, [pc, #56]	; (8001c18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001be0:	4a0e      	ldr	r2, [pc, #56]	; (8001c1c <LoopForever+0xe>)
  movs r3, #0
 8001be2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be4:	e002      	b.n	8001bec <LoopCopyDataInit>

08001be6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001be6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bea:	3304      	adds	r3, #4

08001bec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf0:	d3f9      	bcc.n	8001be6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bf2:	4a0b      	ldr	r2, [pc, #44]	; (8001c20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bf4:	4c0b      	ldr	r4, [pc, #44]	; (8001c24 <LoopForever+0x16>)
  movs r3, #0
 8001bf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bf8:	e001      	b.n	8001bfe <LoopFillZerobss>

08001bfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bfc:	3204      	adds	r2, #4

08001bfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c00:	d3fb      	bcc.n	8001bfa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c02:	f7ff fd8d 	bl	8001720 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c06:	f005 f8f9 	bl	8006dfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c0a:	f7ff fa3f 	bl	800108c <main>

08001c0e <LoopForever>:

LoopForever:
    b LoopForever
 8001c0e:	e7fe      	b.n	8001c0e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c10:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c18:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001c1c:	08031d8c 	.word	0x08031d8c
  ldr r2, =_sbss
 8001c20:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001c24:	200003f4 	.word	0x200003f4

08001c28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c28:	e7fe      	b.n	8001c28 <ADC1_2_IRQHandler>
	...

08001c2c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c30:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <HAL_Init+0x28>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a07      	ldr	r2, [pc, #28]	; (8001c54 <HAL_Init+0x28>)
 8001c36:	f043 0310 	orr.w	r3, r3, #16
 8001c3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c3c:	2003      	movs	r0, #3
 8001c3e:	f000 f94f 	bl	8001ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c42:	2000      	movs	r0, #0
 8001c44:	f000 f808 	bl	8001c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c48:	f7ff fc42 	bl	80014d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40022000 	.word	0x40022000

08001c58 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c60:	4b12      	ldr	r3, [pc, #72]	; (8001cac <HAL_InitTick+0x54>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4b12      	ldr	r3, [pc, #72]	; (8001cb0 <HAL_InitTick+0x58>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 f967 	bl	8001f4a <HAL_SYSTICK_Config>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e00e      	b.n	8001ca4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2b0f      	cmp	r3, #15
 8001c8a:	d80a      	bhi.n	8001ca2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c94:	f000 f92f 	bl	8001ef6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c98:	4a06      	ldr	r2, [pc, #24]	; (8001cb4 <HAL_InitTick+0x5c>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	e000      	b.n	8001ca4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000004 	.word	0x20000004
 8001cb0:	2000000c 	.word	0x2000000c
 8001cb4:	20000008 	.word	0x20000008

08001cb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cbc:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <HAL_IncTick+0x20>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <HAL_IncTick+0x24>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	4a04      	ldr	r2, [pc, #16]	; (8001cdc <HAL_IncTick+0x24>)
 8001cca:	6013      	str	r3, [r2, #0]
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	2000000c 	.word	0x2000000c
 8001cdc:	200003e0 	.word	0x200003e0

08001ce0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return uwTick;  
 8001ce4:	4b03      	ldr	r3, [pc, #12]	; (8001cf4 <HAL_GetTick+0x14>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	200003e0 	.word	0x200003e0

08001cf8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d00:	f7ff ffee 	bl	8001ce0 <HAL_GetTick>
 8001d04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d10:	d005      	beq.n	8001d1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d12:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <HAL_Delay+0x44>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	461a      	mov	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001d1e:	bf00      	nop
 8001d20:	f7ff ffde 	bl	8001ce0 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d8f7      	bhi.n	8001d20 <HAL_Delay+0x28>
  {
  }
}
 8001d30:	bf00      	nop
 8001d32:	bf00      	nop
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	2000000c 	.word	0x2000000c

08001d40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d50:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <__NVIC_SetPriorityGrouping+0x44>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d56:	68ba      	ldr	r2, [r7, #8]
 8001d58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d72:	4a04      	ldr	r2, [pc, #16]	; (8001d84 <__NVIC_SetPriorityGrouping+0x44>)
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	60d3      	str	r3, [r2, #12]
}
 8001d78:	bf00      	nop
 8001d7a:	3714      	adds	r7, #20
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d8c:	4b04      	ldr	r3, [pc, #16]	; (8001da0 <__NVIC_GetPriorityGrouping+0x18>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	0a1b      	lsrs	r3, r3, #8
 8001d92:	f003 0307 	and.w	r3, r3, #7
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	e000ed00 	.word	0xe000ed00

08001da4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	db0b      	blt.n	8001dce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	f003 021f 	and.w	r2, r3, #31
 8001dbc:	4907      	ldr	r1, [pc, #28]	; (8001ddc <__NVIC_EnableIRQ+0x38>)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	095b      	lsrs	r3, r3, #5
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	e000e100 	.word	0xe000e100

08001de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	6039      	str	r1, [r7, #0]
 8001dea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	db0a      	blt.n	8001e0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	b2da      	uxtb	r2, r3
 8001df8:	490c      	ldr	r1, [pc, #48]	; (8001e2c <__NVIC_SetPriority+0x4c>)
 8001dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfe:	0112      	lsls	r2, r2, #4
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	440b      	add	r3, r1
 8001e04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e08:	e00a      	b.n	8001e20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	4908      	ldr	r1, [pc, #32]	; (8001e30 <__NVIC_SetPriority+0x50>)
 8001e10:	79fb      	ldrb	r3, [r7, #7]
 8001e12:	f003 030f 	and.w	r3, r3, #15
 8001e16:	3b04      	subs	r3, #4
 8001e18:	0112      	lsls	r2, r2, #4
 8001e1a:	b2d2      	uxtb	r2, r2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	761a      	strb	r2, [r3, #24]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	e000e100 	.word	0xe000e100
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b089      	sub	sp, #36	; 0x24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	f1c3 0307 	rsb	r3, r3, #7
 8001e4e:	2b04      	cmp	r3, #4
 8001e50:	bf28      	it	cs
 8001e52:	2304      	movcs	r3, #4
 8001e54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	3304      	adds	r3, #4
 8001e5a:	2b06      	cmp	r3, #6
 8001e5c:	d902      	bls.n	8001e64 <NVIC_EncodePriority+0x30>
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	3b03      	subs	r3, #3
 8001e62:	e000      	b.n	8001e66 <NVIC_EncodePriority+0x32>
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e72:	43da      	mvns	r2, r3
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	401a      	ands	r2, r3
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	fa01 f303 	lsl.w	r3, r1, r3
 8001e86:	43d9      	mvns	r1, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e8c:	4313      	orrs	r3, r2
         );
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3724      	adds	r7, #36	; 0x24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
	...

08001e9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001eac:	d301      	bcc.n	8001eb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e00f      	b.n	8001ed2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <SysTick_Config+0x40>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eba:	210f      	movs	r1, #15
 8001ebc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ec0:	f7ff ff8e 	bl	8001de0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <SysTick_Config+0x40>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eca:	4b04      	ldr	r3, [pc, #16]	; (8001edc <SysTick_Config+0x40>)
 8001ecc:	2207      	movs	r2, #7
 8001ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	e000e010 	.word	0xe000e010

08001ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ff29 	bl	8001d40 <__NVIC_SetPriorityGrouping>
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b086      	sub	sp, #24
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	4603      	mov	r3, r0
 8001efe:	60b9      	str	r1, [r7, #8]
 8001f00:	607a      	str	r2, [r7, #4]
 8001f02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f08:	f7ff ff3e 	bl	8001d88 <__NVIC_GetPriorityGrouping>
 8001f0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	68b9      	ldr	r1, [r7, #8]
 8001f12:	6978      	ldr	r0, [r7, #20]
 8001f14:	f7ff ff8e 	bl	8001e34 <NVIC_EncodePriority>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f1e:	4611      	mov	r1, r2
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff5d 	bl	8001de0 <__NVIC_SetPriority>
}
 8001f26:	bf00      	nop
 8001f28:	3718      	adds	r7, #24
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	4603      	mov	r3, r0
 8001f36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff ff31 	bl	8001da4 <__NVIC_EnableIRQ>
}
 8001f42:	bf00      	nop
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b082      	sub	sp, #8
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7ff ffa2 	bl	8001e9c <SysTick_Config>
 8001f58:	4603      	mov	r3, r0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b084      	sub	sp, #16
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e037      	b.n	8001fe8 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f8e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001f92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 f8b4 	bl	8002138 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001fe6:	2300      	movs	r3, #0
}  
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3710      	adds	r7, #16
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200c:	2204      	movs	r2, #4
 800200e:	409a      	lsls	r2, r3
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	4013      	ands	r3, r2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d024      	beq.n	8002062 <HAL_DMA_IRQHandler+0x72>
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	f003 0304 	and.w	r3, r3, #4
 800201e:	2b00      	cmp	r3, #0
 8002020:	d01f      	beq.n	8002062 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0320 	and.w	r3, r3, #32
 800202c:	2b00      	cmp	r3, #0
 800202e:	d107      	bne.n	8002040 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f022 0204 	bic.w	r2, r2, #4
 800203e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002048:	2104      	movs	r1, #4
 800204a:	fa01 f202 	lsl.w	r2, r1, r2
 800204e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002054:	2b00      	cmp	r3, #0
 8002056:	d06a      	beq.n	800212e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002060:	e065      	b.n	800212e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	2202      	movs	r2, #2
 8002068:	409a      	lsls	r2, r3
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	4013      	ands	r3, r2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d02c      	beq.n	80020cc <HAL_DMA_IRQHandler+0xdc>
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d027      	beq.n	80020cc <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0320 	and.w	r3, r3, #32
 8002086:	2b00      	cmp	r3, #0
 8002088:	d10b      	bne.n	80020a2 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f022 020a 	bic.w	r2, r2, #10
 8002098:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2201      	movs	r2, #1
 800209e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020aa:	2102      	movs	r1, #2
 80020ac:	fa01 f202 	lsl.w	r2, r1, r2
 80020b0:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d035      	beq.n	800212e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80020ca:	e030      	b.n	800212e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d0:	2208      	movs	r2, #8
 80020d2:	409a      	lsls	r2, r3
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d028      	beq.n	800212e <HAL_DMA_IRQHandler+0x13e>
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	f003 0308 	and.w	r3, r3, #8
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d023      	beq.n	800212e <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f022 020e 	bic.w	r2, r2, #14
 80020f4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020fe:	2101      	movs	r1, #1
 8002100:	fa01 f202 	lsl.w	r2, r1, r2
 8002104:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2201      	movs	r2, #1
 800210a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002120:	2b00      	cmp	r3, #0
 8002122:	d004      	beq.n	800212e <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	4798      	blx	r3
    }
  }
}  
 800212c:	e7ff      	b.n	800212e <HAL_DMA_IRQHandler+0x13e>
 800212e:	bf00      	nop
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
	...

08002138 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	461a      	mov	r2, r3
 8002146:	4b14      	ldr	r3, [pc, #80]	; (8002198 <DMA_CalcBaseAndBitshift+0x60>)
 8002148:	429a      	cmp	r2, r3
 800214a:	d80f      	bhi.n	800216c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	461a      	mov	r2, r3
 8002152:	4b12      	ldr	r3, [pc, #72]	; (800219c <DMA_CalcBaseAndBitshift+0x64>)
 8002154:	4413      	add	r3, r2
 8002156:	4a12      	ldr	r2, [pc, #72]	; (80021a0 <DMA_CalcBaseAndBitshift+0x68>)
 8002158:	fba2 2303 	umull	r2, r3, r2, r3
 800215c:	091b      	lsrs	r3, r3, #4
 800215e:	009a      	lsls	r2, r3, #2
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a0f      	ldr	r2, [pc, #60]	; (80021a4 <DMA_CalcBaseAndBitshift+0x6c>)
 8002168:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800216a:	e00e      	b.n	800218a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	461a      	mov	r2, r3
 8002172:	4b0d      	ldr	r3, [pc, #52]	; (80021a8 <DMA_CalcBaseAndBitshift+0x70>)
 8002174:	4413      	add	r3, r2
 8002176:	4a0a      	ldr	r2, [pc, #40]	; (80021a0 <DMA_CalcBaseAndBitshift+0x68>)
 8002178:	fba2 2303 	umull	r2, r3, r2, r3
 800217c:	091b      	lsrs	r3, r3, #4
 800217e:	009a      	lsls	r2, r3, #2
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a09      	ldr	r2, [pc, #36]	; (80021ac <DMA_CalcBaseAndBitshift+0x74>)
 8002188:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800218a:	bf00      	nop
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	40020407 	.word	0x40020407
 800219c:	bffdfff8 	.word	0xbffdfff8
 80021a0:	cccccccd 	.word	0xcccccccd
 80021a4:	40020000 	.word	0x40020000
 80021a8:	bffdfbf8 	.word	0xbffdfbf8
 80021ac:	40020400 	.word	0x40020400

080021b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b087      	sub	sp, #28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021be:	e160      	b.n	8002482 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2101      	movs	r1, #1
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	fa01 f303 	lsl.w	r3, r1, r3
 80021cc:	4013      	ands	r3, r2
 80021ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 8152 	beq.w	800247c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 0303 	and.w	r3, r3, #3
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d005      	beq.n	80021f0 <HAL_GPIO_Init+0x40>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 0303 	and.w	r3, r3, #3
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d130      	bne.n	8002252 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	2203      	movs	r2, #3
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	4013      	ands	r3, r2
 8002206:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	68da      	ldr	r2, [r3, #12]
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	4313      	orrs	r3, r2
 8002218:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002226:	2201      	movs	r2, #1
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	43db      	mvns	r3, r3
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4013      	ands	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	091b      	lsrs	r3, r3, #4
 800223c:	f003 0201 	and.w	r2, r3, #1
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4313      	orrs	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f003 0303 	and.w	r3, r3, #3
 800225a:	2b03      	cmp	r3, #3
 800225c:	d017      	beq.n	800228e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	2203      	movs	r2, #3
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	43db      	mvns	r3, r3
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	4013      	ands	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	fa02 f303 	lsl.w	r3, r2, r3
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4313      	orrs	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f003 0303 	and.w	r3, r3, #3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d123      	bne.n	80022e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	08da      	lsrs	r2, r3, #3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3208      	adds	r2, #8
 80022a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	220f      	movs	r2, #15
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	691a      	ldr	r2, [r3, #16]
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	08da      	lsrs	r2, r3, #3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3208      	adds	r2, #8
 80022dc:	6939      	ldr	r1, [r7, #16]
 80022de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	2203      	movs	r2, #3
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	43db      	mvns	r3, r3
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	4013      	ands	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f003 0203 	and.w	r2, r3, #3
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	4313      	orrs	r3, r2
 800230e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800231e:	2b00      	cmp	r3, #0
 8002320:	f000 80ac 	beq.w	800247c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002324:	4b5e      	ldr	r3, [pc, #376]	; (80024a0 <HAL_GPIO_Init+0x2f0>)
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	4a5d      	ldr	r2, [pc, #372]	; (80024a0 <HAL_GPIO_Init+0x2f0>)
 800232a:	f043 0301 	orr.w	r3, r3, #1
 800232e:	6193      	str	r3, [r2, #24]
 8002330:	4b5b      	ldr	r3, [pc, #364]	; (80024a0 <HAL_GPIO_Init+0x2f0>)
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	60bb      	str	r3, [r7, #8]
 800233a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800233c:	4a59      	ldr	r2, [pc, #356]	; (80024a4 <HAL_GPIO_Init+0x2f4>)
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	089b      	lsrs	r3, r3, #2
 8002342:	3302      	adds	r3, #2
 8002344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002348:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	f003 0303 	and.w	r3, r3, #3
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	220f      	movs	r2, #15
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	43db      	mvns	r3, r3
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4013      	ands	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002366:	d025      	beq.n	80023b4 <HAL_GPIO_Init+0x204>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a4f      	ldr	r2, [pc, #316]	; (80024a8 <HAL_GPIO_Init+0x2f8>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d01f      	beq.n	80023b0 <HAL_GPIO_Init+0x200>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a4e      	ldr	r2, [pc, #312]	; (80024ac <HAL_GPIO_Init+0x2fc>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d019      	beq.n	80023ac <HAL_GPIO_Init+0x1fc>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a4d      	ldr	r2, [pc, #308]	; (80024b0 <HAL_GPIO_Init+0x300>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d013      	beq.n	80023a8 <HAL_GPIO_Init+0x1f8>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a4c      	ldr	r2, [pc, #304]	; (80024b4 <HAL_GPIO_Init+0x304>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d00d      	beq.n	80023a4 <HAL_GPIO_Init+0x1f4>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a4b      	ldr	r2, [pc, #300]	; (80024b8 <HAL_GPIO_Init+0x308>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d007      	beq.n	80023a0 <HAL_GPIO_Init+0x1f0>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a4a      	ldr	r2, [pc, #296]	; (80024bc <HAL_GPIO_Init+0x30c>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d101      	bne.n	800239c <HAL_GPIO_Init+0x1ec>
 8002398:	2306      	movs	r3, #6
 800239a:	e00c      	b.n	80023b6 <HAL_GPIO_Init+0x206>
 800239c:	2307      	movs	r3, #7
 800239e:	e00a      	b.n	80023b6 <HAL_GPIO_Init+0x206>
 80023a0:	2305      	movs	r3, #5
 80023a2:	e008      	b.n	80023b6 <HAL_GPIO_Init+0x206>
 80023a4:	2304      	movs	r3, #4
 80023a6:	e006      	b.n	80023b6 <HAL_GPIO_Init+0x206>
 80023a8:	2303      	movs	r3, #3
 80023aa:	e004      	b.n	80023b6 <HAL_GPIO_Init+0x206>
 80023ac:	2302      	movs	r3, #2
 80023ae:	e002      	b.n	80023b6 <HAL_GPIO_Init+0x206>
 80023b0:	2301      	movs	r3, #1
 80023b2:	e000      	b.n	80023b6 <HAL_GPIO_Init+0x206>
 80023b4:	2300      	movs	r3, #0
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	f002 0203 	and.w	r2, r2, #3
 80023bc:	0092      	lsls	r2, r2, #2
 80023be:	4093      	lsls	r3, r2
 80023c0:	693a      	ldr	r2, [r7, #16]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023c6:	4937      	ldr	r1, [pc, #220]	; (80024a4 <HAL_GPIO_Init+0x2f4>)
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	089b      	lsrs	r3, r3, #2
 80023cc:	3302      	adds	r3, #2
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023d4:	4b3a      	ldr	r3, [pc, #232]	; (80024c0 <HAL_GPIO_Init+0x310>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	43db      	mvns	r3, r3
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	4013      	ands	r3, r2
 80023e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d003      	beq.n	80023f8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023f8:	4a31      	ldr	r2, [pc, #196]	; (80024c0 <HAL_GPIO_Init+0x310>)
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80023fe:	4b30      	ldr	r3, [pc, #192]	; (80024c0 <HAL_GPIO_Init+0x310>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	43db      	mvns	r3, r3
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4013      	ands	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d003      	beq.n	8002422 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	4313      	orrs	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002422:	4a27      	ldr	r2, [pc, #156]	; (80024c0 <HAL_GPIO_Init+0x310>)
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002428:	4b25      	ldr	r3, [pc, #148]	; (80024c0 <HAL_GPIO_Init+0x310>)
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	43db      	mvns	r3, r3
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	4013      	ands	r3, r2
 8002436:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d003      	beq.n	800244c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	4313      	orrs	r3, r2
 800244a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800244c:	4a1c      	ldr	r2, [pc, #112]	; (80024c0 <HAL_GPIO_Init+0x310>)
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002452:	4b1b      	ldr	r3, [pc, #108]	; (80024c0 <HAL_GPIO_Init+0x310>)
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	43db      	mvns	r3, r3
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	4013      	ands	r3, r2
 8002460:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d003      	beq.n	8002476 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	4313      	orrs	r3, r2
 8002474:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002476:	4a12      	ldr	r2, [pc, #72]	; (80024c0 <HAL_GPIO_Init+0x310>)
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	3301      	adds	r3, #1
 8002480:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	fa22 f303 	lsr.w	r3, r2, r3
 800248c:	2b00      	cmp	r3, #0
 800248e:	f47f ae97 	bne.w	80021c0 <HAL_GPIO_Init+0x10>
  }
}
 8002492:	bf00      	nop
 8002494:	bf00      	nop
 8002496:	371c      	adds	r7, #28
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	40021000 	.word	0x40021000
 80024a4:	40010000 	.word	0x40010000
 80024a8:	48000400 	.word	0x48000400
 80024ac:	48000800 	.word	0x48000800
 80024b0:	48000c00 	.word	0x48000c00
 80024b4:	48001000 	.word	0x48001000
 80024b8:	48001400 	.word	0x48001400
 80024bc:	48001800 	.word	0x48001800
 80024c0:	40010400 	.word	0x40010400

080024c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	460b      	mov	r3, r1
 80024ce:	807b      	strh	r3, [r7, #2]
 80024d0:	4613      	mov	r3, r2
 80024d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024d4:	787b      	ldrb	r3, [r7, #1]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d003      	beq.n	80024e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024da:	887a      	ldrh	r2, [r7, #2]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024e0:	e002      	b.n	80024e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024e2:	887a      	ldrh	r2, [r7, #2]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002500:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002504:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002506:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800250a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d102      	bne.n	800251a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	f001 b83a 	b.w	800358e <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800251a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800251e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b00      	cmp	r3, #0
 800252c:	f000 816f 	beq.w	800280e <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002530:	4bb5      	ldr	r3, [pc, #724]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f003 030c 	and.w	r3, r3, #12
 8002538:	2b04      	cmp	r3, #4
 800253a:	d00c      	beq.n	8002556 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800253c:	4bb2      	ldr	r3, [pc, #712]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 030c 	and.w	r3, r3, #12
 8002544:	2b08      	cmp	r3, #8
 8002546:	d15c      	bne.n	8002602 <HAL_RCC_OscConfig+0x10e>
 8002548:	4baf      	ldr	r3, [pc, #700]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002554:	d155      	bne.n	8002602 <HAL_RCC_OscConfig+0x10e>
 8002556:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800255a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002562:	fa93 f3a3 	rbit	r3, r3
 8002566:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800256a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800256e:	fab3 f383 	clz	r3, r3
 8002572:	b2db      	uxtb	r3, r3
 8002574:	095b      	lsrs	r3, r3, #5
 8002576:	b2db      	uxtb	r3, r3
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b01      	cmp	r3, #1
 8002580:	d102      	bne.n	8002588 <HAL_RCC_OscConfig+0x94>
 8002582:	4ba1      	ldr	r3, [pc, #644]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	e015      	b.n	80025b4 <HAL_RCC_OscConfig+0xc0>
 8002588:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800258c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002590:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002594:	fa93 f3a3 	rbit	r3, r3
 8002598:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800259c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025a0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80025a4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80025a8:	fa93 f3a3 	rbit	r3, r3
 80025ac:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80025b0:	4b95      	ldr	r3, [pc, #596]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 80025b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025b8:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80025bc:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80025c0:	fa92 f2a2 	rbit	r2, r2
 80025c4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80025c8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80025cc:	fab2 f282 	clz	r2, r2
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	f042 0220 	orr.w	r2, r2, #32
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	f002 021f 	and.w	r2, r2, #31
 80025dc:	2101      	movs	r1, #1
 80025de:	fa01 f202 	lsl.w	r2, r1, r2
 80025e2:	4013      	ands	r3, r2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	f000 8111 	beq.w	800280c <HAL_RCC_OscConfig+0x318>
 80025ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025ee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	f040 8108 	bne.w	800280c <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	f000 bfc6 	b.w	800358e <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002602:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002606:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002612:	d106      	bne.n	8002622 <HAL_RCC_OscConfig+0x12e>
 8002614:	4b7c      	ldr	r3, [pc, #496]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a7b      	ldr	r2, [pc, #492]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 800261a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800261e:	6013      	str	r3, [r2, #0]
 8002620:	e036      	b.n	8002690 <HAL_RCC_OscConfig+0x19c>
 8002622:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002626:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d10c      	bne.n	800264c <HAL_RCC_OscConfig+0x158>
 8002632:	4b75      	ldr	r3, [pc, #468]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a74      	ldr	r2, [pc, #464]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002638:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800263c:	6013      	str	r3, [r2, #0]
 800263e:	4b72      	ldr	r3, [pc, #456]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a71      	ldr	r2, [pc, #452]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002644:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	e021      	b.n	8002690 <HAL_RCC_OscConfig+0x19c>
 800264c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002650:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800265c:	d10c      	bne.n	8002678 <HAL_RCC_OscConfig+0x184>
 800265e:	4b6a      	ldr	r3, [pc, #424]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a69      	ldr	r2, [pc, #420]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002664:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002668:	6013      	str	r3, [r2, #0]
 800266a:	4b67      	ldr	r3, [pc, #412]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a66      	ldr	r2, [pc, #408]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002674:	6013      	str	r3, [r2, #0]
 8002676:	e00b      	b.n	8002690 <HAL_RCC_OscConfig+0x19c>
 8002678:	4b63      	ldr	r3, [pc, #396]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a62      	ldr	r2, [pc, #392]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 800267e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002682:	6013      	str	r3, [r2, #0]
 8002684:	4b60      	ldr	r3, [pc, #384]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a5f      	ldr	r2, [pc, #380]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 800268a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800268e:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002690:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002694:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d059      	beq.n	8002754 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a0:	f7ff fb1e 	bl	8001ce0 <HAL_GetTick>
 80026a4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a8:	e00a      	b.n	80026c0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026aa:	f7ff fb19 	bl	8001ce0 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	2b64      	cmp	r3, #100	; 0x64
 80026b8:	d902      	bls.n	80026c0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	f000 bf67 	b.w	800358e <HAL_RCC_OscConfig+0x109a>
 80026c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026c4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80026cc:	fa93 f3a3 	rbit	r3, r3
 80026d0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80026d4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026d8:	fab3 f383 	clz	r3, r3
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	095b      	lsrs	r3, r3, #5
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	f043 0301 	orr.w	r3, r3, #1
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d102      	bne.n	80026f2 <HAL_RCC_OscConfig+0x1fe>
 80026ec:	4b46      	ldr	r3, [pc, #280]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	e015      	b.n	800271e <HAL_RCC_OscConfig+0x22a>
 80026f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026f6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80026fe:	fa93 f3a3 	rbit	r3, r3
 8002702:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8002706:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800270a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800270e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8002712:	fa93 f3a3 	rbit	r3, r3
 8002716:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800271a:	4b3b      	ldr	r3, [pc, #236]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002722:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8002726:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800272a:	fa92 f2a2 	rbit	r2, r2
 800272e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8002732:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002736:	fab2 f282 	clz	r2, r2
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	f042 0220 	orr.w	r2, r2, #32
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	f002 021f 	and.w	r2, r2, #31
 8002746:	2101      	movs	r1, #1
 8002748:	fa01 f202 	lsl.w	r2, r1, r2
 800274c:	4013      	ands	r3, r2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d0ab      	beq.n	80026aa <HAL_RCC_OscConfig+0x1b6>
 8002752:	e05c      	b.n	800280e <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002754:	f7ff fac4 	bl	8001ce0 <HAL_GetTick>
 8002758:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800275c:	e00a      	b.n	8002774 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800275e:	f7ff fabf 	bl	8001ce0 <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b64      	cmp	r3, #100	; 0x64
 800276c:	d902      	bls.n	8002774 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	f000 bf0d 	b.w	800358e <HAL_RCC_OscConfig+0x109a>
 8002774:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002778:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800277c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002780:	fa93 f3a3 	rbit	r3, r3
 8002784:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8002788:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800278c:	fab3 f383 	clz	r3, r3
 8002790:	b2db      	uxtb	r3, r3
 8002792:	095b      	lsrs	r3, r3, #5
 8002794:	b2db      	uxtb	r3, r3
 8002796:	f043 0301 	orr.w	r3, r3, #1
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b01      	cmp	r3, #1
 800279e:	d102      	bne.n	80027a6 <HAL_RCC_OscConfig+0x2b2>
 80027a0:	4b19      	ldr	r3, [pc, #100]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	e015      	b.n	80027d2 <HAL_RCC_OscConfig+0x2de>
 80027a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027aa:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ae:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80027b2:	fa93 f3a3 	rbit	r3, r3
 80027b6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80027ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027be:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80027c2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80027c6:	fa93 f3a3 	rbit	r3, r3
 80027ca:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80027ce:	4b0e      	ldr	r3, [pc, #56]	; (8002808 <HAL_RCC_OscConfig+0x314>)
 80027d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027d6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80027da:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80027de:	fa92 f2a2 	rbit	r2, r2
 80027e2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80027e6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80027ea:	fab2 f282 	clz	r2, r2
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	f042 0220 	orr.w	r2, r2, #32
 80027f4:	b2d2      	uxtb	r2, r2
 80027f6:	f002 021f 	and.w	r2, r2, #31
 80027fa:	2101      	movs	r1, #1
 80027fc:	fa01 f202 	lsl.w	r2, r1, r2
 8002800:	4013      	ands	r3, r2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1ab      	bne.n	800275e <HAL_RCC_OscConfig+0x26a>
 8002806:	e002      	b.n	800280e <HAL_RCC_OscConfig+0x31a>
 8002808:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800280c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800280e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002812:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 817f 	beq.w	8002b22 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002824:	4ba7      	ldr	r3, [pc, #668]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 030c 	and.w	r3, r3, #12
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00c      	beq.n	800284a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002830:	4ba4      	ldr	r3, [pc, #656]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f003 030c 	and.w	r3, r3, #12
 8002838:	2b08      	cmp	r3, #8
 800283a:	d173      	bne.n	8002924 <HAL_RCC_OscConfig+0x430>
 800283c:	4ba1      	ldr	r3, [pc, #644]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002844:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002848:	d16c      	bne.n	8002924 <HAL_RCC_OscConfig+0x430>
 800284a:	2302      	movs	r3, #2
 800284c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002850:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002854:	fa93 f3a3 	rbit	r3, r3
 8002858:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800285c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002860:	fab3 f383 	clz	r3, r3
 8002864:	b2db      	uxtb	r3, r3
 8002866:	095b      	lsrs	r3, r3, #5
 8002868:	b2db      	uxtb	r3, r3
 800286a:	f043 0301 	orr.w	r3, r3, #1
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2b01      	cmp	r3, #1
 8002872:	d102      	bne.n	800287a <HAL_RCC_OscConfig+0x386>
 8002874:	4b93      	ldr	r3, [pc, #588]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	e013      	b.n	80028a2 <HAL_RCC_OscConfig+0x3ae>
 800287a:	2302      	movs	r3, #2
 800287c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002880:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002884:	fa93 f3a3 	rbit	r3, r3
 8002888:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800288c:	2302      	movs	r3, #2
 800288e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002892:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002896:	fa93 f3a3 	rbit	r3, r3
 800289a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800289e:	4b89      	ldr	r3, [pc, #548]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 80028a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a2:	2202      	movs	r2, #2
 80028a4:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80028a8:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80028ac:	fa92 f2a2 	rbit	r2, r2
 80028b0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80028b4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80028b8:	fab2 f282 	clz	r2, r2
 80028bc:	b2d2      	uxtb	r2, r2
 80028be:	f042 0220 	orr.w	r2, r2, #32
 80028c2:	b2d2      	uxtb	r2, r2
 80028c4:	f002 021f 	and.w	r2, r2, #31
 80028c8:	2101      	movs	r1, #1
 80028ca:	fa01 f202 	lsl.w	r2, r1, r2
 80028ce:	4013      	ands	r3, r2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d00a      	beq.n	80028ea <HAL_RCC_OscConfig+0x3f6>
 80028d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028d8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d002      	beq.n	80028ea <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	f000 be52 	b.w	800358e <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ea:	4b76      	ldr	r3, [pc, #472]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028f6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	21f8      	movs	r1, #248	; 0xf8
 8002900:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002904:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8002908:	fa91 f1a1 	rbit	r1, r1
 800290c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8002910:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002914:	fab1 f181 	clz	r1, r1
 8002918:	b2c9      	uxtb	r1, r1
 800291a:	408b      	lsls	r3, r1
 800291c:	4969      	ldr	r1, [pc, #420]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 800291e:	4313      	orrs	r3, r2
 8002920:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002922:	e0fe      	b.n	8002b22 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002924:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002928:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 8088 	beq.w	8002a46 <HAL_RCC_OscConfig+0x552>
 8002936:	2301      	movs	r3, #1
 8002938:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002940:	fa93 f3a3 	rbit	r3, r3
 8002944:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002948:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800294c:	fab3 f383 	clz	r3, r3
 8002950:	b2db      	uxtb	r3, r3
 8002952:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002956:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	461a      	mov	r2, r3
 800295e:	2301      	movs	r3, #1
 8002960:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002962:	f7ff f9bd 	bl	8001ce0 <HAL_GetTick>
 8002966:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800296a:	e00a      	b.n	8002982 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800296c:	f7ff f9b8 	bl	8001ce0 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d902      	bls.n	8002982 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	f000 be06 	b.w	800358e <HAL_RCC_OscConfig+0x109a>
 8002982:	2302      	movs	r3, #2
 8002984:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002988:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800298c:	fa93 f3a3 	rbit	r3, r3
 8002990:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002994:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002998:	fab3 f383 	clz	r3, r3
 800299c:	b2db      	uxtb	r3, r3
 800299e:	095b      	lsrs	r3, r3, #5
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	f043 0301 	orr.w	r3, r3, #1
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d102      	bne.n	80029b2 <HAL_RCC_OscConfig+0x4be>
 80029ac:	4b45      	ldr	r3, [pc, #276]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	e013      	b.n	80029da <HAL_RCC_OscConfig+0x4e6>
 80029b2:	2302      	movs	r3, #2
 80029b4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80029bc:	fa93 f3a3 	rbit	r3, r3
 80029c0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80029c4:	2302      	movs	r3, #2
 80029c6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80029ca:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80029ce:	fa93 f3a3 	rbit	r3, r3
 80029d2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80029d6:	4b3b      	ldr	r3, [pc, #236]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 80029d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029da:	2202      	movs	r2, #2
 80029dc:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80029e0:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80029e4:	fa92 f2a2 	rbit	r2, r2
 80029e8:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80029ec:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80029f0:	fab2 f282 	clz	r2, r2
 80029f4:	b2d2      	uxtb	r2, r2
 80029f6:	f042 0220 	orr.w	r2, r2, #32
 80029fa:	b2d2      	uxtb	r2, r2
 80029fc:	f002 021f 	and.w	r2, r2, #31
 8002a00:	2101      	movs	r1, #1
 8002a02:	fa01 f202 	lsl.w	r2, r1, r2
 8002a06:	4013      	ands	r3, r2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d0af      	beq.n	800296c <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a0c:	4b2d      	ldr	r3, [pc, #180]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a18:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	21f8      	movs	r1, #248	; 0xf8
 8002a22:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a26:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002a2a:	fa91 f1a1 	rbit	r1, r1
 8002a2e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002a32:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002a36:	fab1 f181 	clz	r1, r1
 8002a3a:	b2c9      	uxtb	r1, r1
 8002a3c:	408b      	lsls	r3, r1
 8002a3e:	4921      	ldr	r1, [pc, #132]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 8002a40:	4313      	orrs	r3, r2
 8002a42:	600b      	str	r3, [r1, #0]
 8002a44:	e06d      	b.n	8002b22 <HAL_RCC_OscConfig+0x62e>
 8002a46:	2301      	movs	r3, #1
 8002a48:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002a50:	fa93 f3a3 	rbit	r3, r3
 8002a54:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002a58:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a5c:	fab3 f383 	clz	r3, r3
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a66:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	2300      	movs	r3, #0
 8002a70:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a72:	f7ff f935 	bl	8001ce0 <HAL_GetTick>
 8002a76:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a7a:	e00a      	b.n	8002a92 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a7c:	f7ff f930 	bl	8001ce0 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d902      	bls.n	8002a92 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	f000 bd7e 	b.w	800358e <HAL_RCC_OscConfig+0x109a>
 8002a92:	2302      	movs	r3, #2
 8002a94:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a98:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002a9c:	fa93 f3a3 	rbit	r3, r3
 8002aa0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002aa4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aa8:	fab3 f383 	clz	r3, r3
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	095b      	lsrs	r3, r3, #5
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	f043 0301 	orr.w	r3, r3, #1
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d105      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x5d4>
 8002abc:	4b01      	ldr	r3, [pc, #4]	; (8002ac4 <HAL_RCC_OscConfig+0x5d0>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	e016      	b.n	8002af0 <HAL_RCC_OscConfig+0x5fc>
 8002ac2:	bf00      	nop
 8002ac4:	40021000 	.word	0x40021000
 8002ac8:	2302      	movs	r3, #2
 8002aca:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ace:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002ad2:	fa93 f3a3 	rbit	r3, r3
 8002ad6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002ada:	2302      	movs	r3, #2
 8002adc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002ae0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002ae4:	fa93 f3a3 	rbit	r3, r3
 8002ae8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002aec:	4bbf      	ldr	r3, [pc, #764]	; (8002dec <HAL_RCC_OscConfig+0x8f8>)
 8002aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af0:	2202      	movs	r2, #2
 8002af2:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002af6:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002afa:	fa92 f2a2 	rbit	r2, r2
 8002afe:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002b02:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002b06:	fab2 f282 	clz	r2, r2
 8002b0a:	b2d2      	uxtb	r2, r2
 8002b0c:	f042 0220 	orr.w	r2, r2, #32
 8002b10:	b2d2      	uxtb	r2, r2
 8002b12:	f002 021f 	and.w	r2, r2, #31
 8002b16:	2101      	movs	r1, #1
 8002b18:	fa01 f202 	lsl.w	r2, r1, r2
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1ac      	bne.n	8002a7c <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b26:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0308 	and.w	r3, r3, #8
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	f000 8113 	beq.w	8002d5e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b3c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d07c      	beq.n	8002c42 <HAL_RCC_OscConfig+0x74e>
 8002b48:	2301      	movs	r3, #1
 8002b4a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b52:	fa93 f3a3 	rbit	r3, r3
 8002b56:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002b5a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b5e:	fab3 f383 	clz	r3, r3
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	461a      	mov	r2, r3
 8002b66:	4ba2      	ldr	r3, [pc, #648]	; (8002df0 <HAL_RCC_OscConfig+0x8fc>)
 8002b68:	4413      	add	r3, r2
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	2301      	movs	r3, #1
 8002b70:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b72:	f7ff f8b5 	bl	8001ce0 <HAL_GetTick>
 8002b76:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b7a:	e00a      	b.n	8002b92 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b7c:	f7ff f8b0 	bl	8001ce0 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d902      	bls.n	8002b92 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	f000 bcfe 	b.w	800358e <HAL_RCC_OscConfig+0x109a>
 8002b92:	2302      	movs	r3, #2
 8002b94:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b9c:	fa93 f2a3 	rbit	r2, r3
 8002ba0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ba4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	601a      	str	r2, [r3, #0]
 8002bb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	fa93 f2a3 	rbit	r2, r3
 8002bc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bd2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bde:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	fa93 f2a3 	rbit	r2, r3
 8002be8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bec:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002bf0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bf2:	4b7e      	ldr	r3, [pc, #504]	; (8002dec <HAL_RCC_OscConfig+0x8f8>)
 8002bf4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bf6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002bfa:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002bfe:	2102      	movs	r1, #2
 8002c00:	6019      	str	r1, [r3, #0]
 8002c02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c06:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	fa93 f1a3 	rbit	r1, r3
 8002c10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c14:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002c18:	6019      	str	r1, [r3, #0]
  return result;
 8002c1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c1e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	fab3 f383 	clz	r3, r3
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	f003 031f 	and.w	r3, r3, #31
 8002c34:	2101      	movs	r1, #1
 8002c36:	fa01 f303 	lsl.w	r3, r1, r3
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d09d      	beq.n	8002b7c <HAL_RCC_OscConfig+0x688>
 8002c40:	e08d      	b.n	8002d5e <HAL_RCC_OscConfig+0x86a>
 8002c42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c46:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c52:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	fa93 f2a3 	rbit	r2, r3
 8002c5c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c60:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002c64:	601a      	str	r2, [r3, #0]
  return result;
 8002c66:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c6a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002c6e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c70:	fab3 f383 	clz	r3, r3
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	461a      	mov	r2, r3
 8002c78:	4b5d      	ldr	r3, [pc, #372]	; (8002df0 <HAL_RCC_OscConfig+0x8fc>)
 8002c7a:	4413      	add	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	461a      	mov	r2, r3
 8002c80:	2300      	movs	r3, #0
 8002c82:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c84:	f7ff f82c 	bl	8001ce0 <HAL_GetTick>
 8002c88:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c8c:	e00a      	b.n	8002ca4 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c8e:	f7ff f827 	bl	8001ce0 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d902      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	f000 bc75 	b.w	800358e <HAL_RCC_OscConfig+0x109a>
 8002ca4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ca8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002cac:	2202      	movs	r2, #2
 8002cae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cb4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	fa93 f2a3 	rbit	r2, r3
 8002cbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cc2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ccc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	601a      	str	r2, [r3, #0]
 8002cd4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cd8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	fa93 f2a3 	rbit	r2, r3
 8002ce2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ce6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002cea:	601a      	str	r2, [r3, #0]
 8002cec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cf0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cfc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	fa93 f2a3 	rbit	r2, r3
 8002d06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d0a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002d0e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d10:	4b36      	ldr	r3, [pc, #216]	; (8002dec <HAL_RCC_OscConfig+0x8f8>)
 8002d12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d18:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002d1c:	2102      	movs	r1, #2
 8002d1e:	6019      	str	r1, [r3, #0]
 8002d20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d24:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	fa93 f1a3 	rbit	r1, r3
 8002d2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d32:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002d36:	6019      	str	r1, [r3, #0]
  return result;
 8002d38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d3c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	fab3 f383 	clz	r3, r3
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	f003 031f 	and.w	r3, r3, #31
 8002d52:	2101      	movs	r1, #1
 8002d54:	fa01 f303 	lsl.w	r3, r1, r3
 8002d58:	4013      	ands	r3, r2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d197      	bne.n	8002c8e <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d62:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0304 	and.w	r3, r3, #4
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f000 81a5 	beq.w	80030be <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d74:	2300      	movs	r3, #0
 8002d76:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d7a:	4b1c      	ldr	r3, [pc, #112]	; (8002dec <HAL_RCC_OscConfig+0x8f8>)
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d116      	bne.n	8002db4 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d86:	4b19      	ldr	r3, [pc, #100]	; (8002dec <HAL_RCC_OscConfig+0x8f8>)
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	4a18      	ldr	r2, [pc, #96]	; (8002dec <HAL_RCC_OscConfig+0x8f8>)
 8002d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d90:	61d3      	str	r3, [r2, #28]
 8002d92:	4b16      	ldr	r3, [pc, #88]	; (8002dec <HAL_RCC_OscConfig+0x8f8>)
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002d9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002da8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002dac:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002dae:	2301      	movs	r3, #1
 8002db0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db4:	4b0f      	ldr	r3, [pc, #60]	; (8002df4 <HAL_RCC_OscConfig+0x900>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d121      	bne.n	8002e04 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dc0:	4b0c      	ldr	r3, [pc, #48]	; (8002df4 <HAL_RCC_OscConfig+0x900>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a0b      	ldr	r2, [pc, #44]	; (8002df4 <HAL_RCC_OscConfig+0x900>)
 8002dc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dca:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dcc:	f7fe ff88 	bl	8001ce0 <HAL_GetTick>
 8002dd0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd4:	e010      	b.n	8002df8 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd6:	f7fe ff83 	bl	8001ce0 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b64      	cmp	r3, #100	; 0x64
 8002de4:	d908      	bls.n	8002df8 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e3d1      	b.n	800358e <HAL_RCC_OscConfig+0x109a>
 8002dea:	bf00      	nop
 8002dec:	40021000 	.word	0x40021000
 8002df0:	10908120 	.word	0x10908120
 8002df4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df8:	4b8d      	ldr	r3, [pc, #564]	; (8003030 <HAL_RCC_OscConfig+0xb3c>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d0e8      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e08:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d106      	bne.n	8002e22 <HAL_RCC_OscConfig+0x92e>
 8002e14:	4b87      	ldr	r3, [pc, #540]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	4a86      	ldr	r2, [pc, #536]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e1a:	f043 0301 	orr.w	r3, r3, #1
 8002e1e:	6213      	str	r3, [r2, #32]
 8002e20:	e035      	b.n	8002e8e <HAL_RCC_OscConfig+0x99a>
 8002e22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e26:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10c      	bne.n	8002e4c <HAL_RCC_OscConfig+0x958>
 8002e32:	4b80      	ldr	r3, [pc, #512]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e34:	6a1b      	ldr	r3, [r3, #32]
 8002e36:	4a7f      	ldr	r2, [pc, #508]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e38:	f023 0301 	bic.w	r3, r3, #1
 8002e3c:	6213      	str	r3, [r2, #32]
 8002e3e:	4b7d      	ldr	r3, [pc, #500]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	4a7c      	ldr	r2, [pc, #496]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e44:	f023 0304 	bic.w	r3, r3, #4
 8002e48:	6213      	str	r3, [r2, #32]
 8002e4a:	e020      	b.n	8002e8e <HAL_RCC_OscConfig+0x99a>
 8002e4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e50:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	2b05      	cmp	r3, #5
 8002e5a:	d10c      	bne.n	8002e76 <HAL_RCC_OscConfig+0x982>
 8002e5c:	4b75      	ldr	r3, [pc, #468]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	4a74      	ldr	r2, [pc, #464]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e62:	f043 0304 	orr.w	r3, r3, #4
 8002e66:	6213      	str	r3, [r2, #32]
 8002e68:	4b72      	ldr	r3, [pc, #456]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e6a:	6a1b      	ldr	r3, [r3, #32]
 8002e6c:	4a71      	ldr	r2, [pc, #452]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e6e:	f043 0301 	orr.w	r3, r3, #1
 8002e72:	6213      	str	r3, [r2, #32]
 8002e74:	e00b      	b.n	8002e8e <HAL_RCC_OscConfig+0x99a>
 8002e76:	4b6f      	ldr	r3, [pc, #444]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	4a6e      	ldr	r2, [pc, #440]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e7c:	f023 0301 	bic.w	r3, r3, #1
 8002e80:	6213      	str	r3, [r2, #32]
 8002e82:	4b6c      	ldr	r3, [pc, #432]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e84:	6a1b      	ldr	r3, [r3, #32]
 8002e86:	4a6b      	ldr	r2, [pc, #428]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002e88:	f023 0304 	bic.w	r3, r3, #4
 8002e8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e92:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 8081 	beq.w	8002fa2 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ea0:	f7fe ff1e 	bl	8001ce0 <HAL_GetTick>
 8002ea4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ea8:	e00b      	b.n	8002ec2 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002eaa:	f7fe ff19 	bl	8001ce0 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e365      	b.n	800358e <HAL_RCC_OscConfig+0x109a>
 8002ec2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ec6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002eca:	2202      	movs	r2, #2
 8002ecc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ece:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ed2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	fa93 f2a3 	rbit	r2, r3
 8002edc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ee0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002eea:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002eee:	2202      	movs	r2, #2
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ef6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	fa93 f2a3 	rbit	r2, r3
 8002f00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f04:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002f08:	601a      	str	r2, [r3, #0]
  return result;
 8002f0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f0e:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002f12:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f14:	fab3 f383 	clz	r3, r3
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	095b      	lsrs	r3, r3, #5
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	f043 0302 	orr.w	r3, r3, #2
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d102      	bne.n	8002f2e <HAL_RCC_OscConfig+0xa3a>
 8002f28:	4b42      	ldr	r3, [pc, #264]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	e013      	b.n	8002f56 <HAL_RCC_OscConfig+0xa62>
 8002f2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f32:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002f36:	2202      	movs	r2, #2
 8002f38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f3e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	fa93 f2a3 	rbit	r2, r3
 8002f48:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f4c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	4b38      	ldr	r3, [pc, #224]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 8002f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f56:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002f5a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002f5e:	2102      	movs	r1, #2
 8002f60:	6011      	str	r1, [r2, #0]
 8002f62:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002f66:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002f6a:	6812      	ldr	r2, [r2, #0]
 8002f6c:	fa92 f1a2 	rbit	r1, r2
 8002f70:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002f74:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002f78:	6011      	str	r1, [r2, #0]
  return result;
 8002f7a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002f7e:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	fab2 f282 	clz	r2, r2
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f8e:	b2d2      	uxtb	r2, r2
 8002f90:	f002 021f 	and.w	r2, r2, #31
 8002f94:	2101      	movs	r1, #1
 8002f96:	fa01 f202 	lsl.w	r2, r1, r2
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d084      	beq.n	8002eaa <HAL_RCC_OscConfig+0x9b6>
 8002fa0:	e083      	b.n	80030aa <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fa2:	f7fe fe9d 	bl	8001ce0 <HAL_GetTick>
 8002fa6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002faa:	e00b      	b.n	8002fc4 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fac:	f7fe fe98 	bl	8001ce0 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e2e4      	b.n	800358e <HAL_RCC_OscConfig+0x109a>
 8002fc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fc8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002fcc:	2202      	movs	r2, #2
 8002fce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fd4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	fa93 f2a3 	rbit	r2, r3
 8002fde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fe2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002fe6:	601a      	str	r2, [r3, #0]
 8002fe8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fec:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002ff0:	2202      	movs	r2, #2
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ff8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	fa93 f2a3 	rbit	r2, r3
 8003002:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003006:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800300a:	601a      	str	r2, [r3, #0]
  return result;
 800300c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003010:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003014:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003016:	fab3 f383 	clz	r3, r3
 800301a:	b2db      	uxtb	r3, r3
 800301c:	095b      	lsrs	r3, r3, #5
 800301e:	b2db      	uxtb	r3, r3
 8003020:	f043 0302 	orr.w	r3, r3, #2
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b02      	cmp	r3, #2
 8003028:	d106      	bne.n	8003038 <HAL_RCC_OscConfig+0xb44>
 800302a:	4b02      	ldr	r3, [pc, #8]	; (8003034 <HAL_RCC_OscConfig+0xb40>)
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	e017      	b.n	8003060 <HAL_RCC_OscConfig+0xb6c>
 8003030:	40007000 	.word	0x40007000
 8003034:	40021000 	.word	0x40021000
 8003038:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800303c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003040:	2202      	movs	r2, #2
 8003042:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003044:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003048:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	fa93 f2a3 	rbit	r2, r3
 8003052:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003056:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800305a:	601a      	str	r2, [r3, #0]
 800305c:	4bb3      	ldr	r3, [pc, #716]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 800305e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003060:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003064:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003068:	2102      	movs	r1, #2
 800306a:	6011      	str	r1, [r2, #0]
 800306c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003070:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003074:	6812      	ldr	r2, [r2, #0]
 8003076:	fa92 f1a2 	rbit	r1, r2
 800307a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800307e:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003082:	6011      	str	r1, [r2, #0]
  return result;
 8003084:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003088:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 800308c:	6812      	ldr	r2, [r2, #0]
 800308e:	fab2 f282 	clz	r2, r2
 8003092:	b2d2      	uxtb	r2, r2
 8003094:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003098:	b2d2      	uxtb	r2, r2
 800309a:	f002 021f 	and.w	r2, r2, #31
 800309e:	2101      	movs	r1, #1
 80030a0:	fa01 f202 	lsl.w	r2, r1, r2
 80030a4:	4013      	ands	r3, r2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d180      	bne.n	8002fac <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80030aa:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d105      	bne.n	80030be <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030b2:	4b9e      	ldr	r3, [pc, #632]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	4a9d      	ldr	r2, [pc, #628]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 80030b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030bc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030c2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	f000 825e 	beq.w	800358c <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030d0:	4b96      	ldr	r3, [pc, #600]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f003 030c 	and.w	r3, r3, #12
 80030d8:	2b08      	cmp	r3, #8
 80030da:	f000 821f 	beq.w	800351c <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030e2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	f040 8170 	bne.w	80033d0 <HAL_RCC_OscConfig+0xedc>
 80030f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030f4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80030f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80030fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003102:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	fa93 f2a3 	rbit	r2, r3
 800310c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003110:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003114:	601a      	str	r2, [r3, #0]
  return result;
 8003116:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800311a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800311e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003120:	fab3 f383 	clz	r3, r3
 8003124:	b2db      	uxtb	r3, r3
 8003126:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800312a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	461a      	mov	r2, r3
 8003132:	2300      	movs	r3, #0
 8003134:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003136:	f7fe fdd3 	bl	8001ce0 <HAL_GetTick>
 800313a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800313e:	e009      	b.n	8003154 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003140:	f7fe fdce 	bl	8001ce0 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e21c      	b.n	800358e <HAL_RCC_OscConfig+0x109a>
 8003154:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003158:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800315c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003160:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003162:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003166:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	fa93 f2a3 	rbit	r2, r3
 8003170:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003174:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003178:	601a      	str	r2, [r3, #0]
  return result;
 800317a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800317e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003182:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003184:	fab3 f383 	clz	r3, r3
 8003188:	b2db      	uxtb	r3, r3
 800318a:	095b      	lsrs	r3, r3, #5
 800318c:	b2db      	uxtb	r3, r3
 800318e:	f043 0301 	orr.w	r3, r3, #1
 8003192:	b2db      	uxtb	r3, r3
 8003194:	2b01      	cmp	r3, #1
 8003196:	d102      	bne.n	800319e <HAL_RCC_OscConfig+0xcaa>
 8003198:	4b64      	ldr	r3, [pc, #400]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	e027      	b.n	80031ee <HAL_RCC_OscConfig+0xcfa>
 800319e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031a2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80031a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031b0:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	fa93 f2a3 	rbit	r2, r3
 80031ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031be:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031c8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80031cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031d6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	fa93 f2a3 	rbit	r2, r3
 80031e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031e4:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80031e8:	601a      	str	r2, [r3, #0]
 80031ea:	4b50      	ldr	r3, [pc, #320]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 80031ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ee:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80031f2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80031f6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80031fa:	6011      	str	r1, [r2, #0]
 80031fc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003200:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003204:	6812      	ldr	r2, [r2, #0]
 8003206:	fa92 f1a2 	rbit	r1, r2
 800320a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800320e:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003212:	6011      	str	r1, [r2, #0]
  return result;
 8003214:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003218:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800321c:	6812      	ldr	r2, [r2, #0]
 800321e:	fab2 f282 	clz	r2, r2
 8003222:	b2d2      	uxtb	r2, r2
 8003224:	f042 0220 	orr.w	r2, r2, #32
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	f002 021f 	and.w	r2, r2, #31
 800322e:	2101      	movs	r1, #1
 8003230:	fa01 f202 	lsl.w	r2, r1, r2
 8003234:	4013      	ands	r3, r2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d182      	bne.n	8003140 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800323a:	4b3c      	ldr	r3, [pc, #240]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 800323c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323e:	f023 020f 	bic.w	r2, r3, #15
 8003242:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003246:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324e:	4937      	ldr	r1, [pc, #220]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 8003250:	4313      	orrs	r3, r2
 8003252:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003254:	4b35      	ldr	r3, [pc, #212]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800325c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003260:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6a19      	ldr	r1, [r3, #32]
 8003268:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800326c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	69db      	ldr	r3, [r3, #28]
 8003274:	430b      	orrs	r3, r1
 8003276:	492d      	ldr	r1, [pc, #180]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 8003278:	4313      	orrs	r3, r2
 800327a:	604b      	str	r3, [r1, #4]
 800327c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003280:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003284:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003288:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800328e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	fa93 f2a3 	rbit	r2, r3
 8003298:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800329c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80032a0:	601a      	str	r2, [r3, #0]
  return result;
 80032a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80032a6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80032aa:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032ac:	fab3 f383 	clz	r3, r3
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80032b6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	461a      	mov	r2, r3
 80032be:	2301      	movs	r3, #1
 80032c0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c2:	f7fe fd0d 	bl	8001ce0 <HAL_GetTick>
 80032c6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032ca:	e009      	b.n	80032e0 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032cc:	f7fe fd08 	bl	8001ce0 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d901      	bls.n	80032e0 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e156      	b.n	800358e <HAL_RCC_OscConfig+0x109a>
 80032e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80032e4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80032e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80032f2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	fa93 f2a3 	rbit	r2, r3
 80032fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003300:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003304:	601a      	str	r2, [r3, #0]
  return result;
 8003306:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800330a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800330e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003310:	fab3 f383 	clz	r3, r3
 8003314:	b2db      	uxtb	r3, r3
 8003316:	095b      	lsrs	r3, r3, #5
 8003318:	b2db      	uxtb	r3, r3
 800331a:	f043 0301 	orr.w	r3, r3, #1
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b01      	cmp	r3, #1
 8003322:	d105      	bne.n	8003330 <HAL_RCC_OscConfig+0xe3c>
 8003324:	4b01      	ldr	r3, [pc, #4]	; (800332c <HAL_RCC_OscConfig+0xe38>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	e02a      	b.n	8003380 <HAL_RCC_OscConfig+0xe8c>
 800332a:	bf00      	nop
 800332c:	40021000 	.word	0x40021000
 8003330:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003334:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003338:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800333c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003342:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	fa93 f2a3 	rbit	r2, r3
 800334c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003350:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800335a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800335e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003362:	601a      	str	r2, [r3, #0]
 8003364:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003368:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	fa93 f2a3 	rbit	r2, r3
 8003372:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003376:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 800337a:	601a      	str	r2, [r3, #0]
 800337c:	4b86      	ldr	r3, [pc, #536]	; (8003598 <HAL_RCC_OscConfig+0x10a4>)
 800337e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003380:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003384:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003388:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800338c:	6011      	str	r1, [r2, #0]
 800338e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003392:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003396:	6812      	ldr	r2, [r2, #0]
 8003398:	fa92 f1a2 	rbit	r1, r2
 800339c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80033a0:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80033a4:	6011      	str	r1, [r2, #0]
  return result;
 80033a6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80033aa:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80033ae:	6812      	ldr	r2, [r2, #0]
 80033b0:	fab2 f282 	clz	r2, r2
 80033b4:	b2d2      	uxtb	r2, r2
 80033b6:	f042 0220 	orr.w	r2, r2, #32
 80033ba:	b2d2      	uxtb	r2, r2
 80033bc:	f002 021f 	and.w	r2, r2, #31
 80033c0:	2101      	movs	r1, #1
 80033c2:	fa01 f202 	lsl.w	r2, r1, r2
 80033c6:	4013      	ands	r3, r2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f43f af7f 	beq.w	80032cc <HAL_RCC_OscConfig+0xdd8>
 80033ce:	e0dd      	b.n	800358c <HAL_RCC_OscConfig+0x1098>
 80033d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033d4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80033d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033e2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	fa93 f2a3 	rbit	r2, r3
 80033ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033f0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80033f4:	601a      	str	r2, [r3, #0]
  return result;
 80033f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033fa:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80033fe:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003400:	fab3 f383 	clz	r3, r3
 8003404:	b2db      	uxtb	r3, r3
 8003406:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800340a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	461a      	mov	r2, r3
 8003412:	2300      	movs	r3, #0
 8003414:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003416:	f7fe fc63 	bl	8001ce0 <HAL_GetTick>
 800341a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800341e:	e009      	b.n	8003434 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003420:	f7fe fc5e 	bl	8001ce0 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d901      	bls.n	8003434 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e0ac      	b.n	800358e <HAL_RCC_OscConfig+0x109a>
 8003434:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003438:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800343c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003440:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003442:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003446:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	fa93 f2a3 	rbit	r2, r3
 8003450:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003454:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003458:	601a      	str	r2, [r3, #0]
  return result;
 800345a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800345e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003462:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003464:	fab3 f383 	clz	r3, r3
 8003468:	b2db      	uxtb	r3, r3
 800346a:	095b      	lsrs	r3, r3, #5
 800346c:	b2db      	uxtb	r3, r3
 800346e:	f043 0301 	orr.w	r3, r3, #1
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b01      	cmp	r3, #1
 8003476:	d102      	bne.n	800347e <HAL_RCC_OscConfig+0xf8a>
 8003478:	4b47      	ldr	r3, [pc, #284]	; (8003598 <HAL_RCC_OscConfig+0x10a4>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	e027      	b.n	80034ce <HAL_RCC_OscConfig+0xfda>
 800347e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003482:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003486:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800348a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003490:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	fa93 f2a3 	rbit	r2, r3
 800349a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800349e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034a8:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80034ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034b0:	601a      	str	r2, [r3, #0]
 80034b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034b6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	fa93 f2a3 	rbit	r2, r3
 80034c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034c4:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80034c8:	601a      	str	r2, [r3, #0]
 80034ca:	4b33      	ldr	r3, [pc, #204]	; (8003598 <HAL_RCC_OscConfig+0x10a4>)
 80034cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ce:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80034d2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80034d6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80034da:	6011      	str	r1, [r2, #0]
 80034dc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80034e0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80034e4:	6812      	ldr	r2, [r2, #0]
 80034e6:	fa92 f1a2 	rbit	r1, r2
 80034ea:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80034ee:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80034f2:	6011      	str	r1, [r2, #0]
  return result;
 80034f4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80034f8:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80034fc:	6812      	ldr	r2, [r2, #0]
 80034fe:	fab2 f282 	clz	r2, r2
 8003502:	b2d2      	uxtb	r2, r2
 8003504:	f042 0220 	orr.w	r2, r2, #32
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	f002 021f 	and.w	r2, r2, #31
 800350e:	2101      	movs	r1, #1
 8003510:	fa01 f202 	lsl.w	r2, r1, r2
 8003514:	4013      	ands	r3, r2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d182      	bne.n	8003420 <HAL_RCC_OscConfig+0xf2c>
 800351a:	e037      	b.n	800358c <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800351c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003520:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d101      	bne.n	8003530 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e02e      	b.n	800358e <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003530:	4b19      	ldr	r3, [pc, #100]	; (8003598 <HAL_RCC_OscConfig+0x10a4>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003538:	4b17      	ldr	r3, [pc, #92]	; (8003598 <HAL_RCC_OscConfig+0x10a4>)
 800353a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003540:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003544:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003548:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800354c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	69db      	ldr	r3, [r3, #28]
 8003554:	429a      	cmp	r2, r3
 8003556:	d117      	bne.n	8003588 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003558:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800355c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003560:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003564:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800356c:	429a      	cmp	r2, r3
 800356e:	d10b      	bne.n	8003588 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003570:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003574:	f003 020f 	and.w	r2, r3, #15
 8003578:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800357c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003584:	429a      	cmp	r2, r3
 8003586:	d001      	beq.n	800358c <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e000      	b.n	800358e <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40021000 	.word	0x40021000

0800359c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b09e      	sub	sp, #120	; 0x78
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d101      	bne.n	80035b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e162      	b.n	800387a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035b4:	4b90      	ldr	r3, [pc, #576]	; (80037f8 <HAL_RCC_ClockConfig+0x25c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d910      	bls.n	80035e4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c2:	4b8d      	ldr	r3, [pc, #564]	; (80037f8 <HAL_RCC_ClockConfig+0x25c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f023 0207 	bic.w	r2, r3, #7
 80035ca:	498b      	ldr	r1, [pc, #556]	; (80037f8 <HAL_RCC_ClockConfig+0x25c>)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d2:	4b89      	ldr	r3, [pc, #548]	; (80037f8 <HAL_RCC_ClockConfig+0x25c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	683a      	ldr	r2, [r7, #0]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e14a      	b.n	800387a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d008      	beq.n	8003602 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035f0:	4b82      	ldr	r3, [pc, #520]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	497f      	ldr	r1, [pc, #508]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b00      	cmp	r3, #0
 800360c:	f000 80dc 	beq.w	80037c8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d13c      	bne.n	8003692 <HAL_RCC_ClockConfig+0xf6>
 8003618:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800361c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003620:	fa93 f3a3 	rbit	r3, r3
 8003624:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003626:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003628:	fab3 f383 	clz	r3, r3
 800362c:	b2db      	uxtb	r3, r3
 800362e:	095b      	lsrs	r3, r3, #5
 8003630:	b2db      	uxtb	r3, r3
 8003632:	f043 0301 	orr.w	r3, r3, #1
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b01      	cmp	r3, #1
 800363a:	d102      	bne.n	8003642 <HAL_RCC_ClockConfig+0xa6>
 800363c:	4b6f      	ldr	r3, [pc, #444]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	e00f      	b.n	8003662 <HAL_RCC_ClockConfig+0xc6>
 8003642:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003646:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003648:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800364a:	fa93 f3a3 	rbit	r3, r3
 800364e:	667b      	str	r3, [r7, #100]	; 0x64
 8003650:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003654:	663b      	str	r3, [r7, #96]	; 0x60
 8003656:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003658:	fa93 f3a3 	rbit	r3, r3
 800365c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800365e:	4b67      	ldr	r3, [pc, #412]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 8003660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003662:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003666:	65ba      	str	r2, [r7, #88]	; 0x58
 8003668:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800366a:	fa92 f2a2 	rbit	r2, r2
 800366e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003670:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003672:	fab2 f282 	clz	r2, r2
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	f042 0220 	orr.w	r2, r2, #32
 800367c:	b2d2      	uxtb	r2, r2
 800367e:	f002 021f 	and.w	r2, r2, #31
 8003682:	2101      	movs	r1, #1
 8003684:	fa01 f202 	lsl.w	r2, r1, r2
 8003688:	4013      	ands	r3, r2
 800368a:	2b00      	cmp	r3, #0
 800368c:	d17b      	bne.n	8003786 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e0f3      	b.n	800387a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b02      	cmp	r3, #2
 8003698:	d13c      	bne.n	8003714 <HAL_RCC_ClockConfig+0x178>
 800369a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800369e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036a2:	fa93 f3a3 	rbit	r3, r3
 80036a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80036a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036aa:	fab3 f383 	clz	r3, r3
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	095b      	lsrs	r3, r3, #5
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	f043 0301 	orr.w	r3, r3, #1
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d102      	bne.n	80036c4 <HAL_RCC_ClockConfig+0x128>
 80036be:	4b4f      	ldr	r3, [pc, #316]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	e00f      	b.n	80036e4 <HAL_RCC_ClockConfig+0x148>
 80036c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036c8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036cc:	fa93 f3a3 	rbit	r3, r3
 80036d0:	647b      	str	r3, [r7, #68]	; 0x44
 80036d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036d6:	643b      	str	r3, [r7, #64]	; 0x40
 80036d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036da:	fa93 f3a3 	rbit	r3, r3
 80036de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036e0:	4b46      	ldr	r3, [pc, #280]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 80036e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036e8:	63ba      	str	r2, [r7, #56]	; 0x38
 80036ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036ec:	fa92 f2a2 	rbit	r2, r2
 80036f0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80036f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036f4:	fab2 f282 	clz	r2, r2
 80036f8:	b2d2      	uxtb	r2, r2
 80036fa:	f042 0220 	orr.w	r2, r2, #32
 80036fe:	b2d2      	uxtb	r2, r2
 8003700:	f002 021f 	and.w	r2, r2, #31
 8003704:	2101      	movs	r1, #1
 8003706:	fa01 f202 	lsl.w	r2, r1, r2
 800370a:	4013      	ands	r3, r2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d13a      	bne.n	8003786 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e0b2      	b.n	800387a <HAL_RCC_ClockConfig+0x2de>
 8003714:	2302      	movs	r3, #2
 8003716:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371a:	fa93 f3a3 	rbit	r3, r3
 800371e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003722:	fab3 f383 	clz	r3, r3
 8003726:	b2db      	uxtb	r3, r3
 8003728:	095b      	lsrs	r3, r3, #5
 800372a:	b2db      	uxtb	r3, r3
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b01      	cmp	r3, #1
 8003734:	d102      	bne.n	800373c <HAL_RCC_ClockConfig+0x1a0>
 8003736:	4b31      	ldr	r3, [pc, #196]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	e00d      	b.n	8003758 <HAL_RCC_ClockConfig+0x1bc>
 800373c:	2302      	movs	r3, #2
 800373e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003742:	fa93 f3a3 	rbit	r3, r3
 8003746:	627b      	str	r3, [r7, #36]	; 0x24
 8003748:	2302      	movs	r3, #2
 800374a:	623b      	str	r3, [r7, #32]
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	fa93 f3a3 	rbit	r3, r3
 8003752:	61fb      	str	r3, [r7, #28]
 8003754:	4b29      	ldr	r3, [pc, #164]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	2202      	movs	r2, #2
 800375a:	61ba      	str	r2, [r7, #24]
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	fa92 f2a2 	rbit	r2, r2
 8003762:	617a      	str	r2, [r7, #20]
  return result;
 8003764:	697a      	ldr	r2, [r7, #20]
 8003766:	fab2 f282 	clz	r2, r2
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	f042 0220 	orr.w	r2, r2, #32
 8003770:	b2d2      	uxtb	r2, r2
 8003772:	f002 021f 	and.w	r2, r2, #31
 8003776:	2101      	movs	r1, #1
 8003778:	fa01 f202 	lsl.w	r2, r1, r2
 800377c:	4013      	ands	r3, r2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d101      	bne.n	8003786 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e079      	b.n	800387a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003786:	4b1d      	ldr	r3, [pc, #116]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f023 0203 	bic.w	r2, r3, #3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	491a      	ldr	r1, [pc, #104]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 8003794:	4313      	orrs	r3, r2
 8003796:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003798:	f7fe faa2 	bl	8001ce0 <HAL_GetTick>
 800379c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800379e:	e00a      	b.n	80037b6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037a0:	f7fe fa9e 	bl	8001ce0 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d901      	bls.n	80037b6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e061      	b.n	800387a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037b6:	4b11      	ldr	r3, [pc, #68]	; (80037fc <HAL_RCC_ClockConfig+0x260>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f003 020c 	and.w	r2, r3, #12
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d1eb      	bne.n	80037a0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037c8:	4b0b      	ldr	r3, [pc, #44]	; (80037f8 <HAL_RCC_ClockConfig+0x25c>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0307 	and.w	r3, r3, #7
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d214      	bcs.n	8003800 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037d6:	4b08      	ldr	r3, [pc, #32]	; (80037f8 <HAL_RCC_ClockConfig+0x25c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f023 0207 	bic.w	r2, r3, #7
 80037de:	4906      	ldr	r1, [pc, #24]	; (80037f8 <HAL_RCC_ClockConfig+0x25c>)
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e6:	4b04      	ldr	r3, [pc, #16]	; (80037f8 <HAL_RCC_ClockConfig+0x25c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	683a      	ldr	r2, [r7, #0]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d005      	beq.n	8003800 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e040      	b.n	800387a <HAL_RCC_ClockConfig+0x2de>
 80037f8:	40022000 	.word	0x40022000
 80037fc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0304 	and.w	r3, r3, #4
 8003808:	2b00      	cmp	r3, #0
 800380a:	d008      	beq.n	800381e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800380c:	4b1d      	ldr	r3, [pc, #116]	; (8003884 <HAL_RCC_ClockConfig+0x2e8>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	491a      	ldr	r1, [pc, #104]	; (8003884 <HAL_RCC_ClockConfig+0x2e8>)
 800381a:	4313      	orrs	r3, r2
 800381c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0308 	and.w	r3, r3, #8
 8003826:	2b00      	cmp	r3, #0
 8003828:	d009      	beq.n	800383e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800382a:	4b16      	ldr	r3, [pc, #88]	; (8003884 <HAL_RCC_ClockConfig+0x2e8>)
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	4912      	ldr	r1, [pc, #72]	; (8003884 <HAL_RCC_ClockConfig+0x2e8>)
 800383a:	4313      	orrs	r3, r2
 800383c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800383e:	f000 f829 	bl	8003894 <HAL_RCC_GetSysClockFreq>
 8003842:	4601      	mov	r1, r0
 8003844:	4b0f      	ldr	r3, [pc, #60]	; (8003884 <HAL_RCC_ClockConfig+0x2e8>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800384c:	22f0      	movs	r2, #240	; 0xf0
 800384e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003850:	693a      	ldr	r2, [r7, #16]
 8003852:	fa92 f2a2 	rbit	r2, r2
 8003856:	60fa      	str	r2, [r7, #12]
  return result;
 8003858:	68fa      	ldr	r2, [r7, #12]
 800385a:	fab2 f282 	clz	r2, r2
 800385e:	b2d2      	uxtb	r2, r2
 8003860:	40d3      	lsrs	r3, r2
 8003862:	4a09      	ldr	r2, [pc, #36]	; (8003888 <HAL_RCC_ClockConfig+0x2ec>)
 8003864:	5cd3      	ldrb	r3, [r2, r3]
 8003866:	fa21 f303 	lsr.w	r3, r1, r3
 800386a:	4a08      	ldr	r2, [pc, #32]	; (800388c <HAL_RCC_ClockConfig+0x2f0>)
 800386c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800386e:	4b08      	ldr	r3, [pc, #32]	; (8003890 <HAL_RCC_ClockConfig+0x2f4>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4618      	mov	r0, r3
 8003874:	f7fe f9f0 	bl	8001c58 <HAL_InitTick>
  
  return HAL_OK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3778      	adds	r7, #120	; 0x78
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	40021000 	.word	0x40021000
 8003888:	08031974 	.word	0x08031974
 800388c:	20000004 	.word	0x20000004
 8003890:	20000008 	.word	0x20000008

08003894 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003894:	b480      	push	{r7}
 8003896:	b08b      	sub	sp, #44	; 0x2c
 8003898:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800389a:	2300      	movs	r3, #0
 800389c:	61fb      	str	r3, [r7, #28]
 800389e:	2300      	movs	r3, #0
 80038a0:	61bb      	str	r3, [r7, #24]
 80038a2:	2300      	movs	r3, #0
 80038a4:	627b      	str	r3, [r7, #36]	; 0x24
 80038a6:	2300      	movs	r3, #0
 80038a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80038aa:	2300      	movs	r3, #0
 80038ac:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80038ae:	4b2a      	ldr	r3, [pc, #168]	; (8003958 <HAL_RCC_GetSysClockFreq+0xc4>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	f003 030c 	and.w	r3, r3, #12
 80038ba:	2b04      	cmp	r3, #4
 80038bc:	d002      	beq.n	80038c4 <HAL_RCC_GetSysClockFreq+0x30>
 80038be:	2b08      	cmp	r3, #8
 80038c0:	d003      	beq.n	80038ca <HAL_RCC_GetSysClockFreq+0x36>
 80038c2:	e03f      	b.n	8003944 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80038c4:	4b25      	ldr	r3, [pc, #148]	; (800395c <HAL_RCC_GetSysClockFreq+0xc8>)
 80038c6:	623b      	str	r3, [r7, #32]
      break;
 80038c8:	e03f      	b.n	800394a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80038d0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80038d4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d6:	68ba      	ldr	r2, [r7, #8]
 80038d8:	fa92 f2a2 	rbit	r2, r2
 80038dc:	607a      	str	r2, [r7, #4]
  return result;
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	fab2 f282 	clz	r2, r2
 80038e4:	b2d2      	uxtb	r2, r2
 80038e6:	40d3      	lsrs	r3, r2
 80038e8:	4a1d      	ldr	r2, [pc, #116]	; (8003960 <HAL_RCC_GetSysClockFreq+0xcc>)
 80038ea:	5cd3      	ldrb	r3, [r2, r3]
 80038ec:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80038ee:	4b1a      	ldr	r3, [pc, #104]	; (8003958 <HAL_RCC_GetSysClockFreq+0xc4>)
 80038f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f2:	f003 030f 	and.w	r3, r3, #15
 80038f6:	220f      	movs	r2, #15
 80038f8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	fa92 f2a2 	rbit	r2, r2
 8003900:	60fa      	str	r2, [r7, #12]
  return result;
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	fab2 f282 	clz	r2, r2
 8003908:	b2d2      	uxtb	r2, r2
 800390a:	40d3      	lsrs	r3, r2
 800390c:	4a15      	ldr	r2, [pc, #84]	; (8003964 <HAL_RCC_GetSysClockFreq+0xd0>)
 800390e:	5cd3      	ldrb	r3, [r2, r3]
 8003910:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d008      	beq.n	800392e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800391c:	4a0f      	ldr	r2, [pc, #60]	; (800395c <HAL_RCC_GetSysClockFreq+0xc8>)
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	fbb2 f2f3 	udiv	r2, r2, r3
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	fb02 f303 	mul.w	r3, r2, r3
 800392a:	627b      	str	r3, [r7, #36]	; 0x24
 800392c:	e007      	b.n	800393e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800392e:	4a0b      	ldr	r2, [pc, #44]	; (800395c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	fbb2 f2f3 	udiv	r2, r2, r3
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	fb02 f303 	mul.w	r3, r2, r3
 800393c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800393e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003940:	623b      	str	r3, [r7, #32]
      break;
 8003942:	e002      	b.n	800394a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003944:	4b05      	ldr	r3, [pc, #20]	; (800395c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003946:	623b      	str	r3, [r7, #32]
      break;
 8003948:	bf00      	nop
    }
  }
  return sysclockfreq;
 800394a:	6a3b      	ldr	r3, [r7, #32]
}
 800394c:	4618      	mov	r0, r3
 800394e:	372c      	adds	r7, #44	; 0x2c
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr
 8003958:	40021000 	.word	0x40021000
 800395c:	007a1200 	.word	0x007a1200
 8003960:	0803198c 	.word	0x0803198c
 8003964:	0803199c 	.word	0x0803199c

08003968 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800396c:	4b03      	ldr	r3, [pc, #12]	; (800397c <HAL_RCC_GetHCLKFreq+0x14>)
 800396e:	681b      	ldr	r3, [r3, #0]
}
 8003970:	4618      	mov	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	20000004 	.word	0x20000004

08003980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003986:	f7ff ffef 	bl	8003968 <HAL_RCC_GetHCLKFreq>
 800398a:	4601      	mov	r1, r0
 800398c:	4b0b      	ldr	r3, [pc, #44]	; (80039bc <HAL_RCC_GetPCLK1Freq+0x3c>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003994:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003998:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	fa92 f2a2 	rbit	r2, r2
 80039a0:	603a      	str	r2, [r7, #0]
  return result;
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	fab2 f282 	clz	r2, r2
 80039a8:	b2d2      	uxtb	r2, r2
 80039aa:	40d3      	lsrs	r3, r2
 80039ac:	4a04      	ldr	r2, [pc, #16]	; (80039c0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80039ae:	5cd3      	ldrb	r3, [r2, r3]
 80039b0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80039b4:	4618      	mov	r0, r3
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40021000 	.word	0x40021000
 80039c0:	08031984 	.word	0x08031984

080039c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80039ca:	f7ff ffcd 	bl	8003968 <HAL_RCC_GetHCLKFreq>
 80039ce:	4601      	mov	r1, r0
 80039d0:	4b0b      	ldr	r3, [pc, #44]	; (8003a00 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80039d8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80039dc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	fa92 f2a2 	rbit	r2, r2
 80039e4:	603a      	str	r2, [r7, #0]
  return result;
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	fab2 f282 	clz	r2, r2
 80039ec:	b2d2      	uxtb	r2, r2
 80039ee:	40d3      	lsrs	r3, r2
 80039f0:	4a04      	ldr	r2, [pc, #16]	; (8003a04 <HAL_RCC_GetPCLK2Freq+0x40>)
 80039f2:	5cd3      	ldrb	r3, [r2, r3]
 80039f4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80039f8:	4618      	mov	r0, r3
 80039fa:	3708      	adds	r7, #8
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	40021000 	.word	0x40021000
 8003a04:	08031984 	.word	0x08031984

08003a08 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b092      	sub	sp, #72	; 0x48
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a10:	2300      	movs	r3, #0
 8003a12:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f000 80d4 	beq.w	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a2c:	4b4e      	ldr	r3, [pc, #312]	; (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a2e:	69db      	ldr	r3, [r3, #28]
 8003a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10e      	bne.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a38:	4b4b      	ldr	r3, [pc, #300]	; (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a3a:	69db      	ldr	r3, [r3, #28]
 8003a3c:	4a4a      	ldr	r2, [pc, #296]	; (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a42:	61d3      	str	r3, [r2, #28]
 8003a44:	4b48      	ldr	r3, [pc, #288]	; (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a46:	69db      	ldr	r3, [r3, #28]
 8003a48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a4c:	60bb      	str	r3, [r7, #8]
 8003a4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a50:	2301      	movs	r3, #1
 8003a52:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a56:	4b45      	ldr	r3, [pc, #276]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d118      	bne.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a62:	4b42      	ldr	r3, [pc, #264]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a41      	ldr	r2, [pc, #260]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a6c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a6e:	f7fe f937 	bl	8001ce0 <HAL_GetTick>
 8003a72:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a74:	e008      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a76:	f7fe f933 	bl	8001ce0 <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	2b64      	cmp	r3, #100	; 0x64
 8003a82:	d901      	bls.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e1d6      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a88:	4b38      	ldr	r3, [pc, #224]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0f0      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a94:	4b34      	ldr	r3, [pc, #208]	; (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a96:	6a1b      	ldr	r3, [r3, #32]
 8003a98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a9c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 8084 	beq.w	8003bae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003aae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d07c      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ab4:	4b2c      	ldr	r3, [pc, #176]	; (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003abc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003abe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ac2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac6:	fa93 f3a3 	rbit	r3, r3
 8003aca:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ace:	fab3 f383 	clz	r3, r3
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	4b26      	ldr	r3, [pc, #152]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003ad8:	4413      	add	r3, r2
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	461a      	mov	r2, r3
 8003ade:	2301      	movs	r3, #1
 8003ae0:	6013      	str	r3, [r2, #0]
 8003ae2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ae6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aea:	fa93 f3a3 	rbit	r3, r3
 8003aee:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003af2:	fab3 f383 	clz	r3, r3
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	461a      	mov	r2, r3
 8003afa:	4b1d      	ldr	r3, [pc, #116]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003afc:	4413      	add	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	461a      	mov	r2, r3
 8003b02:	2300      	movs	r3, #0
 8003b04:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b06:	4a18      	ldr	r2, [pc, #96]	; (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b0a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d04b      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b16:	f7fe f8e3 	bl	8001ce0 <HAL_GetTick>
 8003b1a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b1c:	e00a      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b1e:	f7fe f8df 	bl	8001ce0 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e180      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003b34:	2302      	movs	r3, #2
 8003b36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b3a:	fa93 f3a3 	rbit	r3, r3
 8003b3e:	627b      	str	r3, [r7, #36]	; 0x24
 8003b40:	2302      	movs	r3, #2
 8003b42:	623b      	str	r3, [r7, #32]
 8003b44:	6a3b      	ldr	r3, [r7, #32]
 8003b46:	fa93 f3a3 	rbit	r3, r3
 8003b4a:	61fb      	str	r3, [r7, #28]
  return result;
 8003b4c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b4e:	fab3 f383 	clz	r3, r3
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	095b      	lsrs	r3, r3, #5
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	f043 0302 	orr.w	r3, r3, #2
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d108      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003b62:	4b01      	ldr	r3, [pc, #4]	; (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	e00d      	b.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	40007000 	.word	0x40007000
 8003b70:	10908100 	.word	0x10908100
 8003b74:	2302      	movs	r3, #2
 8003b76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	fa93 f3a3 	rbit	r3, r3
 8003b7e:	617b      	str	r3, [r7, #20]
 8003b80:	4b9a      	ldr	r3, [pc, #616]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b84:	2202      	movs	r2, #2
 8003b86:	613a      	str	r2, [r7, #16]
 8003b88:	693a      	ldr	r2, [r7, #16]
 8003b8a:	fa92 f2a2 	rbit	r2, r2
 8003b8e:	60fa      	str	r2, [r7, #12]
  return result;
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	fab2 f282 	clz	r2, r2
 8003b96:	b2d2      	uxtb	r2, r2
 8003b98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b9c:	b2d2      	uxtb	r2, r2
 8003b9e:	f002 021f 	and.w	r2, r2, #31
 8003ba2:	2101      	movs	r1, #1
 8003ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba8:	4013      	ands	r3, r2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d0b7      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003bae:	4b8f      	ldr	r3, [pc, #572]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	498c      	ldr	r1, [pc, #560]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003bc0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d105      	bne.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bc8:	4b88      	ldr	r3, [pc, #544]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003bca:	69db      	ldr	r3, [r3, #28]
 8003bcc:	4a87      	ldr	r2, [pc, #540]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003bce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bd2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d008      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003be0:	4b82      	ldr	r3, [pc, #520]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be4:	f023 0203 	bic.w	r2, r3, #3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	497f      	ldr	r1, [pc, #508]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d008      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003bfe:	4b7b      	ldr	r3, [pc, #492]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c02:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	4978      	ldr	r1, [pc, #480]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d008      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c1c:	4b73      	ldr	r3, [pc, #460]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c20:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	4970      	ldr	r1, [pc, #448]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0320 	and.w	r3, r3, #32
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d008      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c3a:	4b6c      	ldr	r3, [pc, #432]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3e:	f023 0210 	bic.w	r2, r3, #16
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	4969      	ldr	r1, [pc, #420]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d008      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003c58:	4b64      	ldr	r3, [pc, #400]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c64:	4961      	ldr	r1, [pc, #388]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d008      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c76:	4b5d      	ldr	r3, [pc, #372]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7a:	f023 0220 	bic.w	r2, r3, #32
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	495a      	ldr	r1, [pc, #360]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d008      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c94:	4b55      	ldr	r3, [pc, #340]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c98:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	4952      	ldr	r1, [pc, #328]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0308 	and.w	r3, r3, #8
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d008      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003cb2:	4b4e      	ldr	r3, [pc, #312]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	494b      	ldr	r1, [pc, #300]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0310 	and.w	r3, r3, #16
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d008      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cd0:	4b46      	ldr	r3, [pc, #280]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	4943      	ldr	r1, [pc, #268]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d008      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003cee:	4b3f      	ldr	r3, [pc, #252]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfa:	493c      	ldr	r1, [pc, #240]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d008      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003d0c:	4b37      	ldr	r3, [pc, #220]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d10:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d18:	4934      	ldr	r1, [pc, #208]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d008      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003d2a:	4b30      	ldr	r3, [pc, #192]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d36:	492d      	ldr	r1, [pc, #180]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003d48:	4b28      	ldr	r3, [pc, #160]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d54:	4925      	ldr	r1, [pc, #148]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d008      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003d66:	4b21      	ldr	r3, [pc, #132]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d6a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d72:	491e      	ldr	r1, [pc, #120]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d008      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003d84:	4b19      	ldr	r3, [pc, #100]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d88:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d90:	4916      	ldr	r1, [pc, #88]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d008      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003da2:	4b12      	ldr	r3, [pc, #72]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dae:	490f      	ldr	r1, [pc, #60]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d008      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003dc0:	4b0a      	ldr	r3, [pc, #40]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dcc:	4907      	ldr	r1, [pc, #28]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00c      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003dde:	4b03      	ldr	r3, [pc, #12]	; (8003dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	e002      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003dea:	bf00      	nop
 8003dec:	40021000 	.word	0x40021000
 8003df0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003df2:	4913      	ldr	r1, [pc, #76]	; (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d008      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003e04:	4b0e      	ldr	r3, [pc, #56]	; (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e08:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e10:	490b      	ldr	r1, [pc, #44]	; (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d008      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003e22:	4b07      	ldr	r3, [pc, #28]	; (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e26:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e2e:	4904      	ldr	r1, [pc, #16]	; (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3748      	adds	r7, #72	; 0x48
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	40021000 	.word	0x40021000

08003e44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e09d      	b.n	8003f92 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d108      	bne.n	8003e70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e66:	d009      	beq.n	8003e7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	61da      	str	r2, [r3, #28]
 8003e6e:	e005      	b.n	8003e7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d106      	bne.n	8003e9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f7fd faac 	bl	80013f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003eb2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ebc:	d902      	bls.n	8003ec4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	60fb      	str	r3, [r7, #12]
 8003ec2:	e002      	b.n	8003eca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003ec4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ec8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003ed2:	d007      	beq.n	8003ee4 <HAL_SPI_Init+0xa0>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003edc:	d002      	beq.n	8003ee4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f12:	431a      	orrs	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	69db      	ldr	r3, [r3, #28]
 8003f18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a1b      	ldr	r3, [r3, #32]
 8003f22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f26:	ea42 0103 	orr.w	r1, r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	430a      	orrs	r2, r1
 8003f38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	0c1b      	lsrs	r3, r3, #16
 8003f40:	f003 0204 	and.w	r2, r3, #4
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	f003 0310 	and.w	r3, r3, #16
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f52:	f003 0308 	and.w	r3, r3, #8
 8003f56:	431a      	orrs	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003f60:	ea42 0103 	orr.w	r1, r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	69da      	ldr	r2, [r3, #28]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b088      	sub	sp, #32
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	60f8      	str	r0, [r7, #12]
 8003fa2:	60b9      	str	r1, [r7, #8]
 8003fa4:	603b      	str	r3, [r7, #0]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003faa:	2300      	movs	r3, #0
 8003fac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d101      	bne.n	8003fbc <HAL_SPI_Transmit+0x22>
 8003fb8:	2302      	movs	r3, #2
 8003fba:	e158      	b.n	800426e <HAL_SPI_Transmit+0x2d4>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fc4:	f7fd fe8c 	bl	8001ce0 <HAL_GetTick>
 8003fc8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003fca:	88fb      	ldrh	r3, [r7, #6]
 8003fcc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d002      	beq.n	8003fe0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003fda:	2302      	movs	r3, #2
 8003fdc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003fde:	e13d      	b.n	800425c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d002      	beq.n	8003fec <HAL_SPI_Transmit+0x52>
 8003fe6:	88fb      	ldrh	r3, [r7, #6]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d102      	bne.n	8003ff2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ff0:	e134      	b.n	800425c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2203      	movs	r2, #3
 8003ff6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	68ba      	ldr	r2, [r7, #8]
 8004004:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	88fa      	ldrh	r2, [r7, #6]
 800400a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	88fa      	ldrh	r2, [r7, #6]
 8004010:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2200      	movs	r2, #0
 8004016:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2200      	movs	r2, #0
 8004024:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800403c:	d10f      	bne.n	800405e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800404c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800405c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004068:	2b40      	cmp	r3, #64	; 0x40
 800406a:	d007      	beq.n	800407c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800407a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004084:	d94b      	bls.n	800411e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d002      	beq.n	8004094 <HAL_SPI_Transmit+0xfa>
 800408e:	8afb      	ldrh	r3, [r7, #22]
 8004090:	2b01      	cmp	r3, #1
 8004092:	d13e      	bne.n	8004112 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004098:	881a      	ldrh	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a4:	1c9a      	adds	r2, r3, #2
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	3b01      	subs	r3, #1
 80040b2:	b29a      	uxth	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80040b8:	e02b      	b.n	8004112 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 0302 	and.w	r3, r3, #2
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d112      	bne.n	80040ee <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040cc:	881a      	ldrh	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d8:	1c9a      	adds	r2, r3, #2
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	3b01      	subs	r3, #1
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040ec:	e011      	b.n	8004112 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040ee:	f7fd fdf7 	bl	8001ce0 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d803      	bhi.n	8004106 <HAL_SPI_Transmit+0x16c>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004104:	d102      	bne.n	800410c <HAL_SPI_Transmit+0x172>
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d102      	bne.n	8004112 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004110:	e0a4      	b.n	800425c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004116:	b29b      	uxth	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1ce      	bne.n	80040ba <HAL_SPI_Transmit+0x120>
 800411c:	e07c      	b.n	8004218 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d002      	beq.n	800412c <HAL_SPI_Transmit+0x192>
 8004126:	8afb      	ldrh	r3, [r7, #22]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d170      	bne.n	800420e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004130:	b29b      	uxth	r3, r3
 8004132:	2b01      	cmp	r3, #1
 8004134:	d912      	bls.n	800415c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800413a:	881a      	ldrh	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004146:	1c9a      	adds	r2, r3, #2
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004150:	b29b      	uxth	r3, r3
 8004152:	3b02      	subs	r3, #2
 8004154:	b29a      	uxth	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	87da      	strh	r2, [r3, #62]	; 0x3e
 800415a:	e058      	b.n	800420e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	330c      	adds	r3, #12
 8004166:	7812      	ldrb	r2, [r2, #0]
 8004168:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416e:	1c5a      	adds	r2, r3, #1
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004178:	b29b      	uxth	r3, r3
 800417a:	3b01      	subs	r3, #1
 800417c:	b29a      	uxth	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004182:	e044      	b.n	800420e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b02      	cmp	r3, #2
 8004190:	d12b      	bne.n	80041ea <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004196:	b29b      	uxth	r3, r3
 8004198:	2b01      	cmp	r3, #1
 800419a:	d912      	bls.n	80041c2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a0:	881a      	ldrh	r2, [r3, #0]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ac:	1c9a      	adds	r2, r3, #2
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	3b02      	subs	r3, #2
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	87da      	strh	r2, [r3, #62]	; 0x3e
 80041c0:	e025      	b.n	800420e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	330c      	adds	r3, #12
 80041cc:	7812      	ldrb	r2, [r2, #0]
 80041ce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d4:	1c5a      	adds	r2, r3, #1
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041de:	b29b      	uxth	r3, r3
 80041e0:	3b01      	subs	r3, #1
 80041e2:	b29a      	uxth	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80041e8:	e011      	b.n	800420e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041ea:	f7fd fd79 	bl	8001ce0 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d803      	bhi.n	8004202 <HAL_SPI_Transmit+0x268>
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004200:	d102      	bne.n	8004208 <HAL_SPI_Transmit+0x26e>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d102      	bne.n	800420e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800420c:	e026      	b.n	800425c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004212:	b29b      	uxth	r3, r3
 8004214:	2b00      	cmp	r3, #0
 8004216:	d1b5      	bne.n	8004184 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004218:	69ba      	ldr	r2, [r7, #24]
 800421a:	6839      	ldr	r1, [r7, #0]
 800421c:	68f8      	ldr	r0, [r7, #12]
 800421e:	f000 f949 	bl	80044b4 <SPI_EndRxTxTransaction>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d002      	beq.n	800422e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2220      	movs	r2, #32
 800422c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10a      	bne.n	800424c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004236:	2300      	movs	r3, #0
 8004238:	613b      	str	r3, [r7, #16]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	613b      	str	r3, [r7, #16]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	613b      	str	r3, [r7, #16]
 800424a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004250:	2b00      	cmp	r3, #0
 8004252:	d002      	beq.n	800425a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	77fb      	strb	r3, [r7, #31]
 8004258:	e000      	b.n	800425c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800425a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800426c:	7ffb      	ldrb	r3, [r7, #31]
}
 800426e:	4618      	mov	r0, r3
 8004270:	3720      	adds	r7, #32
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b088      	sub	sp, #32
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	603b      	str	r3, [r7, #0]
 8004284:	4613      	mov	r3, r2
 8004286:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004288:	f7fd fd2a 	bl	8001ce0 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004290:	1a9b      	subs	r3, r3, r2
 8004292:	683a      	ldr	r2, [r7, #0]
 8004294:	4413      	add	r3, r2
 8004296:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004298:	f7fd fd22 	bl	8001ce0 <HAL_GetTick>
 800429c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800429e:	4b39      	ldr	r3, [pc, #228]	; (8004384 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	015b      	lsls	r3, r3, #5
 80042a4:	0d1b      	lsrs	r3, r3, #20
 80042a6:	69fa      	ldr	r2, [r7, #28]
 80042a8:	fb02 f303 	mul.w	r3, r2, r3
 80042ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042ae:	e054      	b.n	800435a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042b6:	d050      	beq.n	800435a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042b8:	f7fd fd12 	bl	8001ce0 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	69fa      	ldr	r2, [r7, #28]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d902      	bls.n	80042ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d13d      	bne.n	800434a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685a      	ldr	r2, [r3, #4]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80042dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042e6:	d111      	bne.n	800430c <SPI_WaitFlagStateUntilTimeout+0x94>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042f0:	d004      	beq.n	80042fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042fa:	d107      	bne.n	800430c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800430a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004310:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004314:	d10f      	bne.n	8004336 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004324:	601a      	str	r2, [r3, #0]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004334:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e017      	b.n	800437a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004350:	2300      	movs	r3, #0
 8004352:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	3b01      	subs	r3, #1
 8004358:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	689a      	ldr	r2, [r3, #8]
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	4013      	ands	r3, r2
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	429a      	cmp	r2, r3
 8004368:	bf0c      	ite	eq
 800436a:	2301      	moveq	r3, #1
 800436c:	2300      	movne	r3, #0
 800436e:	b2db      	uxtb	r3, r3
 8004370:	461a      	mov	r2, r3
 8004372:	79fb      	ldrb	r3, [r7, #7]
 8004374:	429a      	cmp	r2, r3
 8004376:	d19b      	bne.n	80042b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3720      	adds	r7, #32
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	20000004 	.word	0x20000004

08004388 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b08a      	sub	sp, #40	; 0x28
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
 8004394:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004396:	2300      	movs	r3, #0
 8004398:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800439a:	f7fd fca1 	bl	8001ce0 <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	683a      	ldr	r2, [r7, #0]
 80043a6:	4413      	add	r3, r2
 80043a8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80043aa:	f7fd fc99 	bl	8001ce0 <HAL_GetTick>
 80043ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	330c      	adds	r3, #12
 80043b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80043b8:	4b3d      	ldr	r3, [pc, #244]	; (80044b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	4613      	mov	r3, r2
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	4413      	add	r3, r2
 80043c2:	00da      	lsls	r2, r3, #3
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	0d1b      	lsrs	r3, r3, #20
 80043c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ca:	fb02 f303 	mul.w	r3, r2, r3
 80043ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80043d0:	e060      	b.n	8004494 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80043d8:	d107      	bne.n	80043ea <SPI_WaitFifoStateUntilTimeout+0x62>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d104      	bne.n	80043ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80043e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043f0:	d050      	beq.n	8004494 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043f2:	f7fd fc75 	bl	8001ce0 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	6a3b      	ldr	r3, [r7, #32]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043fe:	429a      	cmp	r2, r3
 8004400:	d902      	bls.n	8004408 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004404:	2b00      	cmp	r3, #0
 8004406:	d13d      	bne.n	8004484 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004416:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004420:	d111      	bne.n	8004446 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800442a:	d004      	beq.n	8004436 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004434:	d107      	bne.n	8004446 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004444:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800444a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800444e:	d10f      	bne.n	8004470 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800446e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e010      	b.n	80044a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	3b01      	subs	r3, #1
 8004492:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	689a      	ldr	r2, [r3, #8]
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	4013      	ands	r3, r2
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d196      	bne.n	80043d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3728      	adds	r7, #40	; 0x28
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	20000004 	.word	0x20000004

080044b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af02      	add	r7, sp, #8
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	f7ff ff5b 	bl	8004388 <SPI_WaitFifoStateUntilTimeout>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d007      	beq.n	80044e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044dc:	f043 0220 	orr.w	r2, r3, #32
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e027      	b.n	8004538 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	2200      	movs	r2, #0
 80044f0:	2180      	movs	r1, #128	; 0x80
 80044f2:	68f8      	ldr	r0, [r7, #12]
 80044f4:	f7ff fec0 	bl	8004278 <SPI_WaitFlagStateUntilTimeout>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d007      	beq.n	800450e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004502:	f043 0220 	orr.w	r2, r3, #32
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e014      	b.n	8004538 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2200      	movs	r2, #0
 8004516:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f7ff ff34 	bl	8004388 <SPI_WaitFifoStateUntilTimeout>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d007      	beq.n	8004536 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800452a:	f043 0220 	orr.w	r2, r3, #32
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e000      	b.n	8004538 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3710      	adds	r7, #16
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d101      	bne.n	8004552 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e049      	b.n	80045e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004558:	b2db      	uxtb	r3, r3
 800455a:	2b00      	cmp	r3, #0
 800455c:	d106      	bne.n	800456c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7fd fa12 	bl	8001990 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2202      	movs	r2, #2
 8004570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	3304      	adds	r3, #4
 800457c:	4619      	mov	r1, r3
 800457e:	4610      	mov	r0, r2
 8004580:	f001 f908 	bl	8005794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3708      	adds	r7, #8
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
	...

080045f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b085      	sub	sp, #20
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	2b01      	cmp	r3, #1
 8004602:	d001      	beq.n	8004608 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e047      	b.n	8004698 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a23      	ldr	r2, [pc, #140]	; (80046a4 <HAL_TIM_Base_Start+0xb4>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d01d      	beq.n	8004656 <HAL_TIM_Base_Start+0x66>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004622:	d018      	beq.n	8004656 <HAL_TIM_Base_Start+0x66>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a1f      	ldr	r2, [pc, #124]	; (80046a8 <HAL_TIM_Base_Start+0xb8>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d013      	beq.n	8004656 <HAL_TIM_Base_Start+0x66>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a1e      	ldr	r2, [pc, #120]	; (80046ac <HAL_TIM_Base_Start+0xbc>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d00e      	beq.n	8004656 <HAL_TIM_Base_Start+0x66>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a1c      	ldr	r2, [pc, #112]	; (80046b0 <HAL_TIM_Base_Start+0xc0>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d009      	beq.n	8004656 <HAL_TIM_Base_Start+0x66>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a1b      	ldr	r2, [pc, #108]	; (80046b4 <HAL_TIM_Base_Start+0xc4>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d004      	beq.n	8004656 <HAL_TIM_Base_Start+0x66>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a19      	ldr	r2, [pc, #100]	; (80046b8 <HAL_TIM_Base_Start+0xc8>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d115      	bne.n	8004682 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	4b17      	ldr	r3, [pc, #92]	; (80046bc <HAL_TIM_Base_Start+0xcc>)
 800465e:	4013      	ands	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2b06      	cmp	r3, #6
 8004666:	d015      	beq.n	8004694 <HAL_TIM_Base_Start+0xa4>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800466e:	d011      	beq.n	8004694 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f042 0201 	orr.w	r2, r2, #1
 800467e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004680:	e008      	b.n	8004694 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f042 0201 	orr.w	r2, r2, #1
 8004690:	601a      	str	r2, [r3, #0]
 8004692:	e000      	b.n	8004696 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004694:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3714      	adds	r7, #20
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	40012c00 	.word	0x40012c00
 80046a8:	40000400 	.word	0x40000400
 80046ac:	40000800 	.word	0x40000800
 80046b0:	40013400 	.word	0x40013400
 80046b4:	40014000 	.word	0x40014000
 80046b8:	40015000 	.word	0x40015000
 80046bc:	00010007 	.word	0x00010007

080046c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e049      	b.n	8004766 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d106      	bne.n	80046ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 f841 	bl	800476e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2202      	movs	r2, #2
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	3304      	adds	r3, #4
 80046fc:	4619      	mov	r1, r3
 80046fe:	4610      	mov	r0, r2
 8004700:	f001 f848 	bl	8005794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3708      	adds	r7, #8
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
	...

08004784 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d109      	bne.n	80047a8 <HAL_TIM_PWM_Start+0x24>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b01      	cmp	r3, #1
 800479e:	bf14      	ite	ne
 80047a0:	2301      	movne	r3, #1
 80047a2:	2300      	moveq	r3, #0
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	e03c      	b.n	8004822 <HAL_TIM_PWM_Start+0x9e>
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d109      	bne.n	80047c2 <HAL_TIM_PWM_Start+0x3e>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	bf14      	ite	ne
 80047ba:	2301      	movne	r3, #1
 80047bc:	2300      	moveq	r3, #0
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	e02f      	b.n	8004822 <HAL_TIM_PWM_Start+0x9e>
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d109      	bne.n	80047dc <HAL_TIM_PWM_Start+0x58>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	bf14      	ite	ne
 80047d4:	2301      	movne	r3, #1
 80047d6:	2300      	moveq	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	e022      	b.n	8004822 <HAL_TIM_PWM_Start+0x9e>
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	2b0c      	cmp	r3, #12
 80047e0:	d109      	bne.n	80047f6 <HAL_TIM_PWM_Start+0x72>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	bf14      	ite	ne
 80047ee:	2301      	movne	r3, #1
 80047f0:	2300      	moveq	r3, #0
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	e015      	b.n	8004822 <HAL_TIM_PWM_Start+0x9e>
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	2b10      	cmp	r3, #16
 80047fa:	d109      	bne.n	8004810 <HAL_TIM_PWM_Start+0x8c>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b01      	cmp	r3, #1
 8004806:	bf14      	ite	ne
 8004808:	2301      	movne	r3, #1
 800480a:	2300      	moveq	r3, #0
 800480c:	b2db      	uxtb	r3, r3
 800480e:	e008      	b.n	8004822 <HAL_TIM_PWM_Start+0x9e>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004816:	b2db      	uxtb	r3, r3
 8004818:	2b01      	cmp	r3, #1
 800481a:	bf14      	ite	ne
 800481c:	2301      	movne	r3, #1
 800481e:	2300      	moveq	r3, #0
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e0a1      	b.n	800496e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d104      	bne.n	800483a <HAL_TIM_PWM_Start+0xb6>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2202      	movs	r2, #2
 8004834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004838:	e023      	b.n	8004882 <HAL_TIM_PWM_Start+0xfe>
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	2b04      	cmp	r3, #4
 800483e:	d104      	bne.n	800484a <HAL_TIM_PWM_Start+0xc6>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2202      	movs	r2, #2
 8004844:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004848:	e01b      	b.n	8004882 <HAL_TIM_PWM_Start+0xfe>
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	2b08      	cmp	r3, #8
 800484e:	d104      	bne.n	800485a <HAL_TIM_PWM_Start+0xd6>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2202      	movs	r2, #2
 8004854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004858:	e013      	b.n	8004882 <HAL_TIM_PWM_Start+0xfe>
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b0c      	cmp	r3, #12
 800485e:	d104      	bne.n	800486a <HAL_TIM_PWM_Start+0xe6>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004868:	e00b      	b.n	8004882 <HAL_TIM_PWM_Start+0xfe>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b10      	cmp	r3, #16
 800486e:	d104      	bne.n	800487a <HAL_TIM_PWM_Start+0xf6>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2202      	movs	r2, #2
 8004874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004878:	e003      	b.n	8004882 <HAL_TIM_PWM_Start+0xfe>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2202      	movs	r2, #2
 800487e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2201      	movs	r2, #1
 8004888:	6839      	ldr	r1, [r7, #0]
 800488a:	4618      	mov	r0, r3
 800488c:	f001 fd78 	bl	8006380 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a38      	ldr	r2, [pc, #224]	; (8004978 <HAL_TIM_PWM_Start+0x1f4>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d018      	beq.n	80048cc <HAL_TIM_PWM_Start+0x148>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a37      	ldr	r2, [pc, #220]	; (800497c <HAL_TIM_PWM_Start+0x1f8>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d013      	beq.n	80048cc <HAL_TIM_PWM_Start+0x148>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a35      	ldr	r2, [pc, #212]	; (8004980 <HAL_TIM_PWM_Start+0x1fc>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d00e      	beq.n	80048cc <HAL_TIM_PWM_Start+0x148>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a34      	ldr	r2, [pc, #208]	; (8004984 <HAL_TIM_PWM_Start+0x200>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d009      	beq.n	80048cc <HAL_TIM_PWM_Start+0x148>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a32      	ldr	r2, [pc, #200]	; (8004988 <HAL_TIM_PWM_Start+0x204>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d004      	beq.n	80048cc <HAL_TIM_PWM_Start+0x148>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a31      	ldr	r2, [pc, #196]	; (800498c <HAL_TIM_PWM_Start+0x208>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d101      	bne.n	80048d0 <HAL_TIM_PWM_Start+0x14c>
 80048cc:	2301      	movs	r3, #1
 80048ce:	e000      	b.n	80048d2 <HAL_TIM_PWM_Start+0x14e>
 80048d0:	2300      	movs	r3, #0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d007      	beq.n	80048e6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a23      	ldr	r2, [pc, #140]	; (8004978 <HAL_TIM_PWM_Start+0x1f4>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d01d      	beq.n	800492c <HAL_TIM_PWM_Start+0x1a8>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048f8:	d018      	beq.n	800492c <HAL_TIM_PWM_Start+0x1a8>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a24      	ldr	r2, [pc, #144]	; (8004990 <HAL_TIM_PWM_Start+0x20c>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d013      	beq.n	800492c <HAL_TIM_PWM_Start+0x1a8>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a22      	ldr	r2, [pc, #136]	; (8004994 <HAL_TIM_PWM_Start+0x210>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d00e      	beq.n	800492c <HAL_TIM_PWM_Start+0x1a8>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a1a      	ldr	r2, [pc, #104]	; (800497c <HAL_TIM_PWM_Start+0x1f8>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d009      	beq.n	800492c <HAL_TIM_PWM_Start+0x1a8>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a18      	ldr	r2, [pc, #96]	; (8004980 <HAL_TIM_PWM_Start+0x1fc>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d004      	beq.n	800492c <HAL_TIM_PWM_Start+0x1a8>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a19      	ldr	r2, [pc, #100]	; (800498c <HAL_TIM_PWM_Start+0x208>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d115      	bne.n	8004958 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	689a      	ldr	r2, [r3, #8]
 8004932:	4b19      	ldr	r3, [pc, #100]	; (8004998 <HAL_TIM_PWM_Start+0x214>)
 8004934:	4013      	ands	r3, r2
 8004936:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2b06      	cmp	r3, #6
 800493c:	d015      	beq.n	800496a <HAL_TIM_PWM_Start+0x1e6>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004944:	d011      	beq.n	800496a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f042 0201 	orr.w	r2, r2, #1
 8004954:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004956:	e008      	b.n	800496a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f042 0201 	orr.w	r2, r2, #1
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	e000      	b.n	800496c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800496a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3710      	adds	r7, #16
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	40012c00 	.word	0x40012c00
 800497c:	40013400 	.word	0x40013400
 8004980:	40014000 	.word	0x40014000
 8004984:	40014400 	.word	0x40014400
 8004988:	40014800 	.word	0x40014800
 800498c:	40015000 	.word	0x40015000
 8004990:	40000400 	.word	0x40000400
 8004994:	40000800 	.word	0x40000800
 8004998:	00010007 	.word	0x00010007

0800499c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b082      	sub	sp, #8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d101      	bne.n	80049ae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e049      	b.n	8004a42 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d106      	bne.n	80049c8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f841 	bl	8004a4a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2202      	movs	r2, #2
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3304      	adds	r3, #4
 80049d8:	4619      	mov	r1, r3
 80049da:	4610      	mov	r0, r2
 80049dc:	f000 feda 	bl	8005794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3708      	adds	r7, #8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b083      	sub	sp, #12
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004a52:	bf00      	nop
 8004a54:	370c      	adds	r7, #12
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
	...

08004a60 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d104      	bne.n	8004a7a <HAL_TIM_IC_Start+0x1a>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	e023      	b.n	8004ac2 <HAL_TIM_IC_Start+0x62>
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	2b04      	cmp	r3, #4
 8004a7e:	d104      	bne.n	8004a8a <HAL_TIM_IC_Start+0x2a>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	e01b      	b.n	8004ac2 <HAL_TIM_IC_Start+0x62>
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	2b08      	cmp	r3, #8
 8004a8e:	d104      	bne.n	8004a9a <HAL_TIM_IC_Start+0x3a>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	e013      	b.n	8004ac2 <HAL_TIM_IC_Start+0x62>
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b0c      	cmp	r3, #12
 8004a9e:	d104      	bne.n	8004aaa <HAL_TIM_IC_Start+0x4a>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	e00b      	b.n	8004ac2 <HAL_TIM_IC_Start+0x62>
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	2b10      	cmp	r3, #16
 8004aae:	d104      	bne.n	8004aba <HAL_TIM_IC_Start+0x5a>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	e003      	b.n	8004ac2 <HAL_TIM_IC_Start+0x62>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d104      	bne.n	8004ad4 <HAL_TIM_IC_Start+0x74>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	e013      	b.n	8004afc <HAL_TIM_IC_Start+0x9c>
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	2b04      	cmp	r3, #4
 8004ad8:	d104      	bne.n	8004ae4 <HAL_TIM_IC_Start+0x84>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	e00b      	b.n	8004afc <HAL_TIM_IC_Start+0x9c>
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d104      	bne.n	8004af4 <HAL_TIM_IC_Start+0x94>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	e003      	b.n	8004afc <HAL_TIM_IC_Start+0x9c>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d102      	bne.n	8004b0a <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b04:	7bbb      	ldrb	r3, [r7, #14]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d001      	beq.n	8004b0e <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e092      	b.n	8004c34 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d104      	bne.n	8004b1e <HAL_TIM_IC_Start+0xbe>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b1c:	e023      	b.n	8004b66 <HAL_TIM_IC_Start+0x106>
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b04      	cmp	r3, #4
 8004b22:	d104      	bne.n	8004b2e <HAL_TIM_IC_Start+0xce>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b2c:	e01b      	b.n	8004b66 <HAL_TIM_IC_Start+0x106>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d104      	bne.n	8004b3e <HAL_TIM_IC_Start+0xde>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b3c:	e013      	b.n	8004b66 <HAL_TIM_IC_Start+0x106>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2b0c      	cmp	r3, #12
 8004b42:	d104      	bne.n	8004b4e <HAL_TIM_IC_Start+0xee>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b4c:	e00b      	b.n	8004b66 <HAL_TIM_IC_Start+0x106>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b10      	cmp	r3, #16
 8004b52:	d104      	bne.n	8004b5e <HAL_TIM_IC_Start+0xfe>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b5c:	e003      	b.n	8004b66 <HAL_TIM_IC_Start+0x106>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2202      	movs	r2, #2
 8004b62:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d104      	bne.n	8004b76 <HAL_TIM_IC_Start+0x116>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b74:	e013      	b.n	8004b9e <HAL_TIM_IC_Start+0x13e>
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	2b04      	cmp	r3, #4
 8004b7a:	d104      	bne.n	8004b86 <HAL_TIM_IC_Start+0x126>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2202      	movs	r2, #2
 8004b80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b84:	e00b      	b.n	8004b9e <HAL_TIM_IC_Start+0x13e>
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	2b08      	cmp	r3, #8
 8004b8a:	d104      	bne.n	8004b96 <HAL_TIM_IC_Start+0x136>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2202      	movs	r2, #2
 8004b90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004b94:	e003      	b.n	8004b9e <HAL_TIM_IC_Start+0x13e>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2202      	movs	r2, #2
 8004b9a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	6839      	ldr	r1, [r7, #0]
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f001 fbea 	bl	8006380 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a22      	ldr	r2, [pc, #136]	; (8004c3c <HAL_TIM_IC_Start+0x1dc>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d01d      	beq.n	8004bf2 <HAL_TIM_IC_Start+0x192>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bbe:	d018      	beq.n	8004bf2 <HAL_TIM_IC_Start+0x192>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a1e      	ldr	r2, [pc, #120]	; (8004c40 <HAL_TIM_IC_Start+0x1e0>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d013      	beq.n	8004bf2 <HAL_TIM_IC_Start+0x192>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a1d      	ldr	r2, [pc, #116]	; (8004c44 <HAL_TIM_IC_Start+0x1e4>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d00e      	beq.n	8004bf2 <HAL_TIM_IC_Start+0x192>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a1b      	ldr	r2, [pc, #108]	; (8004c48 <HAL_TIM_IC_Start+0x1e8>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d009      	beq.n	8004bf2 <HAL_TIM_IC_Start+0x192>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a1a      	ldr	r2, [pc, #104]	; (8004c4c <HAL_TIM_IC_Start+0x1ec>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d004      	beq.n	8004bf2 <HAL_TIM_IC_Start+0x192>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a18      	ldr	r2, [pc, #96]	; (8004c50 <HAL_TIM_IC_Start+0x1f0>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d115      	bne.n	8004c1e <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	689a      	ldr	r2, [r3, #8]
 8004bf8:	4b16      	ldr	r3, [pc, #88]	; (8004c54 <HAL_TIM_IC_Start+0x1f4>)
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	2b06      	cmp	r3, #6
 8004c02:	d015      	beq.n	8004c30 <HAL_TIM_IC_Start+0x1d0>
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c0a:	d011      	beq.n	8004c30 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f042 0201 	orr.w	r2, r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c1c:	e008      	b.n	8004c30 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f042 0201 	orr.w	r2, r2, #1
 8004c2c:	601a      	str	r2, [r3, #0]
 8004c2e:	e000      	b.n	8004c32 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	40012c00 	.word	0x40012c00
 8004c40:	40000400 	.word	0x40000400
 8004c44:	40000800 	.word	0x40000800
 8004c48:	40013400 	.word	0x40013400
 8004c4c:	40014000 	.word	0x40014000
 8004c50:	40015000 	.word	0x40015000
 8004c54:	00010007 	.word	0x00010007

08004c58 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d104      	bne.n	8004c76 <HAL_TIM_IC_Start_IT+0x1e>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	e023      	b.n	8004cbe <HAL_TIM_IC_Start_IT+0x66>
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2b04      	cmp	r3, #4
 8004c7a:	d104      	bne.n	8004c86 <HAL_TIM_IC_Start_IT+0x2e>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	e01b      	b.n	8004cbe <HAL_TIM_IC_Start_IT+0x66>
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2b08      	cmp	r3, #8
 8004c8a:	d104      	bne.n	8004c96 <HAL_TIM_IC_Start_IT+0x3e>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	e013      	b.n	8004cbe <HAL_TIM_IC_Start_IT+0x66>
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b0c      	cmp	r3, #12
 8004c9a:	d104      	bne.n	8004ca6 <HAL_TIM_IC_Start_IT+0x4e>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	e00b      	b.n	8004cbe <HAL_TIM_IC_Start_IT+0x66>
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	2b10      	cmp	r3, #16
 8004caa:	d104      	bne.n	8004cb6 <HAL_TIM_IC_Start_IT+0x5e>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	e003      	b.n	8004cbe <HAL_TIM_IC_Start_IT+0x66>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d104      	bne.n	8004cd0 <HAL_TIM_IC_Start_IT+0x78>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	e013      	b.n	8004cf8 <HAL_TIM_IC_Start_IT+0xa0>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	2b04      	cmp	r3, #4
 8004cd4:	d104      	bne.n	8004ce0 <HAL_TIM_IC_Start_IT+0x88>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	e00b      	b.n	8004cf8 <HAL_TIM_IC_Start_IT+0xa0>
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	2b08      	cmp	r3, #8
 8004ce4:	d104      	bne.n	8004cf0 <HAL_TIM_IC_Start_IT+0x98>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	e003      	b.n	8004cf8 <HAL_TIM_IC_Start_IT+0xa0>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004cfa:	7bbb      	ldrb	r3, [r7, #14]
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d102      	bne.n	8004d06 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d00:	7b7b      	ldrb	r3, [r7, #13]
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d001      	beq.n	8004d0a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e0dd      	b.n	8004ec6 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d104      	bne.n	8004d1a <HAL_TIM_IC_Start_IT+0xc2>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2202      	movs	r2, #2
 8004d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d18:	e023      	b.n	8004d62 <HAL_TIM_IC_Start_IT+0x10a>
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	d104      	bne.n	8004d2a <HAL_TIM_IC_Start_IT+0xd2>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d28:	e01b      	b.n	8004d62 <HAL_TIM_IC_Start_IT+0x10a>
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	2b08      	cmp	r3, #8
 8004d2e:	d104      	bne.n	8004d3a <HAL_TIM_IC_Start_IT+0xe2>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2202      	movs	r2, #2
 8004d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d38:	e013      	b.n	8004d62 <HAL_TIM_IC_Start_IT+0x10a>
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	2b0c      	cmp	r3, #12
 8004d3e:	d104      	bne.n	8004d4a <HAL_TIM_IC_Start_IT+0xf2>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d48:	e00b      	b.n	8004d62 <HAL_TIM_IC_Start_IT+0x10a>
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	2b10      	cmp	r3, #16
 8004d4e:	d104      	bne.n	8004d5a <HAL_TIM_IC_Start_IT+0x102>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2202      	movs	r2, #2
 8004d54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d58:	e003      	b.n	8004d62 <HAL_TIM_IC_Start_IT+0x10a>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2202      	movs	r2, #2
 8004d5e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d104      	bne.n	8004d72 <HAL_TIM_IC_Start_IT+0x11a>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2202      	movs	r2, #2
 8004d6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d70:	e013      	b.n	8004d9a <HAL_TIM_IC_Start_IT+0x142>
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	2b04      	cmp	r3, #4
 8004d76:	d104      	bne.n	8004d82 <HAL_TIM_IC_Start_IT+0x12a>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2202      	movs	r2, #2
 8004d7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d80:	e00b      	b.n	8004d9a <HAL_TIM_IC_Start_IT+0x142>
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	2b08      	cmp	r3, #8
 8004d86:	d104      	bne.n	8004d92 <HAL_TIM_IC_Start_IT+0x13a>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2202      	movs	r2, #2
 8004d8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004d90:	e003      	b.n	8004d9a <HAL_TIM_IC_Start_IT+0x142>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2202      	movs	r2, #2
 8004d96:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	2b0c      	cmp	r3, #12
 8004d9e:	d841      	bhi.n	8004e24 <HAL_TIM_IC_Start_IT+0x1cc>
 8004da0:	a201      	add	r2, pc, #4	; (adr r2, 8004da8 <HAL_TIM_IC_Start_IT+0x150>)
 8004da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da6:	bf00      	nop
 8004da8:	08004ddd 	.word	0x08004ddd
 8004dac:	08004e25 	.word	0x08004e25
 8004db0:	08004e25 	.word	0x08004e25
 8004db4:	08004e25 	.word	0x08004e25
 8004db8:	08004def 	.word	0x08004def
 8004dbc:	08004e25 	.word	0x08004e25
 8004dc0:	08004e25 	.word	0x08004e25
 8004dc4:	08004e25 	.word	0x08004e25
 8004dc8:	08004e01 	.word	0x08004e01
 8004dcc:	08004e25 	.word	0x08004e25
 8004dd0:	08004e25 	.word	0x08004e25
 8004dd4:	08004e25 	.word	0x08004e25
 8004dd8:	08004e13 	.word	0x08004e13
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68da      	ldr	r2, [r3, #12]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f042 0202 	orr.w	r2, r2, #2
 8004dea:	60da      	str	r2, [r3, #12]
      break;
 8004dec:	e01d      	b.n	8004e2a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68da      	ldr	r2, [r3, #12]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f042 0204 	orr.w	r2, r2, #4
 8004dfc:	60da      	str	r2, [r3, #12]
      break;
 8004dfe:	e014      	b.n	8004e2a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f042 0208 	orr.w	r2, r2, #8
 8004e0e:	60da      	str	r2, [r3, #12]
      break;
 8004e10:	e00b      	b.n	8004e2a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68da      	ldr	r2, [r3, #12]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f042 0210 	orr.w	r2, r2, #16
 8004e20:	60da      	str	r2, [r3, #12]
      break;
 8004e22:	e002      	b.n	8004e2a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	73fb      	strb	r3, [r7, #15]
      break;
 8004e28:	bf00      	nop
  }

  if (status == HAL_OK)
 8004e2a:	7bfb      	ldrb	r3, [r7, #15]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d149      	bne.n	8004ec4 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2201      	movs	r2, #1
 8004e36:	6839      	ldr	r1, [r7, #0]
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f001 faa1 	bl	8006380 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a23      	ldr	r2, [pc, #140]	; (8004ed0 <HAL_TIM_IC_Start_IT+0x278>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d01d      	beq.n	8004e84 <HAL_TIM_IC_Start_IT+0x22c>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e50:	d018      	beq.n	8004e84 <HAL_TIM_IC_Start_IT+0x22c>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a1f      	ldr	r2, [pc, #124]	; (8004ed4 <HAL_TIM_IC_Start_IT+0x27c>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d013      	beq.n	8004e84 <HAL_TIM_IC_Start_IT+0x22c>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a1d      	ldr	r2, [pc, #116]	; (8004ed8 <HAL_TIM_IC_Start_IT+0x280>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d00e      	beq.n	8004e84 <HAL_TIM_IC_Start_IT+0x22c>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a1c      	ldr	r2, [pc, #112]	; (8004edc <HAL_TIM_IC_Start_IT+0x284>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d009      	beq.n	8004e84 <HAL_TIM_IC_Start_IT+0x22c>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a1a      	ldr	r2, [pc, #104]	; (8004ee0 <HAL_TIM_IC_Start_IT+0x288>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d004      	beq.n	8004e84 <HAL_TIM_IC_Start_IT+0x22c>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a19      	ldr	r2, [pc, #100]	; (8004ee4 <HAL_TIM_IC_Start_IT+0x28c>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d115      	bne.n	8004eb0 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689a      	ldr	r2, [r3, #8]
 8004e8a:	4b17      	ldr	r3, [pc, #92]	; (8004ee8 <HAL_TIM_IC_Start_IT+0x290>)
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	2b06      	cmp	r3, #6
 8004e94:	d015      	beq.n	8004ec2 <HAL_TIM_IC_Start_IT+0x26a>
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e9c:	d011      	beq.n	8004ec2 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f042 0201 	orr.w	r2, r2, #1
 8004eac:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eae:	e008      	b.n	8004ec2 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0201 	orr.w	r2, r2, #1
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	e000      	b.n	8004ec4 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ec2:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	40012c00 	.word	0x40012c00
 8004ed4:	40000400 	.word	0x40000400
 8004ed8:	40000800 	.word	0x40000800
 8004edc:	40013400 	.word	0x40013400
 8004ee0:	40014000 	.word	0x40014000
 8004ee4:	40015000 	.word	0x40015000
 8004ee8:	00010007 	.word	0x00010007

08004eec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d122      	bne.n	8004f48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d11b      	bne.n	8004f48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f06f 0202 	mvn.w	r2, #2
 8004f18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	f003 0303 	and.w	r3, r3, #3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d003      	beq.n	8004f36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f7fc fa02 	bl	8001338 <HAL_TIM_IC_CaptureCallback>
 8004f34:	e005      	b.n	8004f42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 fc02 	bl	8005740 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f000 fc09 	bl	8005754 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	f003 0304 	and.w	r3, r3, #4
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	d122      	bne.n	8004f9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	f003 0304 	and.w	r3, r3, #4
 8004f60:	2b04      	cmp	r3, #4
 8004f62:	d11b      	bne.n	8004f9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f06f 0204 	mvn.w	r2, #4
 8004f6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2202      	movs	r2, #2
 8004f72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d003      	beq.n	8004f8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7fc f9d8 	bl	8001338 <HAL_TIM_IC_CaptureCallback>
 8004f88:	e005      	b.n	8004f96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 fbd8 	bl	8005740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 fbdf 	bl	8005754 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	f003 0308 	and.w	r3, r3, #8
 8004fa6:	2b08      	cmp	r3, #8
 8004fa8:	d122      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f003 0308 	and.w	r3, r3, #8
 8004fb4:	2b08      	cmp	r3, #8
 8004fb6:	d11b      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f06f 0208 	mvn.w	r2, #8
 8004fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2204      	movs	r2, #4
 8004fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	69db      	ldr	r3, [r3, #28]
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f7fc f9ae 	bl	8001338 <HAL_TIM_IC_CaptureCallback>
 8004fdc:	e005      	b.n	8004fea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 fbae 	bl	8005740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 fbb5 	bl	8005754 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	f003 0310 	and.w	r3, r3, #16
 8004ffa:	2b10      	cmp	r3, #16
 8004ffc:	d122      	bne.n	8005044 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	f003 0310 	and.w	r3, r3, #16
 8005008:	2b10      	cmp	r3, #16
 800500a:	d11b      	bne.n	8005044 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f06f 0210 	mvn.w	r2, #16
 8005014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2208      	movs	r2, #8
 800501a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005026:	2b00      	cmp	r3, #0
 8005028:	d003      	beq.n	8005032 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7fc f984 	bl	8001338 <HAL_TIM_IC_CaptureCallback>
 8005030:	e005      	b.n	800503e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 fb84 	bl	8005740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 fb8b 	bl	8005754 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	f003 0301 	and.w	r3, r3, #1
 800504e:	2b01      	cmp	r3, #1
 8005050:	d10e      	bne.n	8005070 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b01      	cmp	r3, #1
 800505e:	d107      	bne.n	8005070 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f06f 0201 	mvn.w	r2, #1
 8005068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 fb5e 	bl	800572c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800507a:	2b80      	cmp	r3, #128	; 0x80
 800507c:	d10e      	bne.n	800509c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005088:	2b80      	cmp	r3, #128	; 0x80
 800508a:	d107      	bne.n	800509c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f001 fa2e 	bl	80064f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050aa:	d10e      	bne.n	80050ca <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050b6:	2b80      	cmp	r3, #128	; 0x80
 80050b8:	d107      	bne.n	80050ca <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80050c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f001 fa21 	bl	800650c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d4:	2b40      	cmp	r3, #64	; 0x40
 80050d6:	d10e      	bne.n	80050f6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050e2:	2b40      	cmp	r3, #64	; 0x40
 80050e4:	d107      	bne.n	80050f6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80050ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 fb39 	bl	8005768 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	691b      	ldr	r3, [r3, #16]
 80050fc:	f003 0320 	and.w	r3, r3, #32
 8005100:	2b20      	cmp	r3, #32
 8005102:	d10e      	bne.n	8005122 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f003 0320 	and.w	r3, r3, #32
 800510e:	2b20      	cmp	r3, #32
 8005110:	d107      	bne.n	8005122 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f06f 0220 	mvn.w	r2, #32
 800511a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f001 f9e1 	bl	80064e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005122:	bf00      	nop
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b086      	sub	sp, #24
 800512e:	af00      	add	r7, sp, #0
 8005130:	60f8      	str	r0, [r7, #12]
 8005132:	60b9      	str	r1, [r7, #8]
 8005134:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005136:	2300      	movs	r3, #0
 8005138:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005140:	2b01      	cmp	r3, #1
 8005142:	d101      	bne.n	8005148 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005144:	2302      	movs	r3, #2
 8005146:	e088      	b.n	800525a <HAL_TIM_IC_ConfigChannel+0x130>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d11b      	bne.n	800518e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6818      	ldr	r0, [r3, #0]
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	6819      	ldr	r1, [r3, #0]
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	685a      	ldr	r2, [r3, #4]
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	f000 ff4d 	bl	8006004 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	699a      	ldr	r2, [r3, #24]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f022 020c 	bic.w	r2, r2, #12
 8005178:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	6999      	ldr	r1, [r3, #24]
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	689a      	ldr	r2, [r3, #8]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	430a      	orrs	r2, r1
 800518a:	619a      	str	r2, [r3, #24]
 800518c:	e060      	b.n	8005250 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2b04      	cmp	r3, #4
 8005192:	d11c      	bne.n	80051ce <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6818      	ldr	r0, [r3, #0]
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	6819      	ldr	r1, [r3, #0]
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	f000 ffcb 	bl	800613e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	699a      	ldr	r2, [r3, #24]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80051b6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6999      	ldr	r1, [r3, #24]
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	021a      	lsls	r2, r3, #8
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	619a      	str	r2, [r3, #24]
 80051cc:	e040      	b.n	8005250 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2b08      	cmp	r3, #8
 80051d2:	d11b      	bne.n	800520c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6818      	ldr	r0, [r3, #0]
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	6819      	ldr	r1, [r3, #0]
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	685a      	ldr	r2, [r3, #4]
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f001 f818 	bl	8006218 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	69da      	ldr	r2, [r3, #28]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f022 020c 	bic.w	r2, r2, #12
 80051f6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	69d9      	ldr	r1, [r3, #28]
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	689a      	ldr	r2, [r3, #8]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	61da      	str	r2, [r3, #28]
 800520a:	e021      	b.n	8005250 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b0c      	cmp	r3, #12
 8005210:	d11c      	bne.n	800524c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6818      	ldr	r0, [r3, #0]
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	6819      	ldr	r1, [r3, #0]
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	f001 f835 	bl	8006290 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	69da      	ldr	r2, [r3, #28]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005234:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	69d9      	ldr	r1, [r3, #28]
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	021a      	lsls	r2, r3, #8
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	430a      	orrs	r2, r1
 8005248:	61da      	str	r2, [r3, #28]
 800524a:	e001      	b.n	8005250 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005258:	7dfb      	ldrb	r3, [r7, #23]
}
 800525a:	4618      	mov	r0, r3
 800525c:	3718      	adds	r7, #24
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
	...

08005264 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005270:	2300      	movs	r3, #0
 8005272:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800527a:	2b01      	cmp	r3, #1
 800527c:	d101      	bne.n	8005282 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800527e:	2302      	movs	r3, #2
 8005280:	e0ff      	b.n	8005482 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2201      	movs	r2, #1
 8005286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2b14      	cmp	r3, #20
 800528e:	f200 80f0 	bhi.w	8005472 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005292:	a201      	add	r2, pc, #4	; (adr r2, 8005298 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005298:	080052ed 	.word	0x080052ed
 800529c:	08005473 	.word	0x08005473
 80052a0:	08005473 	.word	0x08005473
 80052a4:	08005473 	.word	0x08005473
 80052a8:	0800532d 	.word	0x0800532d
 80052ac:	08005473 	.word	0x08005473
 80052b0:	08005473 	.word	0x08005473
 80052b4:	08005473 	.word	0x08005473
 80052b8:	0800536f 	.word	0x0800536f
 80052bc:	08005473 	.word	0x08005473
 80052c0:	08005473 	.word	0x08005473
 80052c4:	08005473 	.word	0x08005473
 80052c8:	080053af 	.word	0x080053af
 80052cc:	08005473 	.word	0x08005473
 80052d0:	08005473 	.word	0x08005473
 80052d4:	08005473 	.word	0x08005473
 80052d8:	080053f1 	.word	0x080053f1
 80052dc:	08005473 	.word	0x08005473
 80052e0:	08005473 	.word	0x08005473
 80052e4:	08005473 	.word	0x08005473
 80052e8:	08005431 	.word	0x08005431
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68b9      	ldr	r1, [r7, #8]
 80052f2:	4618      	mov	r0, r3
 80052f4:	f000 faec 	bl	80058d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	699a      	ldr	r2, [r3, #24]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f042 0208 	orr.w	r2, r2, #8
 8005306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699a      	ldr	r2, [r3, #24]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f022 0204 	bic.w	r2, r2, #4
 8005316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6999      	ldr	r1, [r3, #24]
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	691a      	ldr	r2, [r3, #16]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	430a      	orrs	r2, r1
 8005328:	619a      	str	r2, [r3, #24]
      break;
 800532a:	e0a5      	b.n	8005478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68b9      	ldr	r1, [r7, #8]
 8005332:	4618      	mov	r0, r3
 8005334:	f000 fb66 	bl	8005a04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	699a      	ldr	r2, [r3, #24]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699a      	ldr	r2, [r3, #24]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	6999      	ldr	r1, [r3, #24]
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	021a      	lsls	r2, r3, #8
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	430a      	orrs	r2, r1
 800536a:	619a      	str	r2, [r3, #24]
      break;
 800536c:	e084      	b.n	8005478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68b9      	ldr	r1, [r7, #8]
 8005374:	4618      	mov	r0, r3
 8005376:	f000 fbd9 	bl	8005b2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	69da      	ldr	r2, [r3, #28]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f042 0208 	orr.w	r2, r2, #8
 8005388:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	69da      	ldr	r2, [r3, #28]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0204 	bic.w	r2, r2, #4
 8005398:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	69d9      	ldr	r1, [r3, #28]
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	691a      	ldr	r2, [r3, #16]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	430a      	orrs	r2, r1
 80053aa:	61da      	str	r2, [r3, #28]
      break;
 80053ac:	e064      	b.n	8005478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	68b9      	ldr	r1, [r7, #8]
 80053b4:	4618      	mov	r0, r3
 80053b6:	f000 fc4b 	bl	8005c50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	69da      	ldr	r2, [r3, #28]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	69da      	ldr	r2, [r3, #28]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	69d9      	ldr	r1, [r3, #28]
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	021a      	lsls	r2, r3, #8
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	61da      	str	r2, [r3, #28]
      break;
 80053ee:	e043      	b.n	8005478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68b9      	ldr	r1, [r7, #8]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f000 fc9a 	bl	8005d30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f042 0208 	orr.w	r2, r2, #8
 800540a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f022 0204 	bic.w	r2, r2, #4
 800541a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	691a      	ldr	r2, [r3, #16]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800542e:	e023      	b.n	8005478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68b9      	ldr	r1, [r7, #8]
 8005436:	4618      	mov	r0, r3
 8005438:	f000 fce4 	bl	8005e04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800544a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800545a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	691b      	ldr	r3, [r3, #16]
 8005466:	021a      	lsls	r2, r3, #8
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	430a      	orrs	r2, r1
 800546e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005470:	e002      	b.n	8005478 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	75fb      	strb	r3, [r7, #23]
      break;
 8005476:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005480:	7dfb      	ldrb	r3, [r7, #23]
}
 8005482:	4618      	mov	r0, r3
 8005484:	3718      	adds	r7, #24
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop

0800548c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005496:	2300      	movs	r3, #0
 8005498:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d101      	bne.n	80054a8 <HAL_TIM_ConfigClockSource+0x1c>
 80054a4:	2302      	movs	r3, #2
 80054a6:	e0b6      	b.n	8005616 <HAL_TIM_ConfigClockSource+0x18a>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2202      	movs	r2, #2
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80054ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054e4:	d03e      	beq.n	8005564 <HAL_TIM_ConfigClockSource+0xd8>
 80054e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054ea:	f200 8087 	bhi.w	80055fc <HAL_TIM_ConfigClockSource+0x170>
 80054ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054f2:	f000 8086 	beq.w	8005602 <HAL_TIM_ConfigClockSource+0x176>
 80054f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054fa:	d87f      	bhi.n	80055fc <HAL_TIM_ConfigClockSource+0x170>
 80054fc:	2b70      	cmp	r3, #112	; 0x70
 80054fe:	d01a      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0xaa>
 8005500:	2b70      	cmp	r3, #112	; 0x70
 8005502:	d87b      	bhi.n	80055fc <HAL_TIM_ConfigClockSource+0x170>
 8005504:	2b60      	cmp	r3, #96	; 0x60
 8005506:	d050      	beq.n	80055aa <HAL_TIM_ConfigClockSource+0x11e>
 8005508:	2b60      	cmp	r3, #96	; 0x60
 800550a:	d877      	bhi.n	80055fc <HAL_TIM_ConfigClockSource+0x170>
 800550c:	2b50      	cmp	r3, #80	; 0x50
 800550e:	d03c      	beq.n	800558a <HAL_TIM_ConfigClockSource+0xfe>
 8005510:	2b50      	cmp	r3, #80	; 0x50
 8005512:	d873      	bhi.n	80055fc <HAL_TIM_ConfigClockSource+0x170>
 8005514:	2b40      	cmp	r3, #64	; 0x40
 8005516:	d058      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x13e>
 8005518:	2b40      	cmp	r3, #64	; 0x40
 800551a:	d86f      	bhi.n	80055fc <HAL_TIM_ConfigClockSource+0x170>
 800551c:	2b30      	cmp	r3, #48	; 0x30
 800551e:	d064      	beq.n	80055ea <HAL_TIM_ConfigClockSource+0x15e>
 8005520:	2b30      	cmp	r3, #48	; 0x30
 8005522:	d86b      	bhi.n	80055fc <HAL_TIM_ConfigClockSource+0x170>
 8005524:	2b20      	cmp	r3, #32
 8005526:	d060      	beq.n	80055ea <HAL_TIM_ConfigClockSource+0x15e>
 8005528:	2b20      	cmp	r3, #32
 800552a:	d867      	bhi.n	80055fc <HAL_TIM_ConfigClockSource+0x170>
 800552c:	2b00      	cmp	r3, #0
 800552e:	d05c      	beq.n	80055ea <HAL_TIM_ConfigClockSource+0x15e>
 8005530:	2b10      	cmp	r3, #16
 8005532:	d05a      	beq.n	80055ea <HAL_TIM_ConfigClockSource+0x15e>
 8005534:	e062      	b.n	80055fc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6818      	ldr	r0, [r3, #0]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	6899      	ldr	r1, [r3, #8]
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	685a      	ldr	r2, [r3, #4]
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	f000 fefb 	bl	8006340 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005558:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	609a      	str	r2, [r3, #8]
      break;
 8005562:	e04f      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6818      	ldr	r0, [r3, #0]
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	6899      	ldr	r1, [r3, #8]
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	685a      	ldr	r2, [r3, #4]
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	f000 fee4 	bl	8006340 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005586:	609a      	str	r2, [r3, #8]
      break;
 8005588:	e03c      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6818      	ldr	r0, [r3, #0]
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	6859      	ldr	r1, [r3, #4]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	461a      	mov	r2, r3
 8005598:	f000 fda2 	bl	80060e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2150      	movs	r1, #80	; 0x50
 80055a2:	4618      	mov	r0, r3
 80055a4:	f000 feb1 	bl	800630a <TIM_ITRx_SetConfig>
      break;
 80055a8:	e02c      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6859      	ldr	r1, [r3, #4]
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	461a      	mov	r2, r3
 80055b8:	f000 fdfe 	bl	80061b8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2160      	movs	r1, #96	; 0x60
 80055c2:	4618      	mov	r0, r3
 80055c4:	f000 fea1 	bl	800630a <TIM_ITRx_SetConfig>
      break;
 80055c8:	e01c      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6818      	ldr	r0, [r3, #0]
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	6859      	ldr	r1, [r3, #4]
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	461a      	mov	r2, r3
 80055d8:	f000 fd82 	bl	80060e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2140      	movs	r1, #64	; 0x40
 80055e2:	4618      	mov	r0, r3
 80055e4:	f000 fe91 	bl	800630a <TIM_ITRx_SetConfig>
      break;
 80055e8:	e00c      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4619      	mov	r1, r3
 80055f4:	4610      	mov	r0, r2
 80055f6:	f000 fe88 	bl	800630a <TIM_ITRx_SetConfig>
      break;
 80055fa:	e003      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005600:	e000      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005602:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005614:	7bfb      	ldrb	r3, [r7, #15]
}
 8005616:	4618      	mov	r0, r3
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}

0800561e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b082      	sub	sp, #8
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
 8005626:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800562e:	2b01      	cmp	r3, #1
 8005630:	d101      	bne.n	8005636 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005632:	2302      	movs	r3, #2
 8005634:	e031      	b.n	800569a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2201      	movs	r2, #1
 800563a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2202      	movs	r2, #2
 8005642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005646:	6839      	ldr	r1, [r7, #0]
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 fc47 	bl	8005edc <TIM_SlaveTimer_SetConfig>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d009      	beq.n	8005668 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e018      	b.n	800569a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68da      	ldr	r2, [r3, #12]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005676:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68da      	ldr	r2, [r3, #12]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005686:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3708      	adds	r7, #8
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
	...

080056a4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b085      	sub	sp, #20
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80056ae:	2300      	movs	r3, #0
 80056b0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	2b0c      	cmp	r3, #12
 80056b6:	d831      	bhi.n	800571c <HAL_TIM_ReadCapturedValue+0x78>
 80056b8:	a201      	add	r2, pc, #4	; (adr r2, 80056c0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80056ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056be:	bf00      	nop
 80056c0:	080056f5 	.word	0x080056f5
 80056c4:	0800571d 	.word	0x0800571d
 80056c8:	0800571d 	.word	0x0800571d
 80056cc:	0800571d 	.word	0x0800571d
 80056d0:	080056ff 	.word	0x080056ff
 80056d4:	0800571d 	.word	0x0800571d
 80056d8:	0800571d 	.word	0x0800571d
 80056dc:	0800571d 	.word	0x0800571d
 80056e0:	08005709 	.word	0x08005709
 80056e4:	0800571d 	.word	0x0800571d
 80056e8:	0800571d 	.word	0x0800571d
 80056ec:	0800571d 	.word	0x0800571d
 80056f0:	08005713 	.word	0x08005713
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056fa:	60fb      	str	r3, [r7, #12]

      break;
 80056fc:	e00f      	b.n	800571e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005704:	60fb      	str	r3, [r7, #12]

      break;
 8005706:	e00a      	b.n	800571e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800570e:	60fb      	str	r3, [r7, #12]

      break;
 8005710:	e005      	b.n	800571e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005718:	60fb      	str	r3, [r7, #12]

      break;
 800571a:	e000      	b.n	800571e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800571c:	bf00      	nop
  }

  return tmpreg;
 800571e:	68fb      	ldr	r3, [r7, #12]
}
 8005720:	4618      	mov	r0, r3
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005748:	bf00      	nop
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005770:	bf00      	nop
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <HAL_TIM_GetActiveChannel>:
  * @brief  Return the TIM Encoder Mode handle state.
  * @param  htim TIM handle
  * @retval Active channel
  */
HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(TIM_HandleTypeDef *htim)
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  return htim->Channel;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	7f1b      	ldrb	r3, [r3, #28]
}
 8005788:	4618      	mov	r0, r3
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a42      	ldr	r2, [pc, #264]	; (80058b0 <TIM_Base_SetConfig+0x11c>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d013      	beq.n	80057d4 <TIM_Base_SetConfig+0x40>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057b2:	d00f      	beq.n	80057d4 <TIM_Base_SetConfig+0x40>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a3f      	ldr	r2, [pc, #252]	; (80058b4 <TIM_Base_SetConfig+0x120>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d00b      	beq.n	80057d4 <TIM_Base_SetConfig+0x40>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a3e      	ldr	r2, [pc, #248]	; (80058b8 <TIM_Base_SetConfig+0x124>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d007      	beq.n	80057d4 <TIM_Base_SetConfig+0x40>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a3d      	ldr	r2, [pc, #244]	; (80058bc <TIM_Base_SetConfig+0x128>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d003      	beq.n	80057d4 <TIM_Base_SetConfig+0x40>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a3c      	ldr	r2, [pc, #240]	; (80058c0 <TIM_Base_SetConfig+0x12c>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d108      	bne.n	80057e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a31      	ldr	r2, [pc, #196]	; (80058b0 <TIM_Base_SetConfig+0x11c>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d01f      	beq.n	800582e <TIM_Base_SetConfig+0x9a>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057f4:	d01b      	beq.n	800582e <TIM_Base_SetConfig+0x9a>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a2e      	ldr	r2, [pc, #184]	; (80058b4 <TIM_Base_SetConfig+0x120>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d017      	beq.n	800582e <TIM_Base_SetConfig+0x9a>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a2d      	ldr	r2, [pc, #180]	; (80058b8 <TIM_Base_SetConfig+0x124>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d013      	beq.n	800582e <TIM_Base_SetConfig+0x9a>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a2c      	ldr	r2, [pc, #176]	; (80058bc <TIM_Base_SetConfig+0x128>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d00f      	beq.n	800582e <TIM_Base_SetConfig+0x9a>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a2c      	ldr	r2, [pc, #176]	; (80058c4 <TIM_Base_SetConfig+0x130>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d00b      	beq.n	800582e <TIM_Base_SetConfig+0x9a>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a2b      	ldr	r2, [pc, #172]	; (80058c8 <TIM_Base_SetConfig+0x134>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d007      	beq.n	800582e <TIM_Base_SetConfig+0x9a>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a2a      	ldr	r2, [pc, #168]	; (80058cc <TIM_Base_SetConfig+0x138>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d003      	beq.n	800582e <TIM_Base_SetConfig+0x9a>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a25      	ldr	r2, [pc, #148]	; (80058c0 <TIM_Base_SetConfig+0x12c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d108      	bne.n	8005840 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005834:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	4313      	orrs	r3, r2
 800583e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	695b      	ldr	r3, [r3, #20]
 800584a:	4313      	orrs	r3, r2
 800584c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68fa      	ldr	r2, [r7, #12]
 8005852:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a12      	ldr	r2, [pc, #72]	; (80058b0 <TIM_Base_SetConfig+0x11c>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d013      	beq.n	8005894 <TIM_Base_SetConfig+0x100>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a13      	ldr	r2, [pc, #76]	; (80058bc <TIM_Base_SetConfig+0x128>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d00f      	beq.n	8005894 <TIM_Base_SetConfig+0x100>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a13      	ldr	r2, [pc, #76]	; (80058c4 <TIM_Base_SetConfig+0x130>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d00b      	beq.n	8005894 <TIM_Base_SetConfig+0x100>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4a12      	ldr	r2, [pc, #72]	; (80058c8 <TIM_Base_SetConfig+0x134>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d007      	beq.n	8005894 <TIM_Base_SetConfig+0x100>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a11      	ldr	r2, [pc, #68]	; (80058cc <TIM_Base_SetConfig+0x138>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d003      	beq.n	8005894 <TIM_Base_SetConfig+0x100>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a0c      	ldr	r2, [pc, #48]	; (80058c0 <TIM_Base_SetConfig+0x12c>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d103      	bne.n	800589c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	691a      	ldr	r2, [r3, #16]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	615a      	str	r2, [r3, #20]
}
 80058a2:	bf00      	nop
 80058a4:	3714      	adds	r7, #20
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	40012c00 	.word	0x40012c00
 80058b4:	40000400 	.word	0x40000400
 80058b8:	40000800 	.word	0x40000800
 80058bc:	40013400 	.word	0x40013400
 80058c0:	40015000 	.word	0x40015000
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40014400 	.word	0x40014400
 80058cc:	40014800 	.word	0x40014800

080058d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	f023 0201 	bic.w	r2, r3, #1
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f023 0303 	bic.w	r3, r3, #3
 800590a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	4313      	orrs	r3, r2
 8005914:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f023 0302 	bic.w	r3, r3, #2
 800591c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	4313      	orrs	r3, r2
 8005926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a30      	ldr	r2, [pc, #192]	; (80059ec <TIM_OC1_SetConfig+0x11c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d013      	beq.n	8005958 <TIM_OC1_SetConfig+0x88>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a2f      	ldr	r2, [pc, #188]	; (80059f0 <TIM_OC1_SetConfig+0x120>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d00f      	beq.n	8005958 <TIM_OC1_SetConfig+0x88>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a2e      	ldr	r2, [pc, #184]	; (80059f4 <TIM_OC1_SetConfig+0x124>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d00b      	beq.n	8005958 <TIM_OC1_SetConfig+0x88>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a2d      	ldr	r2, [pc, #180]	; (80059f8 <TIM_OC1_SetConfig+0x128>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d007      	beq.n	8005958 <TIM_OC1_SetConfig+0x88>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a2c      	ldr	r2, [pc, #176]	; (80059fc <TIM_OC1_SetConfig+0x12c>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d003      	beq.n	8005958 <TIM_OC1_SetConfig+0x88>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a2b      	ldr	r2, [pc, #172]	; (8005a00 <TIM_OC1_SetConfig+0x130>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d10c      	bne.n	8005972 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f023 0308 	bic.w	r3, r3, #8
 800595e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	4313      	orrs	r3, r2
 8005968:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	f023 0304 	bic.w	r3, r3, #4
 8005970:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a1d      	ldr	r2, [pc, #116]	; (80059ec <TIM_OC1_SetConfig+0x11c>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d013      	beq.n	80059a2 <TIM_OC1_SetConfig+0xd2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a1c      	ldr	r2, [pc, #112]	; (80059f0 <TIM_OC1_SetConfig+0x120>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d00f      	beq.n	80059a2 <TIM_OC1_SetConfig+0xd2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a1b      	ldr	r2, [pc, #108]	; (80059f4 <TIM_OC1_SetConfig+0x124>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d00b      	beq.n	80059a2 <TIM_OC1_SetConfig+0xd2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a1a      	ldr	r2, [pc, #104]	; (80059f8 <TIM_OC1_SetConfig+0x128>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d007      	beq.n	80059a2 <TIM_OC1_SetConfig+0xd2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a19      	ldr	r2, [pc, #100]	; (80059fc <TIM_OC1_SetConfig+0x12c>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d003      	beq.n	80059a2 <TIM_OC1_SetConfig+0xd2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a18      	ldr	r2, [pc, #96]	; (8005a00 <TIM_OC1_SetConfig+0x130>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d111      	bne.n	80059c6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	699b      	ldr	r3, [r3, #24]
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	693a      	ldr	r2, [r7, #16]
 80059ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	685a      	ldr	r2, [r3, #4]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	621a      	str	r2, [r3, #32]
}
 80059e0:	bf00      	nop
 80059e2:	371c      	adds	r7, #28
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr
 80059ec:	40012c00 	.word	0x40012c00
 80059f0:	40013400 	.word	0x40013400
 80059f4:	40014000 	.word	0x40014000
 80059f8:	40014400 	.word	0x40014400
 80059fc:	40014800 	.word	0x40014800
 8005a00:	40015000 	.word	0x40015000

08005a04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b087      	sub	sp, #28
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a1b      	ldr	r3, [r3, #32]
 8005a12:	f023 0210 	bic.w	r2, r3, #16
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	021b      	lsls	r3, r3, #8
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	f023 0320 	bic.w	r3, r3, #32
 8005a52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	011b      	lsls	r3, r3, #4
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a2c      	ldr	r2, [pc, #176]	; (8005b14 <TIM_OC2_SetConfig+0x110>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d007      	beq.n	8005a78 <TIM_OC2_SetConfig+0x74>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a2b      	ldr	r2, [pc, #172]	; (8005b18 <TIM_OC2_SetConfig+0x114>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d003      	beq.n	8005a78 <TIM_OC2_SetConfig+0x74>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a2a      	ldr	r2, [pc, #168]	; (8005b1c <TIM_OC2_SetConfig+0x118>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d10d      	bne.n	8005a94 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	011b      	lsls	r3, r3, #4
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a1f      	ldr	r2, [pc, #124]	; (8005b14 <TIM_OC2_SetConfig+0x110>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d013      	beq.n	8005ac4 <TIM_OC2_SetConfig+0xc0>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a1e      	ldr	r2, [pc, #120]	; (8005b18 <TIM_OC2_SetConfig+0x114>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d00f      	beq.n	8005ac4 <TIM_OC2_SetConfig+0xc0>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a1e      	ldr	r2, [pc, #120]	; (8005b20 <TIM_OC2_SetConfig+0x11c>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d00b      	beq.n	8005ac4 <TIM_OC2_SetConfig+0xc0>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a1d      	ldr	r2, [pc, #116]	; (8005b24 <TIM_OC2_SetConfig+0x120>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d007      	beq.n	8005ac4 <TIM_OC2_SetConfig+0xc0>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a1c      	ldr	r2, [pc, #112]	; (8005b28 <TIM_OC2_SetConfig+0x124>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d003      	beq.n	8005ac4 <TIM_OC2_SetConfig+0xc0>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a17      	ldr	r2, [pc, #92]	; (8005b1c <TIM_OC2_SetConfig+0x118>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d113      	bne.n	8005aec <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005aca:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ad2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	693a      	ldr	r2, [r7, #16]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	693a      	ldr	r2, [r7, #16]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	693a      	ldr	r2, [r7, #16]
 8005af0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685a      	ldr	r2, [r3, #4]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	697a      	ldr	r2, [r7, #20]
 8005b04:	621a      	str	r2, [r3, #32]
}
 8005b06:	bf00      	nop
 8005b08:	371c      	adds	r7, #28
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	40012c00 	.word	0x40012c00
 8005b18:	40013400 	.word	0x40013400
 8005b1c:	40015000 	.word	0x40015000
 8005b20:	40014000 	.word	0x40014000
 8005b24:	40014400 	.word	0x40014400
 8005b28:	40014800 	.word	0x40014800

08005b2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b087      	sub	sp, #28
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a1b      	ldr	r3, [r3, #32]
 8005b3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a1b      	ldr	r3, [r3, #32]
 8005b46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	69db      	ldr	r3, [r3, #28]
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f023 0303 	bic.w	r3, r3, #3
 8005b66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	021b      	lsls	r3, r3, #8
 8005b80:	697a      	ldr	r2, [r7, #20]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a2b      	ldr	r2, [pc, #172]	; (8005c38 <TIM_OC3_SetConfig+0x10c>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d007      	beq.n	8005b9e <TIM_OC3_SetConfig+0x72>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a2a      	ldr	r2, [pc, #168]	; (8005c3c <TIM_OC3_SetConfig+0x110>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d003      	beq.n	8005b9e <TIM_OC3_SetConfig+0x72>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a29      	ldr	r2, [pc, #164]	; (8005c40 <TIM_OC3_SetConfig+0x114>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d10d      	bne.n	8005bba <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ba4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	021b      	lsls	r3, r3, #8
 8005bac:	697a      	ldr	r2, [r7, #20]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bb8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a1e      	ldr	r2, [pc, #120]	; (8005c38 <TIM_OC3_SetConfig+0x10c>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d013      	beq.n	8005bea <TIM_OC3_SetConfig+0xbe>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a1d      	ldr	r2, [pc, #116]	; (8005c3c <TIM_OC3_SetConfig+0x110>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d00f      	beq.n	8005bea <TIM_OC3_SetConfig+0xbe>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a1d      	ldr	r2, [pc, #116]	; (8005c44 <TIM_OC3_SetConfig+0x118>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d00b      	beq.n	8005bea <TIM_OC3_SetConfig+0xbe>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a1c      	ldr	r2, [pc, #112]	; (8005c48 <TIM_OC3_SetConfig+0x11c>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d007      	beq.n	8005bea <TIM_OC3_SetConfig+0xbe>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a1b      	ldr	r2, [pc, #108]	; (8005c4c <TIM_OC3_SetConfig+0x120>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d003      	beq.n	8005bea <TIM_OC3_SetConfig+0xbe>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a16      	ldr	r2, [pc, #88]	; (8005c40 <TIM_OC3_SetConfig+0x114>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d113      	bne.n	8005c12 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	011b      	lsls	r3, r3, #4
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	011b      	lsls	r3, r3, #4
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	621a      	str	r2, [r3, #32]
}
 8005c2c:	bf00      	nop
 8005c2e:	371c      	adds	r7, #28
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr
 8005c38:	40012c00 	.word	0x40012c00
 8005c3c:	40013400 	.word	0x40013400
 8005c40:	40015000 	.word	0x40015000
 8005c44:	40014000 	.word	0x40014000
 8005c48:	40014400 	.word	0x40014400
 8005c4c:	40014800 	.word	0x40014800

08005c50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	69db      	ldr	r3, [r3, #28]
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	021b      	lsls	r3, r3, #8
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	031b      	lsls	r3, r3, #12
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a1a      	ldr	r2, [pc, #104]	; (8005d18 <TIM_OC4_SetConfig+0xc8>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d013      	beq.n	8005cdc <TIM_OC4_SetConfig+0x8c>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a19      	ldr	r2, [pc, #100]	; (8005d1c <TIM_OC4_SetConfig+0xcc>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d00f      	beq.n	8005cdc <TIM_OC4_SetConfig+0x8c>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a18      	ldr	r2, [pc, #96]	; (8005d20 <TIM_OC4_SetConfig+0xd0>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d00b      	beq.n	8005cdc <TIM_OC4_SetConfig+0x8c>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a17      	ldr	r2, [pc, #92]	; (8005d24 <TIM_OC4_SetConfig+0xd4>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d007      	beq.n	8005cdc <TIM_OC4_SetConfig+0x8c>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a16      	ldr	r2, [pc, #88]	; (8005d28 <TIM_OC4_SetConfig+0xd8>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d003      	beq.n	8005cdc <TIM_OC4_SetConfig+0x8c>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a15      	ldr	r2, [pc, #84]	; (8005d2c <TIM_OC4_SetConfig+0xdc>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d109      	bne.n	8005cf0 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ce2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	695b      	ldr	r3, [r3, #20]
 8005ce8:	019b      	lsls	r3, r3, #6
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	621a      	str	r2, [r3, #32]
}
 8005d0a:	bf00      	nop
 8005d0c:	371c      	adds	r7, #28
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	40012c00 	.word	0x40012c00
 8005d1c:	40013400 	.word	0x40013400
 8005d20:	40014000 	.word	0x40014000
 8005d24:	40014400 	.word	0x40014400
 8005d28:	40014800 	.word	0x40014800
 8005d2c:	40015000 	.word	0x40015000

08005d30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b087      	sub	sp, #28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005d74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	041b      	lsls	r3, r3, #16
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a19      	ldr	r2, [pc, #100]	; (8005dec <TIM_OC5_SetConfig+0xbc>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d013      	beq.n	8005db2 <TIM_OC5_SetConfig+0x82>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a18      	ldr	r2, [pc, #96]	; (8005df0 <TIM_OC5_SetConfig+0xc0>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d00f      	beq.n	8005db2 <TIM_OC5_SetConfig+0x82>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a17      	ldr	r2, [pc, #92]	; (8005df4 <TIM_OC5_SetConfig+0xc4>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d00b      	beq.n	8005db2 <TIM_OC5_SetConfig+0x82>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a16      	ldr	r2, [pc, #88]	; (8005df8 <TIM_OC5_SetConfig+0xc8>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d007      	beq.n	8005db2 <TIM_OC5_SetConfig+0x82>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a15      	ldr	r2, [pc, #84]	; (8005dfc <TIM_OC5_SetConfig+0xcc>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d003      	beq.n	8005db2 <TIM_OC5_SetConfig+0x82>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a14      	ldr	r2, [pc, #80]	; (8005e00 <TIM_OC5_SetConfig+0xd0>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d109      	bne.n	8005dc6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005db8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	021b      	lsls	r3, r3, #8
 8005dc0:	697a      	ldr	r2, [r7, #20]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	697a      	ldr	r2, [r7, #20]
 8005dca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	685a      	ldr	r2, [r3, #4]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	621a      	str	r2, [r3, #32]
}
 8005de0:	bf00      	nop
 8005de2:	371c      	adds	r7, #28
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	40012c00 	.word	0x40012c00
 8005df0:	40013400 	.word	0x40013400
 8005df4:	40014000 	.word	0x40014000
 8005df8:	40014400 	.word	0x40014400
 8005dfc:	40014800 	.word	0x40014800
 8005e00:	40015000 	.word	0x40015000

08005e04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b087      	sub	sp, #28
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a1b      	ldr	r3, [r3, #32]
 8005e12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	021b      	lsls	r3, r3, #8
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	051b      	lsls	r3, r3, #20
 8005e52:	693a      	ldr	r2, [r7, #16]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a1a      	ldr	r2, [pc, #104]	; (8005ec4 <TIM_OC6_SetConfig+0xc0>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d013      	beq.n	8005e88 <TIM_OC6_SetConfig+0x84>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a19      	ldr	r2, [pc, #100]	; (8005ec8 <TIM_OC6_SetConfig+0xc4>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d00f      	beq.n	8005e88 <TIM_OC6_SetConfig+0x84>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a18      	ldr	r2, [pc, #96]	; (8005ecc <TIM_OC6_SetConfig+0xc8>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d00b      	beq.n	8005e88 <TIM_OC6_SetConfig+0x84>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a17      	ldr	r2, [pc, #92]	; (8005ed0 <TIM_OC6_SetConfig+0xcc>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d007      	beq.n	8005e88 <TIM_OC6_SetConfig+0x84>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a16      	ldr	r2, [pc, #88]	; (8005ed4 <TIM_OC6_SetConfig+0xd0>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d003      	beq.n	8005e88 <TIM_OC6_SetConfig+0x84>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a15      	ldr	r2, [pc, #84]	; (8005ed8 <TIM_OC6_SetConfig+0xd4>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d109      	bne.n	8005e9c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e8e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	695b      	ldr	r3, [r3, #20]
 8005e94:	029b      	lsls	r3, r3, #10
 8005e96:	697a      	ldr	r2, [r7, #20]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	68fa      	ldr	r2, [r7, #12]
 8005ea6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	685a      	ldr	r2, [r3, #4]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	621a      	str	r2, [r3, #32]
}
 8005eb6:	bf00      	nop
 8005eb8:	371c      	adds	r7, #28
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop
 8005ec4:	40012c00 	.word	0x40012c00
 8005ec8:	40013400 	.word	0x40013400
 8005ecc:	40014000 	.word	0x40014000
 8005ed0:	40014400 	.word	0x40014400
 8005ed4:	40014800 	.word	0x40014800
 8005ed8:	40015000 	.word	0x40015000

08005edc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ef8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f0a:	f023 0307 	bic.w	r3, r3, #7
 8005f0e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	693a      	ldr	r2, [r7, #16]
 8005f20:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2b70      	cmp	r3, #112	; 0x70
 8005f28:	d01a      	beq.n	8005f60 <TIM_SlaveTimer_SetConfig+0x84>
 8005f2a:	2b70      	cmp	r3, #112	; 0x70
 8005f2c:	d860      	bhi.n	8005ff0 <TIM_SlaveTimer_SetConfig+0x114>
 8005f2e:	2b60      	cmp	r3, #96	; 0x60
 8005f30:	d054      	beq.n	8005fdc <TIM_SlaveTimer_SetConfig+0x100>
 8005f32:	2b60      	cmp	r3, #96	; 0x60
 8005f34:	d85c      	bhi.n	8005ff0 <TIM_SlaveTimer_SetConfig+0x114>
 8005f36:	2b50      	cmp	r3, #80	; 0x50
 8005f38:	d046      	beq.n	8005fc8 <TIM_SlaveTimer_SetConfig+0xec>
 8005f3a:	2b50      	cmp	r3, #80	; 0x50
 8005f3c:	d858      	bhi.n	8005ff0 <TIM_SlaveTimer_SetConfig+0x114>
 8005f3e:	2b40      	cmp	r3, #64	; 0x40
 8005f40:	d019      	beq.n	8005f76 <TIM_SlaveTimer_SetConfig+0x9a>
 8005f42:	2b40      	cmp	r3, #64	; 0x40
 8005f44:	d854      	bhi.n	8005ff0 <TIM_SlaveTimer_SetConfig+0x114>
 8005f46:	2b30      	cmp	r3, #48	; 0x30
 8005f48:	d055      	beq.n	8005ff6 <TIM_SlaveTimer_SetConfig+0x11a>
 8005f4a:	2b30      	cmp	r3, #48	; 0x30
 8005f4c:	d850      	bhi.n	8005ff0 <TIM_SlaveTimer_SetConfig+0x114>
 8005f4e:	2b20      	cmp	r3, #32
 8005f50:	d051      	beq.n	8005ff6 <TIM_SlaveTimer_SetConfig+0x11a>
 8005f52:	2b20      	cmp	r3, #32
 8005f54:	d84c      	bhi.n	8005ff0 <TIM_SlaveTimer_SetConfig+0x114>
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d04d      	beq.n	8005ff6 <TIM_SlaveTimer_SetConfig+0x11a>
 8005f5a:	2b10      	cmp	r3, #16
 8005f5c:	d04b      	beq.n	8005ff6 <TIM_SlaveTimer_SetConfig+0x11a>
 8005f5e:	e047      	b.n	8005ff0 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6818      	ldr	r0, [r3, #0]
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	68d9      	ldr	r1, [r3, #12]
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	691b      	ldr	r3, [r3, #16]
 8005f70:	f000 f9e6 	bl	8006340 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8005f74:	e040      	b.n	8005ff8 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2b05      	cmp	r3, #5
 8005f7c:	d101      	bne.n	8005f82 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e03b      	b.n	8005ffa <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	6a1b      	ldr	r3, [r3, #32]
 8005f88:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	6a1a      	ldr	r2, [r3, #32]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 0201 	bic.w	r2, r2, #1
 8005f98:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	699b      	ldr	r3, [r3, #24]
 8005fa0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fa8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	011b      	lsls	r3, r3, #4
 8005fb0:	68ba      	ldr	r2, [r7, #8]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68ba      	ldr	r2, [r7, #8]
 8005fbc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	621a      	str	r2, [r3, #32]
      break;
 8005fc6:	e017      	b.n	8005ff8 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6818      	ldr	r0, [r3, #0]
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	6899      	ldr	r1, [r3, #8]
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	f000 f883 	bl	80060e0 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005fda:	e00d      	b.n	8005ff8 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6818      	ldr	r0, [r3, #0]
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	6899      	ldr	r1, [r3, #8]
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	461a      	mov	r2, r3
 8005fea:	f000 f8e5 	bl	80061b8 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005fee:	e003      	b.n	8005ff8 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	75fb      	strb	r3, [r7, #23]
      break;
 8005ff4:	e000      	b.n	8005ff8 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8005ff6:	bf00      	nop
  }

  return status;
 8005ff8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3718      	adds	r7, #24
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
	...

08006004 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006004:	b480      	push	{r7}
 8006006:	b087      	sub	sp, #28
 8006008:	af00      	add	r7, sp, #0
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]
 8006010:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	f023 0201 	bic.w	r2, r3, #1
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	4a26      	ldr	r2, [pc, #152]	; (80060c8 <TIM_TI1_SetConfig+0xc4>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d017      	beq.n	8006062 <TIM_TI1_SetConfig+0x5e>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006038:	d013      	beq.n	8006062 <TIM_TI1_SetConfig+0x5e>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	4a23      	ldr	r2, [pc, #140]	; (80060cc <TIM_TI1_SetConfig+0xc8>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d00f      	beq.n	8006062 <TIM_TI1_SetConfig+0x5e>
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	4a22      	ldr	r2, [pc, #136]	; (80060d0 <TIM_TI1_SetConfig+0xcc>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d00b      	beq.n	8006062 <TIM_TI1_SetConfig+0x5e>
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	4a21      	ldr	r2, [pc, #132]	; (80060d4 <TIM_TI1_SetConfig+0xd0>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d007      	beq.n	8006062 <TIM_TI1_SetConfig+0x5e>
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	4a20      	ldr	r2, [pc, #128]	; (80060d8 <TIM_TI1_SetConfig+0xd4>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d003      	beq.n	8006062 <TIM_TI1_SetConfig+0x5e>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	4a1f      	ldr	r2, [pc, #124]	; (80060dc <TIM_TI1_SetConfig+0xd8>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d101      	bne.n	8006066 <TIM_TI1_SetConfig+0x62>
 8006062:	2301      	movs	r3, #1
 8006064:	e000      	b.n	8006068 <TIM_TI1_SetConfig+0x64>
 8006066:	2300      	movs	r3, #0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d008      	beq.n	800607e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	f023 0303 	bic.w	r3, r3, #3
 8006072:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006074:	697a      	ldr	r2, [r7, #20]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4313      	orrs	r3, r2
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	e003      	b.n	8006086 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	f043 0301 	orr.w	r3, r3, #1
 8006084:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800608c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	011b      	lsls	r3, r3, #4
 8006092:	b2db      	uxtb	r3, r3
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	f023 030a 	bic.w	r3, r3, #10
 80060a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	f003 030a 	and.w	r3, r3, #10
 80060a8:	693a      	ldr	r2, [r7, #16]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	621a      	str	r2, [r3, #32]
}
 80060ba:	bf00      	nop
 80060bc:	371c      	adds	r7, #28
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	40012c00 	.word	0x40012c00
 80060cc:	40000400 	.word	0x40000400
 80060d0:	40000800 	.word	0x40000800
 80060d4:	40013400 	.word	0x40013400
 80060d8:	40014000 	.word	0x40014000
 80060dc:	40015000 	.word	0x40015000

080060e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b087      	sub	sp, #28
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6a1b      	ldr	r3, [r3, #32]
 80060f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6a1b      	ldr	r3, [r3, #32]
 80060f6:	f023 0201 	bic.w	r2, r3, #1
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800610a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	011b      	lsls	r3, r3, #4
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	4313      	orrs	r3, r2
 8006114:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	f023 030a 	bic.w	r3, r3, #10
 800611c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	4313      	orrs	r3, r2
 8006124:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	621a      	str	r2, [r3, #32]
}
 8006132:	bf00      	nop
 8006134:	371c      	adds	r7, #28
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800613e:	b480      	push	{r7}
 8006140:	b087      	sub	sp, #28
 8006142:	af00      	add	r7, sp, #0
 8006144:	60f8      	str	r0, [r7, #12]
 8006146:	60b9      	str	r1, [r7, #8]
 8006148:	607a      	str	r2, [r7, #4]
 800614a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	f023 0210 	bic.w	r2, r3, #16
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	699b      	ldr	r3, [r3, #24]
 800615c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6a1b      	ldr	r3, [r3, #32]
 8006162:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800616a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	021b      	lsls	r3, r3, #8
 8006170:	697a      	ldr	r2, [r7, #20]
 8006172:	4313      	orrs	r3, r2
 8006174:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800617c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	031b      	lsls	r3, r3, #12
 8006182:	b29b      	uxth	r3, r3
 8006184:	697a      	ldr	r2, [r7, #20]
 8006186:	4313      	orrs	r3, r2
 8006188:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006190:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	011b      	lsls	r3, r3, #4
 8006196:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	4313      	orrs	r3, r2
 800619e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	621a      	str	r2, [r3, #32]
}
 80061ac:	bf00      	nop
 80061ae:	371c      	adds	r7, #28
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b087      	sub	sp, #28
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6a1b      	ldr	r3, [r3, #32]
 80061c8:	f023 0210 	bic.w	r2, r3, #16
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80061e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	031b      	lsls	r3, r3, #12
 80061e8:	697a      	ldr	r2, [r7, #20]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80061f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	011b      	lsls	r3, r3, #4
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	697a      	ldr	r2, [r7, #20]
 8006204:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	621a      	str	r2, [r3, #32]
}
 800620c:	bf00      	nop
 800620e:	371c      	adds	r7, #28
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006218:	b480      	push	{r7}
 800621a:	b087      	sub	sp, #28
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
 8006224:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6a1b      	ldr	r3, [r3, #32]
 800623c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	f023 0303 	bic.w	r3, r3, #3
 8006244:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006246:	697a      	ldr	r2, [r7, #20]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4313      	orrs	r3, r2
 800624c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006254:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	011b      	lsls	r3, r3, #4
 800625a:	b2db      	uxtb	r3, r3
 800625c:	697a      	ldr	r2, [r7, #20]
 800625e:	4313      	orrs	r3, r2
 8006260:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006268:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	021b      	lsls	r3, r3, #8
 800626e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006272:	693a      	ldr	r2, [r7, #16]
 8006274:	4313      	orrs	r3, r2
 8006276:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	621a      	str	r2, [r3, #32]
}
 8006284:	bf00      	nop
 8006286:	371c      	adds	r7, #28
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006290:	b480      	push	{r7}
 8006292:	b087      	sub	sp, #28
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	607a      	str	r2, [r7, #4]
 800629c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6a1b      	ldr	r3, [r3, #32]
 80062a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	69db      	ldr	r3, [r3, #28]
 80062ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6a1b      	ldr	r3, [r3, #32]
 80062b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062bc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	021b      	lsls	r3, r3, #8
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062ce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	031b      	lsls	r3, r3, #12
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	697a      	ldr	r2, [r7, #20]
 80062d8:	4313      	orrs	r3, r2
 80062da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80062e2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	031b      	lsls	r3, r3, #12
 80062e8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80062ec:	693a      	ldr	r2, [r7, #16]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	697a      	ldr	r2, [r7, #20]
 80062f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	621a      	str	r2, [r3, #32]
}
 80062fe:	bf00      	nop
 8006300:	371c      	adds	r7, #28
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr

0800630a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800630a:	b480      	push	{r7}
 800630c:	b085      	sub	sp, #20
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
 8006312:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006320:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006322:	683a      	ldr	r2, [r7, #0]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	4313      	orrs	r3, r2
 8006328:	f043 0307 	orr.w	r3, r3, #7
 800632c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	68fa      	ldr	r2, [r7, #12]
 8006332:	609a      	str	r2, [r3, #8]
}
 8006334:	bf00      	nop
 8006336:	3714      	adds	r7, #20
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006340:	b480      	push	{r7}
 8006342:	b087      	sub	sp, #28
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
 800634c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800635a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	021a      	lsls	r2, r3, #8
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	431a      	orrs	r2, r3
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	4313      	orrs	r3, r2
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	4313      	orrs	r3, r2
 800636c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	697a      	ldr	r2, [r7, #20]
 8006372:	609a      	str	r2, [r3, #8]
}
 8006374:	bf00      	nop
 8006376:	371c      	adds	r7, #28
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006380:	b480      	push	{r7}
 8006382:	b087      	sub	sp, #28
 8006384:	af00      	add	r7, sp, #0
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	f003 031f 	and.w	r3, r3, #31
 8006392:	2201      	movs	r2, #1
 8006394:	fa02 f303 	lsl.w	r3, r2, r3
 8006398:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6a1a      	ldr	r2, [r3, #32]
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	43db      	mvns	r3, r3
 80063a2:	401a      	ands	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6a1a      	ldr	r2, [r3, #32]
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	f003 031f 	and.w	r3, r3, #31
 80063b2:	6879      	ldr	r1, [r7, #4]
 80063b4:	fa01 f303 	lsl.w	r3, r1, r3
 80063b8:	431a      	orrs	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	621a      	str	r2, [r3, #32]
}
 80063be:	bf00      	nop
 80063c0:	371c      	adds	r7, #28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
	...

080063cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b085      	sub	sp, #20
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d101      	bne.n	80063e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063e0:	2302      	movs	r3, #2
 80063e2:	e06d      	b.n	80064c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2202      	movs	r2, #2
 80063f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a30      	ldr	r2, [pc, #192]	; (80064cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d009      	beq.n	8006422 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a2f      	ldr	r2, [pc, #188]	; (80064d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d004      	beq.n	8006422 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a2d      	ldr	r2, [pc, #180]	; (80064d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d108      	bne.n	8006434 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006428:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	4313      	orrs	r3, r2
 8006432:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800643a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	4313      	orrs	r3, r2
 8006444:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68fa      	ldr	r2, [r7, #12]
 800644c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a1e      	ldr	r2, [pc, #120]	; (80064cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d01d      	beq.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006460:	d018      	beq.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a1c      	ldr	r2, [pc, #112]	; (80064d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d013      	beq.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a1a      	ldr	r2, [pc, #104]	; (80064dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d00e      	beq.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a15      	ldr	r2, [pc, #84]	; (80064d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d009      	beq.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a16      	ldr	r2, [pc, #88]	; (80064e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d004      	beq.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a11      	ldr	r2, [pc, #68]	; (80064d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d10c      	bne.n	80064ae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800649a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	68ba      	ldr	r2, [r7, #8]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68ba      	ldr	r2, [r7, #8]
 80064ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064be:	2300      	movs	r3, #0
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3714      	adds	r7, #20
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr
 80064cc:	40012c00 	.word	0x40012c00
 80064d0:	40013400 	.word	0x40013400
 80064d4:	40015000 	.word	0x40015000
 80064d8:	40000400 	.word	0x40000400
 80064dc:	40000800 	.word	0x40000800
 80064e0:	40014000 	.word	0x40014000

080064e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064ec:	bf00      	nop
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006514:	bf00      	nop
 8006516:	370c      	adds	r7, #12
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr

08006520 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d101      	bne.n	8006532 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e040      	b.n	80065b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006536:	2b00      	cmp	r3, #0
 8006538:	d106      	bne.n	8006548 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f7fb fb06 	bl	8001b54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2224      	movs	r2, #36	; 0x24
 800654c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f022 0201 	bic.w	r2, r2, #1
 800655c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 f8c0 	bl	80066e4 <UART_SetConfig>
 8006564:	4603      	mov	r3, r0
 8006566:	2b01      	cmp	r3, #1
 8006568:	d101      	bne.n	800656e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e022      	b.n	80065b4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006572:	2b00      	cmp	r3, #0
 8006574:	d002      	beq.n	800657c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fa8a 	bl	8006a90 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	685a      	ldr	r2, [r3, #4]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800658a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	689a      	ldr	r2, [r3, #8]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800659a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f042 0201 	orr.w	r2, r2, #1
 80065aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 fb11 	bl	8006bd4 <UART_CheckIdleState>
 80065b2:	4603      	mov	r3, r0
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3708      	adds	r7, #8
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}

080065bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b08a      	sub	sp, #40	; 0x28
 80065c0:	af02      	add	r7, sp, #8
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	603b      	str	r3, [r7, #0]
 80065c8:	4613      	mov	r3, r2
 80065ca:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065d0:	2b20      	cmp	r3, #32
 80065d2:	f040 8082 	bne.w	80066da <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d002      	beq.n	80065e2 <HAL_UART_Transmit+0x26>
 80065dc:	88fb      	ldrh	r3, [r7, #6]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d101      	bne.n	80065e6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e07a      	b.n	80066dc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d101      	bne.n	80065f4 <HAL_UART_Transmit+0x38>
 80065f0:	2302      	movs	r3, #2
 80065f2:	e073      	b.n	80066dc <HAL_UART_Transmit+0x120>
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2221      	movs	r2, #33	; 0x21
 8006608:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800660a:	f7fb fb69 	bl	8001ce0 <HAL_GetTick>
 800660e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	88fa      	ldrh	r2, [r7, #6]
 8006614:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	88fa      	ldrh	r2, [r7, #6]
 800661c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006628:	d108      	bne.n	800663c <HAL_UART_Transmit+0x80>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d104      	bne.n	800663c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006632:	2300      	movs	r3, #0
 8006634:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	61bb      	str	r3, [r7, #24]
 800663a:	e003      	b.n	8006644 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006640:	2300      	movs	r3, #0
 8006642:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800664c:	e02d      	b.n	80066aa <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	9300      	str	r3, [sp, #0]
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	2200      	movs	r2, #0
 8006656:	2180      	movs	r1, #128	; 0x80
 8006658:	68f8      	ldr	r0, [r7, #12]
 800665a:	f000 fb04 	bl	8006c66 <UART_WaitOnFlagUntilTimeout>
 800665e:	4603      	mov	r3, r0
 8006660:	2b00      	cmp	r3, #0
 8006662:	d001      	beq.n	8006668 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006664:	2303      	movs	r3, #3
 8006666:	e039      	b.n	80066dc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10b      	bne.n	8006686 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	881a      	ldrh	r2, [r3, #0]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800667a:	b292      	uxth	r2, r2
 800667c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800667e:	69bb      	ldr	r3, [r7, #24]
 8006680:	3302      	adds	r3, #2
 8006682:	61bb      	str	r3, [r7, #24]
 8006684:	e008      	b.n	8006698 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	781a      	ldrb	r2, [r3, #0]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	b292      	uxth	r2, r2
 8006690:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006692:	69fb      	ldr	r3, [r7, #28]
 8006694:	3301      	adds	r3, #1
 8006696:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800669e:	b29b      	uxth	r3, r3
 80066a0:	3b01      	subs	r3, #1
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1cb      	bne.n	800664e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	9300      	str	r3, [sp, #0]
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	2200      	movs	r2, #0
 80066be:	2140      	movs	r1, #64	; 0x40
 80066c0:	68f8      	ldr	r0, [r7, #12]
 80066c2:	f000 fad0 	bl	8006c66 <UART_WaitOnFlagUntilTimeout>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d001      	beq.n	80066d0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80066cc:	2303      	movs	r3, #3
 80066ce:	e005      	b.n	80066dc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2220      	movs	r2, #32
 80066d4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80066d6:	2300      	movs	r3, #0
 80066d8:	e000      	b.n	80066dc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80066da:	2302      	movs	r3, #2
  }
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3720      	adds	r7, #32
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b088      	sub	sp, #32
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066ec:	2300      	movs	r3, #0
 80066ee:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	689a      	ldr	r2, [r3, #8]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	691b      	ldr	r3, [r3, #16]
 80066f8:	431a      	orrs	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	695b      	ldr	r3, [r3, #20]
 80066fe:	431a      	orrs	r2, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	69db      	ldr	r3, [r3, #28]
 8006704:	4313      	orrs	r3, r2
 8006706:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	4b92      	ldr	r3, [pc, #584]	; (8006958 <UART_SetConfig+0x274>)
 8006710:	4013      	ands	r3, r2
 8006712:	687a      	ldr	r2, [r7, #4]
 8006714:	6812      	ldr	r2, [r2, #0]
 8006716:	6979      	ldr	r1, [r7, #20]
 8006718:	430b      	orrs	r3, r1
 800671a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	68da      	ldr	r2, [r3, #12]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	430a      	orrs	r2, r1
 8006730:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	699b      	ldr	r3, [r3, #24]
 8006736:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a1b      	ldr	r3, [r3, #32]
 800673c:	697a      	ldr	r2, [r7, #20]
 800673e:	4313      	orrs	r3, r2
 8006740:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	430a      	orrs	r2, r1
 8006754:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a80      	ldr	r2, [pc, #512]	; (800695c <UART_SetConfig+0x278>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d120      	bne.n	80067a2 <UART_SetConfig+0xbe>
 8006760:	4b7f      	ldr	r3, [pc, #508]	; (8006960 <UART_SetConfig+0x27c>)
 8006762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006764:	f003 0303 	and.w	r3, r3, #3
 8006768:	2b03      	cmp	r3, #3
 800676a:	d817      	bhi.n	800679c <UART_SetConfig+0xb8>
 800676c:	a201      	add	r2, pc, #4	; (adr r2, 8006774 <UART_SetConfig+0x90>)
 800676e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006772:	bf00      	nop
 8006774:	08006785 	.word	0x08006785
 8006778:	08006791 	.word	0x08006791
 800677c:	08006797 	.word	0x08006797
 8006780:	0800678b 	.word	0x0800678b
 8006784:	2301      	movs	r3, #1
 8006786:	77fb      	strb	r3, [r7, #31]
 8006788:	e0b5      	b.n	80068f6 <UART_SetConfig+0x212>
 800678a:	2302      	movs	r3, #2
 800678c:	77fb      	strb	r3, [r7, #31]
 800678e:	e0b2      	b.n	80068f6 <UART_SetConfig+0x212>
 8006790:	2304      	movs	r3, #4
 8006792:	77fb      	strb	r3, [r7, #31]
 8006794:	e0af      	b.n	80068f6 <UART_SetConfig+0x212>
 8006796:	2308      	movs	r3, #8
 8006798:	77fb      	strb	r3, [r7, #31]
 800679a:	e0ac      	b.n	80068f6 <UART_SetConfig+0x212>
 800679c:	2310      	movs	r3, #16
 800679e:	77fb      	strb	r3, [r7, #31]
 80067a0:	e0a9      	b.n	80068f6 <UART_SetConfig+0x212>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a6f      	ldr	r2, [pc, #444]	; (8006964 <UART_SetConfig+0x280>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d124      	bne.n	80067f6 <UART_SetConfig+0x112>
 80067ac:	4b6c      	ldr	r3, [pc, #432]	; (8006960 <UART_SetConfig+0x27c>)
 80067ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80067b4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80067b8:	d011      	beq.n	80067de <UART_SetConfig+0xfa>
 80067ba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80067be:	d817      	bhi.n	80067f0 <UART_SetConfig+0x10c>
 80067c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80067c4:	d011      	beq.n	80067ea <UART_SetConfig+0x106>
 80067c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80067ca:	d811      	bhi.n	80067f0 <UART_SetConfig+0x10c>
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d003      	beq.n	80067d8 <UART_SetConfig+0xf4>
 80067d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067d4:	d006      	beq.n	80067e4 <UART_SetConfig+0x100>
 80067d6:	e00b      	b.n	80067f0 <UART_SetConfig+0x10c>
 80067d8:	2300      	movs	r3, #0
 80067da:	77fb      	strb	r3, [r7, #31]
 80067dc:	e08b      	b.n	80068f6 <UART_SetConfig+0x212>
 80067de:	2302      	movs	r3, #2
 80067e0:	77fb      	strb	r3, [r7, #31]
 80067e2:	e088      	b.n	80068f6 <UART_SetConfig+0x212>
 80067e4:	2304      	movs	r3, #4
 80067e6:	77fb      	strb	r3, [r7, #31]
 80067e8:	e085      	b.n	80068f6 <UART_SetConfig+0x212>
 80067ea:	2308      	movs	r3, #8
 80067ec:	77fb      	strb	r3, [r7, #31]
 80067ee:	e082      	b.n	80068f6 <UART_SetConfig+0x212>
 80067f0:	2310      	movs	r3, #16
 80067f2:	77fb      	strb	r3, [r7, #31]
 80067f4:	e07f      	b.n	80068f6 <UART_SetConfig+0x212>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a5b      	ldr	r2, [pc, #364]	; (8006968 <UART_SetConfig+0x284>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d124      	bne.n	800684a <UART_SetConfig+0x166>
 8006800:	4b57      	ldr	r3, [pc, #348]	; (8006960 <UART_SetConfig+0x27c>)
 8006802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006804:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006808:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800680c:	d011      	beq.n	8006832 <UART_SetConfig+0x14e>
 800680e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006812:	d817      	bhi.n	8006844 <UART_SetConfig+0x160>
 8006814:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006818:	d011      	beq.n	800683e <UART_SetConfig+0x15a>
 800681a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800681e:	d811      	bhi.n	8006844 <UART_SetConfig+0x160>
 8006820:	2b00      	cmp	r3, #0
 8006822:	d003      	beq.n	800682c <UART_SetConfig+0x148>
 8006824:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006828:	d006      	beq.n	8006838 <UART_SetConfig+0x154>
 800682a:	e00b      	b.n	8006844 <UART_SetConfig+0x160>
 800682c:	2300      	movs	r3, #0
 800682e:	77fb      	strb	r3, [r7, #31]
 8006830:	e061      	b.n	80068f6 <UART_SetConfig+0x212>
 8006832:	2302      	movs	r3, #2
 8006834:	77fb      	strb	r3, [r7, #31]
 8006836:	e05e      	b.n	80068f6 <UART_SetConfig+0x212>
 8006838:	2304      	movs	r3, #4
 800683a:	77fb      	strb	r3, [r7, #31]
 800683c:	e05b      	b.n	80068f6 <UART_SetConfig+0x212>
 800683e:	2308      	movs	r3, #8
 8006840:	77fb      	strb	r3, [r7, #31]
 8006842:	e058      	b.n	80068f6 <UART_SetConfig+0x212>
 8006844:	2310      	movs	r3, #16
 8006846:	77fb      	strb	r3, [r7, #31]
 8006848:	e055      	b.n	80068f6 <UART_SetConfig+0x212>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a47      	ldr	r2, [pc, #284]	; (800696c <UART_SetConfig+0x288>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d124      	bne.n	800689e <UART_SetConfig+0x1ba>
 8006854:	4b42      	ldr	r3, [pc, #264]	; (8006960 <UART_SetConfig+0x27c>)
 8006856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006858:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800685c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006860:	d011      	beq.n	8006886 <UART_SetConfig+0x1a2>
 8006862:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006866:	d817      	bhi.n	8006898 <UART_SetConfig+0x1b4>
 8006868:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800686c:	d011      	beq.n	8006892 <UART_SetConfig+0x1ae>
 800686e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006872:	d811      	bhi.n	8006898 <UART_SetConfig+0x1b4>
 8006874:	2b00      	cmp	r3, #0
 8006876:	d003      	beq.n	8006880 <UART_SetConfig+0x19c>
 8006878:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800687c:	d006      	beq.n	800688c <UART_SetConfig+0x1a8>
 800687e:	e00b      	b.n	8006898 <UART_SetConfig+0x1b4>
 8006880:	2300      	movs	r3, #0
 8006882:	77fb      	strb	r3, [r7, #31]
 8006884:	e037      	b.n	80068f6 <UART_SetConfig+0x212>
 8006886:	2302      	movs	r3, #2
 8006888:	77fb      	strb	r3, [r7, #31]
 800688a:	e034      	b.n	80068f6 <UART_SetConfig+0x212>
 800688c:	2304      	movs	r3, #4
 800688e:	77fb      	strb	r3, [r7, #31]
 8006890:	e031      	b.n	80068f6 <UART_SetConfig+0x212>
 8006892:	2308      	movs	r3, #8
 8006894:	77fb      	strb	r3, [r7, #31]
 8006896:	e02e      	b.n	80068f6 <UART_SetConfig+0x212>
 8006898:	2310      	movs	r3, #16
 800689a:	77fb      	strb	r3, [r7, #31]
 800689c:	e02b      	b.n	80068f6 <UART_SetConfig+0x212>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a33      	ldr	r2, [pc, #204]	; (8006970 <UART_SetConfig+0x28c>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d124      	bne.n	80068f2 <UART_SetConfig+0x20e>
 80068a8:	4b2d      	ldr	r3, [pc, #180]	; (8006960 <UART_SetConfig+0x27c>)
 80068aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ac:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80068b0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80068b4:	d011      	beq.n	80068da <UART_SetConfig+0x1f6>
 80068b6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80068ba:	d817      	bhi.n	80068ec <UART_SetConfig+0x208>
 80068bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80068c0:	d011      	beq.n	80068e6 <UART_SetConfig+0x202>
 80068c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80068c6:	d811      	bhi.n	80068ec <UART_SetConfig+0x208>
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d003      	beq.n	80068d4 <UART_SetConfig+0x1f0>
 80068cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068d0:	d006      	beq.n	80068e0 <UART_SetConfig+0x1fc>
 80068d2:	e00b      	b.n	80068ec <UART_SetConfig+0x208>
 80068d4:	2300      	movs	r3, #0
 80068d6:	77fb      	strb	r3, [r7, #31]
 80068d8:	e00d      	b.n	80068f6 <UART_SetConfig+0x212>
 80068da:	2302      	movs	r3, #2
 80068dc:	77fb      	strb	r3, [r7, #31]
 80068de:	e00a      	b.n	80068f6 <UART_SetConfig+0x212>
 80068e0:	2304      	movs	r3, #4
 80068e2:	77fb      	strb	r3, [r7, #31]
 80068e4:	e007      	b.n	80068f6 <UART_SetConfig+0x212>
 80068e6:	2308      	movs	r3, #8
 80068e8:	77fb      	strb	r3, [r7, #31]
 80068ea:	e004      	b.n	80068f6 <UART_SetConfig+0x212>
 80068ec:	2310      	movs	r3, #16
 80068ee:	77fb      	strb	r3, [r7, #31]
 80068f0:	e001      	b.n	80068f6 <UART_SetConfig+0x212>
 80068f2:	2310      	movs	r3, #16
 80068f4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	69db      	ldr	r3, [r3, #28]
 80068fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068fe:	d16c      	bne.n	80069da <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 8006900:	7ffb      	ldrb	r3, [r7, #31]
 8006902:	2b08      	cmp	r3, #8
 8006904:	d838      	bhi.n	8006978 <UART_SetConfig+0x294>
 8006906:	a201      	add	r2, pc, #4	; (adr r2, 800690c <UART_SetConfig+0x228>)
 8006908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800690c:	08006931 	.word	0x08006931
 8006910:	08006939 	.word	0x08006939
 8006914:	08006941 	.word	0x08006941
 8006918:	08006979 	.word	0x08006979
 800691c:	08006947 	.word	0x08006947
 8006920:	08006979 	.word	0x08006979
 8006924:	08006979 	.word	0x08006979
 8006928:	08006979 	.word	0x08006979
 800692c:	0800694f 	.word	0x0800694f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006930:	f7fd f826 	bl	8003980 <HAL_RCC_GetPCLK1Freq>
 8006934:	61b8      	str	r0, [r7, #24]
        break;
 8006936:	e024      	b.n	8006982 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006938:	f7fd f844 	bl	80039c4 <HAL_RCC_GetPCLK2Freq>
 800693c:	61b8      	str	r0, [r7, #24]
        break;
 800693e:	e020      	b.n	8006982 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006940:	4b0c      	ldr	r3, [pc, #48]	; (8006974 <UART_SetConfig+0x290>)
 8006942:	61bb      	str	r3, [r7, #24]
        break;
 8006944:	e01d      	b.n	8006982 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006946:	f7fc ffa5 	bl	8003894 <HAL_RCC_GetSysClockFreq>
 800694a:	61b8      	str	r0, [r7, #24]
        break;
 800694c:	e019      	b.n	8006982 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800694e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006952:	61bb      	str	r3, [r7, #24]
        break;
 8006954:	e015      	b.n	8006982 <UART_SetConfig+0x29e>
 8006956:	bf00      	nop
 8006958:	efff69f3 	.word	0xefff69f3
 800695c:	40013800 	.word	0x40013800
 8006960:	40021000 	.word	0x40021000
 8006964:	40004400 	.word	0x40004400
 8006968:	40004800 	.word	0x40004800
 800696c:	40004c00 	.word	0x40004c00
 8006970:	40005000 	.word	0x40005000
 8006974:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8006978:	2300      	movs	r3, #0
 800697a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	77bb      	strb	r3, [r7, #30]
        break;
 8006980:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d075      	beq.n	8006a74 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	005a      	lsls	r2, r3, #1
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	085b      	lsrs	r3, r3, #1
 8006992:	441a      	add	r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	fbb2 f3f3 	udiv	r3, r2, r3
 800699c:	b29b      	uxth	r3, r3
 800699e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	2b0f      	cmp	r3, #15
 80069a4:	d916      	bls.n	80069d4 <UART_SetConfig+0x2f0>
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069ac:	d212      	bcs.n	80069d4 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	f023 030f 	bic.w	r3, r3, #15
 80069b6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	085b      	lsrs	r3, r3, #1
 80069bc:	b29b      	uxth	r3, r3
 80069be:	f003 0307 	and.w	r3, r3, #7
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	89fb      	ldrh	r3, [r7, #14]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	89fa      	ldrh	r2, [r7, #14]
 80069d0:	60da      	str	r2, [r3, #12]
 80069d2:	e04f      	b.n	8006a74 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80069d4:	2301      	movs	r3, #1
 80069d6:	77bb      	strb	r3, [r7, #30]
 80069d8:	e04c      	b.n	8006a74 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069da:	7ffb      	ldrb	r3, [r7, #31]
 80069dc:	2b08      	cmp	r3, #8
 80069de:	d828      	bhi.n	8006a32 <UART_SetConfig+0x34e>
 80069e0:	a201      	add	r2, pc, #4	; (adr r2, 80069e8 <UART_SetConfig+0x304>)
 80069e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e6:	bf00      	nop
 80069e8:	08006a0d 	.word	0x08006a0d
 80069ec:	08006a15 	.word	0x08006a15
 80069f0:	08006a1d 	.word	0x08006a1d
 80069f4:	08006a33 	.word	0x08006a33
 80069f8:	08006a23 	.word	0x08006a23
 80069fc:	08006a33 	.word	0x08006a33
 8006a00:	08006a33 	.word	0x08006a33
 8006a04:	08006a33 	.word	0x08006a33
 8006a08:	08006a2b 	.word	0x08006a2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a0c:	f7fc ffb8 	bl	8003980 <HAL_RCC_GetPCLK1Freq>
 8006a10:	61b8      	str	r0, [r7, #24]
        break;
 8006a12:	e013      	b.n	8006a3c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a14:	f7fc ffd6 	bl	80039c4 <HAL_RCC_GetPCLK2Freq>
 8006a18:	61b8      	str	r0, [r7, #24]
        break;
 8006a1a:	e00f      	b.n	8006a3c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a1c:	4b1b      	ldr	r3, [pc, #108]	; (8006a8c <UART_SetConfig+0x3a8>)
 8006a1e:	61bb      	str	r3, [r7, #24]
        break;
 8006a20:	e00c      	b.n	8006a3c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a22:	f7fc ff37 	bl	8003894 <HAL_RCC_GetSysClockFreq>
 8006a26:	61b8      	str	r0, [r7, #24]
        break;
 8006a28:	e008      	b.n	8006a3c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a2e:	61bb      	str	r3, [r7, #24]
        break;
 8006a30:	e004      	b.n	8006a3c <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8006a32:	2300      	movs	r3, #0
 8006a34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	77bb      	strb	r3, [r7, #30]
        break;
 8006a3a:	bf00      	nop
    }

    if (pclk != 0U)
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d018      	beq.n	8006a74 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	085a      	lsrs	r2, r3, #1
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	441a      	add	r2, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	2b0f      	cmp	r3, #15
 8006a5c:	d908      	bls.n	8006a70 <UART_SetConfig+0x38c>
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a64:	d204      	bcs.n	8006a70 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	693a      	ldr	r2, [r7, #16]
 8006a6c:	60da      	str	r2, [r3, #12]
 8006a6e:	e001      	b.n	8006a74 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006a80:	7fbb      	ldrb	r3, [r7, #30]
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3720      	adds	r7, #32
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}
 8006a8a:	bf00      	nop
 8006a8c:	007a1200 	.word	0x007a1200

08006a90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9c:	f003 0301 	and.w	r3, r3, #1
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d00a      	beq.n	8006aba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00a      	beq.n	8006adc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae0:	f003 0304 	and.w	r3, r3, #4
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d00a      	beq.n	8006afe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	430a      	orrs	r2, r1
 8006afc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b02:	f003 0308 	and.w	r3, r3, #8
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d00a      	beq.n	8006b20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	430a      	orrs	r2, r1
 8006b1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b24:	f003 0310 	and.w	r3, r3, #16
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00a      	beq.n	8006b42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	430a      	orrs	r2, r1
 8006b40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b46:	f003 0320 	and.w	r3, r3, #32
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00a      	beq.n	8006b64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d01a      	beq.n	8006ba6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	430a      	orrs	r2, r1
 8006b84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b8e:	d10a      	bne.n	8006ba6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d00a      	beq.n	8006bc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	430a      	orrs	r2, r1
 8006bc6:	605a      	str	r2, [r3, #4]
  }
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b086      	sub	sp, #24
 8006bd8:	af02      	add	r7, sp, #8
 8006bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006be4:	f7fb f87c 	bl	8001ce0 <HAL_GetTick>
 8006be8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 0308 	and.w	r3, r3, #8
 8006bf4:	2b08      	cmp	r3, #8
 8006bf6:	d10e      	bne.n	8006c16 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bf8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006bfc:	9300      	str	r3, [sp, #0]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2200      	movs	r2, #0
 8006c02:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f82d 	bl	8006c66 <UART_WaitOnFlagUntilTimeout>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d001      	beq.n	8006c16 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c12:	2303      	movs	r3, #3
 8006c14:	e023      	b.n	8006c5e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 0304 	and.w	r3, r3, #4
 8006c20:	2b04      	cmp	r3, #4
 8006c22:	d10e      	bne.n	8006c42 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c28:	9300      	str	r3, [sp, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f000 f817 	bl	8006c66 <UART_WaitOnFlagUntilTimeout>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d001      	beq.n	8006c42 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e00d      	b.n	8006c5e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2220      	movs	r2, #32
 8006c46:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2220      	movs	r2, #32
 8006c4c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006c5c:	2300      	movs	r3, #0
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3710      	adds	r7, #16
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}

08006c66 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c66:	b580      	push	{r7, lr}
 8006c68:	b09c      	sub	sp, #112	; 0x70
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	60f8      	str	r0, [r7, #12]
 8006c6e:	60b9      	str	r1, [r7, #8]
 8006c70:	603b      	str	r3, [r7, #0]
 8006c72:	4613      	mov	r3, r2
 8006c74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c76:	e0a5      	b.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c7e:	f000 80a1 	beq.w	8006dc4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c82:	f7fb f82d 	bl	8001ce0 <HAL_GetTick>
 8006c86:	4602      	mov	r2, r0
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	1ad3      	subs	r3, r2, r3
 8006c8c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d302      	bcc.n	8006c98 <UART_WaitOnFlagUntilTimeout+0x32>
 8006c92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d13e      	bne.n	8006d16 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ca0:	e853 3f00 	ldrex	r3, [r3]
 8006ca4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006ca6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ca8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006cac:	667b      	str	r3, [r7, #100]	; 0x64
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006cb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006cb8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006cbc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006cbe:	e841 2300 	strex	r3, r2, [r1]
 8006cc2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006cc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d1e6      	bne.n	8006c98 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	3308      	adds	r3, #8
 8006cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cd4:	e853 3f00 	ldrex	r3, [r3]
 8006cd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cdc:	f023 0301 	bic.w	r3, r3, #1
 8006ce0:	663b      	str	r3, [r7, #96]	; 0x60
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	3308      	adds	r3, #8
 8006ce8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006cea:	64ba      	str	r2, [r7, #72]	; 0x48
 8006cec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006cf0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006cf2:	e841 2300 	strex	r3, r2, [r1]
 8006cf6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006cf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1e5      	bne.n	8006cca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2220      	movs	r2, #32
 8006d02:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2220      	movs	r2, #32
 8006d08:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e067      	b.n	8006de6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0304 	and.w	r3, r3, #4
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d04f      	beq.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	69db      	ldr	r3, [r3, #28]
 8006d2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d32:	d147      	bne.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d3c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d46:	e853 3f00 	ldrex	r3, [r3]
 8006d4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d52:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	461a      	mov	r2, r3
 8006d5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d5c:	637b      	str	r3, [r7, #52]	; 0x34
 8006d5e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d64:	e841 2300 	strex	r3, r2, [r1]
 8006d68:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d1e6      	bne.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	3308      	adds	r3, #8
 8006d76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	e853 3f00 	ldrex	r3, [r3]
 8006d7e:	613b      	str	r3, [r7, #16]
   return(result);
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	f023 0301 	bic.w	r3, r3, #1
 8006d86:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	3308      	adds	r3, #8
 8006d8e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006d90:	623a      	str	r2, [r7, #32]
 8006d92:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d94:	69f9      	ldr	r1, [r7, #28]
 8006d96:	6a3a      	ldr	r2, [r7, #32]
 8006d98:	e841 2300 	strex	r3, r2, [r1]
 8006d9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d1e5      	bne.n	8006d70 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2220      	movs	r2, #32
 8006da8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2220      	movs	r2, #32
 8006dae:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2220      	movs	r2, #32
 8006db4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e010      	b.n	8006de6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	69da      	ldr	r2, [r3, #28]
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	4013      	ands	r3, r2
 8006dce:	68ba      	ldr	r2, [r7, #8]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	bf0c      	ite	eq
 8006dd4:	2301      	moveq	r3, #1
 8006dd6:	2300      	movne	r3, #0
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	461a      	mov	r2, r3
 8006ddc:	79fb      	ldrb	r3, [r7, #7]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	f43f af4a 	beq.w	8006c78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3770      	adds	r7, #112	; 0x70
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
	...

08006df0 <__errno>:
 8006df0:	4b01      	ldr	r3, [pc, #4]	; (8006df8 <__errno+0x8>)
 8006df2:	6818      	ldr	r0, [r3, #0]
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop
 8006df8:	20000010 	.word	0x20000010

08006dfc <__libc_init_array>:
 8006dfc:	b570      	push	{r4, r5, r6, lr}
 8006dfe:	4d0d      	ldr	r5, [pc, #52]	; (8006e34 <__libc_init_array+0x38>)
 8006e00:	4c0d      	ldr	r4, [pc, #52]	; (8006e38 <__libc_init_array+0x3c>)
 8006e02:	1b64      	subs	r4, r4, r5
 8006e04:	10a4      	asrs	r4, r4, #2
 8006e06:	2600      	movs	r6, #0
 8006e08:	42a6      	cmp	r6, r4
 8006e0a:	d109      	bne.n	8006e20 <__libc_init_array+0x24>
 8006e0c:	4d0b      	ldr	r5, [pc, #44]	; (8006e3c <__libc_init_array+0x40>)
 8006e0e:	4c0c      	ldr	r4, [pc, #48]	; (8006e40 <__libc_init_array+0x44>)
 8006e10:	f002 fd4e 	bl	80098b0 <_init>
 8006e14:	1b64      	subs	r4, r4, r5
 8006e16:	10a4      	asrs	r4, r4, #2
 8006e18:	2600      	movs	r6, #0
 8006e1a:	42a6      	cmp	r6, r4
 8006e1c:	d105      	bne.n	8006e2a <__libc_init_array+0x2e>
 8006e1e:	bd70      	pop	{r4, r5, r6, pc}
 8006e20:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e24:	4798      	blx	r3
 8006e26:	3601      	adds	r6, #1
 8006e28:	e7ee      	b.n	8006e08 <__libc_init_array+0xc>
 8006e2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e2e:	4798      	blx	r3
 8006e30:	3601      	adds	r6, #1
 8006e32:	e7f2      	b.n	8006e1a <__libc_init_array+0x1e>
 8006e34:	08031d84 	.word	0x08031d84
 8006e38:	08031d84 	.word	0x08031d84
 8006e3c:	08031d84 	.word	0x08031d84
 8006e40:	08031d88 	.word	0x08031d88

08006e44 <memset>:
 8006e44:	4402      	add	r2, r0
 8006e46:	4603      	mov	r3, r0
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d100      	bne.n	8006e4e <memset+0xa>
 8006e4c:	4770      	bx	lr
 8006e4e:	f803 1b01 	strb.w	r1, [r3], #1
 8006e52:	e7f9      	b.n	8006e48 <memset+0x4>

08006e54 <__cvt>:
 8006e54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e58:	ec55 4b10 	vmov	r4, r5, d0
 8006e5c:	2d00      	cmp	r5, #0
 8006e5e:	460e      	mov	r6, r1
 8006e60:	4619      	mov	r1, r3
 8006e62:	462b      	mov	r3, r5
 8006e64:	bfbb      	ittet	lt
 8006e66:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006e6a:	461d      	movlt	r5, r3
 8006e6c:	2300      	movge	r3, #0
 8006e6e:	232d      	movlt	r3, #45	; 0x2d
 8006e70:	700b      	strb	r3, [r1, #0]
 8006e72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e74:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006e78:	4691      	mov	r9, r2
 8006e7a:	f023 0820 	bic.w	r8, r3, #32
 8006e7e:	bfbc      	itt	lt
 8006e80:	4622      	movlt	r2, r4
 8006e82:	4614      	movlt	r4, r2
 8006e84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e88:	d005      	beq.n	8006e96 <__cvt+0x42>
 8006e8a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006e8e:	d100      	bne.n	8006e92 <__cvt+0x3e>
 8006e90:	3601      	adds	r6, #1
 8006e92:	2102      	movs	r1, #2
 8006e94:	e000      	b.n	8006e98 <__cvt+0x44>
 8006e96:	2103      	movs	r1, #3
 8006e98:	ab03      	add	r3, sp, #12
 8006e9a:	9301      	str	r3, [sp, #4]
 8006e9c:	ab02      	add	r3, sp, #8
 8006e9e:	9300      	str	r3, [sp, #0]
 8006ea0:	ec45 4b10 	vmov	d0, r4, r5
 8006ea4:	4653      	mov	r3, sl
 8006ea6:	4632      	mov	r2, r6
 8006ea8:	f000 fce2 	bl	8007870 <_dtoa_r>
 8006eac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006eb0:	4607      	mov	r7, r0
 8006eb2:	d102      	bne.n	8006eba <__cvt+0x66>
 8006eb4:	f019 0f01 	tst.w	r9, #1
 8006eb8:	d022      	beq.n	8006f00 <__cvt+0xac>
 8006eba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ebe:	eb07 0906 	add.w	r9, r7, r6
 8006ec2:	d110      	bne.n	8006ee6 <__cvt+0x92>
 8006ec4:	783b      	ldrb	r3, [r7, #0]
 8006ec6:	2b30      	cmp	r3, #48	; 0x30
 8006ec8:	d10a      	bne.n	8006ee0 <__cvt+0x8c>
 8006eca:	2200      	movs	r2, #0
 8006ecc:	2300      	movs	r3, #0
 8006ece:	4620      	mov	r0, r4
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	f7f9 fe01 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ed6:	b918      	cbnz	r0, 8006ee0 <__cvt+0x8c>
 8006ed8:	f1c6 0601 	rsb	r6, r6, #1
 8006edc:	f8ca 6000 	str.w	r6, [sl]
 8006ee0:	f8da 3000 	ldr.w	r3, [sl]
 8006ee4:	4499      	add	r9, r3
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	2300      	movs	r3, #0
 8006eea:	4620      	mov	r0, r4
 8006eec:	4629      	mov	r1, r5
 8006eee:	f7f9 fdf3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ef2:	b108      	cbz	r0, 8006ef8 <__cvt+0xa4>
 8006ef4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ef8:	2230      	movs	r2, #48	; 0x30
 8006efa:	9b03      	ldr	r3, [sp, #12]
 8006efc:	454b      	cmp	r3, r9
 8006efe:	d307      	bcc.n	8006f10 <__cvt+0xbc>
 8006f00:	9b03      	ldr	r3, [sp, #12]
 8006f02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f04:	1bdb      	subs	r3, r3, r7
 8006f06:	4638      	mov	r0, r7
 8006f08:	6013      	str	r3, [r2, #0]
 8006f0a:	b004      	add	sp, #16
 8006f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f10:	1c59      	adds	r1, r3, #1
 8006f12:	9103      	str	r1, [sp, #12]
 8006f14:	701a      	strb	r2, [r3, #0]
 8006f16:	e7f0      	b.n	8006efa <__cvt+0xa6>

08006f18 <__exponent>:
 8006f18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2900      	cmp	r1, #0
 8006f1e:	bfb8      	it	lt
 8006f20:	4249      	neglt	r1, r1
 8006f22:	f803 2b02 	strb.w	r2, [r3], #2
 8006f26:	bfb4      	ite	lt
 8006f28:	222d      	movlt	r2, #45	; 0x2d
 8006f2a:	222b      	movge	r2, #43	; 0x2b
 8006f2c:	2909      	cmp	r1, #9
 8006f2e:	7042      	strb	r2, [r0, #1]
 8006f30:	dd2a      	ble.n	8006f88 <__exponent+0x70>
 8006f32:	f10d 0407 	add.w	r4, sp, #7
 8006f36:	46a4      	mov	ip, r4
 8006f38:	270a      	movs	r7, #10
 8006f3a:	46a6      	mov	lr, r4
 8006f3c:	460a      	mov	r2, r1
 8006f3e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006f42:	fb07 1516 	mls	r5, r7, r6, r1
 8006f46:	3530      	adds	r5, #48	; 0x30
 8006f48:	2a63      	cmp	r2, #99	; 0x63
 8006f4a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006f4e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006f52:	4631      	mov	r1, r6
 8006f54:	dcf1      	bgt.n	8006f3a <__exponent+0x22>
 8006f56:	3130      	adds	r1, #48	; 0x30
 8006f58:	f1ae 0502 	sub.w	r5, lr, #2
 8006f5c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006f60:	1c44      	adds	r4, r0, #1
 8006f62:	4629      	mov	r1, r5
 8006f64:	4561      	cmp	r1, ip
 8006f66:	d30a      	bcc.n	8006f7e <__exponent+0x66>
 8006f68:	f10d 0209 	add.w	r2, sp, #9
 8006f6c:	eba2 020e 	sub.w	r2, r2, lr
 8006f70:	4565      	cmp	r5, ip
 8006f72:	bf88      	it	hi
 8006f74:	2200      	movhi	r2, #0
 8006f76:	4413      	add	r3, r2
 8006f78:	1a18      	subs	r0, r3, r0
 8006f7a:	b003      	add	sp, #12
 8006f7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f82:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006f86:	e7ed      	b.n	8006f64 <__exponent+0x4c>
 8006f88:	2330      	movs	r3, #48	; 0x30
 8006f8a:	3130      	adds	r1, #48	; 0x30
 8006f8c:	7083      	strb	r3, [r0, #2]
 8006f8e:	70c1      	strb	r1, [r0, #3]
 8006f90:	1d03      	adds	r3, r0, #4
 8006f92:	e7f1      	b.n	8006f78 <__exponent+0x60>

08006f94 <_printf_float>:
 8006f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f98:	ed2d 8b02 	vpush	{d8}
 8006f9c:	b08d      	sub	sp, #52	; 0x34
 8006f9e:	460c      	mov	r4, r1
 8006fa0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006fa4:	4616      	mov	r6, r2
 8006fa6:	461f      	mov	r7, r3
 8006fa8:	4605      	mov	r5, r0
 8006faa:	f001 fb45 	bl	8008638 <_localeconv_r>
 8006fae:	f8d0 a000 	ldr.w	sl, [r0]
 8006fb2:	4650      	mov	r0, sl
 8006fb4:	f7f9 f914 	bl	80001e0 <strlen>
 8006fb8:	2300      	movs	r3, #0
 8006fba:	930a      	str	r3, [sp, #40]	; 0x28
 8006fbc:	6823      	ldr	r3, [r4, #0]
 8006fbe:	9305      	str	r3, [sp, #20]
 8006fc0:	f8d8 3000 	ldr.w	r3, [r8]
 8006fc4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006fc8:	3307      	adds	r3, #7
 8006fca:	f023 0307 	bic.w	r3, r3, #7
 8006fce:	f103 0208 	add.w	r2, r3, #8
 8006fd2:	f8c8 2000 	str.w	r2, [r8]
 8006fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fda:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006fde:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006fe2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006fe6:	9307      	str	r3, [sp, #28]
 8006fe8:	f8cd 8018 	str.w	r8, [sp, #24]
 8006fec:	ee08 0a10 	vmov	s16, r0
 8006ff0:	4b9f      	ldr	r3, [pc, #636]	; (8007270 <_printf_float+0x2dc>)
 8006ff2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ff6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ffa:	f7f9 fd9f 	bl	8000b3c <__aeabi_dcmpun>
 8006ffe:	bb88      	cbnz	r0, 8007064 <_printf_float+0xd0>
 8007000:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007004:	4b9a      	ldr	r3, [pc, #616]	; (8007270 <_printf_float+0x2dc>)
 8007006:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800700a:	f7f9 fd79 	bl	8000b00 <__aeabi_dcmple>
 800700e:	bb48      	cbnz	r0, 8007064 <_printf_float+0xd0>
 8007010:	2200      	movs	r2, #0
 8007012:	2300      	movs	r3, #0
 8007014:	4640      	mov	r0, r8
 8007016:	4649      	mov	r1, r9
 8007018:	f7f9 fd68 	bl	8000aec <__aeabi_dcmplt>
 800701c:	b110      	cbz	r0, 8007024 <_printf_float+0x90>
 800701e:	232d      	movs	r3, #45	; 0x2d
 8007020:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007024:	4b93      	ldr	r3, [pc, #588]	; (8007274 <_printf_float+0x2e0>)
 8007026:	4894      	ldr	r0, [pc, #592]	; (8007278 <_printf_float+0x2e4>)
 8007028:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800702c:	bf94      	ite	ls
 800702e:	4698      	movls	r8, r3
 8007030:	4680      	movhi	r8, r0
 8007032:	2303      	movs	r3, #3
 8007034:	6123      	str	r3, [r4, #16]
 8007036:	9b05      	ldr	r3, [sp, #20]
 8007038:	f023 0204 	bic.w	r2, r3, #4
 800703c:	6022      	str	r2, [r4, #0]
 800703e:	f04f 0900 	mov.w	r9, #0
 8007042:	9700      	str	r7, [sp, #0]
 8007044:	4633      	mov	r3, r6
 8007046:	aa0b      	add	r2, sp, #44	; 0x2c
 8007048:	4621      	mov	r1, r4
 800704a:	4628      	mov	r0, r5
 800704c:	f000 f9d8 	bl	8007400 <_printf_common>
 8007050:	3001      	adds	r0, #1
 8007052:	f040 8090 	bne.w	8007176 <_printf_float+0x1e2>
 8007056:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800705a:	b00d      	add	sp, #52	; 0x34
 800705c:	ecbd 8b02 	vpop	{d8}
 8007060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007064:	4642      	mov	r2, r8
 8007066:	464b      	mov	r3, r9
 8007068:	4640      	mov	r0, r8
 800706a:	4649      	mov	r1, r9
 800706c:	f7f9 fd66 	bl	8000b3c <__aeabi_dcmpun>
 8007070:	b140      	cbz	r0, 8007084 <_printf_float+0xf0>
 8007072:	464b      	mov	r3, r9
 8007074:	2b00      	cmp	r3, #0
 8007076:	bfbc      	itt	lt
 8007078:	232d      	movlt	r3, #45	; 0x2d
 800707a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800707e:	487f      	ldr	r0, [pc, #508]	; (800727c <_printf_float+0x2e8>)
 8007080:	4b7f      	ldr	r3, [pc, #508]	; (8007280 <_printf_float+0x2ec>)
 8007082:	e7d1      	b.n	8007028 <_printf_float+0x94>
 8007084:	6863      	ldr	r3, [r4, #4]
 8007086:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800708a:	9206      	str	r2, [sp, #24]
 800708c:	1c5a      	adds	r2, r3, #1
 800708e:	d13f      	bne.n	8007110 <_printf_float+0x17c>
 8007090:	2306      	movs	r3, #6
 8007092:	6063      	str	r3, [r4, #4]
 8007094:	9b05      	ldr	r3, [sp, #20]
 8007096:	6861      	ldr	r1, [r4, #4]
 8007098:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800709c:	2300      	movs	r3, #0
 800709e:	9303      	str	r3, [sp, #12]
 80070a0:	ab0a      	add	r3, sp, #40	; 0x28
 80070a2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80070a6:	ab09      	add	r3, sp, #36	; 0x24
 80070a8:	ec49 8b10 	vmov	d0, r8, r9
 80070ac:	9300      	str	r3, [sp, #0]
 80070ae:	6022      	str	r2, [r4, #0]
 80070b0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80070b4:	4628      	mov	r0, r5
 80070b6:	f7ff fecd 	bl	8006e54 <__cvt>
 80070ba:	9b06      	ldr	r3, [sp, #24]
 80070bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070be:	2b47      	cmp	r3, #71	; 0x47
 80070c0:	4680      	mov	r8, r0
 80070c2:	d108      	bne.n	80070d6 <_printf_float+0x142>
 80070c4:	1cc8      	adds	r0, r1, #3
 80070c6:	db02      	blt.n	80070ce <_printf_float+0x13a>
 80070c8:	6863      	ldr	r3, [r4, #4]
 80070ca:	4299      	cmp	r1, r3
 80070cc:	dd41      	ble.n	8007152 <_printf_float+0x1be>
 80070ce:	f1ab 0b02 	sub.w	fp, fp, #2
 80070d2:	fa5f fb8b 	uxtb.w	fp, fp
 80070d6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80070da:	d820      	bhi.n	800711e <_printf_float+0x18a>
 80070dc:	3901      	subs	r1, #1
 80070de:	465a      	mov	r2, fp
 80070e0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80070e4:	9109      	str	r1, [sp, #36]	; 0x24
 80070e6:	f7ff ff17 	bl	8006f18 <__exponent>
 80070ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070ec:	1813      	adds	r3, r2, r0
 80070ee:	2a01      	cmp	r2, #1
 80070f0:	4681      	mov	r9, r0
 80070f2:	6123      	str	r3, [r4, #16]
 80070f4:	dc02      	bgt.n	80070fc <_printf_float+0x168>
 80070f6:	6822      	ldr	r2, [r4, #0]
 80070f8:	07d2      	lsls	r2, r2, #31
 80070fa:	d501      	bpl.n	8007100 <_printf_float+0x16c>
 80070fc:	3301      	adds	r3, #1
 80070fe:	6123      	str	r3, [r4, #16]
 8007100:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007104:	2b00      	cmp	r3, #0
 8007106:	d09c      	beq.n	8007042 <_printf_float+0xae>
 8007108:	232d      	movs	r3, #45	; 0x2d
 800710a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800710e:	e798      	b.n	8007042 <_printf_float+0xae>
 8007110:	9a06      	ldr	r2, [sp, #24]
 8007112:	2a47      	cmp	r2, #71	; 0x47
 8007114:	d1be      	bne.n	8007094 <_printf_float+0x100>
 8007116:	2b00      	cmp	r3, #0
 8007118:	d1bc      	bne.n	8007094 <_printf_float+0x100>
 800711a:	2301      	movs	r3, #1
 800711c:	e7b9      	b.n	8007092 <_printf_float+0xfe>
 800711e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007122:	d118      	bne.n	8007156 <_printf_float+0x1c2>
 8007124:	2900      	cmp	r1, #0
 8007126:	6863      	ldr	r3, [r4, #4]
 8007128:	dd0b      	ble.n	8007142 <_printf_float+0x1ae>
 800712a:	6121      	str	r1, [r4, #16]
 800712c:	b913      	cbnz	r3, 8007134 <_printf_float+0x1a0>
 800712e:	6822      	ldr	r2, [r4, #0]
 8007130:	07d0      	lsls	r0, r2, #31
 8007132:	d502      	bpl.n	800713a <_printf_float+0x1a6>
 8007134:	3301      	adds	r3, #1
 8007136:	440b      	add	r3, r1
 8007138:	6123      	str	r3, [r4, #16]
 800713a:	65a1      	str	r1, [r4, #88]	; 0x58
 800713c:	f04f 0900 	mov.w	r9, #0
 8007140:	e7de      	b.n	8007100 <_printf_float+0x16c>
 8007142:	b913      	cbnz	r3, 800714a <_printf_float+0x1b6>
 8007144:	6822      	ldr	r2, [r4, #0]
 8007146:	07d2      	lsls	r2, r2, #31
 8007148:	d501      	bpl.n	800714e <_printf_float+0x1ba>
 800714a:	3302      	adds	r3, #2
 800714c:	e7f4      	b.n	8007138 <_printf_float+0x1a4>
 800714e:	2301      	movs	r3, #1
 8007150:	e7f2      	b.n	8007138 <_printf_float+0x1a4>
 8007152:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007158:	4299      	cmp	r1, r3
 800715a:	db05      	blt.n	8007168 <_printf_float+0x1d4>
 800715c:	6823      	ldr	r3, [r4, #0]
 800715e:	6121      	str	r1, [r4, #16]
 8007160:	07d8      	lsls	r0, r3, #31
 8007162:	d5ea      	bpl.n	800713a <_printf_float+0x1a6>
 8007164:	1c4b      	adds	r3, r1, #1
 8007166:	e7e7      	b.n	8007138 <_printf_float+0x1a4>
 8007168:	2900      	cmp	r1, #0
 800716a:	bfd4      	ite	le
 800716c:	f1c1 0202 	rsble	r2, r1, #2
 8007170:	2201      	movgt	r2, #1
 8007172:	4413      	add	r3, r2
 8007174:	e7e0      	b.n	8007138 <_printf_float+0x1a4>
 8007176:	6823      	ldr	r3, [r4, #0]
 8007178:	055a      	lsls	r2, r3, #21
 800717a:	d407      	bmi.n	800718c <_printf_float+0x1f8>
 800717c:	6923      	ldr	r3, [r4, #16]
 800717e:	4642      	mov	r2, r8
 8007180:	4631      	mov	r1, r6
 8007182:	4628      	mov	r0, r5
 8007184:	47b8      	blx	r7
 8007186:	3001      	adds	r0, #1
 8007188:	d12c      	bne.n	80071e4 <_printf_float+0x250>
 800718a:	e764      	b.n	8007056 <_printf_float+0xc2>
 800718c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007190:	f240 80e0 	bls.w	8007354 <_printf_float+0x3c0>
 8007194:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007198:	2200      	movs	r2, #0
 800719a:	2300      	movs	r3, #0
 800719c:	f7f9 fc9c 	bl	8000ad8 <__aeabi_dcmpeq>
 80071a0:	2800      	cmp	r0, #0
 80071a2:	d034      	beq.n	800720e <_printf_float+0x27a>
 80071a4:	4a37      	ldr	r2, [pc, #220]	; (8007284 <_printf_float+0x2f0>)
 80071a6:	2301      	movs	r3, #1
 80071a8:	4631      	mov	r1, r6
 80071aa:	4628      	mov	r0, r5
 80071ac:	47b8      	blx	r7
 80071ae:	3001      	adds	r0, #1
 80071b0:	f43f af51 	beq.w	8007056 <_printf_float+0xc2>
 80071b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071b8:	429a      	cmp	r2, r3
 80071ba:	db02      	blt.n	80071c2 <_printf_float+0x22e>
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	07d8      	lsls	r0, r3, #31
 80071c0:	d510      	bpl.n	80071e4 <_printf_float+0x250>
 80071c2:	ee18 3a10 	vmov	r3, s16
 80071c6:	4652      	mov	r2, sl
 80071c8:	4631      	mov	r1, r6
 80071ca:	4628      	mov	r0, r5
 80071cc:	47b8      	blx	r7
 80071ce:	3001      	adds	r0, #1
 80071d0:	f43f af41 	beq.w	8007056 <_printf_float+0xc2>
 80071d4:	f04f 0800 	mov.w	r8, #0
 80071d8:	f104 091a 	add.w	r9, r4, #26
 80071dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071de:	3b01      	subs	r3, #1
 80071e0:	4543      	cmp	r3, r8
 80071e2:	dc09      	bgt.n	80071f8 <_printf_float+0x264>
 80071e4:	6823      	ldr	r3, [r4, #0]
 80071e6:	079b      	lsls	r3, r3, #30
 80071e8:	f100 8105 	bmi.w	80073f6 <_printf_float+0x462>
 80071ec:	68e0      	ldr	r0, [r4, #12]
 80071ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071f0:	4298      	cmp	r0, r3
 80071f2:	bfb8      	it	lt
 80071f4:	4618      	movlt	r0, r3
 80071f6:	e730      	b.n	800705a <_printf_float+0xc6>
 80071f8:	2301      	movs	r3, #1
 80071fa:	464a      	mov	r2, r9
 80071fc:	4631      	mov	r1, r6
 80071fe:	4628      	mov	r0, r5
 8007200:	47b8      	blx	r7
 8007202:	3001      	adds	r0, #1
 8007204:	f43f af27 	beq.w	8007056 <_printf_float+0xc2>
 8007208:	f108 0801 	add.w	r8, r8, #1
 800720c:	e7e6      	b.n	80071dc <_printf_float+0x248>
 800720e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007210:	2b00      	cmp	r3, #0
 8007212:	dc39      	bgt.n	8007288 <_printf_float+0x2f4>
 8007214:	4a1b      	ldr	r2, [pc, #108]	; (8007284 <_printf_float+0x2f0>)
 8007216:	2301      	movs	r3, #1
 8007218:	4631      	mov	r1, r6
 800721a:	4628      	mov	r0, r5
 800721c:	47b8      	blx	r7
 800721e:	3001      	adds	r0, #1
 8007220:	f43f af19 	beq.w	8007056 <_printf_float+0xc2>
 8007224:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007228:	4313      	orrs	r3, r2
 800722a:	d102      	bne.n	8007232 <_printf_float+0x29e>
 800722c:	6823      	ldr	r3, [r4, #0]
 800722e:	07d9      	lsls	r1, r3, #31
 8007230:	d5d8      	bpl.n	80071e4 <_printf_float+0x250>
 8007232:	ee18 3a10 	vmov	r3, s16
 8007236:	4652      	mov	r2, sl
 8007238:	4631      	mov	r1, r6
 800723a:	4628      	mov	r0, r5
 800723c:	47b8      	blx	r7
 800723e:	3001      	adds	r0, #1
 8007240:	f43f af09 	beq.w	8007056 <_printf_float+0xc2>
 8007244:	f04f 0900 	mov.w	r9, #0
 8007248:	f104 0a1a 	add.w	sl, r4, #26
 800724c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800724e:	425b      	negs	r3, r3
 8007250:	454b      	cmp	r3, r9
 8007252:	dc01      	bgt.n	8007258 <_printf_float+0x2c4>
 8007254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007256:	e792      	b.n	800717e <_printf_float+0x1ea>
 8007258:	2301      	movs	r3, #1
 800725a:	4652      	mov	r2, sl
 800725c:	4631      	mov	r1, r6
 800725e:	4628      	mov	r0, r5
 8007260:	47b8      	blx	r7
 8007262:	3001      	adds	r0, #1
 8007264:	f43f aef7 	beq.w	8007056 <_printf_float+0xc2>
 8007268:	f109 0901 	add.w	r9, r9, #1
 800726c:	e7ee      	b.n	800724c <_printf_float+0x2b8>
 800726e:	bf00      	nop
 8007270:	7fefffff 	.word	0x7fefffff
 8007274:	080319b0 	.word	0x080319b0
 8007278:	080319b4 	.word	0x080319b4
 800727c:	080319bc 	.word	0x080319bc
 8007280:	080319b8 	.word	0x080319b8
 8007284:	080319c0 	.word	0x080319c0
 8007288:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800728a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800728c:	429a      	cmp	r2, r3
 800728e:	bfa8      	it	ge
 8007290:	461a      	movge	r2, r3
 8007292:	2a00      	cmp	r2, #0
 8007294:	4691      	mov	r9, r2
 8007296:	dc37      	bgt.n	8007308 <_printf_float+0x374>
 8007298:	f04f 0b00 	mov.w	fp, #0
 800729c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072a0:	f104 021a 	add.w	r2, r4, #26
 80072a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80072a6:	9305      	str	r3, [sp, #20]
 80072a8:	eba3 0309 	sub.w	r3, r3, r9
 80072ac:	455b      	cmp	r3, fp
 80072ae:	dc33      	bgt.n	8007318 <_printf_float+0x384>
 80072b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072b4:	429a      	cmp	r2, r3
 80072b6:	db3b      	blt.n	8007330 <_printf_float+0x39c>
 80072b8:	6823      	ldr	r3, [r4, #0]
 80072ba:	07da      	lsls	r2, r3, #31
 80072bc:	d438      	bmi.n	8007330 <_printf_float+0x39c>
 80072be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072c0:	9a05      	ldr	r2, [sp, #20]
 80072c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072c4:	1a9a      	subs	r2, r3, r2
 80072c6:	eba3 0901 	sub.w	r9, r3, r1
 80072ca:	4591      	cmp	r9, r2
 80072cc:	bfa8      	it	ge
 80072ce:	4691      	movge	r9, r2
 80072d0:	f1b9 0f00 	cmp.w	r9, #0
 80072d4:	dc35      	bgt.n	8007342 <_printf_float+0x3ae>
 80072d6:	f04f 0800 	mov.w	r8, #0
 80072da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072de:	f104 0a1a 	add.w	sl, r4, #26
 80072e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072e6:	1a9b      	subs	r3, r3, r2
 80072e8:	eba3 0309 	sub.w	r3, r3, r9
 80072ec:	4543      	cmp	r3, r8
 80072ee:	f77f af79 	ble.w	80071e4 <_printf_float+0x250>
 80072f2:	2301      	movs	r3, #1
 80072f4:	4652      	mov	r2, sl
 80072f6:	4631      	mov	r1, r6
 80072f8:	4628      	mov	r0, r5
 80072fa:	47b8      	blx	r7
 80072fc:	3001      	adds	r0, #1
 80072fe:	f43f aeaa 	beq.w	8007056 <_printf_float+0xc2>
 8007302:	f108 0801 	add.w	r8, r8, #1
 8007306:	e7ec      	b.n	80072e2 <_printf_float+0x34e>
 8007308:	4613      	mov	r3, r2
 800730a:	4631      	mov	r1, r6
 800730c:	4642      	mov	r2, r8
 800730e:	4628      	mov	r0, r5
 8007310:	47b8      	blx	r7
 8007312:	3001      	adds	r0, #1
 8007314:	d1c0      	bne.n	8007298 <_printf_float+0x304>
 8007316:	e69e      	b.n	8007056 <_printf_float+0xc2>
 8007318:	2301      	movs	r3, #1
 800731a:	4631      	mov	r1, r6
 800731c:	4628      	mov	r0, r5
 800731e:	9205      	str	r2, [sp, #20]
 8007320:	47b8      	blx	r7
 8007322:	3001      	adds	r0, #1
 8007324:	f43f ae97 	beq.w	8007056 <_printf_float+0xc2>
 8007328:	9a05      	ldr	r2, [sp, #20]
 800732a:	f10b 0b01 	add.w	fp, fp, #1
 800732e:	e7b9      	b.n	80072a4 <_printf_float+0x310>
 8007330:	ee18 3a10 	vmov	r3, s16
 8007334:	4652      	mov	r2, sl
 8007336:	4631      	mov	r1, r6
 8007338:	4628      	mov	r0, r5
 800733a:	47b8      	blx	r7
 800733c:	3001      	adds	r0, #1
 800733e:	d1be      	bne.n	80072be <_printf_float+0x32a>
 8007340:	e689      	b.n	8007056 <_printf_float+0xc2>
 8007342:	9a05      	ldr	r2, [sp, #20]
 8007344:	464b      	mov	r3, r9
 8007346:	4442      	add	r2, r8
 8007348:	4631      	mov	r1, r6
 800734a:	4628      	mov	r0, r5
 800734c:	47b8      	blx	r7
 800734e:	3001      	adds	r0, #1
 8007350:	d1c1      	bne.n	80072d6 <_printf_float+0x342>
 8007352:	e680      	b.n	8007056 <_printf_float+0xc2>
 8007354:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007356:	2a01      	cmp	r2, #1
 8007358:	dc01      	bgt.n	800735e <_printf_float+0x3ca>
 800735a:	07db      	lsls	r3, r3, #31
 800735c:	d538      	bpl.n	80073d0 <_printf_float+0x43c>
 800735e:	2301      	movs	r3, #1
 8007360:	4642      	mov	r2, r8
 8007362:	4631      	mov	r1, r6
 8007364:	4628      	mov	r0, r5
 8007366:	47b8      	blx	r7
 8007368:	3001      	adds	r0, #1
 800736a:	f43f ae74 	beq.w	8007056 <_printf_float+0xc2>
 800736e:	ee18 3a10 	vmov	r3, s16
 8007372:	4652      	mov	r2, sl
 8007374:	4631      	mov	r1, r6
 8007376:	4628      	mov	r0, r5
 8007378:	47b8      	blx	r7
 800737a:	3001      	adds	r0, #1
 800737c:	f43f ae6b 	beq.w	8007056 <_printf_float+0xc2>
 8007380:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007384:	2200      	movs	r2, #0
 8007386:	2300      	movs	r3, #0
 8007388:	f7f9 fba6 	bl	8000ad8 <__aeabi_dcmpeq>
 800738c:	b9d8      	cbnz	r0, 80073c6 <_printf_float+0x432>
 800738e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007390:	f108 0201 	add.w	r2, r8, #1
 8007394:	3b01      	subs	r3, #1
 8007396:	4631      	mov	r1, r6
 8007398:	4628      	mov	r0, r5
 800739a:	47b8      	blx	r7
 800739c:	3001      	adds	r0, #1
 800739e:	d10e      	bne.n	80073be <_printf_float+0x42a>
 80073a0:	e659      	b.n	8007056 <_printf_float+0xc2>
 80073a2:	2301      	movs	r3, #1
 80073a4:	4652      	mov	r2, sl
 80073a6:	4631      	mov	r1, r6
 80073a8:	4628      	mov	r0, r5
 80073aa:	47b8      	blx	r7
 80073ac:	3001      	adds	r0, #1
 80073ae:	f43f ae52 	beq.w	8007056 <_printf_float+0xc2>
 80073b2:	f108 0801 	add.w	r8, r8, #1
 80073b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073b8:	3b01      	subs	r3, #1
 80073ba:	4543      	cmp	r3, r8
 80073bc:	dcf1      	bgt.n	80073a2 <_printf_float+0x40e>
 80073be:	464b      	mov	r3, r9
 80073c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80073c4:	e6dc      	b.n	8007180 <_printf_float+0x1ec>
 80073c6:	f04f 0800 	mov.w	r8, #0
 80073ca:	f104 0a1a 	add.w	sl, r4, #26
 80073ce:	e7f2      	b.n	80073b6 <_printf_float+0x422>
 80073d0:	2301      	movs	r3, #1
 80073d2:	4642      	mov	r2, r8
 80073d4:	e7df      	b.n	8007396 <_printf_float+0x402>
 80073d6:	2301      	movs	r3, #1
 80073d8:	464a      	mov	r2, r9
 80073da:	4631      	mov	r1, r6
 80073dc:	4628      	mov	r0, r5
 80073de:	47b8      	blx	r7
 80073e0:	3001      	adds	r0, #1
 80073e2:	f43f ae38 	beq.w	8007056 <_printf_float+0xc2>
 80073e6:	f108 0801 	add.w	r8, r8, #1
 80073ea:	68e3      	ldr	r3, [r4, #12]
 80073ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073ee:	1a5b      	subs	r3, r3, r1
 80073f0:	4543      	cmp	r3, r8
 80073f2:	dcf0      	bgt.n	80073d6 <_printf_float+0x442>
 80073f4:	e6fa      	b.n	80071ec <_printf_float+0x258>
 80073f6:	f04f 0800 	mov.w	r8, #0
 80073fa:	f104 0919 	add.w	r9, r4, #25
 80073fe:	e7f4      	b.n	80073ea <_printf_float+0x456>

08007400 <_printf_common>:
 8007400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007404:	4616      	mov	r6, r2
 8007406:	4699      	mov	r9, r3
 8007408:	688a      	ldr	r2, [r1, #8]
 800740a:	690b      	ldr	r3, [r1, #16]
 800740c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007410:	4293      	cmp	r3, r2
 8007412:	bfb8      	it	lt
 8007414:	4613      	movlt	r3, r2
 8007416:	6033      	str	r3, [r6, #0]
 8007418:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800741c:	4607      	mov	r7, r0
 800741e:	460c      	mov	r4, r1
 8007420:	b10a      	cbz	r2, 8007426 <_printf_common+0x26>
 8007422:	3301      	adds	r3, #1
 8007424:	6033      	str	r3, [r6, #0]
 8007426:	6823      	ldr	r3, [r4, #0]
 8007428:	0699      	lsls	r1, r3, #26
 800742a:	bf42      	ittt	mi
 800742c:	6833      	ldrmi	r3, [r6, #0]
 800742e:	3302      	addmi	r3, #2
 8007430:	6033      	strmi	r3, [r6, #0]
 8007432:	6825      	ldr	r5, [r4, #0]
 8007434:	f015 0506 	ands.w	r5, r5, #6
 8007438:	d106      	bne.n	8007448 <_printf_common+0x48>
 800743a:	f104 0a19 	add.w	sl, r4, #25
 800743e:	68e3      	ldr	r3, [r4, #12]
 8007440:	6832      	ldr	r2, [r6, #0]
 8007442:	1a9b      	subs	r3, r3, r2
 8007444:	42ab      	cmp	r3, r5
 8007446:	dc26      	bgt.n	8007496 <_printf_common+0x96>
 8007448:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800744c:	1e13      	subs	r3, r2, #0
 800744e:	6822      	ldr	r2, [r4, #0]
 8007450:	bf18      	it	ne
 8007452:	2301      	movne	r3, #1
 8007454:	0692      	lsls	r2, r2, #26
 8007456:	d42b      	bmi.n	80074b0 <_printf_common+0xb0>
 8007458:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800745c:	4649      	mov	r1, r9
 800745e:	4638      	mov	r0, r7
 8007460:	47c0      	blx	r8
 8007462:	3001      	adds	r0, #1
 8007464:	d01e      	beq.n	80074a4 <_printf_common+0xa4>
 8007466:	6823      	ldr	r3, [r4, #0]
 8007468:	68e5      	ldr	r5, [r4, #12]
 800746a:	6832      	ldr	r2, [r6, #0]
 800746c:	f003 0306 	and.w	r3, r3, #6
 8007470:	2b04      	cmp	r3, #4
 8007472:	bf08      	it	eq
 8007474:	1aad      	subeq	r5, r5, r2
 8007476:	68a3      	ldr	r3, [r4, #8]
 8007478:	6922      	ldr	r2, [r4, #16]
 800747a:	bf0c      	ite	eq
 800747c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007480:	2500      	movne	r5, #0
 8007482:	4293      	cmp	r3, r2
 8007484:	bfc4      	itt	gt
 8007486:	1a9b      	subgt	r3, r3, r2
 8007488:	18ed      	addgt	r5, r5, r3
 800748a:	2600      	movs	r6, #0
 800748c:	341a      	adds	r4, #26
 800748e:	42b5      	cmp	r5, r6
 8007490:	d11a      	bne.n	80074c8 <_printf_common+0xc8>
 8007492:	2000      	movs	r0, #0
 8007494:	e008      	b.n	80074a8 <_printf_common+0xa8>
 8007496:	2301      	movs	r3, #1
 8007498:	4652      	mov	r2, sl
 800749a:	4649      	mov	r1, r9
 800749c:	4638      	mov	r0, r7
 800749e:	47c0      	blx	r8
 80074a0:	3001      	adds	r0, #1
 80074a2:	d103      	bne.n	80074ac <_printf_common+0xac>
 80074a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ac:	3501      	adds	r5, #1
 80074ae:	e7c6      	b.n	800743e <_printf_common+0x3e>
 80074b0:	18e1      	adds	r1, r4, r3
 80074b2:	1c5a      	adds	r2, r3, #1
 80074b4:	2030      	movs	r0, #48	; 0x30
 80074b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074ba:	4422      	add	r2, r4
 80074bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074c4:	3302      	adds	r3, #2
 80074c6:	e7c7      	b.n	8007458 <_printf_common+0x58>
 80074c8:	2301      	movs	r3, #1
 80074ca:	4622      	mov	r2, r4
 80074cc:	4649      	mov	r1, r9
 80074ce:	4638      	mov	r0, r7
 80074d0:	47c0      	blx	r8
 80074d2:	3001      	adds	r0, #1
 80074d4:	d0e6      	beq.n	80074a4 <_printf_common+0xa4>
 80074d6:	3601      	adds	r6, #1
 80074d8:	e7d9      	b.n	800748e <_printf_common+0x8e>
	...

080074dc <_printf_i>:
 80074dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074e0:	7e0f      	ldrb	r7, [r1, #24]
 80074e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80074e4:	2f78      	cmp	r7, #120	; 0x78
 80074e6:	4691      	mov	r9, r2
 80074e8:	4680      	mov	r8, r0
 80074ea:	460c      	mov	r4, r1
 80074ec:	469a      	mov	sl, r3
 80074ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80074f2:	d807      	bhi.n	8007504 <_printf_i+0x28>
 80074f4:	2f62      	cmp	r7, #98	; 0x62
 80074f6:	d80a      	bhi.n	800750e <_printf_i+0x32>
 80074f8:	2f00      	cmp	r7, #0
 80074fa:	f000 80d8 	beq.w	80076ae <_printf_i+0x1d2>
 80074fe:	2f58      	cmp	r7, #88	; 0x58
 8007500:	f000 80a3 	beq.w	800764a <_printf_i+0x16e>
 8007504:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007508:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800750c:	e03a      	b.n	8007584 <_printf_i+0xa8>
 800750e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007512:	2b15      	cmp	r3, #21
 8007514:	d8f6      	bhi.n	8007504 <_printf_i+0x28>
 8007516:	a101      	add	r1, pc, #4	; (adr r1, 800751c <_printf_i+0x40>)
 8007518:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800751c:	08007575 	.word	0x08007575
 8007520:	08007589 	.word	0x08007589
 8007524:	08007505 	.word	0x08007505
 8007528:	08007505 	.word	0x08007505
 800752c:	08007505 	.word	0x08007505
 8007530:	08007505 	.word	0x08007505
 8007534:	08007589 	.word	0x08007589
 8007538:	08007505 	.word	0x08007505
 800753c:	08007505 	.word	0x08007505
 8007540:	08007505 	.word	0x08007505
 8007544:	08007505 	.word	0x08007505
 8007548:	08007695 	.word	0x08007695
 800754c:	080075b9 	.word	0x080075b9
 8007550:	08007677 	.word	0x08007677
 8007554:	08007505 	.word	0x08007505
 8007558:	08007505 	.word	0x08007505
 800755c:	080076b7 	.word	0x080076b7
 8007560:	08007505 	.word	0x08007505
 8007564:	080075b9 	.word	0x080075b9
 8007568:	08007505 	.word	0x08007505
 800756c:	08007505 	.word	0x08007505
 8007570:	0800767f 	.word	0x0800767f
 8007574:	682b      	ldr	r3, [r5, #0]
 8007576:	1d1a      	adds	r2, r3, #4
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	602a      	str	r2, [r5, #0]
 800757c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007580:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007584:	2301      	movs	r3, #1
 8007586:	e0a3      	b.n	80076d0 <_printf_i+0x1f4>
 8007588:	6820      	ldr	r0, [r4, #0]
 800758a:	6829      	ldr	r1, [r5, #0]
 800758c:	0606      	lsls	r6, r0, #24
 800758e:	f101 0304 	add.w	r3, r1, #4
 8007592:	d50a      	bpl.n	80075aa <_printf_i+0xce>
 8007594:	680e      	ldr	r6, [r1, #0]
 8007596:	602b      	str	r3, [r5, #0]
 8007598:	2e00      	cmp	r6, #0
 800759a:	da03      	bge.n	80075a4 <_printf_i+0xc8>
 800759c:	232d      	movs	r3, #45	; 0x2d
 800759e:	4276      	negs	r6, r6
 80075a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075a4:	485e      	ldr	r0, [pc, #376]	; (8007720 <_printf_i+0x244>)
 80075a6:	230a      	movs	r3, #10
 80075a8:	e019      	b.n	80075de <_printf_i+0x102>
 80075aa:	680e      	ldr	r6, [r1, #0]
 80075ac:	602b      	str	r3, [r5, #0]
 80075ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80075b2:	bf18      	it	ne
 80075b4:	b236      	sxthne	r6, r6
 80075b6:	e7ef      	b.n	8007598 <_printf_i+0xbc>
 80075b8:	682b      	ldr	r3, [r5, #0]
 80075ba:	6820      	ldr	r0, [r4, #0]
 80075bc:	1d19      	adds	r1, r3, #4
 80075be:	6029      	str	r1, [r5, #0]
 80075c0:	0601      	lsls	r1, r0, #24
 80075c2:	d501      	bpl.n	80075c8 <_printf_i+0xec>
 80075c4:	681e      	ldr	r6, [r3, #0]
 80075c6:	e002      	b.n	80075ce <_printf_i+0xf2>
 80075c8:	0646      	lsls	r6, r0, #25
 80075ca:	d5fb      	bpl.n	80075c4 <_printf_i+0xe8>
 80075cc:	881e      	ldrh	r6, [r3, #0]
 80075ce:	4854      	ldr	r0, [pc, #336]	; (8007720 <_printf_i+0x244>)
 80075d0:	2f6f      	cmp	r7, #111	; 0x6f
 80075d2:	bf0c      	ite	eq
 80075d4:	2308      	moveq	r3, #8
 80075d6:	230a      	movne	r3, #10
 80075d8:	2100      	movs	r1, #0
 80075da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075de:	6865      	ldr	r5, [r4, #4]
 80075e0:	60a5      	str	r5, [r4, #8]
 80075e2:	2d00      	cmp	r5, #0
 80075e4:	bfa2      	ittt	ge
 80075e6:	6821      	ldrge	r1, [r4, #0]
 80075e8:	f021 0104 	bicge.w	r1, r1, #4
 80075ec:	6021      	strge	r1, [r4, #0]
 80075ee:	b90e      	cbnz	r6, 80075f4 <_printf_i+0x118>
 80075f0:	2d00      	cmp	r5, #0
 80075f2:	d04d      	beq.n	8007690 <_printf_i+0x1b4>
 80075f4:	4615      	mov	r5, r2
 80075f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80075fa:	fb03 6711 	mls	r7, r3, r1, r6
 80075fe:	5dc7      	ldrb	r7, [r0, r7]
 8007600:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007604:	4637      	mov	r7, r6
 8007606:	42bb      	cmp	r3, r7
 8007608:	460e      	mov	r6, r1
 800760a:	d9f4      	bls.n	80075f6 <_printf_i+0x11a>
 800760c:	2b08      	cmp	r3, #8
 800760e:	d10b      	bne.n	8007628 <_printf_i+0x14c>
 8007610:	6823      	ldr	r3, [r4, #0]
 8007612:	07de      	lsls	r6, r3, #31
 8007614:	d508      	bpl.n	8007628 <_printf_i+0x14c>
 8007616:	6923      	ldr	r3, [r4, #16]
 8007618:	6861      	ldr	r1, [r4, #4]
 800761a:	4299      	cmp	r1, r3
 800761c:	bfde      	ittt	le
 800761e:	2330      	movle	r3, #48	; 0x30
 8007620:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007624:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007628:	1b52      	subs	r2, r2, r5
 800762a:	6122      	str	r2, [r4, #16]
 800762c:	f8cd a000 	str.w	sl, [sp]
 8007630:	464b      	mov	r3, r9
 8007632:	aa03      	add	r2, sp, #12
 8007634:	4621      	mov	r1, r4
 8007636:	4640      	mov	r0, r8
 8007638:	f7ff fee2 	bl	8007400 <_printf_common>
 800763c:	3001      	adds	r0, #1
 800763e:	d14c      	bne.n	80076da <_printf_i+0x1fe>
 8007640:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007644:	b004      	add	sp, #16
 8007646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800764a:	4835      	ldr	r0, [pc, #212]	; (8007720 <_printf_i+0x244>)
 800764c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007650:	6829      	ldr	r1, [r5, #0]
 8007652:	6823      	ldr	r3, [r4, #0]
 8007654:	f851 6b04 	ldr.w	r6, [r1], #4
 8007658:	6029      	str	r1, [r5, #0]
 800765a:	061d      	lsls	r5, r3, #24
 800765c:	d514      	bpl.n	8007688 <_printf_i+0x1ac>
 800765e:	07df      	lsls	r7, r3, #31
 8007660:	bf44      	itt	mi
 8007662:	f043 0320 	orrmi.w	r3, r3, #32
 8007666:	6023      	strmi	r3, [r4, #0]
 8007668:	b91e      	cbnz	r6, 8007672 <_printf_i+0x196>
 800766a:	6823      	ldr	r3, [r4, #0]
 800766c:	f023 0320 	bic.w	r3, r3, #32
 8007670:	6023      	str	r3, [r4, #0]
 8007672:	2310      	movs	r3, #16
 8007674:	e7b0      	b.n	80075d8 <_printf_i+0xfc>
 8007676:	6823      	ldr	r3, [r4, #0]
 8007678:	f043 0320 	orr.w	r3, r3, #32
 800767c:	6023      	str	r3, [r4, #0]
 800767e:	2378      	movs	r3, #120	; 0x78
 8007680:	4828      	ldr	r0, [pc, #160]	; (8007724 <_printf_i+0x248>)
 8007682:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007686:	e7e3      	b.n	8007650 <_printf_i+0x174>
 8007688:	0659      	lsls	r1, r3, #25
 800768a:	bf48      	it	mi
 800768c:	b2b6      	uxthmi	r6, r6
 800768e:	e7e6      	b.n	800765e <_printf_i+0x182>
 8007690:	4615      	mov	r5, r2
 8007692:	e7bb      	b.n	800760c <_printf_i+0x130>
 8007694:	682b      	ldr	r3, [r5, #0]
 8007696:	6826      	ldr	r6, [r4, #0]
 8007698:	6961      	ldr	r1, [r4, #20]
 800769a:	1d18      	adds	r0, r3, #4
 800769c:	6028      	str	r0, [r5, #0]
 800769e:	0635      	lsls	r5, r6, #24
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	d501      	bpl.n	80076a8 <_printf_i+0x1cc>
 80076a4:	6019      	str	r1, [r3, #0]
 80076a6:	e002      	b.n	80076ae <_printf_i+0x1d2>
 80076a8:	0670      	lsls	r0, r6, #25
 80076aa:	d5fb      	bpl.n	80076a4 <_printf_i+0x1c8>
 80076ac:	8019      	strh	r1, [r3, #0]
 80076ae:	2300      	movs	r3, #0
 80076b0:	6123      	str	r3, [r4, #16]
 80076b2:	4615      	mov	r5, r2
 80076b4:	e7ba      	b.n	800762c <_printf_i+0x150>
 80076b6:	682b      	ldr	r3, [r5, #0]
 80076b8:	1d1a      	adds	r2, r3, #4
 80076ba:	602a      	str	r2, [r5, #0]
 80076bc:	681d      	ldr	r5, [r3, #0]
 80076be:	6862      	ldr	r2, [r4, #4]
 80076c0:	2100      	movs	r1, #0
 80076c2:	4628      	mov	r0, r5
 80076c4:	f7f8 fd94 	bl	80001f0 <memchr>
 80076c8:	b108      	cbz	r0, 80076ce <_printf_i+0x1f2>
 80076ca:	1b40      	subs	r0, r0, r5
 80076cc:	6060      	str	r0, [r4, #4]
 80076ce:	6863      	ldr	r3, [r4, #4]
 80076d0:	6123      	str	r3, [r4, #16]
 80076d2:	2300      	movs	r3, #0
 80076d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076d8:	e7a8      	b.n	800762c <_printf_i+0x150>
 80076da:	6923      	ldr	r3, [r4, #16]
 80076dc:	462a      	mov	r2, r5
 80076de:	4649      	mov	r1, r9
 80076e0:	4640      	mov	r0, r8
 80076e2:	47d0      	blx	sl
 80076e4:	3001      	adds	r0, #1
 80076e6:	d0ab      	beq.n	8007640 <_printf_i+0x164>
 80076e8:	6823      	ldr	r3, [r4, #0]
 80076ea:	079b      	lsls	r3, r3, #30
 80076ec:	d413      	bmi.n	8007716 <_printf_i+0x23a>
 80076ee:	68e0      	ldr	r0, [r4, #12]
 80076f0:	9b03      	ldr	r3, [sp, #12]
 80076f2:	4298      	cmp	r0, r3
 80076f4:	bfb8      	it	lt
 80076f6:	4618      	movlt	r0, r3
 80076f8:	e7a4      	b.n	8007644 <_printf_i+0x168>
 80076fa:	2301      	movs	r3, #1
 80076fc:	4632      	mov	r2, r6
 80076fe:	4649      	mov	r1, r9
 8007700:	4640      	mov	r0, r8
 8007702:	47d0      	blx	sl
 8007704:	3001      	adds	r0, #1
 8007706:	d09b      	beq.n	8007640 <_printf_i+0x164>
 8007708:	3501      	adds	r5, #1
 800770a:	68e3      	ldr	r3, [r4, #12]
 800770c:	9903      	ldr	r1, [sp, #12]
 800770e:	1a5b      	subs	r3, r3, r1
 8007710:	42ab      	cmp	r3, r5
 8007712:	dcf2      	bgt.n	80076fa <_printf_i+0x21e>
 8007714:	e7eb      	b.n	80076ee <_printf_i+0x212>
 8007716:	2500      	movs	r5, #0
 8007718:	f104 0619 	add.w	r6, r4, #25
 800771c:	e7f5      	b.n	800770a <_printf_i+0x22e>
 800771e:	bf00      	nop
 8007720:	080319c2 	.word	0x080319c2
 8007724:	080319d3 	.word	0x080319d3

08007728 <iprintf>:
 8007728:	b40f      	push	{r0, r1, r2, r3}
 800772a:	4b0a      	ldr	r3, [pc, #40]	; (8007754 <iprintf+0x2c>)
 800772c:	b513      	push	{r0, r1, r4, lr}
 800772e:	681c      	ldr	r4, [r3, #0]
 8007730:	b124      	cbz	r4, 800773c <iprintf+0x14>
 8007732:	69a3      	ldr	r3, [r4, #24]
 8007734:	b913      	cbnz	r3, 800773c <iprintf+0x14>
 8007736:	4620      	mov	r0, r4
 8007738:	f000 fee0 	bl	80084fc <__sinit>
 800773c:	ab05      	add	r3, sp, #20
 800773e:	9a04      	ldr	r2, [sp, #16]
 8007740:	68a1      	ldr	r1, [r4, #8]
 8007742:	9301      	str	r3, [sp, #4]
 8007744:	4620      	mov	r0, r4
 8007746:	f001 fc39 	bl	8008fbc <_vfiprintf_r>
 800774a:	b002      	add	sp, #8
 800774c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007750:	b004      	add	sp, #16
 8007752:	4770      	bx	lr
 8007754:	20000010 	.word	0x20000010

08007758 <quorem>:
 8007758:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800775c:	6903      	ldr	r3, [r0, #16]
 800775e:	690c      	ldr	r4, [r1, #16]
 8007760:	42a3      	cmp	r3, r4
 8007762:	4607      	mov	r7, r0
 8007764:	f2c0 8081 	blt.w	800786a <quorem+0x112>
 8007768:	3c01      	subs	r4, #1
 800776a:	f101 0814 	add.w	r8, r1, #20
 800776e:	f100 0514 	add.w	r5, r0, #20
 8007772:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007776:	9301      	str	r3, [sp, #4]
 8007778:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800777c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007780:	3301      	adds	r3, #1
 8007782:	429a      	cmp	r2, r3
 8007784:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007788:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800778c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007790:	d331      	bcc.n	80077f6 <quorem+0x9e>
 8007792:	f04f 0e00 	mov.w	lr, #0
 8007796:	4640      	mov	r0, r8
 8007798:	46ac      	mov	ip, r5
 800779a:	46f2      	mov	sl, lr
 800779c:	f850 2b04 	ldr.w	r2, [r0], #4
 80077a0:	b293      	uxth	r3, r2
 80077a2:	fb06 e303 	mla	r3, r6, r3, lr
 80077a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	ebaa 0303 	sub.w	r3, sl, r3
 80077b0:	f8dc a000 	ldr.w	sl, [ip]
 80077b4:	0c12      	lsrs	r2, r2, #16
 80077b6:	fa13 f38a 	uxtah	r3, r3, sl
 80077ba:	fb06 e202 	mla	r2, r6, r2, lr
 80077be:	9300      	str	r3, [sp, #0]
 80077c0:	9b00      	ldr	r3, [sp, #0]
 80077c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80077c6:	b292      	uxth	r2, r2
 80077c8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80077cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077d0:	f8bd 3000 	ldrh.w	r3, [sp]
 80077d4:	4581      	cmp	r9, r0
 80077d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077da:	f84c 3b04 	str.w	r3, [ip], #4
 80077de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80077e2:	d2db      	bcs.n	800779c <quorem+0x44>
 80077e4:	f855 300b 	ldr.w	r3, [r5, fp]
 80077e8:	b92b      	cbnz	r3, 80077f6 <quorem+0x9e>
 80077ea:	9b01      	ldr	r3, [sp, #4]
 80077ec:	3b04      	subs	r3, #4
 80077ee:	429d      	cmp	r5, r3
 80077f0:	461a      	mov	r2, r3
 80077f2:	d32e      	bcc.n	8007852 <quorem+0xfa>
 80077f4:	613c      	str	r4, [r7, #16]
 80077f6:	4638      	mov	r0, r7
 80077f8:	f001 f9be 	bl	8008b78 <__mcmp>
 80077fc:	2800      	cmp	r0, #0
 80077fe:	db24      	blt.n	800784a <quorem+0xf2>
 8007800:	3601      	adds	r6, #1
 8007802:	4628      	mov	r0, r5
 8007804:	f04f 0c00 	mov.w	ip, #0
 8007808:	f858 2b04 	ldr.w	r2, [r8], #4
 800780c:	f8d0 e000 	ldr.w	lr, [r0]
 8007810:	b293      	uxth	r3, r2
 8007812:	ebac 0303 	sub.w	r3, ip, r3
 8007816:	0c12      	lsrs	r2, r2, #16
 8007818:	fa13 f38e 	uxtah	r3, r3, lr
 800781c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007820:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007824:	b29b      	uxth	r3, r3
 8007826:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800782a:	45c1      	cmp	r9, r8
 800782c:	f840 3b04 	str.w	r3, [r0], #4
 8007830:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007834:	d2e8      	bcs.n	8007808 <quorem+0xb0>
 8007836:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800783a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800783e:	b922      	cbnz	r2, 800784a <quorem+0xf2>
 8007840:	3b04      	subs	r3, #4
 8007842:	429d      	cmp	r5, r3
 8007844:	461a      	mov	r2, r3
 8007846:	d30a      	bcc.n	800785e <quorem+0x106>
 8007848:	613c      	str	r4, [r7, #16]
 800784a:	4630      	mov	r0, r6
 800784c:	b003      	add	sp, #12
 800784e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007852:	6812      	ldr	r2, [r2, #0]
 8007854:	3b04      	subs	r3, #4
 8007856:	2a00      	cmp	r2, #0
 8007858:	d1cc      	bne.n	80077f4 <quorem+0x9c>
 800785a:	3c01      	subs	r4, #1
 800785c:	e7c7      	b.n	80077ee <quorem+0x96>
 800785e:	6812      	ldr	r2, [r2, #0]
 8007860:	3b04      	subs	r3, #4
 8007862:	2a00      	cmp	r2, #0
 8007864:	d1f0      	bne.n	8007848 <quorem+0xf0>
 8007866:	3c01      	subs	r4, #1
 8007868:	e7eb      	b.n	8007842 <quorem+0xea>
 800786a:	2000      	movs	r0, #0
 800786c:	e7ee      	b.n	800784c <quorem+0xf4>
	...

08007870 <_dtoa_r>:
 8007870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007874:	ed2d 8b04 	vpush	{d8-d9}
 8007878:	ec57 6b10 	vmov	r6, r7, d0
 800787c:	b093      	sub	sp, #76	; 0x4c
 800787e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007880:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007884:	9106      	str	r1, [sp, #24]
 8007886:	ee10 aa10 	vmov	sl, s0
 800788a:	4604      	mov	r4, r0
 800788c:	9209      	str	r2, [sp, #36]	; 0x24
 800788e:	930c      	str	r3, [sp, #48]	; 0x30
 8007890:	46bb      	mov	fp, r7
 8007892:	b975      	cbnz	r5, 80078b2 <_dtoa_r+0x42>
 8007894:	2010      	movs	r0, #16
 8007896:	f000 fed7 	bl	8008648 <malloc>
 800789a:	4602      	mov	r2, r0
 800789c:	6260      	str	r0, [r4, #36]	; 0x24
 800789e:	b920      	cbnz	r0, 80078aa <_dtoa_r+0x3a>
 80078a0:	4ba7      	ldr	r3, [pc, #668]	; (8007b40 <_dtoa_r+0x2d0>)
 80078a2:	21ea      	movs	r1, #234	; 0xea
 80078a4:	48a7      	ldr	r0, [pc, #668]	; (8007b44 <_dtoa_r+0x2d4>)
 80078a6:	f001 fddf 	bl	8009468 <__assert_func>
 80078aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078ae:	6005      	str	r5, [r0, #0]
 80078b0:	60c5      	str	r5, [r0, #12]
 80078b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078b4:	6819      	ldr	r1, [r3, #0]
 80078b6:	b151      	cbz	r1, 80078ce <_dtoa_r+0x5e>
 80078b8:	685a      	ldr	r2, [r3, #4]
 80078ba:	604a      	str	r2, [r1, #4]
 80078bc:	2301      	movs	r3, #1
 80078be:	4093      	lsls	r3, r2
 80078c0:	608b      	str	r3, [r1, #8]
 80078c2:	4620      	mov	r0, r4
 80078c4:	f000 ff16 	bl	80086f4 <_Bfree>
 80078c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078ca:	2200      	movs	r2, #0
 80078cc:	601a      	str	r2, [r3, #0]
 80078ce:	1e3b      	subs	r3, r7, #0
 80078d0:	bfaa      	itet	ge
 80078d2:	2300      	movge	r3, #0
 80078d4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80078d8:	f8c8 3000 	strge.w	r3, [r8]
 80078dc:	4b9a      	ldr	r3, [pc, #616]	; (8007b48 <_dtoa_r+0x2d8>)
 80078de:	bfbc      	itt	lt
 80078e0:	2201      	movlt	r2, #1
 80078e2:	f8c8 2000 	strlt.w	r2, [r8]
 80078e6:	ea33 030b 	bics.w	r3, r3, fp
 80078ea:	d11b      	bne.n	8007924 <_dtoa_r+0xb4>
 80078ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80078ee:	f242 730f 	movw	r3, #9999	; 0x270f
 80078f2:	6013      	str	r3, [r2, #0]
 80078f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078f8:	4333      	orrs	r3, r6
 80078fa:	f000 8592 	beq.w	8008422 <_dtoa_r+0xbb2>
 80078fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007900:	b963      	cbnz	r3, 800791c <_dtoa_r+0xac>
 8007902:	4b92      	ldr	r3, [pc, #584]	; (8007b4c <_dtoa_r+0x2dc>)
 8007904:	e022      	b.n	800794c <_dtoa_r+0xdc>
 8007906:	4b92      	ldr	r3, [pc, #584]	; (8007b50 <_dtoa_r+0x2e0>)
 8007908:	9301      	str	r3, [sp, #4]
 800790a:	3308      	adds	r3, #8
 800790c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800790e:	6013      	str	r3, [r2, #0]
 8007910:	9801      	ldr	r0, [sp, #4]
 8007912:	b013      	add	sp, #76	; 0x4c
 8007914:	ecbd 8b04 	vpop	{d8-d9}
 8007918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800791c:	4b8b      	ldr	r3, [pc, #556]	; (8007b4c <_dtoa_r+0x2dc>)
 800791e:	9301      	str	r3, [sp, #4]
 8007920:	3303      	adds	r3, #3
 8007922:	e7f3      	b.n	800790c <_dtoa_r+0x9c>
 8007924:	2200      	movs	r2, #0
 8007926:	2300      	movs	r3, #0
 8007928:	4650      	mov	r0, sl
 800792a:	4659      	mov	r1, fp
 800792c:	f7f9 f8d4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007930:	ec4b ab19 	vmov	d9, sl, fp
 8007934:	4680      	mov	r8, r0
 8007936:	b158      	cbz	r0, 8007950 <_dtoa_r+0xe0>
 8007938:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800793a:	2301      	movs	r3, #1
 800793c:	6013      	str	r3, [r2, #0]
 800793e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007940:	2b00      	cmp	r3, #0
 8007942:	f000 856b 	beq.w	800841c <_dtoa_r+0xbac>
 8007946:	4883      	ldr	r0, [pc, #524]	; (8007b54 <_dtoa_r+0x2e4>)
 8007948:	6018      	str	r0, [r3, #0]
 800794a:	1e43      	subs	r3, r0, #1
 800794c:	9301      	str	r3, [sp, #4]
 800794e:	e7df      	b.n	8007910 <_dtoa_r+0xa0>
 8007950:	ec4b ab10 	vmov	d0, sl, fp
 8007954:	aa10      	add	r2, sp, #64	; 0x40
 8007956:	a911      	add	r1, sp, #68	; 0x44
 8007958:	4620      	mov	r0, r4
 800795a:	f001 f9b3 	bl	8008cc4 <__d2b>
 800795e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007962:	ee08 0a10 	vmov	s16, r0
 8007966:	2d00      	cmp	r5, #0
 8007968:	f000 8084 	beq.w	8007a74 <_dtoa_r+0x204>
 800796c:	ee19 3a90 	vmov	r3, s19
 8007970:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007974:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007978:	4656      	mov	r6, sl
 800797a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800797e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007982:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007986:	4b74      	ldr	r3, [pc, #464]	; (8007b58 <_dtoa_r+0x2e8>)
 8007988:	2200      	movs	r2, #0
 800798a:	4630      	mov	r0, r6
 800798c:	4639      	mov	r1, r7
 800798e:	f7f8 fc83 	bl	8000298 <__aeabi_dsub>
 8007992:	a365      	add	r3, pc, #404	; (adr r3, 8007b28 <_dtoa_r+0x2b8>)
 8007994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007998:	f7f8 fe36 	bl	8000608 <__aeabi_dmul>
 800799c:	a364      	add	r3, pc, #400	; (adr r3, 8007b30 <_dtoa_r+0x2c0>)
 800799e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a2:	f7f8 fc7b 	bl	800029c <__adddf3>
 80079a6:	4606      	mov	r6, r0
 80079a8:	4628      	mov	r0, r5
 80079aa:	460f      	mov	r7, r1
 80079ac:	f7f8 fdc2 	bl	8000534 <__aeabi_i2d>
 80079b0:	a361      	add	r3, pc, #388	; (adr r3, 8007b38 <_dtoa_r+0x2c8>)
 80079b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b6:	f7f8 fe27 	bl	8000608 <__aeabi_dmul>
 80079ba:	4602      	mov	r2, r0
 80079bc:	460b      	mov	r3, r1
 80079be:	4630      	mov	r0, r6
 80079c0:	4639      	mov	r1, r7
 80079c2:	f7f8 fc6b 	bl	800029c <__adddf3>
 80079c6:	4606      	mov	r6, r0
 80079c8:	460f      	mov	r7, r1
 80079ca:	f7f9 f8cd 	bl	8000b68 <__aeabi_d2iz>
 80079ce:	2200      	movs	r2, #0
 80079d0:	9000      	str	r0, [sp, #0]
 80079d2:	2300      	movs	r3, #0
 80079d4:	4630      	mov	r0, r6
 80079d6:	4639      	mov	r1, r7
 80079d8:	f7f9 f888 	bl	8000aec <__aeabi_dcmplt>
 80079dc:	b150      	cbz	r0, 80079f4 <_dtoa_r+0x184>
 80079de:	9800      	ldr	r0, [sp, #0]
 80079e0:	f7f8 fda8 	bl	8000534 <__aeabi_i2d>
 80079e4:	4632      	mov	r2, r6
 80079e6:	463b      	mov	r3, r7
 80079e8:	f7f9 f876 	bl	8000ad8 <__aeabi_dcmpeq>
 80079ec:	b910      	cbnz	r0, 80079f4 <_dtoa_r+0x184>
 80079ee:	9b00      	ldr	r3, [sp, #0]
 80079f0:	3b01      	subs	r3, #1
 80079f2:	9300      	str	r3, [sp, #0]
 80079f4:	9b00      	ldr	r3, [sp, #0]
 80079f6:	2b16      	cmp	r3, #22
 80079f8:	d85a      	bhi.n	8007ab0 <_dtoa_r+0x240>
 80079fa:	9a00      	ldr	r2, [sp, #0]
 80079fc:	4b57      	ldr	r3, [pc, #348]	; (8007b5c <_dtoa_r+0x2ec>)
 80079fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a06:	ec51 0b19 	vmov	r0, r1, d9
 8007a0a:	f7f9 f86f 	bl	8000aec <__aeabi_dcmplt>
 8007a0e:	2800      	cmp	r0, #0
 8007a10:	d050      	beq.n	8007ab4 <_dtoa_r+0x244>
 8007a12:	9b00      	ldr	r3, [sp, #0]
 8007a14:	3b01      	subs	r3, #1
 8007a16:	9300      	str	r3, [sp, #0]
 8007a18:	2300      	movs	r3, #0
 8007a1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a1e:	1b5d      	subs	r5, r3, r5
 8007a20:	1e6b      	subs	r3, r5, #1
 8007a22:	9305      	str	r3, [sp, #20]
 8007a24:	bf45      	ittet	mi
 8007a26:	f1c5 0301 	rsbmi	r3, r5, #1
 8007a2a:	9304      	strmi	r3, [sp, #16]
 8007a2c:	2300      	movpl	r3, #0
 8007a2e:	2300      	movmi	r3, #0
 8007a30:	bf4c      	ite	mi
 8007a32:	9305      	strmi	r3, [sp, #20]
 8007a34:	9304      	strpl	r3, [sp, #16]
 8007a36:	9b00      	ldr	r3, [sp, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	db3d      	blt.n	8007ab8 <_dtoa_r+0x248>
 8007a3c:	9b05      	ldr	r3, [sp, #20]
 8007a3e:	9a00      	ldr	r2, [sp, #0]
 8007a40:	920a      	str	r2, [sp, #40]	; 0x28
 8007a42:	4413      	add	r3, r2
 8007a44:	9305      	str	r3, [sp, #20]
 8007a46:	2300      	movs	r3, #0
 8007a48:	9307      	str	r3, [sp, #28]
 8007a4a:	9b06      	ldr	r3, [sp, #24]
 8007a4c:	2b09      	cmp	r3, #9
 8007a4e:	f200 8089 	bhi.w	8007b64 <_dtoa_r+0x2f4>
 8007a52:	2b05      	cmp	r3, #5
 8007a54:	bfc4      	itt	gt
 8007a56:	3b04      	subgt	r3, #4
 8007a58:	9306      	strgt	r3, [sp, #24]
 8007a5a:	9b06      	ldr	r3, [sp, #24]
 8007a5c:	f1a3 0302 	sub.w	r3, r3, #2
 8007a60:	bfcc      	ite	gt
 8007a62:	2500      	movgt	r5, #0
 8007a64:	2501      	movle	r5, #1
 8007a66:	2b03      	cmp	r3, #3
 8007a68:	f200 8087 	bhi.w	8007b7a <_dtoa_r+0x30a>
 8007a6c:	e8df f003 	tbb	[pc, r3]
 8007a70:	59383a2d 	.word	0x59383a2d
 8007a74:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007a78:	441d      	add	r5, r3
 8007a7a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007a7e:	2b20      	cmp	r3, #32
 8007a80:	bfc1      	itttt	gt
 8007a82:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007a86:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007a8a:	fa0b f303 	lslgt.w	r3, fp, r3
 8007a8e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007a92:	bfda      	itte	le
 8007a94:	f1c3 0320 	rsble	r3, r3, #32
 8007a98:	fa06 f003 	lslle.w	r0, r6, r3
 8007a9c:	4318      	orrgt	r0, r3
 8007a9e:	f7f8 fd39 	bl	8000514 <__aeabi_ui2d>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	4606      	mov	r6, r0
 8007aa6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007aaa:	3d01      	subs	r5, #1
 8007aac:	930e      	str	r3, [sp, #56]	; 0x38
 8007aae:	e76a      	b.n	8007986 <_dtoa_r+0x116>
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e7b2      	b.n	8007a1a <_dtoa_r+0x1aa>
 8007ab4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007ab6:	e7b1      	b.n	8007a1c <_dtoa_r+0x1ac>
 8007ab8:	9b04      	ldr	r3, [sp, #16]
 8007aba:	9a00      	ldr	r2, [sp, #0]
 8007abc:	1a9b      	subs	r3, r3, r2
 8007abe:	9304      	str	r3, [sp, #16]
 8007ac0:	4253      	negs	r3, r2
 8007ac2:	9307      	str	r3, [sp, #28]
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ac8:	e7bf      	b.n	8007a4a <_dtoa_r+0x1da>
 8007aca:	2300      	movs	r3, #0
 8007acc:	9308      	str	r3, [sp, #32]
 8007ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	dc55      	bgt.n	8007b80 <_dtoa_r+0x310>
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007ada:	461a      	mov	r2, r3
 8007adc:	9209      	str	r2, [sp, #36]	; 0x24
 8007ade:	e00c      	b.n	8007afa <_dtoa_r+0x28a>
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e7f3      	b.n	8007acc <_dtoa_r+0x25c>
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ae8:	9308      	str	r3, [sp, #32]
 8007aea:	9b00      	ldr	r3, [sp, #0]
 8007aec:	4413      	add	r3, r2
 8007aee:	9302      	str	r3, [sp, #8]
 8007af0:	3301      	adds	r3, #1
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	9303      	str	r3, [sp, #12]
 8007af6:	bfb8      	it	lt
 8007af8:	2301      	movlt	r3, #1
 8007afa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007afc:	2200      	movs	r2, #0
 8007afe:	6042      	str	r2, [r0, #4]
 8007b00:	2204      	movs	r2, #4
 8007b02:	f102 0614 	add.w	r6, r2, #20
 8007b06:	429e      	cmp	r6, r3
 8007b08:	6841      	ldr	r1, [r0, #4]
 8007b0a:	d93d      	bls.n	8007b88 <_dtoa_r+0x318>
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	f000 fdb1 	bl	8008674 <_Balloc>
 8007b12:	9001      	str	r0, [sp, #4]
 8007b14:	2800      	cmp	r0, #0
 8007b16:	d13b      	bne.n	8007b90 <_dtoa_r+0x320>
 8007b18:	4b11      	ldr	r3, [pc, #68]	; (8007b60 <_dtoa_r+0x2f0>)
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007b20:	e6c0      	b.n	80078a4 <_dtoa_r+0x34>
 8007b22:	2301      	movs	r3, #1
 8007b24:	e7df      	b.n	8007ae6 <_dtoa_r+0x276>
 8007b26:	bf00      	nop
 8007b28:	636f4361 	.word	0x636f4361
 8007b2c:	3fd287a7 	.word	0x3fd287a7
 8007b30:	8b60c8b3 	.word	0x8b60c8b3
 8007b34:	3fc68a28 	.word	0x3fc68a28
 8007b38:	509f79fb 	.word	0x509f79fb
 8007b3c:	3fd34413 	.word	0x3fd34413
 8007b40:	080319f1 	.word	0x080319f1
 8007b44:	08031a08 	.word	0x08031a08
 8007b48:	7ff00000 	.word	0x7ff00000
 8007b4c:	080319ed 	.word	0x080319ed
 8007b50:	080319e4 	.word	0x080319e4
 8007b54:	080319c1 	.word	0x080319c1
 8007b58:	3ff80000 	.word	0x3ff80000
 8007b5c:	08031b58 	.word	0x08031b58
 8007b60:	08031a63 	.word	0x08031a63
 8007b64:	2501      	movs	r5, #1
 8007b66:	2300      	movs	r3, #0
 8007b68:	9306      	str	r3, [sp, #24]
 8007b6a:	9508      	str	r5, [sp, #32]
 8007b6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b70:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007b74:	2200      	movs	r2, #0
 8007b76:	2312      	movs	r3, #18
 8007b78:	e7b0      	b.n	8007adc <_dtoa_r+0x26c>
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	9308      	str	r3, [sp, #32]
 8007b7e:	e7f5      	b.n	8007b6c <_dtoa_r+0x2fc>
 8007b80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b82:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007b86:	e7b8      	b.n	8007afa <_dtoa_r+0x28a>
 8007b88:	3101      	adds	r1, #1
 8007b8a:	6041      	str	r1, [r0, #4]
 8007b8c:	0052      	lsls	r2, r2, #1
 8007b8e:	e7b8      	b.n	8007b02 <_dtoa_r+0x292>
 8007b90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b92:	9a01      	ldr	r2, [sp, #4]
 8007b94:	601a      	str	r2, [r3, #0]
 8007b96:	9b03      	ldr	r3, [sp, #12]
 8007b98:	2b0e      	cmp	r3, #14
 8007b9a:	f200 809d 	bhi.w	8007cd8 <_dtoa_r+0x468>
 8007b9e:	2d00      	cmp	r5, #0
 8007ba0:	f000 809a 	beq.w	8007cd8 <_dtoa_r+0x468>
 8007ba4:	9b00      	ldr	r3, [sp, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	dd32      	ble.n	8007c10 <_dtoa_r+0x3a0>
 8007baa:	4ab7      	ldr	r2, [pc, #732]	; (8007e88 <_dtoa_r+0x618>)
 8007bac:	f003 030f 	and.w	r3, r3, #15
 8007bb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007bb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bb8:	9b00      	ldr	r3, [sp, #0]
 8007bba:	05d8      	lsls	r0, r3, #23
 8007bbc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007bc0:	d516      	bpl.n	8007bf0 <_dtoa_r+0x380>
 8007bc2:	4bb2      	ldr	r3, [pc, #712]	; (8007e8c <_dtoa_r+0x61c>)
 8007bc4:	ec51 0b19 	vmov	r0, r1, d9
 8007bc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007bcc:	f7f8 fe46 	bl	800085c <__aeabi_ddiv>
 8007bd0:	f007 070f 	and.w	r7, r7, #15
 8007bd4:	4682      	mov	sl, r0
 8007bd6:	468b      	mov	fp, r1
 8007bd8:	2503      	movs	r5, #3
 8007bda:	4eac      	ldr	r6, [pc, #688]	; (8007e8c <_dtoa_r+0x61c>)
 8007bdc:	b957      	cbnz	r7, 8007bf4 <_dtoa_r+0x384>
 8007bde:	4642      	mov	r2, r8
 8007be0:	464b      	mov	r3, r9
 8007be2:	4650      	mov	r0, sl
 8007be4:	4659      	mov	r1, fp
 8007be6:	f7f8 fe39 	bl	800085c <__aeabi_ddiv>
 8007bea:	4682      	mov	sl, r0
 8007bec:	468b      	mov	fp, r1
 8007bee:	e028      	b.n	8007c42 <_dtoa_r+0x3d2>
 8007bf0:	2502      	movs	r5, #2
 8007bf2:	e7f2      	b.n	8007bda <_dtoa_r+0x36a>
 8007bf4:	07f9      	lsls	r1, r7, #31
 8007bf6:	d508      	bpl.n	8007c0a <_dtoa_r+0x39a>
 8007bf8:	4640      	mov	r0, r8
 8007bfa:	4649      	mov	r1, r9
 8007bfc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c00:	f7f8 fd02 	bl	8000608 <__aeabi_dmul>
 8007c04:	3501      	adds	r5, #1
 8007c06:	4680      	mov	r8, r0
 8007c08:	4689      	mov	r9, r1
 8007c0a:	107f      	asrs	r7, r7, #1
 8007c0c:	3608      	adds	r6, #8
 8007c0e:	e7e5      	b.n	8007bdc <_dtoa_r+0x36c>
 8007c10:	f000 809b 	beq.w	8007d4a <_dtoa_r+0x4da>
 8007c14:	9b00      	ldr	r3, [sp, #0]
 8007c16:	4f9d      	ldr	r7, [pc, #628]	; (8007e8c <_dtoa_r+0x61c>)
 8007c18:	425e      	negs	r6, r3
 8007c1a:	4b9b      	ldr	r3, [pc, #620]	; (8007e88 <_dtoa_r+0x618>)
 8007c1c:	f006 020f 	and.w	r2, r6, #15
 8007c20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c28:	ec51 0b19 	vmov	r0, r1, d9
 8007c2c:	f7f8 fcec 	bl	8000608 <__aeabi_dmul>
 8007c30:	1136      	asrs	r6, r6, #4
 8007c32:	4682      	mov	sl, r0
 8007c34:	468b      	mov	fp, r1
 8007c36:	2300      	movs	r3, #0
 8007c38:	2502      	movs	r5, #2
 8007c3a:	2e00      	cmp	r6, #0
 8007c3c:	d17a      	bne.n	8007d34 <_dtoa_r+0x4c4>
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1d3      	bne.n	8007bea <_dtoa_r+0x37a>
 8007c42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	f000 8082 	beq.w	8007d4e <_dtoa_r+0x4de>
 8007c4a:	4b91      	ldr	r3, [pc, #580]	; (8007e90 <_dtoa_r+0x620>)
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	4650      	mov	r0, sl
 8007c50:	4659      	mov	r1, fp
 8007c52:	f7f8 ff4b 	bl	8000aec <__aeabi_dcmplt>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	d079      	beq.n	8007d4e <_dtoa_r+0x4de>
 8007c5a:	9b03      	ldr	r3, [sp, #12]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d076      	beq.n	8007d4e <_dtoa_r+0x4de>
 8007c60:	9b02      	ldr	r3, [sp, #8]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	dd36      	ble.n	8007cd4 <_dtoa_r+0x464>
 8007c66:	9b00      	ldr	r3, [sp, #0]
 8007c68:	4650      	mov	r0, sl
 8007c6a:	4659      	mov	r1, fp
 8007c6c:	1e5f      	subs	r7, r3, #1
 8007c6e:	2200      	movs	r2, #0
 8007c70:	4b88      	ldr	r3, [pc, #544]	; (8007e94 <_dtoa_r+0x624>)
 8007c72:	f7f8 fcc9 	bl	8000608 <__aeabi_dmul>
 8007c76:	9e02      	ldr	r6, [sp, #8]
 8007c78:	4682      	mov	sl, r0
 8007c7a:	468b      	mov	fp, r1
 8007c7c:	3501      	adds	r5, #1
 8007c7e:	4628      	mov	r0, r5
 8007c80:	f7f8 fc58 	bl	8000534 <__aeabi_i2d>
 8007c84:	4652      	mov	r2, sl
 8007c86:	465b      	mov	r3, fp
 8007c88:	f7f8 fcbe 	bl	8000608 <__aeabi_dmul>
 8007c8c:	4b82      	ldr	r3, [pc, #520]	; (8007e98 <_dtoa_r+0x628>)
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f7f8 fb04 	bl	800029c <__adddf3>
 8007c94:	46d0      	mov	r8, sl
 8007c96:	46d9      	mov	r9, fp
 8007c98:	4682      	mov	sl, r0
 8007c9a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007c9e:	2e00      	cmp	r6, #0
 8007ca0:	d158      	bne.n	8007d54 <_dtoa_r+0x4e4>
 8007ca2:	4b7e      	ldr	r3, [pc, #504]	; (8007e9c <_dtoa_r+0x62c>)
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	4640      	mov	r0, r8
 8007ca8:	4649      	mov	r1, r9
 8007caa:	f7f8 faf5 	bl	8000298 <__aeabi_dsub>
 8007cae:	4652      	mov	r2, sl
 8007cb0:	465b      	mov	r3, fp
 8007cb2:	4680      	mov	r8, r0
 8007cb4:	4689      	mov	r9, r1
 8007cb6:	f7f8 ff37 	bl	8000b28 <__aeabi_dcmpgt>
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	f040 8295 	bne.w	80081ea <_dtoa_r+0x97a>
 8007cc0:	4652      	mov	r2, sl
 8007cc2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007cc6:	4640      	mov	r0, r8
 8007cc8:	4649      	mov	r1, r9
 8007cca:	f7f8 ff0f 	bl	8000aec <__aeabi_dcmplt>
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	f040 8289 	bne.w	80081e6 <_dtoa_r+0x976>
 8007cd4:	ec5b ab19 	vmov	sl, fp, d9
 8007cd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	f2c0 8148 	blt.w	8007f70 <_dtoa_r+0x700>
 8007ce0:	9a00      	ldr	r2, [sp, #0]
 8007ce2:	2a0e      	cmp	r2, #14
 8007ce4:	f300 8144 	bgt.w	8007f70 <_dtoa_r+0x700>
 8007ce8:	4b67      	ldr	r3, [pc, #412]	; (8007e88 <_dtoa_r+0x618>)
 8007cea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cee:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007cf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	f280 80d5 	bge.w	8007ea4 <_dtoa_r+0x634>
 8007cfa:	9b03      	ldr	r3, [sp, #12]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f300 80d1 	bgt.w	8007ea4 <_dtoa_r+0x634>
 8007d02:	f040 826f 	bne.w	80081e4 <_dtoa_r+0x974>
 8007d06:	4b65      	ldr	r3, [pc, #404]	; (8007e9c <_dtoa_r+0x62c>)
 8007d08:	2200      	movs	r2, #0
 8007d0a:	4640      	mov	r0, r8
 8007d0c:	4649      	mov	r1, r9
 8007d0e:	f7f8 fc7b 	bl	8000608 <__aeabi_dmul>
 8007d12:	4652      	mov	r2, sl
 8007d14:	465b      	mov	r3, fp
 8007d16:	f7f8 fefd 	bl	8000b14 <__aeabi_dcmpge>
 8007d1a:	9e03      	ldr	r6, [sp, #12]
 8007d1c:	4637      	mov	r7, r6
 8007d1e:	2800      	cmp	r0, #0
 8007d20:	f040 8245 	bne.w	80081ae <_dtoa_r+0x93e>
 8007d24:	9d01      	ldr	r5, [sp, #4]
 8007d26:	2331      	movs	r3, #49	; 0x31
 8007d28:	f805 3b01 	strb.w	r3, [r5], #1
 8007d2c:	9b00      	ldr	r3, [sp, #0]
 8007d2e:	3301      	adds	r3, #1
 8007d30:	9300      	str	r3, [sp, #0]
 8007d32:	e240      	b.n	80081b6 <_dtoa_r+0x946>
 8007d34:	07f2      	lsls	r2, r6, #31
 8007d36:	d505      	bpl.n	8007d44 <_dtoa_r+0x4d4>
 8007d38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d3c:	f7f8 fc64 	bl	8000608 <__aeabi_dmul>
 8007d40:	3501      	adds	r5, #1
 8007d42:	2301      	movs	r3, #1
 8007d44:	1076      	asrs	r6, r6, #1
 8007d46:	3708      	adds	r7, #8
 8007d48:	e777      	b.n	8007c3a <_dtoa_r+0x3ca>
 8007d4a:	2502      	movs	r5, #2
 8007d4c:	e779      	b.n	8007c42 <_dtoa_r+0x3d2>
 8007d4e:	9f00      	ldr	r7, [sp, #0]
 8007d50:	9e03      	ldr	r6, [sp, #12]
 8007d52:	e794      	b.n	8007c7e <_dtoa_r+0x40e>
 8007d54:	9901      	ldr	r1, [sp, #4]
 8007d56:	4b4c      	ldr	r3, [pc, #304]	; (8007e88 <_dtoa_r+0x618>)
 8007d58:	4431      	add	r1, r6
 8007d5a:	910d      	str	r1, [sp, #52]	; 0x34
 8007d5c:	9908      	ldr	r1, [sp, #32]
 8007d5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007d62:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d66:	2900      	cmp	r1, #0
 8007d68:	d043      	beq.n	8007df2 <_dtoa_r+0x582>
 8007d6a:	494d      	ldr	r1, [pc, #308]	; (8007ea0 <_dtoa_r+0x630>)
 8007d6c:	2000      	movs	r0, #0
 8007d6e:	f7f8 fd75 	bl	800085c <__aeabi_ddiv>
 8007d72:	4652      	mov	r2, sl
 8007d74:	465b      	mov	r3, fp
 8007d76:	f7f8 fa8f 	bl	8000298 <__aeabi_dsub>
 8007d7a:	9d01      	ldr	r5, [sp, #4]
 8007d7c:	4682      	mov	sl, r0
 8007d7e:	468b      	mov	fp, r1
 8007d80:	4649      	mov	r1, r9
 8007d82:	4640      	mov	r0, r8
 8007d84:	f7f8 fef0 	bl	8000b68 <__aeabi_d2iz>
 8007d88:	4606      	mov	r6, r0
 8007d8a:	f7f8 fbd3 	bl	8000534 <__aeabi_i2d>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	4640      	mov	r0, r8
 8007d94:	4649      	mov	r1, r9
 8007d96:	f7f8 fa7f 	bl	8000298 <__aeabi_dsub>
 8007d9a:	3630      	adds	r6, #48	; 0x30
 8007d9c:	f805 6b01 	strb.w	r6, [r5], #1
 8007da0:	4652      	mov	r2, sl
 8007da2:	465b      	mov	r3, fp
 8007da4:	4680      	mov	r8, r0
 8007da6:	4689      	mov	r9, r1
 8007da8:	f7f8 fea0 	bl	8000aec <__aeabi_dcmplt>
 8007dac:	2800      	cmp	r0, #0
 8007dae:	d163      	bne.n	8007e78 <_dtoa_r+0x608>
 8007db0:	4642      	mov	r2, r8
 8007db2:	464b      	mov	r3, r9
 8007db4:	4936      	ldr	r1, [pc, #216]	; (8007e90 <_dtoa_r+0x620>)
 8007db6:	2000      	movs	r0, #0
 8007db8:	f7f8 fa6e 	bl	8000298 <__aeabi_dsub>
 8007dbc:	4652      	mov	r2, sl
 8007dbe:	465b      	mov	r3, fp
 8007dc0:	f7f8 fe94 	bl	8000aec <__aeabi_dcmplt>
 8007dc4:	2800      	cmp	r0, #0
 8007dc6:	f040 80b5 	bne.w	8007f34 <_dtoa_r+0x6c4>
 8007dca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007dcc:	429d      	cmp	r5, r3
 8007dce:	d081      	beq.n	8007cd4 <_dtoa_r+0x464>
 8007dd0:	4b30      	ldr	r3, [pc, #192]	; (8007e94 <_dtoa_r+0x624>)
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	4650      	mov	r0, sl
 8007dd6:	4659      	mov	r1, fp
 8007dd8:	f7f8 fc16 	bl	8000608 <__aeabi_dmul>
 8007ddc:	4b2d      	ldr	r3, [pc, #180]	; (8007e94 <_dtoa_r+0x624>)
 8007dde:	4682      	mov	sl, r0
 8007de0:	468b      	mov	fp, r1
 8007de2:	4640      	mov	r0, r8
 8007de4:	4649      	mov	r1, r9
 8007de6:	2200      	movs	r2, #0
 8007de8:	f7f8 fc0e 	bl	8000608 <__aeabi_dmul>
 8007dec:	4680      	mov	r8, r0
 8007dee:	4689      	mov	r9, r1
 8007df0:	e7c6      	b.n	8007d80 <_dtoa_r+0x510>
 8007df2:	4650      	mov	r0, sl
 8007df4:	4659      	mov	r1, fp
 8007df6:	f7f8 fc07 	bl	8000608 <__aeabi_dmul>
 8007dfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007dfc:	9d01      	ldr	r5, [sp, #4]
 8007dfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e00:	4682      	mov	sl, r0
 8007e02:	468b      	mov	fp, r1
 8007e04:	4649      	mov	r1, r9
 8007e06:	4640      	mov	r0, r8
 8007e08:	f7f8 feae 	bl	8000b68 <__aeabi_d2iz>
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	f7f8 fb91 	bl	8000534 <__aeabi_i2d>
 8007e12:	3630      	adds	r6, #48	; 0x30
 8007e14:	4602      	mov	r2, r0
 8007e16:	460b      	mov	r3, r1
 8007e18:	4640      	mov	r0, r8
 8007e1a:	4649      	mov	r1, r9
 8007e1c:	f7f8 fa3c 	bl	8000298 <__aeabi_dsub>
 8007e20:	f805 6b01 	strb.w	r6, [r5], #1
 8007e24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e26:	429d      	cmp	r5, r3
 8007e28:	4680      	mov	r8, r0
 8007e2a:	4689      	mov	r9, r1
 8007e2c:	f04f 0200 	mov.w	r2, #0
 8007e30:	d124      	bne.n	8007e7c <_dtoa_r+0x60c>
 8007e32:	4b1b      	ldr	r3, [pc, #108]	; (8007ea0 <_dtoa_r+0x630>)
 8007e34:	4650      	mov	r0, sl
 8007e36:	4659      	mov	r1, fp
 8007e38:	f7f8 fa30 	bl	800029c <__adddf3>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	460b      	mov	r3, r1
 8007e40:	4640      	mov	r0, r8
 8007e42:	4649      	mov	r1, r9
 8007e44:	f7f8 fe70 	bl	8000b28 <__aeabi_dcmpgt>
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	d173      	bne.n	8007f34 <_dtoa_r+0x6c4>
 8007e4c:	4652      	mov	r2, sl
 8007e4e:	465b      	mov	r3, fp
 8007e50:	4913      	ldr	r1, [pc, #76]	; (8007ea0 <_dtoa_r+0x630>)
 8007e52:	2000      	movs	r0, #0
 8007e54:	f7f8 fa20 	bl	8000298 <__aeabi_dsub>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	4640      	mov	r0, r8
 8007e5e:	4649      	mov	r1, r9
 8007e60:	f7f8 fe44 	bl	8000aec <__aeabi_dcmplt>
 8007e64:	2800      	cmp	r0, #0
 8007e66:	f43f af35 	beq.w	8007cd4 <_dtoa_r+0x464>
 8007e6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007e6c:	1e6b      	subs	r3, r5, #1
 8007e6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e70:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007e74:	2b30      	cmp	r3, #48	; 0x30
 8007e76:	d0f8      	beq.n	8007e6a <_dtoa_r+0x5fa>
 8007e78:	9700      	str	r7, [sp, #0]
 8007e7a:	e049      	b.n	8007f10 <_dtoa_r+0x6a0>
 8007e7c:	4b05      	ldr	r3, [pc, #20]	; (8007e94 <_dtoa_r+0x624>)
 8007e7e:	f7f8 fbc3 	bl	8000608 <__aeabi_dmul>
 8007e82:	4680      	mov	r8, r0
 8007e84:	4689      	mov	r9, r1
 8007e86:	e7bd      	b.n	8007e04 <_dtoa_r+0x594>
 8007e88:	08031b58 	.word	0x08031b58
 8007e8c:	08031b30 	.word	0x08031b30
 8007e90:	3ff00000 	.word	0x3ff00000
 8007e94:	40240000 	.word	0x40240000
 8007e98:	401c0000 	.word	0x401c0000
 8007e9c:	40140000 	.word	0x40140000
 8007ea0:	3fe00000 	.word	0x3fe00000
 8007ea4:	9d01      	ldr	r5, [sp, #4]
 8007ea6:	4656      	mov	r6, sl
 8007ea8:	465f      	mov	r7, fp
 8007eaa:	4642      	mov	r2, r8
 8007eac:	464b      	mov	r3, r9
 8007eae:	4630      	mov	r0, r6
 8007eb0:	4639      	mov	r1, r7
 8007eb2:	f7f8 fcd3 	bl	800085c <__aeabi_ddiv>
 8007eb6:	f7f8 fe57 	bl	8000b68 <__aeabi_d2iz>
 8007eba:	4682      	mov	sl, r0
 8007ebc:	f7f8 fb3a 	bl	8000534 <__aeabi_i2d>
 8007ec0:	4642      	mov	r2, r8
 8007ec2:	464b      	mov	r3, r9
 8007ec4:	f7f8 fba0 	bl	8000608 <__aeabi_dmul>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	460b      	mov	r3, r1
 8007ecc:	4630      	mov	r0, r6
 8007ece:	4639      	mov	r1, r7
 8007ed0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007ed4:	f7f8 f9e0 	bl	8000298 <__aeabi_dsub>
 8007ed8:	f805 6b01 	strb.w	r6, [r5], #1
 8007edc:	9e01      	ldr	r6, [sp, #4]
 8007ede:	9f03      	ldr	r7, [sp, #12]
 8007ee0:	1bae      	subs	r6, r5, r6
 8007ee2:	42b7      	cmp	r7, r6
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	d135      	bne.n	8007f56 <_dtoa_r+0x6e6>
 8007eea:	f7f8 f9d7 	bl	800029c <__adddf3>
 8007eee:	4642      	mov	r2, r8
 8007ef0:	464b      	mov	r3, r9
 8007ef2:	4606      	mov	r6, r0
 8007ef4:	460f      	mov	r7, r1
 8007ef6:	f7f8 fe17 	bl	8000b28 <__aeabi_dcmpgt>
 8007efa:	b9d0      	cbnz	r0, 8007f32 <_dtoa_r+0x6c2>
 8007efc:	4642      	mov	r2, r8
 8007efe:	464b      	mov	r3, r9
 8007f00:	4630      	mov	r0, r6
 8007f02:	4639      	mov	r1, r7
 8007f04:	f7f8 fde8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f08:	b110      	cbz	r0, 8007f10 <_dtoa_r+0x6a0>
 8007f0a:	f01a 0f01 	tst.w	sl, #1
 8007f0e:	d110      	bne.n	8007f32 <_dtoa_r+0x6c2>
 8007f10:	4620      	mov	r0, r4
 8007f12:	ee18 1a10 	vmov	r1, s16
 8007f16:	f000 fbed 	bl	80086f4 <_Bfree>
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	9800      	ldr	r0, [sp, #0]
 8007f1e:	702b      	strb	r3, [r5, #0]
 8007f20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f22:	3001      	adds	r0, #1
 8007f24:	6018      	str	r0, [r3, #0]
 8007f26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	f43f acf1 	beq.w	8007910 <_dtoa_r+0xa0>
 8007f2e:	601d      	str	r5, [r3, #0]
 8007f30:	e4ee      	b.n	8007910 <_dtoa_r+0xa0>
 8007f32:	9f00      	ldr	r7, [sp, #0]
 8007f34:	462b      	mov	r3, r5
 8007f36:	461d      	mov	r5, r3
 8007f38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f3c:	2a39      	cmp	r2, #57	; 0x39
 8007f3e:	d106      	bne.n	8007f4e <_dtoa_r+0x6de>
 8007f40:	9a01      	ldr	r2, [sp, #4]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d1f7      	bne.n	8007f36 <_dtoa_r+0x6c6>
 8007f46:	9901      	ldr	r1, [sp, #4]
 8007f48:	2230      	movs	r2, #48	; 0x30
 8007f4a:	3701      	adds	r7, #1
 8007f4c:	700a      	strb	r2, [r1, #0]
 8007f4e:	781a      	ldrb	r2, [r3, #0]
 8007f50:	3201      	adds	r2, #1
 8007f52:	701a      	strb	r2, [r3, #0]
 8007f54:	e790      	b.n	8007e78 <_dtoa_r+0x608>
 8007f56:	4ba6      	ldr	r3, [pc, #664]	; (80081f0 <_dtoa_r+0x980>)
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f7f8 fb55 	bl	8000608 <__aeabi_dmul>
 8007f5e:	2200      	movs	r2, #0
 8007f60:	2300      	movs	r3, #0
 8007f62:	4606      	mov	r6, r0
 8007f64:	460f      	mov	r7, r1
 8007f66:	f7f8 fdb7 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f6a:	2800      	cmp	r0, #0
 8007f6c:	d09d      	beq.n	8007eaa <_dtoa_r+0x63a>
 8007f6e:	e7cf      	b.n	8007f10 <_dtoa_r+0x6a0>
 8007f70:	9a08      	ldr	r2, [sp, #32]
 8007f72:	2a00      	cmp	r2, #0
 8007f74:	f000 80d7 	beq.w	8008126 <_dtoa_r+0x8b6>
 8007f78:	9a06      	ldr	r2, [sp, #24]
 8007f7a:	2a01      	cmp	r2, #1
 8007f7c:	f300 80ba 	bgt.w	80080f4 <_dtoa_r+0x884>
 8007f80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f82:	2a00      	cmp	r2, #0
 8007f84:	f000 80b2 	beq.w	80080ec <_dtoa_r+0x87c>
 8007f88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007f8c:	9e07      	ldr	r6, [sp, #28]
 8007f8e:	9d04      	ldr	r5, [sp, #16]
 8007f90:	9a04      	ldr	r2, [sp, #16]
 8007f92:	441a      	add	r2, r3
 8007f94:	9204      	str	r2, [sp, #16]
 8007f96:	9a05      	ldr	r2, [sp, #20]
 8007f98:	2101      	movs	r1, #1
 8007f9a:	441a      	add	r2, r3
 8007f9c:	4620      	mov	r0, r4
 8007f9e:	9205      	str	r2, [sp, #20]
 8007fa0:	f000 fc60 	bl	8008864 <__i2b>
 8007fa4:	4607      	mov	r7, r0
 8007fa6:	2d00      	cmp	r5, #0
 8007fa8:	dd0c      	ble.n	8007fc4 <_dtoa_r+0x754>
 8007faa:	9b05      	ldr	r3, [sp, #20]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	dd09      	ble.n	8007fc4 <_dtoa_r+0x754>
 8007fb0:	42ab      	cmp	r3, r5
 8007fb2:	9a04      	ldr	r2, [sp, #16]
 8007fb4:	bfa8      	it	ge
 8007fb6:	462b      	movge	r3, r5
 8007fb8:	1ad2      	subs	r2, r2, r3
 8007fba:	9204      	str	r2, [sp, #16]
 8007fbc:	9a05      	ldr	r2, [sp, #20]
 8007fbe:	1aed      	subs	r5, r5, r3
 8007fc0:	1ad3      	subs	r3, r2, r3
 8007fc2:	9305      	str	r3, [sp, #20]
 8007fc4:	9b07      	ldr	r3, [sp, #28]
 8007fc6:	b31b      	cbz	r3, 8008010 <_dtoa_r+0x7a0>
 8007fc8:	9b08      	ldr	r3, [sp, #32]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f000 80af 	beq.w	800812e <_dtoa_r+0x8be>
 8007fd0:	2e00      	cmp	r6, #0
 8007fd2:	dd13      	ble.n	8007ffc <_dtoa_r+0x78c>
 8007fd4:	4639      	mov	r1, r7
 8007fd6:	4632      	mov	r2, r6
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f000 fd03 	bl	80089e4 <__pow5mult>
 8007fde:	ee18 2a10 	vmov	r2, s16
 8007fe2:	4601      	mov	r1, r0
 8007fe4:	4607      	mov	r7, r0
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	f000 fc52 	bl	8008890 <__multiply>
 8007fec:	ee18 1a10 	vmov	r1, s16
 8007ff0:	4680      	mov	r8, r0
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	f000 fb7e 	bl	80086f4 <_Bfree>
 8007ff8:	ee08 8a10 	vmov	s16, r8
 8007ffc:	9b07      	ldr	r3, [sp, #28]
 8007ffe:	1b9a      	subs	r2, r3, r6
 8008000:	d006      	beq.n	8008010 <_dtoa_r+0x7a0>
 8008002:	ee18 1a10 	vmov	r1, s16
 8008006:	4620      	mov	r0, r4
 8008008:	f000 fcec 	bl	80089e4 <__pow5mult>
 800800c:	ee08 0a10 	vmov	s16, r0
 8008010:	2101      	movs	r1, #1
 8008012:	4620      	mov	r0, r4
 8008014:	f000 fc26 	bl	8008864 <__i2b>
 8008018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800801a:	2b00      	cmp	r3, #0
 800801c:	4606      	mov	r6, r0
 800801e:	f340 8088 	ble.w	8008132 <_dtoa_r+0x8c2>
 8008022:	461a      	mov	r2, r3
 8008024:	4601      	mov	r1, r0
 8008026:	4620      	mov	r0, r4
 8008028:	f000 fcdc 	bl	80089e4 <__pow5mult>
 800802c:	9b06      	ldr	r3, [sp, #24]
 800802e:	2b01      	cmp	r3, #1
 8008030:	4606      	mov	r6, r0
 8008032:	f340 8081 	ble.w	8008138 <_dtoa_r+0x8c8>
 8008036:	f04f 0800 	mov.w	r8, #0
 800803a:	6933      	ldr	r3, [r6, #16]
 800803c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008040:	6918      	ldr	r0, [r3, #16]
 8008042:	f000 fbbf 	bl	80087c4 <__hi0bits>
 8008046:	f1c0 0020 	rsb	r0, r0, #32
 800804a:	9b05      	ldr	r3, [sp, #20]
 800804c:	4418      	add	r0, r3
 800804e:	f010 001f 	ands.w	r0, r0, #31
 8008052:	f000 8092 	beq.w	800817a <_dtoa_r+0x90a>
 8008056:	f1c0 0320 	rsb	r3, r0, #32
 800805a:	2b04      	cmp	r3, #4
 800805c:	f340 808a 	ble.w	8008174 <_dtoa_r+0x904>
 8008060:	f1c0 001c 	rsb	r0, r0, #28
 8008064:	9b04      	ldr	r3, [sp, #16]
 8008066:	4403      	add	r3, r0
 8008068:	9304      	str	r3, [sp, #16]
 800806a:	9b05      	ldr	r3, [sp, #20]
 800806c:	4403      	add	r3, r0
 800806e:	4405      	add	r5, r0
 8008070:	9305      	str	r3, [sp, #20]
 8008072:	9b04      	ldr	r3, [sp, #16]
 8008074:	2b00      	cmp	r3, #0
 8008076:	dd07      	ble.n	8008088 <_dtoa_r+0x818>
 8008078:	ee18 1a10 	vmov	r1, s16
 800807c:	461a      	mov	r2, r3
 800807e:	4620      	mov	r0, r4
 8008080:	f000 fd0a 	bl	8008a98 <__lshift>
 8008084:	ee08 0a10 	vmov	s16, r0
 8008088:	9b05      	ldr	r3, [sp, #20]
 800808a:	2b00      	cmp	r3, #0
 800808c:	dd05      	ble.n	800809a <_dtoa_r+0x82a>
 800808e:	4631      	mov	r1, r6
 8008090:	461a      	mov	r2, r3
 8008092:	4620      	mov	r0, r4
 8008094:	f000 fd00 	bl	8008a98 <__lshift>
 8008098:	4606      	mov	r6, r0
 800809a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800809c:	2b00      	cmp	r3, #0
 800809e:	d06e      	beq.n	800817e <_dtoa_r+0x90e>
 80080a0:	ee18 0a10 	vmov	r0, s16
 80080a4:	4631      	mov	r1, r6
 80080a6:	f000 fd67 	bl	8008b78 <__mcmp>
 80080aa:	2800      	cmp	r0, #0
 80080ac:	da67      	bge.n	800817e <_dtoa_r+0x90e>
 80080ae:	9b00      	ldr	r3, [sp, #0]
 80080b0:	3b01      	subs	r3, #1
 80080b2:	ee18 1a10 	vmov	r1, s16
 80080b6:	9300      	str	r3, [sp, #0]
 80080b8:	220a      	movs	r2, #10
 80080ba:	2300      	movs	r3, #0
 80080bc:	4620      	mov	r0, r4
 80080be:	f000 fb3b 	bl	8008738 <__multadd>
 80080c2:	9b08      	ldr	r3, [sp, #32]
 80080c4:	ee08 0a10 	vmov	s16, r0
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	f000 81b1 	beq.w	8008430 <_dtoa_r+0xbc0>
 80080ce:	2300      	movs	r3, #0
 80080d0:	4639      	mov	r1, r7
 80080d2:	220a      	movs	r2, #10
 80080d4:	4620      	mov	r0, r4
 80080d6:	f000 fb2f 	bl	8008738 <__multadd>
 80080da:	9b02      	ldr	r3, [sp, #8]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	4607      	mov	r7, r0
 80080e0:	f300 808e 	bgt.w	8008200 <_dtoa_r+0x990>
 80080e4:	9b06      	ldr	r3, [sp, #24]
 80080e6:	2b02      	cmp	r3, #2
 80080e8:	dc51      	bgt.n	800818e <_dtoa_r+0x91e>
 80080ea:	e089      	b.n	8008200 <_dtoa_r+0x990>
 80080ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80080ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080f2:	e74b      	b.n	8007f8c <_dtoa_r+0x71c>
 80080f4:	9b03      	ldr	r3, [sp, #12]
 80080f6:	1e5e      	subs	r6, r3, #1
 80080f8:	9b07      	ldr	r3, [sp, #28]
 80080fa:	42b3      	cmp	r3, r6
 80080fc:	bfbf      	itttt	lt
 80080fe:	9b07      	ldrlt	r3, [sp, #28]
 8008100:	9607      	strlt	r6, [sp, #28]
 8008102:	1af2      	sublt	r2, r6, r3
 8008104:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008106:	bfb6      	itet	lt
 8008108:	189b      	addlt	r3, r3, r2
 800810a:	1b9e      	subge	r6, r3, r6
 800810c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800810e:	9b03      	ldr	r3, [sp, #12]
 8008110:	bfb8      	it	lt
 8008112:	2600      	movlt	r6, #0
 8008114:	2b00      	cmp	r3, #0
 8008116:	bfb7      	itett	lt
 8008118:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800811c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008120:	1a9d      	sublt	r5, r3, r2
 8008122:	2300      	movlt	r3, #0
 8008124:	e734      	b.n	8007f90 <_dtoa_r+0x720>
 8008126:	9e07      	ldr	r6, [sp, #28]
 8008128:	9d04      	ldr	r5, [sp, #16]
 800812a:	9f08      	ldr	r7, [sp, #32]
 800812c:	e73b      	b.n	8007fa6 <_dtoa_r+0x736>
 800812e:	9a07      	ldr	r2, [sp, #28]
 8008130:	e767      	b.n	8008002 <_dtoa_r+0x792>
 8008132:	9b06      	ldr	r3, [sp, #24]
 8008134:	2b01      	cmp	r3, #1
 8008136:	dc18      	bgt.n	800816a <_dtoa_r+0x8fa>
 8008138:	f1ba 0f00 	cmp.w	sl, #0
 800813c:	d115      	bne.n	800816a <_dtoa_r+0x8fa>
 800813e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008142:	b993      	cbnz	r3, 800816a <_dtoa_r+0x8fa>
 8008144:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008148:	0d1b      	lsrs	r3, r3, #20
 800814a:	051b      	lsls	r3, r3, #20
 800814c:	b183      	cbz	r3, 8008170 <_dtoa_r+0x900>
 800814e:	9b04      	ldr	r3, [sp, #16]
 8008150:	3301      	adds	r3, #1
 8008152:	9304      	str	r3, [sp, #16]
 8008154:	9b05      	ldr	r3, [sp, #20]
 8008156:	3301      	adds	r3, #1
 8008158:	9305      	str	r3, [sp, #20]
 800815a:	f04f 0801 	mov.w	r8, #1
 800815e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008160:	2b00      	cmp	r3, #0
 8008162:	f47f af6a 	bne.w	800803a <_dtoa_r+0x7ca>
 8008166:	2001      	movs	r0, #1
 8008168:	e76f      	b.n	800804a <_dtoa_r+0x7da>
 800816a:	f04f 0800 	mov.w	r8, #0
 800816e:	e7f6      	b.n	800815e <_dtoa_r+0x8ee>
 8008170:	4698      	mov	r8, r3
 8008172:	e7f4      	b.n	800815e <_dtoa_r+0x8ee>
 8008174:	f43f af7d 	beq.w	8008072 <_dtoa_r+0x802>
 8008178:	4618      	mov	r0, r3
 800817a:	301c      	adds	r0, #28
 800817c:	e772      	b.n	8008064 <_dtoa_r+0x7f4>
 800817e:	9b03      	ldr	r3, [sp, #12]
 8008180:	2b00      	cmp	r3, #0
 8008182:	dc37      	bgt.n	80081f4 <_dtoa_r+0x984>
 8008184:	9b06      	ldr	r3, [sp, #24]
 8008186:	2b02      	cmp	r3, #2
 8008188:	dd34      	ble.n	80081f4 <_dtoa_r+0x984>
 800818a:	9b03      	ldr	r3, [sp, #12]
 800818c:	9302      	str	r3, [sp, #8]
 800818e:	9b02      	ldr	r3, [sp, #8]
 8008190:	b96b      	cbnz	r3, 80081ae <_dtoa_r+0x93e>
 8008192:	4631      	mov	r1, r6
 8008194:	2205      	movs	r2, #5
 8008196:	4620      	mov	r0, r4
 8008198:	f000 face 	bl	8008738 <__multadd>
 800819c:	4601      	mov	r1, r0
 800819e:	4606      	mov	r6, r0
 80081a0:	ee18 0a10 	vmov	r0, s16
 80081a4:	f000 fce8 	bl	8008b78 <__mcmp>
 80081a8:	2800      	cmp	r0, #0
 80081aa:	f73f adbb 	bgt.w	8007d24 <_dtoa_r+0x4b4>
 80081ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081b0:	9d01      	ldr	r5, [sp, #4]
 80081b2:	43db      	mvns	r3, r3
 80081b4:	9300      	str	r3, [sp, #0]
 80081b6:	f04f 0800 	mov.w	r8, #0
 80081ba:	4631      	mov	r1, r6
 80081bc:	4620      	mov	r0, r4
 80081be:	f000 fa99 	bl	80086f4 <_Bfree>
 80081c2:	2f00      	cmp	r7, #0
 80081c4:	f43f aea4 	beq.w	8007f10 <_dtoa_r+0x6a0>
 80081c8:	f1b8 0f00 	cmp.w	r8, #0
 80081cc:	d005      	beq.n	80081da <_dtoa_r+0x96a>
 80081ce:	45b8      	cmp	r8, r7
 80081d0:	d003      	beq.n	80081da <_dtoa_r+0x96a>
 80081d2:	4641      	mov	r1, r8
 80081d4:	4620      	mov	r0, r4
 80081d6:	f000 fa8d 	bl	80086f4 <_Bfree>
 80081da:	4639      	mov	r1, r7
 80081dc:	4620      	mov	r0, r4
 80081de:	f000 fa89 	bl	80086f4 <_Bfree>
 80081e2:	e695      	b.n	8007f10 <_dtoa_r+0x6a0>
 80081e4:	2600      	movs	r6, #0
 80081e6:	4637      	mov	r7, r6
 80081e8:	e7e1      	b.n	80081ae <_dtoa_r+0x93e>
 80081ea:	9700      	str	r7, [sp, #0]
 80081ec:	4637      	mov	r7, r6
 80081ee:	e599      	b.n	8007d24 <_dtoa_r+0x4b4>
 80081f0:	40240000 	.word	0x40240000
 80081f4:	9b08      	ldr	r3, [sp, #32]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f000 80ca 	beq.w	8008390 <_dtoa_r+0xb20>
 80081fc:	9b03      	ldr	r3, [sp, #12]
 80081fe:	9302      	str	r3, [sp, #8]
 8008200:	2d00      	cmp	r5, #0
 8008202:	dd05      	ble.n	8008210 <_dtoa_r+0x9a0>
 8008204:	4639      	mov	r1, r7
 8008206:	462a      	mov	r2, r5
 8008208:	4620      	mov	r0, r4
 800820a:	f000 fc45 	bl	8008a98 <__lshift>
 800820e:	4607      	mov	r7, r0
 8008210:	f1b8 0f00 	cmp.w	r8, #0
 8008214:	d05b      	beq.n	80082ce <_dtoa_r+0xa5e>
 8008216:	6879      	ldr	r1, [r7, #4]
 8008218:	4620      	mov	r0, r4
 800821a:	f000 fa2b 	bl	8008674 <_Balloc>
 800821e:	4605      	mov	r5, r0
 8008220:	b928      	cbnz	r0, 800822e <_dtoa_r+0x9be>
 8008222:	4b87      	ldr	r3, [pc, #540]	; (8008440 <_dtoa_r+0xbd0>)
 8008224:	4602      	mov	r2, r0
 8008226:	f240 21ea 	movw	r1, #746	; 0x2ea
 800822a:	f7ff bb3b 	b.w	80078a4 <_dtoa_r+0x34>
 800822e:	693a      	ldr	r2, [r7, #16]
 8008230:	3202      	adds	r2, #2
 8008232:	0092      	lsls	r2, r2, #2
 8008234:	f107 010c 	add.w	r1, r7, #12
 8008238:	300c      	adds	r0, #12
 800823a:	f000 fa0d 	bl	8008658 <memcpy>
 800823e:	2201      	movs	r2, #1
 8008240:	4629      	mov	r1, r5
 8008242:	4620      	mov	r0, r4
 8008244:	f000 fc28 	bl	8008a98 <__lshift>
 8008248:	9b01      	ldr	r3, [sp, #4]
 800824a:	f103 0901 	add.w	r9, r3, #1
 800824e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008252:	4413      	add	r3, r2
 8008254:	9305      	str	r3, [sp, #20]
 8008256:	f00a 0301 	and.w	r3, sl, #1
 800825a:	46b8      	mov	r8, r7
 800825c:	9304      	str	r3, [sp, #16]
 800825e:	4607      	mov	r7, r0
 8008260:	4631      	mov	r1, r6
 8008262:	ee18 0a10 	vmov	r0, s16
 8008266:	f7ff fa77 	bl	8007758 <quorem>
 800826a:	4641      	mov	r1, r8
 800826c:	9002      	str	r0, [sp, #8]
 800826e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008272:	ee18 0a10 	vmov	r0, s16
 8008276:	f000 fc7f 	bl	8008b78 <__mcmp>
 800827a:	463a      	mov	r2, r7
 800827c:	9003      	str	r0, [sp, #12]
 800827e:	4631      	mov	r1, r6
 8008280:	4620      	mov	r0, r4
 8008282:	f000 fc95 	bl	8008bb0 <__mdiff>
 8008286:	68c2      	ldr	r2, [r0, #12]
 8008288:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800828c:	4605      	mov	r5, r0
 800828e:	bb02      	cbnz	r2, 80082d2 <_dtoa_r+0xa62>
 8008290:	4601      	mov	r1, r0
 8008292:	ee18 0a10 	vmov	r0, s16
 8008296:	f000 fc6f 	bl	8008b78 <__mcmp>
 800829a:	4602      	mov	r2, r0
 800829c:	4629      	mov	r1, r5
 800829e:	4620      	mov	r0, r4
 80082a0:	9207      	str	r2, [sp, #28]
 80082a2:	f000 fa27 	bl	80086f4 <_Bfree>
 80082a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80082aa:	ea43 0102 	orr.w	r1, r3, r2
 80082ae:	9b04      	ldr	r3, [sp, #16]
 80082b0:	430b      	orrs	r3, r1
 80082b2:	464d      	mov	r5, r9
 80082b4:	d10f      	bne.n	80082d6 <_dtoa_r+0xa66>
 80082b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80082ba:	d02a      	beq.n	8008312 <_dtoa_r+0xaa2>
 80082bc:	9b03      	ldr	r3, [sp, #12]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	dd02      	ble.n	80082c8 <_dtoa_r+0xa58>
 80082c2:	9b02      	ldr	r3, [sp, #8]
 80082c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80082c8:	f88b a000 	strb.w	sl, [fp]
 80082cc:	e775      	b.n	80081ba <_dtoa_r+0x94a>
 80082ce:	4638      	mov	r0, r7
 80082d0:	e7ba      	b.n	8008248 <_dtoa_r+0x9d8>
 80082d2:	2201      	movs	r2, #1
 80082d4:	e7e2      	b.n	800829c <_dtoa_r+0xa2c>
 80082d6:	9b03      	ldr	r3, [sp, #12]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	db04      	blt.n	80082e6 <_dtoa_r+0xa76>
 80082dc:	9906      	ldr	r1, [sp, #24]
 80082de:	430b      	orrs	r3, r1
 80082e0:	9904      	ldr	r1, [sp, #16]
 80082e2:	430b      	orrs	r3, r1
 80082e4:	d122      	bne.n	800832c <_dtoa_r+0xabc>
 80082e6:	2a00      	cmp	r2, #0
 80082e8:	ddee      	ble.n	80082c8 <_dtoa_r+0xa58>
 80082ea:	ee18 1a10 	vmov	r1, s16
 80082ee:	2201      	movs	r2, #1
 80082f0:	4620      	mov	r0, r4
 80082f2:	f000 fbd1 	bl	8008a98 <__lshift>
 80082f6:	4631      	mov	r1, r6
 80082f8:	ee08 0a10 	vmov	s16, r0
 80082fc:	f000 fc3c 	bl	8008b78 <__mcmp>
 8008300:	2800      	cmp	r0, #0
 8008302:	dc03      	bgt.n	800830c <_dtoa_r+0xa9c>
 8008304:	d1e0      	bne.n	80082c8 <_dtoa_r+0xa58>
 8008306:	f01a 0f01 	tst.w	sl, #1
 800830a:	d0dd      	beq.n	80082c8 <_dtoa_r+0xa58>
 800830c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008310:	d1d7      	bne.n	80082c2 <_dtoa_r+0xa52>
 8008312:	2339      	movs	r3, #57	; 0x39
 8008314:	f88b 3000 	strb.w	r3, [fp]
 8008318:	462b      	mov	r3, r5
 800831a:	461d      	mov	r5, r3
 800831c:	3b01      	subs	r3, #1
 800831e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008322:	2a39      	cmp	r2, #57	; 0x39
 8008324:	d071      	beq.n	800840a <_dtoa_r+0xb9a>
 8008326:	3201      	adds	r2, #1
 8008328:	701a      	strb	r2, [r3, #0]
 800832a:	e746      	b.n	80081ba <_dtoa_r+0x94a>
 800832c:	2a00      	cmp	r2, #0
 800832e:	dd07      	ble.n	8008340 <_dtoa_r+0xad0>
 8008330:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008334:	d0ed      	beq.n	8008312 <_dtoa_r+0xaa2>
 8008336:	f10a 0301 	add.w	r3, sl, #1
 800833a:	f88b 3000 	strb.w	r3, [fp]
 800833e:	e73c      	b.n	80081ba <_dtoa_r+0x94a>
 8008340:	9b05      	ldr	r3, [sp, #20]
 8008342:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008346:	4599      	cmp	r9, r3
 8008348:	d047      	beq.n	80083da <_dtoa_r+0xb6a>
 800834a:	ee18 1a10 	vmov	r1, s16
 800834e:	2300      	movs	r3, #0
 8008350:	220a      	movs	r2, #10
 8008352:	4620      	mov	r0, r4
 8008354:	f000 f9f0 	bl	8008738 <__multadd>
 8008358:	45b8      	cmp	r8, r7
 800835a:	ee08 0a10 	vmov	s16, r0
 800835e:	f04f 0300 	mov.w	r3, #0
 8008362:	f04f 020a 	mov.w	r2, #10
 8008366:	4641      	mov	r1, r8
 8008368:	4620      	mov	r0, r4
 800836a:	d106      	bne.n	800837a <_dtoa_r+0xb0a>
 800836c:	f000 f9e4 	bl	8008738 <__multadd>
 8008370:	4680      	mov	r8, r0
 8008372:	4607      	mov	r7, r0
 8008374:	f109 0901 	add.w	r9, r9, #1
 8008378:	e772      	b.n	8008260 <_dtoa_r+0x9f0>
 800837a:	f000 f9dd 	bl	8008738 <__multadd>
 800837e:	4639      	mov	r1, r7
 8008380:	4680      	mov	r8, r0
 8008382:	2300      	movs	r3, #0
 8008384:	220a      	movs	r2, #10
 8008386:	4620      	mov	r0, r4
 8008388:	f000 f9d6 	bl	8008738 <__multadd>
 800838c:	4607      	mov	r7, r0
 800838e:	e7f1      	b.n	8008374 <_dtoa_r+0xb04>
 8008390:	9b03      	ldr	r3, [sp, #12]
 8008392:	9302      	str	r3, [sp, #8]
 8008394:	9d01      	ldr	r5, [sp, #4]
 8008396:	ee18 0a10 	vmov	r0, s16
 800839a:	4631      	mov	r1, r6
 800839c:	f7ff f9dc 	bl	8007758 <quorem>
 80083a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80083a4:	9b01      	ldr	r3, [sp, #4]
 80083a6:	f805 ab01 	strb.w	sl, [r5], #1
 80083aa:	1aea      	subs	r2, r5, r3
 80083ac:	9b02      	ldr	r3, [sp, #8]
 80083ae:	4293      	cmp	r3, r2
 80083b0:	dd09      	ble.n	80083c6 <_dtoa_r+0xb56>
 80083b2:	ee18 1a10 	vmov	r1, s16
 80083b6:	2300      	movs	r3, #0
 80083b8:	220a      	movs	r2, #10
 80083ba:	4620      	mov	r0, r4
 80083bc:	f000 f9bc 	bl	8008738 <__multadd>
 80083c0:	ee08 0a10 	vmov	s16, r0
 80083c4:	e7e7      	b.n	8008396 <_dtoa_r+0xb26>
 80083c6:	9b02      	ldr	r3, [sp, #8]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	bfc8      	it	gt
 80083cc:	461d      	movgt	r5, r3
 80083ce:	9b01      	ldr	r3, [sp, #4]
 80083d0:	bfd8      	it	le
 80083d2:	2501      	movle	r5, #1
 80083d4:	441d      	add	r5, r3
 80083d6:	f04f 0800 	mov.w	r8, #0
 80083da:	ee18 1a10 	vmov	r1, s16
 80083de:	2201      	movs	r2, #1
 80083e0:	4620      	mov	r0, r4
 80083e2:	f000 fb59 	bl	8008a98 <__lshift>
 80083e6:	4631      	mov	r1, r6
 80083e8:	ee08 0a10 	vmov	s16, r0
 80083ec:	f000 fbc4 	bl	8008b78 <__mcmp>
 80083f0:	2800      	cmp	r0, #0
 80083f2:	dc91      	bgt.n	8008318 <_dtoa_r+0xaa8>
 80083f4:	d102      	bne.n	80083fc <_dtoa_r+0xb8c>
 80083f6:	f01a 0f01 	tst.w	sl, #1
 80083fa:	d18d      	bne.n	8008318 <_dtoa_r+0xaa8>
 80083fc:	462b      	mov	r3, r5
 80083fe:	461d      	mov	r5, r3
 8008400:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008404:	2a30      	cmp	r2, #48	; 0x30
 8008406:	d0fa      	beq.n	80083fe <_dtoa_r+0xb8e>
 8008408:	e6d7      	b.n	80081ba <_dtoa_r+0x94a>
 800840a:	9a01      	ldr	r2, [sp, #4]
 800840c:	429a      	cmp	r2, r3
 800840e:	d184      	bne.n	800831a <_dtoa_r+0xaaa>
 8008410:	9b00      	ldr	r3, [sp, #0]
 8008412:	3301      	adds	r3, #1
 8008414:	9300      	str	r3, [sp, #0]
 8008416:	2331      	movs	r3, #49	; 0x31
 8008418:	7013      	strb	r3, [r2, #0]
 800841a:	e6ce      	b.n	80081ba <_dtoa_r+0x94a>
 800841c:	4b09      	ldr	r3, [pc, #36]	; (8008444 <_dtoa_r+0xbd4>)
 800841e:	f7ff ba95 	b.w	800794c <_dtoa_r+0xdc>
 8008422:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008424:	2b00      	cmp	r3, #0
 8008426:	f47f aa6e 	bne.w	8007906 <_dtoa_r+0x96>
 800842a:	4b07      	ldr	r3, [pc, #28]	; (8008448 <_dtoa_r+0xbd8>)
 800842c:	f7ff ba8e 	b.w	800794c <_dtoa_r+0xdc>
 8008430:	9b02      	ldr	r3, [sp, #8]
 8008432:	2b00      	cmp	r3, #0
 8008434:	dcae      	bgt.n	8008394 <_dtoa_r+0xb24>
 8008436:	9b06      	ldr	r3, [sp, #24]
 8008438:	2b02      	cmp	r3, #2
 800843a:	f73f aea8 	bgt.w	800818e <_dtoa_r+0x91e>
 800843e:	e7a9      	b.n	8008394 <_dtoa_r+0xb24>
 8008440:	08031a63 	.word	0x08031a63
 8008444:	080319c0 	.word	0x080319c0
 8008448:	080319e4 	.word	0x080319e4

0800844c <std>:
 800844c:	2300      	movs	r3, #0
 800844e:	b510      	push	{r4, lr}
 8008450:	4604      	mov	r4, r0
 8008452:	e9c0 3300 	strd	r3, r3, [r0]
 8008456:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800845a:	6083      	str	r3, [r0, #8]
 800845c:	8181      	strh	r1, [r0, #12]
 800845e:	6643      	str	r3, [r0, #100]	; 0x64
 8008460:	81c2      	strh	r2, [r0, #14]
 8008462:	6183      	str	r3, [r0, #24]
 8008464:	4619      	mov	r1, r3
 8008466:	2208      	movs	r2, #8
 8008468:	305c      	adds	r0, #92	; 0x5c
 800846a:	f7fe fceb 	bl	8006e44 <memset>
 800846e:	4b05      	ldr	r3, [pc, #20]	; (8008484 <std+0x38>)
 8008470:	6263      	str	r3, [r4, #36]	; 0x24
 8008472:	4b05      	ldr	r3, [pc, #20]	; (8008488 <std+0x3c>)
 8008474:	62a3      	str	r3, [r4, #40]	; 0x28
 8008476:	4b05      	ldr	r3, [pc, #20]	; (800848c <std+0x40>)
 8008478:	62e3      	str	r3, [r4, #44]	; 0x2c
 800847a:	4b05      	ldr	r3, [pc, #20]	; (8008490 <std+0x44>)
 800847c:	6224      	str	r4, [r4, #32]
 800847e:	6323      	str	r3, [r4, #48]	; 0x30
 8008480:	bd10      	pop	{r4, pc}
 8008482:	bf00      	nop
 8008484:	0800923d 	.word	0x0800923d
 8008488:	0800925f 	.word	0x0800925f
 800848c:	08009297 	.word	0x08009297
 8008490:	080092bb 	.word	0x080092bb

08008494 <_cleanup_r>:
 8008494:	4901      	ldr	r1, [pc, #4]	; (800849c <_cleanup_r+0x8>)
 8008496:	f000 b8af 	b.w	80085f8 <_fwalk_reent>
 800849a:	bf00      	nop
 800849c:	080095d1 	.word	0x080095d1

080084a0 <__sfmoreglue>:
 80084a0:	b570      	push	{r4, r5, r6, lr}
 80084a2:	2268      	movs	r2, #104	; 0x68
 80084a4:	1e4d      	subs	r5, r1, #1
 80084a6:	4355      	muls	r5, r2
 80084a8:	460e      	mov	r6, r1
 80084aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80084ae:	f000 fce7 	bl	8008e80 <_malloc_r>
 80084b2:	4604      	mov	r4, r0
 80084b4:	b140      	cbz	r0, 80084c8 <__sfmoreglue+0x28>
 80084b6:	2100      	movs	r1, #0
 80084b8:	e9c0 1600 	strd	r1, r6, [r0]
 80084bc:	300c      	adds	r0, #12
 80084be:	60a0      	str	r0, [r4, #8]
 80084c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80084c4:	f7fe fcbe 	bl	8006e44 <memset>
 80084c8:	4620      	mov	r0, r4
 80084ca:	bd70      	pop	{r4, r5, r6, pc}

080084cc <__sfp_lock_acquire>:
 80084cc:	4801      	ldr	r0, [pc, #4]	; (80084d4 <__sfp_lock_acquire+0x8>)
 80084ce:	f000 b8b8 	b.w	8008642 <__retarget_lock_acquire_recursive>
 80084d2:	bf00      	nop
 80084d4:	200003e5 	.word	0x200003e5

080084d8 <__sfp_lock_release>:
 80084d8:	4801      	ldr	r0, [pc, #4]	; (80084e0 <__sfp_lock_release+0x8>)
 80084da:	f000 b8b3 	b.w	8008644 <__retarget_lock_release_recursive>
 80084de:	bf00      	nop
 80084e0:	200003e5 	.word	0x200003e5

080084e4 <__sinit_lock_acquire>:
 80084e4:	4801      	ldr	r0, [pc, #4]	; (80084ec <__sinit_lock_acquire+0x8>)
 80084e6:	f000 b8ac 	b.w	8008642 <__retarget_lock_acquire_recursive>
 80084ea:	bf00      	nop
 80084ec:	200003e6 	.word	0x200003e6

080084f0 <__sinit_lock_release>:
 80084f0:	4801      	ldr	r0, [pc, #4]	; (80084f8 <__sinit_lock_release+0x8>)
 80084f2:	f000 b8a7 	b.w	8008644 <__retarget_lock_release_recursive>
 80084f6:	bf00      	nop
 80084f8:	200003e6 	.word	0x200003e6

080084fc <__sinit>:
 80084fc:	b510      	push	{r4, lr}
 80084fe:	4604      	mov	r4, r0
 8008500:	f7ff fff0 	bl	80084e4 <__sinit_lock_acquire>
 8008504:	69a3      	ldr	r3, [r4, #24]
 8008506:	b11b      	cbz	r3, 8008510 <__sinit+0x14>
 8008508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800850c:	f7ff bff0 	b.w	80084f0 <__sinit_lock_release>
 8008510:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008514:	6523      	str	r3, [r4, #80]	; 0x50
 8008516:	4b13      	ldr	r3, [pc, #76]	; (8008564 <__sinit+0x68>)
 8008518:	4a13      	ldr	r2, [pc, #76]	; (8008568 <__sinit+0x6c>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	62a2      	str	r2, [r4, #40]	; 0x28
 800851e:	42a3      	cmp	r3, r4
 8008520:	bf04      	itt	eq
 8008522:	2301      	moveq	r3, #1
 8008524:	61a3      	streq	r3, [r4, #24]
 8008526:	4620      	mov	r0, r4
 8008528:	f000 f820 	bl	800856c <__sfp>
 800852c:	6060      	str	r0, [r4, #4]
 800852e:	4620      	mov	r0, r4
 8008530:	f000 f81c 	bl	800856c <__sfp>
 8008534:	60a0      	str	r0, [r4, #8]
 8008536:	4620      	mov	r0, r4
 8008538:	f000 f818 	bl	800856c <__sfp>
 800853c:	2200      	movs	r2, #0
 800853e:	60e0      	str	r0, [r4, #12]
 8008540:	2104      	movs	r1, #4
 8008542:	6860      	ldr	r0, [r4, #4]
 8008544:	f7ff ff82 	bl	800844c <std>
 8008548:	68a0      	ldr	r0, [r4, #8]
 800854a:	2201      	movs	r2, #1
 800854c:	2109      	movs	r1, #9
 800854e:	f7ff ff7d 	bl	800844c <std>
 8008552:	68e0      	ldr	r0, [r4, #12]
 8008554:	2202      	movs	r2, #2
 8008556:	2112      	movs	r1, #18
 8008558:	f7ff ff78 	bl	800844c <std>
 800855c:	2301      	movs	r3, #1
 800855e:	61a3      	str	r3, [r4, #24]
 8008560:	e7d2      	b.n	8008508 <__sinit+0xc>
 8008562:	bf00      	nop
 8008564:	080319ac 	.word	0x080319ac
 8008568:	08008495 	.word	0x08008495

0800856c <__sfp>:
 800856c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800856e:	4607      	mov	r7, r0
 8008570:	f7ff ffac 	bl	80084cc <__sfp_lock_acquire>
 8008574:	4b1e      	ldr	r3, [pc, #120]	; (80085f0 <__sfp+0x84>)
 8008576:	681e      	ldr	r6, [r3, #0]
 8008578:	69b3      	ldr	r3, [r6, #24]
 800857a:	b913      	cbnz	r3, 8008582 <__sfp+0x16>
 800857c:	4630      	mov	r0, r6
 800857e:	f7ff ffbd 	bl	80084fc <__sinit>
 8008582:	3648      	adds	r6, #72	; 0x48
 8008584:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008588:	3b01      	subs	r3, #1
 800858a:	d503      	bpl.n	8008594 <__sfp+0x28>
 800858c:	6833      	ldr	r3, [r6, #0]
 800858e:	b30b      	cbz	r3, 80085d4 <__sfp+0x68>
 8008590:	6836      	ldr	r6, [r6, #0]
 8008592:	e7f7      	b.n	8008584 <__sfp+0x18>
 8008594:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008598:	b9d5      	cbnz	r5, 80085d0 <__sfp+0x64>
 800859a:	4b16      	ldr	r3, [pc, #88]	; (80085f4 <__sfp+0x88>)
 800859c:	60e3      	str	r3, [r4, #12]
 800859e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80085a2:	6665      	str	r5, [r4, #100]	; 0x64
 80085a4:	f000 f84c 	bl	8008640 <__retarget_lock_init_recursive>
 80085a8:	f7ff ff96 	bl	80084d8 <__sfp_lock_release>
 80085ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80085b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80085b4:	6025      	str	r5, [r4, #0]
 80085b6:	61a5      	str	r5, [r4, #24]
 80085b8:	2208      	movs	r2, #8
 80085ba:	4629      	mov	r1, r5
 80085bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80085c0:	f7fe fc40 	bl	8006e44 <memset>
 80085c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80085c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80085cc:	4620      	mov	r0, r4
 80085ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085d0:	3468      	adds	r4, #104	; 0x68
 80085d2:	e7d9      	b.n	8008588 <__sfp+0x1c>
 80085d4:	2104      	movs	r1, #4
 80085d6:	4638      	mov	r0, r7
 80085d8:	f7ff ff62 	bl	80084a0 <__sfmoreglue>
 80085dc:	4604      	mov	r4, r0
 80085de:	6030      	str	r0, [r6, #0]
 80085e0:	2800      	cmp	r0, #0
 80085e2:	d1d5      	bne.n	8008590 <__sfp+0x24>
 80085e4:	f7ff ff78 	bl	80084d8 <__sfp_lock_release>
 80085e8:	230c      	movs	r3, #12
 80085ea:	603b      	str	r3, [r7, #0]
 80085ec:	e7ee      	b.n	80085cc <__sfp+0x60>
 80085ee:	bf00      	nop
 80085f0:	080319ac 	.word	0x080319ac
 80085f4:	ffff0001 	.word	0xffff0001

080085f8 <_fwalk_reent>:
 80085f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085fc:	4606      	mov	r6, r0
 80085fe:	4688      	mov	r8, r1
 8008600:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008604:	2700      	movs	r7, #0
 8008606:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800860a:	f1b9 0901 	subs.w	r9, r9, #1
 800860e:	d505      	bpl.n	800861c <_fwalk_reent+0x24>
 8008610:	6824      	ldr	r4, [r4, #0]
 8008612:	2c00      	cmp	r4, #0
 8008614:	d1f7      	bne.n	8008606 <_fwalk_reent+0xe>
 8008616:	4638      	mov	r0, r7
 8008618:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800861c:	89ab      	ldrh	r3, [r5, #12]
 800861e:	2b01      	cmp	r3, #1
 8008620:	d907      	bls.n	8008632 <_fwalk_reent+0x3a>
 8008622:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008626:	3301      	adds	r3, #1
 8008628:	d003      	beq.n	8008632 <_fwalk_reent+0x3a>
 800862a:	4629      	mov	r1, r5
 800862c:	4630      	mov	r0, r6
 800862e:	47c0      	blx	r8
 8008630:	4307      	orrs	r7, r0
 8008632:	3568      	adds	r5, #104	; 0x68
 8008634:	e7e9      	b.n	800860a <_fwalk_reent+0x12>
	...

08008638 <_localeconv_r>:
 8008638:	4800      	ldr	r0, [pc, #0]	; (800863c <_localeconv_r+0x4>)
 800863a:	4770      	bx	lr
 800863c:	20000164 	.word	0x20000164

08008640 <__retarget_lock_init_recursive>:
 8008640:	4770      	bx	lr

08008642 <__retarget_lock_acquire_recursive>:
 8008642:	4770      	bx	lr

08008644 <__retarget_lock_release_recursive>:
 8008644:	4770      	bx	lr
	...

08008648 <malloc>:
 8008648:	4b02      	ldr	r3, [pc, #8]	; (8008654 <malloc+0xc>)
 800864a:	4601      	mov	r1, r0
 800864c:	6818      	ldr	r0, [r3, #0]
 800864e:	f000 bc17 	b.w	8008e80 <_malloc_r>
 8008652:	bf00      	nop
 8008654:	20000010 	.word	0x20000010

08008658 <memcpy>:
 8008658:	440a      	add	r2, r1
 800865a:	4291      	cmp	r1, r2
 800865c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008660:	d100      	bne.n	8008664 <memcpy+0xc>
 8008662:	4770      	bx	lr
 8008664:	b510      	push	{r4, lr}
 8008666:	f811 4b01 	ldrb.w	r4, [r1], #1
 800866a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800866e:	4291      	cmp	r1, r2
 8008670:	d1f9      	bne.n	8008666 <memcpy+0xe>
 8008672:	bd10      	pop	{r4, pc}

08008674 <_Balloc>:
 8008674:	b570      	push	{r4, r5, r6, lr}
 8008676:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008678:	4604      	mov	r4, r0
 800867a:	460d      	mov	r5, r1
 800867c:	b976      	cbnz	r6, 800869c <_Balloc+0x28>
 800867e:	2010      	movs	r0, #16
 8008680:	f7ff ffe2 	bl	8008648 <malloc>
 8008684:	4602      	mov	r2, r0
 8008686:	6260      	str	r0, [r4, #36]	; 0x24
 8008688:	b920      	cbnz	r0, 8008694 <_Balloc+0x20>
 800868a:	4b18      	ldr	r3, [pc, #96]	; (80086ec <_Balloc+0x78>)
 800868c:	4818      	ldr	r0, [pc, #96]	; (80086f0 <_Balloc+0x7c>)
 800868e:	2166      	movs	r1, #102	; 0x66
 8008690:	f000 feea 	bl	8009468 <__assert_func>
 8008694:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008698:	6006      	str	r6, [r0, #0]
 800869a:	60c6      	str	r6, [r0, #12]
 800869c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800869e:	68f3      	ldr	r3, [r6, #12]
 80086a0:	b183      	cbz	r3, 80086c4 <_Balloc+0x50>
 80086a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086a4:	68db      	ldr	r3, [r3, #12]
 80086a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80086aa:	b9b8      	cbnz	r0, 80086dc <_Balloc+0x68>
 80086ac:	2101      	movs	r1, #1
 80086ae:	fa01 f605 	lsl.w	r6, r1, r5
 80086b2:	1d72      	adds	r2, r6, #5
 80086b4:	0092      	lsls	r2, r2, #2
 80086b6:	4620      	mov	r0, r4
 80086b8:	f000 fb60 	bl	8008d7c <_calloc_r>
 80086bc:	b160      	cbz	r0, 80086d8 <_Balloc+0x64>
 80086be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80086c2:	e00e      	b.n	80086e2 <_Balloc+0x6e>
 80086c4:	2221      	movs	r2, #33	; 0x21
 80086c6:	2104      	movs	r1, #4
 80086c8:	4620      	mov	r0, r4
 80086ca:	f000 fb57 	bl	8008d7c <_calloc_r>
 80086ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086d0:	60f0      	str	r0, [r6, #12]
 80086d2:	68db      	ldr	r3, [r3, #12]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d1e4      	bne.n	80086a2 <_Balloc+0x2e>
 80086d8:	2000      	movs	r0, #0
 80086da:	bd70      	pop	{r4, r5, r6, pc}
 80086dc:	6802      	ldr	r2, [r0, #0]
 80086de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80086e2:	2300      	movs	r3, #0
 80086e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80086e8:	e7f7      	b.n	80086da <_Balloc+0x66>
 80086ea:	bf00      	nop
 80086ec:	080319f1 	.word	0x080319f1
 80086f0:	08031ad4 	.word	0x08031ad4

080086f4 <_Bfree>:
 80086f4:	b570      	push	{r4, r5, r6, lr}
 80086f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80086f8:	4605      	mov	r5, r0
 80086fa:	460c      	mov	r4, r1
 80086fc:	b976      	cbnz	r6, 800871c <_Bfree+0x28>
 80086fe:	2010      	movs	r0, #16
 8008700:	f7ff ffa2 	bl	8008648 <malloc>
 8008704:	4602      	mov	r2, r0
 8008706:	6268      	str	r0, [r5, #36]	; 0x24
 8008708:	b920      	cbnz	r0, 8008714 <_Bfree+0x20>
 800870a:	4b09      	ldr	r3, [pc, #36]	; (8008730 <_Bfree+0x3c>)
 800870c:	4809      	ldr	r0, [pc, #36]	; (8008734 <_Bfree+0x40>)
 800870e:	218a      	movs	r1, #138	; 0x8a
 8008710:	f000 feaa 	bl	8009468 <__assert_func>
 8008714:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008718:	6006      	str	r6, [r0, #0]
 800871a:	60c6      	str	r6, [r0, #12]
 800871c:	b13c      	cbz	r4, 800872e <_Bfree+0x3a>
 800871e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008720:	6862      	ldr	r2, [r4, #4]
 8008722:	68db      	ldr	r3, [r3, #12]
 8008724:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008728:	6021      	str	r1, [r4, #0]
 800872a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800872e:	bd70      	pop	{r4, r5, r6, pc}
 8008730:	080319f1 	.word	0x080319f1
 8008734:	08031ad4 	.word	0x08031ad4

08008738 <__multadd>:
 8008738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800873c:	690d      	ldr	r5, [r1, #16]
 800873e:	4607      	mov	r7, r0
 8008740:	460c      	mov	r4, r1
 8008742:	461e      	mov	r6, r3
 8008744:	f101 0c14 	add.w	ip, r1, #20
 8008748:	2000      	movs	r0, #0
 800874a:	f8dc 3000 	ldr.w	r3, [ip]
 800874e:	b299      	uxth	r1, r3
 8008750:	fb02 6101 	mla	r1, r2, r1, r6
 8008754:	0c1e      	lsrs	r6, r3, #16
 8008756:	0c0b      	lsrs	r3, r1, #16
 8008758:	fb02 3306 	mla	r3, r2, r6, r3
 800875c:	b289      	uxth	r1, r1
 800875e:	3001      	adds	r0, #1
 8008760:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008764:	4285      	cmp	r5, r0
 8008766:	f84c 1b04 	str.w	r1, [ip], #4
 800876a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800876e:	dcec      	bgt.n	800874a <__multadd+0x12>
 8008770:	b30e      	cbz	r6, 80087b6 <__multadd+0x7e>
 8008772:	68a3      	ldr	r3, [r4, #8]
 8008774:	42ab      	cmp	r3, r5
 8008776:	dc19      	bgt.n	80087ac <__multadd+0x74>
 8008778:	6861      	ldr	r1, [r4, #4]
 800877a:	4638      	mov	r0, r7
 800877c:	3101      	adds	r1, #1
 800877e:	f7ff ff79 	bl	8008674 <_Balloc>
 8008782:	4680      	mov	r8, r0
 8008784:	b928      	cbnz	r0, 8008792 <__multadd+0x5a>
 8008786:	4602      	mov	r2, r0
 8008788:	4b0c      	ldr	r3, [pc, #48]	; (80087bc <__multadd+0x84>)
 800878a:	480d      	ldr	r0, [pc, #52]	; (80087c0 <__multadd+0x88>)
 800878c:	21b5      	movs	r1, #181	; 0xb5
 800878e:	f000 fe6b 	bl	8009468 <__assert_func>
 8008792:	6922      	ldr	r2, [r4, #16]
 8008794:	3202      	adds	r2, #2
 8008796:	f104 010c 	add.w	r1, r4, #12
 800879a:	0092      	lsls	r2, r2, #2
 800879c:	300c      	adds	r0, #12
 800879e:	f7ff ff5b 	bl	8008658 <memcpy>
 80087a2:	4621      	mov	r1, r4
 80087a4:	4638      	mov	r0, r7
 80087a6:	f7ff ffa5 	bl	80086f4 <_Bfree>
 80087aa:	4644      	mov	r4, r8
 80087ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80087b0:	3501      	adds	r5, #1
 80087b2:	615e      	str	r6, [r3, #20]
 80087b4:	6125      	str	r5, [r4, #16]
 80087b6:	4620      	mov	r0, r4
 80087b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087bc:	08031a63 	.word	0x08031a63
 80087c0:	08031ad4 	.word	0x08031ad4

080087c4 <__hi0bits>:
 80087c4:	0c03      	lsrs	r3, r0, #16
 80087c6:	041b      	lsls	r3, r3, #16
 80087c8:	b9d3      	cbnz	r3, 8008800 <__hi0bits+0x3c>
 80087ca:	0400      	lsls	r0, r0, #16
 80087cc:	2310      	movs	r3, #16
 80087ce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80087d2:	bf04      	itt	eq
 80087d4:	0200      	lsleq	r0, r0, #8
 80087d6:	3308      	addeq	r3, #8
 80087d8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80087dc:	bf04      	itt	eq
 80087de:	0100      	lsleq	r0, r0, #4
 80087e0:	3304      	addeq	r3, #4
 80087e2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80087e6:	bf04      	itt	eq
 80087e8:	0080      	lsleq	r0, r0, #2
 80087ea:	3302      	addeq	r3, #2
 80087ec:	2800      	cmp	r0, #0
 80087ee:	db05      	blt.n	80087fc <__hi0bits+0x38>
 80087f0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80087f4:	f103 0301 	add.w	r3, r3, #1
 80087f8:	bf08      	it	eq
 80087fa:	2320      	moveq	r3, #32
 80087fc:	4618      	mov	r0, r3
 80087fe:	4770      	bx	lr
 8008800:	2300      	movs	r3, #0
 8008802:	e7e4      	b.n	80087ce <__hi0bits+0xa>

08008804 <__lo0bits>:
 8008804:	6803      	ldr	r3, [r0, #0]
 8008806:	f013 0207 	ands.w	r2, r3, #7
 800880a:	4601      	mov	r1, r0
 800880c:	d00b      	beq.n	8008826 <__lo0bits+0x22>
 800880e:	07da      	lsls	r2, r3, #31
 8008810:	d423      	bmi.n	800885a <__lo0bits+0x56>
 8008812:	0798      	lsls	r0, r3, #30
 8008814:	bf49      	itett	mi
 8008816:	085b      	lsrmi	r3, r3, #1
 8008818:	089b      	lsrpl	r3, r3, #2
 800881a:	2001      	movmi	r0, #1
 800881c:	600b      	strmi	r3, [r1, #0]
 800881e:	bf5c      	itt	pl
 8008820:	600b      	strpl	r3, [r1, #0]
 8008822:	2002      	movpl	r0, #2
 8008824:	4770      	bx	lr
 8008826:	b298      	uxth	r0, r3
 8008828:	b9a8      	cbnz	r0, 8008856 <__lo0bits+0x52>
 800882a:	0c1b      	lsrs	r3, r3, #16
 800882c:	2010      	movs	r0, #16
 800882e:	b2da      	uxtb	r2, r3
 8008830:	b90a      	cbnz	r2, 8008836 <__lo0bits+0x32>
 8008832:	3008      	adds	r0, #8
 8008834:	0a1b      	lsrs	r3, r3, #8
 8008836:	071a      	lsls	r2, r3, #28
 8008838:	bf04      	itt	eq
 800883a:	091b      	lsreq	r3, r3, #4
 800883c:	3004      	addeq	r0, #4
 800883e:	079a      	lsls	r2, r3, #30
 8008840:	bf04      	itt	eq
 8008842:	089b      	lsreq	r3, r3, #2
 8008844:	3002      	addeq	r0, #2
 8008846:	07da      	lsls	r2, r3, #31
 8008848:	d403      	bmi.n	8008852 <__lo0bits+0x4e>
 800884a:	085b      	lsrs	r3, r3, #1
 800884c:	f100 0001 	add.w	r0, r0, #1
 8008850:	d005      	beq.n	800885e <__lo0bits+0x5a>
 8008852:	600b      	str	r3, [r1, #0]
 8008854:	4770      	bx	lr
 8008856:	4610      	mov	r0, r2
 8008858:	e7e9      	b.n	800882e <__lo0bits+0x2a>
 800885a:	2000      	movs	r0, #0
 800885c:	4770      	bx	lr
 800885e:	2020      	movs	r0, #32
 8008860:	4770      	bx	lr
	...

08008864 <__i2b>:
 8008864:	b510      	push	{r4, lr}
 8008866:	460c      	mov	r4, r1
 8008868:	2101      	movs	r1, #1
 800886a:	f7ff ff03 	bl	8008674 <_Balloc>
 800886e:	4602      	mov	r2, r0
 8008870:	b928      	cbnz	r0, 800887e <__i2b+0x1a>
 8008872:	4b05      	ldr	r3, [pc, #20]	; (8008888 <__i2b+0x24>)
 8008874:	4805      	ldr	r0, [pc, #20]	; (800888c <__i2b+0x28>)
 8008876:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800887a:	f000 fdf5 	bl	8009468 <__assert_func>
 800887e:	2301      	movs	r3, #1
 8008880:	6144      	str	r4, [r0, #20]
 8008882:	6103      	str	r3, [r0, #16]
 8008884:	bd10      	pop	{r4, pc}
 8008886:	bf00      	nop
 8008888:	08031a63 	.word	0x08031a63
 800888c:	08031ad4 	.word	0x08031ad4

08008890 <__multiply>:
 8008890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008894:	4691      	mov	r9, r2
 8008896:	690a      	ldr	r2, [r1, #16]
 8008898:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800889c:	429a      	cmp	r2, r3
 800889e:	bfb8      	it	lt
 80088a0:	460b      	movlt	r3, r1
 80088a2:	460c      	mov	r4, r1
 80088a4:	bfbc      	itt	lt
 80088a6:	464c      	movlt	r4, r9
 80088a8:	4699      	movlt	r9, r3
 80088aa:	6927      	ldr	r7, [r4, #16]
 80088ac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80088b0:	68a3      	ldr	r3, [r4, #8]
 80088b2:	6861      	ldr	r1, [r4, #4]
 80088b4:	eb07 060a 	add.w	r6, r7, sl
 80088b8:	42b3      	cmp	r3, r6
 80088ba:	b085      	sub	sp, #20
 80088bc:	bfb8      	it	lt
 80088be:	3101      	addlt	r1, #1
 80088c0:	f7ff fed8 	bl	8008674 <_Balloc>
 80088c4:	b930      	cbnz	r0, 80088d4 <__multiply+0x44>
 80088c6:	4602      	mov	r2, r0
 80088c8:	4b44      	ldr	r3, [pc, #272]	; (80089dc <__multiply+0x14c>)
 80088ca:	4845      	ldr	r0, [pc, #276]	; (80089e0 <__multiply+0x150>)
 80088cc:	f240 115d 	movw	r1, #349	; 0x15d
 80088d0:	f000 fdca 	bl	8009468 <__assert_func>
 80088d4:	f100 0514 	add.w	r5, r0, #20
 80088d8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80088dc:	462b      	mov	r3, r5
 80088de:	2200      	movs	r2, #0
 80088e0:	4543      	cmp	r3, r8
 80088e2:	d321      	bcc.n	8008928 <__multiply+0x98>
 80088e4:	f104 0314 	add.w	r3, r4, #20
 80088e8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80088ec:	f109 0314 	add.w	r3, r9, #20
 80088f0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80088f4:	9202      	str	r2, [sp, #8]
 80088f6:	1b3a      	subs	r2, r7, r4
 80088f8:	3a15      	subs	r2, #21
 80088fa:	f022 0203 	bic.w	r2, r2, #3
 80088fe:	3204      	adds	r2, #4
 8008900:	f104 0115 	add.w	r1, r4, #21
 8008904:	428f      	cmp	r7, r1
 8008906:	bf38      	it	cc
 8008908:	2204      	movcc	r2, #4
 800890a:	9201      	str	r2, [sp, #4]
 800890c:	9a02      	ldr	r2, [sp, #8]
 800890e:	9303      	str	r3, [sp, #12]
 8008910:	429a      	cmp	r2, r3
 8008912:	d80c      	bhi.n	800892e <__multiply+0x9e>
 8008914:	2e00      	cmp	r6, #0
 8008916:	dd03      	ble.n	8008920 <__multiply+0x90>
 8008918:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800891c:	2b00      	cmp	r3, #0
 800891e:	d05a      	beq.n	80089d6 <__multiply+0x146>
 8008920:	6106      	str	r6, [r0, #16]
 8008922:	b005      	add	sp, #20
 8008924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008928:	f843 2b04 	str.w	r2, [r3], #4
 800892c:	e7d8      	b.n	80088e0 <__multiply+0x50>
 800892e:	f8b3 a000 	ldrh.w	sl, [r3]
 8008932:	f1ba 0f00 	cmp.w	sl, #0
 8008936:	d024      	beq.n	8008982 <__multiply+0xf2>
 8008938:	f104 0e14 	add.w	lr, r4, #20
 800893c:	46a9      	mov	r9, r5
 800893e:	f04f 0c00 	mov.w	ip, #0
 8008942:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008946:	f8d9 1000 	ldr.w	r1, [r9]
 800894a:	fa1f fb82 	uxth.w	fp, r2
 800894e:	b289      	uxth	r1, r1
 8008950:	fb0a 110b 	mla	r1, sl, fp, r1
 8008954:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008958:	f8d9 2000 	ldr.w	r2, [r9]
 800895c:	4461      	add	r1, ip
 800895e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008962:	fb0a c20b 	mla	r2, sl, fp, ip
 8008966:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800896a:	b289      	uxth	r1, r1
 800896c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008970:	4577      	cmp	r7, lr
 8008972:	f849 1b04 	str.w	r1, [r9], #4
 8008976:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800897a:	d8e2      	bhi.n	8008942 <__multiply+0xb2>
 800897c:	9a01      	ldr	r2, [sp, #4]
 800897e:	f845 c002 	str.w	ip, [r5, r2]
 8008982:	9a03      	ldr	r2, [sp, #12]
 8008984:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008988:	3304      	adds	r3, #4
 800898a:	f1b9 0f00 	cmp.w	r9, #0
 800898e:	d020      	beq.n	80089d2 <__multiply+0x142>
 8008990:	6829      	ldr	r1, [r5, #0]
 8008992:	f104 0c14 	add.w	ip, r4, #20
 8008996:	46ae      	mov	lr, r5
 8008998:	f04f 0a00 	mov.w	sl, #0
 800899c:	f8bc b000 	ldrh.w	fp, [ip]
 80089a0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80089a4:	fb09 220b 	mla	r2, r9, fp, r2
 80089a8:	4492      	add	sl, r2
 80089aa:	b289      	uxth	r1, r1
 80089ac:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80089b0:	f84e 1b04 	str.w	r1, [lr], #4
 80089b4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80089b8:	f8be 1000 	ldrh.w	r1, [lr]
 80089bc:	0c12      	lsrs	r2, r2, #16
 80089be:	fb09 1102 	mla	r1, r9, r2, r1
 80089c2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80089c6:	4567      	cmp	r7, ip
 80089c8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80089cc:	d8e6      	bhi.n	800899c <__multiply+0x10c>
 80089ce:	9a01      	ldr	r2, [sp, #4]
 80089d0:	50a9      	str	r1, [r5, r2]
 80089d2:	3504      	adds	r5, #4
 80089d4:	e79a      	b.n	800890c <__multiply+0x7c>
 80089d6:	3e01      	subs	r6, #1
 80089d8:	e79c      	b.n	8008914 <__multiply+0x84>
 80089da:	bf00      	nop
 80089dc:	08031a63 	.word	0x08031a63
 80089e0:	08031ad4 	.word	0x08031ad4

080089e4 <__pow5mult>:
 80089e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089e8:	4615      	mov	r5, r2
 80089ea:	f012 0203 	ands.w	r2, r2, #3
 80089ee:	4606      	mov	r6, r0
 80089f0:	460f      	mov	r7, r1
 80089f2:	d007      	beq.n	8008a04 <__pow5mult+0x20>
 80089f4:	4c25      	ldr	r4, [pc, #148]	; (8008a8c <__pow5mult+0xa8>)
 80089f6:	3a01      	subs	r2, #1
 80089f8:	2300      	movs	r3, #0
 80089fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80089fe:	f7ff fe9b 	bl	8008738 <__multadd>
 8008a02:	4607      	mov	r7, r0
 8008a04:	10ad      	asrs	r5, r5, #2
 8008a06:	d03d      	beq.n	8008a84 <__pow5mult+0xa0>
 8008a08:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008a0a:	b97c      	cbnz	r4, 8008a2c <__pow5mult+0x48>
 8008a0c:	2010      	movs	r0, #16
 8008a0e:	f7ff fe1b 	bl	8008648 <malloc>
 8008a12:	4602      	mov	r2, r0
 8008a14:	6270      	str	r0, [r6, #36]	; 0x24
 8008a16:	b928      	cbnz	r0, 8008a24 <__pow5mult+0x40>
 8008a18:	4b1d      	ldr	r3, [pc, #116]	; (8008a90 <__pow5mult+0xac>)
 8008a1a:	481e      	ldr	r0, [pc, #120]	; (8008a94 <__pow5mult+0xb0>)
 8008a1c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008a20:	f000 fd22 	bl	8009468 <__assert_func>
 8008a24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008a28:	6004      	str	r4, [r0, #0]
 8008a2a:	60c4      	str	r4, [r0, #12]
 8008a2c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008a30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a34:	b94c      	cbnz	r4, 8008a4a <__pow5mult+0x66>
 8008a36:	f240 2171 	movw	r1, #625	; 0x271
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	f7ff ff12 	bl	8008864 <__i2b>
 8008a40:	2300      	movs	r3, #0
 8008a42:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a46:	4604      	mov	r4, r0
 8008a48:	6003      	str	r3, [r0, #0]
 8008a4a:	f04f 0900 	mov.w	r9, #0
 8008a4e:	07eb      	lsls	r3, r5, #31
 8008a50:	d50a      	bpl.n	8008a68 <__pow5mult+0x84>
 8008a52:	4639      	mov	r1, r7
 8008a54:	4622      	mov	r2, r4
 8008a56:	4630      	mov	r0, r6
 8008a58:	f7ff ff1a 	bl	8008890 <__multiply>
 8008a5c:	4639      	mov	r1, r7
 8008a5e:	4680      	mov	r8, r0
 8008a60:	4630      	mov	r0, r6
 8008a62:	f7ff fe47 	bl	80086f4 <_Bfree>
 8008a66:	4647      	mov	r7, r8
 8008a68:	106d      	asrs	r5, r5, #1
 8008a6a:	d00b      	beq.n	8008a84 <__pow5mult+0xa0>
 8008a6c:	6820      	ldr	r0, [r4, #0]
 8008a6e:	b938      	cbnz	r0, 8008a80 <__pow5mult+0x9c>
 8008a70:	4622      	mov	r2, r4
 8008a72:	4621      	mov	r1, r4
 8008a74:	4630      	mov	r0, r6
 8008a76:	f7ff ff0b 	bl	8008890 <__multiply>
 8008a7a:	6020      	str	r0, [r4, #0]
 8008a7c:	f8c0 9000 	str.w	r9, [r0]
 8008a80:	4604      	mov	r4, r0
 8008a82:	e7e4      	b.n	8008a4e <__pow5mult+0x6a>
 8008a84:	4638      	mov	r0, r7
 8008a86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a8a:	bf00      	nop
 8008a8c:	08031c20 	.word	0x08031c20
 8008a90:	080319f1 	.word	0x080319f1
 8008a94:	08031ad4 	.word	0x08031ad4

08008a98 <__lshift>:
 8008a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a9c:	460c      	mov	r4, r1
 8008a9e:	6849      	ldr	r1, [r1, #4]
 8008aa0:	6923      	ldr	r3, [r4, #16]
 8008aa2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008aa6:	68a3      	ldr	r3, [r4, #8]
 8008aa8:	4607      	mov	r7, r0
 8008aaa:	4691      	mov	r9, r2
 8008aac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ab0:	f108 0601 	add.w	r6, r8, #1
 8008ab4:	42b3      	cmp	r3, r6
 8008ab6:	db0b      	blt.n	8008ad0 <__lshift+0x38>
 8008ab8:	4638      	mov	r0, r7
 8008aba:	f7ff fddb 	bl	8008674 <_Balloc>
 8008abe:	4605      	mov	r5, r0
 8008ac0:	b948      	cbnz	r0, 8008ad6 <__lshift+0x3e>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	4b2a      	ldr	r3, [pc, #168]	; (8008b70 <__lshift+0xd8>)
 8008ac6:	482b      	ldr	r0, [pc, #172]	; (8008b74 <__lshift+0xdc>)
 8008ac8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008acc:	f000 fccc 	bl	8009468 <__assert_func>
 8008ad0:	3101      	adds	r1, #1
 8008ad2:	005b      	lsls	r3, r3, #1
 8008ad4:	e7ee      	b.n	8008ab4 <__lshift+0x1c>
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	f100 0114 	add.w	r1, r0, #20
 8008adc:	f100 0210 	add.w	r2, r0, #16
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	4553      	cmp	r3, sl
 8008ae4:	db37      	blt.n	8008b56 <__lshift+0xbe>
 8008ae6:	6920      	ldr	r0, [r4, #16]
 8008ae8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008aec:	f104 0314 	add.w	r3, r4, #20
 8008af0:	f019 091f 	ands.w	r9, r9, #31
 8008af4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008af8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008afc:	d02f      	beq.n	8008b5e <__lshift+0xc6>
 8008afe:	f1c9 0e20 	rsb	lr, r9, #32
 8008b02:	468a      	mov	sl, r1
 8008b04:	f04f 0c00 	mov.w	ip, #0
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	fa02 f209 	lsl.w	r2, r2, r9
 8008b0e:	ea42 020c 	orr.w	r2, r2, ip
 8008b12:	f84a 2b04 	str.w	r2, [sl], #4
 8008b16:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b1a:	4298      	cmp	r0, r3
 8008b1c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008b20:	d8f2      	bhi.n	8008b08 <__lshift+0x70>
 8008b22:	1b03      	subs	r3, r0, r4
 8008b24:	3b15      	subs	r3, #21
 8008b26:	f023 0303 	bic.w	r3, r3, #3
 8008b2a:	3304      	adds	r3, #4
 8008b2c:	f104 0215 	add.w	r2, r4, #21
 8008b30:	4290      	cmp	r0, r2
 8008b32:	bf38      	it	cc
 8008b34:	2304      	movcc	r3, #4
 8008b36:	f841 c003 	str.w	ip, [r1, r3]
 8008b3a:	f1bc 0f00 	cmp.w	ip, #0
 8008b3e:	d001      	beq.n	8008b44 <__lshift+0xac>
 8008b40:	f108 0602 	add.w	r6, r8, #2
 8008b44:	3e01      	subs	r6, #1
 8008b46:	4638      	mov	r0, r7
 8008b48:	612e      	str	r6, [r5, #16]
 8008b4a:	4621      	mov	r1, r4
 8008b4c:	f7ff fdd2 	bl	80086f4 <_Bfree>
 8008b50:	4628      	mov	r0, r5
 8008b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b56:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	e7c1      	b.n	8008ae2 <__lshift+0x4a>
 8008b5e:	3904      	subs	r1, #4
 8008b60:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b64:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b68:	4298      	cmp	r0, r3
 8008b6a:	d8f9      	bhi.n	8008b60 <__lshift+0xc8>
 8008b6c:	e7ea      	b.n	8008b44 <__lshift+0xac>
 8008b6e:	bf00      	nop
 8008b70:	08031a63 	.word	0x08031a63
 8008b74:	08031ad4 	.word	0x08031ad4

08008b78 <__mcmp>:
 8008b78:	b530      	push	{r4, r5, lr}
 8008b7a:	6902      	ldr	r2, [r0, #16]
 8008b7c:	690c      	ldr	r4, [r1, #16]
 8008b7e:	1b12      	subs	r2, r2, r4
 8008b80:	d10e      	bne.n	8008ba0 <__mcmp+0x28>
 8008b82:	f100 0314 	add.w	r3, r0, #20
 8008b86:	3114      	adds	r1, #20
 8008b88:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008b8c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008b90:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008b94:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008b98:	42a5      	cmp	r5, r4
 8008b9a:	d003      	beq.n	8008ba4 <__mcmp+0x2c>
 8008b9c:	d305      	bcc.n	8008baa <__mcmp+0x32>
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	4610      	mov	r0, r2
 8008ba2:	bd30      	pop	{r4, r5, pc}
 8008ba4:	4283      	cmp	r3, r0
 8008ba6:	d3f3      	bcc.n	8008b90 <__mcmp+0x18>
 8008ba8:	e7fa      	b.n	8008ba0 <__mcmp+0x28>
 8008baa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008bae:	e7f7      	b.n	8008ba0 <__mcmp+0x28>

08008bb0 <__mdiff>:
 8008bb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bb4:	460c      	mov	r4, r1
 8008bb6:	4606      	mov	r6, r0
 8008bb8:	4611      	mov	r1, r2
 8008bba:	4620      	mov	r0, r4
 8008bbc:	4690      	mov	r8, r2
 8008bbe:	f7ff ffdb 	bl	8008b78 <__mcmp>
 8008bc2:	1e05      	subs	r5, r0, #0
 8008bc4:	d110      	bne.n	8008be8 <__mdiff+0x38>
 8008bc6:	4629      	mov	r1, r5
 8008bc8:	4630      	mov	r0, r6
 8008bca:	f7ff fd53 	bl	8008674 <_Balloc>
 8008bce:	b930      	cbnz	r0, 8008bde <__mdiff+0x2e>
 8008bd0:	4b3a      	ldr	r3, [pc, #232]	; (8008cbc <__mdiff+0x10c>)
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	f240 2132 	movw	r1, #562	; 0x232
 8008bd8:	4839      	ldr	r0, [pc, #228]	; (8008cc0 <__mdiff+0x110>)
 8008bda:	f000 fc45 	bl	8009468 <__assert_func>
 8008bde:	2301      	movs	r3, #1
 8008be0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008be4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008be8:	bfa4      	itt	ge
 8008bea:	4643      	movge	r3, r8
 8008bec:	46a0      	movge	r8, r4
 8008bee:	4630      	mov	r0, r6
 8008bf0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008bf4:	bfa6      	itte	ge
 8008bf6:	461c      	movge	r4, r3
 8008bf8:	2500      	movge	r5, #0
 8008bfa:	2501      	movlt	r5, #1
 8008bfc:	f7ff fd3a 	bl	8008674 <_Balloc>
 8008c00:	b920      	cbnz	r0, 8008c0c <__mdiff+0x5c>
 8008c02:	4b2e      	ldr	r3, [pc, #184]	; (8008cbc <__mdiff+0x10c>)
 8008c04:	4602      	mov	r2, r0
 8008c06:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008c0a:	e7e5      	b.n	8008bd8 <__mdiff+0x28>
 8008c0c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008c10:	6926      	ldr	r6, [r4, #16]
 8008c12:	60c5      	str	r5, [r0, #12]
 8008c14:	f104 0914 	add.w	r9, r4, #20
 8008c18:	f108 0514 	add.w	r5, r8, #20
 8008c1c:	f100 0e14 	add.w	lr, r0, #20
 8008c20:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008c24:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008c28:	f108 0210 	add.w	r2, r8, #16
 8008c2c:	46f2      	mov	sl, lr
 8008c2e:	2100      	movs	r1, #0
 8008c30:	f859 3b04 	ldr.w	r3, [r9], #4
 8008c34:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008c38:	fa1f f883 	uxth.w	r8, r3
 8008c3c:	fa11 f18b 	uxtah	r1, r1, fp
 8008c40:	0c1b      	lsrs	r3, r3, #16
 8008c42:	eba1 0808 	sub.w	r8, r1, r8
 8008c46:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008c4a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008c4e:	fa1f f888 	uxth.w	r8, r8
 8008c52:	1419      	asrs	r1, r3, #16
 8008c54:	454e      	cmp	r6, r9
 8008c56:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008c5a:	f84a 3b04 	str.w	r3, [sl], #4
 8008c5e:	d8e7      	bhi.n	8008c30 <__mdiff+0x80>
 8008c60:	1b33      	subs	r3, r6, r4
 8008c62:	3b15      	subs	r3, #21
 8008c64:	f023 0303 	bic.w	r3, r3, #3
 8008c68:	3304      	adds	r3, #4
 8008c6a:	3415      	adds	r4, #21
 8008c6c:	42a6      	cmp	r6, r4
 8008c6e:	bf38      	it	cc
 8008c70:	2304      	movcc	r3, #4
 8008c72:	441d      	add	r5, r3
 8008c74:	4473      	add	r3, lr
 8008c76:	469e      	mov	lr, r3
 8008c78:	462e      	mov	r6, r5
 8008c7a:	4566      	cmp	r6, ip
 8008c7c:	d30e      	bcc.n	8008c9c <__mdiff+0xec>
 8008c7e:	f10c 0203 	add.w	r2, ip, #3
 8008c82:	1b52      	subs	r2, r2, r5
 8008c84:	f022 0203 	bic.w	r2, r2, #3
 8008c88:	3d03      	subs	r5, #3
 8008c8a:	45ac      	cmp	ip, r5
 8008c8c:	bf38      	it	cc
 8008c8e:	2200      	movcc	r2, #0
 8008c90:	441a      	add	r2, r3
 8008c92:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008c96:	b17b      	cbz	r3, 8008cb8 <__mdiff+0x108>
 8008c98:	6107      	str	r7, [r0, #16]
 8008c9a:	e7a3      	b.n	8008be4 <__mdiff+0x34>
 8008c9c:	f856 8b04 	ldr.w	r8, [r6], #4
 8008ca0:	fa11 f288 	uxtah	r2, r1, r8
 8008ca4:	1414      	asrs	r4, r2, #16
 8008ca6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008caa:	b292      	uxth	r2, r2
 8008cac:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008cb0:	f84e 2b04 	str.w	r2, [lr], #4
 8008cb4:	1421      	asrs	r1, r4, #16
 8008cb6:	e7e0      	b.n	8008c7a <__mdiff+0xca>
 8008cb8:	3f01      	subs	r7, #1
 8008cba:	e7ea      	b.n	8008c92 <__mdiff+0xe2>
 8008cbc:	08031a63 	.word	0x08031a63
 8008cc0:	08031ad4 	.word	0x08031ad4

08008cc4 <__d2b>:
 8008cc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008cc8:	4689      	mov	r9, r1
 8008cca:	2101      	movs	r1, #1
 8008ccc:	ec57 6b10 	vmov	r6, r7, d0
 8008cd0:	4690      	mov	r8, r2
 8008cd2:	f7ff fccf 	bl	8008674 <_Balloc>
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	b930      	cbnz	r0, 8008ce8 <__d2b+0x24>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	4b25      	ldr	r3, [pc, #148]	; (8008d74 <__d2b+0xb0>)
 8008cde:	4826      	ldr	r0, [pc, #152]	; (8008d78 <__d2b+0xb4>)
 8008ce0:	f240 310a 	movw	r1, #778	; 0x30a
 8008ce4:	f000 fbc0 	bl	8009468 <__assert_func>
 8008ce8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008cec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008cf0:	bb35      	cbnz	r5, 8008d40 <__d2b+0x7c>
 8008cf2:	2e00      	cmp	r6, #0
 8008cf4:	9301      	str	r3, [sp, #4]
 8008cf6:	d028      	beq.n	8008d4a <__d2b+0x86>
 8008cf8:	4668      	mov	r0, sp
 8008cfa:	9600      	str	r6, [sp, #0]
 8008cfc:	f7ff fd82 	bl	8008804 <__lo0bits>
 8008d00:	9900      	ldr	r1, [sp, #0]
 8008d02:	b300      	cbz	r0, 8008d46 <__d2b+0x82>
 8008d04:	9a01      	ldr	r2, [sp, #4]
 8008d06:	f1c0 0320 	rsb	r3, r0, #32
 8008d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d0e:	430b      	orrs	r3, r1
 8008d10:	40c2      	lsrs	r2, r0
 8008d12:	6163      	str	r3, [r4, #20]
 8008d14:	9201      	str	r2, [sp, #4]
 8008d16:	9b01      	ldr	r3, [sp, #4]
 8008d18:	61a3      	str	r3, [r4, #24]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	bf14      	ite	ne
 8008d1e:	2202      	movne	r2, #2
 8008d20:	2201      	moveq	r2, #1
 8008d22:	6122      	str	r2, [r4, #16]
 8008d24:	b1d5      	cbz	r5, 8008d5c <__d2b+0x98>
 8008d26:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008d2a:	4405      	add	r5, r0
 8008d2c:	f8c9 5000 	str.w	r5, [r9]
 8008d30:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008d34:	f8c8 0000 	str.w	r0, [r8]
 8008d38:	4620      	mov	r0, r4
 8008d3a:	b003      	add	sp, #12
 8008d3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008d44:	e7d5      	b.n	8008cf2 <__d2b+0x2e>
 8008d46:	6161      	str	r1, [r4, #20]
 8008d48:	e7e5      	b.n	8008d16 <__d2b+0x52>
 8008d4a:	a801      	add	r0, sp, #4
 8008d4c:	f7ff fd5a 	bl	8008804 <__lo0bits>
 8008d50:	9b01      	ldr	r3, [sp, #4]
 8008d52:	6163      	str	r3, [r4, #20]
 8008d54:	2201      	movs	r2, #1
 8008d56:	6122      	str	r2, [r4, #16]
 8008d58:	3020      	adds	r0, #32
 8008d5a:	e7e3      	b.n	8008d24 <__d2b+0x60>
 8008d5c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008d60:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008d64:	f8c9 0000 	str.w	r0, [r9]
 8008d68:	6918      	ldr	r0, [r3, #16]
 8008d6a:	f7ff fd2b 	bl	80087c4 <__hi0bits>
 8008d6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008d72:	e7df      	b.n	8008d34 <__d2b+0x70>
 8008d74:	08031a63 	.word	0x08031a63
 8008d78:	08031ad4 	.word	0x08031ad4

08008d7c <_calloc_r>:
 8008d7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d7e:	fba1 2402 	umull	r2, r4, r1, r2
 8008d82:	b94c      	cbnz	r4, 8008d98 <_calloc_r+0x1c>
 8008d84:	4611      	mov	r1, r2
 8008d86:	9201      	str	r2, [sp, #4]
 8008d88:	f000 f87a 	bl	8008e80 <_malloc_r>
 8008d8c:	9a01      	ldr	r2, [sp, #4]
 8008d8e:	4605      	mov	r5, r0
 8008d90:	b930      	cbnz	r0, 8008da0 <_calloc_r+0x24>
 8008d92:	4628      	mov	r0, r5
 8008d94:	b003      	add	sp, #12
 8008d96:	bd30      	pop	{r4, r5, pc}
 8008d98:	220c      	movs	r2, #12
 8008d9a:	6002      	str	r2, [r0, #0]
 8008d9c:	2500      	movs	r5, #0
 8008d9e:	e7f8      	b.n	8008d92 <_calloc_r+0x16>
 8008da0:	4621      	mov	r1, r4
 8008da2:	f7fe f84f 	bl	8006e44 <memset>
 8008da6:	e7f4      	b.n	8008d92 <_calloc_r+0x16>

08008da8 <_free_r>:
 8008da8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008daa:	2900      	cmp	r1, #0
 8008dac:	d044      	beq.n	8008e38 <_free_r+0x90>
 8008dae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008db2:	9001      	str	r0, [sp, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	f1a1 0404 	sub.w	r4, r1, #4
 8008dba:	bfb8      	it	lt
 8008dbc:	18e4      	addlt	r4, r4, r3
 8008dbe:	f000 fcdf 	bl	8009780 <__malloc_lock>
 8008dc2:	4a1e      	ldr	r2, [pc, #120]	; (8008e3c <_free_r+0x94>)
 8008dc4:	9801      	ldr	r0, [sp, #4]
 8008dc6:	6813      	ldr	r3, [r2, #0]
 8008dc8:	b933      	cbnz	r3, 8008dd8 <_free_r+0x30>
 8008dca:	6063      	str	r3, [r4, #4]
 8008dcc:	6014      	str	r4, [r2, #0]
 8008dce:	b003      	add	sp, #12
 8008dd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008dd4:	f000 bcda 	b.w	800978c <__malloc_unlock>
 8008dd8:	42a3      	cmp	r3, r4
 8008dda:	d908      	bls.n	8008dee <_free_r+0x46>
 8008ddc:	6825      	ldr	r5, [r4, #0]
 8008dde:	1961      	adds	r1, r4, r5
 8008de0:	428b      	cmp	r3, r1
 8008de2:	bf01      	itttt	eq
 8008de4:	6819      	ldreq	r1, [r3, #0]
 8008de6:	685b      	ldreq	r3, [r3, #4]
 8008de8:	1949      	addeq	r1, r1, r5
 8008dea:	6021      	streq	r1, [r4, #0]
 8008dec:	e7ed      	b.n	8008dca <_free_r+0x22>
 8008dee:	461a      	mov	r2, r3
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	b10b      	cbz	r3, 8008df8 <_free_r+0x50>
 8008df4:	42a3      	cmp	r3, r4
 8008df6:	d9fa      	bls.n	8008dee <_free_r+0x46>
 8008df8:	6811      	ldr	r1, [r2, #0]
 8008dfa:	1855      	adds	r5, r2, r1
 8008dfc:	42a5      	cmp	r5, r4
 8008dfe:	d10b      	bne.n	8008e18 <_free_r+0x70>
 8008e00:	6824      	ldr	r4, [r4, #0]
 8008e02:	4421      	add	r1, r4
 8008e04:	1854      	adds	r4, r2, r1
 8008e06:	42a3      	cmp	r3, r4
 8008e08:	6011      	str	r1, [r2, #0]
 8008e0a:	d1e0      	bne.n	8008dce <_free_r+0x26>
 8008e0c:	681c      	ldr	r4, [r3, #0]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	6053      	str	r3, [r2, #4]
 8008e12:	4421      	add	r1, r4
 8008e14:	6011      	str	r1, [r2, #0]
 8008e16:	e7da      	b.n	8008dce <_free_r+0x26>
 8008e18:	d902      	bls.n	8008e20 <_free_r+0x78>
 8008e1a:	230c      	movs	r3, #12
 8008e1c:	6003      	str	r3, [r0, #0]
 8008e1e:	e7d6      	b.n	8008dce <_free_r+0x26>
 8008e20:	6825      	ldr	r5, [r4, #0]
 8008e22:	1961      	adds	r1, r4, r5
 8008e24:	428b      	cmp	r3, r1
 8008e26:	bf04      	itt	eq
 8008e28:	6819      	ldreq	r1, [r3, #0]
 8008e2a:	685b      	ldreq	r3, [r3, #4]
 8008e2c:	6063      	str	r3, [r4, #4]
 8008e2e:	bf04      	itt	eq
 8008e30:	1949      	addeq	r1, r1, r5
 8008e32:	6021      	streq	r1, [r4, #0]
 8008e34:	6054      	str	r4, [r2, #4]
 8008e36:	e7ca      	b.n	8008dce <_free_r+0x26>
 8008e38:	b003      	add	sp, #12
 8008e3a:	bd30      	pop	{r4, r5, pc}
 8008e3c:	200003e8 	.word	0x200003e8

08008e40 <sbrk_aligned>:
 8008e40:	b570      	push	{r4, r5, r6, lr}
 8008e42:	4e0e      	ldr	r6, [pc, #56]	; (8008e7c <sbrk_aligned+0x3c>)
 8008e44:	460c      	mov	r4, r1
 8008e46:	6831      	ldr	r1, [r6, #0]
 8008e48:	4605      	mov	r5, r0
 8008e4a:	b911      	cbnz	r1, 8008e52 <sbrk_aligned+0x12>
 8008e4c:	f000 f9e6 	bl	800921c <_sbrk_r>
 8008e50:	6030      	str	r0, [r6, #0]
 8008e52:	4621      	mov	r1, r4
 8008e54:	4628      	mov	r0, r5
 8008e56:	f000 f9e1 	bl	800921c <_sbrk_r>
 8008e5a:	1c43      	adds	r3, r0, #1
 8008e5c:	d00a      	beq.n	8008e74 <sbrk_aligned+0x34>
 8008e5e:	1cc4      	adds	r4, r0, #3
 8008e60:	f024 0403 	bic.w	r4, r4, #3
 8008e64:	42a0      	cmp	r0, r4
 8008e66:	d007      	beq.n	8008e78 <sbrk_aligned+0x38>
 8008e68:	1a21      	subs	r1, r4, r0
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	f000 f9d6 	bl	800921c <_sbrk_r>
 8008e70:	3001      	adds	r0, #1
 8008e72:	d101      	bne.n	8008e78 <sbrk_aligned+0x38>
 8008e74:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008e78:	4620      	mov	r0, r4
 8008e7a:	bd70      	pop	{r4, r5, r6, pc}
 8008e7c:	200003ec 	.word	0x200003ec

08008e80 <_malloc_r>:
 8008e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e84:	1ccd      	adds	r5, r1, #3
 8008e86:	f025 0503 	bic.w	r5, r5, #3
 8008e8a:	3508      	adds	r5, #8
 8008e8c:	2d0c      	cmp	r5, #12
 8008e8e:	bf38      	it	cc
 8008e90:	250c      	movcc	r5, #12
 8008e92:	2d00      	cmp	r5, #0
 8008e94:	4607      	mov	r7, r0
 8008e96:	db01      	blt.n	8008e9c <_malloc_r+0x1c>
 8008e98:	42a9      	cmp	r1, r5
 8008e9a:	d905      	bls.n	8008ea8 <_malloc_r+0x28>
 8008e9c:	230c      	movs	r3, #12
 8008e9e:	603b      	str	r3, [r7, #0]
 8008ea0:	2600      	movs	r6, #0
 8008ea2:	4630      	mov	r0, r6
 8008ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ea8:	4e2e      	ldr	r6, [pc, #184]	; (8008f64 <_malloc_r+0xe4>)
 8008eaa:	f000 fc69 	bl	8009780 <__malloc_lock>
 8008eae:	6833      	ldr	r3, [r6, #0]
 8008eb0:	461c      	mov	r4, r3
 8008eb2:	bb34      	cbnz	r4, 8008f02 <_malloc_r+0x82>
 8008eb4:	4629      	mov	r1, r5
 8008eb6:	4638      	mov	r0, r7
 8008eb8:	f7ff ffc2 	bl	8008e40 <sbrk_aligned>
 8008ebc:	1c43      	adds	r3, r0, #1
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	d14d      	bne.n	8008f5e <_malloc_r+0xde>
 8008ec2:	6834      	ldr	r4, [r6, #0]
 8008ec4:	4626      	mov	r6, r4
 8008ec6:	2e00      	cmp	r6, #0
 8008ec8:	d140      	bne.n	8008f4c <_malloc_r+0xcc>
 8008eca:	6823      	ldr	r3, [r4, #0]
 8008ecc:	4631      	mov	r1, r6
 8008ece:	4638      	mov	r0, r7
 8008ed0:	eb04 0803 	add.w	r8, r4, r3
 8008ed4:	f000 f9a2 	bl	800921c <_sbrk_r>
 8008ed8:	4580      	cmp	r8, r0
 8008eda:	d13a      	bne.n	8008f52 <_malloc_r+0xd2>
 8008edc:	6821      	ldr	r1, [r4, #0]
 8008ede:	3503      	adds	r5, #3
 8008ee0:	1a6d      	subs	r5, r5, r1
 8008ee2:	f025 0503 	bic.w	r5, r5, #3
 8008ee6:	3508      	adds	r5, #8
 8008ee8:	2d0c      	cmp	r5, #12
 8008eea:	bf38      	it	cc
 8008eec:	250c      	movcc	r5, #12
 8008eee:	4629      	mov	r1, r5
 8008ef0:	4638      	mov	r0, r7
 8008ef2:	f7ff ffa5 	bl	8008e40 <sbrk_aligned>
 8008ef6:	3001      	adds	r0, #1
 8008ef8:	d02b      	beq.n	8008f52 <_malloc_r+0xd2>
 8008efa:	6823      	ldr	r3, [r4, #0]
 8008efc:	442b      	add	r3, r5
 8008efe:	6023      	str	r3, [r4, #0]
 8008f00:	e00e      	b.n	8008f20 <_malloc_r+0xa0>
 8008f02:	6822      	ldr	r2, [r4, #0]
 8008f04:	1b52      	subs	r2, r2, r5
 8008f06:	d41e      	bmi.n	8008f46 <_malloc_r+0xc6>
 8008f08:	2a0b      	cmp	r2, #11
 8008f0a:	d916      	bls.n	8008f3a <_malloc_r+0xba>
 8008f0c:	1961      	adds	r1, r4, r5
 8008f0e:	42a3      	cmp	r3, r4
 8008f10:	6025      	str	r5, [r4, #0]
 8008f12:	bf18      	it	ne
 8008f14:	6059      	strne	r1, [r3, #4]
 8008f16:	6863      	ldr	r3, [r4, #4]
 8008f18:	bf08      	it	eq
 8008f1a:	6031      	streq	r1, [r6, #0]
 8008f1c:	5162      	str	r2, [r4, r5]
 8008f1e:	604b      	str	r3, [r1, #4]
 8008f20:	4638      	mov	r0, r7
 8008f22:	f104 060b 	add.w	r6, r4, #11
 8008f26:	f000 fc31 	bl	800978c <__malloc_unlock>
 8008f2a:	f026 0607 	bic.w	r6, r6, #7
 8008f2e:	1d23      	adds	r3, r4, #4
 8008f30:	1af2      	subs	r2, r6, r3
 8008f32:	d0b6      	beq.n	8008ea2 <_malloc_r+0x22>
 8008f34:	1b9b      	subs	r3, r3, r6
 8008f36:	50a3      	str	r3, [r4, r2]
 8008f38:	e7b3      	b.n	8008ea2 <_malloc_r+0x22>
 8008f3a:	6862      	ldr	r2, [r4, #4]
 8008f3c:	42a3      	cmp	r3, r4
 8008f3e:	bf0c      	ite	eq
 8008f40:	6032      	streq	r2, [r6, #0]
 8008f42:	605a      	strne	r2, [r3, #4]
 8008f44:	e7ec      	b.n	8008f20 <_malloc_r+0xa0>
 8008f46:	4623      	mov	r3, r4
 8008f48:	6864      	ldr	r4, [r4, #4]
 8008f4a:	e7b2      	b.n	8008eb2 <_malloc_r+0x32>
 8008f4c:	4634      	mov	r4, r6
 8008f4e:	6876      	ldr	r6, [r6, #4]
 8008f50:	e7b9      	b.n	8008ec6 <_malloc_r+0x46>
 8008f52:	230c      	movs	r3, #12
 8008f54:	603b      	str	r3, [r7, #0]
 8008f56:	4638      	mov	r0, r7
 8008f58:	f000 fc18 	bl	800978c <__malloc_unlock>
 8008f5c:	e7a1      	b.n	8008ea2 <_malloc_r+0x22>
 8008f5e:	6025      	str	r5, [r4, #0]
 8008f60:	e7de      	b.n	8008f20 <_malloc_r+0xa0>
 8008f62:	bf00      	nop
 8008f64:	200003e8 	.word	0x200003e8

08008f68 <__sfputc_r>:
 8008f68:	6893      	ldr	r3, [r2, #8]
 8008f6a:	3b01      	subs	r3, #1
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	b410      	push	{r4}
 8008f70:	6093      	str	r3, [r2, #8]
 8008f72:	da08      	bge.n	8008f86 <__sfputc_r+0x1e>
 8008f74:	6994      	ldr	r4, [r2, #24]
 8008f76:	42a3      	cmp	r3, r4
 8008f78:	db01      	blt.n	8008f7e <__sfputc_r+0x16>
 8008f7a:	290a      	cmp	r1, #10
 8008f7c:	d103      	bne.n	8008f86 <__sfputc_r+0x1e>
 8008f7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f82:	f000 b99f 	b.w	80092c4 <__swbuf_r>
 8008f86:	6813      	ldr	r3, [r2, #0]
 8008f88:	1c58      	adds	r0, r3, #1
 8008f8a:	6010      	str	r0, [r2, #0]
 8008f8c:	7019      	strb	r1, [r3, #0]
 8008f8e:	4608      	mov	r0, r1
 8008f90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f94:	4770      	bx	lr

08008f96 <__sfputs_r>:
 8008f96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f98:	4606      	mov	r6, r0
 8008f9a:	460f      	mov	r7, r1
 8008f9c:	4614      	mov	r4, r2
 8008f9e:	18d5      	adds	r5, r2, r3
 8008fa0:	42ac      	cmp	r4, r5
 8008fa2:	d101      	bne.n	8008fa8 <__sfputs_r+0x12>
 8008fa4:	2000      	movs	r0, #0
 8008fa6:	e007      	b.n	8008fb8 <__sfputs_r+0x22>
 8008fa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fac:	463a      	mov	r2, r7
 8008fae:	4630      	mov	r0, r6
 8008fb0:	f7ff ffda 	bl	8008f68 <__sfputc_r>
 8008fb4:	1c43      	adds	r3, r0, #1
 8008fb6:	d1f3      	bne.n	8008fa0 <__sfputs_r+0xa>
 8008fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008fbc <_vfiprintf_r>:
 8008fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc0:	460d      	mov	r5, r1
 8008fc2:	b09d      	sub	sp, #116	; 0x74
 8008fc4:	4614      	mov	r4, r2
 8008fc6:	4698      	mov	r8, r3
 8008fc8:	4606      	mov	r6, r0
 8008fca:	b118      	cbz	r0, 8008fd4 <_vfiprintf_r+0x18>
 8008fcc:	6983      	ldr	r3, [r0, #24]
 8008fce:	b90b      	cbnz	r3, 8008fd4 <_vfiprintf_r+0x18>
 8008fd0:	f7ff fa94 	bl	80084fc <__sinit>
 8008fd4:	4b89      	ldr	r3, [pc, #548]	; (80091fc <_vfiprintf_r+0x240>)
 8008fd6:	429d      	cmp	r5, r3
 8008fd8:	d11b      	bne.n	8009012 <_vfiprintf_r+0x56>
 8008fda:	6875      	ldr	r5, [r6, #4]
 8008fdc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008fde:	07d9      	lsls	r1, r3, #31
 8008fe0:	d405      	bmi.n	8008fee <_vfiprintf_r+0x32>
 8008fe2:	89ab      	ldrh	r3, [r5, #12]
 8008fe4:	059a      	lsls	r2, r3, #22
 8008fe6:	d402      	bmi.n	8008fee <_vfiprintf_r+0x32>
 8008fe8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fea:	f7ff fb2a 	bl	8008642 <__retarget_lock_acquire_recursive>
 8008fee:	89ab      	ldrh	r3, [r5, #12]
 8008ff0:	071b      	lsls	r3, r3, #28
 8008ff2:	d501      	bpl.n	8008ff8 <_vfiprintf_r+0x3c>
 8008ff4:	692b      	ldr	r3, [r5, #16]
 8008ff6:	b9eb      	cbnz	r3, 8009034 <_vfiprintf_r+0x78>
 8008ff8:	4629      	mov	r1, r5
 8008ffa:	4630      	mov	r0, r6
 8008ffc:	f000 f9c6 	bl	800938c <__swsetup_r>
 8009000:	b1c0      	cbz	r0, 8009034 <_vfiprintf_r+0x78>
 8009002:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009004:	07dc      	lsls	r4, r3, #31
 8009006:	d50e      	bpl.n	8009026 <_vfiprintf_r+0x6a>
 8009008:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800900c:	b01d      	add	sp, #116	; 0x74
 800900e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009012:	4b7b      	ldr	r3, [pc, #492]	; (8009200 <_vfiprintf_r+0x244>)
 8009014:	429d      	cmp	r5, r3
 8009016:	d101      	bne.n	800901c <_vfiprintf_r+0x60>
 8009018:	68b5      	ldr	r5, [r6, #8]
 800901a:	e7df      	b.n	8008fdc <_vfiprintf_r+0x20>
 800901c:	4b79      	ldr	r3, [pc, #484]	; (8009204 <_vfiprintf_r+0x248>)
 800901e:	429d      	cmp	r5, r3
 8009020:	bf08      	it	eq
 8009022:	68f5      	ldreq	r5, [r6, #12]
 8009024:	e7da      	b.n	8008fdc <_vfiprintf_r+0x20>
 8009026:	89ab      	ldrh	r3, [r5, #12]
 8009028:	0598      	lsls	r0, r3, #22
 800902a:	d4ed      	bmi.n	8009008 <_vfiprintf_r+0x4c>
 800902c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800902e:	f7ff fb09 	bl	8008644 <__retarget_lock_release_recursive>
 8009032:	e7e9      	b.n	8009008 <_vfiprintf_r+0x4c>
 8009034:	2300      	movs	r3, #0
 8009036:	9309      	str	r3, [sp, #36]	; 0x24
 8009038:	2320      	movs	r3, #32
 800903a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800903e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009042:	2330      	movs	r3, #48	; 0x30
 8009044:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009208 <_vfiprintf_r+0x24c>
 8009048:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800904c:	f04f 0901 	mov.w	r9, #1
 8009050:	4623      	mov	r3, r4
 8009052:	469a      	mov	sl, r3
 8009054:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009058:	b10a      	cbz	r2, 800905e <_vfiprintf_r+0xa2>
 800905a:	2a25      	cmp	r2, #37	; 0x25
 800905c:	d1f9      	bne.n	8009052 <_vfiprintf_r+0x96>
 800905e:	ebba 0b04 	subs.w	fp, sl, r4
 8009062:	d00b      	beq.n	800907c <_vfiprintf_r+0xc0>
 8009064:	465b      	mov	r3, fp
 8009066:	4622      	mov	r2, r4
 8009068:	4629      	mov	r1, r5
 800906a:	4630      	mov	r0, r6
 800906c:	f7ff ff93 	bl	8008f96 <__sfputs_r>
 8009070:	3001      	adds	r0, #1
 8009072:	f000 80aa 	beq.w	80091ca <_vfiprintf_r+0x20e>
 8009076:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009078:	445a      	add	r2, fp
 800907a:	9209      	str	r2, [sp, #36]	; 0x24
 800907c:	f89a 3000 	ldrb.w	r3, [sl]
 8009080:	2b00      	cmp	r3, #0
 8009082:	f000 80a2 	beq.w	80091ca <_vfiprintf_r+0x20e>
 8009086:	2300      	movs	r3, #0
 8009088:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800908c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009090:	f10a 0a01 	add.w	sl, sl, #1
 8009094:	9304      	str	r3, [sp, #16]
 8009096:	9307      	str	r3, [sp, #28]
 8009098:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800909c:	931a      	str	r3, [sp, #104]	; 0x68
 800909e:	4654      	mov	r4, sl
 80090a0:	2205      	movs	r2, #5
 80090a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090a6:	4858      	ldr	r0, [pc, #352]	; (8009208 <_vfiprintf_r+0x24c>)
 80090a8:	f7f7 f8a2 	bl	80001f0 <memchr>
 80090ac:	9a04      	ldr	r2, [sp, #16]
 80090ae:	b9d8      	cbnz	r0, 80090e8 <_vfiprintf_r+0x12c>
 80090b0:	06d1      	lsls	r1, r2, #27
 80090b2:	bf44      	itt	mi
 80090b4:	2320      	movmi	r3, #32
 80090b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090ba:	0713      	lsls	r3, r2, #28
 80090bc:	bf44      	itt	mi
 80090be:	232b      	movmi	r3, #43	; 0x2b
 80090c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090c4:	f89a 3000 	ldrb.w	r3, [sl]
 80090c8:	2b2a      	cmp	r3, #42	; 0x2a
 80090ca:	d015      	beq.n	80090f8 <_vfiprintf_r+0x13c>
 80090cc:	9a07      	ldr	r2, [sp, #28]
 80090ce:	4654      	mov	r4, sl
 80090d0:	2000      	movs	r0, #0
 80090d2:	f04f 0c0a 	mov.w	ip, #10
 80090d6:	4621      	mov	r1, r4
 80090d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090dc:	3b30      	subs	r3, #48	; 0x30
 80090de:	2b09      	cmp	r3, #9
 80090e0:	d94e      	bls.n	8009180 <_vfiprintf_r+0x1c4>
 80090e2:	b1b0      	cbz	r0, 8009112 <_vfiprintf_r+0x156>
 80090e4:	9207      	str	r2, [sp, #28]
 80090e6:	e014      	b.n	8009112 <_vfiprintf_r+0x156>
 80090e8:	eba0 0308 	sub.w	r3, r0, r8
 80090ec:	fa09 f303 	lsl.w	r3, r9, r3
 80090f0:	4313      	orrs	r3, r2
 80090f2:	9304      	str	r3, [sp, #16]
 80090f4:	46a2      	mov	sl, r4
 80090f6:	e7d2      	b.n	800909e <_vfiprintf_r+0xe2>
 80090f8:	9b03      	ldr	r3, [sp, #12]
 80090fa:	1d19      	adds	r1, r3, #4
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	9103      	str	r1, [sp, #12]
 8009100:	2b00      	cmp	r3, #0
 8009102:	bfbb      	ittet	lt
 8009104:	425b      	neglt	r3, r3
 8009106:	f042 0202 	orrlt.w	r2, r2, #2
 800910a:	9307      	strge	r3, [sp, #28]
 800910c:	9307      	strlt	r3, [sp, #28]
 800910e:	bfb8      	it	lt
 8009110:	9204      	strlt	r2, [sp, #16]
 8009112:	7823      	ldrb	r3, [r4, #0]
 8009114:	2b2e      	cmp	r3, #46	; 0x2e
 8009116:	d10c      	bne.n	8009132 <_vfiprintf_r+0x176>
 8009118:	7863      	ldrb	r3, [r4, #1]
 800911a:	2b2a      	cmp	r3, #42	; 0x2a
 800911c:	d135      	bne.n	800918a <_vfiprintf_r+0x1ce>
 800911e:	9b03      	ldr	r3, [sp, #12]
 8009120:	1d1a      	adds	r2, r3, #4
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	9203      	str	r2, [sp, #12]
 8009126:	2b00      	cmp	r3, #0
 8009128:	bfb8      	it	lt
 800912a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800912e:	3402      	adds	r4, #2
 8009130:	9305      	str	r3, [sp, #20]
 8009132:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009218 <_vfiprintf_r+0x25c>
 8009136:	7821      	ldrb	r1, [r4, #0]
 8009138:	2203      	movs	r2, #3
 800913a:	4650      	mov	r0, sl
 800913c:	f7f7 f858 	bl	80001f0 <memchr>
 8009140:	b140      	cbz	r0, 8009154 <_vfiprintf_r+0x198>
 8009142:	2340      	movs	r3, #64	; 0x40
 8009144:	eba0 000a 	sub.w	r0, r0, sl
 8009148:	fa03 f000 	lsl.w	r0, r3, r0
 800914c:	9b04      	ldr	r3, [sp, #16]
 800914e:	4303      	orrs	r3, r0
 8009150:	3401      	adds	r4, #1
 8009152:	9304      	str	r3, [sp, #16]
 8009154:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009158:	482c      	ldr	r0, [pc, #176]	; (800920c <_vfiprintf_r+0x250>)
 800915a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800915e:	2206      	movs	r2, #6
 8009160:	f7f7 f846 	bl	80001f0 <memchr>
 8009164:	2800      	cmp	r0, #0
 8009166:	d03f      	beq.n	80091e8 <_vfiprintf_r+0x22c>
 8009168:	4b29      	ldr	r3, [pc, #164]	; (8009210 <_vfiprintf_r+0x254>)
 800916a:	bb1b      	cbnz	r3, 80091b4 <_vfiprintf_r+0x1f8>
 800916c:	9b03      	ldr	r3, [sp, #12]
 800916e:	3307      	adds	r3, #7
 8009170:	f023 0307 	bic.w	r3, r3, #7
 8009174:	3308      	adds	r3, #8
 8009176:	9303      	str	r3, [sp, #12]
 8009178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800917a:	443b      	add	r3, r7
 800917c:	9309      	str	r3, [sp, #36]	; 0x24
 800917e:	e767      	b.n	8009050 <_vfiprintf_r+0x94>
 8009180:	fb0c 3202 	mla	r2, ip, r2, r3
 8009184:	460c      	mov	r4, r1
 8009186:	2001      	movs	r0, #1
 8009188:	e7a5      	b.n	80090d6 <_vfiprintf_r+0x11a>
 800918a:	2300      	movs	r3, #0
 800918c:	3401      	adds	r4, #1
 800918e:	9305      	str	r3, [sp, #20]
 8009190:	4619      	mov	r1, r3
 8009192:	f04f 0c0a 	mov.w	ip, #10
 8009196:	4620      	mov	r0, r4
 8009198:	f810 2b01 	ldrb.w	r2, [r0], #1
 800919c:	3a30      	subs	r2, #48	; 0x30
 800919e:	2a09      	cmp	r2, #9
 80091a0:	d903      	bls.n	80091aa <_vfiprintf_r+0x1ee>
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d0c5      	beq.n	8009132 <_vfiprintf_r+0x176>
 80091a6:	9105      	str	r1, [sp, #20]
 80091a8:	e7c3      	b.n	8009132 <_vfiprintf_r+0x176>
 80091aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80091ae:	4604      	mov	r4, r0
 80091b0:	2301      	movs	r3, #1
 80091b2:	e7f0      	b.n	8009196 <_vfiprintf_r+0x1da>
 80091b4:	ab03      	add	r3, sp, #12
 80091b6:	9300      	str	r3, [sp, #0]
 80091b8:	462a      	mov	r2, r5
 80091ba:	4b16      	ldr	r3, [pc, #88]	; (8009214 <_vfiprintf_r+0x258>)
 80091bc:	a904      	add	r1, sp, #16
 80091be:	4630      	mov	r0, r6
 80091c0:	f7fd fee8 	bl	8006f94 <_printf_float>
 80091c4:	4607      	mov	r7, r0
 80091c6:	1c78      	adds	r0, r7, #1
 80091c8:	d1d6      	bne.n	8009178 <_vfiprintf_r+0x1bc>
 80091ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091cc:	07d9      	lsls	r1, r3, #31
 80091ce:	d405      	bmi.n	80091dc <_vfiprintf_r+0x220>
 80091d0:	89ab      	ldrh	r3, [r5, #12]
 80091d2:	059a      	lsls	r2, r3, #22
 80091d4:	d402      	bmi.n	80091dc <_vfiprintf_r+0x220>
 80091d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091d8:	f7ff fa34 	bl	8008644 <__retarget_lock_release_recursive>
 80091dc:	89ab      	ldrh	r3, [r5, #12]
 80091de:	065b      	lsls	r3, r3, #25
 80091e0:	f53f af12 	bmi.w	8009008 <_vfiprintf_r+0x4c>
 80091e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091e6:	e711      	b.n	800900c <_vfiprintf_r+0x50>
 80091e8:	ab03      	add	r3, sp, #12
 80091ea:	9300      	str	r3, [sp, #0]
 80091ec:	462a      	mov	r2, r5
 80091ee:	4b09      	ldr	r3, [pc, #36]	; (8009214 <_vfiprintf_r+0x258>)
 80091f0:	a904      	add	r1, sp, #16
 80091f2:	4630      	mov	r0, r6
 80091f4:	f7fe f972 	bl	80074dc <_printf_i>
 80091f8:	e7e4      	b.n	80091c4 <_vfiprintf_r+0x208>
 80091fa:	bf00      	nop
 80091fc:	08031a94 	.word	0x08031a94
 8009200:	08031ab4 	.word	0x08031ab4
 8009204:	08031a74 	.word	0x08031a74
 8009208:	08031c2c 	.word	0x08031c2c
 800920c:	08031c36 	.word	0x08031c36
 8009210:	08006f95 	.word	0x08006f95
 8009214:	08008f97 	.word	0x08008f97
 8009218:	08031c32 	.word	0x08031c32

0800921c <_sbrk_r>:
 800921c:	b538      	push	{r3, r4, r5, lr}
 800921e:	4d06      	ldr	r5, [pc, #24]	; (8009238 <_sbrk_r+0x1c>)
 8009220:	2300      	movs	r3, #0
 8009222:	4604      	mov	r4, r0
 8009224:	4608      	mov	r0, r1
 8009226:	602b      	str	r3, [r5, #0]
 8009228:	f7f8 fa44 	bl	80016b4 <_sbrk>
 800922c:	1c43      	adds	r3, r0, #1
 800922e:	d102      	bne.n	8009236 <_sbrk_r+0x1a>
 8009230:	682b      	ldr	r3, [r5, #0]
 8009232:	b103      	cbz	r3, 8009236 <_sbrk_r+0x1a>
 8009234:	6023      	str	r3, [r4, #0]
 8009236:	bd38      	pop	{r3, r4, r5, pc}
 8009238:	200003f0 	.word	0x200003f0

0800923c <__sread>:
 800923c:	b510      	push	{r4, lr}
 800923e:	460c      	mov	r4, r1
 8009240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009244:	f000 faa8 	bl	8009798 <_read_r>
 8009248:	2800      	cmp	r0, #0
 800924a:	bfab      	itete	ge
 800924c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800924e:	89a3      	ldrhlt	r3, [r4, #12]
 8009250:	181b      	addge	r3, r3, r0
 8009252:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009256:	bfac      	ite	ge
 8009258:	6563      	strge	r3, [r4, #84]	; 0x54
 800925a:	81a3      	strhlt	r3, [r4, #12]
 800925c:	bd10      	pop	{r4, pc}

0800925e <__swrite>:
 800925e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009262:	461f      	mov	r7, r3
 8009264:	898b      	ldrh	r3, [r1, #12]
 8009266:	05db      	lsls	r3, r3, #23
 8009268:	4605      	mov	r5, r0
 800926a:	460c      	mov	r4, r1
 800926c:	4616      	mov	r6, r2
 800926e:	d505      	bpl.n	800927c <__swrite+0x1e>
 8009270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009274:	2302      	movs	r3, #2
 8009276:	2200      	movs	r2, #0
 8009278:	f000 f9f8 	bl	800966c <_lseek_r>
 800927c:	89a3      	ldrh	r3, [r4, #12]
 800927e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009282:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009286:	81a3      	strh	r3, [r4, #12]
 8009288:	4632      	mov	r2, r6
 800928a:	463b      	mov	r3, r7
 800928c:	4628      	mov	r0, r5
 800928e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009292:	f000 b869 	b.w	8009368 <_write_r>

08009296 <__sseek>:
 8009296:	b510      	push	{r4, lr}
 8009298:	460c      	mov	r4, r1
 800929a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800929e:	f000 f9e5 	bl	800966c <_lseek_r>
 80092a2:	1c43      	adds	r3, r0, #1
 80092a4:	89a3      	ldrh	r3, [r4, #12]
 80092a6:	bf15      	itete	ne
 80092a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80092aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80092ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80092b2:	81a3      	strheq	r3, [r4, #12]
 80092b4:	bf18      	it	ne
 80092b6:	81a3      	strhne	r3, [r4, #12]
 80092b8:	bd10      	pop	{r4, pc}

080092ba <__sclose>:
 80092ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092be:	f000 b8f1 	b.w	80094a4 <_close_r>
	...

080092c4 <__swbuf_r>:
 80092c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092c6:	460e      	mov	r6, r1
 80092c8:	4614      	mov	r4, r2
 80092ca:	4605      	mov	r5, r0
 80092cc:	b118      	cbz	r0, 80092d6 <__swbuf_r+0x12>
 80092ce:	6983      	ldr	r3, [r0, #24]
 80092d0:	b90b      	cbnz	r3, 80092d6 <__swbuf_r+0x12>
 80092d2:	f7ff f913 	bl	80084fc <__sinit>
 80092d6:	4b21      	ldr	r3, [pc, #132]	; (800935c <__swbuf_r+0x98>)
 80092d8:	429c      	cmp	r4, r3
 80092da:	d12b      	bne.n	8009334 <__swbuf_r+0x70>
 80092dc:	686c      	ldr	r4, [r5, #4]
 80092de:	69a3      	ldr	r3, [r4, #24]
 80092e0:	60a3      	str	r3, [r4, #8]
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	071a      	lsls	r2, r3, #28
 80092e6:	d52f      	bpl.n	8009348 <__swbuf_r+0x84>
 80092e8:	6923      	ldr	r3, [r4, #16]
 80092ea:	b36b      	cbz	r3, 8009348 <__swbuf_r+0x84>
 80092ec:	6923      	ldr	r3, [r4, #16]
 80092ee:	6820      	ldr	r0, [r4, #0]
 80092f0:	1ac0      	subs	r0, r0, r3
 80092f2:	6963      	ldr	r3, [r4, #20]
 80092f4:	b2f6      	uxtb	r6, r6
 80092f6:	4283      	cmp	r3, r0
 80092f8:	4637      	mov	r7, r6
 80092fa:	dc04      	bgt.n	8009306 <__swbuf_r+0x42>
 80092fc:	4621      	mov	r1, r4
 80092fe:	4628      	mov	r0, r5
 8009300:	f000 f966 	bl	80095d0 <_fflush_r>
 8009304:	bb30      	cbnz	r0, 8009354 <__swbuf_r+0x90>
 8009306:	68a3      	ldr	r3, [r4, #8]
 8009308:	3b01      	subs	r3, #1
 800930a:	60a3      	str	r3, [r4, #8]
 800930c:	6823      	ldr	r3, [r4, #0]
 800930e:	1c5a      	adds	r2, r3, #1
 8009310:	6022      	str	r2, [r4, #0]
 8009312:	701e      	strb	r6, [r3, #0]
 8009314:	6963      	ldr	r3, [r4, #20]
 8009316:	3001      	adds	r0, #1
 8009318:	4283      	cmp	r3, r0
 800931a:	d004      	beq.n	8009326 <__swbuf_r+0x62>
 800931c:	89a3      	ldrh	r3, [r4, #12]
 800931e:	07db      	lsls	r3, r3, #31
 8009320:	d506      	bpl.n	8009330 <__swbuf_r+0x6c>
 8009322:	2e0a      	cmp	r6, #10
 8009324:	d104      	bne.n	8009330 <__swbuf_r+0x6c>
 8009326:	4621      	mov	r1, r4
 8009328:	4628      	mov	r0, r5
 800932a:	f000 f951 	bl	80095d0 <_fflush_r>
 800932e:	b988      	cbnz	r0, 8009354 <__swbuf_r+0x90>
 8009330:	4638      	mov	r0, r7
 8009332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009334:	4b0a      	ldr	r3, [pc, #40]	; (8009360 <__swbuf_r+0x9c>)
 8009336:	429c      	cmp	r4, r3
 8009338:	d101      	bne.n	800933e <__swbuf_r+0x7a>
 800933a:	68ac      	ldr	r4, [r5, #8]
 800933c:	e7cf      	b.n	80092de <__swbuf_r+0x1a>
 800933e:	4b09      	ldr	r3, [pc, #36]	; (8009364 <__swbuf_r+0xa0>)
 8009340:	429c      	cmp	r4, r3
 8009342:	bf08      	it	eq
 8009344:	68ec      	ldreq	r4, [r5, #12]
 8009346:	e7ca      	b.n	80092de <__swbuf_r+0x1a>
 8009348:	4621      	mov	r1, r4
 800934a:	4628      	mov	r0, r5
 800934c:	f000 f81e 	bl	800938c <__swsetup_r>
 8009350:	2800      	cmp	r0, #0
 8009352:	d0cb      	beq.n	80092ec <__swbuf_r+0x28>
 8009354:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009358:	e7ea      	b.n	8009330 <__swbuf_r+0x6c>
 800935a:	bf00      	nop
 800935c:	08031a94 	.word	0x08031a94
 8009360:	08031ab4 	.word	0x08031ab4
 8009364:	08031a74 	.word	0x08031a74

08009368 <_write_r>:
 8009368:	b538      	push	{r3, r4, r5, lr}
 800936a:	4d07      	ldr	r5, [pc, #28]	; (8009388 <_write_r+0x20>)
 800936c:	4604      	mov	r4, r0
 800936e:	4608      	mov	r0, r1
 8009370:	4611      	mov	r1, r2
 8009372:	2200      	movs	r2, #0
 8009374:	602a      	str	r2, [r5, #0]
 8009376:	461a      	mov	r2, r3
 8009378:	f7f8 f94b 	bl	8001612 <_write>
 800937c:	1c43      	adds	r3, r0, #1
 800937e:	d102      	bne.n	8009386 <_write_r+0x1e>
 8009380:	682b      	ldr	r3, [r5, #0]
 8009382:	b103      	cbz	r3, 8009386 <_write_r+0x1e>
 8009384:	6023      	str	r3, [r4, #0]
 8009386:	bd38      	pop	{r3, r4, r5, pc}
 8009388:	200003f0 	.word	0x200003f0

0800938c <__swsetup_r>:
 800938c:	4b32      	ldr	r3, [pc, #200]	; (8009458 <__swsetup_r+0xcc>)
 800938e:	b570      	push	{r4, r5, r6, lr}
 8009390:	681d      	ldr	r5, [r3, #0]
 8009392:	4606      	mov	r6, r0
 8009394:	460c      	mov	r4, r1
 8009396:	b125      	cbz	r5, 80093a2 <__swsetup_r+0x16>
 8009398:	69ab      	ldr	r3, [r5, #24]
 800939a:	b913      	cbnz	r3, 80093a2 <__swsetup_r+0x16>
 800939c:	4628      	mov	r0, r5
 800939e:	f7ff f8ad 	bl	80084fc <__sinit>
 80093a2:	4b2e      	ldr	r3, [pc, #184]	; (800945c <__swsetup_r+0xd0>)
 80093a4:	429c      	cmp	r4, r3
 80093a6:	d10f      	bne.n	80093c8 <__swsetup_r+0x3c>
 80093a8:	686c      	ldr	r4, [r5, #4]
 80093aa:	89a3      	ldrh	r3, [r4, #12]
 80093ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093b0:	0719      	lsls	r1, r3, #28
 80093b2:	d42c      	bmi.n	800940e <__swsetup_r+0x82>
 80093b4:	06dd      	lsls	r5, r3, #27
 80093b6:	d411      	bmi.n	80093dc <__swsetup_r+0x50>
 80093b8:	2309      	movs	r3, #9
 80093ba:	6033      	str	r3, [r6, #0]
 80093bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80093c0:	81a3      	strh	r3, [r4, #12]
 80093c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093c6:	e03e      	b.n	8009446 <__swsetup_r+0xba>
 80093c8:	4b25      	ldr	r3, [pc, #148]	; (8009460 <__swsetup_r+0xd4>)
 80093ca:	429c      	cmp	r4, r3
 80093cc:	d101      	bne.n	80093d2 <__swsetup_r+0x46>
 80093ce:	68ac      	ldr	r4, [r5, #8]
 80093d0:	e7eb      	b.n	80093aa <__swsetup_r+0x1e>
 80093d2:	4b24      	ldr	r3, [pc, #144]	; (8009464 <__swsetup_r+0xd8>)
 80093d4:	429c      	cmp	r4, r3
 80093d6:	bf08      	it	eq
 80093d8:	68ec      	ldreq	r4, [r5, #12]
 80093da:	e7e6      	b.n	80093aa <__swsetup_r+0x1e>
 80093dc:	0758      	lsls	r0, r3, #29
 80093de:	d512      	bpl.n	8009406 <__swsetup_r+0x7a>
 80093e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093e2:	b141      	cbz	r1, 80093f6 <__swsetup_r+0x6a>
 80093e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093e8:	4299      	cmp	r1, r3
 80093ea:	d002      	beq.n	80093f2 <__swsetup_r+0x66>
 80093ec:	4630      	mov	r0, r6
 80093ee:	f7ff fcdb 	bl	8008da8 <_free_r>
 80093f2:	2300      	movs	r3, #0
 80093f4:	6363      	str	r3, [r4, #52]	; 0x34
 80093f6:	89a3      	ldrh	r3, [r4, #12]
 80093f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80093fc:	81a3      	strh	r3, [r4, #12]
 80093fe:	2300      	movs	r3, #0
 8009400:	6063      	str	r3, [r4, #4]
 8009402:	6923      	ldr	r3, [r4, #16]
 8009404:	6023      	str	r3, [r4, #0]
 8009406:	89a3      	ldrh	r3, [r4, #12]
 8009408:	f043 0308 	orr.w	r3, r3, #8
 800940c:	81a3      	strh	r3, [r4, #12]
 800940e:	6923      	ldr	r3, [r4, #16]
 8009410:	b94b      	cbnz	r3, 8009426 <__swsetup_r+0x9a>
 8009412:	89a3      	ldrh	r3, [r4, #12]
 8009414:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009418:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800941c:	d003      	beq.n	8009426 <__swsetup_r+0x9a>
 800941e:	4621      	mov	r1, r4
 8009420:	4630      	mov	r0, r6
 8009422:	f000 f95b 	bl	80096dc <__smakebuf_r>
 8009426:	89a0      	ldrh	r0, [r4, #12]
 8009428:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800942c:	f010 0301 	ands.w	r3, r0, #1
 8009430:	d00a      	beq.n	8009448 <__swsetup_r+0xbc>
 8009432:	2300      	movs	r3, #0
 8009434:	60a3      	str	r3, [r4, #8]
 8009436:	6963      	ldr	r3, [r4, #20]
 8009438:	425b      	negs	r3, r3
 800943a:	61a3      	str	r3, [r4, #24]
 800943c:	6923      	ldr	r3, [r4, #16]
 800943e:	b943      	cbnz	r3, 8009452 <__swsetup_r+0xc6>
 8009440:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009444:	d1ba      	bne.n	80093bc <__swsetup_r+0x30>
 8009446:	bd70      	pop	{r4, r5, r6, pc}
 8009448:	0781      	lsls	r1, r0, #30
 800944a:	bf58      	it	pl
 800944c:	6963      	ldrpl	r3, [r4, #20]
 800944e:	60a3      	str	r3, [r4, #8]
 8009450:	e7f4      	b.n	800943c <__swsetup_r+0xb0>
 8009452:	2000      	movs	r0, #0
 8009454:	e7f7      	b.n	8009446 <__swsetup_r+0xba>
 8009456:	bf00      	nop
 8009458:	20000010 	.word	0x20000010
 800945c:	08031a94 	.word	0x08031a94
 8009460:	08031ab4 	.word	0x08031ab4
 8009464:	08031a74 	.word	0x08031a74

08009468 <__assert_func>:
 8009468:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800946a:	4614      	mov	r4, r2
 800946c:	461a      	mov	r2, r3
 800946e:	4b09      	ldr	r3, [pc, #36]	; (8009494 <__assert_func+0x2c>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4605      	mov	r5, r0
 8009474:	68d8      	ldr	r0, [r3, #12]
 8009476:	b14c      	cbz	r4, 800948c <__assert_func+0x24>
 8009478:	4b07      	ldr	r3, [pc, #28]	; (8009498 <__assert_func+0x30>)
 800947a:	9100      	str	r1, [sp, #0]
 800947c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009480:	4906      	ldr	r1, [pc, #24]	; (800949c <__assert_func+0x34>)
 8009482:	462b      	mov	r3, r5
 8009484:	f000 f8e0 	bl	8009648 <fiprintf>
 8009488:	f000 f9a5 	bl	80097d6 <abort>
 800948c:	4b04      	ldr	r3, [pc, #16]	; (80094a0 <__assert_func+0x38>)
 800948e:	461c      	mov	r4, r3
 8009490:	e7f3      	b.n	800947a <__assert_func+0x12>
 8009492:	bf00      	nop
 8009494:	20000010 	.word	0x20000010
 8009498:	08031c3d 	.word	0x08031c3d
 800949c:	08031c4a 	.word	0x08031c4a
 80094a0:	08031c78 	.word	0x08031c78

080094a4 <_close_r>:
 80094a4:	b538      	push	{r3, r4, r5, lr}
 80094a6:	4d06      	ldr	r5, [pc, #24]	; (80094c0 <_close_r+0x1c>)
 80094a8:	2300      	movs	r3, #0
 80094aa:	4604      	mov	r4, r0
 80094ac:	4608      	mov	r0, r1
 80094ae:	602b      	str	r3, [r5, #0]
 80094b0:	f7f8 f8cb 	bl	800164a <_close>
 80094b4:	1c43      	adds	r3, r0, #1
 80094b6:	d102      	bne.n	80094be <_close_r+0x1a>
 80094b8:	682b      	ldr	r3, [r5, #0]
 80094ba:	b103      	cbz	r3, 80094be <_close_r+0x1a>
 80094bc:	6023      	str	r3, [r4, #0]
 80094be:	bd38      	pop	{r3, r4, r5, pc}
 80094c0:	200003f0 	.word	0x200003f0

080094c4 <__sflush_r>:
 80094c4:	898a      	ldrh	r2, [r1, #12]
 80094c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094ca:	4605      	mov	r5, r0
 80094cc:	0710      	lsls	r0, r2, #28
 80094ce:	460c      	mov	r4, r1
 80094d0:	d458      	bmi.n	8009584 <__sflush_r+0xc0>
 80094d2:	684b      	ldr	r3, [r1, #4]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	dc05      	bgt.n	80094e4 <__sflush_r+0x20>
 80094d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80094da:	2b00      	cmp	r3, #0
 80094dc:	dc02      	bgt.n	80094e4 <__sflush_r+0x20>
 80094de:	2000      	movs	r0, #0
 80094e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094e6:	2e00      	cmp	r6, #0
 80094e8:	d0f9      	beq.n	80094de <__sflush_r+0x1a>
 80094ea:	2300      	movs	r3, #0
 80094ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80094f0:	682f      	ldr	r7, [r5, #0]
 80094f2:	602b      	str	r3, [r5, #0]
 80094f4:	d032      	beq.n	800955c <__sflush_r+0x98>
 80094f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80094f8:	89a3      	ldrh	r3, [r4, #12]
 80094fa:	075a      	lsls	r2, r3, #29
 80094fc:	d505      	bpl.n	800950a <__sflush_r+0x46>
 80094fe:	6863      	ldr	r3, [r4, #4]
 8009500:	1ac0      	subs	r0, r0, r3
 8009502:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009504:	b10b      	cbz	r3, 800950a <__sflush_r+0x46>
 8009506:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009508:	1ac0      	subs	r0, r0, r3
 800950a:	2300      	movs	r3, #0
 800950c:	4602      	mov	r2, r0
 800950e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009510:	6a21      	ldr	r1, [r4, #32]
 8009512:	4628      	mov	r0, r5
 8009514:	47b0      	blx	r6
 8009516:	1c43      	adds	r3, r0, #1
 8009518:	89a3      	ldrh	r3, [r4, #12]
 800951a:	d106      	bne.n	800952a <__sflush_r+0x66>
 800951c:	6829      	ldr	r1, [r5, #0]
 800951e:	291d      	cmp	r1, #29
 8009520:	d82c      	bhi.n	800957c <__sflush_r+0xb8>
 8009522:	4a2a      	ldr	r2, [pc, #168]	; (80095cc <__sflush_r+0x108>)
 8009524:	40ca      	lsrs	r2, r1
 8009526:	07d6      	lsls	r6, r2, #31
 8009528:	d528      	bpl.n	800957c <__sflush_r+0xb8>
 800952a:	2200      	movs	r2, #0
 800952c:	6062      	str	r2, [r4, #4]
 800952e:	04d9      	lsls	r1, r3, #19
 8009530:	6922      	ldr	r2, [r4, #16]
 8009532:	6022      	str	r2, [r4, #0]
 8009534:	d504      	bpl.n	8009540 <__sflush_r+0x7c>
 8009536:	1c42      	adds	r2, r0, #1
 8009538:	d101      	bne.n	800953e <__sflush_r+0x7a>
 800953a:	682b      	ldr	r3, [r5, #0]
 800953c:	b903      	cbnz	r3, 8009540 <__sflush_r+0x7c>
 800953e:	6560      	str	r0, [r4, #84]	; 0x54
 8009540:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009542:	602f      	str	r7, [r5, #0]
 8009544:	2900      	cmp	r1, #0
 8009546:	d0ca      	beq.n	80094de <__sflush_r+0x1a>
 8009548:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800954c:	4299      	cmp	r1, r3
 800954e:	d002      	beq.n	8009556 <__sflush_r+0x92>
 8009550:	4628      	mov	r0, r5
 8009552:	f7ff fc29 	bl	8008da8 <_free_r>
 8009556:	2000      	movs	r0, #0
 8009558:	6360      	str	r0, [r4, #52]	; 0x34
 800955a:	e7c1      	b.n	80094e0 <__sflush_r+0x1c>
 800955c:	6a21      	ldr	r1, [r4, #32]
 800955e:	2301      	movs	r3, #1
 8009560:	4628      	mov	r0, r5
 8009562:	47b0      	blx	r6
 8009564:	1c41      	adds	r1, r0, #1
 8009566:	d1c7      	bne.n	80094f8 <__sflush_r+0x34>
 8009568:	682b      	ldr	r3, [r5, #0]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d0c4      	beq.n	80094f8 <__sflush_r+0x34>
 800956e:	2b1d      	cmp	r3, #29
 8009570:	d001      	beq.n	8009576 <__sflush_r+0xb2>
 8009572:	2b16      	cmp	r3, #22
 8009574:	d101      	bne.n	800957a <__sflush_r+0xb6>
 8009576:	602f      	str	r7, [r5, #0]
 8009578:	e7b1      	b.n	80094de <__sflush_r+0x1a>
 800957a:	89a3      	ldrh	r3, [r4, #12]
 800957c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009580:	81a3      	strh	r3, [r4, #12]
 8009582:	e7ad      	b.n	80094e0 <__sflush_r+0x1c>
 8009584:	690f      	ldr	r7, [r1, #16]
 8009586:	2f00      	cmp	r7, #0
 8009588:	d0a9      	beq.n	80094de <__sflush_r+0x1a>
 800958a:	0793      	lsls	r3, r2, #30
 800958c:	680e      	ldr	r6, [r1, #0]
 800958e:	bf08      	it	eq
 8009590:	694b      	ldreq	r3, [r1, #20]
 8009592:	600f      	str	r7, [r1, #0]
 8009594:	bf18      	it	ne
 8009596:	2300      	movne	r3, #0
 8009598:	eba6 0807 	sub.w	r8, r6, r7
 800959c:	608b      	str	r3, [r1, #8]
 800959e:	f1b8 0f00 	cmp.w	r8, #0
 80095a2:	dd9c      	ble.n	80094de <__sflush_r+0x1a>
 80095a4:	6a21      	ldr	r1, [r4, #32]
 80095a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80095a8:	4643      	mov	r3, r8
 80095aa:	463a      	mov	r2, r7
 80095ac:	4628      	mov	r0, r5
 80095ae:	47b0      	blx	r6
 80095b0:	2800      	cmp	r0, #0
 80095b2:	dc06      	bgt.n	80095c2 <__sflush_r+0xfe>
 80095b4:	89a3      	ldrh	r3, [r4, #12]
 80095b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095ba:	81a3      	strh	r3, [r4, #12]
 80095bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095c0:	e78e      	b.n	80094e0 <__sflush_r+0x1c>
 80095c2:	4407      	add	r7, r0
 80095c4:	eba8 0800 	sub.w	r8, r8, r0
 80095c8:	e7e9      	b.n	800959e <__sflush_r+0xda>
 80095ca:	bf00      	nop
 80095cc:	20400001 	.word	0x20400001

080095d0 <_fflush_r>:
 80095d0:	b538      	push	{r3, r4, r5, lr}
 80095d2:	690b      	ldr	r3, [r1, #16]
 80095d4:	4605      	mov	r5, r0
 80095d6:	460c      	mov	r4, r1
 80095d8:	b913      	cbnz	r3, 80095e0 <_fflush_r+0x10>
 80095da:	2500      	movs	r5, #0
 80095dc:	4628      	mov	r0, r5
 80095de:	bd38      	pop	{r3, r4, r5, pc}
 80095e0:	b118      	cbz	r0, 80095ea <_fflush_r+0x1a>
 80095e2:	6983      	ldr	r3, [r0, #24]
 80095e4:	b90b      	cbnz	r3, 80095ea <_fflush_r+0x1a>
 80095e6:	f7fe ff89 	bl	80084fc <__sinit>
 80095ea:	4b14      	ldr	r3, [pc, #80]	; (800963c <_fflush_r+0x6c>)
 80095ec:	429c      	cmp	r4, r3
 80095ee:	d11b      	bne.n	8009628 <_fflush_r+0x58>
 80095f0:	686c      	ldr	r4, [r5, #4]
 80095f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d0ef      	beq.n	80095da <_fflush_r+0xa>
 80095fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80095fc:	07d0      	lsls	r0, r2, #31
 80095fe:	d404      	bmi.n	800960a <_fflush_r+0x3a>
 8009600:	0599      	lsls	r1, r3, #22
 8009602:	d402      	bmi.n	800960a <_fflush_r+0x3a>
 8009604:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009606:	f7ff f81c 	bl	8008642 <__retarget_lock_acquire_recursive>
 800960a:	4628      	mov	r0, r5
 800960c:	4621      	mov	r1, r4
 800960e:	f7ff ff59 	bl	80094c4 <__sflush_r>
 8009612:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009614:	07da      	lsls	r2, r3, #31
 8009616:	4605      	mov	r5, r0
 8009618:	d4e0      	bmi.n	80095dc <_fflush_r+0xc>
 800961a:	89a3      	ldrh	r3, [r4, #12]
 800961c:	059b      	lsls	r3, r3, #22
 800961e:	d4dd      	bmi.n	80095dc <_fflush_r+0xc>
 8009620:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009622:	f7ff f80f 	bl	8008644 <__retarget_lock_release_recursive>
 8009626:	e7d9      	b.n	80095dc <_fflush_r+0xc>
 8009628:	4b05      	ldr	r3, [pc, #20]	; (8009640 <_fflush_r+0x70>)
 800962a:	429c      	cmp	r4, r3
 800962c:	d101      	bne.n	8009632 <_fflush_r+0x62>
 800962e:	68ac      	ldr	r4, [r5, #8]
 8009630:	e7df      	b.n	80095f2 <_fflush_r+0x22>
 8009632:	4b04      	ldr	r3, [pc, #16]	; (8009644 <_fflush_r+0x74>)
 8009634:	429c      	cmp	r4, r3
 8009636:	bf08      	it	eq
 8009638:	68ec      	ldreq	r4, [r5, #12]
 800963a:	e7da      	b.n	80095f2 <_fflush_r+0x22>
 800963c:	08031a94 	.word	0x08031a94
 8009640:	08031ab4 	.word	0x08031ab4
 8009644:	08031a74 	.word	0x08031a74

08009648 <fiprintf>:
 8009648:	b40e      	push	{r1, r2, r3}
 800964a:	b503      	push	{r0, r1, lr}
 800964c:	4601      	mov	r1, r0
 800964e:	ab03      	add	r3, sp, #12
 8009650:	4805      	ldr	r0, [pc, #20]	; (8009668 <fiprintf+0x20>)
 8009652:	f853 2b04 	ldr.w	r2, [r3], #4
 8009656:	6800      	ldr	r0, [r0, #0]
 8009658:	9301      	str	r3, [sp, #4]
 800965a:	f7ff fcaf 	bl	8008fbc <_vfiprintf_r>
 800965e:	b002      	add	sp, #8
 8009660:	f85d eb04 	ldr.w	lr, [sp], #4
 8009664:	b003      	add	sp, #12
 8009666:	4770      	bx	lr
 8009668:	20000010 	.word	0x20000010

0800966c <_lseek_r>:
 800966c:	b538      	push	{r3, r4, r5, lr}
 800966e:	4d07      	ldr	r5, [pc, #28]	; (800968c <_lseek_r+0x20>)
 8009670:	4604      	mov	r4, r0
 8009672:	4608      	mov	r0, r1
 8009674:	4611      	mov	r1, r2
 8009676:	2200      	movs	r2, #0
 8009678:	602a      	str	r2, [r5, #0]
 800967a:	461a      	mov	r2, r3
 800967c:	f7f8 f80c 	bl	8001698 <_lseek>
 8009680:	1c43      	adds	r3, r0, #1
 8009682:	d102      	bne.n	800968a <_lseek_r+0x1e>
 8009684:	682b      	ldr	r3, [r5, #0]
 8009686:	b103      	cbz	r3, 800968a <_lseek_r+0x1e>
 8009688:	6023      	str	r3, [r4, #0]
 800968a:	bd38      	pop	{r3, r4, r5, pc}
 800968c:	200003f0 	.word	0x200003f0

08009690 <__swhatbuf_r>:
 8009690:	b570      	push	{r4, r5, r6, lr}
 8009692:	460e      	mov	r6, r1
 8009694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009698:	2900      	cmp	r1, #0
 800969a:	b096      	sub	sp, #88	; 0x58
 800969c:	4614      	mov	r4, r2
 800969e:	461d      	mov	r5, r3
 80096a0:	da08      	bge.n	80096b4 <__swhatbuf_r+0x24>
 80096a2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80096a6:	2200      	movs	r2, #0
 80096a8:	602a      	str	r2, [r5, #0]
 80096aa:	061a      	lsls	r2, r3, #24
 80096ac:	d410      	bmi.n	80096d0 <__swhatbuf_r+0x40>
 80096ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096b2:	e00e      	b.n	80096d2 <__swhatbuf_r+0x42>
 80096b4:	466a      	mov	r2, sp
 80096b6:	f000 f895 	bl	80097e4 <_fstat_r>
 80096ba:	2800      	cmp	r0, #0
 80096bc:	dbf1      	blt.n	80096a2 <__swhatbuf_r+0x12>
 80096be:	9a01      	ldr	r2, [sp, #4]
 80096c0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80096c4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80096c8:	425a      	negs	r2, r3
 80096ca:	415a      	adcs	r2, r3
 80096cc:	602a      	str	r2, [r5, #0]
 80096ce:	e7ee      	b.n	80096ae <__swhatbuf_r+0x1e>
 80096d0:	2340      	movs	r3, #64	; 0x40
 80096d2:	2000      	movs	r0, #0
 80096d4:	6023      	str	r3, [r4, #0]
 80096d6:	b016      	add	sp, #88	; 0x58
 80096d8:	bd70      	pop	{r4, r5, r6, pc}
	...

080096dc <__smakebuf_r>:
 80096dc:	898b      	ldrh	r3, [r1, #12]
 80096de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80096e0:	079d      	lsls	r5, r3, #30
 80096e2:	4606      	mov	r6, r0
 80096e4:	460c      	mov	r4, r1
 80096e6:	d507      	bpl.n	80096f8 <__smakebuf_r+0x1c>
 80096e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80096ec:	6023      	str	r3, [r4, #0]
 80096ee:	6123      	str	r3, [r4, #16]
 80096f0:	2301      	movs	r3, #1
 80096f2:	6163      	str	r3, [r4, #20]
 80096f4:	b002      	add	sp, #8
 80096f6:	bd70      	pop	{r4, r5, r6, pc}
 80096f8:	ab01      	add	r3, sp, #4
 80096fa:	466a      	mov	r2, sp
 80096fc:	f7ff ffc8 	bl	8009690 <__swhatbuf_r>
 8009700:	9900      	ldr	r1, [sp, #0]
 8009702:	4605      	mov	r5, r0
 8009704:	4630      	mov	r0, r6
 8009706:	f7ff fbbb 	bl	8008e80 <_malloc_r>
 800970a:	b948      	cbnz	r0, 8009720 <__smakebuf_r+0x44>
 800970c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009710:	059a      	lsls	r2, r3, #22
 8009712:	d4ef      	bmi.n	80096f4 <__smakebuf_r+0x18>
 8009714:	f023 0303 	bic.w	r3, r3, #3
 8009718:	f043 0302 	orr.w	r3, r3, #2
 800971c:	81a3      	strh	r3, [r4, #12]
 800971e:	e7e3      	b.n	80096e8 <__smakebuf_r+0xc>
 8009720:	4b0d      	ldr	r3, [pc, #52]	; (8009758 <__smakebuf_r+0x7c>)
 8009722:	62b3      	str	r3, [r6, #40]	; 0x28
 8009724:	89a3      	ldrh	r3, [r4, #12]
 8009726:	6020      	str	r0, [r4, #0]
 8009728:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800972c:	81a3      	strh	r3, [r4, #12]
 800972e:	9b00      	ldr	r3, [sp, #0]
 8009730:	6163      	str	r3, [r4, #20]
 8009732:	9b01      	ldr	r3, [sp, #4]
 8009734:	6120      	str	r0, [r4, #16]
 8009736:	b15b      	cbz	r3, 8009750 <__smakebuf_r+0x74>
 8009738:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800973c:	4630      	mov	r0, r6
 800973e:	f000 f863 	bl	8009808 <_isatty_r>
 8009742:	b128      	cbz	r0, 8009750 <__smakebuf_r+0x74>
 8009744:	89a3      	ldrh	r3, [r4, #12]
 8009746:	f023 0303 	bic.w	r3, r3, #3
 800974a:	f043 0301 	orr.w	r3, r3, #1
 800974e:	81a3      	strh	r3, [r4, #12]
 8009750:	89a0      	ldrh	r0, [r4, #12]
 8009752:	4305      	orrs	r5, r0
 8009754:	81a5      	strh	r5, [r4, #12]
 8009756:	e7cd      	b.n	80096f4 <__smakebuf_r+0x18>
 8009758:	08008495 	.word	0x08008495

0800975c <__ascii_mbtowc>:
 800975c:	b082      	sub	sp, #8
 800975e:	b901      	cbnz	r1, 8009762 <__ascii_mbtowc+0x6>
 8009760:	a901      	add	r1, sp, #4
 8009762:	b142      	cbz	r2, 8009776 <__ascii_mbtowc+0x1a>
 8009764:	b14b      	cbz	r3, 800977a <__ascii_mbtowc+0x1e>
 8009766:	7813      	ldrb	r3, [r2, #0]
 8009768:	600b      	str	r3, [r1, #0]
 800976a:	7812      	ldrb	r2, [r2, #0]
 800976c:	1e10      	subs	r0, r2, #0
 800976e:	bf18      	it	ne
 8009770:	2001      	movne	r0, #1
 8009772:	b002      	add	sp, #8
 8009774:	4770      	bx	lr
 8009776:	4610      	mov	r0, r2
 8009778:	e7fb      	b.n	8009772 <__ascii_mbtowc+0x16>
 800977a:	f06f 0001 	mvn.w	r0, #1
 800977e:	e7f8      	b.n	8009772 <__ascii_mbtowc+0x16>

08009780 <__malloc_lock>:
 8009780:	4801      	ldr	r0, [pc, #4]	; (8009788 <__malloc_lock+0x8>)
 8009782:	f7fe bf5e 	b.w	8008642 <__retarget_lock_acquire_recursive>
 8009786:	bf00      	nop
 8009788:	200003e4 	.word	0x200003e4

0800978c <__malloc_unlock>:
 800978c:	4801      	ldr	r0, [pc, #4]	; (8009794 <__malloc_unlock+0x8>)
 800978e:	f7fe bf59 	b.w	8008644 <__retarget_lock_release_recursive>
 8009792:	bf00      	nop
 8009794:	200003e4 	.word	0x200003e4

08009798 <_read_r>:
 8009798:	b538      	push	{r3, r4, r5, lr}
 800979a:	4d07      	ldr	r5, [pc, #28]	; (80097b8 <_read_r+0x20>)
 800979c:	4604      	mov	r4, r0
 800979e:	4608      	mov	r0, r1
 80097a0:	4611      	mov	r1, r2
 80097a2:	2200      	movs	r2, #0
 80097a4:	602a      	str	r2, [r5, #0]
 80097a6:	461a      	mov	r2, r3
 80097a8:	f7f7 ff16 	bl	80015d8 <_read>
 80097ac:	1c43      	adds	r3, r0, #1
 80097ae:	d102      	bne.n	80097b6 <_read_r+0x1e>
 80097b0:	682b      	ldr	r3, [r5, #0]
 80097b2:	b103      	cbz	r3, 80097b6 <_read_r+0x1e>
 80097b4:	6023      	str	r3, [r4, #0]
 80097b6:	bd38      	pop	{r3, r4, r5, pc}
 80097b8:	200003f0 	.word	0x200003f0

080097bc <__ascii_wctomb>:
 80097bc:	b149      	cbz	r1, 80097d2 <__ascii_wctomb+0x16>
 80097be:	2aff      	cmp	r2, #255	; 0xff
 80097c0:	bf85      	ittet	hi
 80097c2:	238a      	movhi	r3, #138	; 0x8a
 80097c4:	6003      	strhi	r3, [r0, #0]
 80097c6:	700a      	strbls	r2, [r1, #0]
 80097c8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80097cc:	bf98      	it	ls
 80097ce:	2001      	movls	r0, #1
 80097d0:	4770      	bx	lr
 80097d2:	4608      	mov	r0, r1
 80097d4:	4770      	bx	lr

080097d6 <abort>:
 80097d6:	b508      	push	{r3, lr}
 80097d8:	2006      	movs	r0, #6
 80097da:	f000 f84d 	bl	8009878 <raise>
 80097de:	2001      	movs	r0, #1
 80097e0:	f7f7 fef0 	bl	80015c4 <_exit>

080097e4 <_fstat_r>:
 80097e4:	b538      	push	{r3, r4, r5, lr}
 80097e6:	4d07      	ldr	r5, [pc, #28]	; (8009804 <_fstat_r+0x20>)
 80097e8:	2300      	movs	r3, #0
 80097ea:	4604      	mov	r4, r0
 80097ec:	4608      	mov	r0, r1
 80097ee:	4611      	mov	r1, r2
 80097f0:	602b      	str	r3, [r5, #0]
 80097f2:	f7f7 ff36 	bl	8001662 <_fstat>
 80097f6:	1c43      	adds	r3, r0, #1
 80097f8:	d102      	bne.n	8009800 <_fstat_r+0x1c>
 80097fa:	682b      	ldr	r3, [r5, #0]
 80097fc:	b103      	cbz	r3, 8009800 <_fstat_r+0x1c>
 80097fe:	6023      	str	r3, [r4, #0]
 8009800:	bd38      	pop	{r3, r4, r5, pc}
 8009802:	bf00      	nop
 8009804:	200003f0 	.word	0x200003f0

08009808 <_isatty_r>:
 8009808:	b538      	push	{r3, r4, r5, lr}
 800980a:	4d06      	ldr	r5, [pc, #24]	; (8009824 <_isatty_r+0x1c>)
 800980c:	2300      	movs	r3, #0
 800980e:	4604      	mov	r4, r0
 8009810:	4608      	mov	r0, r1
 8009812:	602b      	str	r3, [r5, #0]
 8009814:	f7f7 ff35 	bl	8001682 <_isatty>
 8009818:	1c43      	adds	r3, r0, #1
 800981a:	d102      	bne.n	8009822 <_isatty_r+0x1a>
 800981c:	682b      	ldr	r3, [r5, #0]
 800981e:	b103      	cbz	r3, 8009822 <_isatty_r+0x1a>
 8009820:	6023      	str	r3, [r4, #0]
 8009822:	bd38      	pop	{r3, r4, r5, pc}
 8009824:	200003f0 	.word	0x200003f0

08009828 <_raise_r>:
 8009828:	291f      	cmp	r1, #31
 800982a:	b538      	push	{r3, r4, r5, lr}
 800982c:	4604      	mov	r4, r0
 800982e:	460d      	mov	r5, r1
 8009830:	d904      	bls.n	800983c <_raise_r+0x14>
 8009832:	2316      	movs	r3, #22
 8009834:	6003      	str	r3, [r0, #0]
 8009836:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800983a:	bd38      	pop	{r3, r4, r5, pc}
 800983c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800983e:	b112      	cbz	r2, 8009846 <_raise_r+0x1e>
 8009840:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009844:	b94b      	cbnz	r3, 800985a <_raise_r+0x32>
 8009846:	4620      	mov	r0, r4
 8009848:	f000 f830 	bl	80098ac <_getpid_r>
 800984c:	462a      	mov	r2, r5
 800984e:	4601      	mov	r1, r0
 8009850:	4620      	mov	r0, r4
 8009852:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009856:	f000 b817 	b.w	8009888 <_kill_r>
 800985a:	2b01      	cmp	r3, #1
 800985c:	d00a      	beq.n	8009874 <_raise_r+0x4c>
 800985e:	1c59      	adds	r1, r3, #1
 8009860:	d103      	bne.n	800986a <_raise_r+0x42>
 8009862:	2316      	movs	r3, #22
 8009864:	6003      	str	r3, [r0, #0]
 8009866:	2001      	movs	r0, #1
 8009868:	e7e7      	b.n	800983a <_raise_r+0x12>
 800986a:	2400      	movs	r4, #0
 800986c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009870:	4628      	mov	r0, r5
 8009872:	4798      	blx	r3
 8009874:	2000      	movs	r0, #0
 8009876:	e7e0      	b.n	800983a <_raise_r+0x12>

08009878 <raise>:
 8009878:	4b02      	ldr	r3, [pc, #8]	; (8009884 <raise+0xc>)
 800987a:	4601      	mov	r1, r0
 800987c:	6818      	ldr	r0, [r3, #0]
 800987e:	f7ff bfd3 	b.w	8009828 <_raise_r>
 8009882:	bf00      	nop
 8009884:	20000010 	.word	0x20000010

08009888 <_kill_r>:
 8009888:	b538      	push	{r3, r4, r5, lr}
 800988a:	4d07      	ldr	r5, [pc, #28]	; (80098a8 <_kill_r+0x20>)
 800988c:	2300      	movs	r3, #0
 800988e:	4604      	mov	r4, r0
 8009890:	4608      	mov	r0, r1
 8009892:	4611      	mov	r1, r2
 8009894:	602b      	str	r3, [r5, #0]
 8009896:	f7f7 fe85 	bl	80015a4 <_kill>
 800989a:	1c43      	adds	r3, r0, #1
 800989c:	d102      	bne.n	80098a4 <_kill_r+0x1c>
 800989e:	682b      	ldr	r3, [r5, #0]
 80098a0:	b103      	cbz	r3, 80098a4 <_kill_r+0x1c>
 80098a2:	6023      	str	r3, [r4, #0]
 80098a4:	bd38      	pop	{r3, r4, r5, pc}
 80098a6:	bf00      	nop
 80098a8:	200003f0 	.word	0x200003f0

080098ac <_getpid_r>:
 80098ac:	f7f7 be72 	b.w	8001594 <_getpid>

080098b0 <_init>:
 80098b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098b2:	bf00      	nop
 80098b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098b6:	bc08      	pop	{r3}
 80098b8:	469e      	mov	lr, r3
 80098ba:	4770      	bx	lr

080098bc <_fini>:
 80098bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098be:	bf00      	nop
 80098c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098c2:	bc08      	pop	{r3}
 80098c4:	469e      	mov	lr, r3
 80098c6:	4770      	bx	lr
