vendor_name = ModelSim
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/sim/testtop.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/a1_8trs.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/tb.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/led.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/key.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CMP_V.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/instrReg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/workReg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/ALU.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/shiftReg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/REG_AR7.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/programReg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/addrReg.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/memory_ram.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/buffer.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/memory_ram.qip
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/DATA7X16.mif
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Waveform.vwf
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/clkstep.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/clkdiv.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/connection.v
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/CPU16bit.cbx.xml
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/altsyncram_62j1.tdf
source_file = 1, D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/altsyncram_va92.tdf
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, d:/quatusii/install/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = CPU16bit
instance = comp, \databus[15]~output , databus[15]~output, CPU16bit, 1
instance = comp, \databus[14]~output , databus[14]~output, CPU16bit, 1
instance = comp, \databus[13]~output , databus[13]~output, CPU16bit, 1
instance = comp, \databus[12]~output , databus[12]~output, CPU16bit, 1
instance = comp, \databus[11]~output , databus[11]~output, CPU16bit, 1
instance = comp, \databus[10]~output , databus[10]~output, CPU16bit, 1
instance = comp, \databus[9]~output , databus[9]~output, CPU16bit, 1
instance = comp, \databus[8]~output , databus[8]~output, CPU16bit, 1
instance = comp, \databus[7]~output , databus[7]~output, CPU16bit, 1
instance = comp, \databus[6]~output , databus[6]~output, CPU16bit, 1
instance = comp, \databus[5]~output , databus[5]~output, CPU16bit, 1
instance = comp, \databus[4]~output , databus[4]~output, CPU16bit, 1
instance = comp, \databus[3]~output , databus[3]~output, CPU16bit, 1
instance = comp, \databus[2]~output , databus[2]~output, CPU16bit, 1
instance = comp, \databus[1]~output , databus[1]~output, CPU16bit, 1
instance = comp, \databus[0]~output , databus[0]~output, CPU16bit, 1
instance = comp, \DS_A~output , DS_A~output, CPU16bit, 1
instance = comp, \DS_B~output , DS_B~output, CPU16bit, 1
instance = comp, \DS_E~output , DS_E~output, CPU16bit, 1
instance = comp, \DS_F~output , DS_F~output, CPU16bit, 1
instance = comp, \DS_EN1~output , DS_EN1~output, CPU16bit, 1
instance = comp, \DS_EN2~output , DS_EN2~output, CPU16bit, 1
instance = comp, \DS_EN3~output , DS_EN3~output, CPU16bit, 1
instance = comp, \DS_EN4~output , DS_EN4~output, CPU16bit, 1
instance = comp, \DS_C~output , DS_C~output, CPU16bit, 1
instance = comp, \DS_D~output , DS_D~output, CPU16bit, 1
instance = comp, \DS_G~output , DS_G~output, CPU16bit, 1
instance = comp, \DS_DP~output , DS_DP~output, CPU16bit, 1
instance = comp, \BP1~output , BP1~output, CPU16bit, 1
instance = comp, \com_out[15]~output , com_out[15]~output, CPU16bit, 1
instance = comp, \com_out[14]~output , com_out[14]~output, CPU16bit, 1
instance = comp, \com_out[13]~output , com_out[13]~output, CPU16bit, 1
instance = comp, \com_out[12]~output , com_out[12]~output, CPU16bit, 1
instance = comp, \com_out[11]~output , com_out[11]~output, CPU16bit, 1
instance = comp, \com_out[10]~output , com_out[10]~output, CPU16bit, 1
instance = comp, \com_out[9]~output , com_out[9]~output, CPU16bit, 1
instance = comp, \com_out[8]~output , com_out[8]~output, CPU16bit, 1
instance = comp, \com_out[7]~output , com_out[7]~output, CPU16bit, 1
instance = comp, \com_out[6]~output , com_out[6]~output, CPU16bit, 1
instance = comp, \com_out[5]~output , com_out[5]~output, CPU16bit, 1
instance = comp, \com_out[4]~output , com_out[4]~output, CPU16bit, 1
instance = comp, \com_out[3]~output , com_out[3]~output, CPU16bit, 1
instance = comp, \com_out[2]~output , com_out[2]~output, CPU16bit, 1
instance = comp, \com_out[1]~output , com_out[1]~output, CPU16bit, 1
instance = comp, \com_out[0]~output , com_out[0]~output, CPU16bit, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, CPU16bit, 1
instance = comp, \CLK_SYSTEM~input , CLK_SYSTEM~input, CPU16bit, 1
instance = comp, \CLK_SYSTEM~inputclkctrl , CLK_SYSTEM~inputclkctrl, CPU16bit, 1
instance = comp, \inst1|cnt[0]~1 , inst1|cnt[0]~1, CPU16bit, 1
instance = comp, \KEY4~input , KEY4~input, CPU16bit, 1
instance = comp, \inst1|cnt[0] , inst1|cnt[0], CPU16bit, 1
instance = comp, \inst1|cnt[1]~0 , inst1|cnt[1]~0, CPU16bit, 1
instance = comp, \inst1|cnt[1] , inst1|cnt[1], CPU16bit, 1
instance = comp, \inst1|STEP~0 , inst1|STEP~0, CPU16bit, 1
instance = comp, \inst1|STEP , inst1|STEP, CPU16bit, 1
instance = comp, \inst1|STEP~clkctrl , inst1|STEP~clkctrl, CPU16bit, 1
instance = comp, \inst3|DFF_inst3 , inst3|DFF_inst3, CPU16bit, 1
instance = comp, \inst3|SYNTHESIZED_WIRE_4 , inst3|SYNTHESIZED_WIRE_4, CPU16bit, 1
instance = comp, \inst3|SYNTHESIZED_WIRE_4~clkctrl , inst3|SYNTHESIZED_WIRE_4~clkctrl, CPU16bit, 1
instance = comp, \inst3|SYNTHESIZED_WIRE_1~0 , inst3|SYNTHESIZED_WIRE_1~0, CPU16bit, 1
instance = comp, \inst3|SYNTHESIZED_WIRE_5 , inst3|SYNTHESIZED_WIRE_5, CPU16bit, 1
instance = comp, \inst3|SYNTHESIZED_WIRE_6 , inst3|SYNTHESIZED_WIRE_6, CPU16bit, 1
instance = comp, \inst|current_state.execute , inst|current_state.execute, CPU16bit, 1
instance = comp, \inst|Selector6~0 , inst|Selector6~0, CPU16bit, 1
instance = comp, \inst|current_state.adds3 , inst|current_state.adds3, CPU16bit, 1
instance = comp, \inst|Selector6~1 , inst|Selector6~1, CPU16bit, 1
instance = comp, \inst|current_state.incPC1 , inst|current_state.incPC1, CPU16bit, 1
instance = comp, \inst|current_state.incPC2~feeder , inst|current_state.incPC2~feeder, CPU16bit, 1
instance = comp, \inst|current_state.incPC2 , inst|current_state.incPC2, CPU16bit, 1
instance = comp, \inst|current_state.incPC3~feeder , inst|current_state.incPC3~feeder, CPU16bit, 1
instance = comp, \inst|current_state.incPC3 , inst|current_state.incPC3, CPU16bit, 1
instance = comp, \inst|current_state.reset1~feeder , inst|current_state.reset1~feeder, CPU16bit, 1
instance = comp, \inst|current_state.reset1 , inst|current_state.reset1, CPU16bit, 1
instance = comp, \inst|current_state.reset2~0 , inst|current_state.reset2~0, CPU16bit, 1
instance = comp, \inst|current_state.reset2 , inst|current_state.reset2, CPU16bit, 1
instance = comp, \inst|current_state.reset3 , inst|current_state.reset3, CPU16bit, 1
instance = comp, \inst|WideOr9~0 , inst|WideOr9~0, CPU16bit, 1
instance = comp, \inst|WideOr9 , inst|WideOr9, CPU16bit, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, CPU16bit, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, CPU16bit, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0, CPU16bit, 1
instance = comp, \~QIC_CREATED_GND~I , ~QIC_CREATED_GND~I, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~1, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , inst18|altsyncram_component|auto_generated|mgl_prim2|sdr~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~0, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~2, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~4, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~6, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , inst18|altsyncram_component|auto_generated|mgl_prim2|Add1~8, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , inst18|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~0, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst18|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst18|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst18|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~23, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~15 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~15, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~24, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~22, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst18|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], CPU16bit, 1
instance = comp, \inst3|SYNTHESIZED_WIRE_5~clkctrl , inst3|SYNTHESIZED_WIRE_5~clkctrl, CPU16bit, 1
instance = comp, \inst|WideOr6~0 , inst|WideOr6~0, CPU16bit, 1
instance = comp, \inst|WideOr6 , inst|WideOr6, CPU16bit, 1
instance = comp, \inst|WideOr7 , inst|WideOr7, CPU16bit, 1
instance = comp, \AR7_tri[15]~52 , AR7_tri[15]~52, CPU16bit, 1
instance = comp, \inst11|Decoder0~7 , inst11|Decoder0~7, CPU16bit, 1
instance = comp, \inst11|ramdata[1][0] , inst11|ramdata[1][0], CPU16bit, 1
instance = comp, \inst11|Decoder0~0 , inst11|Decoder0~0, CPU16bit, 1
instance = comp, \inst11|ramdata[0][0] , inst11|ramdata[0][0], CPU16bit, 1
instance = comp, \AR7_tri[0]~144 , AR7_tri[0]~144, CPU16bit, 1
instance = comp, \inst11|Decoder0~6 , inst11|Decoder0~6, CPU16bit, 1
instance = comp, \inst11|ramdata[3][0] , inst11|ramdata[3][0], CPU16bit, 1
instance = comp, \inst11|Decoder0~5 , inst11|Decoder0~5, CPU16bit, 1
instance = comp, \inst11|ramdata[2][0] , inst11|ramdata[2][0], CPU16bit, 1
instance = comp, \AR7_tri[0]~143 , AR7_tri[0]~143, CPU16bit, 1
instance = comp, \AR7_tri[0]~145 , AR7_tri[0]~145, CPU16bit, 1
instance = comp, \inst|WideOr2~0 , inst|WideOr2~0, CPU16bit, 1
instance = comp, \inst10~clkctrl , inst10~clkctrl, CPU16bit, 1
instance = comp, \inst|WideOr1~0 , inst|WideOr1~0, CPU16bit, 1
instance = comp, \inst|aluSel[1] , inst|aluSel[1], CPU16bit, 1
instance = comp, \inst6|q[0] , inst6|q[0], CPU16bit, 1
instance = comp, \inst7|Add0~39 , inst7|Add0~39, CPU16bit, 1
instance = comp, \inst7|Add0~40 , inst7|Add0~40, CPU16bit, 1
instance = comp, \inst|WideOr2~1 , inst|WideOr2~1, CPU16bit, 1
instance = comp, \inst|aluSel[2] , inst|aluSel[2], CPU16bit, 1
instance = comp, \inst7|Add0~90 , inst7|Add0~90, CPU16bit, 1
instance = comp, \inst7|Add0~91 , inst7|Add0~91, CPU16bit, 1
instance = comp, \inst|aluSel[3] , inst|aluSel[3], CPU16bit, 1
instance = comp, \buffer|q[0] , buffer|q[0], CPU16bit, 1
instance = comp, \buffer_tri[0]~15 , buffer_tri[0]~15, CPU16bit, 1
instance = comp, \inst3|SYNTHESIZED_WIRE_6~clkctrl , inst3|SYNTHESIZED_WIRE_6~clkctrl, CPU16bit, 1
instance = comp, \addrReg|addrout[0]~feeder , addrReg|addrout[0]~feeder, CPU16bit, 1
instance = comp, \inst|WideOr8 , inst|WideOr8, CPU16bit, 1
instance = comp, \addrReg|addrout[0] , addrReg|addrout[0], CPU16bit, 1
instance = comp, \inst6|q[1] , inst6|q[1], CPU16bit, 1
instance = comp, \inst7|Add0~38 , inst7|Add0~38, CPU16bit, 1
instance = comp, \inst7|Add0~42 , inst7|Add0~42, CPU16bit, 1
instance = comp, \inst7|Add0~103 , inst7|Add0~103, CPU16bit, 1
instance = comp, \inst7|Add0~89 , inst7|Add0~89, CPU16bit, 1
instance = comp, \buffer|q[1] , buffer|q[1], CPU16bit, 1
instance = comp, \buffer_tri[1]~14 , buffer_tri[1]~14, CPU16bit, 1
instance = comp, \addrReg|addrout[2]~feeder , addrReg|addrout[2]~feeder, CPU16bit, 1
instance = comp, \addrReg|addrout[2] , addrReg|addrout[2], CPU16bit, 1
instance = comp, \inst11|ramdata[0][3] , inst11|ramdata[0][3], CPU16bit, 1
instance = comp, \inst11|ramdata[1][3] , inst11|ramdata[1][3], CPU16bit, 1
instance = comp, \inst11|Mux12~0 , inst11|Mux12~0, CPU16bit, 1
instance = comp, \inst11|ramdata[3][3] , inst11|ramdata[3][3], CPU16bit, 1
instance = comp, \inst11|ramdata[2][3] , inst11|ramdata[2][3], CPU16bit, 1
instance = comp, \inst11|Mux12~1 , inst11|Mux12~1, CPU16bit, 1
instance = comp, \AR7_tri[3]~125 , AR7_tri[3]~125, CPU16bit, 1
instance = comp, \inst11|Decoder0~4 , inst11|Decoder0~4, CPU16bit, 1
instance = comp, \inst11|ramdata[7][3] , inst11|ramdata[7][3], CPU16bit, 1
instance = comp, \inst11|Decoder0~1 , inst11|Decoder0~1, CPU16bit, 1
instance = comp, \inst11|ramdata[5][3] , inst11|ramdata[5][3], CPU16bit, 1
instance = comp, \AR7_tri[3]~122 , AR7_tri[3]~122, CPU16bit, 1
instance = comp, \inst11|Decoder0~3 , inst11|Decoder0~3, CPU16bit, 1
instance = comp, \inst11|ramdata[4][3] , inst11|ramdata[4][3], CPU16bit, 1
instance = comp, \inst11|Decoder0~2 , inst11|Decoder0~2, CPU16bit, 1
instance = comp, \inst11|ramdata[6][3] , inst11|ramdata[6][3], CPU16bit, 1
instance = comp, \AR7_tri[3]~123 , AR7_tri[3]~123, CPU16bit, 1
instance = comp, \AR7_tri[3]~124 , AR7_tri[3]~124, CPU16bit, 1
instance = comp, \AR7_tri[3]~175 , AR7_tri[3]~175, CPU16bit, 1
instance = comp, \inst|WideOr11~0 , inst|WideOr11~0, CPU16bit, 1
instance = comp, \programReg|q[3] , programReg|q[3], CPU16bit, 1
instance = comp, \inst15[3]~11 , inst15[3]~11, CPU16bit, 1
instance = comp, \addrReg|addrout[4]~feeder , addrReg|addrout[4]~feeder, CPU16bit, 1
instance = comp, \addrReg|addrout[4] , addrReg|addrout[4], CPU16bit, 1
instance = comp, \addrReg|addrout[6]~feeder , addrReg|addrout[6]~feeder, CPU16bit, 1
instance = comp, \addrReg|addrout[6] , addrReg|addrout[6], CPU16bit, 1
instance = comp, \inst11|ramdata[7][7] , inst11|ramdata[7][7], CPU16bit, 1
instance = comp, \inst11|ramdata[5][7] , inst11|ramdata[5][7], CPU16bit, 1
instance = comp, \AR7_tri[7]~98 , AR7_tri[7]~98, CPU16bit, 1
instance = comp, \inst11|ramdata[4][7] , inst11|ramdata[4][7], CPU16bit, 1
instance = comp, \inst11|ramdata[6][7] , inst11|ramdata[6][7], CPU16bit, 1
instance = comp, \AR7_tri[7]~99 , AR7_tri[7]~99, CPU16bit, 1
instance = comp, \AR7_tri[7]~100 , AR7_tri[7]~100, CPU16bit, 1
instance = comp, \AR7_tri[7]~171 , AR7_tri[7]~171, CPU16bit, 1
instance = comp, \inst11|ramdata[0][7] , inst11|ramdata[0][7], CPU16bit, 1
instance = comp, \inst11|ramdata[1][7] , inst11|ramdata[1][7], CPU16bit, 1
instance = comp, \inst11|Mux8~0 , inst11|Mux8~0, CPU16bit, 1
instance = comp, \inst11|ramdata[3][7] , inst11|ramdata[3][7], CPU16bit, 1
instance = comp, \inst11|ramdata[2][7]~feeder , inst11|ramdata[2][7]~feeder, CPU16bit, 1
instance = comp, \inst11|ramdata[2][7] , inst11|ramdata[2][7], CPU16bit, 1
instance = comp, \inst11|Mux8~1 , inst11|Mux8~1, CPU16bit, 1
instance = comp, \AR7_tri[7]~101 , AR7_tri[7]~101, CPU16bit, 1
instance = comp, \inst6|q[7] , inst6|q[7], CPU16bit, 1
instance = comp, \inst7|Add0~98 , inst7|Add0~98, CPU16bit, 1
instance = comp, \inst7|Add0~32 , inst7|Add0~32, CPU16bit, 1
instance = comp, \inst6|q[6] , inst6|q[6], CPU16bit, 1
instance = comp, \inst7|Add0~33 , inst7|Add0~33, CPU16bit, 1
instance = comp, \inst6|q[5] , inst6|q[5], CPU16bit, 1
instance = comp, \inst7|Add0~34 , inst7|Add0~34, CPU16bit, 1
instance = comp, \inst6|q[4] , inst6|q[4], CPU16bit, 1
instance = comp, \inst7|Add0~35 , inst7|Add0~35, CPU16bit, 1
instance = comp, \inst6|q[3] , inst6|q[3], CPU16bit, 1
instance = comp, \inst7|Add0~36 , inst7|Add0~36, CPU16bit, 1
instance = comp, \inst6|q[2] , inst6|q[2], CPU16bit, 1
instance = comp, \inst7|Add0~37 , inst7|Add0~37, CPU16bit, 1
instance = comp, \inst7|Add0~44 , inst7|Add0~44, CPU16bit, 1
instance = comp, \inst7|Add0~46 , inst7|Add0~46, CPU16bit, 1
instance = comp, \inst7|Add0~48 , inst7|Add0~48, CPU16bit, 1
instance = comp, \inst7|Add0~50 , inst7|Add0~50, CPU16bit, 1
instance = comp, \inst7|Add0~52 , inst7|Add0~52, CPU16bit, 1
instance = comp, \inst7|Add0~54 , inst7|Add0~54, CPU16bit, 1
instance = comp, \inst7|Add0~82 , inst7|Add0~82, CPU16bit, 1
instance = comp, \buffer|q[7] , buffer|q[7], CPU16bit, 1
instance = comp, \buffer_tri[7]~8 , buffer_tri[7]~8, CPU16bit, 1
instance = comp, \programReg|q[7] , programReg|q[7], CPU16bit, 1
instance = comp, \inst15[7]~7 , inst15[7]~7, CPU16bit, 1
instance = comp, \inst11|ramdata[7][8] , inst11|ramdata[7][8], CPU16bit, 1
instance = comp, \inst11|ramdata[5][8] , inst11|ramdata[5][8], CPU16bit, 1
instance = comp, \AR7_tri[8]~92 , AR7_tri[8]~92, CPU16bit, 1
instance = comp, \inst11|ramdata[4][8] , inst11|ramdata[4][8], CPU16bit, 1
instance = comp, \inst11|ramdata[6][8] , inst11|ramdata[6][8], CPU16bit, 1
instance = comp, \AR7_tri[8]~93 , AR7_tri[8]~93, CPU16bit, 1
instance = comp, \AR7_tri[8]~94 , AR7_tri[8]~94, CPU16bit, 1
instance = comp, \AR7_tri[8]~170 , AR7_tri[8]~170, CPU16bit, 1
instance = comp, \programReg|q[8] , programReg|q[8], CPU16bit, 1
instance = comp, \inst15[8]~6 , inst15[8]~6, CPU16bit, 1
instance = comp, \inst11|ramdata[1][9] , inst11|ramdata[1][9], CPU16bit, 1
instance = comp, \inst11|ramdata[0][9] , inst11|ramdata[0][9], CPU16bit, 1
instance = comp, \AR7_tri[9]~88 , AR7_tri[9]~88, CPU16bit, 1
instance = comp, \inst11|ramdata[3][9] , inst11|ramdata[3][9], CPU16bit, 1
instance = comp, \inst11|ramdata[2][9] , inst11|ramdata[2][9], CPU16bit, 1
instance = comp, \AR7_tri[9]~87 , AR7_tri[9]~87, CPU16bit, 1
instance = comp, \AR7_tri[9]~89 , AR7_tri[9]~89, CPU16bit, 1
instance = comp, \AR7_tri[9]~169 , AR7_tri[9]~169, CPU16bit, 1
instance = comp, \programReg|q[9] , programReg|q[9], CPU16bit, 1
instance = comp, \inst15[9]~5 , inst15[9]~5, CPU16bit, 1
instance = comp, \inst11|ramdata[7][10] , inst11|ramdata[7][10], CPU16bit, 1
instance = comp, \inst11|ramdata[5][10] , inst11|ramdata[5][10], CPU16bit, 1
instance = comp, \AR7_tri[10]~80 , AR7_tri[10]~80, CPU16bit, 1
instance = comp, \inst11|ramdata[6][10] , inst11|ramdata[6][10], CPU16bit, 1
instance = comp, \inst11|ramdata[4][10] , inst11|ramdata[4][10], CPU16bit, 1
instance = comp, \AR7_tri[10]~81 , AR7_tri[10]~81, CPU16bit, 1
instance = comp, \AR7_tri[10]~82 , AR7_tri[10]~82, CPU16bit, 1
instance = comp, \AR7_tri[10]~168 , AR7_tri[10]~168, CPU16bit, 1
instance = comp, \inst11|ramdata[2][10] , inst11|ramdata[2][10], CPU16bit, 1
instance = comp, \inst11|ramdata[3][10] , inst11|ramdata[3][10], CPU16bit, 1
instance = comp, \inst11|ramdata[0][10] , inst11|ramdata[0][10], CPU16bit, 1
instance = comp, \inst11|ramdata[1][10] , inst11|ramdata[1][10], CPU16bit, 1
instance = comp, \inst11|Mux5~0 , inst11|Mux5~0, CPU16bit, 1
instance = comp, \inst11|Mux5~1 , inst11|Mux5~1, CPU16bit, 1
instance = comp, \AR7_tri[10]~83 , AR7_tri[10]~83, CPU16bit, 1
instance = comp, \inst6|q[10] , inst6|q[10], CPU16bit, 1
instance = comp, \inst7|Add0~29 , inst7|Add0~29, CPU16bit, 1
instance = comp, \inst6|q[9] , inst6|q[9], CPU16bit, 1
instance = comp, \inst7|Add0~30 , inst7|Add0~30, CPU16bit, 1
instance = comp, \inst6|q[8] , inst6|q[8], CPU16bit, 1
instance = comp, \inst7|Add0~31 , inst7|Add0~31, CPU16bit, 1
instance = comp, \inst7|Add0~56 , inst7|Add0~56, CPU16bit, 1
instance = comp, \inst7|Add0~58 , inst7|Add0~58, CPU16bit, 1
instance = comp, \inst7|Add0~60 , inst7|Add0~60, CPU16bit, 1
instance = comp, \AR7_tri[10]~84 , AR7_tri[10]~84, CPU16bit, 1
instance = comp, \inst7|Add0~95 , inst7|Add0~95, CPU16bit, 1
instance = comp, \inst7|Add0~79 , inst7|Add0~79, CPU16bit, 1
instance = comp, \buffer|q[10] , buffer|q[10], CPU16bit, 1
instance = comp, \buffer_tri[10]~5 , buffer_tri[10]~5, CPU16bit, 1
instance = comp, \programReg|q[10] , programReg|q[10], CPU16bit, 1
instance = comp, \inst15[10]~4 , inst15[10]~4, CPU16bit, 1
instance = comp, \inst11|ramdata[0][11] , inst11|ramdata[0][11], CPU16bit, 1
instance = comp, \inst11|ramdata[1][11] , inst11|ramdata[1][11], CPU16bit, 1
instance = comp, \inst11|Mux4~0 , inst11|Mux4~0, CPU16bit, 1
instance = comp, \inst11|ramdata[3][11] , inst11|ramdata[3][11], CPU16bit, 1
instance = comp, \inst11|ramdata[2][11] , inst11|ramdata[2][11], CPU16bit, 1
instance = comp, \inst11|Mux4~1 , inst11|Mux4~1, CPU16bit, 1
instance = comp, \AR7_tri[11]~77 , AR7_tri[11]~77, CPU16bit, 1
instance = comp, \inst11|ramdata[4][12] , inst11|ramdata[4][12], CPU16bit, 1
instance = comp, \inst11|ramdata[6][12] , inst11|ramdata[6][12], CPU16bit, 1
instance = comp, \inst11|Mux3~0 , inst11|Mux3~0, CPU16bit, 1
instance = comp, \inst11|ramdata[7][12] , inst11|ramdata[7][12], CPU16bit, 1
instance = comp, \inst11|ramdata[5][12] , inst11|ramdata[5][12], CPU16bit, 1
instance = comp, \inst11|Mux3~1 , inst11|Mux3~1, CPU16bit, 1
instance = comp, \AR7_tri[12]~68 , AR7_tri[12]~68, CPU16bit, 1
instance = comp, \inst11|ramdata[1][12] , inst11|ramdata[1][12], CPU16bit, 1
instance = comp, \inst11|ramdata[0][12] , inst11|ramdata[0][12], CPU16bit, 1
instance = comp, \AR7_tri[12]~69 , AR7_tri[12]~69, CPU16bit, 1
instance = comp, \inst11|ramdata[2][12]~feeder , inst11|ramdata[2][12]~feeder, CPU16bit, 1
instance = comp, \inst11|ramdata[2][12] , inst11|ramdata[2][12], CPU16bit, 1
instance = comp, \inst11|ramdata[3][12] , inst11|ramdata[3][12], CPU16bit, 1
instance = comp, \AR7_tri[12]~70 , AR7_tri[12]~70, CPU16bit, 1
instance = comp, \AR7_tri[12]~71 , AR7_tri[12]~71, CPU16bit, 1
instance = comp, \AR7_tri[12]~166 , AR7_tri[12]~166, CPU16bit, 1
instance = comp, \programReg|q[12] , programReg|q[12], CPU16bit, 1
instance = comp, \inst15[12]~2 , inst15[12]~2, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst18|altsyncram_component|auto_generated|mgl_prim2|process_0~2, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst18|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~2 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~2, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], CPU16bit, 1
instance = comp, \programReg|q[15] , programReg|q[15], CPU16bit, 1
instance = comp, \inst15[15]~0 , inst15[15]~0, CPU16bit, 1
instance = comp, \inst6|q[15] , inst6|q[15], CPU16bit, 1
instance = comp, \inst7|Add0~92 , inst7|Add0~92, CPU16bit, 1
instance = comp, \inst7|Add0~24 , inst7|Add0~24, CPU16bit, 1
instance = comp, \inst6|q[14] , inst6|q[14], CPU16bit, 1
instance = comp, \inst7|Add0~25 , inst7|Add0~25, CPU16bit, 1
instance = comp, \inst6|q[13] , inst6|q[13], CPU16bit, 1
instance = comp, \inst7|Add0~26 , inst7|Add0~26, CPU16bit, 1
instance = comp, \inst6|q[12] , inst6|q[12], CPU16bit, 1
instance = comp, \inst7|Add0~27 , inst7|Add0~27, CPU16bit, 1
instance = comp, \inst6|q[11] , inst6|q[11], CPU16bit, 1
instance = comp, \inst7|Add0~28 , inst7|Add0~28, CPU16bit, 1
instance = comp, \inst7|Add0~62 , inst7|Add0~62, CPU16bit, 1
instance = comp, \inst7|Add0~64 , inst7|Add0~64, CPU16bit, 1
instance = comp, \inst7|Add0~66 , inst7|Add0~66, CPU16bit, 1
instance = comp, \inst7|Add0~68 , inst7|Add0~68, CPU16bit, 1
instance = comp, \inst7|Add0~70 , inst7|Add0~70, CPU16bit, 1
instance = comp, \inst7|Add0~72 , inst7|Add0~72, CPU16bit, 1
instance = comp, \buffer|q[15] , buffer|q[15], CPU16bit, 1
instance = comp, \buffer_tri[15]~0 , buffer_tri[15]~0, CPU16bit, 1
instance = comp, \AR7_tri[15]~46 , AR7_tri[15]~46, CPU16bit, 1
instance = comp, \inst11|ramdata[6][15] , inst11|ramdata[6][15], CPU16bit, 1
instance = comp, \inst11|ramdata[4][15] , inst11|ramdata[4][15], CPU16bit, 1
instance = comp, \inst11|Mux0~0 , inst11|Mux0~0, CPU16bit, 1
instance = comp, \inst11|ramdata[7][15] , inst11|ramdata[7][15], CPU16bit, 1
instance = comp, \inst11|ramdata[5][15] , inst11|ramdata[5][15], CPU16bit, 1
instance = comp, \inst11|Mux0~1 , inst11|Mux0~1, CPU16bit, 1
instance = comp, \AR7_tri[15]~47 , AR7_tri[15]~47, CPU16bit, 1
instance = comp, \inst11|ramdata[1][15] , inst11|ramdata[1][15], CPU16bit, 1
instance = comp, \inst11|ramdata[0][15] , inst11|ramdata[0][15], CPU16bit, 1
instance = comp, \AR7_tri[15]~49 , AR7_tri[15]~49, CPU16bit, 1
instance = comp, \inst11|ramdata[3][15] , inst11|ramdata[3][15], CPU16bit, 1
instance = comp, \inst11|ramdata[2][15] , inst11|ramdata[2][15], CPU16bit, 1
instance = comp, \AR7_tri[15]~48 , AR7_tri[15]~48, CPU16bit, 1
instance = comp, \AR7_tri[15]~50 , AR7_tri[15]~50, CPU16bit, 1
instance = comp, \AR7_tri[15]~164 , AR7_tri[15]~164, CPU16bit, 1
instance = comp, \AR7_tri[15]~147 , AR7_tri[15]~147, CPU16bit, 1
instance = comp, \inst7|Add0~94 , inst7|Add0~94, CPU16bit, 1
instance = comp, \inst7|Add0~76 , inst7|Add0~76, CPU16bit, 1
instance = comp, \buffer|q[12] , buffer|q[12], CPU16bit, 1
instance = comp, \buffer_tri[12]~3 , buffer_tri[12]~3, CPU16bit, 1
instance = comp, \AR7_tri[12]~67 , AR7_tri[12]~67, CPU16bit, 1
instance = comp, \AR7_tri[12]~150 , AR7_tri[12]~150, CPU16bit, 1
instance = comp, \programReg|q[11] , programReg|q[11], CPU16bit, 1
instance = comp, \inst15[11]~3 , inst15[11]~3, CPU16bit, 1
instance = comp, \inst11|ramdata[4][11] , inst11|ramdata[4][11], CPU16bit, 1
instance = comp, \inst11|ramdata[6][11] , inst11|ramdata[6][11], CPU16bit, 1
instance = comp, \AR7_tri[11]~75 , AR7_tri[11]~75, CPU16bit, 1
instance = comp, \inst11|ramdata[7][11] , inst11|ramdata[7][11], CPU16bit, 1
instance = comp, \inst11|ramdata[5][11]~feeder , inst11|ramdata[5][11]~feeder, CPU16bit, 1
instance = comp, \inst11|ramdata[5][11] , inst11|ramdata[5][11], CPU16bit, 1
instance = comp, \AR7_tri[11]~74 , AR7_tri[11]~74, CPU16bit, 1
instance = comp, \AR7_tri[11]~76 , AR7_tri[11]~76, CPU16bit, 1
instance = comp, \AR7_tri[11]~78 , AR7_tri[11]~78, CPU16bit, 1
instance = comp, \inst7|Add0~77 , inst7|Add0~77, CPU16bit, 1
instance = comp, \inst7|Add0~78 , inst7|Add0~78, CPU16bit, 1
instance = comp, \buffer|q[11] , buffer|q[11], CPU16bit, 1
instance = comp, \buffer_tri[11]~4 , buffer_tri[11]~4, CPU16bit, 1
instance = comp, \AR7_tri[11]~73 , AR7_tri[11]~73, CPU16bit, 1
instance = comp, \AR7_tri[11]~167 , AR7_tri[11]~167, CPU16bit, 1
instance = comp, \AR7_tri[11]~151 , AR7_tri[11]~151, CPU16bit, 1
instance = comp, \AR7_tri[10]~79 , AR7_tri[10]~79, CPU16bit, 1
instance = comp, \AR7_tri[10]~152 , AR7_tri[10]~152, CPU16bit, 1
instance = comp, \inst11|ramdata[6][9] , inst11|ramdata[6][9], CPU16bit, 1
instance = comp, \inst11|ramdata[4][9] , inst11|ramdata[4][9], CPU16bit, 1
instance = comp, \inst11|Mux6~0 , inst11|Mux6~0, CPU16bit, 1
instance = comp, \inst11|ramdata[7][9] , inst11|ramdata[7][9], CPU16bit, 1
instance = comp, \inst11|ramdata[5][9] , inst11|ramdata[5][9], CPU16bit, 1
instance = comp, \inst11|Mux6~1 , inst11|Mux6~1, CPU16bit, 1
instance = comp, \AR7_tri[9]~86 , AR7_tri[9]~86, CPU16bit, 1
instance = comp, \AR7_tri[9]~90 , AR7_tri[9]~90, CPU16bit, 1
instance = comp, \inst7|Add0~96 , inst7|Add0~96, CPU16bit, 1
instance = comp, \inst7|Add0~80 , inst7|Add0~80, CPU16bit, 1
instance = comp, \buffer|q[9] , buffer|q[9], CPU16bit, 1
instance = comp, \buffer_tri[9]~6 , buffer_tri[9]~6, CPU16bit, 1
instance = comp, \AR7_tri[9]~85 , AR7_tri[9]~85, CPU16bit, 1
instance = comp, \AR7_tri[9]~153 , AR7_tri[9]~153, CPU16bit, 1
instance = comp, \inst7|Add0~97 , inst7|Add0~97, CPU16bit, 1
instance = comp, \inst7|Add0~81 , inst7|Add0~81, CPU16bit, 1
instance = comp, \buffer|q[8] , buffer|q[8], CPU16bit, 1
instance = comp, \buffer_tri[8]~7 , buffer_tri[8]~7, CPU16bit, 1
instance = comp, \AR7_tri[8]~91 , AR7_tri[8]~91, CPU16bit, 1
instance = comp, \inst11|ramdata[0][8] , inst11|ramdata[0][8], CPU16bit, 1
instance = comp, \inst11|ramdata[1][8] , inst11|ramdata[1][8], CPU16bit, 1
instance = comp, \inst11|Mux7~0 , inst11|Mux7~0, CPU16bit, 1
instance = comp, \inst11|ramdata[3][8] , inst11|ramdata[3][8], CPU16bit, 1
instance = comp, \inst11|ramdata[2][8]~feeder , inst11|ramdata[2][8]~feeder, CPU16bit, 1
instance = comp, \inst11|ramdata[2][8] , inst11|ramdata[2][8], CPU16bit, 1
instance = comp, \inst11|Mux7~1 , inst11|Mux7~1, CPU16bit, 1
instance = comp, \AR7_tri[8]~95 , AR7_tri[8]~95, CPU16bit, 1
instance = comp, \AR7_tri[8]~154 , AR7_tri[8]~154, CPU16bit, 1
instance = comp, \AR7_tri[7]~97 , AR7_tri[7]~97, CPU16bit, 1
instance = comp, \AR7_tri[7]~155 , AR7_tri[7]~155, CPU16bit, 1
instance = comp, \programReg|q[5] , programReg|q[5], CPU16bit, 1
instance = comp, \inst15[5]~9 , inst15[5]~9, CPU16bit, 1
instance = comp, \inst7|Add0~100 , inst7|Add0~100, CPU16bit, 1
instance = comp, \inst7|Add0~84 , inst7|Add0~84, CPU16bit, 1
instance = comp, \buffer|q[5] , buffer|q[5], CPU16bit, 1
instance = comp, \buffer_tri[5]~10 , buffer_tri[5]~10, CPU16bit, 1
instance = comp, \AR7_tri[5]~109 , AR7_tri[5]~109, CPU16bit, 1
instance = comp, \inst11|ramdata[0][5] , inst11|ramdata[0][5], CPU16bit, 1
instance = comp, \inst11|ramdata[1][5] , inst11|ramdata[1][5], CPU16bit, 1
instance = comp, \inst11|Mux10~0 , inst11|Mux10~0, CPU16bit, 1
instance = comp, \inst11|ramdata[2][5]~feeder , inst11|ramdata[2][5]~feeder, CPU16bit, 1
instance = comp, \inst11|ramdata[2][5] , inst11|ramdata[2][5], CPU16bit, 1
instance = comp, \inst11|ramdata[3][5] , inst11|ramdata[3][5], CPU16bit, 1
instance = comp, \inst11|Mux10~1 , inst11|Mux10~1, CPU16bit, 1
instance = comp, \AR7_tri[5]~113 , AR7_tri[5]~113, CPU16bit, 1
instance = comp, \inst11|ramdata[7][5] , inst11|ramdata[7][5], CPU16bit, 1
instance = comp, \inst11|ramdata[5][5] , inst11|ramdata[5][5], CPU16bit, 1
instance = comp, \AR7_tri[5]~110 , AR7_tri[5]~110, CPU16bit, 1
instance = comp, \inst11|ramdata[4][5] , inst11|ramdata[4][5], CPU16bit, 1
instance = comp, \inst11|ramdata[6][5]~feeder , inst11|ramdata[6][5]~feeder, CPU16bit, 1
instance = comp, \inst11|ramdata[6][5] , inst11|ramdata[6][5], CPU16bit, 1
instance = comp, \AR7_tri[5]~111 , AR7_tri[5]~111, CPU16bit, 1
instance = comp, \AR7_tri[5]~112 , AR7_tri[5]~112, CPU16bit, 1
instance = comp, \AR7_tri[5]~173 , AR7_tri[5]~173, CPU16bit, 1
instance = comp, \AR7_tri[5]~157 , AR7_tri[5]~157, CPU16bit, 1
instance = comp, \addrReg|addrout[5]~feeder , addrReg|addrout[5]~feeder, CPU16bit, 1
instance = comp, \addrReg|addrout[5] , addrReg|addrout[5], CPU16bit, 1
instance = comp, \AR7_tri[3]~126 , AR7_tri[3]~126, CPU16bit, 1
instance = comp, \inst7|Add0~102 , inst7|Add0~102, CPU16bit, 1
instance = comp, \inst7|Add0~86 , inst7|Add0~86, CPU16bit, 1
instance = comp, \buffer|q[3] , buffer|q[3], CPU16bit, 1
instance = comp, \buffer_tri[3]~12 , buffer_tri[3]~12, CPU16bit, 1
instance = comp, \AR7_tri[3]~121 , AR7_tri[3]~121, CPU16bit, 1
instance = comp, \AR7_tri[3]~159 , AR7_tri[3]~159, CPU16bit, 1
instance = comp, \addrReg|addrout[3] , addrReg|addrout[3], CPU16bit, 1
instance = comp, \programReg|q[1] , programReg|q[1], CPU16bit, 1
instance = comp, \inst15[1]~13 , inst15[1]~13, CPU16bit, 1
instance = comp, \AR7_tri[1]~133 , AR7_tri[1]~133, CPU16bit, 1
instance = comp, \inst11|ramdata[1][1] , inst11|ramdata[1][1], CPU16bit, 1
instance = comp, \inst11|ramdata[0][1] , inst11|ramdata[0][1], CPU16bit, 1
instance = comp, \AR7_tri[1]~136 , AR7_tri[1]~136, CPU16bit, 1
instance = comp, \inst11|ramdata[3][1] , inst11|ramdata[3][1], CPU16bit, 1
instance = comp, \inst11|ramdata[2][1]~feeder , inst11|ramdata[2][1]~feeder, CPU16bit, 1
instance = comp, \inst11|ramdata[2][1] , inst11|ramdata[2][1], CPU16bit, 1
instance = comp, \AR7_tri[1]~135 , AR7_tri[1]~135, CPU16bit, 1
instance = comp, \AR7_tri[1]~137 , AR7_tri[1]~137, CPU16bit, 1
instance = comp, \AR7_tri[1]~177 , AR7_tri[1]~177, CPU16bit, 1
instance = comp, \inst11|ramdata[4][1] , inst11|ramdata[4][1], CPU16bit, 1
instance = comp, \inst11|ramdata[6][1] , inst11|ramdata[6][1], CPU16bit, 1
instance = comp, \inst11|Mux14~0 , inst11|Mux14~0, CPU16bit, 1
instance = comp, \inst11|ramdata[7][1] , inst11|ramdata[7][1], CPU16bit, 1
instance = comp, \inst11|ramdata[5][1] , inst11|ramdata[5][1], CPU16bit, 1
instance = comp, \inst11|Mux14~1 , inst11|Mux14~1, CPU16bit, 1
instance = comp, \AR7_tri[1]~134 , AR7_tri[1]~134, CPU16bit, 1
instance = comp, \AR7_tri[1]~161 , AR7_tri[1]~161, CPU16bit, 1
instance = comp, \addrReg|addrout[1]~feeder , addrReg|addrout[1]~feeder, CPU16bit, 1
instance = comp, \addrReg|addrout[1] , addrReg|addrout[1], CPU16bit, 1
instance = comp, \programReg|q[0] , programReg|q[0], CPU16bit, 1
instance = comp, \inst15[0]~14 , inst15[0]~14, CPU16bit, 1
instance = comp, \AR7_tri[0]~139 , AR7_tri[0]~139, CPU16bit, 1
instance = comp, \inst11|ramdata[6][0]~feeder , inst11|ramdata[6][0]~feeder, CPU16bit, 1
instance = comp, \inst11|ramdata[6][0] , inst11|ramdata[6][0], CPU16bit, 1
instance = comp, \inst11|ramdata[4][0] , inst11|ramdata[4][0], CPU16bit, 1
instance = comp, \AR7_tri[0]~141 , AR7_tri[0]~141, CPU16bit, 1
instance = comp, \inst11|ramdata[5][0] , inst11|ramdata[5][0], CPU16bit, 1
instance = comp, \inst11|ramdata[7][0] , inst11|ramdata[7][0], CPU16bit, 1
instance = comp, \AR7_tri[0]~140 , AR7_tri[0]~140, CPU16bit, 1
instance = comp, \AR7_tri[0]~142 , AR7_tri[0]~142, CPU16bit, 1
instance = comp, \AR7_tri[0]~146 , AR7_tri[0]~146, CPU16bit, 1
instance = comp, \AR7_tri[0]~162 , AR7_tri[0]~162, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst18|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst18|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst18|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst18|altsyncram_component|auto_generated|mgl_prim2|tdo~0, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst18|altsyncram_component|auto_generated|mgl_prim2|tdo~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, CPU16bit, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, CPU16bit, 1
instance = comp, \inst18|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst18|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, CPU16bit, 1
instance = comp, \inst7|Add0~101 , inst7|Add0~101, CPU16bit, 1
instance = comp, \inst7|Add0~85 , inst7|Add0~85, CPU16bit, 1
instance = comp, \buffer|q[4] , buffer|q[4], CPU16bit, 1
instance = comp, \buffer_tri[4]~11 , buffer_tri[4]~11, CPU16bit, 1
instance = comp, \programReg|q[4] , programReg|q[4], CPU16bit, 1
instance = comp, \inst15[4]~10 , inst15[4]~10, CPU16bit, 1
instance = comp, \AR7_tri[4]~115 , AR7_tri[4]~115, CPU16bit, 1
instance = comp, \inst11|ramdata[4][4] , inst11|ramdata[4][4], CPU16bit, 1
instance = comp, \inst11|ramdata[6][4] , inst11|ramdata[6][4], CPU16bit, 1
instance = comp, \inst11|Mux11~0 , inst11|Mux11~0, CPU16bit, 1
instance = comp, \inst11|ramdata[7][4] , inst11|ramdata[7][4], CPU16bit, 1
instance = comp, \inst11|ramdata[5][4] , inst11|ramdata[5][4], CPU16bit, 1
instance = comp, \inst11|Mux11~1 , inst11|Mux11~1, CPU16bit, 1
instance = comp, \AR7_tri[4]~116 , AR7_tri[4]~116, CPU16bit, 1
instance = comp, \inst11|ramdata[3][4] , inst11|ramdata[3][4], CPU16bit, 1
instance = comp, \inst11|ramdata[2][4]~feeder , inst11|ramdata[2][4]~feeder, CPU16bit, 1
instance = comp, \inst11|ramdata[2][4] , inst11|ramdata[2][4], CPU16bit, 1
instance = comp, \AR7_tri[4]~117 , AR7_tri[4]~117, CPU16bit, 1
instance = comp, \inst11|ramdata[1][4] , inst11|ramdata[1][4], CPU16bit, 1
instance = comp, \inst11|ramdata[0][4] , inst11|ramdata[0][4], CPU16bit, 1
instance = comp, \AR7_tri[4]~118 , AR7_tri[4]~118, CPU16bit, 1
instance = comp, \AR7_tri[4]~119 , AR7_tri[4]~119, CPU16bit, 1
instance = comp, \AR7_tri[4]~174 , AR7_tri[4]~174, CPU16bit, 1
instance = comp, \AR7_tri[4]~158 , AR7_tri[4]~158, CPU16bit, 1
instance = comp, \inst2|instrout[4] , inst2|instrout[4], CPU16bit, 1
instance = comp, \inst2|instrout[1] , inst2|instrout[1], CPU16bit, 1
instance = comp, \inst|Selector5~0 , inst|Selector5~0, CPU16bit, 1
instance = comp, \inst2|instrout[7] , inst2|instrout[7], CPU16bit, 1
instance = comp, \inst|Selector5~1 , inst|Selector5~1, CPU16bit, 1
instance = comp, \inst|WideOr12~0 , inst|WideOr12~0, CPU16bit, 1
instance = comp, \inst|WideOr12~0clkctrl , inst|WideOr12~0clkctrl, CPU16bit, 1
instance = comp, \inst|regSel[1] , inst|regSel[1], CPU16bit, 1
instance = comp, \inst11|ramdata[3][6] , inst11|ramdata[3][6], CPU16bit, 1
instance = comp, \inst11|ramdata[2][6] , inst11|ramdata[2][6], CPU16bit, 1
instance = comp, \AR7_tri[6]~105 , AR7_tri[6]~105, CPU16bit, 1
instance = comp, \inst11|ramdata[1][6] , inst11|ramdata[1][6], CPU16bit, 1
instance = comp, \inst11|ramdata[0][6] , inst11|ramdata[0][6], CPU16bit, 1
instance = comp, \AR7_tri[6]~106 , AR7_tri[6]~106, CPU16bit, 1
instance = comp, \AR7_tri[6]~107 , AR7_tri[6]~107, CPU16bit, 1
instance = comp, \AR7_tri[6]~172 , AR7_tri[6]~172, CPU16bit, 1
instance = comp, \programReg|q[6] , programReg|q[6], CPU16bit, 1
instance = comp, \inst15[6]~8 , inst15[6]~8, CPU16bit, 1
instance = comp, \inst7|Add0~99 , inst7|Add0~99, CPU16bit, 1
instance = comp, \inst7|Add0~83 , inst7|Add0~83, CPU16bit, 1
instance = comp, \buffer|q[6] , buffer|q[6], CPU16bit, 1
instance = comp, \buffer_tri[6]~9 , buffer_tri[6]~9, CPU16bit, 1
instance = comp, \AR7_tri[6]~103 , AR7_tri[6]~103, CPU16bit, 1
instance = comp, \inst11|ramdata[5][6] , inst11|ramdata[5][6], CPU16bit, 1
instance = comp, \inst11|ramdata[7][6] , inst11|ramdata[7][6], CPU16bit, 1
instance = comp, \inst11|ramdata[6][6] , inst11|ramdata[6][6], CPU16bit, 1
instance = comp, \inst11|ramdata[4][6] , inst11|ramdata[4][6], CPU16bit, 1
instance = comp, \inst11|Mux9~0 , inst11|Mux9~0, CPU16bit, 1
instance = comp, \inst11|Mux9~1 , inst11|Mux9~1, CPU16bit, 1
instance = comp, \AR7_tri[6]~104 , AR7_tri[6]~104, CPU16bit, 1
instance = comp, \AR7_tri[6]~156 , AR7_tri[6]~156, CPU16bit, 1
instance = comp, \inst2|instrout[6] , inst2|instrout[6], CPU16bit, 1
instance = comp, \inst2|instrout[3] , inst2|instrout[3], CPU16bit, 1
instance = comp, \inst2|instrout[0] , inst2|instrout[0], CPU16bit, 1
instance = comp, \inst|Selector7~0 , inst|Selector7~0, CPU16bit, 1
instance = comp, \inst|Selector7~1 , inst|Selector7~1, CPU16bit, 1
instance = comp, \inst|regSel[0] , inst|regSel[0], CPU16bit, 1
instance = comp, \inst11|ramdata[4][2] , inst11|ramdata[4][2], CPU16bit, 1
instance = comp, \inst11|ramdata[6][2] , inst11|ramdata[6][2], CPU16bit, 1
instance = comp, \inst11|Mux13~0 , inst11|Mux13~0, CPU16bit, 1
instance = comp, \inst11|ramdata[7][2] , inst11|ramdata[7][2], CPU16bit, 1
instance = comp, \inst11|ramdata[5][2] , inst11|ramdata[5][2], CPU16bit, 1
instance = comp, \inst11|Mux13~1 , inst11|Mux13~1, CPU16bit, 1
instance = comp, \AR7_tri[2]~128 , AR7_tri[2]~128, CPU16bit, 1
instance = comp, \programReg|q[2] , programReg|q[2], CPU16bit, 1
instance = comp, \inst15[2]~12 , inst15[2]~12, CPU16bit, 1
instance = comp, \inst11|ramdata[0][2] , inst11|ramdata[0][2], CPU16bit, 1
instance = comp, \inst11|ramdata[1][2] , inst11|ramdata[1][2], CPU16bit, 1
instance = comp, \AR7_tri[2]~130 , AR7_tri[2]~130, CPU16bit, 1
instance = comp, \inst11|ramdata[3][2] , inst11|ramdata[3][2], CPU16bit, 1
instance = comp, \inst11|ramdata[2][2] , inst11|ramdata[2][2], CPU16bit, 1
instance = comp, \AR7_tri[2]~129 , AR7_tri[2]~129, CPU16bit, 1
instance = comp, \AR7_tri[2]~131 , AR7_tri[2]~131, CPU16bit, 1
instance = comp, \AR7_tri[2]~132 , AR7_tri[2]~132, CPU16bit, 1
instance = comp, \inst7|Add0~87 , inst7|Add0~87, CPU16bit, 1
instance = comp, \inst7|Add0~88 , inst7|Add0~88, CPU16bit, 1
instance = comp, \buffer|q[2] , buffer|q[2], CPU16bit, 1
instance = comp, \buffer_tri[2]~13 , buffer_tri[2]~13, CPU16bit, 1
instance = comp, \AR7_tri[2]~127 , AR7_tri[2]~127, CPU16bit, 1
instance = comp, \AR7_tri[2]~176 , AR7_tri[2]~176, CPU16bit, 1
instance = comp, \AR7_tri[2]~160 , AR7_tri[2]~160, CPU16bit, 1
instance = comp, \inst2|instrout[2] , inst2|instrout[2], CPU16bit, 1
instance = comp, \inst2|instrout[5] , inst2|instrout[5], CPU16bit, 1
instance = comp, \inst|Selector4~0 , inst|Selector4~0, CPU16bit, 1
instance = comp, \inst2|instrout[8] , inst2|instrout[8], CPU16bit, 1
instance = comp, \inst|Selector4~1 , inst|Selector4~1, CPU16bit, 1
instance = comp, \inst|regSel[2] , inst|regSel[2], CPU16bit, 1
instance = comp, \inst11|ramdata[0][13] , inst11|ramdata[0][13], CPU16bit, 1
instance = comp, \inst11|ramdata[1][13] , inst11|ramdata[1][13], CPU16bit, 1
instance = comp, \inst11|Mux2~0 , inst11|Mux2~0, CPU16bit, 1
instance = comp, \inst11|ramdata[3][13] , inst11|ramdata[3][13], CPU16bit, 1
instance = comp, \inst11|ramdata[2][13] , inst11|ramdata[2][13], CPU16bit, 1
instance = comp, \inst11|Mux2~1 , inst11|Mux2~1, CPU16bit, 1
instance = comp, \AR7_tri[13]~65 , AR7_tri[13]~65, CPU16bit, 1
instance = comp, \programReg|q[13] , programReg|q[13], CPU16bit, 1
instance = comp, \inst15[13]~1 , inst15[13]~1, CPU16bit, 1
instance = comp, \inst11|ramdata[5][13] , inst11|ramdata[5][13], CPU16bit, 1
instance = comp, \inst11|ramdata[7][13] , inst11|ramdata[7][13], CPU16bit, 1
instance = comp, \AR7_tri[13]~62 , AR7_tri[13]~62, CPU16bit, 1
instance = comp, \inst11|ramdata[4][13] , inst11|ramdata[4][13], CPU16bit, 1
instance = comp, \inst11|ramdata[6][13] , inst11|ramdata[6][13], CPU16bit, 1
instance = comp, \AR7_tri[13]~63 , AR7_tri[13]~63, CPU16bit, 1
instance = comp, \AR7_tri[13]~64 , AR7_tri[13]~64, CPU16bit, 1
instance = comp, \AR7_tri[13]~66 , AR7_tri[13]~66, CPU16bit, 1
instance = comp, \inst7|Add0~74 , inst7|Add0~74, CPU16bit, 1
instance = comp, \inst7|Add0~75 , inst7|Add0~75, CPU16bit, 1
instance = comp, \buffer|q[13] , buffer|q[13], CPU16bit, 1
instance = comp, \buffer_tri[13]~2 , buffer_tri[13]~2, CPU16bit, 1
instance = comp, \AR7_tri[13]~61 , AR7_tri[13]~61, CPU16bit, 1
instance = comp, \AR7_tri[13]~165 , AR7_tri[13]~165, CPU16bit, 1
instance = comp, \AR7_tri[13]~149 , AR7_tri[13]~149, CPU16bit, 1
instance = comp, \inst2|instrout[13] , inst2|instrout[13], CPU16bit, 1
instance = comp, \inst|next_state.ld1~0 , inst|next_state.ld1~0, CPU16bit, 1
instance = comp, \inst|current_state.ld1 , inst|current_state.ld1, CPU16bit, 1
instance = comp, \inst|current_state.ld2 , inst|current_state.ld2, CPU16bit, 1
instance = comp, \inst|current_state.ld3 , inst|current_state.ld3, CPU16bit, 1
instance = comp, \inst12~clkctrl , inst12~clkctrl, CPU16bit, 1
instance = comp, \inst11|ramdata[0][14] , inst11|ramdata[0][14], CPU16bit, 1
instance = comp, \inst11|ramdata[1][14] , inst11|ramdata[1][14], CPU16bit, 1
instance = comp, \inst11|ramdata[3][14] , inst11|ramdata[3][14], CPU16bit, 1
instance = comp, \inst11|ramdata[2][14] , inst11|ramdata[2][14], CPU16bit, 1
instance = comp, \AR7_tri[14]~58 , AR7_tri[14]~58, CPU16bit, 1
instance = comp, \AR7_tri[14]~59 , AR7_tri[14]~59, CPU16bit, 1
instance = comp, \AR7_tri[14]~163 , AR7_tri[14]~163, CPU16bit, 1
instance = comp, \AR7_tri[14]~56 , AR7_tri[14]~56, CPU16bit, 1
instance = comp, \programReg|q[14] , programReg|q[14], CPU16bit, 1
instance = comp, \AR7_tri[14]~57 , AR7_tri[14]~57, CPU16bit, 1
instance = comp, \inst7|Add0~93 , inst7|Add0~93, CPU16bit, 1
instance = comp, \inst7|Add0~73 , inst7|Add0~73, CPU16bit, 1
instance = comp, \buffer|q[14] , buffer|q[14], CPU16bit, 1
instance = comp, \buffer_tri[14]~1 , buffer_tri[14]~1, CPU16bit, 1
instance = comp, \inst11|ramdata[5][14] , inst11|ramdata[5][14], CPU16bit, 1
instance = comp, \inst11|ramdata[7][14] , inst11|ramdata[7][14], CPU16bit, 1
instance = comp, \AR7_tri[14]~53 , AR7_tri[14]~53, CPU16bit, 1
instance = comp, \inst11|ramdata[4][14] , inst11|ramdata[4][14], CPU16bit, 1
instance = comp, \inst11|ramdata[6][14] , inst11|ramdata[6][14], CPU16bit, 1
instance = comp, \AR7_tri[14]~54 , AR7_tri[14]~54, CPU16bit, 1
instance = comp, \AR7_tri[14]~55 , AR7_tri[14]~55, CPU16bit, 1
instance = comp, \AR7_tri[14]~60 , AR7_tri[14]~60, CPU16bit, 1
instance = comp, \AR7_tri[14]~148 , AR7_tri[14]~148, CPU16bit, 1
instance = comp, \inst2|instrout[14] , inst2|instrout[14], CPU16bit, 1
instance = comp, \inst2|instrout[11] , inst2|instrout[11], CPU16bit, 1
instance = comp, \inst2|instrout[15] , inst2|instrout[15], CPU16bit, 1
instance = comp, \inst|Decoder0~0 , inst|Decoder0~0, CPU16bit, 1
instance = comp, \inst|next_state.ljump1~0 , inst|next_state.ljump1~0, CPU16bit, 1
instance = comp, \inst|current_state.ljump1 , inst|current_state.ljump1, CPU16bit, 1
instance = comp, \inst|current_state.ljump2 , inst|current_state.ljump2, CPU16bit, 1
instance = comp, \inst|current_state.ljump3 , inst|current_state.ljump3, CPU16bit, 1
instance = comp, \inst|current_state.ljump4 , inst|current_state.ljump4, CPU16bit, 1
instance = comp, \inst|current_state.ljump5 , inst|current_state.ljump5, CPU16bit, 1
instance = comp, \inst|current_state.ljump6~feeder , inst|current_state.ljump6~feeder, CPU16bit, 1
instance = comp, \inst|current_state.ljump6 , inst|current_state.ljump6, CPU16bit, 1
instance = comp, \inst5~clkctrl , inst5~clkctrl, CPU16bit, 1
instance = comp, \inst2|instrout[12] , inst2|instrout[12], CPU16bit, 1
instance = comp, \inst|next_state.adds1~0 , inst|next_state.adds1~0, CPU16bit, 1
instance = comp, \inst|current_state.adds1 , inst|current_state.adds1, CPU16bit, 1
instance = comp, \inst|current_state.adds2 , inst|current_state.adds2, CPU16bit, 1
instance = comp, \inst|regRd~0 , inst|regRd~0, CPU16bit, 1
instance = comp, \AR7_tri[15]~51 , AR7_tri[15]~51, CPU16bit, 1
instance = comp, \AR7_tri[12]~72 , AR7_tri[12]~72, CPU16bit, 1
instance = comp, \AR7_tri[8]~96 , AR7_tri[8]~96, CPU16bit, 1
instance = comp, \AR7_tri[7]~102 , AR7_tri[7]~102, CPU16bit, 1
instance = comp, \AR7_tri[6]~108 , AR7_tri[6]~108, CPU16bit, 1
instance = comp, \AR7_tri[5]~114 , AR7_tri[5]~114, CPU16bit, 1
instance = comp, \AR7_tri[4]~120 , AR7_tri[4]~120, CPU16bit, 1
instance = comp, \AR7_tri[1]~138 , AR7_tri[1]~138, CPU16bit, 1
instance = comp, \inst4|times[0]~16 , inst4|times[0]~16, CPU16bit, 1
instance = comp, \inst4|LessThan0~1 , inst4|LessThan0~1, CPU16bit, 1
instance = comp, \inst4|LessThan0~2 , inst4|LessThan0~2, CPU16bit, 1
instance = comp, \inst4|LessThan0~0 , inst4|LessThan0~0, CPU16bit, 1
instance = comp, \inst4|LessThan0~3 , inst4|LessThan0~3, CPU16bit, 1
instance = comp, \inst4|times[0] , inst4|times[0], CPU16bit, 1
instance = comp, \inst4|times[1]~18 , inst4|times[1]~18, CPU16bit, 1
instance = comp, \inst4|times[1] , inst4|times[1], CPU16bit, 1
instance = comp, \inst4|times[2]~20 , inst4|times[2]~20, CPU16bit, 1
instance = comp, \inst4|times[2] , inst4|times[2], CPU16bit, 1
instance = comp, \inst4|times[3]~22 , inst4|times[3]~22, CPU16bit, 1
instance = comp, \inst4|times[3] , inst4|times[3], CPU16bit, 1
instance = comp, \inst4|times[4]~24 , inst4|times[4]~24, CPU16bit, 1
instance = comp, \inst4|times[4] , inst4|times[4], CPU16bit, 1
instance = comp, \inst4|times[5]~26 , inst4|times[5]~26, CPU16bit, 1
instance = comp, \inst4|times[5] , inst4|times[5], CPU16bit, 1
instance = comp, \inst4|times[6]~28 , inst4|times[6]~28, CPU16bit, 1
instance = comp, \inst4|times[6] , inst4|times[6], CPU16bit, 1
instance = comp, \inst4|times[7]~30 , inst4|times[7]~30, CPU16bit, 1
instance = comp, \inst4|times[7] , inst4|times[7], CPU16bit, 1
instance = comp, \inst4|times[8]~32 , inst4|times[8]~32, CPU16bit, 1
instance = comp, \inst4|times[8] , inst4|times[8], CPU16bit, 1
instance = comp, \inst4|times[9]~34 , inst4|times[9]~34, CPU16bit, 1
instance = comp, \inst4|times[9] , inst4|times[9], CPU16bit, 1
instance = comp, \inst4|times[10]~36 , inst4|times[10]~36, CPU16bit, 1
instance = comp, \inst4|times[10] , inst4|times[10], CPU16bit, 1
instance = comp, \inst4|times[11]~38 , inst4|times[11]~38, CPU16bit, 1
instance = comp, \inst4|times[11] , inst4|times[11], CPU16bit, 1
instance = comp, \inst4|times[12]~40 , inst4|times[12]~40, CPU16bit, 1
instance = comp, \inst4|times[12] , inst4|times[12], CPU16bit, 1
instance = comp, \inst4|times[13]~42 , inst4|times[13]~42, CPU16bit, 1
instance = comp, \inst4|times[13] , inst4|times[13], CPU16bit, 1
instance = comp, \inst4|times[14]~44 , inst4|times[14]~44, CPU16bit, 1
instance = comp, \inst4|times[14] , inst4|times[14], CPU16bit, 1
instance = comp, \inst4|times[15]~46 , inst4|times[15]~46, CPU16bit, 1
instance = comp, \inst4|times[15] , inst4|times[15], CPU16bit, 1
instance = comp, \inst4|LessThan2~3 , inst4|LessThan2~3, CPU16bit, 1
instance = comp, \inst4|LessThan2~1 , inst4|LessThan2~1, CPU16bit, 1
instance = comp, \inst4|LessThan2~0 , inst4|LessThan2~0, CPU16bit, 1
instance = comp, \inst4|LessThan5~0 , inst4|LessThan5~0, CPU16bit, 1
instance = comp, \inst4|LessThan2~2 , inst4|LessThan2~2, CPU16bit, 1
instance = comp, \inst4|LessThan4~2 , inst4|LessThan4~2, CPU16bit, 1
instance = comp, \inst4|LessThan2~4 , inst4|LessThan2~4, CPU16bit, 1
instance = comp, \inst4|LessThan4~3 , inst4|LessThan4~3, CPU16bit, 1
instance = comp, \inst4|LessThan4~4 , inst4|LessThan4~4, CPU16bit, 1
instance = comp, \inst4|LessThan4~5 , inst4|LessThan4~5, CPU16bit, 1
instance = comp, \inst4|LessThan4~6 , inst4|LessThan4~6, CPU16bit, 1
instance = comp, \inst4|LessThan4~8 , inst4|LessThan4~8, CPU16bit, 1
instance = comp, \inst4|LessThan5~1 , inst4|LessThan5~1, CPU16bit, 1
instance = comp, \inst4|LessThan5~2 , inst4|LessThan5~2, CPU16bit, 1
instance = comp, \inst4|LessThan5~3 , inst4|LessThan5~3, CPU16bit, 1
instance = comp, \inst4|ds_en~0 , inst4|ds_en~0, CPU16bit, 1
instance = comp, \inst4|ds_reg[0]~0 , inst4|ds_reg[0]~0, CPU16bit, 1
instance = comp, \inst4|WideOr13~0 , inst4|WideOr13~0, CPU16bit, 1
instance = comp, \inst4|WideOr27~0 , inst4|WideOr27~0, CPU16bit, 1
instance = comp, \inst4|LessThan4~7 , inst4|LessThan4~7, CPU16bit, 1
instance = comp, \inst4|ds_reg[0]~1 , inst4|ds_reg[0]~1, CPU16bit, 1
instance = comp, \inst4|WideOr20~0 , inst4|WideOr20~0, CPU16bit, 1
instance = comp, \inst4|WideOr6~0 , inst4|WideOr6~0, CPU16bit, 1
instance = comp, \inst4|ds_reg~2 , inst4|ds_reg~2, CPU16bit, 1
instance = comp, \inst4|ds_reg~3 , inst4|ds_reg~3, CPU16bit, 1
instance = comp, \inst4|ds_reg[0] , inst4|ds_reg[0], CPU16bit, 1
instance = comp, \inst4|WideOr26~0 , inst4|WideOr26~0, CPU16bit, 1
instance = comp, \inst4|WideOr5~0 , inst4|WideOr5~0, CPU16bit, 1
instance = comp, \inst4|WideOr19~0 , inst4|WideOr19~0, CPU16bit, 1
instance = comp, \inst4|ds_reg~4 , inst4|ds_reg~4, CPU16bit, 1
instance = comp, \inst4|WideOr12~0 , inst4|WideOr12~0, CPU16bit, 1
instance = comp, \inst4|ds_reg~5 , inst4|ds_reg~5, CPU16bit, 1
instance = comp, \inst4|ds_reg[1] , inst4|ds_reg[1], CPU16bit, 1
instance = comp, \inst4|WideOr16~0 , inst4|WideOr16~0, CPU16bit, 1
instance = comp, \inst4|WideOr23~0 , inst4|WideOr23~0, CPU16bit, 1
instance = comp, \inst4|ds_reg~6 , inst4|ds_reg~6, CPU16bit, 1
instance = comp, \inst4|WideOr9~0 , inst4|WideOr9~0, CPU16bit, 1
instance = comp, \inst4|WideOr2~0 , inst4|WideOr2~0, CPU16bit, 1
instance = comp, \inst4|ds_reg~7 , inst4|ds_reg~7, CPU16bit, 1
instance = comp, \inst4|ds_reg[4] , inst4|ds_reg[4], CPU16bit, 1
instance = comp, \inst4|WideOr22~0 , inst4|WideOr22~0, CPU16bit, 1
instance = comp, \inst4|WideOr8~0 , inst4|WideOr8~0, CPU16bit, 1
instance = comp, \inst4|WideOr1~0 , inst4|WideOr1~0, CPU16bit, 1
instance = comp, \inst4|WideOr15~0 , inst4|WideOr15~0, CPU16bit, 1
instance = comp, \inst4|ds_reg~8 , inst4|ds_reg~8, CPU16bit, 1
instance = comp, \inst4|ds_reg~9 , inst4|ds_reg~9, CPU16bit, 1
instance = comp, \inst4|ds_reg[5] , inst4|ds_reg[5], CPU16bit, 1
instance = comp, \inst4|ds_en[3] , inst4|ds_en[3], CPU16bit, 1
instance = comp, \inst4|ds_en~1 , inst4|ds_en~1, CPU16bit, 1
instance = comp, \inst4|ds_en[2] , inst4|ds_en[2], CPU16bit, 1
instance = comp, \inst4|always1~0 , inst4|always1~0, CPU16bit, 1
instance = comp, \inst4|ds_en[1] , inst4|ds_en[1], CPU16bit, 1
instance = comp, \inst4|LessThan2~5 , inst4|LessThan2~5, CPU16bit, 1
instance = comp, \inst4|ds_en[0] , inst4|ds_en[0], CPU16bit, 1
instance = comp, \inst4|WideOr11~0 , inst4|WideOr11~0, CPU16bit, 1
instance = comp, \inst4|WideOr4~0 , inst4|WideOr4~0, CPU16bit, 1
instance = comp, \inst4|WideOr18~0 , inst4|WideOr18~0, CPU16bit, 1
instance = comp, \inst4|WideOr25~0 , inst4|WideOr25~0, CPU16bit, 1
instance = comp, \inst4|ds_reg~10 , inst4|ds_reg~10, CPU16bit, 1
instance = comp, \inst4|ds_reg~11 , inst4|ds_reg~11, CPU16bit, 1
instance = comp, \inst4|ds_reg[2] , inst4|ds_reg[2], CPU16bit, 1
instance = comp, \inst4|WideOr24~0 , inst4|WideOr24~0, CPU16bit, 1
instance = comp, \inst4|WideOr10~0 , inst4|WideOr10~0, CPU16bit, 1
instance = comp, \inst4|WideOr3~0 , inst4|WideOr3~0, CPU16bit, 1
instance = comp, \inst4|WideOr17~0 , inst4|WideOr17~0, CPU16bit, 1
instance = comp, \inst4|ds_reg~12 , inst4|ds_reg~12, CPU16bit, 1
instance = comp, \inst4|ds_reg~13 , inst4|ds_reg~13, CPU16bit, 1
instance = comp, \inst4|ds_reg[3] , inst4|ds_reg[3], CPU16bit, 1
instance = comp, \inst4|WideOr7~0 , inst4|WideOr7~0, CPU16bit, 1
instance = comp, \inst4|WideOr21~0 , inst4|WideOr21~0, CPU16bit, 1
instance = comp, \inst4|WideOr14~0 , inst4|WideOr14~0, CPU16bit, 1
instance = comp, \inst4|ds_reg~14 , inst4|ds_reg~14, CPU16bit, 1
instance = comp, \inst4|WideOr0~0 , inst4|WideOr0~0, CPU16bit, 1
instance = comp, \inst4|ds_reg~15 , inst4|ds_reg~15, CPU16bit, 1
instance = comp, \inst4|ds_reg[6] , inst4|ds_reg[6], CPU16bit, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, CPU16bit, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, CPU16bit, 1
